##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 22
Clock: ADC_intClock           | N/A                   | Target: 2.00 MHz   | 
Clock: ADC_intClock(FFB)      | N/A                   | Target: 2.00 MHz   | 
Clock: Clk_Counter            | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_Counter(FFB)       | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_I2S/q              | Frequency: 53.03 MHz  | Target: 6.14 MHz   | 
Clock: CodecI2CM_SCBCLK       | N/A                   | Target: 8.00 MHz   | 
Clock: CodecI2CM_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz   | 
Clock: CyECO                  | N/A                   | Target: 17.20 MHz  | 
Clock: CyHFCLK                | Frequency: 55.16 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz   | 
Clock: CyPLL0                 | N/A                   | Target: 24.58 MHz  | 
Clock: CyPLL1                 | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz  | 
Clock: CyRouted2              | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted3              | N/A                   | Target: 24.58 MHz  | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                  | N/A                   | Target: 0.03 MHz   | 
Clock: Net_3641/q             | N/A                   | Target: 12.29 MHz  | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           143904      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2703        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -2064         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_BCLK(0)_PAD    42949         Clk_I2S/q:R       
Codec_DACDAT(0)_PAD  41121         Clk_I2S/q:R       
Codec_LRC(0)_PAD     42182         Clk_I2S/q:R       
Codec_MCLK(0)_PAD    32431         Net_3641/q:R      
Codec_MCLK(0)_PAD    32431         Net_3641/q:F      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 53.03 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 143904p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184095

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                       18856
-------------------------------------   ----- 
End-of-path arrival time (ps)           40190
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  30614  143904  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2241  32856  143904  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  36206  143904  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    3985  40190  143904  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4365  21334  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.16 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 143904p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184095

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                       18856
-------------------------------------   ----- 
End-of-path arrival time (ps)           40190
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  30614  143904  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2241  32856  143904  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  36206  143904  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    3985  40190  143904  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4365  21334  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 3949p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   3949  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2784   5364   3949  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6964p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12300
-------------------------------------   ----- 
End-of-path arrival time (ps)           12300
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell4      2786   6636   6964  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell4      3350   9986   6964  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2313  12300   6964  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 13992p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  13992  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   3261   4741  13992  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 14010p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  13992  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   3243   4723  14010  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 14335p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4399
-------------------------------------   ---- 
End-of-path arrival time (ps)           4399
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  14335  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   2919   4399  14335  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 143904p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184095

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                       18856
-------------------------------------   ----- 
End-of-path arrival time (ps)           40190
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  30614  143904  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      2241  32856  143904  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  36206  143904  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    3985  40190  143904  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4365  21334  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 145481p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     182044

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                       17279
-------------------------------------   ----- 
End-of-path arrival time (ps)           36562
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2314  19283  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  28563  145481  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      2323  30887  145481  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  34237  145481  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    2326  36562  145481  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         2314  19283  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 146430p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           33032
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   9583  33032  146430  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 146989p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           32473
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   9024  32473  146989  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 146989p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                       11134
-------------------------------------   ----- 
End-of-path arrival time (ps)           32473
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   9024  32473  146989  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 147647p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           30887
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2314  19283  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  28563  145481  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     2323  30887  147647  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2314  19283  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 147729p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                       11521
-------------------------------------   ----- 
End-of-path arrival time (ps)           32856
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  30614  143904  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     2241  32856  147729  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4365  21334  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 147893p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        9302
-------------------------------------   ----- 
End-of-path arrival time (ps)           30641
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   7192  30641  147893  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 148375p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        9748
-------------------------------------   ----- 
End-of-path arrival time (ps)           31087
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   7638  31087  148375  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 148651p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           30902
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2314  19283  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  27973  148651  RISE       1
Net_4031_0/main_6                    macrocell18     2929  30902  148651  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 148751p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        9372
-------------------------------------   ----- 
End-of-path arrival time (ps)           30711
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  23449  148751  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   7262  30711  148751  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 148931p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        9192
-------------------------------------   ----- 
End-of-path arrival time (ps)           30530
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   7082  30530  148931  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 148931p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        9192
-------------------------------------   ----- 
End-of-path arrival time (ps)           30530
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   7082  30530  148931  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 148995p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     175074

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        5868
-------------------------------------   ----- 
End-of-path arrival time (ps)           26079
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  21461  148995  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   4618  26079  148995  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2314  19283  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 149202p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8921
-------------------------------------   ----- 
End-of-path arrival time (ps)           30260
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  23449  149202  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   6811  30260  149202  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 149302p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8821
-------------------------------------   ----- 
End-of-path arrival time (ps)           30160
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  23449  148751  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   6711  30160  149302  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 149302p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8821
-------------------------------------   ----- 
End-of-path arrival time (ps)           30160
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  23449  148751  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   6711  30160  149302  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 149306p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7890
-------------------------------------   ----- 
End-of-path arrival time (ps)           29228
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  23449  149306  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   5780  29228  149306  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 149418p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7777
-------------------------------------   ----- 
End-of-path arrival time (ps)           29116
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  23449  149418  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   5667  29116  149418  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 149430p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8692
-------------------------------------   ----- 
End-of-path arrival time (ps)           30031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  23449  149418  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   6582  30031  149430  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 149430p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8692
-------------------------------------   ----- 
End-of-path arrival time (ps)           30031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  23449  149418  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   6582  30031  149430  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 149445p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8678
-------------------------------------   ----- 
End-of-path arrival time (ps)           30017
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   6568  30017  149445  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 149445p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8678
-------------------------------------   ----- 
End-of-path arrival time (ps)           30017
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   6568  30017  149445  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 149458p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8665
-------------------------------------   ----- 
End-of-path arrival time (ps)           30004
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   6555  30004  149458  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 149595p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7600
-------------------------------------   ----- 
End-of-path arrival time (ps)           28939
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   5490  28939  149595  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149744p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     175074

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        5118
-------------------------------------   ----- 
End-of-path arrival time (ps)           25329
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  21461  149744  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   3868  25329  149744  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2314  19283  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 149762p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8361
-------------------------------------   ----- 
End-of-path arrival time (ps)           29699
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  23449  149202  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   6251  29699  149762  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 149762p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8361
-------------------------------------   ----- 
End-of-path arrival time (ps)           29699
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  23449  149202  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   6251  29699  149762  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 149766p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     175074

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        5097
-------------------------------------   ----- 
End-of-path arrival time (ps)           25308
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  21461  149766  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   3847  25308  149766  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2314  19283  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 149838p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7357
-------------------------------------   ----- 
End-of-path arrival time (ps)           28696
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   5247  28696  149838  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 149979p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7216
-------------------------------------   ----- 
End-of-path arrival time (ps)           28555
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  23449  149418  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   5106  28555  149979  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 150063p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8148
-------------------------------------   ----- 
End-of-path arrival time (ps)           29486
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   6038  29486  150063  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 150063p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8148
-------------------------------------   ----- 
End-of-path arrival time (ps)           29486
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   6038  29486  150063  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 150121p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8089
-------------------------------------   ----- 
End-of-path arrival time (ps)           29428
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   5979  29428  150121  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 150121p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        8089
-------------------------------------   ----- 
End-of-path arrival time (ps)           29428
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   5979  29428  150121  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150214p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6982
-------------------------------------   ----- 
End-of-path arrival time (ps)           28320
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  23449  148751  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   4872  28320  150214  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 150267p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7948
-------------------------------------   ----- 
End-of-path arrival time (ps)           29287
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  23449  149306  RISE       1
Net_4031_0/main_5              macrocell18   5838  29287  150267  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 150391p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7820
-------------------------------------   ----- 
End-of-path arrival time (ps)           29159
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   5710  29159  150391  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 150391p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7820
-------------------------------------   ----- 
End-of-path arrival time (ps)           29159
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   5710  29159  150391  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 150408p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7803
-------------------------------------   ----- 
End-of-path arrival time (ps)           29141
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   5693  29141  150408  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 150408p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7803
-------------------------------------   ----- 
End-of-path arrival time (ps)           29141
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   5693  29141  150408  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150429p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7694
-------------------------------------   ----- 
End-of-path arrival time (ps)           29033
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  23449  149418  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   5584  29033  150429  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 150466p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        7749
-------------------------------------   ----- 
End-of-path arrival time (ps)           29083
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22584  150466  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   6499  29083  150466  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 150588p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        8662
-------------------------------------   ----- 
End-of-path arrival time (ps)           28961
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  21549  150588  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   7412  28961  150588  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 150588p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        8662
-------------------------------------   ----- 
End-of-path arrival time (ps)           28961
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  21549  150588  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   7412  28961  150588  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 150624p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7591
-------------------------------------   ----- 
End-of-path arrival time (ps)           28930
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
Net_4031_0/main_3              macrocell18   5481  28930  150624  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 150679p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     180925

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        9947
-------------------------------------   ----- 
End-of-path arrival time (ps)           30246
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  21549  150588  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   8697  30246  150679  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150685p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6510
-------------------------------------   ----- 
End-of-path arrival time (ps)           27849
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  23449  149202  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   4400  27849  150685  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 150814p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7397
-------------------------------------   ----- 
End-of-path arrival time (ps)           28736
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  23449  149306  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   5287  28736  150814  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 150949p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7266
-------------------------------------   ----- 
End-of-path arrival time (ps)           28604
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
Net_4031_0/main_4              macrocell18   5156  28604  150949  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 151029p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        7186
-------------------------------------   ----- 
End-of-path arrival time (ps)           28520
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22584  150466  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   5936  28520  151029  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 151029p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        7186
-------------------------------------   ----- 
End-of-path arrival time (ps)           28520
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22584  150466  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   5936  28520  151029  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 151191p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7019
-------------------------------------   ----- 
End-of-path arrival time (ps)           28358
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  23449  148751  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   4909  28358  151191  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 151191p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        7019
-------------------------------------   ----- 
End-of-path arrival time (ps)           28358
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  23449  148751  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   4909  28358  151191  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 151446p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6765
-------------------------------------   ----- 
End-of-path arrival time (ps)           28103
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   4655  28103  151446  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 151446p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6765
-------------------------------------   ----- 
End-of-path arrival time (ps)           28103
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   4655  28103  151446  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 151627p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6588
-------------------------------------   ----- 
End-of-path arrival time (ps)           27927
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
Net_4031_0/main_2              macrocell18   4478  27927  151627  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 151673p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6538
-------------------------------------   ----- 
End-of-path arrival time (ps)           27877
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   4428  27877  151673  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 151673p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6538
-------------------------------------   ----- 
End-of-path arrival time (ps)           27877
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   4428  27877  151673  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 151755p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6456
-------------------------------------   ----- 
End-of-path arrival time (ps)           27795
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  23449  148751  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   4346  27795  151755  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 151890p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        6433
-------------------------------------   ----- 
End-of-path arrival time (ps)           26644
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  21461  148995  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   5183  26644  151890  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2314  19283  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 151890p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        6433
-------------------------------------   ----- 
End-of-path arrival time (ps)           26644
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  21461  148995  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   5183  26644  151890  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 151913p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        7337
-------------------------------------   ----- 
End-of-path arrival time (ps)           27636
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  21549  151913  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   6087  27636  151913  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 151922p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        8364
-------------------------------------   ----- 
End-of-path arrival time (ps)           28663
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  21549  151913  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   7114  28663  151922  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4365  21334  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 151922p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        8364
-------------------------------------   ----- 
End-of-path arrival time (ps)           28663
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  21549  151913  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23   7114  28663  151922  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4365  21334  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 151926p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        7324
-------------------------------------   ----- 
End-of-path arrival time (ps)           27623
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  21549  151913  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   6074  27623  151926  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 151926p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        7324
-------------------------------------   ----- 
End-of-path arrival time (ps)           27623
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  21549  151913  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   6074  27623  151926  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152150p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        6065
-------------------------------------   ----- 
End-of-path arrival time (ps)           27403
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  23449  148751  RISE       1
Net_4031_0/main_0              macrocell18   3955  27403  152150  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 152164p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        7086
-------------------------------------   ----- 
End-of-path arrival time (ps)           26370
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2314  19283  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  20533  152164  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   5836  26370  152164  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2314  19283  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152276p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     180925

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        8350
-------------------------------------   ----- 
End-of-path arrival time (ps)           28649
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  21549  151913  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   7100  28649  152276  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 152370p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20303
+ Data path delay                        5861
-------------------------------------   ----- 
End-of-path arrival time (ps)           26164
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3334  20303  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  21783  152370  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   4381  26164  152370  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2314  19283  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152497p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        6754
-------------------------------------   ----- 
End-of-path arrival time (ps)           28088
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  22584  150466  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   5504  28088  152497  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152618p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        5593
-------------------------------------   ----- 
End-of-path arrival time (ps)           26932
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  23449  149202  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   3483  26932  152618  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152622p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        5593
-------------------------------------   ----- 
End-of-path arrival time (ps)           26932
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  23449  149202  RISE       1
Net_4031_0/main_1              macrocell18   3483  26932  152622  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 152640p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        5571
-------------------------------------   ----- 
End-of-path arrival time (ps)           26910
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  23449  149202  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   3461  26910  152640  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 152640p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        5571
-------------------------------------   ----- 
End-of-path arrival time (ps)           26910
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  23449  149202  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   3461  26910  152640  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 152937p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        7349
-------------------------------------   ----- 
End-of-path arrival time (ps)           27647
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  21549  150588  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   6099  27647  152937  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4365  21334  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 152937p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        7349
-------------------------------------   ----- 
End-of-path arrival time (ps)           27647
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  21549  150588  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   6099  27647  152937  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4365  21334  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152943p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20303
+ Data path delay                        5288
-------------------------------------   ----- 
End-of-path arrival time (ps)           25591
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3334  20303  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  21783  152370  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   3808  25591  152943  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 153188p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        5135
-------------------------------------   ----- 
End-of-path arrival time (ps)           25346
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  21461  149744  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   3885  25346  153188  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2314  19283  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153188p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        5135
-------------------------------------   ----- 
End-of-path arrival time (ps)           25346
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  21461  149744  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   3885  25346  153188  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 153208p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        5115
-------------------------------------   ----- 
End-of-path arrival time (ps)           25326
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  21461  149766  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   3865  25326  153208  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2314  19283  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153208p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        5115
-------------------------------------   ----- 
End-of-path arrival time (ps)           25326
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  21461  149766  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   3865  25326  153208  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153366p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        5880
-------------------------------------   ----- 
End-of-path arrival time (ps)           27219
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  23449  146430  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   3770  27219  153366  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153572p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        5679
-------------------------------------   ----- 
End-of-path arrival time (ps)           24962
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          2314  19283  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  20533  152164  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   4429  24962  153572  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153696p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        5550
-------------------------------------   ----- 
End-of-path arrival time (ps)           26889
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  23449  149306  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   3440  26889  153696  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 153800p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        6486
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  21549  153800  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   5236  26785  153800  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4365  21334  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 153800p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        6486
-------------------------------------   ----- 
End-of-path arrival time (ps)           26785
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  21549  153800  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   5236  26785  153800  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4365  21334  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153860p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      20303
+ Data path delay                        4371
-------------------------------------   ----- 
End-of-path arrival time (ps)           24674
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3334  20303  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  21783  153860  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   2891  24674  153860  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153953p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        5298
-------------------------------------   ----- 
End-of-path arrival time (ps)           25597
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  21549  150588  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   4048  25597  153953  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154278p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        5900
-------------------------------------   ----- 
End-of-path arrival time (ps)           25183
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  20533  154278  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   4650  25183  154278  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154278p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        5900
-------------------------------------   ----- 
End-of-path arrival time (ps)           25183
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  20533  154278  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   4650  25183  154278  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 154356p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        4895
-------------------------------------   ----- 
End-of-path arrival time (ps)           24178
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         2314  19283  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  21863  154356  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell7     2315  24178  154356  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell7           2314  19283  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154471p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        5815
-------------------------------------   ----- 
End-of-path arrival time (ps)           26114
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3329  20299  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  21779  154471  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   4335  26114  154471  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154514p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      20303
+ Data path delay                        4736
-------------------------------------   ----- 
End-of-path arrival time (ps)           25040
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  21553  154514  RISE       1
Net_4031_0/main_7  macrocell18   3486  25040  154514  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          3334  20303  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 154552p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21339
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180589

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        4699
-------------------------------------   ----- 
End-of-path arrival time (ps)           26037
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  23449  149418  RISE       1
I2S_LRCLK/main_1               macrocell10   2589  26037  154552  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          4369  21339  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154561p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        4686
-------------------------------------   ----- 
End-of-path arrival time (ps)           26024
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  23449  149418  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   2576  26024  154561  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154576p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        4670
-------------------------------------   ----- 
End-of-path arrival time (ps)           26009
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  23449  148375  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25   2560  26009  154576  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154588p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        4658
-------------------------------------   ----- 
End-of-path arrival time (ps)           25997
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  23449  148751  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   2548  25997  154588  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154679p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     180925

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        5947
-------------------------------------   ----- 
End-of-path arrival time (ps)           26246
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  21549  153800  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   4697  26246  154679  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154743p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        5523
-------------------------------------   ----- 
End-of-path arrival time (ps)           24806
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         2314  19283  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  21863  154743  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell8     2943  24806  154743  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell8           3329  20299  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 154763p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20303
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179554

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        5507
-------------------------------------   ----- 
End-of-path arrival time (ps)           24790
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         2314  19283  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  21863  154763  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell6     2927  24790  154763  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell6           3334  20303  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154849p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        5329
-------------------------------------   ----- 
End-of-path arrival time (ps)           24613
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  20533  154278  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   4079  24613  154849  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154877p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        4374
-------------------------------------   ----- 
End-of-path arrival time (ps)           24673
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  21549  153800  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   3124  24673  154877  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154882p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        4364
-------------------------------------   ----- 
End-of-path arrival time (ps)           25703
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  23449  149202  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   2254  25703  154882  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154886p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        4360
-------------------------------------   ----- 
End-of-path arrival time (ps)           25699
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  23449  149445  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   2250  25699  154886  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154909p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        4341
-------------------------------------   ----- 
End-of-path arrival time (ps)           24640
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  21549  153800  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   3091  24640  154909  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          3329  20299  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154909p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        4341
-------------------------------------   ----- 
End-of-path arrival time (ps)           24640
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          3329  20299  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  21549  153800  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   3091  24640  154909  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          3329  20299  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155007p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        5279
-------------------------------------   ----- 
End-of-path arrival time (ps)           25578
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3329  20299  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  21779  154471  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   3799  25578  155007  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4365  21334  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155210p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4040
-------------------------------------   ----- 
End-of-path arrival time (ps)           24251
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21461  149744  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   2790  24251  155210  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155210p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4040
-------------------------------------   ----- 
End-of-path arrival time (ps)           24251
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  21461  149744  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   2790  24251  155210  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3242  20211  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           24251
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21461  149766  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   2789  24251  155211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           24251
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  21461  149766  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   2789  24251  155211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3242  20211  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           24251
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21461  148995  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   2789  24251  155211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           24251
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21461  148995  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   2789  24251  155211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155214p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           24248
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21461  148995  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15   2787  24248  155214  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155214p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4037
-------------------------------------   ----- 
End-of-path arrival time (ps)           24248
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  21461  148995  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   2787  24248  155214  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3242  20211  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155215p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           24246
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21461  149744  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   2785  24246  155215  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155215p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4035
-------------------------------------   ----- 
End-of-path arrival time (ps)           24246
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21461  149744  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   2785  24246  155215  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155222p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4029
-------------------------------------   ----- 
End-of-path arrival time (ps)           24240
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21461  149766  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   2779  24240  155222  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155222p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4029
-------------------------------------   ----- 
End-of-path arrival time (ps)           24240
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21461  149766  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   2779  24240  155222  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155250p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        4928
-------------------------------------   ----- 
End-of-path arrival time (ps)           24212
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  20533  155250  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   3678  24212  155250  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3242  20211  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155250p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        4928
-------------------------------------   ----- 
End-of-path arrival time (ps)           24212
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  20533  155250  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   3678  24212  155250  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3242  20211  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155269p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20211
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179462

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        4909
-------------------------------------   ----- 
End-of-path arrival time (ps)           24192
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  20533  155250  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   3659  24192  155269  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3242  20211  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155285p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        3965
-------------------------------------   ----- 
End-of-path arrival time (ps)           25300
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4365  21334  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  22584  151460  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   2715  25300  155285  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4365  21334  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155298p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        3953
-------------------------------------   ----- 
End-of-path arrival time (ps)           25287
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4365  21334  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  22584  155298  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   2703  25287  155298  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4365  21334  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155306p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        3944
-------------------------------------   ----- 
End-of-path arrival time (ps)           25279
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4365  21334  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  22584  155298  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   2694  25279  155306  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155384p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20299
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179549

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        3867
-------------------------------------   ----- 
End-of-path arrival time (ps)           24166
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  21549  155384  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   2617  24166  155384  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155399p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        3851
-------------------------------------   ----- 
End-of-path arrival time (ps)           23135
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  20533  155250  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   2601  23135  155399  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155401p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        3850
-------------------------------------   ----- 
End-of-path arrival time (ps)           23133
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          2314  19283  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  20533  155250  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   2600  23133  155401  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155526p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     180445

Launch Clock Arrival Time                       0
+ Clock path delay                      20299
+ Data path delay                        4620
-------------------------------------   ----- 
End-of-path arrival time (ps)           24919
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          3329  20299  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  21549  155384  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   3370  24919  155526  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 155578p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21339
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180589

Launch Clock Arrival Time                       0
+ Clock path delay                      20303
+ Data path delay                        4708
-------------------------------------   ----- 
End-of-path arrival time (ps)           25011
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3334  20303  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  21783  153860  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    3228  25011  155578  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4369  21339  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155581p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180585

Launch Clock Arrival Time                       0
+ Clock path delay                      20303
+ Data path delay                        4701
-------------------------------------   ----- 
End-of-path arrival time (ps)           25004
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3334  20303  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  21783  153860  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   3221  25004  155581  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4365  21334  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155713p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     178534

Launch Clock Arrival Time                       0
+ Clock path delay                      19283
+ Data path delay                        3538
-------------------------------------   ----- 
End-of-path arrival time (ps)           22821
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  20533  154278  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   2288  22821  155713  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          2314  19283  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 155767p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21339
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180589

Launch Clock Arrival Time                       0
+ Clock path delay                      21339
+ Data path delay                        3483
-------------------------------------   ----- 
End-of-path arrival time (ps)           24822
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4369  21339  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  22589  155767  RISE       1
I2S_LRCLK/main_0    macrocell10   2233  24822  155767  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          4369  21339  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 155780p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21339
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     180759

Launch Clock Arrival Time                       0
+ Clock path delay                      20303
+ Data path delay                        4676
-------------------------------------   ----- 
End-of-path arrival time (ps)           24979
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3334  20303  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  21783  153860  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    3196  24979  155780  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           4369  21339  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 157671p

Capture Clock Arrival Time                              0
+ Clock path delay                                  19283
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     182044

Launch Clock Arrival Time                       0
+ Clock path delay                      20211
+ Data path delay                        4162
-------------------------------------   ----- 
End-of-path arrival time (ps)           24373
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          3242  20211  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  21461  157671  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2912  24373  157671  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2314  19283  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158799p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184095

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        3962
-------------------------------------   ----- 
End-of-path arrival time (ps)           25296
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4365  21334  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  22584  151460  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   2712  25296  158799  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 159254p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21334
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     184095

Launch Clock Arrival Time                       0
+ Clock path delay                      21334
+ Data path delay                        3506
-------------------------------------   ----- 
End-of-path arrival time (ps)           24840
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4365  21334  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  22584  159254  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   2256  24840  159254  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4687   4687  RISE       1
Net_3651/q                                               macrocell5           3350   8037  RISE       1
Net_3641/clock_0                                         macrocell28          2308  10345  RISE       1
Net_3641/q                                               macrocell28          1250  11595  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11595  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4124  15719  RISE       1
Clk_I2S/q                                                macrocell27          1250  16969  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16969  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4365  21334  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

