
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1036.109 ; gain = 234.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1848' bound to instance 'design_1_i' of component 'design_1' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1873]
INFO: [Synth 8-3491] module 'design_1_axi_perf_mon_0_1' declared at 'C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_axi_perf_mon_0_1_stub.vhdl:5' bound to instance 'axi_perf_mon_0' of component 'design_1_axi_perf_mon_0_1' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:2211]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_perf_mon_0_1' [C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_axi_perf_mon_0_1_stub.vhdl:72]
INFO: [Synth 8-3491] module 'design_1_jtag_axi_0_1' declared at 'C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_jtag_axi_0_1_stub.vhdl:5' bound to instance 'jtag_axi_0' of component 'design_1_jtag_axi_0_1' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:2275]
INFO: [Synth 8-638] synthesizing module 'design_1_jtag_axi_0_1' [C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_jtag_axi_0_1_stub.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_1' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1169]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_6M8CHW' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at 'C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:358]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_auto_ds_0_stub.vhdl:83]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:433]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_6M8CHW' (1#1) [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1WYMS2T' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:572]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1WYMS2T' (2#1) [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:572]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1UACJD2' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:757]
INFO: [Synth 8-3491] module 'design_1_auto_us_0' declared at 'C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'design_1_auto_us_0' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:985]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_auto_us_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1UACJD2' (3#1) [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:757]
INFO: [Synth 8-3491] module 'design_1_xbar_1' declared at 'C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_1' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1735]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_xbar_1_stub.vhdl:81]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_1' (4#1) [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1169]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_1' is missing in component declaration [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1874]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_2' is missing in component declaration [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1874]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_3' is missing in component declaration [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1874]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_4' is missing in component declaration [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1874]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1874]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1874]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1874]
INFO: [Synth 8-3491] module 'design_1_mig_7series_0_1' declared at 'C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_mig_7series_0_1_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'design_1_mig_7series_0_1' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:2415]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_1' [C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_mig_7series_0_1_stub.vhdl:78]
INFO: [Synth 8-3491] module 'design_1_proc_sys_reset_0_1' declared at 'C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_proc_sys_reset_0_1_stub.vhdl:5' bound to instance 'rst_mig_7series_0_81M' of component 'design_1_proc_sys_reset_0_1' [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:2478]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_1' [C:/Users/idowe/lab22/lab22.runs/synth_1/.Xil/Vivado-25664-Ido/realtime/design_1_proc_sys_reset_0_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (5#1) [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/synth/design_1.vhd:1873]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (6#1) [C:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
WARNING: [Synth 8-3331] design s00_couplers_imp_1UACJD2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1UACJD2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1WYMS2T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1WYMS2T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1WYMS2T has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1WYMS2T has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_6M8CHW has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1116.375 ; gain = 314.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1116.375 ; gain = 314.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1116.375 ; gain = 314.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1116.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1_in_context.xdc] for cell 'design_1_i/axi_perf_mon_0'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1/design_1_axi_perf_mon_0_1_in_context.xdc] for cell 'design_1_i/axi_perf_mon_0'
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/xbar'
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_jtag_axi_0_1/design_1_jtag_axi_0_1/design_1_jtag_axi_0_1_in_context.xdc] for cell 'design_1_i/jtag_axi_0'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_jtag_axi_0_1/design_1_jtag_axi_0_1/design_1_jtag_axi_0_1_in_context.xdc] for cell 'design_1_i/jtag_axi_0'
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1/design_1_proc_sys_reset_0_1_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/s00_couplers/auto_us'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/s00_couplers/auto_us'
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/m00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/m00_couplers/auto_ds'
Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/jtag_axi_0_axi_periph/m00_couplers/auto_pc'
Parsing XDC File [C:/Users/idowe/lab22/lab22.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/idowe/lab22/lab22.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1167.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.086 ; gain = 365.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.086 ; gain = 365.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[10]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[11]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[12]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[2]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[3]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[4]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[5]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[6]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[7]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[8]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_addr[9]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ba[2]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cas_n. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_n[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ck_p[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cke[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_cs_n[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dm[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[10]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[11]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[12]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[13]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[14]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[15]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[2]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[3]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[4]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[5]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[6]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[7]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[8]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dq[9]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_n[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_dqs_p[1]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_odt[0]. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_ras_n. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_sdram_we_n. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk_i. (constraint file  c:/Users/idowe/lab22/lab22.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_1/design_1_mig_7series_0_1/design_1_mig_7series_0_1_in_context.xdc, line 101).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_perf_mon_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/jtag_axi_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.086 ; gain = 365.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1167.086 ; gain = 365.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_1 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1167.086 ; gain = 365.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.184 ; gain = 365.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1167.410 ; gain = 365.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1177.688 ; gain = 375.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.457 ; gain = 389.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.457 ; gain = 389.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.457 ; gain = 389.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.457 ; gain = 389.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.457 ; gain = 389.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.457 ; gain = 389.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |design_1_xbar_1             |         1|
|2     |design_1_auto_ds_0          |         1|
|3     |design_1_auto_pc_0          |         1|
|4     |design_1_auto_us_0          |         1|
|5     |design_1_axi_perf_mon_0_1   |         1|
|6     |design_1_jtag_axi_0_1       |         1|
|7     |design_1_mig_7series_0_1    |         1|
|8     |design_1_proc_sys_reset_0_1 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_auto_ds_0_bbox_2          |     1|
|2     |design_1_auto_pc_0_bbox_3          |     1|
|3     |design_1_auto_us_0_bbox_4          |     1|
|4     |design_1_axi_perf_mon_0_1_bbox_0   |     1|
|5     |design_1_jtag_axi_0_1_bbox_1       |     1|
|6     |design_1_mig_7series_0_1_bbox_6    |     1|
|7     |design_1_proc_sys_reset_0_1_bbox_7 |     1|
|8     |design_1_xbar_1_bbox_5             |     1|
|9     |IBUF                               |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+--------------------------+------------------------------+------+
|      |Instance                  |Module                        |Cells |
+------+--------------------------+------------------------------+------+
|1     |top                       |                              |  1773|
|2     |  design_1_i              |design_1                      |  1772|
|3     |    jtag_axi_0_axi_periph |design_1_axi_interconnect_0_1 |  1389|
|4     |      m00_couplers        |m00_couplers_imp_6M8CHW       |   391|
|5     |      s00_couplers        |s00_couplers_imp_1UACJD2      |   316|
+------+--------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.457 ; gain = 389.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1191.457 ; gain = 338.934
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1191.457 ; gain = 389.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1203.539 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1207.047 ; gain = 700.016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/lab22/lab22.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 20 21:19:16 2025...
