# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-STMTDLY --timescale 1ns/10ps --trace --cc --exe --main --timing --Mdir /home/forever/sys1-sp24/src/lab1-1/build/verilate --top-module Testbench -o Testbench -CFLAGS -DVL_DEBUG -DTOP=Testbench -std=c++17 /home/forever/sys1-sp24/src/lab1-1/sim/testbench.v /home/forever/sys1-sp24/src/lab1-1/submit/AND_GATE.v /home/forever/sys1-sp24/src/lab1-1/submit/OR_GATE_4_INPUTS.v /home/forever/sys1-sp24/src/lab1-1/submit/logisimTopLevelShell.v /home/forever/sys1-sp24/src/lab1-1/submit/MUX4T1_1.v /home/forever/sys1-sp24/src/lab1-1/submit/Mux8T1_1.v +define+TOP_DIR=_/home/forever/sys1-sp24/src/lab1-1/build/verilate_ +define+VERILATE"
T      5199  5522437  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench.cpp"
T      3284  5522421  1710328323   294063780  1710328323   294063780 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench.h"
T      1809  5523206  1710328323   302064343  1710328323   302064343 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench.mk"
T       391  5520053  1710328323   294063780  1710328323   294063780 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__ConstPool_0.cpp"
T      1552  5509902  1710328323   294063780  1710328323   294063780 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__Syms.cpp"
T      1471  5520002  1710328323   294063780  1710328323   294063780 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__Syms.h"
T       308  5523202  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__TraceDecls__0__Slow.cpp"
T     12376  5523203  1710328323   302064343  1710328323   302064343 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__Trace__0.cpp"
T     42037  5523201  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__Trace__0__Slow.cpp"
T      1743  5523173  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench___024root.h"
T      9654  5523200  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench___024root__DepSet_h17da5287__0.cpp"
T      6630  5523198  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench___024root__DepSet_h17da5287__0__Slow.cpp"
T       895  5523199  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench___024root__DepSet_ha7d5f4a7__0.cpp"
T      1433  5523190  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench___024root__DepSet_ha7d5f4a7__0__Slow.cpp"
T       733  5523184  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench___024root__Slow.cpp"
T      1009  5523204  1710328323   302064343  1710328323   302064343 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__main.cpp"
T       714  5522544  1710328323   298064062  1710328323   298064062 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__pch.h"
T      1931  5523207  1710328323   302064343  1710328323   302064343 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__ver.d"
T         0        0  1710328323   302064343  1710328323   302064343 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench__verFiles.dat"
T      1844  5523205  1710328323   302064343  1710328323   302064343 "/home/forever/sys1-sp24/src/lab1-1/build/verilate/VTestbench_classes.mk"
S       821  5522435  1710328315   733521794  1710328315   701519459 "/home/forever/sys1-sp24/src/lab1-1/sim/testbench.v"
S      2760  5519008  1710294826   710453353  1710294826   710453353 "/home/forever/sys1-sp24/src/lab1-1/submit/AND_GATE.v"
S      5191  5519010  1710260152   845239568  1710259325   217660000 "/home/forever/sys1-sp24/src/lab1-1/submit/MUX4T1_1.v"
S       325  5519602  1710328107   225112101  1710328107   221111401 "/home/forever/sys1-sp24/src/lab1-1/submit/Mux8T1_1.v"
S      3136  5519011  1710294836   190407191  1710294836   190407191 "/home/forever/sys1-sp24/src/lab1-1/submit/OR_GATE_4_INPUTS.v"
S      2097  5519009  1710260152   845239568  1710259325   221660000 "/home/forever/sys1-sp24/src/lab1-1/submit/logisimTopLevelShell.v"
S  13855600  3057199  1709352298   690720493  1709352298   690720493 "/usr/local/bin/verilator_bin"
S      4942  3444981  1709352298   882727211  1709352298   882727211 "/usr/local/share/verilator/include/verilated_std.sv"
