XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	adc0_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	clk_rate	2000/8
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
corr00	casper:snapshot	storage	bram
corr00	casper:snapshot	dram_dimm	1
corr00	casper:snapshot	dram_clock	200
corr00	casper:snapshot	nsamples	11
corr00	casper:snapshot	data_width	64
corr00	casper:snapshot	offset	off
corr00	casper:snapshot	circap	off
corr00	casper:snapshot	value	off
corr00	casper:snapshot	use_dsp48	on
corr01_i	casper:snapshot	storage	bram
corr01_i	casper:snapshot	dram_dimm	1
corr01_i	casper:snapshot	dram_clock	200
corr01_i	casper:snapshot	nsamples	11
corr01_i	casper:snapshot	data_width	64
corr01_i	casper:snapshot	offset	off
corr01_i	casper:snapshot	circap	off
corr01_i	casper:snapshot	value	off
corr01_i	casper:snapshot	use_dsp48	on
corr01_r	casper:snapshot	storage	bram
corr01_r	casper:snapshot	dram_dimm	1
corr01_r	casper:snapshot	dram_clock	200
corr01_r	casper:snapshot	nsamples	11
corr01_r	casper:snapshot	data_width	64
corr01_r	casper:snapshot	offset	off
corr01_r	casper:snapshot	circap	off
corr01_r	casper:snapshot	value	off
corr01_r	casper:snapshot	use_dsp48	on
corr11	casper:snapshot	storage	bram
corr11	casper:snapshot	dram_dimm	1
corr11	casper:snapshot	dram_clock	200
corr11	casper:snapshot	nsamples	11
corr11	casper:snapshot	data_width	64
corr11	casper:snapshot	offset	off
corr11	casper:snapshot	circap	off
corr11	casper:snapshot	value	off
corr11	casper:snapshot	use_dsp48	on
snapshot_adc0	casper:snapshot	storage	bram
snapshot_adc0	casper:snapshot	dram_dimm	1
snapshot_adc0	casper:snapshot	dram_clock	200
snapshot_adc0	casper:snapshot	nsamples	10
snapshot_adc0	casper:snapshot	data_width	128
snapshot_adc0	casper:snapshot	offset	off
snapshot_adc0	casper:snapshot	circap	off
snapshot_adc0	casper:snapshot	value	off
snapshot_adc0	casper:snapshot	use_dsp48	off
snapshot_adc1	casper:snapshot	storage	bram
snapshot_adc1	casper:snapshot	dram_dimm	1
snapshot_adc1	casper:snapshot	dram_clock	200
snapshot_adc1	casper:snapshot	nsamples	10
snapshot_adc1	casper:snapshot	data_width	128
snapshot_adc1	casper:snapshot	offset	off
snapshot_adc1	casper:snapshot	circap	off
snapshot_adc1	casper:snapshot	value	off
snapshot_adc1	casper:snapshot	use_dsp48	off
snapshot_delay1	casper:snapshot	storage	bram
snapshot_delay1	casper:snapshot	dram_dimm	1
snapshot_delay1	casper:snapshot	dram_clock	200
snapshot_delay1	casper:snapshot	nsamples	12
snapshot_delay1	casper:snapshot	data_width	8
snapshot_delay1	casper:snapshot	offset	off
snapshot_delay1	casper:snapshot	circap	off
snapshot_delay1	casper:snapshot	value	off
snapshot_delay1	casper:snapshot	use_dsp48	on
snapshot_fd_im1	casper:snapshot	storage	bram
snapshot_fd_im1	casper:snapshot	dram_dimm	1
snapshot_fd_im1	casper:snapshot	dram_clock	200
snapshot_fd_im1	casper:snapshot	nsamples	10
snapshot_fd_im1	casper:snapshot	data_width	32
snapshot_fd_im1	casper:snapshot	offset	off
snapshot_fd_im1	casper:snapshot	circap	off
snapshot_fd_im1	casper:snapshot	value	off
snapshot_fd_im1	casper:snapshot	use_dsp48	on
snapshot_fd_r1	casper:snapshot	storage	bram
snapshot_fd_r1	casper:snapshot	dram_dimm	1
snapshot_fd_r1	casper:snapshot	dram_clock	200
snapshot_fd_r1	casper:snapshot	nsamples	10
snapshot_fd_r1	casper:snapshot	data_width	32
snapshot_fd_r1	casper:snapshot	offset	off
snapshot_fd_r1	casper:snapshot	circap	off
snapshot_fd_r1	casper:snapshot	value	off
snapshot_fd_r1	casper:snapshot	use_dsp48	on
snapshot_fft_i1	casper:snapshot	storage	bram
snapshot_fft_i1	casper:snapshot	dram_dimm	1
snapshot_fft_i1	casper:snapshot	dram_clock	200
snapshot_fft_i1	casper:snapshot	nsamples	10
snapshot_fft_i1	casper:snapshot	data_width	32
snapshot_fft_i1	casper:snapshot	offset	off
snapshot_fft_i1	casper:snapshot	circap	off
snapshot_fft_i1	casper:snapshot	value	off
snapshot_fft_i1	casper:snapshot	use_dsp48	on
snapshot_fft_in1	casper:snapshot	storage	bram
snapshot_fft_in1	casper:snapshot	dram_dimm	1
snapshot_fft_in1	casper:snapshot	dram_clock	200
snapshot_fft_in1	casper:snapshot	nsamples	10
snapshot_fft_in1	casper:snapshot	data_width	32
snapshot_fft_in1	casper:snapshot	offset	off
snapshot_fft_in1	casper:snapshot	circap	off
snapshot_fft_in1	casper:snapshot	value	off
snapshot_fft_in1	casper:snapshot	use_dsp48	on
snapshot_fft_r1	casper:snapshot	storage	bram
snapshot_fft_r1	casper:snapshot	dram_dimm	1
snapshot_fft_r1	casper:snapshot	dram_clock	200
snapshot_fft_r1	casper:snapshot	nsamples	10
snapshot_fft_r1	casper:snapshot	data_width	32
snapshot_fft_r1	casper:snapshot	offset	off
snapshot_fft_r1	casper:snapshot	circap	off
snapshot_fft_r1	casper:snapshot	value	off
snapshot_fft_r1	casper:snapshot	use_dsp48	on
snapshot_fir1	casper:snapshot	storage	bram
snapshot_fir1	casper:snapshot	dram_dimm	1
snapshot_fir1	casper:snapshot	dram_clock	200
snapshot_fir1	casper:snapshot	nsamples	10
snapshot_fir1	casper:snapshot	data_width	32
snapshot_fir1	casper:snapshot	offset	off
snapshot_fir1	casper:snapshot	circap	off
snapshot_fir1	casper:snapshot	value	off
snapshot_fir1	casper:snapshot	use_dsp48	on
snapshot_pre_vacc	casper:snapshot	storage	bram
snapshot_pre_vacc	casper:snapshot	dram_dimm	1
snapshot_pre_vacc	casper:snapshot	dram_clock	200
snapshot_pre_vacc	casper:snapshot	nsamples	10
snapshot_pre_vacc	casper:snapshot	data_width	64
snapshot_pre_vacc	casper:snapshot	offset	off
snapshot_pre_vacc	casper:snapshot	circap	off
snapshot_pre_vacc	casper:snapshot	value	off
snapshot_pre_vacc	casper:snapshot	use_dsp48	on
a0_fd0	xps:sw_reg	mode	one\_value
a0_fd0	xps:sw_reg	io_dir	From\_Processor
a0_fd0	xps:sw_reg	io_delay	0
a0_fd0	xps:sw_reg	sample_period	1
a0_fd0	xps:sw_reg	names	reg
a0_fd0	xps:sw_reg	bitwidths	32
a0_fd0	xps:sw_reg	arith_types	0
a0_fd0	xps:sw_reg	bin_pts	0
a0_fd0	xps:sw_reg	show_format	off
a0_fd1	xps:sw_reg	mode	one\_value
a0_fd1	xps:sw_reg	io_dir	From\_Processor
a0_fd1	xps:sw_reg	io_delay	0
a0_fd1	xps:sw_reg	sample_period	1
a0_fd1	xps:sw_reg	names	reg
a0_fd1	xps:sw_reg	bitwidths	32
a0_fd1	xps:sw_reg	arith_types	0
a0_fd1	xps:sw_reg	bin_pts	0
a0_fd1	xps:sw_reg	show_format	off
a1_fd0	xps:sw_reg	mode	one\_value
a1_fd0	xps:sw_reg	io_dir	From\_Processor
a1_fd0	xps:sw_reg	io_delay	0
a1_fd0	xps:sw_reg	sample_period	1
a1_fd0	xps:sw_reg	names	reg
a1_fd0	xps:sw_reg	bitwidths	32
a1_fd0	xps:sw_reg	arith_types	0
a1_fd0	xps:sw_reg	bin_pts	0
a1_fd0	xps:sw_reg	show_format	off
a1_fd1	xps:sw_reg	mode	one\_value
a1_fd1	xps:sw_reg	io_dir	From\_Processor
a1_fd1	xps:sw_reg	io_delay	0
a1_fd1	xps:sw_reg	sample_period	1
a1_fd1	xps:sw_reg	names	reg
a1_fd1	xps:sw_reg	bitwidths	32
a1_fd1	xps:sw_reg	arith_types	0
a1_fd1	xps:sw_reg	bin_pts	0
a1_fd1	xps:sw_reg	show_format	off
acc_len	xps:sw_reg	mode	one\_value
acc_len	xps:sw_reg	io_dir	From\_Processor
acc_len	xps:sw_reg	io_delay	0
acc_len	xps:sw_reg	sample_period	1
acc_len	xps:sw_reg	names	reg
acc_len	xps:sw_reg	bitwidths	32
acc_len	xps:sw_reg	arith_types	0
acc_len	xps:sw_reg	bin_pts	0
acc_len	xps:sw_reg	show_format	off
adc_sum_sq0	xps:sw_reg	io_dir	To\_Processor
adc_sum_sq0	xps:sw_reg	arith_type	Unsigned
adc_sum_sq0	xps:sw_reg	bitwidth	32
adc_sum_sq0	xps:sw_reg	bin_pt	0
adc_sum_sq0	xps:sw_reg	sample_period	1
adc_sum_sq0	xps:sw_reg	latency	0
adc_sum_sq1	xps:sw_reg	io_dir	To\_Processor
adc_sum_sq1	xps:sw_reg	arith_type	Unsigned
adc_sum_sq1	xps:sw_reg	bitwidth	32
adc_sum_sq1	xps:sw_reg	bin_pt	0
adc_sum_sq1	xps:sw_reg	sample_period	1
adc_sum_sq1	xps:sw_reg	latency	0
clk_frequency	xps:sw_reg	io_dir	To\_Processor
clk_frequency	xps:sw_reg	arith_type	Unsigned
clk_frequency	xps:sw_reg	bitwidth	32
clk_frequency	xps:sw_reg	bin_pt	0
clk_frequency	xps:sw_reg	sample_period	1
clk_frequency	xps:sw_reg	latency	0
coarse_delay0	xps:sw_reg	mode	one\_value
coarse_delay0	xps:sw_reg	io_dir	From\_Processor
coarse_delay0	xps:sw_reg	io_delay	0
coarse_delay0	xps:sw_reg	sample_period	1
coarse_delay0	xps:sw_reg	names	reg
coarse_delay0	xps:sw_reg	bitwidths	32
coarse_delay0	xps:sw_reg	arith_types	0
coarse_delay0	xps:sw_reg	bin_pts	0
coarse_delay0	xps:sw_reg	show_format	off
coarse_delay1	xps:sw_reg	mode	one\_value
coarse_delay1	xps:sw_reg	io_dir	From\_Processor
coarse_delay1	xps:sw_reg	io_delay	0
coarse_delay1	xps:sw_reg	sample_period	1
coarse_delay1	xps:sw_reg	names	reg
coarse_delay1	xps:sw_reg	bitwidths	32
coarse_delay1	xps:sw_reg	arith_types	0
coarse_delay1	xps:sw_reg	bin_pts	0
coarse_delay1	xps:sw_reg	show_format	off
control	xps:sw_reg	mode	one\_value
control	xps:sw_reg	io_dir	From\_Processor
control	xps:sw_reg	io_delay	0
control	xps:sw_reg	sample_period	1
control	xps:sw_reg	names	reg
control	xps:sw_reg	bitwidths	32
control	xps:sw_reg	arith_types	0
control	xps:sw_reg	bin_pts	0
control	xps:sw_reg	show_format	off
corr00/ctrl	xps:sw_reg	mode	one\_value
corr00/ctrl	xps:sw_reg	io_dir	From\_Processor
corr00/ctrl	xps:sw_reg	io_delay	0
corr00/ctrl	xps:sw_reg	sample_period	1
corr00/ctrl	xps:sw_reg	names	reg
corr00/ctrl	xps:sw_reg	bitwidths	32
corr00/ctrl	xps:sw_reg	arith_types	0
corr00/ctrl	xps:sw_reg	bin_pts	0
corr00/ctrl	xps:sw_reg	show_format	off
corr00/status	xps:sw_reg	mode	one\_value
corr00/status	xps:sw_reg	io_dir	To\_Processor
corr00/status	xps:sw_reg	io_delay	0
corr00/status	xps:sw_reg	sample_period	1
corr00/status	xps:sw_reg	names	reg
corr00/status	xps:sw_reg	bitwidths	32
corr00/status	xps:sw_reg	arith_types	0
corr00/status	xps:sw_reg	bin_pts	0
corr00/status	xps:sw_reg	show_format	off
corr01_i/ctrl	xps:sw_reg	mode	one\_value
corr01_i/ctrl	xps:sw_reg	io_dir	From\_Processor
corr01_i/ctrl	xps:sw_reg	io_delay	0
corr01_i/ctrl	xps:sw_reg	sample_period	1
corr01_i/ctrl	xps:sw_reg	names	reg
corr01_i/ctrl	xps:sw_reg	bitwidths	32
corr01_i/ctrl	xps:sw_reg	arith_types	0
corr01_i/ctrl	xps:sw_reg	bin_pts	0
corr01_i/ctrl	xps:sw_reg	show_format	off
corr01_i/status	xps:sw_reg	mode	one\_value
corr01_i/status	xps:sw_reg	io_dir	To\_Processor
corr01_i/status	xps:sw_reg	io_delay	0
corr01_i/status	xps:sw_reg	sample_period	1
corr01_i/status	xps:sw_reg	names	reg
corr01_i/status	xps:sw_reg	bitwidths	32
corr01_i/status	xps:sw_reg	arith_types	0
corr01_i/status	xps:sw_reg	bin_pts	0
corr01_i/status	xps:sw_reg	show_format	off
corr01_r/ctrl	xps:sw_reg	mode	one\_value
corr01_r/ctrl	xps:sw_reg	io_dir	From\_Processor
corr01_r/ctrl	xps:sw_reg	io_delay	0
corr01_r/ctrl	xps:sw_reg	sample_period	1
corr01_r/ctrl	xps:sw_reg	names	reg
corr01_r/ctrl	xps:sw_reg	bitwidths	32
corr01_r/ctrl	xps:sw_reg	arith_types	0
corr01_r/ctrl	xps:sw_reg	bin_pts	0
corr01_r/ctrl	xps:sw_reg	show_format	off
corr01_r/status	xps:sw_reg	mode	one\_value
corr01_r/status	xps:sw_reg	io_dir	To\_Processor
corr01_r/status	xps:sw_reg	io_delay	0
corr01_r/status	xps:sw_reg	sample_period	1
corr01_r/status	xps:sw_reg	names	reg
corr01_r/status	xps:sw_reg	bitwidths	32
corr01_r/status	xps:sw_reg	arith_types	0
corr01_r/status	xps:sw_reg	bin_pts	0
corr01_r/status	xps:sw_reg	show_format	off
corr11/ctrl	xps:sw_reg	mode	one\_value
corr11/ctrl	xps:sw_reg	io_dir	From\_Processor
corr11/ctrl	xps:sw_reg	io_delay	0
corr11/ctrl	xps:sw_reg	sample_period	1
corr11/ctrl	xps:sw_reg	names	reg
corr11/ctrl	xps:sw_reg	bitwidths	32
corr11/ctrl	xps:sw_reg	arith_types	0
corr11/ctrl	xps:sw_reg	bin_pts	0
corr11/ctrl	xps:sw_reg	show_format	off
corr11/status	xps:sw_reg	mode	one\_value
corr11/status	xps:sw_reg	io_dir	To\_Processor
corr11/status	xps:sw_reg	io_delay	0
corr11/status	xps:sw_reg	sample_period	1
corr11/status	xps:sw_reg	names	reg
corr11/status	xps:sw_reg	bitwidths	32
corr11/status	xps:sw_reg	arith_types	0
corr11/status	xps:sw_reg	bin_pts	0
corr11/status	xps:sw_reg	show_format	off
delay_tr_status0	xps:sw_reg	io_dir	To\_Processor
delay_tr_status0	xps:sw_reg	arith_type	Unsigned
delay_tr_status0	xps:sw_reg	bitwidth	32
delay_tr_status0	xps:sw_reg	bin_pt	0
delay_tr_status0	xps:sw_reg	sample_period	1
delay_tr_status0	xps:sw_reg	latency	0
delay_tr_status1	xps:sw_reg	io_dir	To\_Processor
delay_tr_status1	xps:sw_reg	arith_type	Unsigned
delay_tr_status1	xps:sw_reg	bitwidth	32
delay_tr_status1	xps:sw_reg	bin_pt	0
delay_tr_status1	xps:sw_reg	sample_period	1
delay_tr_status1	xps:sw_reg	latency	0
fft_shift0	xps:sw_reg	mode	one\_value
fft_shift0	xps:sw_reg	io_dir	From\_Processor
fft_shift0	xps:sw_reg	io_delay	0
fft_shift0	xps:sw_reg	sample_period	1
fft_shift0	xps:sw_reg	names	reg
fft_shift0	xps:sw_reg	bitwidths	32
fft_shift0	xps:sw_reg	arith_types	0
fft_shift0	xps:sw_reg	bin_pts	0
fft_shift0	xps:sw_reg	show_format	off
fft_shift1	xps:sw_reg	mode	one\_value
fft_shift1	xps:sw_reg	io_dir	From\_Processor
fft_shift1	xps:sw_reg	io_delay	0
fft_shift1	xps:sw_reg	sample_period	1
fft_shift1	xps:sw_reg	names	reg
fft_shift1	xps:sw_reg	bitwidths	32
fft_shift1	xps:sw_reg	arith_types	0
fft_shift1	xps:sw_reg	bin_pts	0
fft_shift1	xps:sw_reg	show_format	off
fstatus0	xps:sw_reg	io_dir	To\_Processor
fstatus0	xps:sw_reg	arith_type	Unsigned
fstatus0	xps:sw_reg	bitwidth	32
fstatus0	xps:sw_reg	bin_pt	0
fstatus0	xps:sw_reg	sample_period	1
fstatus0	xps:sw_reg	latency	0
fstatus1	xps:sw_reg	io_dir	To\_Processor
fstatus1	xps:sw_reg	arith_type	Unsigned
fstatus1	xps:sw_reg	bitwidth	32
fstatus1	xps:sw_reg	bin_pt	0
fstatus1	xps:sw_reg	sample_period	1
fstatus1	xps:sw_reg	latency	0
ld_time_lsw0	xps:sw_reg	mode	one\_value
ld_time_lsw0	xps:sw_reg	io_dir	From\_Processor
ld_time_lsw0	xps:sw_reg	io_delay	0
ld_time_lsw0	xps:sw_reg	sample_period	1
ld_time_lsw0	xps:sw_reg	names	reg
ld_time_lsw0	xps:sw_reg	bitwidths	32
ld_time_lsw0	xps:sw_reg	arith_types	0
ld_time_lsw0	xps:sw_reg	bin_pts	0
ld_time_lsw0	xps:sw_reg	show_format	off
ld_time_lsw1	xps:sw_reg	mode	one\_value
ld_time_lsw1	xps:sw_reg	io_dir	From\_Processor
ld_time_lsw1	xps:sw_reg	io_delay	0
ld_time_lsw1	xps:sw_reg	sample_period	1
ld_time_lsw1	xps:sw_reg	names	reg
ld_time_lsw1	xps:sw_reg	bitwidths	32
ld_time_lsw1	xps:sw_reg	arith_types	0
ld_time_lsw1	xps:sw_reg	bin_pts	0
ld_time_lsw1	xps:sw_reg	show_format	off
ld_time_msw0	xps:sw_reg	mode	one\_value
ld_time_msw0	xps:sw_reg	io_dir	From\_Processor
ld_time_msw0	xps:sw_reg	io_delay	0
ld_time_msw0	xps:sw_reg	sample_period	1
ld_time_msw0	xps:sw_reg	names	reg
ld_time_msw0	xps:sw_reg	bitwidths	32
ld_time_msw0	xps:sw_reg	arith_types	0
ld_time_msw0	xps:sw_reg	bin_pts	0
ld_time_msw0	xps:sw_reg	show_format	off
ld_time_msw1	xps:sw_reg	mode	one\_value
ld_time_msw1	xps:sw_reg	io_dir	From\_Processor
ld_time_msw1	xps:sw_reg	io_delay	0
ld_time_msw1	xps:sw_reg	sample_period	1
ld_time_msw1	xps:sw_reg	names	reg
ld_time_msw1	xps:sw_reg	bitwidths	32
ld_time_msw1	xps:sw_reg	arith_types	0
ld_time_msw1	xps:sw_reg	bin_pts	0
ld_time_msw1	xps:sw_reg	show_format	off
mcnt_lsb	xps:sw_reg	mode	one\_value
mcnt_lsb	xps:sw_reg	io_dir	To\_Processor
mcnt_lsb	xps:sw_reg	io_delay	0
mcnt_lsb	xps:sw_reg	sample_period	1
mcnt_lsb	xps:sw_reg	names	reg
mcnt_lsb	xps:sw_reg	bitwidths	32
mcnt_lsb	xps:sw_reg	arith_types	0
mcnt_lsb	xps:sw_reg	bin_pts	0
mcnt_lsb	xps:sw_reg	show_format	off
mcnt_msb	xps:sw_reg	mode	one\_value
mcnt_msb	xps:sw_reg	io_dir	To\_Processor
mcnt_msb	xps:sw_reg	io_delay	0
mcnt_msb	xps:sw_reg	sample_period	1
mcnt_msb	xps:sw_reg	names	reg
mcnt_msb	xps:sw_reg	bitwidths	32
mcnt_msb	xps:sw_reg	arith_types	0
mcnt_msb	xps:sw_reg	bin_pts	0
mcnt_msb	xps:sw_reg	show_format	off
mcount_lsw	xps:sw_reg	io_dir	To\_Processor
mcount_lsw	xps:sw_reg	arith_type	Unsigned
mcount_lsw	xps:sw_reg	bitwidth	32
mcount_lsw	xps:sw_reg	bin_pt	0
mcount_lsw	xps:sw_reg	sample_period	1
mcount_lsw	xps:sw_reg	latency	0
mcount_msw	xps:sw_reg	io_dir	To\_Processor
mcount_msw	xps:sw_reg	arith_type	Unsigned
mcount_msw	xps:sw_reg	bitwidth	32
mcount_msw	xps:sw_reg	bin_pt	0
mcount_msw	xps:sw_reg	sample_period	1
mcount_msw	xps:sw_reg	latency	0
pps_count	xps:sw_reg	io_dir	To\_Processor
pps_count	xps:sw_reg	arith_type	Unsigned
pps_count	xps:sw_reg	bitwidth	32
pps_count	xps:sw_reg	bin_pt	0
pps_count	xps:sw_reg	sample_period	1
pps_count	xps:sw_reg	latency	0
rcs/app	xps:sw_reg	io_dir	To\_Processor
rcs/app	xps:sw_reg	arith_type	Unsigned
rcs/app	xps:sw_reg	bitwidth	32
rcs/app	xps:sw_reg	bin_pt	0
rcs/app	xps:sw_reg	sample_period	1
rcs/app	xps:sw_reg	latency	0
rcs/lib	xps:sw_reg	io_dir	To\_Processor
rcs/lib	xps:sw_reg	arith_type	Unsigned
rcs/lib	xps:sw_reg	bitwidth	32
rcs/lib	xps:sw_reg	bin_pt	0
rcs/lib	xps:sw_reg	sample_period	1
rcs/lib	xps:sw_reg	latency	0
rcs/user	xps:sw_reg	io_dir	To\_Processor
rcs/user	xps:sw_reg	arith_type	Unsigned
rcs/user	xps:sw_reg	bitwidth	32
rcs/user	xps:sw_reg	bin_pt	0
rcs/user	xps:sw_reg	sample_period	1
rcs/user	xps:sw_reg	latency	0
snapshot_adc0/ctrl	xps:sw_reg	mode	one\_value
snapshot_adc0/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_adc0/ctrl	xps:sw_reg	io_delay	0
snapshot_adc0/ctrl	xps:sw_reg	sample_period	1
snapshot_adc0/ctrl	xps:sw_reg	names	reg
snapshot_adc0/ctrl	xps:sw_reg	bitwidths	32
snapshot_adc0/ctrl	xps:sw_reg	arith_types	0
snapshot_adc0/ctrl	xps:sw_reg	bin_pts	0
snapshot_adc0/ctrl	xps:sw_reg	show_format	off
snapshot_adc0/status	xps:sw_reg	mode	one\_value
snapshot_adc0/status	xps:sw_reg	io_dir	To\_Processor
snapshot_adc0/status	xps:sw_reg	io_delay	0
snapshot_adc0/status	xps:sw_reg	sample_period	1
snapshot_adc0/status	xps:sw_reg	names	reg
snapshot_adc0/status	xps:sw_reg	bitwidths	32
snapshot_adc0/status	xps:sw_reg	arith_types	0
snapshot_adc0/status	xps:sw_reg	bin_pts	0
snapshot_adc0/status	xps:sw_reg	show_format	off
snapshot_adc1/ctrl	xps:sw_reg	mode	one\_value
snapshot_adc1/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_adc1/ctrl	xps:sw_reg	io_delay	0
snapshot_adc1/ctrl	xps:sw_reg	sample_period	1
snapshot_adc1/ctrl	xps:sw_reg	names	reg
snapshot_adc1/ctrl	xps:sw_reg	bitwidths	32
snapshot_adc1/ctrl	xps:sw_reg	arith_types	0
snapshot_adc1/ctrl	xps:sw_reg	bin_pts	0
snapshot_adc1/ctrl	xps:sw_reg	show_format	off
snapshot_adc1/status	xps:sw_reg	mode	one\_value
snapshot_adc1/status	xps:sw_reg	io_dir	To\_Processor
snapshot_adc1/status	xps:sw_reg	io_delay	0
snapshot_adc1/status	xps:sw_reg	sample_period	1
snapshot_adc1/status	xps:sw_reg	names	reg
snapshot_adc1/status	xps:sw_reg	bitwidths	32
snapshot_adc1/status	xps:sw_reg	arith_types	0
snapshot_adc1/status	xps:sw_reg	bin_pts	0
snapshot_adc1/status	xps:sw_reg	show_format	off
snapshot_delay1/ctrl	xps:sw_reg	mode	one\_value
snapshot_delay1/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_delay1/ctrl	xps:sw_reg	io_delay	0
snapshot_delay1/ctrl	xps:sw_reg	sample_period	1
snapshot_delay1/ctrl	xps:sw_reg	names	reg
snapshot_delay1/ctrl	xps:sw_reg	bitwidths	32
snapshot_delay1/ctrl	xps:sw_reg	arith_types	0
snapshot_delay1/ctrl	xps:sw_reg	bin_pts	0
snapshot_delay1/ctrl	xps:sw_reg	show_format	off
snapshot_delay1/status	xps:sw_reg	mode	one\_value
snapshot_delay1/status	xps:sw_reg	io_dir	To\_Processor
snapshot_delay1/status	xps:sw_reg	io_delay	0
snapshot_delay1/status	xps:sw_reg	sample_period	1
snapshot_delay1/status	xps:sw_reg	names	reg
snapshot_delay1/status	xps:sw_reg	bitwidths	32
snapshot_delay1/status	xps:sw_reg	arith_types	0
snapshot_delay1/status	xps:sw_reg	bin_pts	0
snapshot_delay1/status	xps:sw_reg	show_format	off
snapshot_fd_im1/ctrl	xps:sw_reg	mode	one\_value
snapshot_fd_im1/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_fd_im1/ctrl	xps:sw_reg	io_delay	0
snapshot_fd_im1/ctrl	xps:sw_reg	sample_period	1
snapshot_fd_im1/ctrl	xps:sw_reg	names	reg
snapshot_fd_im1/ctrl	xps:sw_reg	bitwidths	32
snapshot_fd_im1/ctrl	xps:sw_reg	arith_types	0
snapshot_fd_im1/ctrl	xps:sw_reg	bin_pts	0
snapshot_fd_im1/ctrl	xps:sw_reg	show_format	off
snapshot_fd_im1/status	xps:sw_reg	mode	one\_value
snapshot_fd_im1/status	xps:sw_reg	io_dir	To\_Processor
snapshot_fd_im1/status	xps:sw_reg	io_delay	0
snapshot_fd_im1/status	xps:sw_reg	sample_period	1
snapshot_fd_im1/status	xps:sw_reg	names	reg
snapshot_fd_im1/status	xps:sw_reg	bitwidths	32
snapshot_fd_im1/status	xps:sw_reg	arith_types	0
snapshot_fd_im1/status	xps:sw_reg	bin_pts	0
snapshot_fd_im1/status	xps:sw_reg	show_format	off
snapshot_fd_r1/ctrl	xps:sw_reg	mode	one\_value
snapshot_fd_r1/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_fd_r1/ctrl	xps:sw_reg	io_delay	0
snapshot_fd_r1/ctrl	xps:sw_reg	sample_period	1
snapshot_fd_r1/ctrl	xps:sw_reg	names	reg
snapshot_fd_r1/ctrl	xps:sw_reg	bitwidths	32
snapshot_fd_r1/ctrl	xps:sw_reg	arith_types	0
snapshot_fd_r1/ctrl	xps:sw_reg	bin_pts	0
snapshot_fd_r1/ctrl	xps:sw_reg	show_format	off
snapshot_fd_r1/status	xps:sw_reg	mode	one\_value
snapshot_fd_r1/status	xps:sw_reg	io_dir	To\_Processor
snapshot_fd_r1/status	xps:sw_reg	io_delay	0
snapshot_fd_r1/status	xps:sw_reg	sample_period	1
snapshot_fd_r1/status	xps:sw_reg	names	reg
snapshot_fd_r1/status	xps:sw_reg	bitwidths	32
snapshot_fd_r1/status	xps:sw_reg	arith_types	0
snapshot_fd_r1/status	xps:sw_reg	bin_pts	0
snapshot_fd_r1/status	xps:sw_reg	show_format	off
snapshot_fft_i1/ctrl	xps:sw_reg	mode	one\_value
snapshot_fft_i1/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_fft_i1/ctrl	xps:sw_reg	io_delay	0
snapshot_fft_i1/ctrl	xps:sw_reg	sample_period	1
snapshot_fft_i1/ctrl	xps:sw_reg	names	reg
snapshot_fft_i1/ctrl	xps:sw_reg	bitwidths	32
snapshot_fft_i1/ctrl	xps:sw_reg	arith_types	0
snapshot_fft_i1/ctrl	xps:sw_reg	bin_pts	0
snapshot_fft_i1/ctrl	xps:sw_reg	show_format	off
snapshot_fft_i1/status	xps:sw_reg	mode	one\_value
snapshot_fft_i1/status	xps:sw_reg	io_dir	To\_Processor
snapshot_fft_i1/status	xps:sw_reg	io_delay	0
snapshot_fft_i1/status	xps:sw_reg	sample_period	1
snapshot_fft_i1/status	xps:sw_reg	names	reg
snapshot_fft_i1/status	xps:sw_reg	bitwidths	32
snapshot_fft_i1/status	xps:sw_reg	arith_types	0
snapshot_fft_i1/status	xps:sw_reg	bin_pts	0
snapshot_fft_i1/status	xps:sw_reg	show_format	off
snapshot_fft_in1/ctrl	xps:sw_reg	mode	one\_value
snapshot_fft_in1/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_fft_in1/ctrl	xps:sw_reg	io_delay	0
snapshot_fft_in1/ctrl	xps:sw_reg	sample_period	1
snapshot_fft_in1/ctrl	xps:sw_reg	names	reg
snapshot_fft_in1/ctrl	xps:sw_reg	bitwidths	32
snapshot_fft_in1/ctrl	xps:sw_reg	arith_types	0
snapshot_fft_in1/ctrl	xps:sw_reg	bin_pts	0
snapshot_fft_in1/ctrl	xps:sw_reg	show_format	off
snapshot_fft_in1/status	xps:sw_reg	mode	one\_value
snapshot_fft_in1/status	xps:sw_reg	io_dir	To\_Processor
snapshot_fft_in1/status	xps:sw_reg	io_delay	0
snapshot_fft_in1/status	xps:sw_reg	sample_period	1
snapshot_fft_in1/status	xps:sw_reg	names	reg
snapshot_fft_in1/status	xps:sw_reg	bitwidths	32
snapshot_fft_in1/status	xps:sw_reg	arith_types	0
snapshot_fft_in1/status	xps:sw_reg	bin_pts	0
snapshot_fft_in1/status	xps:sw_reg	show_format	off
snapshot_fft_r1/ctrl	xps:sw_reg	mode	one\_value
snapshot_fft_r1/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_fft_r1/ctrl	xps:sw_reg	io_delay	0
snapshot_fft_r1/ctrl	xps:sw_reg	sample_period	1
snapshot_fft_r1/ctrl	xps:sw_reg	names	reg
snapshot_fft_r1/ctrl	xps:sw_reg	bitwidths	32
snapshot_fft_r1/ctrl	xps:sw_reg	arith_types	0
snapshot_fft_r1/ctrl	xps:sw_reg	bin_pts	0
snapshot_fft_r1/ctrl	xps:sw_reg	show_format	off
snapshot_fft_r1/status	xps:sw_reg	mode	one\_value
snapshot_fft_r1/status	xps:sw_reg	io_dir	To\_Processor
snapshot_fft_r1/status	xps:sw_reg	io_delay	0
snapshot_fft_r1/status	xps:sw_reg	sample_period	1
snapshot_fft_r1/status	xps:sw_reg	names	reg
snapshot_fft_r1/status	xps:sw_reg	bitwidths	32
snapshot_fft_r1/status	xps:sw_reg	arith_types	0
snapshot_fft_r1/status	xps:sw_reg	bin_pts	0
snapshot_fft_r1/status	xps:sw_reg	show_format	off
snapshot_fir1/ctrl	xps:sw_reg	mode	one\_value
snapshot_fir1/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_fir1/ctrl	xps:sw_reg	io_delay	0
snapshot_fir1/ctrl	xps:sw_reg	sample_period	1
snapshot_fir1/ctrl	xps:sw_reg	names	reg
snapshot_fir1/ctrl	xps:sw_reg	bitwidths	32
snapshot_fir1/ctrl	xps:sw_reg	arith_types	0
snapshot_fir1/ctrl	xps:sw_reg	bin_pts	0
snapshot_fir1/ctrl	xps:sw_reg	show_format	off
snapshot_fir1/status	xps:sw_reg	mode	one\_value
snapshot_fir1/status	xps:sw_reg	io_dir	To\_Processor
snapshot_fir1/status	xps:sw_reg	io_delay	0
snapshot_fir1/status	xps:sw_reg	sample_period	1
snapshot_fir1/status	xps:sw_reg	names	reg
snapshot_fir1/status	xps:sw_reg	bitwidths	32
snapshot_fir1/status	xps:sw_reg	arith_types	0
snapshot_fir1/status	xps:sw_reg	bin_pts	0
snapshot_fir1/status	xps:sw_reg	show_format	off
snapshot_pre_vacc/ctrl	xps:sw_reg	mode	one\_value
snapshot_pre_vacc/ctrl	xps:sw_reg	io_dir	From\_Processor
snapshot_pre_vacc/ctrl	xps:sw_reg	io_delay	0
snapshot_pre_vacc/ctrl	xps:sw_reg	sample_period	1
snapshot_pre_vacc/ctrl	xps:sw_reg	names	reg
snapshot_pre_vacc/ctrl	xps:sw_reg	bitwidths	32
snapshot_pre_vacc/ctrl	xps:sw_reg	arith_types	0
snapshot_pre_vacc/ctrl	xps:sw_reg	bin_pts	0
snapshot_pre_vacc/ctrl	xps:sw_reg	show_format	off
snapshot_pre_vacc/status	xps:sw_reg	mode	one\_value
snapshot_pre_vacc/status	xps:sw_reg	io_dir	To\_Processor
snapshot_pre_vacc/status	xps:sw_reg	io_delay	0
snapshot_pre_vacc/status	xps:sw_reg	sample_period	1
snapshot_pre_vacc/status	xps:sw_reg	names	reg
snapshot_pre_vacc/status	xps:sw_reg	bitwidths	32
snapshot_pre_vacc/status	xps:sw_reg	arith_types	0
snapshot_pre_vacc/status	xps:sw_reg	bin_pts	0
snapshot_pre_vacc/status	xps:sw_reg	show_format	off
corr00/bram	xps:bram	arith_type	Unsigned
corr00/bram	xps:bram	addr_width	11
corr00/bram	xps:bram	data_width	64
corr00/bram	xps:bram	reg_prim_output	on
corr00/bram	xps:bram	reg_core_output	on
corr00/bram	xps:bram	optimization	Minimum_Area
corr00/bram	xps:bram	data_bin_pt	0
corr00/bram	xps:bram	init_vals	[0:2^10-1]
corr00/bram	xps:bram	sample_rate	1
corr01_i/bram	xps:bram	arith_type	Unsigned
corr01_i/bram	xps:bram	addr_width	11
corr01_i/bram	xps:bram	data_width	64
corr01_i/bram	xps:bram	reg_prim_output	on
corr01_i/bram	xps:bram	reg_core_output	on
corr01_i/bram	xps:bram	optimization	Minimum_Area
corr01_i/bram	xps:bram	data_bin_pt	0
corr01_i/bram	xps:bram	init_vals	[0:2^10-1]
corr01_i/bram	xps:bram	sample_rate	1
corr01_r/bram	xps:bram	arith_type	Unsigned
corr01_r/bram	xps:bram	addr_width	11
corr01_r/bram	xps:bram	data_width	64
corr01_r/bram	xps:bram	reg_prim_output	on
corr01_r/bram	xps:bram	reg_core_output	on
corr01_r/bram	xps:bram	optimization	Minimum_Area
corr01_r/bram	xps:bram	data_bin_pt	0
corr01_r/bram	xps:bram	init_vals	[0:2^10-1]
corr01_r/bram	xps:bram	sample_rate	1
corr11/bram	xps:bram	arith_type	Unsigned
corr11/bram	xps:bram	addr_width	11
corr11/bram	xps:bram	data_width	64
corr11/bram	xps:bram	reg_prim_output	on
corr11/bram	xps:bram	reg_core_output	on
corr11/bram	xps:bram	optimization	Minimum_Area
corr11/bram	xps:bram	data_bin_pt	0
corr11/bram	xps:bram	init_vals	[0:2^10-1]
corr11/bram	xps:bram	sample_rate	1
snapshot_adc0/bram	xps:bram	arith_type	Unsigned
snapshot_adc0/bram	xps:bram	addr_width	10
snapshot_adc0/bram	xps:bram	data_width	128
snapshot_adc0/bram	xps:bram	reg_prim_output	on
snapshot_adc0/bram	xps:bram	reg_core_output	on
snapshot_adc0/bram	xps:bram	optimization	Minimum_Area
snapshot_adc0/bram	xps:bram	data_bin_pt	0
snapshot_adc0/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_adc0/bram	xps:bram	sample_rate	1
snapshot_adc1/bram	xps:bram	arith_type	Unsigned
snapshot_adc1/bram	xps:bram	addr_width	10
snapshot_adc1/bram	xps:bram	data_width	128
snapshot_adc1/bram	xps:bram	reg_prim_output	on
snapshot_adc1/bram	xps:bram	reg_core_output	on
snapshot_adc1/bram	xps:bram	optimization	Minimum_Area
snapshot_adc1/bram	xps:bram	data_bin_pt	0
snapshot_adc1/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_adc1/bram	xps:bram	sample_rate	1
snapshot_delay1/bram	xps:bram	arith_type	Unsigned
snapshot_delay1/bram	xps:bram	addr_width	12
snapshot_delay1/bram	xps:bram	data_width	8
snapshot_delay1/bram	xps:bram	reg_prim_output	on
snapshot_delay1/bram	xps:bram	reg_core_output	on
snapshot_delay1/bram	xps:bram	optimization	Minimum_Area
snapshot_delay1/bram	xps:bram	data_bin_pt	0
snapshot_delay1/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_delay1/bram	xps:bram	sample_rate	1
snapshot_fd_im1/bram	xps:bram	arith_type	Unsigned
snapshot_fd_im1/bram	xps:bram	addr_width	10
snapshot_fd_im1/bram	xps:bram	data_width	32
snapshot_fd_im1/bram	xps:bram	reg_prim_output	on
snapshot_fd_im1/bram	xps:bram	reg_core_output	on
snapshot_fd_im1/bram	xps:bram	optimization	Minimum_Area
snapshot_fd_im1/bram	xps:bram	data_bin_pt	0
snapshot_fd_im1/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_fd_im1/bram	xps:bram	sample_rate	1
snapshot_fd_r1/bram	xps:bram	arith_type	Unsigned
snapshot_fd_r1/bram	xps:bram	addr_width	10
snapshot_fd_r1/bram	xps:bram	data_width	32
snapshot_fd_r1/bram	xps:bram	reg_prim_output	on
snapshot_fd_r1/bram	xps:bram	reg_core_output	on
snapshot_fd_r1/bram	xps:bram	optimization	Minimum_Area
snapshot_fd_r1/bram	xps:bram	data_bin_pt	0
snapshot_fd_r1/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_fd_r1/bram	xps:bram	sample_rate	1
snapshot_fft_i1/bram	xps:bram	arith_type	Unsigned
snapshot_fft_i1/bram	xps:bram	addr_width	10
snapshot_fft_i1/bram	xps:bram	data_width	32
snapshot_fft_i1/bram	xps:bram	reg_prim_output	on
snapshot_fft_i1/bram	xps:bram	reg_core_output	on
snapshot_fft_i1/bram	xps:bram	optimization	Minimum_Area
snapshot_fft_i1/bram	xps:bram	data_bin_pt	0
snapshot_fft_i1/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_fft_i1/bram	xps:bram	sample_rate	1
snapshot_fft_in1/bram	xps:bram	arith_type	Unsigned
snapshot_fft_in1/bram	xps:bram	addr_width	10
snapshot_fft_in1/bram	xps:bram	data_width	32
snapshot_fft_in1/bram	xps:bram	reg_prim_output	on
snapshot_fft_in1/bram	xps:bram	reg_core_output	on
snapshot_fft_in1/bram	xps:bram	optimization	Minimum_Area
snapshot_fft_in1/bram	xps:bram	data_bin_pt	0
snapshot_fft_in1/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_fft_in1/bram	xps:bram	sample_rate	1
snapshot_fft_r1/bram	xps:bram	arith_type	Unsigned
snapshot_fft_r1/bram	xps:bram	addr_width	10
snapshot_fft_r1/bram	xps:bram	data_width	32
snapshot_fft_r1/bram	xps:bram	reg_prim_output	on
snapshot_fft_r1/bram	xps:bram	reg_core_output	on
snapshot_fft_r1/bram	xps:bram	optimization	Minimum_Area
snapshot_fft_r1/bram	xps:bram	data_bin_pt	0
snapshot_fft_r1/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_fft_r1/bram	xps:bram	sample_rate	1
snapshot_fir1/bram	xps:bram	arith_type	Unsigned
snapshot_fir1/bram	xps:bram	addr_width	10
snapshot_fir1/bram	xps:bram	data_width	32
snapshot_fir1/bram	xps:bram	reg_prim_output	on
snapshot_fir1/bram	xps:bram	reg_core_output	on
snapshot_fir1/bram	xps:bram	optimization	Minimum_Area
snapshot_fir1/bram	xps:bram	data_bin_pt	0
snapshot_fir1/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_fir1/bram	xps:bram	sample_rate	1
snapshot_pre_vacc/bram	xps:bram	arith_type	Unsigned
snapshot_pre_vacc/bram	xps:bram	addr_width	10
snapshot_pre_vacc/bram	xps:bram	data_width	64
snapshot_pre_vacc/bram	xps:bram	reg_prim_output	on
snapshot_pre_vacc/bram	xps:bram	reg_core_output	on
snapshot_pre_vacc/bram	xps:bram	optimization	Minimum_Area
snapshot_pre_vacc/bram	xps:bram	data_bin_pt	0
snapshot_pre_vacc/bram	xps:bram	init_vals	[0:2^10-1]
snapshot_pre_vacc/bram	xps:bram	sample_rate	1
77777	77777	tags	casper:snapshot,xps:bram,xps:sw_reg,xps:xsg
77777	77777	system	ami_fx_sbl_wide
77777	77777	builddate	29-Jan-2014\_18:25:56
