
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2752
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_m_interface with formal parameter declaration list [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:127]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1133.832 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [C:/Users/younj/Desktop/dsd_final/src/modules/main.v:5]
INFO: [Synth 8-6157] synthesizing module 'interface_top' [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:5]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/clk_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'host_decoder_top' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_m_interface' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:4]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_m_interface' (2#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/axi_m_interface.v:4]
WARNING: [Synth 8-7071] port 'single_read_done' of module 'axi_m_interface' is unconnected for instance 'u_axi_m_interface' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:84]
WARNING: [Synth 8-7023] instance 'u_axi_m_interface' of module 'axi_m_interface' has 35 connections declared, but only 34 given [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:84]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/uart_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'receive_debouncing' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/receive_debouncing.v:3]
	Parameter threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'receive_debouncing' (3#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/receive_debouncing.v:3]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/receiver.v:3]
	Parameter baud_rate_count bound to: 108 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/receiver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (4#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/receiver.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_buffer_64bit' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'FIFO_64bit' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/FIFO_64bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_64bit' (5#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/FIFO_64bit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_buffer_64bit' (6#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/FIFO_buffer_64bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Convert_32to8' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/Convert_32to8.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Convert_32to8' (7#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/Convert_32to8.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmit_debouncing' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/transmit_debouncing.v:3]
	Parameter threshold bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'transmit_debouncing' (8#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/transmit_debouncing.v:3]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/transmitter.v:4]
	Parameter baud_rate_count bound to: 108 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/transmitter.v:64]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (9#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/transmitter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (10#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/uart/rtl/uart_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'host_decoder' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/host_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'host_decoder' (11#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/host_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'host_decoder_top' (12#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/host_decoder/rtl/host_decoder_top.v:4]
WARNING: [Synth 8-7071] port 'm00_axi_wlast' of module 'host_decoder_top' is unconnected for instance 'u_host_decoder_top' [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:556]
WARNING: [Synth 8-7071] port 'm00_axi_rlast' of module 'host_decoder_top' is unconnected for instance 'u_host_decoder_top' [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:556]
WARNING: [Synth 8-7023] instance 'u_host_decoder_top' of module 'host_decoder_top' has 29 connections declared, but only 27 given [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:556]
INFO: [Synth 8-6157] synthesizing module 'axi_vdma_0' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_vdma_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_vdma_0' (13#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_vdma_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig_dram' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/mig_dram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_dram' (14#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/mig_dram_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (28) of module 'mig_dram' [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:872]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (28) of module 'mig_dram' [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:895]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mig_dram' is unconnected for instance 'u_mig' [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:839]
WARNING: [Synth 8-7023] instance 'u_mig' of module 'mig_dram' has 67 connections declared, but only 66 given [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:839]
INFO: [Synth 8-6157] synthesizing module 'axi_subsystem' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/system/rtl/axi_subsystem.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0_top' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_0' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_crossbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0' (15#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_crossbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_0_top' (16#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/axi_crossbar_0/wrapper/axi_crossbar_0_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi4_32_to_axilite' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi4_32_to_axilite_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_32_to_axilite' (17#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi4_32_to_axilite_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_interconnect_1' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_interconnect_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_interconnect_1' (18#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_interconnect_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1_top' [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_1' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_crossbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1' (19#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_crossbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_1_top' (20#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/ip/axi_crossbar_1/wrapper/axi_crossbar_1_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'axi_to_apb' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_to_apb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_to_apb' (21#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/axi_to_apb_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_subsystem' (22#1) [C:/Users/younj/Desktop/dsd_final/src/modules/provided/system/rtl/axi_subsystem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'interface_top' (23#1) [C:/Users/younj/Desktop/dsd_final/src/modules/interface_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'compute_top' [C:/Users/younj/Desktop/dsd_final/src/modules/compute_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_top' [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter_fc' [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/clk_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_fc' (24#1) [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/clk_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'fc_apb' [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'fc_apb' (25#1) [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_apb.v:5]
INFO: [Synth 8-6157] synthesizing module 'fc_module' [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:429]
INFO: [Synth 8-6157] synthesizing module 'sram_32x1024' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/sram_32x1024_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram_32x1024' (26#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/sram_32x1024_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pe' [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:174]
INFO: [Synth 8-6157] synthesizing module 'CLA_28Bit' [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:5]
INFO: [Synth 8-6157] synthesizing module 'CLG4' [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:39]
INFO: [Synth 8-6155] done synthesizing module 'CLG4' (27#1) [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:39]
INFO: [Synth 8-6157] synthesizing module 'CLG3' [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:98]
INFO: [Synth 8-6155] done synthesizing module 'CLG3' (28#1) [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:98]
INFO: [Synth 8-6157] synthesizing module 'CLA4' [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:57]
INFO: [Synth 8-6155] done synthesizing module 'CLA4' (29#1) [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:57]
INFO: [Synth 8-6155] done synthesizing module 'CLA_28Bit' (30#1) [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pe' (31#1) [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:174]
INFO: [Synth 8-6157] synthesizing module 'CLA_16Bit' [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:34]
INFO: [Synth 8-6155] done synthesizing module 'CLA_16Bit' (32#1) [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:34]
INFO: [Synth 8-6157] synthesizing module 'COMP_8Bit' [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:4]
INFO: [Synth 8-6157] synthesizing module 'CLG2' [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CLG2' (33#1) [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:27]
INFO: [Synth 8-6155] done synthesizing module 'COMP_8Bit' (34#1) [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:4]
INFO: [Synth 8-226] default block is never used [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:811]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:736]
INFO: [Synth 8-226] default block is never used [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:1136]
INFO: [Synth 8-226] default block is never used [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:1183]
INFO: [Synth 8-226] default block is never used [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:1336]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:1060]
INFO: [Synth 8-6155] done synthesizing module 'fc_module' (35#1) [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_module.v:429]
INFO: [Synth 8-6155] done synthesizing module 'fc_top' (36#1) [C:/Users/younj/Desktop/dsd_final/src/modules/fc_module/fc_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv_top' [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter_conv' [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/clk_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_conv' (37#1) [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/clk_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'conv_module' [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_module.v:396]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sram_32x2112' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/sram_32x2112_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram_32x2112' (38#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/sram_32x2112_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sram_32x2560' [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/sram_32x2560_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sram_32x2560' (39#1) [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/.Xil/Vivado-12144-DESKTOP-L4F61F4/realtime/sram_32x2560_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_module.v:628]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_module.v:1103]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_module.v:862]
INFO: [Synth 8-6155] done synthesizing module 'conv_module' (40#1) [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_module.v:396]
INFO: [Synth 8-6157] synthesizing module 'conv_apb' [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_apb' (41#1) [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'conv_top' (42#1) [C:/Users/younj/Desktop/dsd_final/src/modules/conv_module/conv_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'pool_top' [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_top.v:7]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_counter_pool' [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/clk_counter.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_counter_pool' (43#1) [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/clk_counter.v:5]
INFO: [Synth 8-6157] synthesizing module 'pool_module' [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:103]
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:280]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:194]
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "feat_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'pool_module' (44#1) [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_module.v:103]
INFO: [Synth 8-6157] synthesizing module 'pool_apb' [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pool_apb' (45#1) [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_apb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pool_top' (46#1) [C:/Users/younj/Desktop/dsd_final/src/modules/pool_module/pool_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compute_top' (47#1) [C:/Users/younj/Desktop/dsd_final/src/modules/compute_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'main' (48#1) [C:/Users/younj/Desktop/dsd_final/src/modules/main.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1173.066 ; gain = 39.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.066 ; gain = 39.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.066 ; gain = 39.234
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1173.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x2560_1/sram_32x2560/sram_2560_in_context.xdc] for cell 'u_compute_top/u_conv_top/u_conv_module/weight_sram_32x2560'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x2560_1/sram_32x2560/sram_2560_in_context.xdc] for cell 'u_compute_top/u_conv_top/u_conv_module/weight_sram_32x2560'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_datapath0'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_interconnect_1/axi_interconnect_1/axi_interconnect_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_datapath0'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'u_interface_top/u_clk_gen'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc] for cell 'u_interface_top/u_clk_gen'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma0'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma0'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma1'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma1'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma2'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_vdma_0/axi_vdma_0/axi_vdma_0_in_context.xdc] for cell 'u_interface_top/u_axi_vdma2'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_axilite'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi4_32_to_axilite/axi4_32_to_axilite/axi4_32_to_axilite_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_axilite'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m3'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m3'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m4'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m4'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m5'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_to_apb/axi_to_apb/axi_to_apb_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_to_apb_m5'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_0/axi_crossbar_0/axi_crossbar_0_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/axi_crossbar_1/axi_crossbar_1/axi_crossbar_1_in_context.xdc] for cell 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc] for cell 'u_interface_top/u_mig'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc] for cell 'u_interface_top/u_mig'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x2112_2/sram_32x2112/sram_32x2112_in_context.xdc] for cell 'u_compute_top/u_conv_top/u_conv_module/feat_sram_32x2112'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x2112_2/sram_32x2112/sram_32x2112_in_context.xdc] for cell 'u_compute_top/u_conv_top/u_conv_module/feat_sram_32x2112'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/weight1_sram_32x1024'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/weight1_sram_32x1024'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/weight2_sram_32x1024'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/weight2_sram_32x1024'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/weight3_sram_32x1024'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/weight3_sram_32x1024'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/weight4_sram_32x1024'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/weight4_sram_32x1024'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/feat_sram_32x1024'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_fc_top/u_fc_module/feat_sram_32x1024'
Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_conv_top/u_conv_module/result_sram_32x1024'
Finished Parsing XDC File [c:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.gen/sources_1/ip/sram_32x1024_2/sram_32x1024/sram_32x1024_in_context.xdc] for cell 'u_compute_top/u_conv_top/u_conv_module/result_sram_32x1024'
Parsing XDC File [C:/Users/younj/Desktop/dsd_final/src/constraints/Arty-A7-100-Master.xdc]
Finished Parsing XDC File [C:/Users/younj/Desktop/dsd_final/src/constraints/Arty-A7-100-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/younj/Desktop/dsd_final/src/constraints/Arty-A7-100-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1337.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1337.473 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_conv_top/u_conv_module/feat_sram_32x2112' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_conv_top/u_conv_module/result_sram_32x1024' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_conv_top/u_conv_module/weight_sram_32x2560' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_fc_top/u_fc_module/feat_sram_32x1024' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_fc_top/u_fc_module/weight1_sram_32x1024' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_fc_top/u_fc_module/weight2_sram_32x1024' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_fc_top/u_fc_module/weight3_sram_32x1024' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'u_compute_top/u_fc_top/u_fc_module/weight4_sram_32x1024' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '3.077' specified during out-of-context synthesis of instance 'u_interface_top/u_mig' at clock pin 'sys_clk_i' is different from the actual clock period '3.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_datapath0' at clock pin 'INTERCONNECT_ACLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_to_axilite' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.473 ; gain = 208.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1342.473 ; gain = 208.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/clk_gen/clk_gen/clk_gen_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  c:/Users/younj/Desktop/dsd_final/src/common_ip/mig_dram/mig_dram/mig_dram_in_context.xdc, line 97).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_conv_top/u_conv_module/weight_sram_32x2560. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_datapath0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_clk_gen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_vdma2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_axilite. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_to_apb_m5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_splitter/u_axi_splitter. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_axi_subsystem/u_axi_controlpath0/u_axi_lite_bus. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_interface_top/u_mig. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_conv_top/u_conv_module/feat_sram_32x2112. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_fc_top/u_fc_module/feat_sram_32x1024. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_conv_top/u_conv_module/result_sram_32x1024. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_fc_top/u_fc_module/weight1_sram_32x1024. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_fc_top/u_fc_module/weight2_sram_32x1024. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_fc_top/u_fc_module/weight3_sram_32x1024. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_compute_top/u_fc_top/u_fc_module/weight4_sram_32x1024. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1342.473 ; gain = 208.641
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state__reg' in module 'receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FIFO_buffer_64bit'
INFO: [Synth 8-802] inferred FSM for state register 'cnt_tdata_reg' in module 'conv_module'
INFO: [Synth 8-802] inferred FSM for state register 'delay_reg' in module 'pool_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                                0 |                               00
                 iSTATE0 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state__reg' using encoding 'sequential' in module 'receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Write |                               01 |                               01
                    Read |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FIFO_buffer_64bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cnt_tdata_reg' using encoding 'sequential' in module 'conv_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'delay_reg' using encoding 'sequential' in module 'pool_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1342.473 ; gain = 208.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 25    
	   3 Input    7 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 30    
	   2 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 31    
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1000  
+---Registers : 
	              288 Bit    Registers := 1     
	              272 Bit    Registers := 3     
	              256 Bit    Registers := 1     
	               72 Bit    Registers := 2     
	               64 Bit    Registers := 6     
	               32 Bit    Registers := 17    
	               31 Bit    Registers := 1     
	               28 Bit    Registers := 12    
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 27    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 140   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 40    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 167   
+---Muxes : 
	   2 Input  288 Bit        Muxes := 4     
	  12 Input  288 Bit        Muxes := 1     
	   3 Input  272 Bit        Muxes := 1     
	   2 Input  272 Bit        Muxes := 25    
	  12 Input  272 Bit        Muxes := 2     
	   2 Input  256 Bit        Muxes := 6     
	  12 Input  256 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 5     
	   2 Input   64 Bit        Muxes := 1     
	  11 Input   64 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 12    
	   5 Input   32 Bit        Muxes := 2     
	  19 Input   32 Bit        Muxes := 1     
	   7 Input   32 Bit        Muxes := 2     
	  11 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 20    
	   5 Input   28 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	  12 Input   12 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 20    
	  11 Input   11 Bit        Muxes := 6     
	   4 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 4     
	  12 Input    9 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 120   
	  12 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 39    
	  12 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 5     
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	  12 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 4     
	  12 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	  11 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   4 Input    2 Bit        Muxes := 7     
	  12 Input    2 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 221   
	   3 Input    1 Bit        Muxes := 13    
	   5 Input    1 Bit        Muxes := 67    
	  12 Input    1 Bit        Muxes := 42    
	   4 Input    1 Bit        Muxes := 40    
	  11 Input    1 Bit        Muxes := 44    
	   6 Input    1 Bit        Muxes := 18    
	   9 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1342.473 ; gain = 208.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:09 . Memory (MB): peak = 1342.473 ; gain = 208.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1342.473 ; gain = 208.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 1343.707 ; gain = 209.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1358.184 ; gain = 224.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 1358.184 ; gain = 224.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1358.184 ; gain = 224.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1358.184 ; gain = 224.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1358.184 ; gain = 224.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1358.184 ; gain = 224.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | u_compute_top/u_conv_top/u_conv_module/pe1/sum52_reg_reg[0]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_conv_top/u_conv_module/pe1/sum_unsigned_reg_reg[2] | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | u_compute_top/u_conv_top/u_conv_module/pe1/sum_unsigned_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_conv_top/u_conv_module/pe1/sign_s7_reg             | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_conv_top/u_conv_module/pe1/f8_reg_reg              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe1/sum52_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe1/sum_unsigned_reg_reg[2]     | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe1/sum_unsigned_reg_reg[0]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe1/sign_s7_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe2/sum52_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe2/sum_unsigned_reg_reg[2]     | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe2/sum_unsigned_reg_reg[0]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe2/sign_s7_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe3/sum52_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe3/sum_unsigned_reg_reg[2]     | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe3/sum_unsigned_reg_reg[0]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe3/sign_s7_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe4/sum52_reg_reg[0]            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe4/sum_unsigned_reg_reg[2]     | 4      | 2     | NO           | YES                | YES               | 2      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe4/sum_unsigned_reg_reg[0]     | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe4/sign_s7_reg                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|main        | u_compute_top/u_fc_top/u_fc_module/pe3/f8_reg_reg                  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |sram_32x2112       |         1|
|2     |sram_32x2560       |         1|
|3     |sram_32x1024       |         6|
|4     |clk_gen            |         1|
|5     |axi_vdma_0         |         3|
|6     |mig_dram           |         1|
|7     |axi4_32_to_axilite |         1|
|8     |axi_interconnect_1 |         1|
|9     |axi_to_apb         |         3|
|10    |axi_crossbar_1     |         1|
|11    |axi_crossbar_0     |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |axi4_32_to_axilite |     1|
|2     |axi_crossbar       |     2|
|4     |axi_interconnect   |     1|
|5     |axi_to_apb         |     3|
|8     |axi_vdma           |     1|
|9     |axi_vdma_0         |     2|
|11    |clk_gen            |     1|
|12    |mig_dram           |     1|
|13    |sram_32x1024       |     6|
|19    |sram_32x2112       |     1|
|20    |sram_32x2560       |     1|
|21    |CARRY4             |   140|
|22    |LUT1               |    64|
|23    |LUT2               |   514|
|24    |LUT3               |   617|
|25    |LUT4               |   623|
|26    |LUT5               |   973|
|27    |LUT6               |  1939|
|28    |MUXF7              |   241|
|29    |MUXF8              |    56|
|30    |SRL16E             |    27|
|31    |FDCE               |   213|
|32    |FDRE               |  4940|
|33    |FDSE               |     4|
|34    |IBUF               |     2|
|35    |OBUF               |     2|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1358.184 ; gain = 224.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:17 . Memory (MB): peak = 1358.184 ; gain = 54.945
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 1358.184 ; gain = 224.352
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1370.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1376.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 661fe8b6
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1376.492 ; gain = 242.660
INFO: [Common 17-1381] The checkpoint 'C:/Users/younj/Desktop/dsd_final/build/hw_test/hw_test.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 13:13:05 2021...
