`timescale 1ns/1ns
module oc7inTB ();
reg aa,bb,cc,dd,ee,ff,gg;
wire yy0,yy1,yy2;
oc7in UUT (.a(aa),.b(bb),.c(cc),.d(dd),.e(ee),.f(ff),.g(gg),.y0(yy0),.y1(yy1),.y2(yy2));
initial begin
#500 aa=0;  bb=0; cc=0;  dd=0;  ee=0;  ff=0;  gg=1; 
#500 aa=0;  bb=0; cc=0;  dd=0;  ee=0;  ff=1;  gg=1; 
#500 aa=0;  bb=0; cc=1;  dd=1;  ee=1;  ff=1;  gg=0; 
#500 $stop;
end
endmodule

