# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 5
attribute \top 1
attribute \src "dut.sv:1.1-12.10"
module \top
  attribute \src "dut.sv:6.18-6.19"
  wire width 4 output 3 \A
  attribute \src "dut.sv:7.18-7.19"
  wire width 4 output 4 \B
  attribute \src "dut.sv:3.17-3.18"
  wire width 4 input 1 \x
  attribute \src "dut.sv:4.17-4.18"
  wire width 4 input 2 \y
  cell $add $auto$expression.cpp:308:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \x
    connect \B \y
    connect \Y \A
  end
  cell $sub $auto$expression.cpp:312:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \x
    connect \B \y
    connect \Y \B
  end
end
