{
    "code": "```verilog\nmodule TopModule (\n    input wire clk,            // Clock signal, positive edge-triggered\n    input wire load,           // Load signal, active-high\n    input wire [511:0] data,   // 512-bit wide data input\n    output reg [511:0] q       // 512-bit wide output representing cell states\n);\n\n    always @(posedge clk) begin\n        if (load) begin\n            q <= data;\n        end else begin\n            q[0] <= q[1]; // q[-1] is assumed to be 0\n            q[511] <= q[510]; // q[512] is assumed to be 0\n            for (integer n = 1; n < 511; n = n + 1) begin\n                q[n] <= q[n-1] ^ q[n+1];\n            end\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}