{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 15:38:14 2016 " "Info: Processing started: Tue Dec 13 15:38:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|funcao\[2\] " "Warning: Node \"memory:mem\|funcao\[2\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|funcao\[0\] " "Warning: Node \"memory:mem\|funcao\[0\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|funcao\[1\] " "Warning: Node \"memory:mem\|funcao\[1\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|valor\[1\] " "Warning: Node \"memory:mem\|valor\[1\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memory:mem\|valor\[2\] " "Warning: Node \"memory:mem\|valor\[2\]\" is a latch" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "PC:contador\|out\[3\] " "Info: Detected ripple clock \"PC:contador\|out\[3\]\" as buffer" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:contador\|out\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:contador\|out\[1\] " "Info: Detected ripple clock \"PC:contador\|out\[1\]\" as buffer" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:contador\|out\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:contador\|out\[0\] " "Info: Detected ripple clock \"PC:contador\|out\[0\]\" as buffer" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:contador\|out\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memory:mem\|Mux5~0 " "Info: Detected gated clock \"memory:mem\|Mux5~0\" as buffer" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 17 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "memory:mem\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:contador\|out\[2\] " "Info: Detected ripple clock \"PC:contador\|out\[2\]\" as buffer" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } } { "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/caesa/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:contador\|out\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register memory:mem\|valor\[1\] register registrador:REGX\|out\[1\] 104.32 MHz 9.586 ns Internal " "Info: Clock \"clk\" has Internal fmax of 104.32 MHz between source register \"memory:mem\|valor\[1\]\" and destination register \"registrador:REGX\|out\[1\]\" (period= 9.586 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.422 ns + Longest register register " "Info: + Longest register to register delay is 0.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory:mem\|valor\[1\] 1 REG LCCOMB_X18_Y16_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 1; REG Node = 'memory:mem\|valor\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:mem|valor[1] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 0.267 ns registrador:REGX\|Mux2~0 2 COMB LCCOMB_X18_Y16_N24 1 " "Info: 2: + IC(0.214 ns) + CELL(0.053 ns) = 0.267 ns; Loc. = LCCOMB_X18_Y16_N24; Fanout = 1; COMB Node = 'registrador:REGX\|Mux2~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { memory:mem|valor[1] registrador:REGX|Mux2~0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.422 ns registrador:REGX\|out\[1\] 3 REG LCFF_X18_Y16_N25 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.422 ns; Loc. = LCFF_X18_Y16_N25; Fanout = 4; REG Node = 'registrador:REGX\|out\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { registrador:REGX|Mux2~0 registrador:REGX|out[1] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 49.29 % ) " "Info: Total cell delay = 0.208 ns ( 49.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.214 ns ( 50.71 % ) " "Info: Total interconnect delay = 0.214 ns ( 50.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { memory:mem|valor[1] registrador:REGX|Mux2~0 registrador:REGX|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "0.422 ns" { memory:mem|valor[1] {} registrador:REGX|Mux2~0 {} registrador:REGX|out[1] {} } { 0.000ns 0.214ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.281 ns - Smallest " "Info: - Smallest clock skew is -4.281 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns registrador:REGX\|out\[1\] 3 REG LCFF_X18_Y16_N25 4 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N25; Fanout = 4; REG Node = 'registrador:REGX\|out\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl registrador:REGX|out[1] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl registrador:REGX|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGX|out[1] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.740 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.712 ns) 3.494 ns PC:contador\|out\[2\] 2 REG LCFF_X18_Y19_N29 6 " "Info: 2: + IC(1.928 ns) + CELL(0.712 ns) = 3.494 ns; Loc. = LCFF_X18_Y19_N29; Fanout = 6; REG Node = 'PC:contador\|out\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk PC:contador|out[2] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.357 ns) 4.111 ns memory:mem\|Mux5~0 3 COMB LCCOMB_X18_Y19_N18 1 " "Info: 3: + IC(0.260 ns) + CELL(0.357 ns) = 4.111 ns; Loc. = LCCOMB_X18_Y19_N18; Fanout = 1; COMB Node = 'memory:mem\|Mux5~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { PC:contador|out[2] memory:mem|Mux5~0 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 5.807 ns memory:mem\|Mux5~0clkctrl 4 COMB CLKCTRL_G6 5 " "Info: 4: + IC(1.696 ns) + CELL(0.000 ns) = 5.807 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'memory:mem\|Mux5~0clkctrl'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { memory:mem|Mux5~0 memory:mem|Mux5~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.053 ns) 6.740 ns memory:mem\|valor\[1\] 5 REG LCCOMB_X18_Y16_N26 1 " "Info: 5: + IC(0.880 ns) + CELL(0.053 ns) = 6.740 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 1; REG Node = 'memory:mem\|valor\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { memory:mem|Mux5~0clkctrl memory:mem|valor[1] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.976 ns ( 29.32 % ) " "Info: Total cell delay = 1.976 ns ( 29.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.764 ns ( 70.68 % ) " "Info: Total interconnect delay = 4.764 ns ( 70.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { clk PC:contador|out[2] memory:mem|Mux5~0 memory:mem|Mux5~0clkctrl memory:mem|valor[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.740 ns" { clk {} clk~combout {} PC:contador|out[2] {} memory:mem|Mux5~0 {} memory:mem|Mux5~0clkctrl {} memory:mem|valor[1] {} } { 0.000ns 0.000ns 1.928ns 0.260ns 1.696ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl registrador:REGX|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGX|out[1] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { clk PC:contador|out[2] memory:mem|Mux5~0 memory:mem|Mux5~0clkctrl memory:mem|valor[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.740 ns" { clk {} clk~combout {} PC:contador|out[2] {} memory:mem|Mux5~0 {} memory:mem|Mux5~0clkctrl {} memory:mem|valor[1] {} } { 0.000ns 0.000ns 1.928ns 0.260ns 1.696ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.422 ns" { memory:mem|valor[1] registrador:REGX|Mux2~0 registrador:REGX|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "0.422 ns" { memory:mem|valor[1] {} registrador:REGX|Mux2~0 {} registrador:REGX|out[1] {} } { 0.000ns 0.214ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl registrador:REGX|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGX|out[1] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { clk PC:contador|out[2] memory:mem|Mux5~0 memory:mem|Mux5~0clkctrl memory:mem|valor[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.740 ns" { clk {} clk~combout {} PC:contador|out[2] {} memory:mem|Mux5~0 {} memory:mem|Mux5~0clkctrl {} memory:mem|valor[1] {} } { 0.000ns 0.000ns 1.928ns 0.260ns 1.696ns 0.880ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PC:contador\|out\[1\] memory:mem\|funcao\[1\] clk 2.661 ns " "Info: Found hold time violation between source  pin or register \"PC:contador\|out\[1\]\" and destination pin or register \"memory:mem\|funcao\[1\]\" for clock \"clk\" (Hold time is 2.661 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.321 ns + Largest " "Info: + Largest clock skew is 3.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.721 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.712 ns) 3.494 ns PC:contador\|out\[2\] 2 REG LCFF_X18_Y19_N29 6 " "Info: 2: + IC(1.928 ns) + CELL(0.712 ns) = 3.494 ns; Loc. = LCFF_X18_Y19_N29; Fanout = 6; REG Node = 'PC:contador\|out\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.640 ns" { clk PC:contador|out[2] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.357 ns) 4.111 ns memory:mem\|Mux5~0 3 COMB LCCOMB_X18_Y19_N18 1 " "Info: 3: + IC(0.260 ns) + CELL(0.357 ns) = 4.111 ns; Loc. = LCCOMB_X18_Y19_N18; Fanout = 1; COMB Node = 'memory:mem\|Mux5~0'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { PC:contador|out[2] memory:mem|Mux5~0 } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.000 ns) 5.807 ns memory:mem\|Mux5~0clkctrl 4 COMB CLKCTRL_G6 5 " "Info: 4: + IC(1.696 ns) + CELL(0.000 ns) = 5.807 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'memory:mem\|Mux5~0clkctrl'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { memory:mem|Mux5~0 memory:mem|Mux5~0clkctrl } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.053 ns) 6.721 ns memory:mem\|funcao\[1\] 5 REG LCCOMB_X18_Y19_N14 6 " "Info: 5: + IC(0.861 ns) + CELL(0.053 ns) = 6.721 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 6; REG Node = 'memory:mem\|funcao\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { memory:mem|Mux5~0clkctrl memory:mem|funcao[1] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.976 ns ( 29.40 % ) " "Info: Total cell delay = 1.976 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.745 ns ( 70.60 % ) " "Info: Total interconnect delay = 4.745 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { clk PC:contador|out[2] memory:mem|Mux5~0 memory:mem|Mux5~0clkctrl memory:mem|funcao[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { clk {} clk~combout {} PC:contador|out[2] {} memory:mem|Mux5~0 {} memory:mem|Mux5~0clkctrl {} memory:mem|funcao[1] {} } { 0.000ns 0.000ns 1.928ns 0.260ns 1.696ns 0.861ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.928 ns) + CELL(0.618 ns) 3.400 ns PC:contador\|out\[1\] 2 REG LCFF_X18_Y19_N1 8 " "Info: 2: + IC(1.928 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 8; REG Node = 'PC:contador\|out\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { clk PC:contador|out[1] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 43.29 % ) " "Info: Total cell delay = 1.472 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns ( 56.71 % ) " "Info: Total interconnect delay = 1.928 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk PC:contador|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~combout {} PC:contador|out[1] {} } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { clk PC:contador|out[2] memory:mem|Mux5~0 memory:mem|Mux5~0clkctrl memory:mem|funcao[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { clk {} clk~combout {} PC:contador|out[2] {} memory:mem|Mux5~0 {} memory:mem|Mux5~0clkctrl {} memory:mem|funcao[1] {} } { 0.000ns 0.000ns 1.928ns 0.260ns 1.696ns 0.861ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk PC:contador|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~combout {} PC:contador|out[1] {} } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.566 ns - Shortest register register " "Info: - Shortest register to register delay is 0.566 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:contador\|out\[1\] 1 REG LCFF_X18_Y19_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y19_N1; Fanout = 8; REG Node = 'PC:contador\|out\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:contador|out[1] } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.225 ns) 0.566 ns memory:mem\|funcao\[1\] 2 REG LCCOMB_X18_Y19_N14 6 " "Info: 2: + IC(0.341 ns) + CELL(0.225 ns) = 0.566 ns; Loc. = LCCOMB_X18_Y19_N14; Fanout = 6; REG Node = 'memory:mem\|funcao\[1\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { PC:contador|out[1] memory:mem|funcao[1] } "NODE_NAME" } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.225 ns ( 39.75 % ) " "Info: Total cell delay = 0.225 ns ( 39.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.341 ns ( 60.25 % ) " "Info: Total interconnect delay = 0.341 ns ( 60.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { PC:contador|out[1] memory:mem|funcao[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "0.566 ns" { PC:contador|out[1] {} memory:mem|funcao[1] {} } { 0.000ns 0.341ns } { 0.000ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PC.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/PC.v" 5 -1 0 } } { "memory.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/memory.v" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.721 ns" { clk PC:contador|out[2] memory:mem|Mux5~0 memory:mem|Mux5~0clkctrl memory:mem|funcao[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "6.721 ns" { clk {} clk~combout {} PC:contador|out[2] {} memory:mem|Mux5~0 {} memory:mem|Mux5~0clkctrl {} memory:mem|funcao[1] {} } { 0.000ns 0.000ns 1.928ns 0.260ns 1.696ns 0.861ns } { 0.000ns 0.854ns 0.712ns 0.357ns 0.000ns 0.053ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk PC:contador|out[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~combout {} PC:contador|out[1] {} } { 0.000ns 0.000ns 1.928ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { PC:contador|out[1] memory:mem|funcao[1] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "0.566 ns" { PC:contador|out[1] {} memory:mem|funcao[1] {} } { 0.000ns 0.341ns } { 0.000ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk outZ\[2\] registrador:REGZ\|out\[2\] 6.595 ns register " "Info: tco from clock \"clk\" to destination pin \"outZ\[2\]\" through register \"registrador:REGZ\|out\[2\]\" is 6.595 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 17 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns registrador:REGZ\|out\[2\] 3 REG LCFF_X18_Y14_N23 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 2; REG Node = 'registrador:REGZ\|out\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl registrador:REGZ|out[2] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl registrador:REGZ|out[2] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGZ|out[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.034 ns + Longest register pin " "Info: + Longest register to pin delay is 4.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns registrador:REGZ\|out\[2\] 1 REG LCFF_X18_Y14_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N23; Fanout = 2; REG Node = 'registrador:REGZ\|out\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { registrador:REGZ|out[2] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.092 ns) + CELL(1.942 ns) 4.034 ns outZ\[2\] 2 PIN PIN_F14 0 " "Info: 2: + IC(2.092 ns) + CELL(1.942 ns) = 4.034 ns; Loc. = PIN_F14; Fanout = 0; PIN Node = 'outZ\[2\]'" {  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { registrador:REGZ|out[2] outZ[2] } "NODE_NAME" } } { "Main.v" "" { Text "C:/Users/caesa/Desktop/Projeto2SD/Main.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.942 ns ( 48.14 % ) " "Info: Total cell delay = 1.942 ns ( 48.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 51.86 % ) " "Info: Total interconnect delay = 2.092 ns ( 51.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { registrador:REGZ|out[2] outZ[2] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "4.034 ns" { registrador:REGZ|out[2] {} outZ[2] {} } { 0.000ns 2.092ns } { 0.000ns 1.942ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl registrador:REGZ|out[2] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} registrador:REGZ|out[2] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/caesa/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { registrador:REGZ|out[2] outZ[2] } "NODE_NAME" } } { "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/caesa/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "4.034 ns" { registrador:REGZ|out[2] {} outZ[2] {} } { 0.000ns 2.092ns } { 0.000ns 1.942ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 15:38:14 2016 " "Info: Processing ended: Tue Dec 13 15:38:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
