<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file top_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Feb 24 11:17:16 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o top_impl1.twr -gui -msgset D:/new porject/top-xu/promote.xml top_impl1.ncd top_impl1.prf 
Design file:     top_impl1.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "sys_clk" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   37.663MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "sys_clk" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 56.782ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              23.116ns  (31.6% logic, 68.4% route), 13 logic levels.

 Constraint Details:

     23.116ns physical path delay SLICE_824 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 56.782ns

 Physical Path Details:

      Data path SLICE_824 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 SLICE_824 (from clk_1s)
ROUTE        10     3.069     R15C24D.Q0 to     R15C26C.B1 hour_7
CTOF_DEL    ---     0.495     R15C26C.B1 to     R15C26C.F1 bcd_hour/SLICE_1069
ROUTE         8     1.016     R15C26C.F1 to     R15C27A.A1 bcd_hour/hundres_1_N_341_2
CTOF_DEL    ---     0.495     R15C27A.A1 to     R15C27A.F1 bcd_hour/SLICE_783
ROUTE         2     1.013     R15C27A.F1 to     R15C27D.B0 bcd_hour/n39470
CTOF_DEL    ---     0.495     R15C27D.B0 to     R15C27D.F0 bcd_hour/SLICE_943
ROUTE         4     0.461     R15C27D.F0 to     R15C27D.C1 bcd_hour/n39428
CTOF_DEL    ---     0.495     R15C27D.C1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C1 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C1 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   23.116   (31.6% logic, 68.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24D.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 56.782ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              23.116ns  (31.6% logic, 68.4% route), 13 logic levels.

 Constraint Details:

     23.116ns physical path delay SLICE_824 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 56.782ns

 Physical Path Details:

      Data path SLICE_824 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 SLICE_824 (from clk_1s)
ROUTE        10     3.069     R15C24D.Q0 to     R15C26C.B1 hour_7
CTOF_DEL    ---     0.495     R15C26C.B1 to     R15C26C.F1 bcd_hour/SLICE_1069
ROUTE         8     1.016     R15C26C.F1 to     R15C27A.A1 bcd_hour/hundres_1_N_341_2
CTOF_DEL    ---     0.495     R15C27A.A1 to     R15C27A.F1 bcd_hour/SLICE_783
ROUTE         2     1.013     R15C27A.F1 to     R15C27D.B0 bcd_hour/n39470
CTOF_DEL    ---     0.495     R15C27D.B0 to     R15C27D.F0 bcd_hour/SLICE_943
ROUTE         4     0.461     R15C27D.F0 to     R15C27D.C1 bcd_hour/n39428
CTOF_DEL    ---     0.495     R15C27D.C1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C0 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C0 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   23.116   (31.6% logic, 68.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24D.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.155ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.743ns  (32.1% logic, 67.9% route), 13 logic levels.

 Constraint Details:

     22.743ns physical path delay SLICE_824 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 57.155ns

 Physical Path Details:

      Data path SLICE_824 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 SLICE_824 (from clk_1s)
ROUTE        10     2.620     R15C24D.Q0 to     R15C26B.A0 hour_7
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 bcd_hour/SLICE_1068
ROUTE        11     1.092     R15C26B.F0 to     R15C27A.B1 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495     R15C27A.B1 to     R15C27A.F1 bcd_hour/SLICE_783
ROUTE         2     1.013     R15C27A.F1 to     R15C27D.B0 bcd_hour/n39470
CTOF_DEL    ---     0.495     R15C27D.B0 to     R15C27D.F0 bcd_hour/SLICE_943
ROUTE         4     0.461     R15C27D.F0 to     R15C27D.C1 bcd_hour/n39428
CTOF_DEL    ---     0.495     R15C27D.C1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C0 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C0 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   22.743   (32.1% logic, 67.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24D.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.155ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.743ns  (32.1% logic, 67.9% route), 13 logic levels.

 Constraint Details:

     22.743ns physical path delay SLICE_824 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 57.155ns

 Physical Path Details:

      Data path SLICE_824 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 SLICE_824 (from clk_1s)
ROUTE        10     2.620     R15C24D.Q0 to     R15C26B.A0 hour_7
CTOF_DEL    ---     0.495     R15C26B.A0 to     R15C26B.F0 bcd_hour/SLICE_1068
ROUTE        11     1.092     R15C26B.F0 to     R15C27A.B1 bcd_hour/hundres_1_N_341_1
CTOF_DEL    ---     0.495     R15C27A.B1 to     R15C27A.F1 bcd_hour/SLICE_783
ROUTE         2     1.013     R15C27A.F1 to     R15C27D.B0 bcd_hour/n39470
CTOF_DEL    ---     0.495     R15C27D.B0 to     R15C27D.F0 bcd_hour/SLICE_943
ROUTE         4     0.461     R15C27D.F0 to     R15C27D.C1 bcd_hour/n39428
CTOF_DEL    ---     0.495     R15C27D.C1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C1 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C1 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   22.743   (32.1% logic, 67.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24D.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.296ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.602ns  (30.1% logic, 69.9% route), 12 logic levels.

 Constraint Details:

     22.602ns physical path delay SLICE_824 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 57.296ns

 Physical Path Details:

      Data path SLICE_824 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 SLICE_824 (from clk_1s)
ROUTE        10     3.069     R15C24D.Q0 to     R15C26C.B1 hour_7
CTOF_DEL    ---     0.495     R15C26C.B1 to     R15C26C.F1 bcd_hour/SLICE_1069
ROUTE         8     1.450     R15C26C.F1 to     R15C27B.B0 bcd_hour/hundres_1_N_341_2
CTOF_DEL    ---     0.495     R15C27B.B0 to     R15C27B.F0 bcd_hour/SLICE_785
ROUTE         3     1.021     R15C27B.F0 to     R15C27D.B1 bcd_hour/n39440
CTOF_DEL    ---     0.495     R15C27D.B1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C1 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C1 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   22.602   (30.1% logic, 69.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24D.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.296ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.602ns  (30.1% logic, 69.9% route), 12 logic levels.

 Constraint Details:

     22.602ns physical path delay SLICE_824 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 57.296ns

 Physical Path Details:

      Data path SLICE_824 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 SLICE_824 (from clk_1s)
ROUTE        10     3.069     R15C24D.Q0 to     R15C26C.B1 hour_7
CTOF_DEL    ---     0.495     R15C26C.B1 to     R15C26C.F1 bcd_hour/SLICE_1069
ROUTE         8     1.450     R15C26C.F1 to     R15C27B.B0 bcd_hour/hundres_1_N_341_2
CTOF_DEL    ---     0.495     R15C27B.B0 to     R15C27B.F0 bcd_hour/SLICE_785
ROUTE         3     1.021     R15C27B.F0 to     R15C27D.B1 bcd_hour/n39440
CTOF_DEL    ---     0.495     R15C27D.B1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C0 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C0 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   22.602   (30.1% logic, 69.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24D.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.447ns  (32.5% logic, 67.5% route), 13 logic levels.

 Constraint Details:

     22.447ns physical path delay SLICE_824 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 57.451ns

 Physical Path Details:

      Data path SLICE_824 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 SLICE_824 (from clk_1s)
ROUTE        10     2.620     R15C24D.Q0 to     R15C26B.A1 hour_7
CTOF_DEL    ---     0.495     R15C26B.A1 to     R15C26B.F1 bcd_hour/SLICE_1068
ROUTE         8     0.796     R15C26B.F1 to     R15C27A.C1 bcd_hour/n39493
CTOF_DEL    ---     0.495     R15C27A.C1 to     R15C27A.F1 bcd_hour/SLICE_783
ROUTE         2     1.013     R15C27A.F1 to     R15C27D.B0 bcd_hour/n39470
CTOF_DEL    ---     0.495     R15C27D.B0 to     R15C27D.F0 bcd_hour/SLICE_943
ROUTE         4     0.461     R15C27D.F0 to     R15C27D.C1 bcd_hour/n39428
CTOF_DEL    ---     0.495     R15C27D.C1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C0 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C0 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   22.447   (32.5% logic, 67.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24D.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.451ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i7  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.447ns  (32.5% logic, 67.5% route), 13 logic levels.

 Constraint Details:

     22.447ns physical path delay SLICE_824 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 57.451ns

 Physical Path Details:

      Data path SLICE_824 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24D.CLK to     R15C24D.Q0 SLICE_824 (from clk_1s)
ROUTE        10     2.620     R15C24D.Q0 to     R15C26B.A1 hour_7
CTOF_DEL    ---     0.495     R15C26B.A1 to     R15C26B.F1 bcd_hour/SLICE_1068
ROUTE         8     0.796     R15C26B.F1 to     R15C27A.C1 bcd_hour/n39493
CTOF_DEL    ---     0.495     R15C27A.C1 to     R15C27A.F1 bcd_hour/SLICE_783
ROUTE         2     1.013     R15C27A.F1 to     R15C27D.B0 bcd_hour/n39470
CTOF_DEL    ---     0.495     R15C27D.B0 to     R15C27D.F0 bcd_hour/SLICE_943
ROUTE         4     0.461     R15C27D.F0 to     R15C27D.C1 bcd_hour/n39428
CTOF_DEL    ---     0.495     R15C27D.C1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C1 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C1 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   22.447   (32.5% logic, 67.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_824:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24D.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.452ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.446ns  (32.5% logic, 67.5% route), 13 logic levels.

 Constraint Details:

     22.446ns physical path delay SLICE_832 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 57.452ns

 Physical Path Details:

      Data path SLICE_832 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24B.CLK to     R15C24B.Q1 SLICE_832 (from clk_1s)
ROUTE         7     2.399     R15C24B.Q1 to     R15C26C.C1 hour_6
CTOF_DEL    ---     0.495     R15C26C.C1 to     R15C26C.F1 bcd_hour/SLICE_1069
ROUTE         8     1.016     R15C26C.F1 to     R15C27A.A1 bcd_hour/hundres_1_N_341_2
CTOF_DEL    ---     0.495     R15C27A.A1 to     R15C27A.F1 bcd_hour/SLICE_783
ROUTE         2     1.013     R15C27A.F1 to     R15C27D.B0 bcd_hour/n39470
CTOF_DEL    ---     0.495     R15C27D.B0 to     R15C27D.F0 bcd_hour/SLICE_943
ROUTE         4     0.461     R15C27D.F0 to     R15C27D.C1 bcd_hour/n39428
CTOF_DEL    ---     0.495     R15C27D.C1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C1 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C1 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   22.446   (32.5% logic, 67.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_832:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24B.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.


Passed: The following path meets requirements by 57.452ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_i6  (from clk_1s +)
   Destination:    FF         Data in        oled1/char_i0_i3  (to sys_clk_c +)

   Delay:              22.446ns  (32.5% logic, 67.5% route), 13 logic levels.

 Constraint Details:

     22.446ns physical path delay SLICE_832 to oled1/SLICE_328 meets
     83.333ns delay constraint less
      3.269ns skew and
      0.166ns DIN_SET requirement (totaling 79.898ns) by 57.452ns

 Physical Path Details:

      Data path SLICE_832 to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C24B.CLK to     R15C24B.Q1 SLICE_832 (from clk_1s)
ROUTE         7     2.399     R15C24B.Q1 to     R15C26C.C1 hour_6
CTOF_DEL    ---     0.495     R15C26C.C1 to     R15C26C.F1 bcd_hour/SLICE_1069
ROUTE         8     1.016     R15C26C.F1 to     R15C27A.A1 bcd_hour/hundres_1_N_341_2
CTOF_DEL    ---     0.495     R15C27A.A1 to     R15C27A.F1 bcd_hour/SLICE_783
ROUTE         2     1.013     R15C27A.F1 to     R15C27D.B0 bcd_hour/n39470
CTOF_DEL    ---     0.495     R15C27D.B0 to     R15C27D.F0 bcd_hour/SLICE_943
ROUTE         4     0.461     R15C27D.F0 to     R15C27D.C1 bcd_hour/n39428
CTOF_DEL    ---     0.495     R15C27D.C1 to     R15C27D.F1 bcd_hour/SLICE_943
ROUTE         1     0.967     R15C27D.F1 to     R15C27A.A0 bcd_hour/n39418
CTOF_DEL    ---     0.495     R15C27A.A0 to     R15C27A.F0 bcd_hour/SLICE_783
ROUTE         9     2.979     R15C27A.F0 to     R13C25D.B1 bcd_hour/hundres_1_N_343_1
CTOF_DEL    ---     0.495     R13C25D.B1 to     R13C25D.F1 SLICE_852
ROUTE         4     1.367     R13C25D.F1 to     R14C26D.B0 hundres_0_N_352_3_adj_1907
CTOF_DEL    ---     0.495     R14C26D.B0 to     R14C26D.F0 bcd_hour/SLICE_944
ROUTE         1     0.766     R14C26D.F0 to     R13C26D.C0 bcd_hour/n39355
CTOOFX_DEL  ---     0.721     R13C26D.C0 to   R13C26D.OFX0 oled1/mux_3364_i1/SLICE_575
ROUTE         6     0.818   R13C26D.OFX0 to     R13C26C.C0 n9303
CTOOFX_DEL  ---     0.721     R13C26C.C0 to   R13C26C.OFX0 mux_3205_i4/SLICE_495
ROUTE         1     1.696   R13C26C.OFX0 to     R12C18B.D0 n8599
CTOOFX_DEL  ---     0.721     R12C18B.D0 to   R12C18B.OFX0 oled1/i31024/SLICE_567
ROUTE         1     1.023   R12C18B.OFX0 to     R12C16B.B1 oled1/n37829
CTOF_DEL    ---     0.495     R12C16B.B1 to     R12C16B.F1 oled1/SLICE_1131
ROUTE         1     0.645     R12C16B.F1 to     R13C16A.D0 oled1/n37831
CTOOFX_DEL  ---     0.721     R13C16A.D0 to   R13C16A.OFX0 oled1/SLICE_328
ROUTE         1     0.000   R13C16A.OFX0 to    R13C16A.DI0 oled1/char_167_N_1108_3 (to sys_clk_c)
                  --------
                   22.446   (32.5% logic, 67.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_832:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.452    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     2.817     R12C31A.Q0 to    R15C24B.CLK clk_1s
                  --------
                    7.685   (23.7% logic, 76.3% route), 2 logic levels.

      Destination Clock Path sys_clk to oled1/SLICE_328:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     3.044       C1.PADDI to    R13C16A.CLK sys_clk_c
                  --------
                    4.416   (31.1% logic, 68.9% route), 1 logic levels.

Report:   37.663MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "sys_clk" 12.000000 MHz  |             |             |
;                                       |   12.000 MHz|   37.663 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: u_DS18B20Z/clk_1mhz   Source: u_DS18B20Z/SLICE_390.Q0   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 21

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 353
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_249.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk_1s   Source: devide_1s/SLICE_61.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 33

Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_249.Q0   Loads: 1
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

Clock Domain: clk_1s   Source: devide_1s/SLICE_61.Q0   Loads: 27
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 43


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 66870 paths, 4 nets, and 8745 connections (99.17% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Feb 24 11:17:16 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o top_impl1.twr -gui -msgset D:/new porject/top-xu/promote.xml top_impl1.ncd top_impl1.prf 
Design file:     top_impl1.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "sys_clk" 12.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "sys_clk" 12.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.042ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_DS18B20Z/state_i0_i2  (from sys_clk_c +)
   Destination:    FF         Data in        u_DS18B20Z/one_wire_buffer_121  (to u_DS18B20Z/clk_1mhz +)

   Delay:               0.726ns  (46.1% logic, 53.9% route), 3 logic levels.

 Constraint Details:

      0.726ns physical path delay u_DS18B20Z/SLICE_433 to u_DS18B20Z/SLICE_382 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -0.697ns skew requirement (totaling 0.684ns) by 0.042ns

 Physical Path Details:

      Data path u_DS18B20Z/SLICE_433 to u_DS18B20Z/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C20B.CLK to      R7C20B.Q0 u_DS18B20Z/SLICE_433 (from sys_clk_c)
ROUTE        67     0.333      R7C20B.Q0 to      R9C18D.A1 u_DS18B20Z/state_back_2_N_518_2
CTOF_DEL    ---     0.101      R9C18D.A1 to      R9C18D.F1 u_DS18B20Z/SLICE_382
ROUTE         4     0.058      R9C18D.F1 to      R9C18D.C0 u_DS18B20Z/n39644
CTOF_DEL    ---     0.101      R9C18D.C0 to      R9C18D.F0 u_DS18B20Z/SLICE_382
ROUTE         1     0.000      R9C18D.F0 to     R9C18D.DI0 u_DS18B20Z/one_wire_N_670 (to u_DS18B20Z/clk_1mhz)
                  --------
                    0.726   (46.1% logic, 53.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to u_DS18B20Z/SLICE_433:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to     R7C20B.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to u_DS18B20Z/SLICE_382:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to     R6C23B.CLK sys_clk_c
REG_DEL     ---     0.154     R6C23B.CLK to      R6C23B.Q0 u_DS18B20Z/SLICE_390
ROUTE        11     0.543      R6C23B.Q0 to     R9C18D.CLK u_DS18B20Z/clk_1mhz
                  --------
                    2.295   (27.7% logic, 72.3% route), 2 logic levels.


Passed: The following path meets requirements by 0.085ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_waning_t_i0_i1  (from sys_clk_c +)
   Destination:    FF         Data in        warning_time__i7  (to clk_1s +)

   Delay:               1.073ns  (33.4% logic, 66.6% route), 2 logic levels.

 Constraint Details:

      1.073ns physical path delay SLICE_1080 to SLICE_25 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 0.988ns) by 0.085ns

 Physical Path Details:

      Data path SLICE_1080 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24C.CLK to     R14C24C.Q1 SLICE_1080 (from sys_clk_c)
ROUTE         1     0.210     R14C24C.Q1 to     R14C24A.A0 hour_waning_t_1
CTOF1_DEL   ---     0.225     R14C24A.A0 to     R14C24A.F1 SLICE_29
ROUTE         8     0.505     R14C24A.F1 to    R19C23A.LSR warning_time_7__N_176 (to clk_1s)
                  --------
                    1.073   (33.4% logic, 66.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R14C24C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R19C23A.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_waning_t_i0_i1  (from sys_clk_c +)
   Destination:    FF         Data in        warning_time__i6  (to clk_1s +)
                   FF                        warning_time__i5

   Delay:               1.089ns  (32.9% logic, 67.1% route), 2 logic levels.

 Constraint Details:

      1.089ns physical path delay SLICE_1080 to SLICE_4 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 0.988ns) by 0.101ns

 Physical Path Details:

      Data path SLICE_1080 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24C.CLK to     R14C24C.Q1 SLICE_1080 (from sys_clk_c)
ROUTE         1     0.210     R14C24C.Q1 to     R14C24A.A0 hour_waning_t_1
CTOF1_DEL   ---     0.225     R14C24A.A0 to     R14C24A.F1 SLICE_29
ROUTE         8     0.521     R14C24A.F1 to    R19C22D.LSR warning_time_7__N_176 (to clk_1s)
                  --------
                    1.089   (32.9% logic, 67.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R14C24C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R19C22D.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_waning_t_i0_i1  (from sys_clk_c +)
   Destination:    FF         Data in        warning_time__i4  (to clk_1s +)
                   FF                        warning_time__i3

   Delay:               1.089ns  (32.9% logic, 67.1% route), 2 logic levels.

 Constraint Details:

      1.089ns physical path delay SLICE_1080 to SLICE_6 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 0.988ns) by 0.101ns

 Physical Path Details:

      Data path SLICE_1080 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24C.CLK to     R14C24C.Q1 SLICE_1080 (from sys_clk_c)
ROUTE         1     0.210     R14C24C.Q1 to     R14C24A.A0 hour_waning_t_1
CTOF1_DEL   ---     0.225     R14C24A.A0 to     R14C24A.F1 SLICE_29
ROUTE         8     0.521     R14C24A.F1 to    R19C22C.LSR warning_time_7__N_176 (to clk_1s)
                  --------
                    1.089   (32.9% logic, 67.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R14C24C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R19C22C.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_waning_t_i0_i1  (from sys_clk_c +)
   Destination:    FF         Data in        warning_time__i2  (to clk_1s +)
                   FF                        warning_time__i1

   Delay:               1.089ns  (32.9% logic, 67.1% route), 2 logic levels.

 Constraint Details:

      1.089ns physical path delay SLICE_1080 to SLICE_7 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 0.988ns) by 0.101ns

 Physical Path Details:

      Data path SLICE_1080 to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24C.CLK to     R14C24C.Q1 SLICE_1080 (from sys_clk_c)
ROUTE         1     0.210     R14C24C.Q1 to     R14C24A.A0 hour_waning_t_1
CTOF1_DEL   ---     0.225     R14C24A.A0 to     R14C24A.F1 SLICE_29
ROUTE         8     0.521     R14C24A.F1 to    R19C22B.LSR warning_time_7__N_176 (to clk_1s)
                  --------
                    1.089   (32.9% logic, 67.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R14C24C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R19C22B.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.101ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_waning_t_i0_i1  (from sys_clk_c +)
   Destination:    FF         Data in        warning_time__i0  (to clk_1s +)

   Delay:               1.089ns  (32.9% logic, 67.1% route), 2 logic levels.

 Constraint Details:

      1.089ns physical path delay SLICE_1080 to SLICE_8 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 0.988ns) by 0.101ns

 Physical Path Details:

      Data path SLICE_1080 to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24C.CLK to     R14C24C.Q1 SLICE_1080 (from sys_clk_c)
ROUTE         1     0.210     R14C24C.Q1 to     R14C24A.A0 hour_waning_t_1
CTOF1_DEL   ---     0.225     R14C24A.A0 to     R14C24A.F1 SLICE_29
ROUTE         8     0.521     R14C24A.F1 to    R19C22A.LSR warning_time_7__N_176 (to clk_1s)
                  --------
                    1.089   (32.9% logic, 67.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1080:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R14C24C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R19C22A.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_t_i0_i3  (from sys_clk_c +)
   Destination:    FF         Data in        hour_i3  (to clk_1s +)

   Delay:               1.139ns  (11.7% logic, 88.3% route), 1 logic levels.

 Constraint Details:

      1.139ns physical path delay SLICE_26 to SLICE_849 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 1.026ns) by 0.113ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C27C.CLK to     R16C27C.Q1 SLICE_26 (from sys_clk_c)
ROUTE         4     1.006     R16C27C.Q1 to     R16C24D.M0 hour_t_3 (to clk_1s)
                  --------
                    1.139   (11.7% logic, 88.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R16C27C.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_849:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R16C24D.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              hour_t_i0_i5  (from sys_clk_c +)
   Destination:    FF         Data in        hour_i5  (to clk_1s +)

   Delay:               1.141ns  (11.7% logic, 88.3% route), 1 logic levels.

 Constraint Details:

      1.141ns physical path delay SLICE_40 to SLICE_832 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 1.026ns) by 0.115ns

 Physical Path Details:

      Data path SLICE_40 to SLICE_832:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C27D.CLK to     R16C27D.Q1 SLICE_40 (from sys_clk_c)
ROUTE         3     1.008     R16C27D.Q1 to     R15C24B.M0 hour_t_5 (to clk_1s)
                  --------
                    1.141   (11.7% logic, 88.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R16C27D.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_832:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R15C24B.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sec_t_i0_i5  (from sys_clk_c +)
   Destination:    FF         Data in        sec_i5  (to clk_1s +)

   Delay:               1.150ns  (20.3% logic, 79.7% route), 2 logic levels.

 Constraint Details:

      1.150ns physical path delay SLICE_1 to SLICE_386 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 1.032ns) by 0.118ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C23D.CLK to     R18C23D.Q1 SLICE_1 (from sys_clk_c)
ROUTE         4     0.916     R18C23D.Q1 to     R18C21D.C1 sec_t_5
CTOF_DEL    ---     0.101     R18C21D.C1 to     R18C21D.F1 SLICE_386
ROUTE         1     0.000     R18C21D.F1 to    R18C21D.DI1 sec_7_N_1_5 (to clk_1s)
                  --------
                    1.150   (20.3% logic, 79.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R18C23D.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_386:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R18C21D.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.


Passed: The following path meets requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              sec_t_i0_i1  (from sys_clk_c +)
   Destination:    FF         Data in        sec_i1  (to clk_1s +)

   Delay:               1.150ns  (20.3% logic, 79.7% route), 2 logic levels.

 Constraint Details:

      1.150ns physical path delay SLICE_3 to SLICE_384 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.045ns skew requirement (totaling 1.032ns) by 0.118ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C23B.CLK to     R18C23B.Q1 SLICE_3 (from sys_clk_c)
ROUTE         4     0.916     R18C23B.Q1 to     R18C21B.C1 sec_t_1
CTOF_DEL    ---     0.101     R18C21B.C1 to     R18C21B.F1 SLICE_384
ROUTE         1     0.000     R18C21B.F1 to    R18C21B.DI1 sec_7_N_1_1 (to clk_1s)
                  --------
                    1.150   (20.3% logic, 79.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path sys_clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R18C23B.CLK sys_clk_c
                  --------
                    1.598   (30.2% logic, 69.8% route), 1 logic levels.

      Destination Clock Path sys_clk to SLICE_384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         C1.PAD to       C1.PADDI sys_clk
ROUTE       353     1.116       C1.PADDI to    R12C31A.CLK sys_clk_c
REG_DEL     ---     0.154    R12C31A.CLK to     R12C31A.Q0 devide_1s/SLICE_61
ROUTE        27     0.891     R12C31A.Q0 to    R18C21B.CLK clk_1s
                  --------
                    2.643   (24.1% logic, 75.9% route), 2 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "sys_clk" 12.000000 MHz  |             |             |
;                                       |            -|            -|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: u_DS18B20Z/clk_1mhz   Source: u_DS18B20Z/SLICE_390.Q0   Loads: 11
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 21

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 353
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_249.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 1

   Clock Domain: clk_1s   Source: devide_1s/SLICE_61.Q0
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 33

Clock Domain: oled1/clk_in_1Hz   Source: oled1/divide_1Hz/SLICE_249.Q0   Loads: 1
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

Clock Domain: clk_1s   Source: devide_1s/SLICE_61.Q0   Loads: 27
   Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;

   Data transfers from:
   Clock Domain: sys_clk_c   Source: sys_clk.PAD
      Covered under: FREQUENCY PORT "sys_clk" 12.000000 MHz ;   Transfers: 43


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 66870 paths, 4 nets, and 8745 connections (99.17% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
