============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Feb 20 2023  12:25:21 am
  Module:                 alu
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: MET Late External Delay Assertion
Endpoint:   flags[0]      (^) checked with leading edge of 'func_clk'
Beginpoint: alucontrol[0] (^) triggered by leading edge of 'func_clk'
Other End Arrival Time          10000
- External Delay                  600
= Required Time                  9400
- Arrival Time                   3463
= Slack Time                     5937
    Clock Rise Edge                        0
    + Input Delay                        400
    = Beginpoint Arrival Time            400
-----------------------------------------------------------------------------------------------------
                  Pin                Edge       Cell        Fanout Load Slew Delay  Arrival Required 
                                                                   (fF) (ps)  (ps) Time(ps) Time(ps) 
-----------------------------------------------------------------------------------------------------
       alucontrol[0]             (u) ^                          68 10.8    0   +37      437     6374 
       mux_15_20/g31/sel0            ^                                          +0      437     6374 
       mux_15_20/g31/z           (u) ^     unmapped_bmux3        2  2.4    0  +142      579     6516 
       add_16_25/g6/in_1             ^                                          +0      579     6516 
       add_16_25/g6/z            (u) v     unmapped_nor2         1  1.2    0   +58      636     6574 
       add_16_25/g68/in_0            v                                          +0      636     6574 
       add_16_25/g68/z           (u) ^     unmapped_not          2  2.4    0   +33      669     6606 
       add_16_25/g69/in_1            ^                                          +0      669     6606 
       add_16_25/g69/z           (u) v     unmapped_nand2        1  1.2    0   +58      727     6664 
       add_16_25/g70/in_1            v                                          +0      727     6664 
       add_16_25/g70/z           (u) ^     unmapped_nand2        3  3.6    0   +76      802     6740 
       add_16_25/g134/in_1           ^                                          +0      802     6740 
       add_16_25/g134/z          (u) v     unmapped_nand2        1  1.2    0   +58      860     6797 
       add_16_25/g135/in_1           v                                          +0      860     6797 
       add_16_25/g135/z          (u) ^     unmapped_nand2        5  6.0    0   +89      949     6887 
       add_16_25/g215/in_0           ^                                          +0      949     6887 
       add_16_25/g215/z          (u) v     unmapped_nand2        1  1.2    0   +58     1007     6944 
       add_16_25/g216/in_1           v                                          +0     1007     6944 
       add_16_25/g216/z          (u) ^     unmapped_nand2        9 10.8    0  +109     1116     7054 
       add_16_25/g285/in_1           ^                                          +0     1116     7054 
       add_16_25/g285/z          (u) v     unmapped_nand2        1  1.2    0   +58     1174     7111 
       add_16_25/g286/in_1           v                                          +0     1174     7111 
       add_16_25/g286/z          (u) ^     unmapped_nand2       17 20.4    0  +132     1305     7243 
       add_16_25/g328/in_0           ^                                          +0     1305     7243 
       add_16_25/g328/z          (u) v     unmapped_nand2        1  1.2    0   +58     1363     7300 
       add_16_25/g329/in_1           v                                          +0     1363     7300 
       add_16_25/g329/z          (u) ^     unmapped_nand2        1  1.2    0   +58     1420     7358 
       add_16_25/g412/in_0           ^                                          +0     1420     7358 
       add_16_25/g412/z          (u) ^     unmapped_xnor2        1  1.2    0  +131     1552     7489 
       add_16_36/g474/in_0           ^                                          +0     1552     7489 
       add_16_36/g474/z          (u) v     unmapped_not          2  2.4    0   +33     1584     7522 
       add_16_36/g104/in_1           v                                          +0     1584     7522 
       add_16_36/g104/z          (u) ^     unmapped_nor2         3  3.6    0   +76     1660     7598 
       add_16_36/g177/in_0           ^                                          +0     1660     7598 
       add_16_36/g177/z          (u) v     unmapped_nand2        5  6.0    0   +89     1750     7687 
       add_16_36/g252/in_0           v                                          +0     1750     7687 
       add_16_36/g252/z          (u) ^     unmapped_nor2         9 10.8    0  +109     1859     7796 
       add_16_36/g323/in_0           ^                                          +0     1859     7796 
       add_16_36/g323/z          (u) v     unmapped_nand2        1  1.2    0   +58     1916     7854 
       add_16_36/g366/in_0           v                                          +0     1916     7854 
       add_16_36/g366/z          (u) ^     unmapped_not          1  1.2    0   +22     1939     7876 
       add_16_36/g367/in_1           ^                                          +0     1939     7876 
       add_16_36/g367/z          (u) v     unmapped_nand2        1  1.2    0   +58     1996     7934 
       add_16_36/g522/in_0           v                                          +0     1996     7934 
       add_16_36/g522/z          (u) ^     unmapped_not          1  1.2    0   +22     2018     7956 
       add_16_36/g454/in_0           ^                                          +0     2018     7956 
       add_16_36/g454/z          (u) ^     unmapped_xnor2        4  4.8    0  +157     2176     8113 
       g19/in_1                      ^                                          +0     2176     8113 
       g19/z                     (u) ^     unmapped_xor2         1  1.2    0  +131     2307     8244 
       g20/in_1                      ^                                          +0     2307     8244 
       g20/z                     (u) ^     unmapped_and2         1  1.2    0   +58     2364     8302 
       g21/in_0                      ^                                          +0     2364     8302 
       g21/z                     (u) ^     unmapped_and2         2  1.2    0   +58     2422     8359 
       g13/in_1                      ^                                          +0     2422     8359 
       g13/z                     (u) v     unmapped_xor2         1  1.2    0  +131     2553     8490 
       mux_result_20_9/g32/data5     v                                          +0     2553     8490 
       mux_result_20_9/g32/z     (u) v     unmapped_bmux14       2  1.2    0  +519     3072     9010 
       eq_36_21/g1/in_0              v                                          +0     3072     9010 
       eq_36_21/g1/z             (u) ^     unmapped_xnor2        1  1.2    0  +131     3203     9141 
       eq_36_21/g10/in_0             ^                                          +0     3203     9141 
       eq_36_21/g10/z            (u) v     unmapped_nand4        1  1.2    0  +149     3352     9289 
       eq_36_21/g13/in_1             v                                          +0     3352     9289 
       eq_36_21/g13/z            (u) ^     unmapped_nor3         1  0.0    0  +111     3463     9400 
       flags[0]                      ^                                          +0     3463     9400 
-----------------------------------------------------------------------------------------------------
Cost Group   : 'func_clk' (path_group 'func_clk')

(u) : Net has unmapped pin(s).
