\hypertarget{stm32f429xx_8h_source}{}\doxysection{stm32f429xx.\+h}
\label{stm32f429xx_8h_source}\index{Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h@{Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h}}
\mbox{\hyperlink{stm32f429xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#ifndef \_\_STM32F429xx\_H}}
\DoxyCodeLine{35 \textcolor{preprocessor}{\#define \_\_STM32F429xx\_H}}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{38  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{39 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{40 }
\DoxyCodeLine{48 \textcolor{preprocessor}{\#define \_\_CM4\_REV                 0x0001U  }}
\DoxyCodeLine{49 \textcolor{preprocessor}{\#define \_\_MPU\_PRESENT             1U       }}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#define \_\_NVIC\_PRIO\_BITS          4U       }}
\DoxyCodeLine{51 \textcolor{preprocessor}{\#define \_\_Vendor\_SysTickConfig    0U       }}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#define \_\_FPU\_PRESENT             1U       }}
\DoxyCodeLine{66 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{67 \{}
\DoxyCodeLine{68 \textcolor{comment}{/******  Cortex-\/M4 Processor Exceptions Numbers ****************************************************************/}}
\DoxyCodeLine{69   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}         = -\/14,    }
\DoxyCodeLine{70   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}       = -\/12,    }
\DoxyCodeLine{71   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}               = -\/11,    }
\DoxyCodeLine{72   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}             = -\/10,    }
\DoxyCodeLine{73   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}                 = -\/5,     }
\DoxyCodeLine{74   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}           = -\/4,     }
\DoxyCodeLine{75   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}                 = -\/2,     }
\DoxyCodeLine{76   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}                = -\/1,     }
\DoxyCodeLine{77 \textcolor{comment}{/******  STM32 specific Interrupt Numbers **********************************************************************/}}
\DoxyCodeLine{78   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}                   = 0,      }
\DoxyCodeLine{79   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\_IRQn}}                    = 1,      }
\DoxyCodeLine{80   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\_STAMP\_IRQn}}             = 2,      }
\DoxyCodeLine{81   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}               = 3,      }
\DoxyCodeLine{82   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}                  = 4,      }
\DoxyCodeLine{83   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}                    = 5,      }
\DoxyCodeLine{84   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}                  = 6,      }
\DoxyCodeLine{85   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}                  = 7,      }
\DoxyCodeLine{86   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}                  = 8,      }
\DoxyCodeLine{87   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}                  = 9,      }
\DoxyCodeLine{88   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}                  = 10,     }
\DoxyCodeLine{89   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\_Stream0\_IRQn}}           = 11,     }
\DoxyCodeLine{90   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\_Stream1\_IRQn}}           = 12,     }
\DoxyCodeLine{91   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\_Stream2\_IRQn}}           = 13,     }
\DoxyCodeLine{92   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\_Stream3\_IRQn}}           = 14,     }
\DoxyCodeLine{93   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\_Stream4\_IRQn}}           = 15,     }
\DoxyCodeLine{94   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\_Stream5\_IRQn}}           = 16,     }
\DoxyCodeLine{95   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\_Stream6\_IRQn}}           = 17,     }
\DoxyCodeLine{96   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\_IRQn}}                    = 18,     }
\DoxyCodeLine{97   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\_TX\_IRQn}}                = 19,     }
\DoxyCodeLine{98   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\_RX0\_IRQn}}               = 20,     }
\DoxyCodeLine{99   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\_RX1\_IRQn}}               = 21,     }
\DoxyCodeLine{100   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\_SCE\_IRQn}}               = 22,     }
\DoxyCodeLine{101   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}                = 23,     }
\DoxyCodeLine{102   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\_BRK\_TIM9\_IRQn}}          = 24,     }
\DoxyCodeLine{103   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{TIM1\_UP\_TIM10\_IRQn}}          = 25,     }
\DoxyCodeLine{104   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\_TRG\_COM\_TIM11\_IRQn}}     = 26,     }
\DoxyCodeLine{105   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}                = 27,     }
\DoxyCodeLine{106   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}                   = 28,     }
\DoxyCodeLine{107   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}                   = 29,     }
\DoxyCodeLine{108   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}                   = 30,     }
\DoxyCodeLine{109   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}                = 31,     }
\DoxyCodeLine{110   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}                = 32,     }
\DoxyCodeLine{111   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}                = 33,     }
\DoxyCodeLine{112   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}                = 34,     }
\DoxyCodeLine{113   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}                   = 35,     }
\DoxyCodeLine{114   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}                   = 36,     }
\DoxyCodeLine{115   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}                 = 37,     }
\DoxyCodeLine{116   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}                 = 38,     }
\DoxyCodeLine{117   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\_IRQn}}                 = 39,     }
\DoxyCodeLine{118   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}              = 40,     }
\DoxyCodeLine{119   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}              = 41,     }
\DoxyCodeLine{120   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\_FS\_WKUP\_IRQn}}            = 42,     }
\DoxyCodeLine{121   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{TIM8\_BRK\_TIM12\_IRQn}}         = 43,     }
\DoxyCodeLine{122   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\_UP\_TIM13\_IRQn}}          = 44,     }
\DoxyCodeLine{123   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{TIM8\_TRG\_COM\_TIM14\_IRQn}}     = 45,     }
\DoxyCodeLine{124   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\_CC\_IRQn}}                = 46,     }
\DoxyCodeLine{125   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\_Stream7\_IRQn}}           = 47,     }
\DoxyCodeLine{126   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{FMC\_IRQn}}                    = 48,     }
\DoxyCodeLine{127   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\_IRQn}}                   = 49,     }
\DoxyCodeLine{128   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}                   = 50,     }
\DoxyCodeLine{129   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}                   = 51,     }
\DoxyCodeLine{130   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\_IRQn}}                  = 52,     }
\DoxyCodeLine{131   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\_IRQn}}                  = 53,     }
\DoxyCodeLine{132   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}               = 54,     }
\DoxyCodeLine{133   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\_IRQn}}                   = 55,     }
\DoxyCodeLine{134   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\_Stream0\_IRQn}}           = 56,     }
\DoxyCodeLine{135   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\_Stream1\_IRQn}}           = 57,     }
\DoxyCodeLine{136   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\_Stream2\_IRQn}}           = 58,     }
\DoxyCodeLine{137   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\_Stream3\_IRQn}}           = 59,     }
\DoxyCodeLine{138   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\_Stream4\_IRQn}}           = 60,     }
\DoxyCodeLine{139   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{ETH\_IRQn}}                    = 61,     }
\DoxyCodeLine{140   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{ETH\_WKUP\_IRQn}}               = 62,     }
\DoxyCodeLine{141   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4}{CAN2\_TX\_IRQn}}                = 63,     }
\DoxyCodeLine{142   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a}{CAN2\_RX0\_IRQn}}               = 64,     }
\DoxyCodeLine{143   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a}{CAN2\_RX1\_IRQn}}               = 65,     }
\DoxyCodeLine{144   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd}{CAN2\_SCE\_IRQn}}               = 66,     }
\DoxyCodeLine{145   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\_FS\_IRQn}}                 = 67,     }
\DoxyCodeLine{146   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\_Stream5\_IRQn}}           = 68,     }
\DoxyCodeLine{147   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\_Stream6\_IRQn}}           = 69,     }
\DoxyCodeLine{148   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\_Stream7\_IRQn}}           = 70,     }
\DoxyCodeLine{149   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\_IRQn}}                 = 71,     }
\DoxyCodeLine{150   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}                = 72,     }
\DoxyCodeLine{151   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}                = 73,     }
\DoxyCodeLine{152   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080}{OTG\_HS\_EP1\_OUT\_IRQn}}         = 74,     }
\DoxyCodeLine{153   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047}{OTG\_HS\_EP1\_IN\_IRQn}}          = 75,     }
\DoxyCodeLine{154   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267}{OTG\_HS\_WKUP\_IRQn}}            = 76,     }
\DoxyCodeLine{155   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0}{OTG\_HS\_IRQn}}                 = 77,     }
\DoxyCodeLine{156   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8}{DCMI\_IRQn}}                   = 78,     }
\DoxyCodeLine{157   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a86a161642b54055f9bbea3937e6352de}{HASH\_RNG\_IRQn}}               = 80,     }
\DoxyCodeLine{158   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}                    = 81,     }
\DoxyCodeLine{159   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a29e1de1059d7d0cd8ee82cc170aa8755}{UART7\_IRQn}}                  = 82,     }
\DoxyCodeLine{160   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a553bd88827ddd4e0e71216a836a736d2}{UART8\_IRQn}}                  = 83,     }
\DoxyCodeLine{161   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa14bfeaf9d528360f0b30c237e05b3a1}{SPI4\_IRQn}}                   = 84,     }
\DoxyCodeLine{162   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77}{SPI5\_IRQn}}                   = 85,     }
\DoxyCodeLine{163   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa54875761c78fef2e53307ae2a8b8253}{SPI6\_IRQn}}                   = 86,     }
\DoxyCodeLine{164   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\_IRQn}}                   = 87,     }
\DoxyCodeLine{165   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af40bb5ab2feb0e472c52e1d436564f52}{LTDC\_IRQn}}                   = 88,     }
\DoxyCodeLine{166   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3b12daad5e0f192ece97a7103675e6b7}{LTDC\_ER\_IRQn}}                = 89,     }
\DoxyCodeLine{167   \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8acde73dc13c6192fb46442ceb376f4746}{DMA2D\_IRQn}}                  = 90      }
\DoxyCodeLine{168 \} \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{169 }
\DoxyCodeLine{174 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}             \textcolor{comment}{/* Cortex-\/M4 processor and core peripherals */}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{system__stm32f4xx_8h}{system\_stm32f4xx.h}}"{}}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{177 }
\DoxyCodeLine{186 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{187 \{}
\DoxyCodeLine{188   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9745df96e98f3cdc2d05ccefce681f64}{SR}};     }
\DoxyCodeLine{189   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a89b1ff4376683dd2896ea8b32ded05b2}{CR1}};    }
\DoxyCodeLine{190   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a1053a65a21af0d27afe1bf9cf7b7aca7}{CR2}};    }
\DoxyCodeLine{191   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a73009a8122fcc628f467a4e997109347}{SMPR1}};  }
\DoxyCodeLine{192   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a9e68fe36c4c8fbbac294b5496ccf7130}{SMPR2}};  }
\DoxyCodeLine{193   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aa005e656f528aaad28d70d61c9db9b81}{JOFR1}};  }
\DoxyCodeLine{194   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_aa20f76044c11042dde41c1060853fb82}{JOFR2}};  }
\DoxyCodeLine{195   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ae9c78142f6edf8122384263878d09015}{JOFR3}};  }
\DoxyCodeLine{196   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a92f5c1a5aaa8b286317f923482e09d35}{JOFR4}};  }
\DoxyCodeLine{197   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a297ac2d83a1837bfdc0333474b977de0}{HTR}};    }
\DoxyCodeLine{198   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_afdaf8050fb01739206a92c9ad610f396}{LTR}};    }
\DoxyCodeLine{199   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a0185aa54962ba987f192154fb7a2d673}{SQR1}};   }
\DoxyCodeLine{200   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a6b6e55e6c667042e5a46a76518b73d5a}{SQR2}};   }
\DoxyCodeLine{201   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a51dbdba74c4d3559157392109af68fc6}{SQR3}};   }
\DoxyCodeLine{202   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a5438a76a93ac1bd2526e92ef298dc193}{JSQR}};   }
\DoxyCodeLine{203   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_ab4b0a79a9e4a9d5b0a24d7285cf55bdc}{JDR1}};   }
\DoxyCodeLine{204   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a898b87cab4f099bcca981cc4c9318b51}{JDR2}};   }
\DoxyCodeLine{205   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a40999cd0a255ef62b2340e2726695063}{JDR3}};   }
\DoxyCodeLine{206   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_abae6e9d688b16ef350878998f5e21c0b}{JDR4}};   }
\DoxyCodeLine{207   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___type_def_a84114accead82bd11a0e12a429cdfed9}{DR}};     }
\DoxyCodeLine{208 \} \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{209 }
\DoxyCodeLine{210 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{211 \{}
\DoxyCodeLine{212   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{CSR}};    }
\DoxyCodeLine{213   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{CCR}};    }
\DoxyCodeLine{214   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{CDR}};    }
\DoxyCodeLine{216 \} \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{217 }
\DoxyCodeLine{218 }
\DoxyCodeLine{223 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{224 \{}
\DoxyCodeLine{225   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a22f525c909de2dcec1d4093fe1d562b8}{TIR}};  }
\DoxyCodeLine{226   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a2351cb865d064cf75f61642aaa887f76}{TDTR}}; }
\DoxyCodeLine{227   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a408c96501b1cc8bd527432736d132a39}{TDLR}}; }
\DoxyCodeLine{228   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a98c6bcd7c9bae378ebf83fd9f5b59020}{TDHR}}; }
\DoxyCodeLine{229 \} \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\_TxMailBox\_TypeDef}};}
\DoxyCodeLine{230 }
\DoxyCodeLine{235 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{236 \{}
\DoxyCodeLine{237   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a034504d43f7b16b320745a25b3a8f12d}{RIR}};  }
\DoxyCodeLine{238   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a49d74ca8b402c2b9596bfcbe4cd051a9}{RDTR}}; }
\DoxyCodeLine{239   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ac7d62861de29d0b4fcf11fabbdbd76e7}{RDLR}}; }
\DoxyCodeLine{240   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a95890984bd67845015d40e82fb091c93}{RDHR}}; }
\DoxyCodeLine{241 \} \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\_FIFOMailBox\_TypeDef}};}
\DoxyCodeLine{242 }
\DoxyCodeLine{247 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{248 \{}
\DoxyCodeLine{249   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___filter_register___type_def_ac9bc1e42212239d6830582bf0c696fc5}{FR1}}; }
\DoxyCodeLine{250   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a77959e28a302b05829f6a1463be7f800}{FR2}}; }
\DoxyCodeLine{251 \} \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\_FilterRegister\_TypeDef}};}
\DoxyCodeLine{252 }
\DoxyCodeLine{257 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{258 \{}
\DoxyCodeLine{259   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a1282eee79a22003257a7a5daa7f4a35f}{MCR}};                 }
\DoxyCodeLine{260   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_af98b957a4e887751fbd407d3e2cf93b5}{MSR}};                 }
\DoxyCodeLine{261   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_acbc82ac4e87e75350fc586be5e56d95b}{TSR}};                 }
\DoxyCodeLine{262   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_ad8e858479e26ab075ee2ddb630e8769d}{RF0R}};                }
\DoxyCodeLine{263   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a69a528d1288c1de666df68655af1d20e}{RF1R}};                }
\DoxyCodeLine{264   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a530babbc4b9584c93a1bf87d6ce8b8dc}{IER}};                 }
\DoxyCodeLine{265   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_ab1a1b6a7c587443a03d654d3b9a94423}{ESR}};                 }
\DoxyCodeLine{266   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_accad1e4155459a13369f5ad0e7c6da29}{BTR}};                 }
\DoxyCodeLine{267   uint32\_t                   RESERVED0[88];       }
\DoxyCodeLine{268   \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\_TxMailBox\_TypeDef}}      sTxMailBox[3];       }
\DoxyCodeLine{269   \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\_FIFOMailBox\_TypeDef}}    sFIFOMailBox[2];     }
\DoxyCodeLine{270   uint32\_t                   RESERVED1[12];       }
\DoxyCodeLine{271   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_a1a6a0f78ca703a63bb0a6b6f231f612f}{FMR}};                 }
\DoxyCodeLine{272   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_aefe6a26ee25947b7eb5be9d485f4d3b0}{FM1R}};                }
\DoxyCodeLine{273   uint32\_t                   \mbox{\hyperlink{struct_c_a_n___type_def_ab29069c9fd10eeec47414abd8d06822f}{RESERVED2}};           }
\DoxyCodeLine{274   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_ac6296402924b37966c67ccf14a381976}{FS1R}};                }
\DoxyCodeLine{275   uint32\_t                   \mbox{\hyperlink{struct_c_a_n___type_def_af730af32307f845895465e8ead57d20c}{RESERVED3}};           }
\DoxyCodeLine{276   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_ae2decd14b26f851e00a31b42d15293ce}{FFA1R}};               }
\DoxyCodeLine{277   uint32\_t                   \mbox{\hyperlink{struct_c_a_n___type_def_a51c408c7c352b8080f0c6d42bf811d43}{RESERVED4}};           }
\DoxyCodeLine{278   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t              \mbox{\hyperlink{struct_c_a_n___type_def_ab57a3a6c337a8c6c7cb39d0cefc2459a}{FA1R}};                }
\DoxyCodeLine{279   uint32\_t                   RESERVED5[8];        }
\DoxyCodeLine{280   \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\_FilterRegister\_TypeDef}} sFilterRegister[28]; }
\DoxyCodeLine{281 \} \mbox{\hyperlink{struct_c_a_n___type_def}{CAN\_TypeDef}};}
\DoxyCodeLine{282 }
\DoxyCodeLine{287 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{288 \{}
\DoxyCodeLine{289   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_a50cb22870dbb9001241cec694994e5ef}{DR}};         }
\DoxyCodeLine{290   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t  \mbox{\hyperlink{struct_c_r_c___type_def_ad84e8694cd4b5375ee533c2d875c3b5a}{IDR}};        }
\DoxyCodeLine{291   uint8\_t       \mbox{\hyperlink{struct_c_r_c___type_def_a70dfd1730dba65041550ef55a44db87c}{RESERVED0}};  }
\DoxyCodeLine{292   uint16\_t      \mbox{\hyperlink{struct_c_r_c___type_def_a8b205c6e25b1808ac016db2356b3021d}{RESERVED1}};  }
\DoxyCodeLine{293   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_c_r_c___type_def_af33fa5c173e1c102e6d0242fe60e569f}{CR}};         }
\DoxyCodeLine{294 \} \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{295 }
\DoxyCodeLine{300 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{301 \{}
\DoxyCodeLine{302   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a394324f0b573837ca15a87127b2a37ea}{CR}};       }
\DoxyCodeLine{303   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a4ccb66068a1ebee1179574dda20206b6}{SWTRIGR}};  }
\DoxyCodeLine{304   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_afbfd2855cdb81939b4efc58e08aaf3e5}{DHR12R1}};  }
\DoxyCodeLine{305   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a5eb63912e39085e3e13d64bdb0cf38bd}{DHR12L1}};  }
\DoxyCodeLine{306   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a3a382d341fb608a04390bacb8c00b0f0}{DHR8R1}};   }
\DoxyCodeLine{307   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_ab1f777540c487c26bf27e6fa37a644cc}{DHR12R2}};  }
\DoxyCodeLine{308   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a9f612b6b3e065e810e5a2fb254d6a40b}{DHR12L2}};  }
\DoxyCodeLine{309   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a3b096b71656f8fb32cd18b4c8b1d2334}{DHR8R2}};   }
\DoxyCodeLine{310   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_affa5cc9fe0cc9eb594d703bdc9d9abd9}{DHR12RD}};  }
\DoxyCodeLine{311   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_aea4d055e3697999b44cdcf2702d79d40}{DHR12LD}};  }
\DoxyCodeLine{312   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a03f8d95bbf0ce3a53cb79506d5bf995a}{DHR8RD}};   }
\DoxyCodeLine{313   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a50b4f0b0d2a376f729c8d7acf47864c3}{DOR1}};     }
\DoxyCodeLine{314   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a1bde8391647d6422b39ab5ba4f13848b}{DOR2}};     }
\DoxyCodeLine{315   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_a_c___type_def_a1d3fd83d6ed8b2d90b471db4509b0e70}{SR}};       }
\DoxyCodeLine{316 \} \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{317 }
\DoxyCodeLine{322 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{323 \{}
\DoxyCodeLine{324   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{IDCODE}};  }
\DoxyCodeLine{325   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{CR}};      }
\DoxyCodeLine{326   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}{APB1FZ}};  }
\DoxyCodeLine{327   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{APB2FZ}};  }
\DoxyCodeLine{328 \}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{329 }
\DoxyCodeLine{334 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{335 \{}
\DoxyCodeLine{336   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a3cfcc9860ca551cbcb10c1c3dd4304f0}{CR}};       }
\DoxyCodeLine{337   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a1bbe4b3cc5d9552526bec462b42164d5}{SR}};       }
\DoxyCodeLine{338   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_ae0aba9f38498cccbe0186b7813825026}{RISR}};     }
\DoxyCodeLine{339   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a91ce93b57d8382147574c678ee497c63}{IER}};      }
\DoxyCodeLine{340   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_ab367c4ca2e8ac87238692e6d55d622ec}{MISR}};     }
\DoxyCodeLine{341   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a0371fc07916e3043e1151eaa97e172c9}{ICR}};      }
\DoxyCodeLine{342   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a52c16b920a3f25fda961d0cd29749433}{ESCR}};     }
\DoxyCodeLine{343   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_af00a94620e33f4eff74430ff25c12b94}{ESUR}};     }
\DoxyCodeLine{344   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a4d58830323e567117c12ae3feac613b9}{CWSTRTR}};  }
\DoxyCodeLine{345   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a1b9c8048339e19b110ecfbea486f55df}{CWSIZER}};  }
\DoxyCodeLine{346   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_c_m_i___type_def_a266cec1031b0be730b0e35523f5e2934}{DR}};       }
\DoxyCodeLine{347 \} \mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\_TypeDef}};}
\DoxyCodeLine{348 }
\DoxyCodeLine{353 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{354 \{}
\DoxyCodeLine{355   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{CR}};     }
\DoxyCodeLine{356   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{NDTR}};   }
\DoxyCodeLine{357   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{PAR}};    }
\DoxyCodeLine{358   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{M0AR}};   }
\DoxyCodeLine{359   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{M1AR}};   }
\DoxyCodeLine{360   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{FCR}};    }
\DoxyCodeLine{361 \} \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}};}
\DoxyCodeLine{362 }
\DoxyCodeLine{363 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{364 \{}
\DoxyCodeLine{365   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{LISR}};   }
\DoxyCodeLine{366   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{HISR}};   }
\DoxyCodeLine{367   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{LIFCR}};  }
\DoxyCodeLine{368   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{HIFCR}};  }
\DoxyCodeLine{369 \} \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{370 }
\DoxyCodeLine{375 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{376 \{}
\DoxyCodeLine{377   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_afb0ef686f69afae3e9614a9b30558dcf}{CR}};            }
\DoxyCodeLine{378   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a03ffbd962bae5def253311b5b385cd07}{ISR}};           }
\DoxyCodeLine{379   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_aede126199a74ea2a7477c1361537f3c4}{IFCR}};          }
\DoxyCodeLine{380   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a8f6597d73722df5394be67c0ac22fe66}{FGMAR}};         }
\DoxyCodeLine{381   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a9a1b3799763c47fefd4772f10b7df91b}{FGOR}};          }
\DoxyCodeLine{382   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a9d9d6051b0db4c369c7aa77c0c8740d0}{BGMAR}};         }
\DoxyCodeLine{383   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a93ae9fddd0bab5c8938015a540e6371e}{BGOR}};          }
\DoxyCodeLine{384   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_ae98f793825b09b2b70300582d2f8a9fe}{FGPFCCR}};       }
\DoxyCodeLine{385   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a8e2ca425d2b5655573fd89bca5efb272}{FGCOLR}};        }
\DoxyCodeLine{386   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a2469616cbbe6a9e9afa1b943f326add0}{BGPFCCR}};       }
\DoxyCodeLine{387   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a9dad401dfd995251a189d457bc6a5ebd}{BGCOLR}};        }
\DoxyCodeLine{388   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_afdbd6e3f06436d655b464e1ea804ea31}{FGCMAR}};        }
\DoxyCodeLine{389   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a7b6a846a09e204c29664759983853ec0}{BGCMAR}};        }
\DoxyCodeLine{390   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a50f9ee49cd295305a56ac58b96d11ded}{OPFCCR}};        }
\DoxyCodeLine{391   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a07566e4390ac1c55a3fd7f58dd6e33c6}{OCOLR}};         }
\DoxyCodeLine{392   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a4ecac7187f1a8fcd108b14abdfb4934d}{OMAR}};          }
\DoxyCodeLine{393   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a118208b8645815a2aa670e92d6277199}{OOR}};           }
\DoxyCodeLine{394   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a96a187a30051332f029676b6ecd36167}{NLR}};           }
\DoxyCodeLine{395   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_aa78b34a419d5a35c5504f1818ef9f122}{LWR}};           }
\DoxyCodeLine{396   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a2_d___type_def_a5e5f5a73a2c943723044960897daccc3}{AMTCR}};         }
\DoxyCodeLine{397   uint32\_t      RESERVED[236]; }
\DoxyCodeLine{398   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t FGCLUT[256];   }
\DoxyCodeLine{399   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BGCLUT[256];   }
\DoxyCodeLine{400 \} \mbox{\hyperlink{struct_d_m_a2_d___type_def}{DMA2D\_TypeDef}};}
\DoxyCodeLine{401 }
\DoxyCodeLine{406 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{407 \{}
\DoxyCodeLine{408   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACCR;}
\DoxyCodeLine{409   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACFFR;}
\DoxyCodeLine{410   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACHTHR;}
\DoxyCodeLine{411   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACHTLR;}
\DoxyCodeLine{412   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACMIIAR;}
\DoxyCodeLine{413   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACMIIDR;}
\DoxyCodeLine{414   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACFCR;}
\DoxyCodeLine{415   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACVLANTR;             \textcolor{comment}{/*    8 */}}
\DoxyCodeLine{416   uint32\_t      RESERVED0[2];}
\DoxyCodeLine{417   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACRWUFFR;             \textcolor{comment}{/*   11 */}}
\DoxyCodeLine{418   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACPMTCSR;}
\DoxyCodeLine{419   uint32\_t      RESERVED1;}
\DoxyCodeLine{420   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACDBGR;}
\DoxyCodeLine{421   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACSR;                 \textcolor{comment}{/*   15 */}}
\DoxyCodeLine{422   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACIMR;}
\DoxyCodeLine{423   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA0HR;}
\DoxyCodeLine{424   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA0LR;}
\DoxyCodeLine{425   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA1HR;}
\DoxyCodeLine{426   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA1LR;}
\DoxyCodeLine{427   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA2HR;}
\DoxyCodeLine{428   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA2LR;}
\DoxyCodeLine{429   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA3HR;}
\DoxyCodeLine{430   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MACA3LR;               \textcolor{comment}{/*   24 */}}
\DoxyCodeLine{431   uint32\_t      RESERVED2[40];}
\DoxyCodeLine{432   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCCR;                 \textcolor{comment}{/*   65 */}}
\DoxyCodeLine{433   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRIR;}
\DoxyCodeLine{434   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTIR;}
\DoxyCodeLine{435   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRIMR;}
\DoxyCodeLine{436   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTIMR;               \textcolor{comment}{/*   69 */}}
\DoxyCodeLine{437   uint32\_t      RESERVED3[14];}
\DoxyCodeLine{438   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTGFSCCR;            \textcolor{comment}{/*   84 */}}
\DoxyCodeLine{439   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTGFMSCCR;}
\DoxyCodeLine{440   uint32\_t      RESERVED4[5];}
\DoxyCodeLine{441   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCTGFCR;}
\DoxyCodeLine{442   uint32\_t      RESERVED5[10];}
\DoxyCodeLine{443   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRFCECR;}
\DoxyCodeLine{444   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRFAECR;}
\DoxyCodeLine{445   uint32\_t      RESERVED6[10];}
\DoxyCodeLine{446   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t MMCRGUFCR;}
\DoxyCodeLine{447   uint32\_t      RESERVED7[334];}
\DoxyCodeLine{448   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTSCR;}
\DoxyCodeLine{449   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPSSIR;}
\DoxyCodeLine{450   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTSHR;}
\DoxyCodeLine{451   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTSLR;}
\DoxyCodeLine{452   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTSHUR;}
\DoxyCodeLine{453   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTSLUR;}
\DoxyCodeLine{454   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTSAR;}
\DoxyCodeLine{455   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTTHR;}
\DoxyCodeLine{456   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTTLR;}
\DoxyCodeLine{457   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t RESERVED8;}
\DoxyCodeLine{458   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t PTPTSSR;}
\DoxyCodeLine{459   uint32\_t      RESERVED9[565];}
\DoxyCodeLine{460   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMABMR;}
\DoxyCodeLine{461   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMATPDR;}
\DoxyCodeLine{462   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMARPDR;}
\DoxyCodeLine{463   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMARDLAR;}
\DoxyCodeLine{464   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMATDLAR;}
\DoxyCodeLine{465   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMASR;}
\DoxyCodeLine{466   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMAOMR;}
\DoxyCodeLine{467   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMAIER;}
\DoxyCodeLine{468   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMAMFBOCR;}
\DoxyCodeLine{469   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMARSWTR;}
\DoxyCodeLine{470   uint32\_t      RESERVED10[8];}
\DoxyCodeLine{471   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACHTDR;}
\DoxyCodeLine{472   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACHRDR;}
\DoxyCodeLine{473   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACHTBAR;}
\DoxyCodeLine{474   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DMACHRBAR;}
\DoxyCodeLine{475 \} \mbox{\hyperlink{struct_e_t_h___type_def}{ETH\_TypeDef}};}
\DoxyCodeLine{476 }
\DoxyCodeLine{481 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{482 \{}
\DoxyCodeLine{483   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a17d061db586d4a5aa646b68495a8e6a4}{IMR}};    }
\DoxyCodeLine{484   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a9c5bff67bf9499933959df7eb91a1bd6}{EMR}};    }
\DoxyCodeLine{485   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_ac019d211d8c880b327a1b90a06cc0675}{RTSR}};   }
\DoxyCodeLine{486   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_aee667dc148250bbf37fdc66dc4a9874d}{FTSR}};   }
\DoxyCodeLine{487   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a5c1f538e64ee90918cd158b808f5d4de}{SWIER}};  }
\DoxyCodeLine{488   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_e_x_t_i___type_def_a133294b87dbe6a01e8d9584338abc39a}{PR}};     }
\DoxyCodeLine{489 \} \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{490 }
\DoxyCodeLine{495 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{496 \{}
\DoxyCodeLine{497   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{ACR}};      }
\DoxyCodeLine{498   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{KEYR}};     }
\DoxyCodeLine{499   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{OPTKEYR}};  }
\DoxyCodeLine{500   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{SR}};       }
\DoxyCodeLine{501   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{CR}};       }
\DoxyCodeLine{502   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a54026c3b5bc2059f1b187acb6c4817ac}{OPTCR}};    }
\DoxyCodeLine{503   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a180354afdf5ff27d04befd794c46156d}{OPTCR1}};   }
\DoxyCodeLine{504 \} \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{505 }
\DoxyCodeLine{510 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{511 \{}
\DoxyCodeLine{512   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BTCR[8];    }
\DoxyCodeLine{513 \} \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\_Bank1\_TypeDef}}; }
\DoxyCodeLine{514 }
\DoxyCodeLine{519 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{520 \{}
\DoxyCodeLine{521   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t BWTR[7];    }
\DoxyCodeLine{522 \} \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\_Bank1E\_TypeDef}};}
\DoxyCodeLine{527 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{528 \{}
\DoxyCodeLine{529   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a683944fc2dc9071838516a61211460ba}{PCR2}};       }
\DoxyCodeLine{530   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_aba13a6af1577f1ba0d2f0b4b0826fc6e}{SR2}};        }
\DoxyCodeLine{531   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a6462068f44050e8eb926fac9fe4616f1}{PMEM2}};      }
\DoxyCodeLine{532   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_af40ee5c849352ce62ce3bede53c077d8}{PATT2}};      }
\DoxyCodeLine{533   uint32\_t      \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a616ee0bf6ed744088c6b80762dd7fb88}{RESERVED0}};  }
\DoxyCodeLine{534   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a9ee22fc779c938e3f53b189e44a7dea4}{ECCR2}};      }
\DoxyCodeLine{535   uint32\_t      \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a047ae1315f859dcef7b4546cb7ad6237}{RESERVED1}};  }
\DoxyCodeLine{536   uint32\_t      \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a6ad137c907cf4b99f0457b0b35d9cf66}{RESERVED2}};  }
\DoxyCodeLine{537   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a978915d68eff7bc5534c0a9b1b39e55d}{PCR3}};       }
\DoxyCodeLine{538   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a0f9fac8999449c641995f53869f66f7c}{SR3}};        }
\DoxyCodeLine{539   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a6f713b17377ce443685592c7a07a0074}{PMEM3}};      }
\DoxyCodeLine{540   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_a538ae21bafacce1a7b5f82dbe060ae4a}{PATT3}};      }
\DoxyCodeLine{541   uint32\_t      \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_af2332ba5b55b05ede2065fe54720ab4b}{RESERVED3}};  }
\DoxyCodeLine{542   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def_ad7c5a40bbf4521adfb9458c2274077b4}{ECCR3}};      }
\DoxyCodeLine{543 \} \mbox{\hyperlink{struct_f_m_c___bank2__3___type_def}{FMC\_Bank2\_3\_TypeDef}};}
\DoxyCodeLine{544 }
\DoxyCodeLine{549 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{550 \{}
\DoxyCodeLine{551   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a8e32753b3bf53f12290a16ce3439cb57}{PCR4}};       }
\DoxyCodeLine{552   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a665493ce6898bd71fb6122f4b52ce0d7}{SR4}};        }
\DoxyCodeLine{553   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a0360a569f25a4df252938828cd39cd4e}{PMEM4}};      }
\DoxyCodeLine{554   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_aaf79bad7e7caaa40b5f830aa06f4c655}{PATT4}};      }
\DoxyCodeLine{555   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a0febbe4cf989073ee8f5ec3ae2eab093}{PIO4}};       }
\DoxyCodeLine{556 \} \mbox{\hyperlink{struct_f_m_c___bank4___type_def}{FMC\_Bank4\_TypeDef}};}
\DoxyCodeLine{557 }
\DoxyCodeLine{562 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{563 \{}
\DoxyCodeLine{564   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SDCR[2];        }
\DoxyCodeLine{565   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t SDTR[2];        }
\DoxyCodeLine{566   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ad328f49a71561cd3f159af6faf65a641}{SDCMR}};          }
\DoxyCodeLine{567   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_ac1887d031d16c1bf2c0a51ee9001f886}{SDRTR}};          }
\DoxyCodeLine{568   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def_a9f268f86cf706c2c78d8a6a9fbe9d9a3}{SDSR}};           }
\DoxyCodeLine{569 \} \mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{FMC\_Bank5\_6\_TypeDef}};}
\DoxyCodeLine{570 }
\DoxyCodeLine{575 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{576 \{}
\DoxyCodeLine{577   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{MODER}};    }
\DoxyCodeLine{578   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{OTYPER}};   }
\DoxyCodeLine{579   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{OSPEEDR}};  }
\DoxyCodeLine{580   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{PUPDR}};    }
\DoxyCodeLine{581   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{IDR}};      }
\DoxyCodeLine{582   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{ODR}};      }
\DoxyCodeLine{583   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_acd6f21e08912b484c030ca8b18e11cd6}{BSRR}};     }
\DoxyCodeLine{584   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{LCKR}};     }
\DoxyCodeLine{585   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t AFR[2];   }
\DoxyCodeLine{586 \} \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{587 }
\DoxyCodeLine{592 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{593 \{}
\DoxyCodeLine{594   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{MEMRMP}};       }
\DoxyCodeLine{595   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}{PMC}};          }
\DoxyCodeLine{596   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t EXTICR[4];    }
\DoxyCodeLine{597   uint32\_t      RESERVED[2];  }
\DoxyCodeLine{598   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}{CMPCR}};        }
\DoxyCodeLine{599 \} \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{600 }
\DoxyCodeLine{605 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{606 \{}
\DoxyCodeLine{607   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a91782f7b81475b0e3c3779273abd26aa}{CR1}};        }
\DoxyCodeLine{608   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a29eb47db03d5ad7e9b399f8895f1768c}{CR2}};        }
\DoxyCodeLine{609   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ae8269169fcbdc2ecb580208d99c2f89f}{OAR1}};       }
\DoxyCodeLine{610   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a73988a218be320999c74a641b3d6e3c1}{OAR2}};       }
\DoxyCodeLine{611   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a5c1beaa4935359da1c8f0ceb287f90be}{DR}};         }
\DoxyCodeLine{612   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a639be124227c03bb3f5fe0e7faf84995}{SR1}};        }
\DoxyCodeLine{613   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_ac509048af4b9ac67c808d584fdbc712e}{SR2}};        }
\DoxyCodeLine{614   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a4d81b61d23a54d0d1e28646c3bb9aac5}{CCR}};        }
\DoxyCodeLine{615   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a9f1a5aee4a26b2fb30e08f88586c436d}{TRISE}};      }
\DoxyCodeLine{616   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i2_c___type_def_a6b540b18ea0370e3e45f69902343320c}{FLTR}};       }
\DoxyCodeLine{617 \} \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{618 }
\DoxyCodeLine{623 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{624 \{}
\DoxyCodeLine{625   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{KR}};   }
\DoxyCodeLine{626   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{PR}};   }
\DoxyCodeLine{627   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{RLR}};  }
\DoxyCodeLine{628   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{SR}};   }
\DoxyCodeLine{629 \} \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{630 }
\DoxyCodeLine{635 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{636 \{}
\DoxyCodeLine{637   uint32\_t      RESERVED0[2];  }
\DoxyCodeLine{638   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_aa5bb98a48470eaf50559e916bce23278}{SSCR}};          }
\DoxyCodeLine{639   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_aefc3daf9db06d441115572be02bb49bd}{BPCR}};          }
\DoxyCodeLine{640   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a20602a2e34b3e4e97e07474e5ad9c22b}{AWCR}};          }
\DoxyCodeLine{641   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a7a7b8762321bdcdc8def7a6ace94a455}{TWCR}};          }
\DoxyCodeLine{642   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a154e0514cfca7449156dd5a9133631ac}{GCR}};           }
\DoxyCodeLine{643   uint32\_t      RESERVED1[2];  }
\DoxyCodeLine{644   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a502dd9d2d17025a90bdf968eb29827f2}{SRCR}};          }
\DoxyCodeLine{645   uint32\_t      RESERVED2[1];  }
\DoxyCodeLine{646   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_acf20a59c07d3e013d0207b1719b973b6}{BCCR}};          }
\DoxyCodeLine{647   uint32\_t      RESERVED3[1];  }
\DoxyCodeLine{648   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a0ab6c92574cc246707aa1371e3c5cb85}{IER}};           }
\DoxyCodeLine{649   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a2e3f3fba908b85d2fcf1eaab6b5600bf}{ISR}};           }
\DoxyCodeLine{650   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a7c7225eb9029a81f17b60cf4104eaffb}{ICR}};           }
\DoxyCodeLine{651   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a74a5f74bb4f174bbda1e2dc3cce9f536}{LIPCR}};         }
\DoxyCodeLine{652   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_af019d85ce2b876ee99d994a09de12ec3}{CPSR}};          }
\DoxyCodeLine{653   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___type_def_a6d6675f23322e241122468935ee60ed1}{CDSR}};          }
\DoxyCodeLine{654 \} \mbox{\hyperlink{struct_l_t_d_c___type_def}{LTDC\_TypeDef}};}
\DoxyCodeLine{655 }
\DoxyCodeLine{660 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{661 \{}
\DoxyCodeLine{662   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a3f9827b30a402fd3d85fe4f4b8eb49c9}{CR}};            }
\DoxyCodeLine{663   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a9c72a83598a0ee20148f01a486f54ac0}{WHPCR}};         }
\DoxyCodeLine{664   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_aa3238d4c30b3ec500b2007bc061020db}{WVPCR}};         }
\DoxyCodeLine{665   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a1037f0255519c1c6c14af5b17a4de3ca}{CKCR}};          }
\DoxyCodeLine{666   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_a401b8bbdd7d666b112a747b1a6d163ae}{PFCR}};          }
\DoxyCodeLine{667   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_af3708f47198ca52e0149584a8c382362}{CACR}};          }
\DoxyCodeLine{668   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_aaedb1dc65cb10a98f4c53f162b19bb39}{DCCR}};          }
\DoxyCodeLine{669   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ad597faecb079859e9cdb849c8cf78aec}{BFCR}};          }
\DoxyCodeLine{670   uint32\_t      RESERVED0[2];  }
\DoxyCodeLine{671   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_aa79c0c2be9b6f8e4f034d8d5fe8e9345}{CFBAR}};         }
\DoxyCodeLine{672   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ae4673c5b4a2df7b770d82e43b1806ccf}{CFBLR}};         }
\DoxyCodeLine{673   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_adbd3ad2a70d1578d630acfdb9a526320}{CFBLNR}};        }
\DoxyCodeLine{674   uint32\_t      RESERVED1[3];  }
\DoxyCodeLine{675   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_l_t_d_c___layer___type_def_ae4ce84d11912847542fcdc03ae337176}{CLUTWR}};        }
\DoxyCodeLine{676 \} \mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{LTDC\_Layer\_TypeDef}};}
\DoxyCodeLine{677 }
\DoxyCodeLine{682 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{683 \{}
\DoxyCodeLine{684   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_aeb6bcdb2b99d58b9a0ffd86deb606eac}{CR}};   }
\DoxyCodeLine{685   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_p_w_r___type_def_ae17097e69c88b6c00033d6fb84a8182b}{CSR}};  }
\DoxyCodeLine{686 \} \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{687 }
\DoxyCodeLine{692 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{693 \{}
\DoxyCodeLine{694   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_abcb9ff48b9afb990283fefad0554b5b3}{CR}};            }
\DoxyCodeLine{695   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a2a7ccb4e23cb05a574f243f6278b7b26}{PLLCFGR}};       }
\DoxyCodeLine{696   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a0721b1b729c313211126709559fad371}{CFGR}};          }
\DoxyCodeLine{697   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aeadf3a69dd5795db4638f71938704ff0}{CIR}};           }
\DoxyCodeLine{698   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad6abf71a348744aa3f2b7e8b214c1ca4}{AHB1RSTR}};      }
\DoxyCodeLine{699   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a343e0230ded55920ff2a04fbde0e5bcd}{AHB2RSTR}};      }
\DoxyCodeLine{700   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a39a90d838fbd0b8515f03e4a1be6374f}{AHB3RSTR}};      }
\DoxyCodeLine{701   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a646631532167f3386763a2d10a881a04}{RESERVED0}};     }
\DoxyCodeLine{702   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a600f4d6d592f43edb2fc653c5cba023a}{APB1RSTR}};      }
\DoxyCodeLine{703   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a4491ab20a44b70bf7abd247791676a59}{APB2RSTR}};      }
\DoxyCodeLine{704   uint32\_t      RESERVED1[2];  }
\DoxyCodeLine{705   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af58a7ad868f07f8759eac3e31b6fa79e}{AHB1ENR}};       }
\DoxyCodeLine{706   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_af326cb98c318fc08894a8dd79c2c675f}{AHB2ENR}};       }
\DoxyCodeLine{707   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ad4ea7be562b42e2ae1a84db44121195d}{AHB3ENR}};       }
\DoxyCodeLine{708   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a94cb7e7b923ebacab99c967d0f808235}{RESERVED2}};     }
\DoxyCodeLine{709   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_aec7622ba90341c9faf843d9ee54a759f}{APB1ENR}};       }
\DoxyCodeLine{710   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a619b4c22f630a269dfd0c331f90f6868}{APB2ENR}};       }
\DoxyCodeLine{711   uint32\_t      RESERVED3[2];  }
\DoxyCodeLine{712   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a89d6c21f02196b7f59bcc30c1061dd87}{AHB1LPENR}};     }
\DoxyCodeLine{713   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a1de344446cba3f4dd15c56fbe20eb0dd}{AHB2LPENR}};     }
\DoxyCodeLine{714   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a95edda857c3725bfb410d3a4707edfd8}{AHB3LPENR}};     }
\DoxyCodeLine{715   uint32\_t      \mbox{\hyperlink{struct_r_c_c___type_def_a0f009e4bd1777ac1b86ca27e23361a0e}{RESERVED4}};     }
\DoxyCodeLine{716   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a5c8e710c40b642dcbf296201a7ecb2da}{APB1LPENR}};     }
\DoxyCodeLine{717   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7e46c65220f00a6858a5b35b74a37b51}{APB2LPENR}};     }
\DoxyCodeLine{718   uint32\_t      RESERVED5[2];  }
\DoxyCodeLine{719   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a05be375db50e8c9dd24fb3bcf42d7cf1}{BDCR}};          }
\DoxyCodeLine{720   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a7e913b8bf59d4351e1f3d19387bd05b9}{CSR}};           }
\DoxyCodeLine{721   uint32\_t      RESERVED6[2];  }
\DoxyCodeLine{722   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a52270ad1423c68cd536f62657bb669f5}{SSCGR}};         }
\DoxyCodeLine{723   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ac3beb02dccd9131d6ce55bb29c5fa69f}{PLLI2SCFGR}};    }
\DoxyCodeLine{724   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_ac4b6f819b8e4f7981b998bd75dafcbce}{PLLSAICFGR}};    }
\DoxyCodeLine{725   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_c_c___type_def_a877ad70fcd4a215bc8f9bb31fdc8d3d1}{DCKCFGR}};       }
\DoxyCodeLine{726 \} \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{727 }
\DoxyCodeLine{732 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{733 \{}
\DoxyCodeLine{734   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{TR}};      }
\DoxyCodeLine{735   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{DR}};      }
\DoxyCodeLine{736   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{CR}};      }
\DoxyCodeLine{737   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5a7b104d80b48b5708b50cdc487d6a78}{ISR}};     }
\DoxyCodeLine{738   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{PRER}};    }
\DoxyCodeLine{739   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{WUTR}};    }
\DoxyCodeLine{740   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a2403d29b2bfffb734ebef6642c0d2724}{CALIBR}};  }
\DoxyCodeLine{741   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{ALRMAR}};  }
\DoxyCodeLine{742   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{ALRMBR}};  }
\DoxyCodeLine{743   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{WPR}};     }
\DoxyCodeLine{744   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{SSR}};     }
\DoxyCodeLine{745   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{SHIFTR}};  }
\DoxyCodeLine{746   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{TSTR}};    }
\DoxyCodeLine{747   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{TSDR}};    }
\DoxyCodeLine{748   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{TSSSR}};   }
\DoxyCodeLine{749   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{CALR}};    }
\DoxyCodeLine{750   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a498ecce9715c916dd09134fddd0072c0}{TAFCR}};   }
\DoxyCodeLine{751   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{ALRMASSR}};}
\DoxyCodeLine{752   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{ALRMBSSR}};}
\DoxyCodeLine{753   uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a09936292ef8d82974b55a03a1080534e}{RESERVED7}};    }
\DoxyCodeLine{754   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ab32c76ca1f3bd0f0f46d42c2dfa74524}{BKP0R}};   }
\DoxyCodeLine{755   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5439bfca3708c6b8be6a74626f06111f}{BKP1R}};   }
\DoxyCodeLine{756   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_aa845c401b24d2ef1049f489f26d35626}{BKP2R}};   }
\DoxyCodeLine{757   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_ac3802c3b17482a0667fb34ddd1863434}{BKP3R}};   }
\DoxyCodeLine{758   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6131b2f2896c122cf223206e4cfd2bd0}{BKP4R}};   }
\DoxyCodeLine{759   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a0f3a33de81247ec5729e400a1261f917}{BKP5R}};   }
\DoxyCodeLine{760   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a766e2071c5826e3a299ae1cd5bbf06f7}{BKP6R}};   }
\DoxyCodeLine{761   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a9934af6ae6b3f5660204d48ceb2f3192}{BKP7R}};   }
\DoxyCodeLine{762   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a0e7fca11f1c953270ee0ee6028860add}{BKP8R}};   }
\DoxyCodeLine{763   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_abadf1ac26350bf00575428be6a05708b}{BKP9R}};   }
\DoxyCodeLine{764   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a5feba3d5adae3f234b3d172459163c5a}{BKP10R}};  }
\DoxyCodeLine{765   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a8fef38e1e122778601e18f5b757c037a}{BKP11R}};  }
\DoxyCodeLine{766   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a6606b5d249f923aa15ab74b382cbaf7e}{BKP12R}};  }
\DoxyCodeLine{767   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a138903d4681455a660dccbaf3409263d}{BKP13R}};  }
\DoxyCodeLine{768   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_adaae50f5c3213014fb9818eaee389676}{BKP14R}};  }
\DoxyCodeLine{769   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a797f43f9cc1858baebd1799be288dff6}{BKP15R}};  }
\DoxyCodeLine{770   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a181ad73082bde7d74010aac16bd373fc}{BKP16R}};  }
\DoxyCodeLine{771   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a90a305a8e00b357f28daef5041e5a8b1}{BKP17R}};  }
\DoxyCodeLine{772   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a171288f82cab2623832de779fb435d74}{BKP18R}};  }
\DoxyCodeLine{773   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_t_c___type_def_a993f54e8feff9254f795dfd3e000fc55}{BKP19R}};  }
\DoxyCodeLine{774 \} \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{775 }
\DoxyCodeLine{780 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{781 \{}
\DoxyCodeLine{782   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___type_def_ada6999b49bbe697c1dd5fdabc9bad7f4}{GCR}};      }
\DoxyCodeLine{783 \} \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\_TypeDef}};}
\DoxyCodeLine{784 }
\DoxyCodeLine{785 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{786 \{}
\DoxyCodeLine{787   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a8935f3f22c733c1cb5a05cecf3cfa38c}{CR1}};      }
\DoxyCodeLine{788   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad9976416e6199c8c1f7bcdabe20e4bd2}{CR2}};      }
\DoxyCodeLine{789   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a56001d4b130f392c99dde9a06379af96}{FRCR}};     }
\DoxyCodeLine{790   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_aaef957d89b76c3fa2c09ff61ee0db11d}{SLOTR}};    }
\DoxyCodeLine{791   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_aefcc864961c2bb0465e2ced3bd8b4a14}{IMR}};      }
\DoxyCodeLine{792   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_ad1505a32bdca9a2f8da708c7372cdafc}{SR}};       }
\DoxyCodeLine{793   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a52dffdfbe572129cc142023f3daeeffe}{CLRFR}};    }
\DoxyCodeLine{794   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_a_i___block___type_def_a9217ce4fb1e7e16dc0ead8523a6c045a}{DR}};       }
\DoxyCodeLine{795 \} \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\_Block\_TypeDef}};}
\DoxyCodeLine{796 }
\DoxyCodeLine{801 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{802 \{}
\DoxyCodeLine{803   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a7c156bc55f6d970a846a459d57a9e940}{POWER}};                 }
\DoxyCodeLine{804   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_aeb1e30ce2038628e45264f75e5e926bb}{CLKCR}};                 }
\DoxyCodeLine{805   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a3e24392875e98cd09043e54a0990ab7a}{ARG}};                   }
\DoxyCodeLine{806   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_abbbdc3174e12dab21123d746d65f345d}{CMD}};                   }
\DoxyCodeLine{807   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_ad0076eec3f30c0279c193da7173af543}{RESPCMD}};        }
\DoxyCodeLine{808   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a53f4c92d9a06bfee520718c82f0027b1}{RESP1}};          }
\DoxyCodeLine{809   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_af06e60089c11f9402d69a56aa828edda}{RESP2}};          }
\DoxyCodeLine{810   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a51c8a77f72757a2c17d38b61ff13f356}{RESP3}};          }
\DoxyCodeLine{811   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a2c4c03d0ead9405bf5b3b3224b36e639}{RESP4}};          }
\DoxyCodeLine{812   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a5af1984c7c00890598ca74fc85449f9f}{DTIMER}};                }
\DoxyCodeLine{813   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_aa98ab507ed05468ca4baccd1731231cd}{DLEN}};                  }
\DoxyCodeLine{814   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a801519a7af801ad43b88007bf4e2e906}{DCTRL}};                 }
\DoxyCodeLine{815   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a9055054e38631b8834a95730a2b1b1b9}{DCOUNT}};         }
\DoxyCodeLine{816   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a48171dbf6fb65eba02b912209ef29cce}{STA}};            }
\DoxyCodeLine{817   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_ae3c052b85cc438d2b3069f99620e5139}{ICR}};                   }
\DoxyCodeLine{818   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_a9a08e405ab985c60ff9031025ab37d31}{MASK}};                  }
\DoxyCodeLine{819   uint32\_t      RESERVED0[2];          }
\DoxyCodeLine{820   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \textcolor{keyword}{const} uint32\_t  \mbox{\hyperlink{struct_s_d_i_o___type_def_a463869ee8a7e62724f284e42d26aff7f}{FIFOCNT}};        }
\DoxyCodeLine{821   uint32\_t      RESERVED1[13];         }
\DoxyCodeLine{822   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_d_i_o___type_def_ab4757027388ea3a0a6f114d7de2ed4cf}{FIFO}};                  }
\DoxyCodeLine{823 \} \mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\_TypeDef}};}
\DoxyCodeLine{824 }
\DoxyCodeLine{829 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{830 \{}
\DoxyCodeLine{831   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a6ecd5cb63b85c381bd67dc90dd4f573a}{CR1}};        }
\DoxyCodeLine{832   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a38cb89a872e456e6ecd29b6c71d85600}{CR2}};        }
\DoxyCodeLine{833   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a33f3dd6a505d06fe6c466b63be451891}{SR}};         }
\DoxyCodeLine{834   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a02ef206dd5bb270e1f17fedd71284422}{DR}};         }
\DoxyCodeLine{835   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a609d2a279b1927846a991deb9d0dc0b0}{CRCPR}};      }
\DoxyCodeLine{836   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a60f1f0e77c52e89cfd738999bee5c9d0}{RXCRCR}};     }
\DoxyCodeLine{837   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a0b5a7f6383eb478bbcc22a36c5e95ae6}{TXCRCR}};     }
\DoxyCodeLine{838   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_a4a1547c0ed26f31108910c35d2876b83}{I2SCFGR}};    }
\DoxyCodeLine{839   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_s_p_i___type_def_aff2f386a2566c722f7962377b495f1a2}{I2SPR}};      }
\DoxyCodeLine{840 \} \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{841 }
\DoxyCodeLine{842 }
\DoxyCodeLine{847 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{848 \{}
\DoxyCodeLine{849   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a9dafc8b03e8497203a8bb395db865328}{CR1}};         }
\DoxyCodeLine{850   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6b1ae85138ed91686bf63699c61ef835}{CR2}};         }
\DoxyCodeLine{851   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a67d30593bcb68b98186ebe5bc8dc34b1}{SMCR}};        }
\DoxyCodeLine{852   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a22a33c78ca5bec0e3e8559164a82b8ef}{DIER}};        }
\DoxyCodeLine{853   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_acedfc978c879835c05ef1788ad26b2ff}{SR}};          }
\DoxyCodeLine{854   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a04248d87f48303fd2267810104a7878d}{EGR}};         }
\DoxyCodeLine{855   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a0f2291e7efdf3222689ef13e9be2ea4a}{CCMR1}};       }
\DoxyCodeLine{856   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_aa8129ca70a2232c91c8cfcaf375249f6}{CCMR2}};       }
\DoxyCodeLine{857   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad7271cc1eec9ef16e4ee5401626c0b3b}{CCER}};        }
\DoxyCodeLine{858   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6fdd2a7fb88d28670b472aaac0d9d262}{CNT}};         }
\DoxyCodeLine{859   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad03c852f58077a11e75f8af42fa6d921}{PSC}};         }
\DoxyCodeLine{860   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a6a42766a6ca3c7fe10a810ebd6b9d627}{ARR}};         }
\DoxyCodeLine{861   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ad432e2a315abf68e6c295fb4ebc37534}{RCR}};         }
\DoxyCodeLine{862   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a0dd9c06729a5eb6179c6d0d60faca7ed}{CCR1}};        }
\DoxyCodeLine{863   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a4d1171e9a61538424b8ef1f2571986d0}{CCR2}};        }
\DoxyCodeLine{864   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_ac83441bfb8d0287080dcbd945a272a74}{CCR3}};        }
\DoxyCodeLine{865   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a5ba381c3f312fdf5e0b4119641b3b0aa}{CCR4}};        }
\DoxyCodeLine{866   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a137d3523b60951eca1e4130257b2b23d}{BDTR}};        }
\DoxyCodeLine{867   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_a7efe9ea8067044cac449ada756ebc2d1}{DCR}};         }
\DoxyCodeLine{868   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_afb7114ac49dba07ba5d250c507dbf23d}{DMAR}};        }
\DoxyCodeLine{869   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_t_i_m___type_def_acb0e8a4efa46dac4a2fb1aa3d45924fd}{OR}};          }
\DoxyCodeLine{870 \} \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{871 }
\DoxyCodeLine{876 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{877 \{}
\DoxyCodeLine{878   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a706005f59139b9ff8ee5755677e12bc7}{SR}};         }
\DoxyCodeLine{879   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a1db25b74d47af33dc4f4fe2177fc5da0}{DR}};         }
\DoxyCodeLine{880   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6ef06ba9d8dc2dc2a0855766369fa7c9}{BRR}};        }
\DoxyCodeLine{881   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a6d7dcd3972a162627bc3470cbf992ec4}{CR1}};        }
\DoxyCodeLine{882   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa7ede2de6204c3fc4bd9fb328801c99a}{CR2}};        }
\DoxyCodeLine{883   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af2991da9a4e1539530cd6b7b327199cc}{CR3}};        }
\DoxyCodeLine{884   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ae23acff49b4ff96fd29093e80fc7d72e}{GTPR}};       }
\DoxyCodeLine{885 \} \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{886 }
\DoxyCodeLine{891 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{892 \{}
\DoxyCodeLine{893   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_a4caf530d45f7428c9700d9c0057135f8}{CR}};   }
\DoxyCodeLine{894   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_adcd6a7e5d75022e46ce60291f4b8544c}{CFR}};  }
\DoxyCodeLine{895   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_w_w_d_g___type_def_a15655cda4854cc794db1f27b3c0bba38}{SR}};   }
\DoxyCodeLine{896 \} \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{897 }
\DoxyCodeLine{902 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{903 \{}
\DoxyCodeLine{904   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_ab422a7aeea33d29d0f8b841bb461e3a8}{CR}};  }
\DoxyCodeLine{905   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_a4e4c38cd6a078fea5f9fa5e31bc0d326}{SR}};  }
\DoxyCodeLine{906   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_r_n_g___type_def_a89f3352fb11cca430aaecc0c9b49c6d3}{DR}};  }
\DoxyCodeLine{907 \} \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{908 }
\DoxyCodeLine{912 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{913 \{}
\DoxyCodeLine{914   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a44d3a8825526e6f362da26bbdfb9c71d}{GOTGCTL}};              }
\DoxyCodeLine{915   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a09055525656d2be5adce9471c2590c49}{GOTGINT}};              }
\DoxyCodeLine{916   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a212059dc4a38136fee7fb358fc74c0d0}{GAHBCFG}};              }
\DoxyCodeLine{917   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a2094f12e3e4d4e6cc45047dedbfd0acd}{GUSBCFG}};              }
\DoxyCodeLine{918   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a75148d8257eaeec482aa99f8b4a8b0fb}{GRSTCTL}};              }
\DoxyCodeLine{919   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0c0a00511f6c07b8609b54adb14319da}{GINTSTS}};              }
\DoxyCodeLine{920   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a42668fa352b82eb13164a99664956271}{GINTMSK}};              }
\DoxyCodeLine{921   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a77b651a1120fc5fb647eaccac6f002c6}{GRXSTSR}};              }
\DoxyCodeLine{922   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a060364111cf507dfab9bb6503477983a}{GRXSTSP}};              }
\DoxyCodeLine{923   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ade50afc41de620913eaf1bc66d93cd3a}{GRXFSIZ}};              }
\DoxyCodeLine{924   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aa68d26991ddeec06897297c110c11503}{DIEPTXF0\_HNPTXFSIZ}};   }
\DoxyCodeLine{925   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a99c998f37e7a88a26f22defb10a1e83a}{HNPTXSTS}};             }
\DoxyCodeLine{926   uint32\_t Reserved30[2];             }
\DoxyCodeLine{927   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9f94762e8ec6d3984e2da3f48bae8a7b}{GCCFG}};                }
\DoxyCodeLine{928   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a5c67046606b7e64fb03c4ac550156156}{CID}};                  }
\DoxyCodeLine{929   uint32\_t  Reserved40[48];           }
\DoxyCodeLine{930   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ad50445f076f99e6b3d0cfb2643f40fac}{HPTXFSIZ}};             }
\DoxyCodeLine{931   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t DIEPTXF[0x0F];        }
\DoxyCodeLine{932 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\_OTG\_GlobalTypeDef}};}
\DoxyCodeLine{933 }
\DoxyCodeLine{937 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{938 \{}
\DoxyCodeLine{939   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a9dac417f09f6a2d9a4b3110aa99b53}{DCFG}};            }
\DoxyCodeLine{940   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a091e9adaacbe0860ac18eb3792e2e3bb}{DCTL}};            }
\DoxyCodeLine{941   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a203b4c02e7f98d9be696b84f2f118263}{DSTS}};            }
\DoxyCodeLine{942   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a954d7e94f74e00af915feadd074eb98e}{Reserved0C}};           }
\DoxyCodeLine{943   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a98f214f983aa10b4a7adbddcfe086bf6}{DIEPMSK}};         }
\DoxyCodeLine{944   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae446389c3fb6d62537abe36a0d7e564f}{DOEPMSK}};         }
\DoxyCodeLine{945   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5d28aaa3ea2e4e2246f9ba7025c6a8e7}{DAINT}};           }
\DoxyCodeLine{946   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a26dc7ee19b8bd8c82378575cfddface4}{DAINTMSK}};        }
\DoxyCodeLine{947   uint32\_t  \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a3f2fce7767f4fcea1912046f26ebcc72}{Reserved20}};          }
\DoxyCodeLine{948   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a7d7b3f7c72c92856e77d149c43200709}{Reserved9}};            }
\DoxyCodeLine{949   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a033ac90bbc8ed2442100b2836344ef4e}{DVBUSDIS}};        }
\DoxyCodeLine{950   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a81acf064ede336d1e0e1e9a6264f3f2b}{DVBUSPULSE}};      }
\DoxyCodeLine{951   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_af0a7a07413a095432031eddc900031cd}{DTHRCTL}};         }
\DoxyCodeLine{952   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a6dca86482073d69a44c8e0e3a5efe068}{DIEPEMPMSK}};      }
\DoxyCodeLine{953   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a881208a5819f6a8bfb1f16a2d7cd05a1}{DEACHINT}};        }
\DoxyCodeLine{954   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab10e5be5517065dccac3d098cc1b9894}{DEACHMSK}};        }
\DoxyCodeLine{955   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4356045c881b1f037c3016473e580679}{Reserved40}};           }
\DoxyCodeLine{956   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a6dccbd3d18fe0e4e552aefc9f6f469fa}{DINEP1MSK}};       }
\DoxyCodeLine{957   uint32\_t  Reserved44[15];      }
\DoxyCodeLine{958   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aabe0c08efd8c18aa1f85e4a38a3d2469}{DOUTEP1MSK}};      }
\DoxyCodeLine{959 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\_OTG\_DeviceTypeDef}};}
\DoxyCodeLine{960 }
\DoxyCodeLine{964 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{965 \{}
\DoxyCodeLine{966   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a7ae9a62fb2acdc8981930ceb8ba5f100}{DIEPCTL}};           }
\DoxyCodeLine{967   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_ab40b947e437eea142bb6682282b073d6}{Reserved04}};             }
\DoxyCodeLine{968   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_af66b4da67fb3732d6fd4f98dd0e9f824}{DIEPINT}};           }
\DoxyCodeLine{969   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a30c3ab77aa3174965375dfe1a01bdddb}{Reserved0C}};             }
\DoxyCodeLine{970   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_aeda9700dcd52e252d7809cabed971bab}{DIEPTSIZ}};          }
\DoxyCodeLine{971   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a8a7731263a0403b02e369ca387dce8e0}{DIEPDMA}};           }
\DoxyCodeLine{972   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a2343fef0358d8713918d26eb93f1fa8b}{DTXFSTS}};           }
\DoxyCodeLine{973   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a525d6997cba563967fd7ea22898ed4f6}{Reserved18}};             }
\DoxyCodeLine{974 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\_OTG\_INEndpointTypeDef}};}
\DoxyCodeLine{975 }
\DoxyCodeLine{979 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{980 \{}
\DoxyCodeLine{981   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a86a62895d4b90531c30f5a48f404ddea}{DOEPCTL}};       }
\DoxyCodeLine{982   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a76533e00218c269a8064cf68c3daf7e9}{Reserved04}};         }
\DoxyCodeLine{983   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a0b8b826828cba51585aabe9b73074d07}{DOEPINT}};       }
\DoxyCodeLine{984   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1d7bc9b546c4dd8ce2fe792945cf7a9d}{Reserved0C}};         }
\DoxyCodeLine{985   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a5e4876bb58a4a01eacf675b69f36df26}{DOEPTSIZ}};      }
\DoxyCodeLine{986   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a189d59fa4e34c96ce7eb25c0afd50cd7}{DOEPDMA}};       }
\DoxyCodeLine{987   uint32\_t Reserved18[2];      }
\DoxyCodeLine{988 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\_OTG\_OUTEndpointTypeDef}};}
\DoxyCodeLine{989 }
\DoxyCodeLine{993 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }}
\DoxyCodeLine{994 \{}
\DoxyCodeLine{995   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_ab44a72e139c005445aac54e866f7750f}{HCFG}};             }
\DoxyCodeLine{996   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a509fd299e7540892623954ea4dc1313c}{HFIR}};             }
\DoxyCodeLine{997   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_ab4f17f7ef96cf4933e30b1950925c613}{HFNUM}};            }
\DoxyCodeLine{998   uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0d4a262443e6d12c065adcafabf787ee}{Reserved40C}};           }
\DoxyCodeLine{999   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af095d2e3da9e07f63ed7da99276eaaca}{HPTXSTS}};          }
\DoxyCodeLine{1000   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af3c15285d6f2efdf4890ea5b27258aca}{HAINT}};            }
\DoxyCodeLine{1001   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa4ec75921a9699f77ee14f377e1b86dc}{HAINTMSK}};         }
\DoxyCodeLine{1002 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\_OTG\_HostTypeDef}};}
\DoxyCodeLine{1003 }
\DoxyCodeLine{1007 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1008 \{}
\DoxyCodeLine{1009   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a6f1e046a654010fb0da5eec942fb9a8d}{HCCHAR}};           }
\DoxyCodeLine{1010   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a23b3abb27cf5acff0edc709c90e2e5cb}{HCSPLT}};           }
\DoxyCodeLine{1011   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a6735bbd8fbc28f897f1b44df95f52873}{HCINT}};            }
\DoxyCodeLine{1012   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a8edfae19390d323525449d2444e93984}{HCINTMSK}};         }
\DoxyCodeLine{1013   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a14cb8c8dbbafdef182c82c0493ca48ab}{HCTSIZ}};           }
\DoxyCodeLine{1014   \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a4204a2dcbc14fb11d371fc45b9f3170f}{HCDMA}};            }
\DoxyCodeLine{1015   uint32\_t Reserved[2];           }
\DoxyCodeLine{1016 \} \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\_OTG\_HostChannelTypeDef}};}
\DoxyCodeLine{1017 }
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define FLASH\_BASE            0x08000000UL }}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#define CCMDATARAM\_BASE       0x10000000UL }}
\DoxyCodeLine{1027 \textcolor{preprocessor}{\#define SRAM1\_BASE            0x20000000UL }}
\DoxyCodeLine{1028 \textcolor{preprocessor}{\#define SRAM2\_BASE            0x2001C000UL }}
\DoxyCodeLine{1029 \textcolor{preprocessor}{\#define SRAM3\_BASE            0x20020000UL }}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#define PERIPH\_BASE           0x40000000UL }}
\DoxyCodeLine{1031 \textcolor{preprocessor}{\#define BKPSRAM\_BASE          0x40024000UL }}
\DoxyCodeLine{1032 \textcolor{preprocessor}{\#define FMC\_R\_BASE            0xA0000000UL }}
\DoxyCodeLine{1033 \textcolor{preprocessor}{\#define SRAM1\_BB\_BASE         0x22000000UL }}
\DoxyCodeLine{1034 \textcolor{preprocessor}{\#define SRAM2\_BB\_BASE         0x22380000UL }}
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#define SRAM3\_BB\_BASE         0x22400000UL }}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define PERIPH\_BB\_BASE        0x42000000UL }}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define BKPSRAM\_BB\_BASE       0x42480000UL }}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#define FLASH\_END             0x081FFFFFUL }}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define FLASH\_OTP\_BASE        0x1FFF7800UL }}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define FLASH\_OTP\_END         0x1FFF7A0FUL }}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#define CCMDATARAM\_END        0x1000FFFFUL }}
\DoxyCodeLine{1043 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define SRAM\_BASE             SRAM1\_BASE}}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define SRAM\_BB\_BASE          SRAM1\_BB\_BASE}}
\DoxyCodeLine{1046 }
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define APB1PERIPH\_BASE       PERIPH\_BASE}}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#define APB2PERIPH\_BASE       (PERIPH\_BASE + 0x00010000UL)}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define AHB1PERIPH\_BASE       (PERIPH\_BASE + 0x00020000UL)}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define AHB2PERIPH\_BASE       (PERIPH\_BASE + 0x10000000UL)}}
\DoxyCodeLine{1052 }
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define TIM2\_BASE             (APB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define TIM3\_BASE             (APB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define TIM4\_BASE             (APB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define TIM5\_BASE             (APB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define TIM6\_BASE             (APB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1059 \textcolor{preprocessor}{\#define TIM7\_BASE             (APB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{1060 \textcolor{preprocessor}{\#define TIM12\_BASE            (APB1PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define TIM13\_BASE            (APB1PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define TIM14\_BASE            (APB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{1063 \textcolor{preprocessor}{\#define RTC\_BASE              (APB1PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{1064 \textcolor{preprocessor}{\#define WWDG\_BASE             (APB1PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define IWDG\_BASE             (APB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define I2S2ext\_BASE          (APB1PERIPH\_BASE + 0x3400UL)}}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#define SPI2\_BASE             (APB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define SPI3\_BASE             (APB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define I2S3ext\_BASE          (APB1PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define USART2\_BASE           (APB1PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define USART3\_BASE           (APB1PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define UART4\_BASE            (APB1PERIPH\_BASE + 0x4C00UL)}}
\DoxyCodeLine{1073 \textcolor{preprocessor}{\#define UART5\_BASE            (APB1PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define I2C1\_BASE             (APB1PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#define I2C2\_BASE             (APB1PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#define I2C3\_BASE             (APB1PERIPH\_BASE + 0x5C00UL)}}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define CAN1\_BASE             (APB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#define CAN2\_BASE             (APB1PERIPH\_BASE + 0x6800UL)}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define PWR\_BASE              (APB1PERIPH\_BASE + 0x7000UL)}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#define DAC\_BASE              (APB1PERIPH\_BASE + 0x7400UL)}}
\DoxyCodeLine{1081 \textcolor{preprocessor}{\#define UART7\_BASE            (APB1PERIPH\_BASE + 0x7800UL)}}
\DoxyCodeLine{1082 \textcolor{preprocessor}{\#define UART8\_BASE            (APB1PERIPH\_BASE + 0x7C00UL)}}
\DoxyCodeLine{1083 }
\DoxyCodeLine{1085 \textcolor{preprocessor}{\#define TIM1\_BASE             (APB2PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{1086 \textcolor{preprocessor}{\#define TIM8\_BASE             (APB2PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1087 \textcolor{preprocessor}{\#define USART1\_BASE           (APB2PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#define USART6\_BASE           (APB2PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define ADC1\_BASE             (APB2PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#define ADC2\_BASE             (APB2PERIPH\_BASE + 0x2100UL)}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define ADC3\_BASE             (APB2PERIPH\_BASE + 0x2200UL)}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#define ADC123\_COMMON\_BASE    (APB2PERIPH\_BASE + 0x2300UL)}}
\DoxyCodeLine{1093 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{1094 \textcolor{preprocessor}{\#define ADC\_BASE               ADC123\_COMMON\_BASE}}
\DoxyCodeLine{1095 \textcolor{preprocessor}{\#define SDIO\_BASE             (APB2PERIPH\_BASE + 0x2C00UL)}}
\DoxyCodeLine{1096 \textcolor{preprocessor}{\#define SPI1\_BASE             (APB2PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{1097 \textcolor{preprocessor}{\#define SPI4\_BASE             (APB2PERIPH\_BASE + 0x3400UL)}}
\DoxyCodeLine{1098 \textcolor{preprocessor}{\#define SYSCFG\_BASE           (APB2PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{1099 \textcolor{preprocessor}{\#define EXTI\_BASE             (APB2PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#define TIM9\_BASE             (APB2PERIPH\_BASE + 0x4000UL)}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define TIM10\_BASE            (APB2PERIPH\_BASE + 0x4400UL)}}
\DoxyCodeLine{1102 \textcolor{preprocessor}{\#define TIM11\_BASE            (APB2PERIPH\_BASE + 0x4800UL)}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define SPI5\_BASE             (APB2PERIPH\_BASE + 0x5000UL)}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#define SPI6\_BASE             (APB2PERIPH\_BASE + 0x5400UL)}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define SAI1\_BASE             (APB2PERIPH\_BASE + 0x5800UL)}}
\DoxyCodeLine{1106 \textcolor{preprocessor}{\#define SAI1\_Block\_A\_BASE     (SAI1\_BASE + 0x004UL)}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define SAI1\_Block\_B\_BASE     (SAI1\_BASE + 0x024UL)}}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#define LTDC\_BASE             (APB2PERIPH\_BASE + 0x6800UL)}}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define LTDC\_Layer1\_BASE      (LTDC\_BASE + 0x84UL)}}
\DoxyCodeLine{1110 \textcolor{preprocessor}{\#define LTDC\_Layer2\_BASE      (LTDC\_BASE + 0x104UL)}}
\DoxyCodeLine{1111 }
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#define GPIOA\_BASE            (AHB1PERIPH\_BASE + 0x0000UL)}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define GPIOB\_BASE            (AHB1PERIPH\_BASE + 0x0400UL)}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#define GPIOC\_BASE            (AHB1PERIPH\_BASE + 0x0800UL)}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define GPIOD\_BASE            (AHB1PERIPH\_BASE + 0x0C00UL)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#define GPIOE\_BASE            (AHB1PERIPH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1118 \textcolor{preprocessor}{\#define GPIOF\_BASE            (AHB1PERIPH\_BASE + 0x1400UL)}}
\DoxyCodeLine{1119 \textcolor{preprocessor}{\#define GPIOG\_BASE            (AHB1PERIPH\_BASE + 0x1800UL)}}
\DoxyCodeLine{1120 \textcolor{preprocessor}{\#define GPIOH\_BASE            (AHB1PERIPH\_BASE + 0x1C00UL)}}
\DoxyCodeLine{1121 \textcolor{preprocessor}{\#define GPIOI\_BASE            (AHB1PERIPH\_BASE + 0x2000UL)}}
\DoxyCodeLine{1122 \textcolor{preprocessor}{\#define GPIOJ\_BASE            (AHB1PERIPH\_BASE + 0x2400UL)}}
\DoxyCodeLine{1123 \textcolor{preprocessor}{\#define GPIOK\_BASE            (AHB1PERIPH\_BASE + 0x2800UL)}}
\DoxyCodeLine{1124 \textcolor{preprocessor}{\#define CRC\_BASE              (AHB1PERIPH\_BASE + 0x3000UL)}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#define RCC\_BASE              (AHB1PERIPH\_BASE + 0x3800UL)}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define FLASH\_R\_BASE          (AHB1PERIPH\_BASE + 0x3C00UL)}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define DMA1\_BASE             (AHB1PERIPH\_BASE + 0x6000UL)}}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define DMA1\_Stream0\_BASE     (DMA1\_BASE + 0x010UL)}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define DMA1\_Stream1\_BASE     (DMA1\_BASE + 0x028UL)}}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define DMA1\_Stream2\_BASE     (DMA1\_BASE + 0x040UL)}}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define DMA1\_Stream3\_BASE     (DMA1\_BASE + 0x058UL)}}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#define DMA1\_Stream4\_BASE     (DMA1\_BASE + 0x070UL)}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define DMA1\_Stream5\_BASE     (DMA1\_BASE + 0x088UL)}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define DMA1\_Stream6\_BASE     (DMA1\_BASE + 0x0A0UL)}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#define DMA1\_Stream7\_BASE     (DMA1\_BASE + 0x0B8UL)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define DMA2\_BASE             (AHB1PERIPH\_BASE + 0x6400UL)}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define DMA2\_Stream0\_BASE     (DMA2\_BASE + 0x010UL)}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define DMA2\_Stream1\_BASE     (DMA2\_BASE + 0x028UL)}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define DMA2\_Stream2\_BASE     (DMA2\_BASE + 0x040UL)}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define DMA2\_Stream3\_BASE     (DMA2\_BASE + 0x058UL)}}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define DMA2\_Stream4\_BASE     (DMA2\_BASE + 0x070UL)}}
\DoxyCodeLine{1142 \textcolor{preprocessor}{\#define DMA2\_Stream5\_BASE     (DMA2\_BASE + 0x088UL)}}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define DMA2\_Stream6\_BASE     (DMA2\_BASE + 0x0A0UL)}}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define DMA2\_Stream7\_BASE     (DMA2\_BASE + 0x0B8UL)}}
\DoxyCodeLine{1145 \textcolor{preprocessor}{\#define ETH\_BASE              (AHB1PERIPH\_BASE + 0x8000UL)}}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define ETH\_MAC\_BASE          (ETH\_BASE)}}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define ETH\_MMC\_BASE          (ETH\_BASE + 0x0100UL)}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#define ETH\_PTP\_BASE          (ETH\_BASE + 0x0700UL)}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define ETH\_DMA\_BASE          (ETH\_BASE + 0x1000UL)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define DMA2D\_BASE            (AHB1PERIPH\_BASE + 0xB000UL)}}
\DoxyCodeLine{1151 }
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define DCMI\_BASE             (AHB2PERIPH\_BASE + 0x50000UL)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define RNG\_BASE              (AHB2PERIPH\_BASE + 0x60800UL)}}
\DoxyCodeLine{1155 }
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define FMC\_Bank1\_R\_BASE      (FMC\_R\_BASE + 0x0000UL)}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define FMC\_Bank1E\_R\_BASE     (FMC\_R\_BASE + 0x0104UL)}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define FMC\_Bank2\_3\_R\_BASE    (FMC\_R\_BASE + 0x0060UL)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define FMC\_Bank4\_R\_BASE      (FMC\_R\_BASE + 0x00A0UL)}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define FMC\_Bank5\_6\_R\_BASE    (FMC\_R\_BASE + 0x0140UL)}}
\DoxyCodeLine{1162 }
\DoxyCodeLine{1163 }
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define DBGMCU\_BASE           0xE0042000UL}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#define USB\_OTG\_HS\_PERIPH\_BASE               0x40040000UL}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_PERIPH\_BASE               0x50000000UL}}
\DoxyCodeLine{1169 }
\DoxyCodeLine{1170 \textcolor{preprocessor}{\#define USB\_OTG\_GLOBAL\_BASE                  0x000UL}}
\DoxyCodeLine{1171 \textcolor{preprocessor}{\#define USB\_OTG\_DEVICE\_BASE                  0x800UL}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define USB\_OTG\_IN\_ENDPOINT\_BASE             0x900UL}}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define USB\_OTG\_OUT\_ENDPOINT\_BASE            0xB00UL}}
\DoxyCodeLine{1174 \textcolor{preprocessor}{\#define USB\_OTG\_EP\_REG\_SIZE                  0x20UL}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_BASE                    0x400UL}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_PORT\_BASE               0x440UL}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_BASE            0x500UL}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define USB\_OTG\_HOST\_CHANNEL\_SIZE            0x20UL}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_BASE                 0xE00UL}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_BASE                    0x1000UL}}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define USB\_OTG\_FIFO\_SIZE                    0x1000UL}}
\DoxyCodeLine{1182 }
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define UID\_BASE                     0x1FFF7A10UL           }}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define FLASHSIZE\_BASE               0x1FFF7A22UL           }}
\DoxyCodeLine{1185 \textcolor{preprocessor}{\#define PACKAGE\_BASE                 0x1FFF7BF0UL           }}
\DoxyCodeLine{1193 \textcolor{preprocessor}{\#define TIM2                ((TIM\_TypeDef *) TIM2\_BASE)}}
\DoxyCodeLine{1194 \textcolor{preprocessor}{\#define TIM3                ((TIM\_TypeDef *) TIM3\_BASE)}}
\DoxyCodeLine{1195 \textcolor{preprocessor}{\#define TIM4                ((TIM\_TypeDef *) TIM4\_BASE)}}
\DoxyCodeLine{1196 \textcolor{preprocessor}{\#define TIM5                ((TIM\_TypeDef *) TIM5\_BASE)}}
\DoxyCodeLine{1197 \textcolor{preprocessor}{\#define TIM6                ((TIM\_TypeDef *) TIM6\_BASE)}}
\DoxyCodeLine{1198 \textcolor{preprocessor}{\#define TIM7                ((TIM\_TypeDef *) TIM7\_BASE)}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#define TIM12               ((TIM\_TypeDef *) TIM12\_BASE)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define TIM13               ((TIM\_TypeDef *) TIM13\_BASE)}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#define TIM14               ((TIM\_TypeDef *) TIM14\_BASE)}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define RTC                 ((RTC\_TypeDef *) RTC\_BASE)}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#define WWDG                ((WWDG\_TypeDef *) WWDG\_BASE)}}
\DoxyCodeLine{1204 \textcolor{preprocessor}{\#define IWDG                ((IWDG\_TypeDef *) IWDG\_BASE)}}
\DoxyCodeLine{1205 \textcolor{preprocessor}{\#define I2S2ext             ((SPI\_TypeDef *) I2S2ext\_BASE)}}
\DoxyCodeLine{1206 \textcolor{preprocessor}{\#define SPI2                ((SPI\_TypeDef *) SPI2\_BASE)}}
\DoxyCodeLine{1207 \textcolor{preprocessor}{\#define SPI3                ((SPI\_TypeDef *) SPI3\_BASE)}}
\DoxyCodeLine{1208 \textcolor{preprocessor}{\#define I2S3ext             ((SPI\_TypeDef *) I2S3ext\_BASE)}}
\DoxyCodeLine{1209 \textcolor{preprocessor}{\#define USART2              ((USART\_TypeDef *) USART2\_BASE)}}
\DoxyCodeLine{1210 \textcolor{preprocessor}{\#define USART3              ((USART\_TypeDef *) USART3\_BASE)}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#define UART4               ((USART\_TypeDef *) UART4\_BASE)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define UART5               ((USART\_TypeDef *) UART5\_BASE)}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#define I2C1                ((I2C\_TypeDef *) I2C1\_BASE)}}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define I2C2                ((I2C\_TypeDef *) I2C2\_BASE)}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#define I2C3                ((I2C\_TypeDef *) I2C3\_BASE)}}
\DoxyCodeLine{1216 \textcolor{preprocessor}{\#define CAN1                ((CAN\_TypeDef *) CAN1\_BASE)}}
\DoxyCodeLine{1217 \textcolor{preprocessor}{\#define CAN2                ((CAN\_TypeDef *) CAN2\_BASE)}}
\DoxyCodeLine{1218 \textcolor{preprocessor}{\#define PWR                 ((PWR\_TypeDef *) PWR\_BASE)}}
\DoxyCodeLine{1219 \textcolor{preprocessor}{\#define DAC1                ((DAC\_TypeDef *) DAC\_BASE)}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#define DAC                 ((DAC\_TypeDef *) DAC\_BASE) }\textcolor{comment}{/* Kept for legacy purpose */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1221 \textcolor{preprocessor}{\#define UART7               ((USART\_TypeDef *) UART7\_BASE)}}
\DoxyCodeLine{1222 \textcolor{preprocessor}{\#define UART8               ((USART\_TypeDef *) UART8\_BASE)}}
\DoxyCodeLine{1223 \textcolor{preprocessor}{\#define TIM1                ((TIM\_TypeDef *) TIM1\_BASE)}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define TIM8                ((TIM\_TypeDef *) TIM8\_BASE)}}
\DoxyCodeLine{1225 \textcolor{preprocessor}{\#define USART1              ((USART\_TypeDef *) USART1\_BASE)}}
\DoxyCodeLine{1226 \textcolor{preprocessor}{\#define USART6              ((USART\_TypeDef *) USART6\_BASE)}}
\DoxyCodeLine{1227 \textcolor{preprocessor}{\#define ADC1                ((ADC\_TypeDef *) ADC1\_BASE)}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#define ADC2                ((ADC\_TypeDef *) ADC2\_BASE)}}
\DoxyCodeLine{1229 \textcolor{preprocessor}{\#define ADC3                ((ADC\_TypeDef *) ADC3\_BASE)}}
\DoxyCodeLine{1230 \textcolor{preprocessor}{\#define ADC123\_COMMON       ((ADC\_Common\_TypeDef *) ADC123\_COMMON\_BASE)}}
\DoxyCodeLine{1231 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{1232 \textcolor{preprocessor}{\#define ADC                  ADC123\_COMMON}}
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#define SDIO                ((SDIO\_TypeDef *) SDIO\_BASE)}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define SPI1                ((SPI\_TypeDef *) SPI1\_BASE)}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#define SPI4                ((SPI\_TypeDef *) SPI4\_BASE)}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define SYSCFG              ((SYSCFG\_TypeDef *) SYSCFG\_BASE)}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#define EXTI                ((EXTI\_TypeDef *) EXTI\_BASE)}}
\DoxyCodeLine{1238 \textcolor{preprocessor}{\#define TIM9                ((TIM\_TypeDef *) TIM9\_BASE)}}
\DoxyCodeLine{1239 \textcolor{preprocessor}{\#define TIM10               ((TIM\_TypeDef *) TIM10\_BASE)}}
\DoxyCodeLine{1240 \textcolor{preprocessor}{\#define TIM11               ((TIM\_TypeDef *) TIM11\_BASE)}}
\DoxyCodeLine{1241 \textcolor{preprocessor}{\#define SPI5                ((SPI\_TypeDef *) SPI5\_BASE)}}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#define SPI6                ((SPI\_TypeDef *) SPI6\_BASE)}}
\DoxyCodeLine{1243 \textcolor{preprocessor}{\#define SAI1                ((SAI\_TypeDef *) SAI1\_BASE)}}
\DoxyCodeLine{1244 \textcolor{preprocessor}{\#define SAI1\_Block\_A        ((SAI\_Block\_TypeDef *)SAI1\_Block\_A\_BASE)}}
\DoxyCodeLine{1245 \textcolor{preprocessor}{\#define SAI1\_Block\_B        ((SAI\_Block\_TypeDef *)SAI1\_Block\_B\_BASE)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define LTDC                ((LTDC\_TypeDef *)LTDC\_BASE)}}
\DoxyCodeLine{1247 \textcolor{preprocessor}{\#define LTDC\_Layer1         ((LTDC\_Layer\_TypeDef *)LTDC\_Layer1\_BASE)}}
\DoxyCodeLine{1248 \textcolor{preprocessor}{\#define LTDC\_Layer2         ((LTDC\_Layer\_TypeDef *)LTDC\_Layer2\_BASE)}}
\DoxyCodeLine{1249 \textcolor{preprocessor}{\#define GPIOA               ((GPIO\_TypeDef *) GPIOA\_BASE)}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#define GPIOB               ((GPIO\_TypeDef *) GPIOB\_BASE)}}
\DoxyCodeLine{1251 \textcolor{preprocessor}{\#define GPIOC               ((GPIO\_TypeDef *) GPIOC\_BASE)}}
\DoxyCodeLine{1252 \textcolor{preprocessor}{\#define GPIOD               ((GPIO\_TypeDef *) GPIOD\_BASE)}}
\DoxyCodeLine{1253 \textcolor{preprocessor}{\#define GPIOE               ((GPIO\_TypeDef *) GPIOE\_BASE)}}
\DoxyCodeLine{1254 \textcolor{preprocessor}{\#define GPIOF               ((GPIO\_TypeDef *) GPIOF\_BASE)}}
\DoxyCodeLine{1255 \textcolor{preprocessor}{\#define GPIOG               ((GPIO\_TypeDef *) GPIOG\_BASE)}}
\DoxyCodeLine{1256 \textcolor{preprocessor}{\#define GPIOH               ((GPIO\_TypeDef *) GPIOH\_BASE)}}
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#define GPIOI               ((GPIO\_TypeDef *) GPIOI\_BASE)}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define GPIOJ               ((GPIO\_TypeDef *) GPIOJ\_BASE)}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#define GPIOK               ((GPIO\_TypeDef *) GPIOK\_BASE)}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define CRC                 ((CRC\_TypeDef *) CRC\_BASE)}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#define RCC                 ((RCC\_TypeDef *) RCC\_BASE)}}
\DoxyCodeLine{1262 \textcolor{preprocessor}{\#define FLASH               ((FLASH\_TypeDef *) FLASH\_R\_BASE)}}
\DoxyCodeLine{1263 \textcolor{preprocessor}{\#define DMA1                ((DMA\_TypeDef *) DMA1\_BASE)}}
\DoxyCodeLine{1264 \textcolor{preprocessor}{\#define DMA1\_Stream0        ((DMA\_Stream\_TypeDef *) DMA1\_Stream0\_BASE)}}
\DoxyCodeLine{1265 \textcolor{preprocessor}{\#define DMA1\_Stream1        ((DMA\_Stream\_TypeDef *) DMA1\_Stream1\_BASE)}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#define DMA1\_Stream2        ((DMA\_Stream\_TypeDef *) DMA1\_Stream2\_BASE)}}
\DoxyCodeLine{1267 \textcolor{preprocessor}{\#define DMA1\_Stream3        ((DMA\_Stream\_TypeDef *) DMA1\_Stream3\_BASE)}}
\DoxyCodeLine{1268 \textcolor{preprocessor}{\#define DMA1\_Stream4        ((DMA\_Stream\_TypeDef *) DMA1\_Stream4\_BASE)}}
\DoxyCodeLine{1269 \textcolor{preprocessor}{\#define DMA1\_Stream5        ((DMA\_Stream\_TypeDef *) DMA1\_Stream5\_BASE)}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define DMA1\_Stream6        ((DMA\_Stream\_TypeDef *) DMA1\_Stream6\_BASE)}}
\DoxyCodeLine{1271 \textcolor{preprocessor}{\#define DMA1\_Stream7        ((DMA\_Stream\_TypeDef *) DMA1\_Stream7\_BASE)}}
\DoxyCodeLine{1272 \textcolor{preprocessor}{\#define DMA2                ((DMA\_TypeDef *) DMA2\_BASE)}}
\DoxyCodeLine{1273 \textcolor{preprocessor}{\#define DMA2\_Stream0        ((DMA\_Stream\_TypeDef *) DMA2\_Stream0\_BASE)}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#define DMA2\_Stream1        ((DMA\_Stream\_TypeDef *) DMA2\_Stream1\_BASE)}}
\DoxyCodeLine{1275 \textcolor{preprocessor}{\#define DMA2\_Stream2        ((DMA\_Stream\_TypeDef *) DMA2\_Stream2\_BASE)}}
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#define DMA2\_Stream3        ((DMA\_Stream\_TypeDef *) DMA2\_Stream3\_BASE)}}
\DoxyCodeLine{1277 \textcolor{preprocessor}{\#define DMA2\_Stream4        ((DMA\_Stream\_TypeDef *) DMA2\_Stream4\_BASE)}}
\DoxyCodeLine{1278 \textcolor{preprocessor}{\#define DMA2\_Stream5        ((DMA\_Stream\_TypeDef *) DMA2\_Stream5\_BASE)}}
\DoxyCodeLine{1279 \textcolor{preprocessor}{\#define DMA2\_Stream6        ((DMA\_Stream\_TypeDef *) DMA2\_Stream6\_BASE)}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#define DMA2\_Stream7        ((DMA\_Stream\_TypeDef *) DMA2\_Stream7\_BASE)}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define ETH                 ((ETH\_TypeDef *) ETH\_BASE)  }}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define DMA2D               ((DMA2D\_TypeDef *)DMA2D\_BASE)}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define DCMI                ((DCMI\_TypeDef *) DCMI\_BASE)}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#define RNG                 ((RNG\_TypeDef *) RNG\_BASE)}}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define FMC\_Bank1           ((FMC\_Bank1\_TypeDef *) FMC\_Bank1\_R\_BASE)}}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define FMC\_Bank1E          ((FMC\_Bank1E\_TypeDef *) FMC\_Bank1E\_R\_BASE)}}
\DoxyCodeLine{1287 \textcolor{preprocessor}{\#define FMC\_Bank2\_3         ((FMC\_Bank2\_3\_TypeDef *) FMC\_Bank2\_3\_R\_BASE)}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define FMC\_Bank4           ((FMC\_Bank4\_TypeDef *) FMC\_Bank4\_R\_BASE)}}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define FMC\_Bank5\_6         ((FMC\_Bank5\_6\_TypeDef *) FMC\_Bank5\_6\_R\_BASE)}}
\DoxyCodeLine{1290 \textcolor{preprocessor}{\#define DBGMCU              ((DBGMCU\_TypeDef *) DBGMCU\_BASE)}}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define USB\_OTG\_FS          ((USB\_OTG\_GlobalTypeDef *) USB\_OTG\_FS\_PERIPH\_BASE)}}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define USB\_OTG\_HS          ((USB\_OTG\_GlobalTypeDef *) USB\_OTG\_HS\_PERIPH\_BASE)}}
\DoxyCodeLine{1293 }
\DoxyCodeLine{1306 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1307 \textcolor{comment}{/*                         Peripheral Registers\_Bits\_Definition               */}}
\DoxyCodeLine{1308 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1309 }
\DoxyCodeLine{1310 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1311 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1312 \textcolor{comment}{/*                        Analog to Digital Converter                         */}}
\DoxyCodeLine{1313 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1314 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1315 \textcolor{comment}{/*}}
\DoxyCodeLine{1316 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{1317 \textcolor{comment}{ */}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define ADC\_MULTIMODE\_SUPPORT                                                  }}
\DoxyCodeLine{1320 \textcolor{comment}{/********************  Bit definition for ADC\_SR register  ********************/}}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define ADC\_SR\_AWD\_Pos            (0U)                                         }}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define ADC\_SR\_AWD\_Msk            (0x1UL << ADC\_SR\_AWD\_Pos)                     }}
\DoxyCodeLine{1323 \textcolor{preprocessor}{\#define ADC\_SR\_AWD                ADC\_SR\_AWD\_Msk                               }}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define ADC\_SR\_EOC\_Pos            (1U)                                         }}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define ADC\_SR\_EOC\_Msk            (0x1UL << ADC\_SR\_EOC\_Pos)                     }}
\DoxyCodeLine{1326 \textcolor{preprocessor}{\#define ADC\_SR\_EOC                ADC\_SR\_EOC\_Msk                               }}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define ADC\_SR\_JEOC\_Pos           (2U)                                         }}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define ADC\_SR\_JEOC\_Msk           (0x1UL << ADC\_SR\_JEOC\_Pos)                    }}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#define ADC\_SR\_JEOC               ADC\_SR\_JEOC\_Msk                              }}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT\_Pos          (3U)                                         }}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT\_Msk          (0x1UL << ADC\_SR\_JSTRT\_Pos)                   }}
\DoxyCodeLine{1332 \textcolor{preprocessor}{\#define ADC\_SR\_JSTRT              ADC\_SR\_JSTRT\_Msk                             }}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define ADC\_SR\_STRT\_Pos           (4U)                                         }}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define ADC\_SR\_STRT\_Msk           (0x1UL << ADC\_SR\_STRT\_Pos)                    }}
\DoxyCodeLine{1335 \textcolor{preprocessor}{\#define ADC\_SR\_STRT               ADC\_SR\_STRT\_Msk                              }}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define ADC\_SR\_OVR\_Pos            (5U)                                         }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define ADC\_SR\_OVR\_Msk            (0x1UL << ADC\_SR\_OVR\_Pos)                     }}
\DoxyCodeLine{1338 \textcolor{preprocessor}{\#define ADC\_SR\_OVR                ADC\_SR\_OVR\_Msk                               }}
\DoxyCodeLine{1340 \textcolor{comment}{/*******************  Bit definition for ADC\_CR1 register  ********************/}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_Pos         (0U)                                         }}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_Msk         (0x1FUL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH             ADC\_CR1\_AWDCH\_Msk                            }}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_0           (0x01UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_1           (0x02UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{1346 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_2           (0x04UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{1347 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_3           (0x08UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDCH\_4           (0x10UL << ADC\_CR1\_AWDCH\_Pos)                 }}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE\_Pos         (5U)                                         }}
\DoxyCodeLine{1350 \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE\_Msk         (0x1UL << ADC\_CR1\_EOCIE\_Pos)                  }}
\DoxyCodeLine{1351 \textcolor{preprocessor}{\#define ADC\_CR1\_EOCIE             ADC\_CR1\_EOCIE\_Msk                            }}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE\_Pos         (6U)                                         }}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE\_Msk         (0x1UL << ADC\_CR1\_AWDIE\_Pos)                  }}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDIE             ADC\_CR1\_AWDIE\_Msk                            }}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE\_Pos        (7U)                                         }}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE\_Msk        (0x1UL << ADC\_CR1\_JEOCIE\_Pos)                 }}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define ADC\_CR1\_JEOCIE            ADC\_CR1\_JEOCIE\_Msk                           }}
\DoxyCodeLine{1358 \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN\_Pos          (8U)                                         }}
\DoxyCodeLine{1359 \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN\_Msk          (0x1UL << ADC\_CR1\_SCAN\_Pos)                   }}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define ADC\_CR1\_SCAN              ADC\_CR1\_SCAN\_Msk                             }}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL\_Pos        (9U)                                         }}
\DoxyCodeLine{1362 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL\_Msk        (0x1UL << ADC\_CR1\_AWDSGL\_Pos)                 }}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDSGL            ADC\_CR1\_AWDSGL\_Msk                           }}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO\_Pos         (10U)                                        }}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO\_Msk         (0x1UL << ADC\_CR1\_JAUTO\_Pos)                  }}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define ADC\_CR1\_JAUTO             ADC\_CR1\_JAUTO\_Msk                            }}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN\_Pos        (11U)                                        }}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN\_Msk        (0x1UL << ADC\_CR1\_DISCEN\_Pos)                 }}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCEN            ADC\_CR1\_DISCEN\_Msk                           }}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN\_Pos       (12U)                                        }}
\DoxyCodeLine{1371 \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN\_Msk       (0x1UL << ADC\_CR1\_JDISCEN\_Pos)                }}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define ADC\_CR1\_JDISCEN           ADC\_CR1\_JDISCEN\_Msk                          }}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_Pos       (13U)                                        }}
\DoxyCodeLine{1374 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_Msk       (0x7UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{1375 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM           ADC\_CR1\_DISCNUM\_Msk                          }}
\DoxyCodeLine{1376 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_0         (0x1UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_1         (0x2UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define ADC\_CR1\_DISCNUM\_2         (0x4UL << ADC\_CR1\_DISCNUM\_Pos)                }}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN\_Pos        (22U)                                        }}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN\_Msk        (0x1UL << ADC\_CR1\_JAWDEN\_Pos)                 }}
\DoxyCodeLine{1381 \textcolor{preprocessor}{\#define ADC\_CR1\_JAWDEN            ADC\_CR1\_JAWDEN\_Msk                           }}
\DoxyCodeLine{1382 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN\_Pos         (23U)                                        }}
\DoxyCodeLine{1383 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN\_Msk         (0x1UL << ADC\_CR1\_AWDEN\_Pos)                  }}
\DoxyCodeLine{1384 \textcolor{preprocessor}{\#define ADC\_CR1\_AWDEN             ADC\_CR1\_AWDEN\_Msk                            }}
\DoxyCodeLine{1385 \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_Pos           (24U)                                        }}
\DoxyCodeLine{1386 \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_Msk           (0x3UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{1387 \textcolor{preprocessor}{\#define ADC\_CR1\_RES               ADC\_CR1\_RES\_Msk                              }}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_0             (0x1UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define ADC\_CR1\_RES\_1             (0x2UL << ADC\_CR1\_RES\_Pos)                    }}
\DoxyCodeLine{1390 \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE\_Pos         (26U)                                        }}
\DoxyCodeLine{1391 \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE\_Msk         (0x1UL << ADC\_CR1\_OVRIE\_Pos)                  }}
\DoxyCodeLine{1392 \textcolor{preprocessor}{\#define ADC\_CR1\_OVRIE             ADC\_CR1\_OVRIE\_Msk                            }}
\DoxyCodeLine{1394 \textcolor{comment}{/*******************  Bit definition for ADC\_CR2 register  ********************/}}
\DoxyCodeLine{1395 \textcolor{preprocessor}{\#define ADC\_CR2\_ADON\_Pos          (0U)                                         }}
\DoxyCodeLine{1396 \textcolor{preprocessor}{\#define ADC\_CR2\_ADON\_Msk          (0x1UL << ADC\_CR2\_ADON\_Pos)                   }}
\DoxyCodeLine{1397 \textcolor{preprocessor}{\#define ADC\_CR2\_ADON              ADC\_CR2\_ADON\_Msk                             }}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define ADC\_CR2\_CONT\_Pos          (1U)                                         }}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define ADC\_CR2\_CONT\_Msk          (0x1UL << ADC\_CR2\_CONT\_Pos)                   }}
\DoxyCodeLine{1400 \textcolor{preprocessor}{\#define ADC\_CR2\_CONT              ADC\_CR2\_CONT\_Msk                             }}
\DoxyCodeLine{1401 \textcolor{preprocessor}{\#define ADC\_CR2\_DMA\_Pos           (8U)                                         }}
\DoxyCodeLine{1402 \textcolor{preprocessor}{\#define ADC\_CR2\_DMA\_Msk           (0x1UL << ADC\_CR2\_DMA\_Pos)                    }}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#define ADC\_CR2\_DMA               ADC\_CR2\_DMA\_Msk                              }}
\DoxyCodeLine{1404 \textcolor{preprocessor}{\#define ADC\_CR2\_DDS\_Pos           (9U)                                         }}
\DoxyCodeLine{1405 \textcolor{preprocessor}{\#define ADC\_CR2\_DDS\_Msk           (0x1UL << ADC\_CR2\_DDS\_Pos)                    }}
\DoxyCodeLine{1406 \textcolor{preprocessor}{\#define ADC\_CR2\_DDS               ADC\_CR2\_DDS\_Msk                              }}
\DoxyCodeLine{1407 \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS\_Pos          (10U)                                        }}
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS\_Msk          (0x1UL << ADC\_CR2\_EOCS\_Pos)                   }}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define ADC\_CR2\_EOCS              ADC\_CR2\_EOCS\_Msk                             }}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN\_Pos         (11U)                                        }}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN\_Msk         (0x1UL << ADC\_CR2\_ALIGN\_Pos)                  }}
\DoxyCodeLine{1412 \textcolor{preprocessor}{\#define ADC\_CR2\_ALIGN             ADC\_CR2\_ALIGN\_Msk                            }}
\DoxyCodeLine{1413 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_Pos       (16U)                                        }}
\DoxyCodeLine{1414 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_Msk       (0xFUL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{1415 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL           ADC\_CR2\_JEXTSEL\_Msk                          }}
\DoxyCodeLine{1416 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_0         (0x1UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_1         (0x2UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_2         (0x4UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTSEL\_3         (0x8UL << ADC\_CR2\_JEXTSEL\_Pos)                }}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_Pos        (20U)                                        }}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_Msk        (0x3UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN            ADC\_CR2\_JEXTEN\_Msk                           }}
\DoxyCodeLine{1423 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_0          (0x1UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{1424 \textcolor{preprocessor}{\#define ADC\_CR2\_JEXTEN\_1          (0x2UL << ADC\_CR2\_JEXTEN\_Pos)                 }}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART\_Pos      (22U)                                        }}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART\_Msk      (0x1UL << ADC\_CR2\_JSWSTART\_Pos)               }}
\DoxyCodeLine{1427 \textcolor{preprocessor}{\#define ADC\_CR2\_JSWSTART          ADC\_CR2\_JSWSTART\_Msk                         }}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_Pos        (24U)                                        }}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_Msk        (0xFUL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL            ADC\_CR2\_EXTSEL\_Msk                           }}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_0          (0x1UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_1          (0x2UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{1433 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_2          (0x4UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTSEL\_3          (0x8UL << ADC\_CR2\_EXTSEL\_Pos)                 }}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_Pos         (28U)                                        }}
\DoxyCodeLine{1436 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_Msk         (0x3UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{1437 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN             ADC\_CR2\_EXTEN\_Msk                            }}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_0           (0x1UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define ADC\_CR2\_EXTEN\_1           (0x2UL << ADC\_CR2\_EXTEN\_Pos)                  }}
\DoxyCodeLine{1440 \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART\_Pos       (30U)                                        }}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART\_Msk       (0x1UL << ADC\_CR2\_SWSTART\_Pos)                }}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define ADC\_CR2\_SWSTART           ADC\_CR2\_SWSTART\_Msk                          }}
\DoxyCodeLine{1444 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR1 register  *******************/}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_Pos       (0U)                                         }}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_Msk       (0x7UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{1447 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10           ADC\_SMPR1\_SMP10\_Msk                          }}
\DoxyCodeLine{1448 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_0         (0x1UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_1         (0x2UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP10\_2         (0x4UL << ADC\_SMPR1\_SMP10\_Pos)                }}
\DoxyCodeLine{1451 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_Pos       (3U)                                         }}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_Msk       (0x7UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11           ADC\_SMPR1\_SMP11\_Msk                          }}
\DoxyCodeLine{1454 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_0         (0x1UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_1         (0x2UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP11\_2         (0x4UL << ADC\_SMPR1\_SMP11\_Pos)                }}
\DoxyCodeLine{1457 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_Pos       (6U)                                         }}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_Msk       (0x7UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12           ADC\_SMPR1\_SMP12\_Msk                          }}
\DoxyCodeLine{1460 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_0         (0x1UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_1         (0x2UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP12\_2         (0x4UL << ADC\_SMPR1\_SMP12\_Pos)                }}
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_Pos       (9U)                                         }}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_Msk       (0x7UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13           ADC\_SMPR1\_SMP13\_Msk                          }}
\DoxyCodeLine{1466 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_0         (0x1UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_1         (0x2UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP13\_2         (0x4UL << ADC\_SMPR1\_SMP13\_Pos)                }}
\DoxyCodeLine{1469 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_Pos       (12U)                                        }}
\DoxyCodeLine{1470 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_Msk       (0x7UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14           ADC\_SMPR1\_SMP14\_Msk                          }}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_0         (0x1UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{1473 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_1         (0x2UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{1474 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP14\_2         (0x4UL << ADC\_SMPR1\_SMP14\_Pos)                }}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_Pos       (15U)                                        }}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_Msk       (0x7UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{1477 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15           ADC\_SMPR1\_SMP15\_Msk                          }}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_0         (0x1UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_1         (0x2UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{1480 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP15\_2         (0x4UL << ADC\_SMPR1\_SMP15\_Pos)                }}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_Pos       (18U)                                        }}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_Msk       (0x7UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{1483 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16           ADC\_SMPR1\_SMP16\_Msk                          }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_0         (0x1UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_1         (0x2UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{1486 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP16\_2         (0x4UL << ADC\_SMPR1\_SMP16\_Pos)                }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_Pos       (21U)                                        }}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_Msk       (0x7UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17           ADC\_SMPR1\_SMP17\_Msk                          }}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_0         (0x1UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_1         (0x2UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{1492 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP17\_2         (0x4UL << ADC\_SMPR1\_SMP17\_Pos)                }}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_Pos       (24U)                                        }}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_Msk       (0x7UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{1495 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18           ADC\_SMPR1\_SMP18\_Msk                          }}
\DoxyCodeLine{1496 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_0         (0x1UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_1         (0x2UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define ADC\_SMPR1\_SMP18\_2         (0x4UL << ADC\_SMPR1\_SMP18\_Pos)                }}
\DoxyCodeLine{1500 \textcolor{comment}{/******************  Bit definition for ADC\_SMPR2 register  *******************/}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_Pos        (0U)                                         }}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_Msk        (0x7UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{1503 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0            ADC\_SMPR2\_SMP0\_Msk                           }}
\DoxyCodeLine{1504 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_0          (0x1UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_1          (0x2UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP0\_2          (0x4UL << ADC\_SMPR2\_SMP0\_Pos)                 }}
\DoxyCodeLine{1507 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_Pos        (3U)                                         }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_Msk        (0x7UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1            ADC\_SMPR2\_SMP1\_Msk                           }}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_0          (0x1UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_1          (0x2UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP1\_2          (0x4UL << ADC\_SMPR2\_SMP1\_Pos)                 }}
\DoxyCodeLine{1513 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_Pos        (6U)                                         }}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_Msk        (0x7UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2            ADC\_SMPR2\_SMP2\_Msk                           }}
\DoxyCodeLine{1516 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_0          (0x1UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_1          (0x2UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP2\_2          (0x4UL << ADC\_SMPR2\_SMP2\_Pos)                 }}
\DoxyCodeLine{1519 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_Pos        (9U)                                         }}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_Msk        (0x7UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3            ADC\_SMPR2\_SMP3\_Msk                           }}
\DoxyCodeLine{1522 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_0          (0x1UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{1523 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_1          (0x2UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP3\_2          (0x4UL << ADC\_SMPR2\_SMP3\_Pos)                 }}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_Pos        (12U)                                        }}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_Msk        (0x7UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4            ADC\_SMPR2\_SMP4\_Msk                           }}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_0          (0x1UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_1          (0x2UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{1530 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP4\_2          (0x4UL << ADC\_SMPR2\_SMP4\_Pos)                 }}
\DoxyCodeLine{1531 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_Pos        (15U)                                        }}
\DoxyCodeLine{1532 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_Msk        (0x7UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5            ADC\_SMPR2\_SMP5\_Msk                           }}
\DoxyCodeLine{1534 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_0          (0x1UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{1535 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_1          (0x2UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{1536 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP5\_2          (0x4UL << ADC\_SMPR2\_SMP5\_Pos)                 }}
\DoxyCodeLine{1537 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_Pos        (18U)                                        }}
\DoxyCodeLine{1538 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_Msk        (0x7UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{1539 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6            ADC\_SMPR2\_SMP6\_Msk                           }}
\DoxyCodeLine{1540 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_0          (0x1UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{1541 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_1          (0x2UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP6\_2          (0x4UL << ADC\_SMPR2\_SMP6\_Pos)                 }}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_Pos        (21U)                                        }}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_Msk        (0x7UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7            ADC\_SMPR2\_SMP7\_Msk                           }}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_0          (0x1UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{1547 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_1          (0x2UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{1548 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP7\_2          (0x4UL << ADC\_SMPR2\_SMP7\_Pos)                 }}
\DoxyCodeLine{1549 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_Pos        (24U)                                        }}
\DoxyCodeLine{1550 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_Msk        (0x7UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{1551 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8            ADC\_SMPR2\_SMP8\_Msk                           }}
\DoxyCodeLine{1552 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_0          (0x1UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{1553 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_1          (0x2UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{1554 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP8\_2          (0x4UL << ADC\_SMPR2\_SMP8\_Pos)                 }}
\DoxyCodeLine{1555 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_Pos        (27U)                                        }}
\DoxyCodeLine{1556 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_Msk        (0x7UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{1557 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9            ADC\_SMPR2\_SMP9\_Msk                           }}
\DoxyCodeLine{1558 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_0          (0x1UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_1          (0x2UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define ADC\_SMPR2\_SMP9\_2          (0x4UL << ADC\_SMPR2\_SMP9\_Pos)                 }}
\DoxyCodeLine{1562 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR1 register  *******************/}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1\_Pos    (0U)                                         }}
\DoxyCodeLine{1564 \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1\_Msk    (0xFFFUL << ADC\_JOFR1\_JOFFSET1\_Pos)           }}
\DoxyCodeLine{1565 \textcolor{preprocessor}{\#define ADC\_JOFR1\_JOFFSET1        ADC\_JOFR1\_JOFFSET1\_Msk                       }}
\DoxyCodeLine{1567 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR2 register  *******************/}}
\DoxyCodeLine{1568 \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2\_Pos    (0U)                                         }}
\DoxyCodeLine{1569 \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2\_Msk    (0xFFFUL << ADC\_JOFR2\_JOFFSET2\_Pos)           }}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define ADC\_JOFR2\_JOFFSET2        ADC\_JOFR2\_JOFFSET2\_Msk                       }}
\DoxyCodeLine{1572 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR3 register  *******************/}}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3\_Pos    (0U)                                         }}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3\_Msk    (0xFFFUL << ADC\_JOFR3\_JOFFSET3\_Pos)           }}
\DoxyCodeLine{1575 \textcolor{preprocessor}{\#define ADC\_JOFR3\_JOFFSET3        ADC\_JOFR3\_JOFFSET3\_Msk                       }}
\DoxyCodeLine{1577 \textcolor{comment}{/******************  Bit definition for ADC\_JOFR4 register  *******************/}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4\_Pos    (0U)                                         }}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4\_Msk    (0xFFFUL << ADC\_JOFR4\_JOFFSET4\_Pos)           }}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define ADC\_JOFR4\_JOFFSET4        ADC\_JOFR4\_JOFFSET4\_Msk                       }}
\DoxyCodeLine{1582 \textcolor{comment}{/*******************  Bit definition for ADC\_HTR register  ********************/}}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define ADC\_HTR\_HT\_Pos            (0U)                                         }}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define ADC\_HTR\_HT\_Msk            (0xFFFUL << ADC\_HTR\_HT\_Pos)                   }}
\DoxyCodeLine{1585 \textcolor{preprocessor}{\#define ADC\_HTR\_HT                ADC\_HTR\_HT\_Msk                               }}
\DoxyCodeLine{1587 \textcolor{comment}{/*******************  Bit definition for ADC\_LTR register  ********************/}}
\DoxyCodeLine{1588 \textcolor{preprocessor}{\#define ADC\_LTR\_LT\_Pos            (0U)                                         }}
\DoxyCodeLine{1589 \textcolor{preprocessor}{\#define ADC\_LTR\_LT\_Msk            (0xFFFUL << ADC\_LTR\_LT\_Pos)                   }}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define ADC\_LTR\_LT                ADC\_LTR\_LT\_Msk                               }}
\DoxyCodeLine{1592 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR1 register  *******************/}}
\DoxyCodeLine{1593 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_Pos         (0U)                                         }}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_Msk         (0x1FUL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13             ADC\_SQR1\_SQ13\_Msk                            }}
\DoxyCodeLine{1596 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_0           (0x01UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_1           (0x02UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_2           (0x04UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1599 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_3           (0x08UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ13\_4           (0x10UL << ADC\_SQR1\_SQ13\_Pos)                 }}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_Pos         (5U)                                         }}
\DoxyCodeLine{1602 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_Msk         (0x1FUL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14             ADC\_SQR1\_SQ14\_Msk                            }}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_0           (0x01UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1605 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_1           (0x02UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1606 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_2           (0x04UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_3           (0x08UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ14\_4           (0x10UL << ADC\_SQR1\_SQ14\_Pos)                 }}
\DoxyCodeLine{1609 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_Pos         (10U)                                        }}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_Msk         (0x1FUL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15             ADC\_SQR1\_SQ15\_Msk                            }}
\DoxyCodeLine{1612 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_0           (0x01UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_1           (0x02UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_2           (0x04UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1615 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_3           (0x08UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ15\_4           (0x10UL << ADC\_SQR1\_SQ15\_Pos)                 }}
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_Pos         (15U)                                        }}
\DoxyCodeLine{1618 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_Msk         (0x1FUL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1619 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16             ADC\_SQR1\_SQ16\_Msk                            }}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_0           (0x01UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_1           (0x02UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1622 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_2           (0x04UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_3           (0x08UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define ADC\_SQR1\_SQ16\_4           (0x10UL << ADC\_SQR1\_SQ16\_Pos)                 }}
\DoxyCodeLine{1625 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Pos            (20U)                                        }}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_Msk            (0xFUL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define ADC\_SQR1\_L                ADC\_SQR1\_L\_Msk                               }}
\DoxyCodeLine{1628 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_0              (0x1UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_1              (0x2UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_2              (0x4UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1631 \textcolor{preprocessor}{\#define ADC\_SQR1\_L\_3              (0x8UL << ADC\_SQR1\_L\_Pos)                     }}
\DoxyCodeLine{1633 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR2 register  *******************/}}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Pos          (0U)                                         }}
\DoxyCodeLine{1635 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_Msk          (0x1FUL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7              ADC\_SQR2\_SQ7\_Msk                             }}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_0            (0x01UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1638 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_1            (0x02UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_2            (0x04UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_3            (0x08UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1641 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ7\_4            (0x10UL << ADC\_SQR2\_SQ7\_Pos)                  }}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Pos          (5U)                                         }}
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_Msk          (0x1FUL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1644 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8              ADC\_SQR2\_SQ8\_Msk                             }}
\DoxyCodeLine{1645 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_0            (0x01UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_1            (0x02UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1647 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_2            (0x04UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1648 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_3            (0x08UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ8\_4            (0x10UL << ADC\_SQR2\_SQ8\_Pos)                  }}
\DoxyCodeLine{1650 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Pos          (10U)                                        }}
\DoxyCodeLine{1651 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_Msk          (0x1FUL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1652 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9              ADC\_SQR2\_SQ9\_Msk                             }}
\DoxyCodeLine{1653 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_0            (0x01UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1654 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_1            (0x02UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1655 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_2            (0x04UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1656 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_3            (0x08UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1657 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ9\_4            (0x10UL << ADC\_SQR2\_SQ9\_Pos)                  }}
\DoxyCodeLine{1658 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_Pos         (15U)                                        }}
\DoxyCodeLine{1659 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_Msk         (0x1FUL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1660 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10             ADC\_SQR2\_SQ10\_Msk                            }}
\DoxyCodeLine{1661 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_0           (0x01UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_1           (0x02UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1663 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_2           (0x04UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_3           (0x08UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1665 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ10\_4           (0x10UL << ADC\_SQR2\_SQ10\_Pos)                 }}
\DoxyCodeLine{1666 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_Pos         (20U)                                        }}
\DoxyCodeLine{1667 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_Msk         (0x1FUL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11             ADC\_SQR2\_SQ11\_Msk                            }}
\DoxyCodeLine{1669 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_0           (0x01UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_1           (0x02UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1671 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_2           (0x04UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1672 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_3           (0x08UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1673 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ11\_4           (0x10UL << ADC\_SQR2\_SQ11\_Pos)                 }}
\DoxyCodeLine{1674 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_Pos         (25U)                                        }}
\DoxyCodeLine{1675 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_Msk         (0x1FUL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12             ADC\_SQR2\_SQ12\_Msk                            }}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_0           (0x01UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1678 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_1           (0x02UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_2           (0x04UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_3           (0x08UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1681 \textcolor{preprocessor}{\#define ADC\_SQR2\_SQ12\_4           (0x10UL << ADC\_SQR2\_SQ12\_Pos)                 }}
\DoxyCodeLine{1683 \textcolor{comment}{/*******************  Bit definition for ADC\_SQR3 register  *******************/}}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_Pos          (0U)                                         }}
\DoxyCodeLine{1685 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_Msk          (0x1FUL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1              ADC\_SQR3\_SQ1\_Msk                             }}
\DoxyCodeLine{1687 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_0            (0x01UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_1            (0x02UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_2            (0x04UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1690 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_3            (0x08UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1691 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ1\_4            (0x10UL << ADC\_SQR3\_SQ1\_Pos)                  }}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_Pos          (5U)                                         }}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_Msk          (0x1FUL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1694 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2              ADC\_SQR3\_SQ2\_Msk                             }}
\DoxyCodeLine{1695 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_0            (0x01UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_1            (0x02UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_2            (0x04UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1698 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_3            (0x08UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ2\_4            (0x10UL << ADC\_SQR3\_SQ2\_Pos)                  }}
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_Pos          (10U)                                        }}
\DoxyCodeLine{1701 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_Msk          (0x1FUL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3              ADC\_SQR3\_SQ3\_Msk                             }}
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_0            (0x01UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1704 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_1            (0x02UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_2            (0x04UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1706 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_3            (0x08UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1707 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ3\_4            (0x10UL << ADC\_SQR3\_SQ3\_Pos)                  }}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_Pos          (15U)                                        }}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_Msk          (0x1FUL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1710 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4              ADC\_SQR3\_SQ4\_Msk                             }}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_0            (0x01UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_1            (0x02UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1713 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_2            (0x04UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_3            (0x08UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ4\_4            (0x10UL << ADC\_SQR3\_SQ4\_Pos)                  }}
\DoxyCodeLine{1716 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_Pos          (20U)                                        }}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_Msk          (0x1FUL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5              ADC\_SQR3\_SQ5\_Msk                             }}
\DoxyCodeLine{1719 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_0            (0x01UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_1            (0x02UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_2            (0x04UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1722 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_3            (0x08UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ5\_4            (0x10UL << ADC\_SQR3\_SQ5\_Pos)                  }}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_Pos          (25U)                                        }}
\DoxyCodeLine{1725 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_Msk          (0x1FUL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6              ADC\_SQR3\_SQ6\_Msk                             }}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_0            (0x01UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1728 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_1            (0x02UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_2            (0x04UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_3            (0x08UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1731 \textcolor{preprocessor}{\#define ADC\_SQR3\_SQ6\_4            (0x10UL << ADC\_SQR3\_SQ6\_Pos)                  }}
\DoxyCodeLine{1733 \textcolor{comment}{/*******************  Bit definition for ADC\_JSQR register  *******************/}}
\DoxyCodeLine{1734 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Pos         (0U)                                         }}
\DoxyCodeLine{1735 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_Msk         (0x1FUL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1736 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1             ADC\_JSQR\_JSQ1\_Msk                            }}
\DoxyCodeLine{1737 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_0           (0x01UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1738 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_1           (0x02UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1739 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_2           (0x04UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1740 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_3           (0x08UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1741 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ1\_4           (0x10UL << ADC\_JSQR\_JSQ1\_Pos)                 }}
\DoxyCodeLine{1742 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Pos         (5U)                                         }}
\DoxyCodeLine{1743 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_Msk         (0x1FUL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1744 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2             ADC\_JSQR\_JSQ2\_Msk                            }}
\DoxyCodeLine{1745 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_0           (0x01UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1746 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_1           (0x02UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1747 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_2           (0x04UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1748 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_3           (0x08UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1749 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ2\_4           (0x10UL << ADC\_JSQR\_JSQ2\_Pos)                 }}
\DoxyCodeLine{1750 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Pos         (10U)                                        }}
\DoxyCodeLine{1751 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_Msk         (0x1FUL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1752 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3             ADC\_JSQR\_JSQ3\_Msk                            }}
\DoxyCodeLine{1753 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_0           (0x01UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1754 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_1           (0x02UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1755 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_2           (0x04UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1756 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_3           (0x08UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ3\_4           (0x10UL << ADC\_JSQR\_JSQ3\_Pos)                 }}
\DoxyCodeLine{1758 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Pos         (15U)                                        }}
\DoxyCodeLine{1759 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_Msk         (0x1FUL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4             ADC\_JSQR\_JSQ4\_Msk                            }}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_0           (0x01UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1762 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_1           (0x02UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_2           (0x04UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_3           (0x08UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1765 \textcolor{preprocessor}{\#define ADC\_JSQR\_JSQ4\_4           (0x10UL << ADC\_JSQR\_JSQ4\_Pos)                 }}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Pos           (20U)                                        }}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_Msk           (0x3UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{1768 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL               ADC\_JSQR\_JL\_Msk                              }}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_0             (0x1UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define ADC\_JSQR\_JL\_1             (0x2UL << ADC\_JSQR\_JL\_Pos)                    }}
\DoxyCodeLine{1772 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR1 register  *******************/}}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Pos        (0U)                                         }}
\DoxyCodeLine{1774 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA\_Msk        (0xFFFFUL << ADC\_JDR1\_JDATA\_Pos)              }}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define ADC\_JDR1\_JDATA            ADC\_JDR1\_JDATA\_Msk                           }}
\DoxyCodeLine{1777 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR2 register  *******************/}}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Pos        (0U)                                         }}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA\_Msk        (0xFFFFUL << ADC\_JDR2\_JDATA\_Pos)              }}
\DoxyCodeLine{1780 \textcolor{preprocessor}{\#define ADC\_JDR2\_JDATA            ADC\_JDR2\_JDATA\_Msk                           }}
\DoxyCodeLine{1782 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR3 register  *******************/}}
\DoxyCodeLine{1783 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Pos        (0U)                                         }}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA\_Msk        (0xFFFFUL << ADC\_JDR3\_JDATA\_Pos)              }}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define ADC\_JDR3\_JDATA            ADC\_JDR3\_JDATA\_Msk                           }}
\DoxyCodeLine{1787 \textcolor{comment}{/*******************  Bit definition for ADC\_JDR4 register  *******************/}}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Pos        (0U)                                         }}
\DoxyCodeLine{1789 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA\_Msk        (0xFFFFUL << ADC\_JDR4\_JDATA\_Pos)              }}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define ADC\_JDR4\_JDATA            ADC\_JDR4\_JDATA\_Msk                           }}
\DoxyCodeLine{1792 \textcolor{comment}{/********************  Bit definition for ADC\_DR register  ********************/}}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define ADC\_DR\_DATA\_Pos           (0U)                                         }}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#define ADC\_DR\_DATA\_Msk           (0xFFFFUL << ADC\_DR\_DATA\_Pos)                 }}
\DoxyCodeLine{1795 \textcolor{preprocessor}{\#define ADC\_DR\_DATA               ADC\_DR\_DATA\_Msk                              }}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA\_Pos       (16U)                                        }}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA\_Msk       (0xFFFFUL << ADC\_DR\_ADC2DATA\_Pos)             }}
\DoxyCodeLine{1798 \textcolor{preprocessor}{\#define ADC\_DR\_ADC2DATA           ADC\_DR\_ADC2DATA\_Msk                          }}
\DoxyCodeLine{1800 \textcolor{comment}{/*******************  Bit definition for ADC\_CSR register  ********************/}}
\DoxyCodeLine{1801 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_Pos          (0U)                                         }}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1\_Msk          (0x1UL << ADC\_CSR\_AWD1\_Pos)                   }}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD1              ADC\_CSR\_AWD1\_Msk                             }}
\DoxyCodeLine{1804 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1\_Pos          (1U)                                         }}
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1\_Msk          (0x1UL << ADC\_CSR\_EOC1\_Pos)                   }}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC1              ADC\_CSR\_EOC1\_Msk                             }}
\DoxyCodeLine{1807 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1\_Pos         (2U)                                         }}
\DoxyCodeLine{1808 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1\_Msk         (0x1UL << ADC\_CSR\_JEOC1\_Pos)                  }}
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC1             ADC\_CSR\_JEOC1\_Msk                            }}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1\_Pos        (3U)                                         }}
\DoxyCodeLine{1811 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1\_Msk        (0x1UL << ADC\_CSR\_JSTRT1\_Pos)                 }}
\DoxyCodeLine{1812 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT1            ADC\_CSR\_JSTRT1\_Msk                           }}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1\_Pos         (4U)                                         }}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1\_Msk         (0x1UL << ADC\_CSR\_STRT1\_Pos)                  }}
\DoxyCodeLine{1815 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT1             ADC\_CSR\_STRT1\_Msk                            }}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1\_Pos          (5U)                                         }}
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1\_Msk          (0x1UL << ADC\_CSR\_OVR1\_Pos)                   }}
\DoxyCodeLine{1818 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR1              ADC\_CSR\_OVR1\_Msk                             }}
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_Pos          (8U)                                         }}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2\_Msk          (0x1UL << ADC\_CSR\_AWD2\_Pos)                   }}
\DoxyCodeLine{1821 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD2              ADC\_CSR\_AWD2\_Msk                             }}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC2\_Pos          (9U)                                         }}
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC2\_Msk          (0x1UL << ADC\_CSR\_EOC2\_Pos)                   }}
\DoxyCodeLine{1824 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC2              ADC\_CSR\_EOC2\_Msk                             }}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC2\_Pos         (10U)                                        }}
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC2\_Msk         (0x1UL << ADC\_CSR\_JEOC2\_Pos)                  }}
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC2             ADC\_CSR\_JEOC2\_Msk                            }}
\DoxyCodeLine{1828 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT2\_Pos        (11U)                                        }}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT2\_Msk        (0x1UL << ADC\_CSR\_JSTRT2\_Pos)                 }}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT2            ADC\_CSR\_JSTRT2\_Msk                           }}
\DoxyCodeLine{1831 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT2\_Pos         (12U)                                        }}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT2\_Msk         (0x1UL << ADC\_CSR\_STRT2\_Pos)                  }}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT2             ADC\_CSR\_STRT2\_Msk                            }}
\DoxyCodeLine{1834 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR2\_Pos          (13U)                                        }}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR2\_Msk          (0x1UL << ADC\_CSR\_OVR2\_Pos)                   }}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR2              ADC\_CSR\_OVR2\_Msk                             }}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_Pos          (16U)                                        }}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3\_Msk          (0x1UL << ADC\_CSR\_AWD3\_Pos)                   }}
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define ADC\_CSR\_AWD3              ADC\_CSR\_AWD3\_Msk                             }}
\DoxyCodeLine{1840 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC3\_Pos          (17U)                                        }}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC3\_Msk          (0x1UL << ADC\_CSR\_EOC3\_Pos)                   }}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define ADC\_CSR\_EOC3              ADC\_CSR\_EOC3\_Msk                             }}
\DoxyCodeLine{1843 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC3\_Pos         (18U)                                        }}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC3\_Msk         (0x1UL << ADC\_CSR\_JEOC3\_Pos)                  }}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define ADC\_CSR\_JEOC3             ADC\_CSR\_JEOC3\_Msk                            }}
\DoxyCodeLine{1846 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT3\_Pos        (19U)                                        }}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT3\_Msk        (0x1UL << ADC\_CSR\_JSTRT3\_Pos)                 }}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define ADC\_CSR\_JSTRT3            ADC\_CSR\_JSTRT3\_Msk                           }}
\DoxyCodeLine{1849 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT3\_Pos         (20U)                                        }}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT3\_Msk         (0x1UL << ADC\_CSR\_STRT3\_Pos)                  }}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define ADC\_CSR\_STRT3             ADC\_CSR\_STRT3\_Msk                            }}
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR3\_Pos          (21U)                                        }}
\DoxyCodeLine{1853 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR3\_Msk          (0x1UL << ADC\_CSR\_OVR3\_Pos)                   }}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define ADC\_CSR\_OVR3              ADC\_CSR\_OVR3\_Msk                             }}
\DoxyCodeLine{1856 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR1                        ADC\_CSR\_OVR1}}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR2                        ADC\_CSR\_OVR2}}
\DoxyCodeLine{1859 \textcolor{preprocessor}{\#define  ADC\_CSR\_DOVR3                        ADC\_CSR\_OVR3}}
\DoxyCodeLine{1860 }
\DoxyCodeLine{1861 \textcolor{comment}{/*******************  Bit definition for ADC\_CCR register  ********************/}}
\DoxyCodeLine{1862 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_Pos         (0U)                                         }}
\DoxyCodeLine{1863 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_Msk         (0x1FUL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1864 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI             ADC\_CCR\_MULTI\_Msk                            }}
\DoxyCodeLine{1865 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_0           (0x01UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1866 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_1           (0x02UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1867 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_2           (0x04UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1868 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_3           (0x08UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1869 \textcolor{preprocessor}{\#define ADC\_CCR\_MULTI\_4           (0x10UL << ADC\_CCR\_MULTI\_Pos)                 }}
\DoxyCodeLine{1870 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Pos         (8U)                                         }}
\DoxyCodeLine{1871 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_Msk         (0xFUL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1872 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY             ADC\_CCR\_DELAY\_Msk                            }}
\DoxyCodeLine{1873 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_0           (0x1UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1874 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_1           (0x2UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1875 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_2           (0x4UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1876 \textcolor{preprocessor}{\#define ADC\_CCR\_DELAY\_3           (0x8UL << ADC\_CCR\_DELAY\_Pos)                  }}
\DoxyCodeLine{1877 \textcolor{preprocessor}{\#define ADC\_CCR\_DDS\_Pos           (13U)                                        }}
\DoxyCodeLine{1878 \textcolor{preprocessor}{\#define ADC\_CCR\_DDS\_Msk           (0x1UL << ADC\_CCR\_DDS\_Pos)                    }}
\DoxyCodeLine{1879 \textcolor{preprocessor}{\#define ADC\_CCR\_DDS               ADC\_CCR\_DDS\_Msk                              }}
\DoxyCodeLine{1880 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_Pos           (14U)                                        }}
\DoxyCodeLine{1881 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_Msk           (0x3UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{1882 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA               ADC\_CCR\_DMA\_Msk                              }}
\DoxyCodeLine{1883 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_0             (0x1UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{1884 \textcolor{preprocessor}{\#define ADC\_CCR\_DMA\_1             (0x2UL << ADC\_CCR\_DMA\_Pos)                    }}
\DoxyCodeLine{1885 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_Pos        (16U)                                        }}
\DoxyCodeLine{1886 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_Msk        (0x3UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{1887 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE            ADC\_CCR\_ADCPRE\_Msk                           }}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_0          (0x1UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define ADC\_CCR\_ADCPRE\_1          (0x2UL << ADC\_CCR\_ADCPRE\_Pos)                 }}
\DoxyCodeLine{1890 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE\_Pos         (22U)                                        }}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE\_Msk         (0x1UL << ADC\_CCR\_VBATE\_Pos)                  }}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#define ADC\_CCR\_VBATE             ADC\_CCR\_VBATE\_Msk                            }}
\DoxyCodeLine{1893 \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE\_Pos       (23U)                                        }}
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE\_Msk       (0x1UL << ADC\_CCR\_TSVREFE\_Pos)                }}
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define ADC\_CCR\_TSVREFE           ADC\_CCR\_TSVREFE\_Msk                          }}
\DoxyCodeLine{1897 \textcolor{comment}{/*******************  Bit definition for ADC\_CDR register  ********************/}}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1\_Pos         (0U)                                         }}
\DoxyCodeLine{1899 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1\_Msk         (0xFFFFUL << ADC\_CDR\_DATA1\_Pos)               }}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA1             ADC\_CDR\_DATA1\_Msk                            }}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2\_Pos         (16U)                                        }}
\DoxyCodeLine{1902 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2\_Msk         (0xFFFFUL << ADC\_CDR\_DATA2\_Pos)               }}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define ADC\_CDR\_DATA2             ADC\_CDR\_DATA2\_Msk                            }}
\DoxyCodeLine{1905 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_MST         ADC\_CDR\_DATA1}}
\DoxyCodeLine{1907 \textcolor{preprocessor}{\#define ADC\_CDR\_RDATA\_SLV         ADC\_CDR\_DATA2}}
\DoxyCodeLine{1908 }
\DoxyCodeLine{1909 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1910 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1911 \textcolor{comment}{/*                         Controller Area Network                            */}}
\DoxyCodeLine{1912 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{1913 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{1915 \textcolor{comment}{/*******************  Bit definition for CAN\_MCR register  ********************/}}
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define CAN\_MCR\_INRQ\_Pos       (0U)                                            }}
\DoxyCodeLine{1917 \textcolor{preprocessor}{\#define CAN\_MCR\_INRQ\_Msk       (0x1UL << CAN\_MCR\_INRQ\_Pos)                      }}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define CAN\_MCR\_INRQ           CAN\_MCR\_INRQ\_Msk                                }}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#define CAN\_MCR\_SLEEP\_Pos      (1U)                                            }}
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#define CAN\_MCR\_SLEEP\_Msk      (0x1UL << CAN\_MCR\_SLEEP\_Pos)                     }}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define CAN\_MCR\_SLEEP          CAN\_MCR\_SLEEP\_Msk                               }}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define CAN\_MCR\_TXFP\_Pos       (2U)                                            }}
\DoxyCodeLine{1923 \textcolor{preprocessor}{\#define CAN\_MCR\_TXFP\_Msk       (0x1UL << CAN\_MCR\_TXFP\_Pos)                      }}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define CAN\_MCR\_TXFP           CAN\_MCR\_TXFP\_Msk                                }}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define CAN\_MCR\_RFLM\_Pos       (3U)                                            }}
\DoxyCodeLine{1926 \textcolor{preprocessor}{\#define CAN\_MCR\_RFLM\_Msk       (0x1UL << CAN\_MCR\_RFLM\_Pos)                      }}
\DoxyCodeLine{1927 \textcolor{preprocessor}{\#define CAN\_MCR\_RFLM           CAN\_MCR\_RFLM\_Msk                                }}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define CAN\_MCR\_NART\_Pos       (4U)                                            }}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define CAN\_MCR\_NART\_Msk       (0x1UL << CAN\_MCR\_NART\_Pos)                      }}
\DoxyCodeLine{1930 \textcolor{preprocessor}{\#define CAN\_MCR\_NART           CAN\_MCR\_NART\_Msk                                }}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define CAN\_MCR\_AWUM\_Pos       (5U)                                            }}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define CAN\_MCR\_AWUM\_Msk       (0x1UL << CAN\_MCR\_AWUM\_Pos)                      }}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#define CAN\_MCR\_AWUM           CAN\_MCR\_AWUM\_Msk                                }}
\DoxyCodeLine{1934 \textcolor{preprocessor}{\#define CAN\_MCR\_ABOM\_Pos       (6U)                                            }}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define CAN\_MCR\_ABOM\_Msk       (0x1UL << CAN\_MCR\_ABOM\_Pos)                      }}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define CAN\_MCR\_ABOM           CAN\_MCR\_ABOM\_Msk                                }}
\DoxyCodeLine{1937 \textcolor{preprocessor}{\#define CAN\_MCR\_TTCM\_Pos       (7U)                                            }}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define CAN\_MCR\_TTCM\_Msk       (0x1UL << CAN\_MCR\_TTCM\_Pos)                      }}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define CAN\_MCR\_TTCM           CAN\_MCR\_TTCM\_Msk                                }}
\DoxyCodeLine{1940 \textcolor{preprocessor}{\#define CAN\_MCR\_RESET\_Pos      (15U)                                           }}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define CAN\_MCR\_RESET\_Msk      (0x1UL << CAN\_MCR\_RESET\_Pos)                     }}
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define CAN\_MCR\_RESET          CAN\_MCR\_RESET\_Msk                               }}
\DoxyCodeLine{1943 \textcolor{preprocessor}{\#define CAN\_MCR\_DBF\_Pos        (16U)                                           }}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define CAN\_MCR\_DBF\_Msk        (0x1UL << CAN\_MCR\_DBF\_Pos)                       }}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define CAN\_MCR\_DBF            CAN\_MCR\_DBF\_Msk                                 }}
\DoxyCodeLine{1946 \textcolor{comment}{/*******************  Bit definition for CAN\_MSR register  ********************/}}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define CAN\_MSR\_INAK\_Pos       (0U)                                            }}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define CAN\_MSR\_INAK\_Msk       (0x1UL << CAN\_MSR\_INAK\_Pos)                      }}
\DoxyCodeLine{1949 \textcolor{preprocessor}{\#define CAN\_MSR\_INAK           CAN\_MSR\_INAK\_Msk                                }}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define CAN\_MSR\_SLAK\_Pos       (1U)                                            }}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define CAN\_MSR\_SLAK\_Msk       (0x1UL << CAN\_MSR\_SLAK\_Pos)                      }}
\DoxyCodeLine{1952 \textcolor{preprocessor}{\#define CAN\_MSR\_SLAK           CAN\_MSR\_SLAK\_Msk                                }}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define CAN\_MSR\_ERRI\_Pos       (2U)                                            }}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define CAN\_MSR\_ERRI\_Msk       (0x1UL << CAN\_MSR\_ERRI\_Pos)                      }}
\DoxyCodeLine{1955 \textcolor{preprocessor}{\#define CAN\_MSR\_ERRI           CAN\_MSR\_ERRI\_Msk                                }}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define CAN\_MSR\_WKUI\_Pos       (3U)                                            }}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define CAN\_MSR\_WKUI\_Msk       (0x1UL << CAN\_MSR\_WKUI\_Pos)                      }}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#define CAN\_MSR\_WKUI           CAN\_MSR\_WKUI\_Msk                                }}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define CAN\_MSR\_SLAKI\_Pos      (4U)                                            }}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#define CAN\_MSR\_SLAKI\_Msk      (0x1UL << CAN\_MSR\_SLAKI\_Pos)                     }}
\DoxyCodeLine{1961 \textcolor{preprocessor}{\#define CAN\_MSR\_SLAKI          CAN\_MSR\_SLAKI\_Msk                               }}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define CAN\_MSR\_TXM\_Pos        (8U)                                            }}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define CAN\_MSR\_TXM\_Msk        (0x1UL << CAN\_MSR\_TXM\_Pos)                       }}
\DoxyCodeLine{1964 \textcolor{preprocessor}{\#define CAN\_MSR\_TXM            CAN\_MSR\_TXM\_Msk                                 }}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define CAN\_MSR\_RXM\_Pos        (9U)                                            }}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define CAN\_MSR\_RXM\_Msk        (0x1UL << CAN\_MSR\_RXM\_Pos)                       }}
\DoxyCodeLine{1967 \textcolor{preprocessor}{\#define CAN\_MSR\_RXM            CAN\_MSR\_RXM\_Msk                                 }}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define CAN\_MSR\_SAMP\_Pos       (10U)                                           }}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define CAN\_MSR\_SAMP\_Msk       (0x1UL << CAN\_MSR\_SAMP\_Pos)                      }}
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#define CAN\_MSR\_SAMP           CAN\_MSR\_SAMP\_Msk                                }}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define CAN\_MSR\_RX\_Pos         (11U)                                           }}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define CAN\_MSR\_RX\_Msk         (0x1UL << CAN\_MSR\_RX\_Pos)                        }}
\DoxyCodeLine{1973 \textcolor{preprocessor}{\#define CAN\_MSR\_RX             CAN\_MSR\_RX\_Msk                                  }}
\DoxyCodeLine{1975 \textcolor{comment}{/*******************  Bit definition for CAN\_TSR register  ********************/}}
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP0\_Pos      (0U)                                            }}
\DoxyCodeLine{1977 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP0\_Msk      (0x1UL << CAN\_TSR\_RQCP0\_Pos)                     }}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP0          CAN\_TSR\_RQCP0\_Msk                               }}
\DoxyCodeLine{1979 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK0\_Pos      (1U)                                            }}
\DoxyCodeLine{1980 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK0\_Msk      (0x1UL << CAN\_TSR\_TXOK0\_Pos)                     }}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK0          CAN\_TSR\_TXOK0\_Msk                               }}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST0\_Pos      (2U)                                            }}
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST0\_Msk      (0x1UL << CAN\_TSR\_ALST0\_Pos)                     }}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST0          CAN\_TSR\_ALST0\_Msk                               }}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR0\_Pos      (3U)                                            }}
\DoxyCodeLine{1986 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR0\_Msk      (0x1UL << CAN\_TSR\_TERR0\_Pos)                     }}
\DoxyCodeLine{1987 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR0          CAN\_TSR\_TERR0\_Msk                               }}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ0\_Pos      (7U)                                            }}
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ0\_Msk      (0x1UL << CAN\_TSR\_ABRQ0\_Pos)                     }}
\DoxyCodeLine{1990 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ0          CAN\_TSR\_ABRQ0\_Msk                               }}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP1\_Pos      (8U)                                            }}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP1\_Msk      (0x1UL << CAN\_TSR\_RQCP1\_Pos)                     }}
\DoxyCodeLine{1993 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP1          CAN\_TSR\_RQCP1\_Msk                               }}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK1\_Pos      (9U)                                            }}
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK1\_Msk      (0x1UL << CAN\_TSR\_TXOK1\_Pos)                     }}
\DoxyCodeLine{1996 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK1          CAN\_TSR\_TXOK1\_Msk                               }}
\DoxyCodeLine{1997 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST1\_Pos      (10U)                                           }}
\DoxyCodeLine{1998 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST1\_Msk      (0x1UL << CAN\_TSR\_ALST1\_Pos)                     }}
\DoxyCodeLine{1999 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST1          CAN\_TSR\_ALST1\_Msk                               }}
\DoxyCodeLine{2000 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR1\_Pos      (11U)                                           }}
\DoxyCodeLine{2001 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR1\_Msk      (0x1UL << CAN\_TSR\_TERR1\_Pos)                     }}
\DoxyCodeLine{2002 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR1          CAN\_TSR\_TERR1\_Msk                               }}
\DoxyCodeLine{2003 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ1\_Pos      (15U)                                           }}
\DoxyCodeLine{2004 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ1\_Msk      (0x1UL << CAN\_TSR\_ABRQ1\_Pos)                     }}
\DoxyCodeLine{2005 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ1          CAN\_TSR\_ABRQ1\_Msk                               }}
\DoxyCodeLine{2006 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP2\_Pos      (16U)                                           }}
\DoxyCodeLine{2007 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP2\_Msk      (0x1UL << CAN\_TSR\_RQCP2\_Pos)                     }}
\DoxyCodeLine{2008 \textcolor{preprocessor}{\#define CAN\_TSR\_RQCP2          CAN\_TSR\_RQCP2\_Msk                               }}
\DoxyCodeLine{2009 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK2\_Pos      (17U)                                           }}
\DoxyCodeLine{2010 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK2\_Msk      (0x1UL << CAN\_TSR\_TXOK2\_Pos)                     }}
\DoxyCodeLine{2011 \textcolor{preprocessor}{\#define CAN\_TSR\_TXOK2          CAN\_TSR\_TXOK2\_Msk                               }}
\DoxyCodeLine{2012 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST2\_Pos      (18U)                                           }}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST2\_Msk      (0x1UL << CAN\_TSR\_ALST2\_Pos)                     }}
\DoxyCodeLine{2014 \textcolor{preprocessor}{\#define CAN\_TSR\_ALST2          CAN\_TSR\_ALST2\_Msk                               }}
\DoxyCodeLine{2015 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR2\_Pos      (19U)                                           }}
\DoxyCodeLine{2016 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR2\_Msk      (0x1UL << CAN\_TSR\_TERR2\_Pos)                     }}
\DoxyCodeLine{2017 \textcolor{preprocessor}{\#define CAN\_TSR\_TERR2          CAN\_TSR\_TERR2\_Msk                               }}
\DoxyCodeLine{2018 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ2\_Pos      (23U)                                           }}
\DoxyCodeLine{2019 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ2\_Msk      (0x1UL << CAN\_TSR\_ABRQ2\_Pos)                     }}
\DoxyCodeLine{2020 \textcolor{preprocessor}{\#define CAN\_TSR\_ABRQ2          CAN\_TSR\_ABRQ2\_Msk                               }}
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define CAN\_TSR\_CODE\_Pos       (24U)                                           }}
\DoxyCodeLine{2022 \textcolor{preprocessor}{\#define CAN\_TSR\_CODE\_Msk       (0x3UL << CAN\_TSR\_CODE\_Pos)                      }}
\DoxyCodeLine{2023 \textcolor{preprocessor}{\#define CAN\_TSR\_CODE           CAN\_TSR\_CODE\_Msk                                }}
\DoxyCodeLine{2025 \textcolor{preprocessor}{\#define CAN\_TSR\_TME\_Pos        (26U)                                           }}
\DoxyCodeLine{2026 \textcolor{preprocessor}{\#define CAN\_TSR\_TME\_Msk        (0x7UL << CAN\_TSR\_TME\_Pos)                       }}
\DoxyCodeLine{2027 \textcolor{preprocessor}{\#define CAN\_TSR\_TME            CAN\_TSR\_TME\_Msk                                 }}
\DoxyCodeLine{2028 \textcolor{preprocessor}{\#define CAN\_TSR\_TME0\_Pos       (26U)                                           }}
\DoxyCodeLine{2029 \textcolor{preprocessor}{\#define CAN\_TSR\_TME0\_Msk       (0x1UL << CAN\_TSR\_TME0\_Pos)                      }}
\DoxyCodeLine{2030 \textcolor{preprocessor}{\#define CAN\_TSR\_TME0           CAN\_TSR\_TME0\_Msk                                }}
\DoxyCodeLine{2031 \textcolor{preprocessor}{\#define CAN\_TSR\_TME1\_Pos       (27U)                                           }}
\DoxyCodeLine{2032 \textcolor{preprocessor}{\#define CAN\_TSR\_TME1\_Msk       (0x1UL << CAN\_TSR\_TME1\_Pos)                      }}
\DoxyCodeLine{2033 \textcolor{preprocessor}{\#define CAN\_TSR\_TME1           CAN\_TSR\_TME1\_Msk                                }}
\DoxyCodeLine{2034 \textcolor{preprocessor}{\#define CAN\_TSR\_TME2\_Pos       (28U)                                           }}
\DoxyCodeLine{2035 \textcolor{preprocessor}{\#define CAN\_TSR\_TME2\_Msk       (0x1UL << CAN\_TSR\_TME2\_Pos)                      }}
\DoxyCodeLine{2036 \textcolor{preprocessor}{\#define CAN\_TSR\_TME2           CAN\_TSR\_TME2\_Msk                                }}
\DoxyCodeLine{2038 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW\_Pos        (29U)                                           }}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW\_Msk        (0x7UL << CAN\_TSR\_LOW\_Pos)                       }}
\DoxyCodeLine{2040 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW            CAN\_TSR\_LOW\_Msk                                 }}
\DoxyCodeLine{2041 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW0\_Pos       (29U)                                           }}
\DoxyCodeLine{2042 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW0\_Msk       (0x1UL << CAN\_TSR\_LOW0\_Pos)                      }}
\DoxyCodeLine{2043 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW0           CAN\_TSR\_LOW0\_Msk                                }}
\DoxyCodeLine{2044 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW1\_Pos       (30U)                                           }}
\DoxyCodeLine{2045 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW1\_Msk       (0x1UL << CAN\_TSR\_LOW1\_Pos)                      }}
\DoxyCodeLine{2046 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW1           CAN\_TSR\_LOW1\_Msk                                }}
\DoxyCodeLine{2047 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW2\_Pos       (31U)                                           }}
\DoxyCodeLine{2048 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW2\_Msk       (0x1UL << CAN\_TSR\_LOW2\_Pos)                      }}
\DoxyCodeLine{2049 \textcolor{preprocessor}{\#define CAN\_TSR\_LOW2           CAN\_TSR\_LOW2\_Msk                                }}
\DoxyCodeLine{2051 \textcolor{comment}{/*******************  Bit definition for CAN\_RF0R register  *******************/}}
\DoxyCodeLine{2052 \textcolor{preprocessor}{\#define CAN\_RF0R\_FMP0\_Pos      (0U)                                            }}
\DoxyCodeLine{2053 \textcolor{preprocessor}{\#define CAN\_RF0R\_FMP0\_Msk      (0x3UL << CAN\_RF0R\_FMP0\_Pos)                     }}
\DoxyCodeLine{2054 \textcolor{preprocessor}{\#define CAN\_RF0R\_FMP0          CAN\_RF0R\_FMP0\_Msk                               }}
\DoxyCodeLine{2055 \textcolor{preprocessor}{\#define CAN\_RF0R\_FULL0\_Pos     (3U)                                            }}
\DoxyCodeLine{2056 \textcolor{preprocessor}{\#define CAN\_RF0R\_FULL0\_Msk     (0x1UL << CAN\_RF0R\_FULL0\_Pos)                    }}
\DoxyCodeLine{2057 \textcolor{preprocessor}{\#define CAN\_RF0R\_FULL0         CAN\_RF0R\_FULL0\_Msk                              }}
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#define CAN\_RF0R\_FOVR0\_Pos     (4U)                                            }}
\DoxyCodeLine{2059 \textcolor{preprocessor}{\#define CAN\_RF0R\_FOVR0\_Msk     (0x1UL << CAN\_RF0R\_FOVR0\_Pos)                    }}
\DoxyCodeLine{2060 \textcolor{preprocessor}{\#define CAN\_RF0R\_FOVR0         CAN\_RF0R\_FOVR0\_Msk                              }}
\DoxyCodeLine{2061 \textcolor{preprocessor}{\#define CAN\_RF0R\_RFOM0\_Pos     (5U)                                            }}
\DoxyCodeLine{2062 \textcolor{preprocessor}{\#define CAN\_RF0R\_RFOM0\_Msk     (0x1UL << CAN\_RF0R\_RFOM0\_Pos)                    }}
\DoxyCodeLine{2063 \textcolor{preprocessor}{\#define CAN\_RF0R\_RFOM0         CAN\_RF0R\_RFOM0\_Msk                              }}
\DoxyCodeLine{2065 \textcolor{comment}{/*******************  Bit definition for CAN\_RF1R register  *******************/}}
\DoxyCodeLine{2066 \textcolor{preprocessor}{\#define CAN\_RF1R\_FMP1\_Pos      (0U)                                            }}
\DoxyCodeLine{2067 \textcolor{preprocessor}{\#define CAN\_RF1R\_FMP1\_Msk      (0x3UL << CAN\_RF1R\_FMP1\_Pos)                     }}
\DoxyCodeLine{2068 \textcolor{preprocessor}{\#define CAN\_RF1R\_FMP1          CAN\_RF1R\_FMP1\_Msk                               }}
\DoxyCodeLine{2069 \textcolor{preprocessor}{\#define CAN\_RF1R\_FULL1\_Pos     (3U)                                            }}
\DoxyCodeLine{2070 \textcolor{preprocessor}{\#define CAN\_RF1R\_FULL1\_Msk     (0x1UL << CAN\_RF1R\_FULL1\_Pos)                    }}
\DoxyCodeLine{2071 \textcolor{preprocessor}{\#define CAN\_RF1R\_FULL1         CAN\_RF1R\_FULL1\_Msk                              }}
\DoxyCodeLine{2072 \textcolor{preprocessor}{\#define CAN\_RF1R\_FOVR1\_Pos     (4U)                                            }}
\DoxyCodeLine{2073 \textcolor{preprocessor}{\#define CAN\_RF1R\_FOVR1\_Msk     (0x1UL << CAN\_RF1R\_FOVR1\_Pos)                    }}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define CAN\_RF1R\_FOVR1         CAN\_RF1R\_FOVR1\_Msk                              }}
\DoxyCodeLine{2075 \textcolor{preprocessor}{\#define CAN\_RF1R\_RFOM1\_Pos     (5U)                                            }}
\DoxyCodeLine{2076 \textcolor{preprocessor}{\#define CAN\_RF1R\_RFOM1\_Msk     (0x1UL << CAN\_RF1R\_RFOM1\_Pos)                    }}
\DoxyCodeLine{2077 \textcolor{preprocessor}{\#define CAN\_RF1R\_RFOM1         CAN\_RF1R\_RFOM1\_Msk                              }}
\DoxyCodeLine{2079 \textcolor{comment}{/********************  Bit definition for CAN\_IER register  *******************/}}
\DoxyCodeLine{2080 \textcolor{preprocessor}{\#define CAN\_IER\_TMEIE\_Pos      (0U)                                            }}
\DoxyCodeLine{2081 \textcolor{preprocessor}{\#define CAN\_IER\_TMEIE\_Msk      (0x1UL << CAN\_IER\_TMEIE\_Pos)                     }}
\DoxyCodeLine{2082 \textcolor{preprocessor}{\#define CAN\_IER\_TMEIE          CAN\_IER\_TMEIE\_Msk                               }}
\DoxyCodeLine{2083 \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE0\_Pos     (1U)                                            }}
\DoxyCodeLine{2084 \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE0\_Msk     (0x1UL << CAN\_IER\_FMPIE0\_Pos)                    }}
\DoxyCodeLine{2085 \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE0         CAN\_IER\_FMPIE0\_Msk                              }}
\DoxyCodeLine{2086 \textcolor{preprocessor}{\#define CAN\_IER\_FFIE0\_Pos      (2U)                                            }}
\DoxyCodeLine{2087 \textcolor{preprocessor}{\#define CAN\_IER\_FFIE0\_Msk      (0x1UL << CAN\_IER\_FFIE0\_Pos)                     }}
\DoxyCodeLine{2088 \textcolor{preprocessor}{\#define CAN\_IER\_FFIE0          CAN\_IER\_FFIE0\_Msk                               }}
\DoxyCodeLine{2089 \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE0\_Pos     (3U)                                            }}
\DoxyCodeLine{2090 \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE0\_Msk     (0x1UL << CAN\_IER\_FOVIE0\_Pos)                    }}
\DoxyCodeLine{2091 \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE0         CAN\_IER\_FOVIE0\_Msk                              }}
\DoxyCodeLine{2092 \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE1\_Pos     (4U)                                            }}
\DoxyCodeLine{2093 \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE1\_Msk     (0x1UL << CAN\_IER\_FMPIE1\_Pos)                    }}
\DoxyCodeLine{2094 \textcolor{preprocessor}{\#define CAN\_IER\_FMPIE1         CAN\_IER\_FMPIE1\_Msk                              }}
\DoxyCodeLine{2095 \textcolor{preprocessor}{\#define CAN\_IER\_FFIE1\_Pos      (5U)                                            }}
\DoxyCodeLine{2096 \textcolor{preprocessor}{\#define CAN\_IER\_FFIE1\_Msk      (0x1UL << CAN\_IER\_FFIE1\_Pos)                     }}
\DoxyCodeLine{2097 \textcolor{preprocessor}{\#define CAN\_IER\_FFIE1          CAN\_IER\_FFIE1\_Msk                               }}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE1\_Pos     (6U)                                            }}
\DoxyCodeLine{2099 \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE1\_Msk     (0x1UL << CAN\_IER\_FOVIE1\_Pos)                    }}
\DoxyCodeLine{2100 \textcolor{preprocessor}{\#define CAN\_IER\_FOVIE1         CAN\_IER\_FOVIE1\_Msk                              }}
\DoxyCodeLine{2101 \textcolor{preprocessor}{\#define CAN\_IER\_EWGIE\_Pos      (8U)                                            }}
\DoxyCodeLine{2102 \textcolor{preprocessor}{\#define CAN\_IER\_EWGIE\_Msk      (0x1UL << CAN\_IER\_EWGIE\_Pos)                     }}
\DoxyCodeLine{2103 \textcolor{preprocessor}{\#define CAN\_IER\_EWGIE          CAN\_IER\_EWGIE\_Msk                               }}
\DoxyCodeLine{2104 \textcolor{preprocessor}{\#define CAN\_IER\_EPVIE\_Pos      (9U)                                            }}
\DoxyCodeLine{2105 \textcolor{preprocessor}{\#define CAN\_IER\_EPVIE\_Msk      (0x1UL << CAN\_IER\_EPVIE\_Pos)                     }}
\DoxyCodeLine{2106 \textcolor{preprocessor}{\#define CAN\_IER\_EPVIE          CAN\_IER\_EPVIE\_Msk                               }}
\DoxyCodeLine{2107 \textcolor{preprocessor}{\#define CAN\_IER\_BOFIE\_Pos      (10U)                                           }}
\DoxyCodeLine{2108 \textcolor{preprocessor}{\#define CAN\_IER\_BOFIE\_Msk      (0x1UL << CAN\_IER\_BOFIE\_Pos)                     }}
\DoxyCodeLine{2109 \textcolor{preprocessor}{\#define CAN\_IER\_BOFIE          CAN\_IER\_BOFIE\_Msk                               }}
\DoxyCodeLine{2110 \textcolor{preprocessor}{\#define CAN\_IER\_LECIE\_Pos      (11U)                                           }}
\DoxyCodeLine{2111 \textcolor{preprocessor}{\#define CAN\_IER\_LECIE\_Msk      (0x1UL << CAN\_IER\_LECIE\_Pos)                     }}
\DoxyCodeLine{2112 \textcolor{preprocessor}{\#define CAN\_IER\_LECIE          CAN\_IER\_LECIE\_Msk                               }}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define CAN\_IER\_ERRIE\_Pos      (15U)                                           }}
\DoxyCodeLine{2114 \textcolor{preprocessor}{\#define CAN\_IER\_ERRIE\_Msk      (0x1UL << CAN\_IER\_ERRIE\_Pos)                     }}
\DoxyCodeLine{2115 \textcolor{preprocessor}{\#define CAN\_IER\_ERRIE          CAN\_IER\_ERRIE\_Msk                               }}
\DoxyCodeLine{2116 \textcolor{preprocessor}{\#define CAN\_IER\_WKUIE\_Pos      (16U)                                           }}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#define CAN\_IER\_WKUIE\_Msk      (0x1UL << CAN\_IER\_WKUIE\_Pos)                     }}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#define CAN\_IER\_WKUIE          CAN\_IER\_WKUIE\_Msk                               }}
\DoxyCodeLine{2119 \textcolor{preprocessor}{\#define CAN\_IER\_SLKIE\_Pos      (17U)                                           }}
\DoxyCodeLine{2120 \textcolor{preprocessor}{\#define CAN\_IER\_SLKIE\_Msk      (0x1UL << CAN\_IER\_SLKIE\_Pos)                     }}
\DoxyCodeLine{2121 \textcolor{preprocessor}{\#define CAN\_IER\_SLKIE          CAN\_IER\_SLKIE\_Msk                               }}
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#define CAN\_IER\_EWGIE\_Pos      (8U)                                            }}
\DoxyCodeLine{2123 }
\DoxyCodeLine{2124 \textcolor{comment}{/********************  Bit definition for CAN\_ESR register  *******************/}}
\DoxyCodeLine{2125 \textcolor{preprocessor}{\#define CAN\_ESR\_EWGF\_Pos       (0U)                                            }}
\DoxyCodeLine{2126 \textcolor{preprocessor}{\#define CAN\_ESR\_EWGF\_Msk       (0x1UL << CAN\_ESR\_EWGF\_Pos)                      }}
\DoxyCodeLine{2127 \textcolor{preprocessor}{\#define CAN\_ESR\_EWGF           CAN\_ESR\_EWGF\_Msk                                }}
\DoxyCodeLine{2128 \textcolor{preprocessor}{\#define CAN\_ESR\_EPVF\_Pos       (1U)                                            }}
\DoxyCodeLine{2129 \textcolor{preprocessor}{\#define CAN\_ESR\_EPVF\_Msk       (0x1UL << CAN\_ESR\_EPVF\_Pos)                      }}
\DoxyCodeLine{2130 \textcolor{preprocessor}{\#define CAN\_ESR\_EPVF           CAN\_ESR\_EPVF\_Msk                                }}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#define CAN\_ESR\_BOFF\_Pos       (2U)                                            }}
\DoxyCodeLine{2132 \textcolor{preprocessor}{\#define CAN\_ESR\_BOFF\_Msk       (0x1UL << CAN\_ESR\_BOFF\_Pos)                      }}
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#define CAN\_ESR\_BOFF           CAN\_ESR\_BOFF\_Msk                                }}
\DoxyCodeLine{2135 \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_Pos        (4U)                                            }}
\DoxyCodeLine{2136 \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_Msk        (0x7UL << CAN\_ESR\_LEC\_Pos)                       }}
\DoxyCodeLine{2137 \textcolor{preprocessor}{\#define CAN\_ESR\_LEC            CAN\_ESR\_LEC\_Msk                                 }}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_0          (0x1UL << CAN\_ESR\_LEC\_Pos)                       }}
\DoxyCodeLine{2139 \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_1          (0x2UL << CAN\_ESR\_LEC\_Pos)                       }}
\DoxyCodeLine{2140 \textcolor{preprocessor}{\#define CAN\_ESR\_LEC\_2          (0x4UL << CAN\_ESR\_LEC\_Pos)                       }}
\DoxyCodeLine{2142 \textcolor{preprocessor}{\#define CAN\_ESR\_TEC\_Pos        (16U)                                           }}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define CAN\_ESR\_TEC\_Msk        (0xFFUL << CAN\_ESR\_TEC\_Pos)                      }}
\DoxyCodeLine{2144 \textcolor{preprocessor}{\#define CAN\_ESR\_TEC            CAN\_ESR\_TEC\_Msk                                 }}
\DoxyCodeLine{2145 \textcolor{preprocessor}{\#define CAN\_ESR\_REC\_Pos        (24U)                                           }}
\DoxyCodeLine{2146 \textcolor{preprocessor}{\#define CAN\_ESR\_REC\_Msk        (0xFFUL << CAN\_ESR\_REC\_Pos)                      }}
\DoxyCodeLine{2147 \textcolor{preprocessor}{\#define CAN\_ESR\_REC            CAN\_ESR\_REC\_Msk                                 }}
\DoxyCodeLine{2149 \textcolor{comment}{/*******************  Bit definition for CAN\_BTR register  ********************/}}
\DoxyCodeLine{2150 \textcolor{preprocessor}{\#define CAN\_BTR\_BRP\_Pos        (0U)                                            }}
\DoxyCodeLine{2151 \textcolor{preprocessor}{\#define CAN\_BTR\_BRP\_Msk        (0x3FFUL << CAN\_BTR\_BRP\_Pos)                     }}
\DoxyCodeLine{2152 \textcolor{preprocessor}{\#define CAN\_BTR\_BRP            CAN\_BTR\_BRP\_Msk                                 }}
\DoxyCodeLine{2153 \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_Pos        (16U)                                           }}
\DoxyCodeLine{2154 \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_Msk        (0xFUL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{2155 \textcolor{preprocessor}{\#define CAN\_BTR\_TS1            CAN\_BTR\_TS1\_Msk                                 }}
\DoxyCodeLine{2156 \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_0          (0x1UL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{2157 \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_1          (0x2UL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{2158 \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_2          (0x4UL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{2159 \textcolor{preprocessor}{\#define CAN\_BTR\_TS1\_3          (0x8UL << CAN\_BTR\_TS1\_Pos)                       }}
\DoxyCodeLine{2160 \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_Pos        (20U)                                           }}
\DoxyCodeLine{2161 \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_Msk        (0x7UL << CAN\_BTR\_TS2\_Pos)                       }}
\DoxyCodeLine{2162 \textcolor{preprocessor}{\#define CAN\_BTR\_TS2            CAN\_BTR\_TS2\_Msk                                 }}
\DoxyCodeLine{2163 \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_0          (0x1UL << CAN\_BTR\_TS2\_Pos)                       }}
\DoxyCodeLine{2164 \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_1          (0x2UL << CAN\_BTR\_TS2\_Pos)                       }}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#define CAN\_BTR\_TS2\_2          (0x4UL << CAN\_BTR\_TS2\_Pos)                       }}
\DoxyCodeLine{2166 \textcolor{preprocessor}{\#define CAN\_BTR\_SJW\_Pos        (24U)                                           }}
\DoxyCodeLine{2167 \textcolor{preprocessor}{\#define CAN\_BTR\_SJW\_Msk        (0x3UL << CAN\_BTR\_SJW\_Pos)                       }}
\DoxyCodeLine{2168 \textcolor{preprocessor}{\#define CAN\_BTR\_SJW            CAN\_BTR\_SJW\_Msk                                 }}
\DoxyCodeLine{2169 \textcolor{preprocessor}{\#define CAN\_BTR\_SJW\_0          (0x1UL << CAN\_BTR\_SJW\_Pos)                       }}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#define CAN\_BTR\_SJW\_1          (0x2UL << CAN\_BTR\_SJW\_Pos)                       }}
\DoxyCodeLine{2171 \textcolor{preprocessor}{\#define CAN\_BTR\_LBKM\_Pos       (30U)                                           }}
\DoxyCodeLine{2172 \textcolor{preprocessor}{\#define CAN\_BTR\_LBKM\_Msk       (0x1UL << CAN\_BTR\_LBKM\_Pos)                      }}
\DoxyCodeLine{2173 \textcolor{preprocessor}{\#define CAN\_BTR\_LBKM           CAN\_BTR\_LBKM\_Msk                                }}
\DoxyCodeLine{2174 \textcolor{preprocessor}{\#define CAN\_BTR\_SILM\_Pos       (31U)                                           }}
\DoxyCodeLine{2175 \textcolor{preprocessor}{\#define CAN\_BTR\_SILM\_Msk       (0x1UL << CAN\_BTR\_SILM\_Pos)                      }}
\DoxyCodeLine{2176 \textcolor{preprocessor}{\#define CAN\_BTR\_SILM           CAN\_BTR\_SILM\_Msk                                }}
\DoxyCodeLine{2180 \textcolor{comment}{/******************  Bit definition for CAN\_TI0R register  ********************/}}
\DoxyCodeLine{2181 \textcolor{preprocessor}{\#define CAN\_TI0R\_TXRQ\_Pos      (0U)                                            }}
\DoxyCodeLine{2182 \textcolor{preprocessor}{\#define CAN\_TI0R\_TXRQ\_Msk      (0x1UL << CAN\_TI0R\_TXRQ\_Pos)                     }}
\DoxyCodeLine{2183 \textcolor{preprocessor}{\#define CAN\_TI0R\_TXRQ          CAN\_TI0R\_TXRQ\_Msk                               }}
\DoxyCodeLine{2184 \textcolor{preprocessor}{\#define CAN\_TI0R\_RTR\_Pos       (1U)                                            }}
\DoxyCodeLine{2185 \textcolor{preprocessor}{\#define CAN\_TI0R\_RTR\_Msk       (0x1UL << CAN\_TI0R\_RTR\_Pos)                      }}
\DoxyCodeLine{2186 \textcolor{preprocessor}{\#define CAN\_TI0R\_RTR           CAN\_TI0R\_RTR\_Msk                                }}
\DoxyCodeLine{2187 \textcolor{preprocessor}{\#define CAN\_TI0R\_IDE\_Pos       (2U)                                            }}
\DoxyCodeLine{2188 \textcolor{preprocessor}{\#define CAN\_TI0R\_IDE\_Msk       (0x1UL << CAN\_TI0R\_IDE\_Pos)                      }}
\DoxyCodeLine{2189 \textcolor{preprocessor}{\#define CAN\_TI0R\_IDE           CAN\_TI0R\_IDE\_Msk                                }}
\DoxyCodeLine{2190 \textcolor{preprocessor}{\#define CAN\_TI0R\_EXID\_Pos      (3U)                                            }}
\DoxyCodeLine{2191 \textcolor{preprocessor}{\#define CAN\_TI0R\_EXID\_Msk      (0x3FFFFUL << CAN\_TI0R\_EXID\_Pos)                 }}
\DoxyCodeLine{2192 \textcolor{preprocessor}{\#define CAN\_TI0R\_EXID          CAN\_TI0R\_EXID\_Msk                               }}
\DoxyCodeLine{2193 \textcolor{preprocessor}{\#define CAN\_TI0R\_STID\_Pos      (21U)                                           }}
\DoxyCodeLine{2194 \textcolor{preprocessor}{\#define CAN\_TI0R\_STID\_Msk      (0x7FFUL << CAN\_TI0R\_STID\_Pos)                   }}
\DoxyCodeLine{2195 \textcolor{preprocessor}{\#define CAN\_TI0R\_STID          CAN\_TI0R\_STID\_Msk                               }}
\DoxyCodeLine{2197 \textcolor{comment}{/******************  Bit definition for CAN\_TDT0R register  *******************/}}
\DoxyCodeLine{2198 \textcolor{preprocessor}{\#define CAN\_TDT0R\_DLC\_Pos      (0U)                                            }}
\DoxyCodeLine{2199 \textcolor{preprocessor}{\#define CAN\_TDT0R\_DLC\_Msk      (0xFUL << CAN\_TDT0R\_DLC\_Pos)                     }}
\DoxyCodeLine{2200 \textcolor{preprocessor}{\#define CAN\_TDT0R\_DLC          CAN\_TDT0R\_DLC\_Msk                               }}
\DoxyCodeLine{2201 \textcolor{preprocessor}{\#define CAN\_TDT0R\_TGT\_Pos      (8U)                                            }}
\DoxyCodeLine{2202 \textcolor{preprocessor}{\#define CAN\_TDT0R\_TGT\_Msk      (0x1UL << CAN\_TDT0R\_TGT\_Pos)                     }}
\DoxyCodeLine{2203 \textcolor{preprocessor}{\#define CAN\_TDT0R\_TGT          CAN\_TDT0R\_TGT\_Msk                               }}
\DoxyCodeLine{2204 \textcolor{preprocessor}{\#define CAN\_TDT0R\_TIME\_Pos     (16U)                                           }}
\DoxyCodeLine{2205 \textcolor{preprocessor}{\#define CAN\_TDT0R\_TIME\_Msk     (0xFFFFUL << CAN\_TDT0R\_TIME\_Pos)                 }}
\DoxyCodeLine{2206 \textcolor{preprocessor}{\#define CAN\_TDT0R\_TIME         CAN\_TDT0R\_TIME\_Msk                              }}
\DoxyCodeLine{2208 \textcolor{comment}{/******************  Bit definition for CAN\_TDL0R register  *******************/}}
\DoxyCodeLine{2209 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA0\_Pos    (0U)                                            }}
\DoxyCodeLine{2210 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA0\_Msk    (0xFFUL << CAN\_TDL0R\_DATA0\_Pos)                  }}
\DoxyCodeLine{2211 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA0        CAN\_TDL0R\_DATA0\_Msk                             }}
\DoxyCodeLine{2212 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA1\_Pos    (8U)                                            }}
\DoxyCodeLine{2213 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA1\_Msk    (0xFFUL << CAN\_TDL0R\_DATA1\_Pos)                  }}
\DoxyCodeLine{2214 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA1        CAN\_TDL0R\_DATA1\_Msk                             }}
\DoxyCodeLine{2215 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA2\_Pos    (16U)                                           }}
\DoxyCodeLine{2216 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA2\_Msk    (0xFFUL << CAN\_TDL0R\_DATA2\_Pos)                  }}
\DoxyCodeLine{2217 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA2        CAN\_TDL0R\_DATA2\_Msk                             }}
\DoxyCodeLine{2218 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA3\_Pos    (24U)                                           }}
\DoxyCodeLine{2219 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA3\_Msk    (0xFFUL << CAN\_TDL0R\_DATA3\_Pos)                  }}
\DoxyCodeLine{2220 \textcolor{preprocessor}{\#define CAN\_TDL0R\_DATA3        CAN\_TDL0R\_DATA3\_Msk                             }}
\DoxyCodeLine{2222 \textcolor{comment}{/******************  Bit definition for CAN\_TDH0R register  *******************/}}
\DoxyCodeLine{2223 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA4\_Pos    (0U)                                            }}
\DoxyCodeLine{2224 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA4\_Msk    (0xFFUL << CAN\_TDH0R\_DATA4\_Pos)                  }}
\DoxyCodeLine{2225 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA4        CAN\_TDH0R\_DATA4\_Msk                             }}
\DoxyCodeLine{2226 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA5\_Pos    (8U)                                            }}
\DoxyCodeLine{2227 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA5\_Msk    (0xFFUL << CAN\_TDH0R\_DATA5\_Pos)                  }}
\DoxyCodeLine{2228 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA5        CAN\_TDH0R\_DATA5\_Msk                             }}
\DoxyCodeLine{2229 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA6\_Pos    (16U)                                           }}
\DoxyCodeLine{2230 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA6\_Msk    (0xFFUL << CAN\_TDH0R\_DATA6\_Pos)                  }}
\DoxyCodeLine{2231 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA6        CAN\_TDH0R\_DATA6\_Msk                             }}
\DoxyCodeLine{2232 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA7\_Pos    (24U)                                           }}
\DoxyCodeLine{2233 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA7\_Msk    (0xFFUL << CAN\_TDH0R\_DATA7\_Pos)                  }}
\DoxyCodeLine{2234 \textcolor{preprocessor}{\#define CAN\_TDH0R\_DATA7        CAN\_TDH0R\_DATA7\_Msk                             }}
\DoxyCodeLine{2236 \textcolor{comment}{/*******************  Bit definition for CAN\_TI1R register  *******************/}}
\DoxyCodeLine{2237 \textcolor{preprocessor}{\#define CAN\_TI1R\_TXRQ\_Pos      (0U)                                            }}
\DoxyCodeLine{2238 \textcolor{preprocessor}{\#define CAN\_TI1R\_TXRQ\_Msk      (0x1UL << CAN\_TI1R\_TXRQ\_Pos)                     }}
\DoxyCodeLine{2239 \textcolor{preprocessor}{\#define CAN\_TI1R\_TXRQ          CAN\_TI1R\_TXRQ\_Msk                               }}
\DoxyCodeLine{2240 \textcolor{preprocessor}{\#define CAN\_TI1R\_RTR\_Pos       (1U)                                            }}
\DoxyCodeLine{2241 \textcolor{preprocessor}{\#define CAN\_TI1R\_RTR\_Msk       (0x1UL << CAN\_TI1R\_RTR\_Pos)                      }}
\DoxyCodeLine{2242 \textcolor{preprocessor}{\#define CAN\_TI1R\_RTR           CAN\_TI1R\_RTR\_Msk                                }}
\DoxyCodeLine{2243 \textcolor{preprocessor}{\#define CAN\_TI1R\_IDE\_Pos       (2U)                                            }}
\DoxyCodeLine{2244 \textcolor{preprocessor}{\#define CAN\_TI1R\_IDE\_Msk       (0x1UL << CAN\_TI1R\_IDE\_Pos)                      }}
\DoxyCodeLine{2245 \textcolor{preprocessor}{\#define CAN\_TI1R\_IDE           CAN\_TI1R\_IDE\_Msk                                }}
\DoxyCodeLine{2246 \textcolor{preprocessor}{\#define CAN\_TI1R\_EXID\_Pos      (3U)                                            }}
\DoxyCodeLine{2247 \textcolor{preprocessor}{\#define CAN\_TI1R\_EXID\_Msk      (0x3FFFFUL << CAN\_TI1R\_EXID\_Pos)                 }}
\DoxyCodeLine{2248 \textcolor{preprocessor}{\#define CAN\_TI1R\_EXID          CAN\_TI1R\_EXID\_Msk                               }}
\DoxyCodeLine{2249 \textcolor{preprocessor}{\#define CAN\_TI1R\_STID\_Pos      (21U)                                           }}
\DoxyCodeLine{2250 \textcolor{preprocessor}{\#define CAN\_TI1R\_STID\_Msk      (0x7FFUL << CAN\_TI1R\_STID\_Pos)                   }}
\DoxyCodeLine{2251 \textcolor{preprocessor}{\#define CAN\_TI1R\_STID          CAN\_TI1R\_STID\_Msk                               }}
\DoxyCodeLine{2253 \textcolor{comment}{/*******************  Bit definition for CAN\_TDT1R register  ******************/}}
\DoxyCodeLine{2254 \textcolor{preprocessor}{\#define CAN\_TDT1R\_DLC\_Pos      (0U)                                            }}
\DoxyCodeLine{2255 \textcolor{preprocessor}{\#define CAN\_TDT1R\_DLC\_Msk      (0xFUL << CAN\_TDT1R\_DLC\_Pos)                     }}
\DoxyCodeLine{2256 \textcolor{preprocessor}{\#define CAN\_TDT1R\_DLC          CAN\_TDT1R\_DLC\_Msk                               }}
\DoxyCodeLine{2257 \textcolor{preprocessor}{\#define CAN\_TDT1R\_TGT\_Pos      (8U)                                            }}
\DoxyCodeLine{2258 \textcolor{preprocessor}{\#define CAN\_TDT1R\_TGT\_Msk      (0x1UL << CAN\_TDT1R\_TGT\_Pos)                     }}
\DoxyCodeLine{2259 \textcolor{preprocessor}{\#define CAN\_TDT1R\_TGT          CAN\_TDT1R\_TGT\_Msk                               }}
\DoxyCodeLine{2260 \textcolor{preprocessor}{\#define CAN\_TDT1R\_TIME\_Pos     (16U)                                           }}
\DoxyCodeLine{2261 \textcolor{preprocessor}{\#define CAN\_TDT1R\_TIME\_Msk     (0xFFFFUL << CAN\_TDT1R\_TIME\_Pos)                 }}
\DoxyCodeLine{2262 \textcolor{preprocessor}{\#define CAN\_TDT1R\_TIME         CAN\_TDT1R\_TIME\_Msk                              }}
\DoxyCodeLine{2264 \textcolor{comment}{/*******************  Bit definition for CAN\_TDL1R register  ******************/}}
\DoxyCodeLine{2265 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA0\_Pos    (0U)                                            }}
\DoxyCodeLine{2266 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA0\_Msk    (0xFFUL << CAN\_TDL1R\_DATA0\_Pos)                  }}
\DoxyCodeLine{2267 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA0        CAN\_TDL1R\_DATA0\_Msk                             }}
\DoxyCodeLine{2268 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA1\_Pos    (8U)                                            }}
\DoxyCodeLine{2269 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA1\_Msk    (0xFFUL << CAN\_TDL1R\_DATA1\_Pos)                  }}
\DoxyCodeLine{2270 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA1        CAN\_TDL1R\_DATA1\_Msk                             }}
\DoxyCodeLine{2271 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA2\_Pos    (16U)                                           }}
\DoxyCodeLine{2272 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA2\_Msk    (0xFFUL << CAN\_TDL1R\_DATA2\_Pos)                  }}
\DoxyCodeLine{2273 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA2        CAN\_TDL1R\_DATA2\_Msk                             }}
\DoxyCodeLine{2274 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA3\_Pos    (24U)                                           }}
\DoxyCodeLine{2275 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA3\_Msk    (0xFFUL << CAN\_TDL1R\_DATA3\_Pos)                  }}
\DoxyCodeLine{2276 \textcolor{preprocessor}{\#define CAN\_TDL1R\_DATA3        CAN\_TDL1R\_DATA3\_Msk                             }}
\DoxyCodeLine{2278 \textcolor{comment}{/*******************  Bit definition for CAN\_TDH1R register  ******************/}}
\DoxyCodeLine{2279 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA4\_Pos    (0U)                                            }}
\DoxyCodeLine{2280 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA4\_Msk    (0xFFUL << CAN\_TDH1R\_DATA4\_Pos)                  }}
\DoxyCodeLine{2281 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA4        CAN\_TDH1R\_DATA4\_Msk                             }}
\DoxyCodeLine{2282 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA5\_Pos    (8U)                                            }}
\DoxyCodeLine{2283 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA5\_Msk    (0xFFUL << CAN\_TDH1R\_DATA5\_Pos)                  }}
\DoxyCodeLine{2284 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA5        CAN\_TDH1R\_DATA5\_Msk                             }}
\DoxyCodeLine{2285 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA6\_Pos    (16U)                                           }}
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA6\_Msk    (0xFFUL << CAN\_TDH1R\_DATA6\_Pos)                  }}
\DoxyCodeLine{2287 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA6        CAN\_TDH1R\_DATA6\_Msk                             }}
\DoxyCodeLine{2288 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA7\_Pos    (24U)                                           }}
\DoxyCodeLine{2289 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA7\_Msk    (0xFFUL << CAN\_TDH1R\_DATA7\_Pos)                  }}
\DoxyCodeLine{2290 \textcolor{preprocessor}{\#define CAN\_TDH1R\_DATA7        CAN\_TDH1R\_DATA7\_Msk                             }}
\DoxyCodeLine{2292 \textcolor{comment}{/*******************  Bit definition for CAN\_TI2R register  *******************/}}
\DoxyCodeLine{2293 \textcolor{preprocessor}{\#define CAN\_TI2R\_TXRQ\_Pos      (0U)                                            }}
\DoxyCodeLine{2294 \textcolor{preprocessor}{\#define CAN\_TI2R\_TXRQ\_Msk      (0x1UL << CAN\_TI2R\_TXRQ\_Pos)                     }}
\DoxyCodeLine{2295 \textcolor{preprocessor}{\#define CAN\_TI2R\_TXRQ          CAN\_TI2R\_TXRQ\_Msk                               }}
\DoxyCodeLine{2296 \textcolor{preprocessor}{\#define CAN\_TI2R\_RTR\_Pos       (1U)                                            }}
\DoxyCodeLine{2297 \textcolor{preprocessor}{\#define CAN\_TI2R\_RTR\_Msk       (0x1UL << CAN\_TI2R\_RTR\_Pos)                      }}
\DoxyCodeLine{2298 \textcolor{preprocessor}{\#define CAN\_TI2R\_RTR           CAN\_TI2R\_RTR\_Msk                                }}
\DoxyCodeLine{2299 \textcolor{preprocessor}{\#define CAN\_TI2R\_IDE\_Pos       (2U)                                            }}
\DoxyCodeLine{2300 \textcolor{preprocessor}{\#define CAN\_TI2R\_IDE\_Msk       (0x1UL << CAN\_TI2R\_IDE\_Pos)                      }}
\DoxyCodeLine{2301 \textcolor{preprocessor}{\#define CAN\_TI2R\_IDE           CAN\_TI2R\_IDE\_Msk                                }}
\DoxyCodeLine{2302 \textcolor{preprocessor}{\#define CAN\_TI2R\_EXID\_Pos      (3U)                                            }}
\DoxyCodeLine{2303 \textcolor{preprocessor}{\#define CAN\_TI2R\_EXID\_Msk      (0x3FFFFUL << CAN\_TI2R\_EXID\_Pos)                 }}
\DoxyCodeLine{2304 \textcolor{preprocessor}{\#define CAN\_TI2R\_EXID          CAN\_TI2R\_EXID\_Msk                               }}
\DoxyCodeLine{2305 \textcolor{preprocessor}{\#define CAN\_TI2R\_STID\_Pos      (21U)                                           }}
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#define CAN\_TI2R\_STID\_Msk      (0x7FFUL << CAN\_TI2R\_STID\_Pos)                   }}
\DoxyCodeLine{2307 \textcolor{preprocessor}{\#define CAN\_TI2R\_STID          CAN\_TI2R\_STID\_Msk                               }}
\DoxyCodeLine{2309 \textcolor{comment}{/*******************  Bit definition for CAN\_TDT2R register  ******************/}  }
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#define CAN\_TDT2R\_DLC\_Pos      (0U)                                            }}
\DoxyCodeLine{2311 \textcolor{preprocessor}{\#define CAN\_TDT2R\_DLC\_Msk      (0xFUL << CAN\_TDT2R\_DLC\_Pos)                     }}
\DoxyCodeLine{2312 \textcolor{preprocessor}{\#define CAN\_TDT2R\_DLC          CAN\_TDT2R\_DLC\_Msk                               }}
\DoxyCodeLine{2313 \textcolor{preprocessor}{\#define CAN\_TDT2R\_TGT\_Pos      (8U)                                            }}
\DoxyCodeLine{2314 \textcolor{preprocessor}{\#define CAN\_TDT2R\_TGT\_Msk      (0x1UL << CAN\_TDT2R\_TGT\_Pos)                     }}
\DoxyCodeLine{2315 \textcolor{preprocessor}{\#define CAN\_TDT2R\_TGT          CAN\_TDT2R\_TGT\_Msk                               }}
\DoxyCodeLine{2316 \textcolor{preprocessor}{\#define CAN\_TDT2R\_TIME\_Pos     (16U)                                           }}
\DoxyCodeLine{2317 \textcolor{preprocessor}{\#define CAN\_TDT2R\_TIME\_Msk     (0xFFFFUL << CAN\_TDT2R\_TIME\_Pos)                 }}
\DoxyCodeLine{2318 \textcolor{preprocessor}{\#define CAN\_TDT2R\_TIME         CAN\_TDT2R\_TIME\_Msk                              }}
\DoxyCodeLine{2320 \textcolor{comment}{/*******************  Bit definition for CAN\_TDL2R register  ******************/}}
\DoxyCodeLine{2321 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA0\_Pos    (0U)                                            }}
\DoxyCodeLine{2322 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA0\_Msk    (0xFFUL << CAN\_TDL2R\_DATA0\_Pos)                  }}
\DoxyCodeLine{2323 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA0        CAN\_TDL2R\_DATA0\_Msk                             }}
\DoxyCodeLine{2324 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA1\_Pos    (8U)                                            }}
\DoxyCodeLine{2325 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA1\_Msk    (0xFFUL << CAN\_TDL2R\_DATA1\_Pos)                  }}
\DoxyCodeLine{2326 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA1        CAN\_TDL2R\_DATA1\_Msk                             }}
\DoxyCodeLine{2327 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA2\_Pos    (16U)                                           }}
\DoxyCodeLine{2328 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA2\_Msk    (0xFFUL << CAN\_TDL2R\_DATA2\_Pos)                  }}
\DoxyCodeLine{2329 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA2        CAN\_TDL2R\_DATA2\_Msk                             }}
\DoxyCodeLine{2330 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA3\_Pos    (24U)                                           }}
\DoxyCodeLine{2331 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA3\_Msk    (0xFFUL << CAN\_TDL2R\_DATA3\_Pos)                  }}
\DoxyCodeLine{2332 \textcolor{preprocessor}{\#define CAN\_TDL2R\_DATA3        CAN\_TDL2R\_DATA3\_Msk                             }}
\DoxyCodeLine{2334 \textcolor{comment}{/*******************  Bit definition for CAN\_TDH2R register  ******************/}}
\DoxyCodeLine{2335 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA4\_Pos    (0U)                                            }}
\DoxyCodeLine{2336 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA4\_Msk    (0xFFUL << CAN\_TDH2R\_DATA4\_Pos)                  }}
\DoxyCodeLine{2337 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA4        CAN\_TDH2R\_DATA4\_Msk                             }}
\DoxyCodeLine{2338 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA5\_Pos    (8U)                                            }}
\DoxyCodeLine{2339 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA5\_Msk    (0xFFUL << CAN\_TDH2R\_DATA5\_Pos)                  }}
\DoxyCodeLine{2340 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA5        CAN\_TDH2R\_DATA5\_Msk                             }}
\DoxyCodeLine{2341 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA6\_Pos    (16U)                                           }}
\DoxyCodeLine{2342 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA6\_Msk    (0xFFUL << CAN\_TDH2R\_DATA6\_Pos)                  }}
\DoxyCodeLine{2343 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA6        CAN\_TDH2R\_DATA6\_Msk                             }}
\DoxyCodeLine{2344 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA7\_Pos    (24U)                                           }}
\DoxyCodeLine{2345 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA7\_Msk    (0xFFUL << CAN\_TDH2R\_DATA7\_Pos)                  }}
\DoxyCodeLine{2346 \textcolor{preprocessor}{\#define CAN\_TDH2R\_DATA7        CAN\_TDH2R\_DATA7\_Msk                             }}
\DoxyCodeLine{2348 \textcolor{comment}{/*******************  Bit definition for CAN\_RI0R register  *******************/}}
\DoxyCodeLine{2349 \textcolor{preprocessor}{\#define CAN\_RI0R\_RTR\_Pos       (1U)                                            }}
\DoxyCodeLine{2350 \textcolor{preprocessor}{\#define CAN\_RI0R\_RTR\_Msk       (0x1UL << CAN\_RI0R\_RTR\_Pos)                      }}
\DoxyCodeLine{2351 \textcolor{preprocessor}{\#define CAN\_RI0R\_RTR           CAN\_RI0R\_RTR\_Msk                                }}
\DoxyCodeLine{2352 \textcolor{preprocessor}{\#define CAN\_RI0R\_IDE\_Pos       (2U)                                            }}
\DoxyCodeLine{2353 \textcolor{preprocessor}{\#define CAN\_RI0R\_IDE\_Msk       (0x1UL << CAN\_RI0R\_IDE\_Pos)                      }}
\DoxyCodeLine{2354 \textcolor{preprocessor}{\#define CAN\_RI0R\_IDE           CAN\_RI0R\_IDE\_Msk                                }}
\DoxyCodeLine{2355 \textcolor{preprocessor}{\#define CAN\_RI0R\_EXID\_Pos      (3U)                                            }}
\DoxyCodeLine{2356 \textcolor{preprocessor}{\#define CAN\_RI0R\_EXID\_Msk      (0x3FFFFUL << CAN\_RI0R\_EXID\_Pos)                 }}
\DoxyCodeLine{2357 \textcolor{preprocessor}{\#define CAN\_RI0R\_EXID          CAN\_RI0R\_EXID\_Msk                               }}
\DoxyCodeLine{2358 \textcolor{preprocessor}{\#define CAN\_RI0R\_STID\_Pos      (21U)                                           }}
\DoxyCodeLine{2359 \textcolor{preprocessor}{\#define CAN\_RI0R\_STID\_Msk      (0x7FFUL << CAN\_RI0R\_STID\_Pos)                   }}
\DoxyCodeLine{2360 \textcolor{preprocessor}{\#define CAN\_RI0R\_STID          CAN\_RI0R\_STID\_Msk                               }}
\DoxyCodeLine{2362 \textcolor{comment}{/*******************  Bit definition for CAN\_RDT0R register  ******************/}}
\DoxyCodeLine{2363 \textcolor{preprocessor}{\#define CAN\_RDT0R\_DLC\_Pos      (0U)                                            }}
\DoxyCodeLine{2364 \textcolor{preprocessor}{\#define CAN\_RDT0R\_DLC\_Msk      (0xFUL << CAN\_RDT0R\_DLC\_Pos)                     }}
\DoxyCodeLine{2365 \textcolor{preprocessor}{\#define CAN\_RDT0R\_DLC          CAN\_RDT0R\_DLC\_Msk                               }}
\DoxyCodeLine{2366 \textcolor{preprocessor}{\#define CAN\_RDT0R\_FMI\_Pos      (8U)                                            }}
\DoxyCodeLine{2367 \textcolor{preprocessor}{\#define CAN\_RDT0R\_FMI\_Msk      (0xFFUL << CAN\_RDT0R\_FMI\_Pos)                    }}
\DoxyCodeLine{2368 \textcolor{preprocessor}{\#define CAN\_RDT0R\_FMI          CAN\_RDT0R\_FMI\_Msk                               }}
\DoxyCodeLine{2369 \textcolor{preprocessor}{\#define CAN\_RDT0R\_TIME\_Pos     (16U)                                           }}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#define CAN\_RDT0R\_TIME\_Msk     (0xFFFFUL << CAN\_RDT0R\_TIME\_Pos)                 }}
\DoxyCodeLine{2371 \textcolor{preprocessor}{\#define CAN\_RDT0R\_TIME         CAN\_RDT0R\_TIME\_Msk                              }}
\DoxyCodeLine{2373 \textcolor{comment}{/*******************  Bit definition for CAN\_RDL0R register  ******************/}}
\DoxyCodeLine{2374 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA0\_Pos    (0U)                                            }}
\DoxyCodeLine{2375 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA0\_Msk    (0xFFUL << CAN\_RDL0R\_DATA0\_Pos)                  }}
\DoxyCodeLine{2376 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA0        CAN\_RDL0R\_DATA0\_Msk                             }}
\DoxyCodeLine{2377 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA1\_Pos    (8U)                                            }}
\DoxyCodeLine{2378 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA1\_Msk    (0xFFUL << CAN\_RDL0R\_DATA1\_Pos)                  }}
\DoxyCodeLine{2379 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA1        CAN\_RDL0R\_DATA1\_Msk                             }}
\DoxyCodeLine{2380 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA2\_Pos    (16U)                                           }}
\DoxyCodeLine{2381 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA2\_Msk    (0xFFUL << CAN\_RDL0R\_DATA2\_Pos)                  }}
\DoxyCodeLine{2382 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA2        CAN\_RDL0R\_DATA2\_Msk                             }}
\DoxyCodeLine{2383 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA3\_Pos    (24U)                                           }}
\DoxyCodeLine{2384 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA3\_Msk    (0xFFUL << CAN\_RDL0R\_DATA3\_Pos)                  }}
\DoxyCodeLine{2385 \textcolor{preprocessor}{\#define CAN\_RDL0R\_DATA3        CAN\_RDL0R\_DATA3\_Msk                             }}
\DoxyCodeLine{2387 \textcolor{comment}{/*******************  Bit definition for CAN\_RDH0R register  ******************/}}
\DoxyCodeLine{2388 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA4\_Pos    (0U)                                            }}
\DoxyCodeLine{2389 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA4\_Msk    (0xFFUL << CAN\_RDH0R\_DATA4\_Pos)                  }}
\DoxyCodeLine{2390 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA4        CAN\_RDH0R\_DATA4\_Msk                             }}
\DoxyCodeLine{2391 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA5\_Pos    (8U)                                            }}
\DoxyCodeLine{2392 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA5\_Msk    (0xFFUL << CAN\_RDH0R\_DATA5\_Pos)                  }}
\DoxyCodeLine{2393 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA5        CAN\_RDH0R\_DATA5\_Msk                             }}
\DoxyCodeLine{2394 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA6\_Pos    (16U)                                           }}
\DoxyCodeLine{2395 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA6\_Msk    (0xFFUL << CAN\_RDH0R\_DATA6\_Pos)                  }}
\DoxyCodeLine{2396 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA6        CAN\_RDH0R\_DATA6\_Msk                             }}
\DoxyCodeLine{2397 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA7\_Pos    (24U)                                           }}
\DoxyCodeLine{2398 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA7\_Msk    (0xFFUL << CAN\_RDH0R\_DATA7\_Pos)                  }}
\DoxyCodeLine{2399 \textcolor{preprocessor}{\#define CAN\_RDH0R\_DATA7        CAN\_RDH0R\_DATA7\_Msk                             }}
\DoxyCodeLine{2401 \textcolor{comment}{/*******************  Bit definition for CAN\_RI1R register  *******************/}}
\DoxyCodeLine{2402 \textcolor{preprocessor}{\#define CAN\_RI1R\_RTR\_Pos       (1U)                                            }}
\DoxyCodeLine{2403 \textcolor{preprocessor}{\#define CAN\_RI1R\_RTR\_Msk       (0x1UL << CAN\_RI1R\_RTR\_Pos)                      }}
\DoxyCodeLine{2404 \textcolor{preprocessor}{\#define CAN\_RI1R\_RTR           CAN\_RI1R\_RTR\_Msk                                }}
\DoxyCodeLine{2405 \textcolor{preprocessor}{\#define CAN\_RI1R\_IDE\_Pos       (2U)                                            }}
\DoxyCodeLine{2406 \textcolor{preprocessor}{\#define CAN\_RI1R\_IDE\_Msk       (0x1UL << CAN\_RI1R\_IDE\_Pos)                      }}
\DoxyCodeLine{2407 \textcolor{preprocessor}{\#define CAN\_RI1R\_IDE           CAN\_RI1R\_IDE\_Msk                                }}
\DoxyCodeLine{2408 \textcolor{preprocessor}{\#define CAN\_RI1R\_EXID\_Pos      (3U)                                            }}
\DoxyCodeLine{2409 \textcolor{preprocessor}{\#define CAN\_RI1R\_EXID\_Msk      (0x3FFFFUL << CAN\_RI1R\_EXID\_Pos)                 }}
\DoxyCodeLine{2410 \textcolor{preprocessor}{\#define CAN\_RI1R\_EXID          CAN\_RI1R\_EXID\_Msk                               }}
\DoxyCodeLine{2411 \textcolor{preprocessor}{\#define CAN\_RI1R\_STID\_Pos      (21U)                                           }}
\DoxyCodeLine{2412 \textcolor{preprocessor}{\#define CAN\_RI1R\_STID\_Msk      (0x7FFUL << CAN\_RI1R\_STID\_Pos)                   }}
\DoxyCodeLine{2413 \textcolor{preprocessor}{\#define CAN\_RI1R\_STID          CAN\_RI1R\_STID\_Msk                               }}
\DoxyCodeLine{2415 \textcolor{comment}{/*******************  Bit definition for CAN\_RDT1R register  ******************/}}
\DoxyCodeLine{2416 \textcolor{preprocessor}{\#define CAN\_RDT1R\_DLC\_Pos      (0U)                                            }}
\DoxyCodeLine{2417 \textcolor{preprocessor}{\#define CAN\_RDT1R\_DLC\_Msk      (0xFUL << CAN\_RDT1R\_DLC\_Pos)                     }}
\DoxyCodeLine{2418 \textcolor{preprocessor}{\#define CAN\_RDT1R\_DLC          CAN\_RDT1R\_DLC\_Msk                               }}
\DoxyCodeLine{2419 \textcolor{preprocessor}{\#define CAN\_RDT1R\_FMI\_Pos      (8U)                                            }}
\DoxyCodeLine{2420 \textcolor{preprocessor}{\#define CAN\_RDT1R\_FMI\_Msk      (0xFFUL << CAN\_RDT1R\_FMI\_Pos)                    }}
\DoxyCodeLine{2421 \textcolor{preprocessor}{\#define CAN\_RDT1R\_FMI          CAN\_RDT1R\_FMI\_Msk                               }}
\DoxyCodeLine{2422 \textcolor{preprocessor}{\#define CAN\_RDT1R\_TIME\_Pos     (16U)                                           }}
\DoxyCodeLine{2423 \textcolor{preprocessor}{\#define CAN\_RDT1R\_TIME\_Msk     (0xFFFFUL << CAN\_RDT1R\_TIME\_Pos)                 }}
\DoxyCodeLine{2424 \textcolor{preprocessor}{\#define CAN\_RDT1R\_TIME         CAN\_RDT1R\_TIME\_Msk                              }}
\DoxyCodeLine{2426 \textcolor{comment}{/*******************  Bit definition for CAN\_RDL1R register  ******************/}}
\DoxyCodeLine{2427 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA0\_Pos    (0U)                                            }}
\DoxyCodeLine{2428 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA0\_Msk    (0xFFUL << CAN\_RDL1R\_DATA0\_Pos)                  }}
\DoxyCodeLine{2429 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA0        CAN\_RDL1R\_DATA0\_Msk                             }}
\DoxyCodeLine{2430 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA1\_Pos    (8U)                                            }}
\DoxyCodeLine{2431 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA1\_Msk    (0xFFUL << CAN\_RDL1R\_DATA1\_Pos)                  }}
\DoxyCodeLine{2432 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA1        CAN\_RDL1R\_DATA1\_Msk                             }}
\DoxyCodeLine{2433 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA2\_Pos    (16U)                                           }}
\DoxyCodeLine{2434 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA2\_Msk    (0xFFUL << CAN\_RDL1R\_DATA2\_Pos)                  }}
\DoxyCodeLine{2435 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA2        CAN\_RDL1R\_DATA2\_Msk                             }}
\DoxyCodeLine{2436 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA3\_Pos    (24U)                                           }}
\DoxyCodeLine{2437 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA3\_Msk    (0xFFUL << CAN\_RDL1R\_DATA3\_Pos)                  }}
\DoxyCodeLine{2438 \textcolor{preprocessor}{\#define CAN\_RDL1R\_DATA3        CAN\_RDL1R\_DATA3\_Msk                             }}
\DoxyCodeLine{2440 \textcolor{comment}{/*******************  Bit definition for CAN\_RDH1R register  ******************/}}
\DoxyCodeLine{2441 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA4\_Pos    (0U)                                            }}
\DoxyCodeLine{2442 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA4\_Msk    (0xFFUL << CAN\_RDH1R\_DATA4\_Pos)                  }}
\DoxyCodeLine{2443 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA4        CAN\_RDH1R\_DATA4\_Msk                             }}
\DoxyCodeLine{2444 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA5\_Pos    (8U)                                            }}
\DoxyCodeLine{2445 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA5\_Msk    (0xFFUL << CAN\_RDH1R\_DATA5\_Pos)                  }}
\DoxyCodeLine{2446 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA5        CAN\_RDH1R\_DATA5\_Msk                             }}
\DoxyCodeLine{2447 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA6\_Pos    (16U)                                           }}
\DoxyCodeLine{2448 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA6\_Msk    (0xFFUL << CAN\_RDH1R\_DATA6\_Pos)                  }}
\DoxyCodeLine{2449 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA6        CAN\_RDH1R\_DATA6\_Msk                             }}
\DoxyCodeLine{2450 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA7\_Pos    (24U)                                           }}
\DoxyCodeLine{2451 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA7\_Msk    (0xFFUL << CAN\_RDH1R\_DATA7\_Pos)                  }}
\DoxyCodeLine{2452 \textcolor{preprocessor}{\#define CAN\_RDH1R\_DATA7        CAN\_RDH1R\_DATA7\_Msk                             }}
\DoxyCodeLine{2455 \textcolor{comment}{/*******************  Bit definition for CAN\_FMR register  ********************/}}
\DoxyCodeLine{2456 \textcolor{preprocessor}{\#define CAN\_FMR\_FINIT\_Pos      (0U)                                            }}
\DoxyCodeLine{2457 \textcolor{preprocessor}{\#define CAN\_FMR\_FINIT\_Msk      (0x1UL << CAN\_FMR\_FINIT\_Pos)                     }}
\DoxyCodeLine{2458 \textcolor{preprocessor}{\#define CAN\_FMR\_FINIT          CAN\_FMR\_FINIT\_Msk                               }}
\DoxyCodeLine{2459 \textcolor{preprocessor}{\#define CAN\_FMR\_CAN2SB\_Pos     (8U)                                            }}
\DoxyCodeLine{2460 \textcolor{preprocessor}{\#define CAN\_FMR\_CAN2SB\_Msk     (0x3FUL << CAN\_FMR\_CAN2SB\_Pos)                   }}
\DoxyCodeLine{2461 \textcolor{preprocessor}{\#define CAN\_FMR\_CAN2SB         CAN\_FMR\_CAN2SB\_Msk                              }}
\DoxyCodeLine{2463 \textcolor{comment}{/*******************  Bit definition for CAN\_FM1R register  *******************/}}
\DoxyCodeLine{2464 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM\_Pos       (0U)                                            }}
\DoxyCodeLine{2465 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM\_Msk       (0xFFFFFFFUL << CAN\_FM1R\_FBM\_Pos)                }}
\DoxyCodeLine{2466 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM           CAN\_FM1R\_FBM\_Msk                                }}
\DoxyCodeLine{2467 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM0\_Pos      (0U)                                            }}
\DoxyCodeLine{2468 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM0\_Msk      (0x1UL << CAN\_FM1R\_FBM0\_Pos)                     }}
\DoxyCodeLine{2469 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM0          CAN\_FM1R\_FBM0\_Msk                               }}
\DoxyCodeLine{2470 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM1\_Pos      (1U)                                            }}
\DoxyCodeLine{2471 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM1\_Msk      (0x1UL << CAN\_FM1R\_FBM1\_Pos)                     }}
\DoxyCodeLine{2472 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM1          CAN\_FM1R\_FBM1\_Msk                               }}
\DoxyCodeLine{2473 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM2\_Pos      (2U)                                            }}
\DoxyCodeLine{2474 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM2\_Msk      (0x1UL << CAN\_FM1R\_FBM2\_Pos)                     }}
\DoxyCodeLine{2475 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM2          CAN\_FM1R\_FBM2\_Msk                               }}
\DoxyCodeLine{2476 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM3\_Pos      (3U)                                            }}
\DoxyCodeLine{2477 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM3\_Msk      (0x1UL << CAN\_FM1R\_FBM3\_Pos)                     }}
\DoxyCodeLine{2478 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM3          CAN\_FM1R\_FBM3\_Msk                               }}
\DoxyCodeLine{2479 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM4\_Pos      (4U)                                            }}
\DoxyCodeLine{2480 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM4\_Msk      (0x1UL << CAN\_FM1R\_FBM4\_Pos)                     }}
\DoxyCodeLine{2481 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM4          CAN\_FM1R\_FBM4\_Msk                               }}
\DoxyCodeLine{2482 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM5\_Pos      (5U)                                            }}
\DoxyCodeLine{2483 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM5\_Msk      (0x1UL << CAN\_FM1R\_FBM5\_Pos)                     }}
\DoxyCodeLine{2484 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM5          CAN\_FM1R\_FBM5\_Msk                               }}
\DoxyCodeLine{2485 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM6\_Pos      (6U)                                            }}
\DoxyCodeLine{2486 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM6\_Msk      (0x1UL << CAN\_FM1R\_FBM6\_Pos)                     }}
\DoxyCodeLine{2487 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM6          CAN\_FM1R\_FBM6\_Msk                               }}
\DoxyCodeLine{2488 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM7\_Pos      (7U)                                            }}
\DoxyCodeLine{2489 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM7\_Msk      (0x1UL << CAN\_FM1R\_FBM7\_Pos)                     }}
\DoxyCodeLine{2490 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM7          CAN\_FM1R\_FBM7\_Msk                               }}
\DoxyCodeLine{2491 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM8\_Pos      (8U)                                            }}
\DoxyCodeLine{2492 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM8\_Msk      (0x1UL << CAN\_FM1R\_FBM8\_Pos)                     }}
\DoxyCodeLine{2493 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM8          CAN\_FM1R\_FBM8\_Msk                               }}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM9\_Pos      (9U)                                            }}
\DoxyCodeLine{2495 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM9\_Msk      (0x1UL << CAN\_FM1R\_FBM9\_Pos)                     }}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM9          CAN\_FM1R\_FBM9\_Msk                               }}
\DoxyCodeLine{2497 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM10\_Pos     (10U)                                           }}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM10\_Msk     (0x1UL << CAN\_FM1R\_FBM10\_Pos)                    }}
\DoxyCodeLine{2499 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM10         CAN\_FM1R\_FBM10\_Msk                              }}
\DoxyCodeLine{2500 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM11\_Pos     (11U)                                           }}
\DoxyCodeLine{2501 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM11\_Msk     (0x1UL << CAN\_FM1R\_FBM11\_Pos)                    }}
\DoxyCodeLine{2502 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM11         CAN\_FM1R\_FBM11\_Msk                              }}
\DoxyCodeLine{2503 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM12\_Pos     (12U)                                           }}
\DoxyCodeLine{2504 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM12\_Msk     (0x1UL << CAN\_FM1R\_FBM12\_Pos)                    }}
\DoxyCodeLine{2505 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM12         CAN\_FM1R\_FBM12\_Msk                              }}
\DoxyCodeLine{2506 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM13\_Pos     (13U)                                           }}
\DoxyCodeLine{2507 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM13\_Msk     (0x1UL << CAN\_FM1R\_FBM13\_Pos)                    }}
\DoxyCodeLine{2508 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM13         CAN\_FM1R\_FBM13\_Msk                              }}
\DoxyCodeLine{2509 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM14\_Pos     (14U)                                           }}
\DoxyCodeLine{2510 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM14\_Msk     (0x1UL << CAN\_FM1R\_FBM14\_Pos)                    }}
\DoxyCodeLine{2511 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM14         CAN\_FM1R\_FBM14\_Msk                              }}
\DoxyCodeLine{2512 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM15\_Pos     (15U)                                           }}
\DoxyCodeLine{2513 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM15\_Msk     (0x1UL << CAN\_FM1R\_FBM15\_Pos)                    }}
\DoxyCodeLine{2514 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM15         CAN\_FM1R\_FBM15\_Msk                              }}
\DoxyCodeLine{2515 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM16\_Pos     (16U)                                           }}
\DoxyCodeLine{2516 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM16\_Msk     (0x1UL << CAN\_FM1R\_FBM16\_Pos)                    }}
\DoxyCodeLine{2517 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM16         CAN\_FM1R\_FBM16\_Msk                              }}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM17\_Pos     (17U)                                           }}
\DoxyCodeLine{2519 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM17\_Msk     (0x1UL << CAN\_FM1R\_FBM17\_Pos)                    }}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM17         CAN\_FM1R\_FBM17\_Msk                              }}
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM18\_Pos     (18U)                                           }}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM18\_Msk     (0x1UL << CAN\_FM1R\_FBM18\_Pos)                    }}
\DoxyCodeLine{2523 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM18         CAN\_FM1R\_FBM18\_Msk                              }}
\DoxyCodeLine{2524 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM19\_Pos     (19U)                                           }}
\DoxyCodeLine{2525 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM19\_Msk     (0x1UL << CAN\_FM1R\_FBM19\_Pos)                    }}
\DoxyCodeLine{2526 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM19         CAN\_FM1R\_FBM19\_Msk                              }}
\DoxyCodeLine{2527 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM20\_Pos     (20U)                                           }}
\DoxyCodeLine{2528 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM20\_Msk     (0x1UL << CAN\_FM1R\_FBM20\_Pos)                    }}
\DoxyCodeLine{2529 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM20         CAN\_FM1R\_FBM20\_Msk                              }}
\DoxyCodeLine{2530 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM21\_Pos     (21U)                                           }}
\DoxyCodeLine{2531 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM21\_Msk     (0x1UL << CAN\_FM1R\_FBM21\_Pos)                    }}
\DoxyCodeLine{2532 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM21         CAN\_FM1R\_FBM21\_Msk                              }}
\DoxyCodeLine{2533 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM22\_Pos     (22U)                                           }}
\DoxyCodeLine{2534 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM22\_Msk     (0x1UL << CAN\_FM1R\_FBM22\_Pos)                    }}
\DoxyCodeLine{2535 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM22         CAN\_FM1R\_FBM22\_Msk                              }}
\DoxyCodeLine{2536 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM23\_Pos     (23U)                                           }}
\DoxyCodeLine{2537 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM23\_Msk     (0x1UL << CAN\_FM1R\_FBM23\_Pos)                    }}
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM23         CAN\_FM1R\_FBM23\_Msk                              }}
\DoxyCodeLine{2539 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM24\_Pos     (24U)                                           }}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM24\_Msk     (0x1UL << CAN\_FM1R\_FBM24\_Pos)                    }}
\DoxyCodeLine{2541 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM24         CAN\_FM1R\_FBM24\_Msk                              }}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM25\_Pos     (25U)                                           }}
\DoxyCodeLine{2543 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM25\_Msk     (0x1UL << CAN\_FM1R\_FBM25\_Pos)                    }}
\DoxyCodeLine{2544 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM25         CAN\_FM1R\_FBM25\_Msk                              }}
\DoxyCodeLine{2545 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM26\_Pos     (26U)                                           }}
\DoxyCodeLine{2546 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM26\_Msk     (0x1UL << CAN\_FM1R\_FBM26\_Pos)                    }}
\DoxyCodeLine{2547 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM26         CAN\_FM1R\_FBM26\_Msk                              }}
\DoxyCodeLine{2548 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM27\_Pos     (27U)                                           }}
\DoxyCodeLine{2549 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM27\_Msk     (0x1UL << CAN\_FM1R\_FBM27\_Pos)                    }}
\DoxyCodeLine{2550 \textcolor{preprocessor}{\#define CAN\_FM1R\_FBM27         CAN\_FM1R\_FBM27\_Msk                              }}
\DoxyCodeLine{2552 \textcolor{comment}{/*******************  Bit definition for CAN\_FS1R register  *******************/}}
\DoxyCodeLine{2553 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC\_Pos       (0U)                                            }}
\DoxyCodeLine{2554 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC\_Msk       (0xFFFFFFFUL << CAN\_FS1R\_FSC\_Pos)                }}
\DoxyCodeLine{2555 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC           CAN\_FS1R\_FSC\_Msk                                }}
\DoxyCodeLine{2556 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC0\_Pos      (0U)                                            }}
\DoxyCodeLine{2557 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC0\_Msk      (0x1UL << CAN\_FS1R\_FSC0\_Pos)                     }}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC0          CAN\_FS1R\_FSC0\_Msk                               }}
\DoxyCodeLine{2559 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC1\_Pos      (1U)                                            }}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC1\_Msk      (0x1UL << CAN\_FS1R\_FSC1\_Pos)                     }}
\DoxyCodeLine{2561 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC1          CAN\_FS1R\_FSC1\_Msk                               }}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC2\_Pos      (2U)                                            }}
\DoxyCodeLine{2563 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC2\_Msk      (0x1UL << CAN\_FS1R\_FSC2\_Pos)                     }}
\DoxyCodeLine{2564 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC2          CAN\_FS1R\_FSC2\_Msk                               }}
\DoxyCodeLine{2565 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC3\_Pos      (3U)                                            }}
\DoxyCodeLine{2566 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC3\_Msk      (0x1UL << CAN\_FS1R\_FSC3\_Pos)                     }}
\DoxyCodeLine{2567 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC3          CAN\_FS1R\_FSC3\_Msk                               }}
\DoxyCodeLine{2568 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC4\_Pos      (4U)                                            }}
\DoxyCodeLine{2569 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC4\_Msk      (0x1UL << CAN\_FS1R\_FSC4\_Pos)                     }}
\DoxyCodeLine{2570 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC4          CAN\_FS1R\_FSC4\_Msk                               }}
\DoxyCodeLine{2571 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC5\_Pos      (5U)                                            }}
\DoxyCodeLine{2572 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC5\_Msk      (0x1UL << CAN\_FS1R\_FSC5\_Pos)                     }}
\DoxyCodeLine{2573 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC5          CAN\_FS1R\_FSC5\_Msk                               }}
\DoxyCodeLine{2574 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC6\_Pos      (6U)                                            }}
\DoxyCodeLine{2575 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC6\_Msk      (0x1UL << CAN\_FS1R\_FSC6\_Pos)                     }}
\DoxyCodeLine{2576 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC6          CAN\_FS1R\_FSC6\_Msk                               }}
\DoxyCodeLine{2577 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC7\_Pos      (7U)                                            }}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC7\_Msk      (0x1UL << CAN\_FS1R\_FSC7\_Pos)                     }}
\DoxyCodeLine{2579 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC7          CAN\_FS1R\_FSC7\_Msk                               }}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC8\_Pos      (8U)                                            }}
\DoxyCodeLine{2581 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC8\_Msk      (0x1UL << CAN\_FS1R\_FSC8\_Pos)                     }}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC8          CAN\_FS1R\_FSC8\_Msk                               }}
\DoxyCodeLine{2583 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC9\_Pos      (9U)                                            }}
\DoxyCodeLine{2584 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC9\_Msk      (0x1UL << CAN\_FS1R\_FSC9\_Pos)                     }}
\DoxyCodeLine{2585 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC9          CAN\_FS1R\_FSC9\_Msk                               }}
\DoxyCodeLine{2586 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC10\_Pos     (10U)                                           }}
\DoxyCodeLine{2587 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC10\_Msk     (0x1UL << CAN\_FS1R\_FSC10\_Pos)                    }}
\DoxyCodeLine{2588 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC10         CAN\_FS1R\_FSC10\_Msk                              }}
\DoxyCodeLine{2589 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC11\_Pos     (11U)                                           }}
\DoxyCodeLine{2590 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC11\_Msk     (0x1UL << CAN\_FS1R\_FSC11\_Pos)                    }}
\DoxyCodeLine{2591 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC11         CAN\_FS1R\_FSC11\_Msk                              }}
\DoxyCodeLine{2592 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC12\_Pos     (12U)                                           }}
\DoxyCodeLine{2593 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC12\_Msk     (0x1UL << CAN\_FS1R\_FSC12\_Pos)                    }}
\DoxyCodeLine{2594 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC12         CAN\_FS1R\_FSC12\_Msk                              }}
\DoxyCodeLine{2595 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC13\_Pos     (13U)                                           }}
\DoxyCodeLine{2596 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC13\_Msk     (0x1UL << CAN\_FS1R\_FSC13\_Pos)                    }}
\DoxyCodeLine{2597 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC13         CAN\_FS1R\_FSC13\_Msk                              }}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC14\_Pos     (14U)                                           }}
\DoxyCodeLine{2599 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC14\_Msk     (0x1UL << CAN\_FS1R\_FSC14\_Pos)                    }}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC14         CAN\_FS1R\_FSC14\_Msk                              }}
\DoxyCodeLine{2601 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC15\_Pos     (15U)                                           }}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC15\_Msk     (0x1UL << CAN\_FS1R\_FSC15\_Pos)                    }}
\DoxyCodeLine{2603 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC15         CAN\_FS1R\_FSC15\_Msk                              }}
\DoxyCodeLine{2604 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC16\_Pos     (16U)                                           }}
\DoxyCodeLine{2605 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC16\_Msk     (0x1UL << CAN\_FS1R\_FSC16\_Pos)                    }}
\DoxyCodeLine{2606 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC16         CAN\_FS1R\_FSC16\_Msk                              }}
\DoxyCodeLine{2607 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC17\_Pos     (17U)                                           }}
\DoxyCodeLine{2608 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC17\_Msk     (0x1UL << CAN\_FS1R\_FSC17\_Pos)                    }}
\DoxyCodeLine{2609 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC17         CAN\_FS1R\_FSC17\_Msk                              }}
\DoxyCodeLine{2610 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC18\_Pos     (18U)                                           }}
\DoxyCodeLine{2611 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC18\_Msk     (0x1UL << CAN\_FS1R\_FSC18\_Pos)                    }}
\DoxyCodeLine{2612 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC18         CAN\_FS1R\_FSC18\_Msk                              }}
\DoxyCodeLine{2613 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC19\_Pos     (19U)                                           }}
\DoxyCodeLine{2614 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC19\_Msk     (0x1UL << CAN\_FS1R\_FSC19\_Pos)                    }}
\DoxyCodeLine{2615 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC19         CAN\_FS1R\_FSC19\_Msk                              }}
\DoxyCodeLine{2616 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC20\_Pos     (20U)                                           }}
\DoxyCodeLine{2617 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC20\_Msk     (0x1UL << CAN\_FS1R\_FSC20\_Pos)                    }}
\DoxyCodeLine{2618 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC20         CAN\_FS1R\_FSC20\_Msk                              }}
\DoxyCodeLine{2619 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC21\_Pos     (21U)                                           }}
\DoxyCodeLine{2620 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC21\_Msk     (0x1UL << CAN\_FS1R\_FSC21\_Pos)                    }}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC21         CAN\_FS1R\_FSC21\_Msk                              }}
\DoxyCodeLine{2622 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC22\_Pos     (22U)                                           }}
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC22\_Msk     (0x1UL << CAN\_FS1R\_FSC22\_Pos)                    }}
\DoxyCodeLine{2624 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC22         CAN\_FS1R\_FSC22\_Msk                              }}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC23\_Pos     (23U)                                           }}
\DoxyCodeLine{2626 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC23\_Msk     (0x1UL << CAN\_FS1R\_FSC23\_Pos)                    }}
\DoxyCodeLine{2627 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC23         CAN\_FS1R\_FSC23\_Msk                              }}
\DoxyCodeLine{2628 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC24\_Pos     (24U)                                           }}
\DoxyCodeLine{2629 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC24\_Msk     (0x1UL << CAN\_FS1R\_FSC24\_Pos)                    }}
\DoxyCodeLine{2630 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC24         CAN\_FS1R\_FSC24\_Msk                              }}
\DoxyCodeLine{2631 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC25\_Pos     (25U)                                           }}
\DoxyCodeLine{2632 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC25\_Msk     (0x1UL << CAN\_FS1R\_FSC25\_Pos)                    }}
\DoxyCodeLine{2633 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC25         CAN\_FS1R\_FSC25\_Msk                              }}
\DoxyCodeLine{2634 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC26\_Pos     (26U)                                           }}
\DoxyCodeLine{2635 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC26\_Msk     (0x1UL << CAN\_FS1R\_FSC26\_Pos)                    }}
\DoxyCodeLine{2636 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC26         CAN\_FS1R\_FSC26\_Msk                              }}
\DoxyCodeLine{2637 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC27\_Pos     (27U)                                           }}
\DoxyCodeLine{2638 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC27\_Msk     (0x1UL << CAN\_FS1R\_FSC27\_Pos)                    }}
\DoxyCodeLine{2639 \textcolor{preprocessor}{\#define CAN\_FS1R\_FSC27         CAN\_FS1R\_FSC27\_Msk                              }}
\DoxyCodeLine{2641 \textcolor{comment}{/******************  Bit definition for CAN\_FFA1R register  *******************/}}
\DoxyCodeLine{2642 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA\_Pos      (0U)                                            }}
\DoxyCodeLine{2643 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA\_Msk      (0xFFFFFFFUL << CAN\_FFA1R\_FFA\_Pos)               }}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA          CAN\_FFA1R\_FFA\_Msk                               }}
\DoxyCodeLine{2645 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA0\_Pos     (0U)                                            }}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA0\_Msk     (0x1UL << CAN\_FFA1R\_FFA0\_Pos)                    }}
\DoxyCodeLine{2647 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA0         CAN\_FFA1R\_FFA0\_Msk                              }}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA1\_Pos     (1U)                                            }}
\DoxyCodeLine{2649 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA1\_Msk     (0x1UL << CAN\_FFA1R\_FFA1\_Pos)                    }}
\DoxyCodeLine{2650 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA1         CAN\_FFA1R\_FFA1\_Msk                              }}
\DoxyCodeLine{2651 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA2\_Pos     (2U)                                            }}
\DoxyCodeLine{2652 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA2\_Msk     (0x1UL << CAN\_FFA1R\_FFA2\_Pos)                    }}
\DoxyCodeLine{2653 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA2         CAN\_FFA1R\_FFA2\_Msk                              }}
\DoxyCodeLine{2654 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA3\_Pos     (3U)                                            }}
\DoxyCodeLine{2655 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA3\_Msk     (0x1UL << CAN\_FFA1R\_FFA3\_Pos)                    }}
\DoxyCodeLine{2656 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA3         CAN\_FFA1R\_FFA3\_Msk                              }}
\DoxyCodeLine{2657 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA4\_Pos     (4U)                                            }}
\DoxyCodeLine{2658 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA4\_Msk     (0x1UL << CAN\_FFA1R\_FFA4\_Pos)                    }}
\DoxyCodeLine{2659 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA4         CAN\_FFA1R\_FFA4\_Msk                              }}
\DoxyCodeLine{2660 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA5\_Pos     (5U)                                            }}
\DoxyCodeLine{2661 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA5\_Msk     (0x1UL << CAN\_FFA1R\_FFA5\_Pos)                    }}
\DoxyCodeLine{2662 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA5         CAN\_FFA1R\_FFA5\_Msk                              }}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA6\_Pos     (6U)                                            }}
\DoxyCodeLine{2664 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA6\_Msk     (0x1UL << CAN\_FFA1R\_FFA6\_Pos)                    }}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA6         CAN\_FFA1R\_FFA6\_Msk                              }}
\DoxyCodeLine{2666 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA7\_Pos     (7U)                                            }}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA7\_Msk     (0x1UL << CAN\_FFA1R\_FFA7\_Pos)                    }}
\DoxyCodeLine{2668 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA7         CAN\_FFA1R\_FFA7\_Msk                              }}
\DoxyCodeLine{2669 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA8\_Pos     (8U)                                            }}
\DoxyCodeLine{2670 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA8\_Msk     (0x1UL << CAN\_FFA1R\_FFA8\_Pos)                    }}
\DoxyCodeLine{2671 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA8         CAN\_FFA1R\_FFA8\_Msk                              }}
\DoxyCodeLine{2672 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA9\_Pos     (9U)                                            }}
\DoxyCodeLine{2673 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA9\_Msk     (0x1UL << CAN\_FFA1R\_FFA9\_Pos)                    }}
\DoxyCodeLine{2674 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA9         CAN\_FFA1R\_FFA9\_Msk                              }}
\DoxyCodeLine{2675 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA10\_Pos    (10U)                                           }}
\DoxyCodeLine{2676 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA10\_Msk    (0x1UL << CAN\_FFA1R\_FFA10\_Pos)                   }}
\DoxyCodeLine{2677 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA10        CAN\_FFA1R\_FFA10\_Msk                             }}
\DoxyCodeLine{2678 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA11\_Pos    (11U)                                           }}
\DoxyCodeLine{2679 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA11\_Msk    (0x1UL << CAN\_FFA1R\_FFA11\_Pos)                   }}
\DoxyCodeLine{2680 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA11        CAN\_FFA1R\_FFA11\_Msk                             }}
\DoxyCodeLine{2681 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA12\_Pos    (12U)                                           }}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA12\_Msk    (0x1UL << CAN\_FFA1R\_FFA12\_Pos)                   }}
\DoxyCodeLine{2683 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA12        CAN\_FFA1R\_FFA12\_Msk                             }}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA13\_Pos    (13U)                                           }}
\DoxyCodeLine{2685 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA13\_Msk    (0x1UL << CAN\_FFA1R\_FFA13\_Pos)                   }}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA13        CAN\_FFA1R\_FFA13\_Msk                             }}
\DoxyCodeLine{2687 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA14\_Pos    (14U)                                           }}
\DoxyCodeLine{2688 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA14\_Msk    (0x1UL << CAN\_FFA1R\_FFA14\_Pos)                   }}
\DoxyCodeLine{2689 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA14        CAN\_FFA1R\_FFA14\_Msk                             }}
\DoxyCodeLine{2690 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA15\_Pos    (15U)                                           }}
\DoxyCodeLine{2691 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA15\_Msk    (0x1UL << CAN\_FFA1R\_FFA15\_Pos)                   }}
\DoxyCodeLine{2692 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA15        CAN\_FFA1R\_FFA15\_Msk                             }}
\DoxyCodeLine{2693 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA16\_Pos    (16U)                                           }}
\DoxyCodeLine{2694 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA16\_Msk    (0x1UL << CAN\_FFA1R\_FFA16\_Pos)                   }}
\DoxyCodeLine{2695 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA16        CAN\_FFA1R\_FFA16\_Msk                             }}
\DoxyCodeLine{2696 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA17\_Pos    (17U)                                           }}
\DoxyCodeLine{2697 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA17\_Msk    (0x1UL << CAN\_FFA1R\_FFA17\_Pos)                   }}
\DoxyCodeLine{2698 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA17        CAN\_FFA1R\_FFA17\_Msk                             }}
\DoxyCodeLine{2699 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA18\_Pos    (18U)                                           }}
\DoxyCodeLine{2700 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA18\_Msk    (0x1UL << CAN\_FFA1R\_FFA18\_Pos)                   }}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA18        CAN\_FFA1R\_FFA18\_Msk                             }}
\DoxyCodeLine{2702 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA19\_Pos    (19U)                                           }}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA19\_Msk    (0x1UL << CAN\_FFA1R\_FFA19\_Pos)                   }}
\DoxyCodeLine{2704 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA19        CAN\_FFA1R\_FFA19\_Msk                             }}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA20\_Pos    (20U)                                           }}
\DoxyCodeLine{2706 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA20\_Msk    (0x1UL << CAN\_FFA1R\_FFA20\_Pos)                   }}
\DoxyCodeLine{2707 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA20        CAN\_FFA1R\_FFA20\_Msk                             }}
\DoxyCodeLine{2708 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA21\_Pos    (21U)                                           }}
\DoxyCodeLine{2709 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA21\_Msk    (0x1UL << CAN\_FFA1R\_FFA21\_Pos)                   }}
\DoxyCodeLine{2710 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA21        CAN\_FFA1R\_FFA21\_Msk                             }}
\DoxyCodeLine{2711 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA22\_Pos    (22U)                                           }}
\DoxyCodeLine{2712 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA22\_Msk    (0x1UL << CAN\_FFA1R\_FFA22\_Pos)                   }}
\DoxyCodeLine{2713 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA22        CAN\_FFA1R\_FFA22\_Msk                             }}
\DoxyCodeLine{2714 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA23\_Pos    (23U)                                           }}
\DoxyCodeLine{2715 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA23\_Msk    (0x1UL << CAN\_FFA1R\_FFA23\_Pos)                   }}
\DoxyCodeLine{2716 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA23        CAN\_FFA1R\_FFA23\_Msk                             }}
\DoxyCodeLine{2717 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA24\_Pos    (24U)                                           }}
\DoxyCodeLine{2718 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA24\_Msk    (0x1UL << CAN\_FFA1R\_FFA24\_Pos)                   }}
\DoxyCodeLine{2719 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA24        CAN\_FFA1R\_FFA24\_Msk                             }}
\DoxyCodeLine{2720 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA25\_Pos    (25U)                                           }}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA25\_Msk    (0x1UL << CAN\_FFA1R\_FFA25\_Pos)                   }}
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA25        CAN\_FFA1R\_FFA25\_Msk                             }}
\DoxyCodeLine{2723 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA26\_Pos    (26U)                                           }}
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA26\_Msk    (0x1UL << CAN\_FFA1R\_FFA26\_Pos)                   }}
\DoxyCodeLine{2725 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA26        CAN\_FFA1R\_FFA26\_Msk                             }}
\DoxyCodeLine{2726 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA27\_Pos    (27U)                                           }}
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA27\_Msk    (0x1UL << CAN\_FFA1R\_FFA27\_Pos)                   }}
\DoxyCodeLine{2728 \textcolor{preprocessor}{\#define CAN\_FFA1R\_FFA27        CAN\_FFA1R\_FFA27\_Msk                             }}
\DoxyCodeLine{2730 \textcolor{comment}{/*******************  Bit definition for CAN\_FA1R register  *******************/}}
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT\_Pos      (0U)                                            }}
\DoxyCodeLine{2732 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT\_Msk      (0xFFFFFFFUL << CAN\_FA1R\_FACT\_Pos)               }}
\DoxyCodeLine{2733 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT          CAN\_FA1R\_FACT\_Msk                               }}
\DoxyCodeLine{2734 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT0\_Pos     (0U)                                            }}
\DoxyCodeLine{2735 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT0\_Msk     (0x1UL << CAN\_FA1R\_FACT0\_Pos)                    }}
\DoxyCodeLine{2736 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT0         CAN\_FA1R\_FACT0\_Msk                              }}
\DoxyCodeLine{2737 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT1\_Pos     (1U)                                            }}
\DoxyCodeLine{2738 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT1\_Msk     (0x1UL << CAN\_FA1R\_FACT1\_Pos)                    }}
\DoxyCodeLine{2739 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT1         CAN\_FA1R\_FACT1\_Msk                              }}
\DoxyCodeLine{2740 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT2\_Pos     (2U)                                            }}
\DoxyCodeLine{2741 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT2\_Msk     (0x1UL << CAN\_FA1R\_FACT2\_Pos)                    }}
\DoxyCodeLine{2742 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT2         CAN\_FA1R\_FACT2\_Msk                              }}
\DoxyCodeLine{2743 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT3\_Pos     (3U)                                            }}
\DoxyCodeLine{2744 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT3\_Msk     (0x1UL << CAN\_FA1R\_FACT3\_Pos)                    }}
\DoxyCodeLine{2745 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT3         CAN\_FA1R\_FACT3\_Msk                              }}
\DoxyCodeLine{2746 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT4\_Pos     (4U)                                            }}
\DoxyCodeLine{2747 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT4\_Msk     (0x1UL << CAN\_FA1R\_FACT4\_Pos)                    }}
\DoxyCodeLine{2748 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT4         CAN\_FA1R\_FACT4\_Msk                              }}
\DoxyCodeLine{2749 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT5\_Pos     (5U)                                            }}
\DoxyCodeLine{2750 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT5\_Msk     (0x1UL << CAN\_FA1R\_FACT5\_Pos)                    }}
\DoxyCodeLine{2751 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT5         CAN\_FA1R\_FACT5\_Msk                              }}
\DoxyCodeLine{2752 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT6\_Pos     (6U)                                            }}
\DoxyCodeLine{2753 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT6\_Msk     (0x1UL << CAN\_FA1R\_FACT6\_Pos)                    }}
\DoxyCodeLine{2754 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT6         CAN\_FA1R\_FACT6\_Msk                              }}
\DoxyCodeLine{2755 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT7\_Pos     (7U)                                            }}
\DoxyCodeLine{2756 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT7\_Msk     (0x1UL << CAN\_FA1R\_FACT7\_Pos)                    }}
\DoxyCodeLine{2757 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT7         CAN\_FA1R\_FACT7\_Msk                              }}
\DoxyCodeLine{2758 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT8\_Pos     (8U)                                            }}
\DoxyCodeLine{2759 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT8\_Msk     (0x1UL << CAN\_FA1R\_FACT8\_Pos)                    }}
\DoxyCodeLine{2760 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT8         CAN\_FA1R\_FACT8\_Msk                              }}
\DoxyCodeLine{2761 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT9\_Pos     (9U)                                            }}
\DoxyCodeLine{2762 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT9\_Msk     (0x1UL << CAN\_FA1R\_FACT9\_Pos)                    }}
\DoxyCodeLine{2763 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT9         CAN\_FA1R\_FACT9\_Msk                              }}
\DoxyCodeLine{2764 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT10\_Pos    (10U)                                           }}
\DoxyCodeLine{2765 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT10\_Msk    (0x1UL << CAN\_FA1R\_FACT10\_Pos)                   }}
\DoxyCodeLine{2766 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT10        CAN\_FA1R\_FACT10\_Msk                             }}
\DoxyCodeLine{2767 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT11\_Pos    (11U)                                           }}
\DoxyCodeLine{2768 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT11\_Msk    (0x1UL << CAN\_FA1R\_FACT11\_Pos)                   }}
\DoxyCodeLine{2769 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT11        CAN\_FA1R\_FACT11\_Msk                             }}
\DoxyCodeLine{2770 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT12\_Pos    (12U)                                           }}
\DoxyCodeLine{2771 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT12\_Msk    (0x1UL << CAN\_FA1R\_FACT12\_Pos)                   }}
\DoxyCodeLine{2772 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT12        CAN\_FA1R\_FACT12\_Msk                             }}
\DoxyCodeLine{2773 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT13\_Pos    (13U)                                           }}
\DoxyCodeLine{2774 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT13\_Msk    (0x1UL << CAN\_FA1R\_FACT13\_Pos)                   }}
\DoxyCodeLine{2775 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT13        CAN\_FA1R\_FACT13\_Msk                             }}
\DoxyCodeLine{2776 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT14\_Pos    (14U)                                           }}
\DoxyCodeLine{2777 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT14\_Msk    (0x1UL << CAN\_FA1R\_FACT14\_Pos)                   }}
\DoxyCodeLine{2778 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT14        CAN\_FA1R\_FACT14\_Msk                             }}
\DoxyCodeLine{2779 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT15\_Pos    (15U)                                           }}
\DoxyCodeLine{2780 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT15\_Msk    (0x1UL << CAN\_FA1R\_FACT15\_Pos)                   }}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT15        CAN\_FA1R\_FACT15\_Msk                             }}
\DoxyCodeLine{2782 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT16\_Pos    (16U)                                           }}
\DoxyCodeLine{2783 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT16\_Msk    (0x1UL << CAN\_FA1R\_FACT16\_Pos)                   }}
\DoxyCodeLine{2784 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT16        CAN\_FA1R\_FACT16\_Msk                             }}
\DoxyCodeLine{2785 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT17\_Pos    (17U)                                           }}
\DoxyCodeLine{2786 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT17\_Msk    (0x1UL << CAN\_FA1R\_FACT17\_Pos)                   }}
\DoxyCodeLine{2787 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT17        CAN\_FA1R\_FACT17\_Msk                             }}
\DoxyCodeLine{2788 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT18\_Pos    (18U)                                           }}
\DoxyCodeLine{2789 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT18\_Msk    (0x1UL << CAN\_FA1R\_FACT18\_Pos)                   }}
\DoxyCodeLine{2790 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT18        CAN\_FA1R\_FACT18\_Msk                             }}
\DoxyCodeLine{2791 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT19\_Pos    (19U)                                           }}
\DoxyCodeLine{2792 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT19\_Msk    (0x1UL << CAN\_FA1R\_FACT19\_Pos)                   }}
\DoxyCodeLine{2793 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT19        CAN\_FA1R\_FACT19\_Msk                             }}
\DoxyCodeLine{2794 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT20\_Pos    (20U)                                           }}
\DoxyCodeLine{2795 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT20\_Msk    (0x1UL << CAN\_FA1R\_FACT20\_Pos)                   }}
\DoxyCodeLine{2796 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT20        CAN\_FA1R\_FACT20\_Msk                             }}
\DoxyCodeLine{2797 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT21\_Pos    (21U)                                           }}
\DoxyCodeLine{2798 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT21\_Msk    (0x1UL << CAN\_FA1R\_FACT21\_Pos)                   }}
\DoxyCodeLine{2799 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT21        CAN\_FA1R\_FACT21\_Msk                             }}
\DoxyCodeLine{2800 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT22\_Pos    (22U)                                           }}
\DoxyCodeLine{2801 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT22\_Msk    (0x1UL << CAN\_FA1R\_FACT22\_Pos)                   }}
\DoxyCodeLine{2802 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT22        CAN\_FA1R\_FACT22\_Msk                             }}
\DoxyCodeLine{2803 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT23\_Pos    (23U)                                           }}
\DoxyCodeLine{2804 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT23\_Msk    (0x1UL << CAN\_FA1R\_FACT23\_Pos)                   }}
\DoxyCodeLine{2805 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT23        CAN\_FA1R\_FACT23\_Msk                             }}
\DoxyCodeLine{2806 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT24\_Pos    (24U)                                           }}
\DoxyCodeLine{2807 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT24\_Msk    (0x1UL << CAN\_FA1R\_FACT24\_Pos)                   }}
\DoxyCodeLine{2808 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT24        CAN\_FA1R\_FACT24\_Msk                             }}
\DoxyCodeLine{2809 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT25\_Pos    (25U)                                           }}
\DoxyCodeLine{2810 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT25\_Msk    (0x1UL << CAN\_FA1R\_FACT25\_Pos)                   }}
\DoxyCodeLine{2811 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT25        CAN\_FA1R\_FACT25\_Msk                             }}
\DoxyCodeLine{2812 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT26\_Pos    (26U)                                           }}
\DoxyCodeLine{2813 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT26\_Msk    (0x1UL << CAN\_FA1R\_FACT26\_Pos)                   }}
\DoxyCodeLine{2814 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT26        CAN\_FA1R\_FACT26\_Msk                             }}
\DoxyCodeLine{2815 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT27\_Pos    (27U)                                           }}
\DoxyCodeLine{2816 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT27\_Msk    (0x1UL << CAN\_FA1R\_FACT27\_Pos)                   }}
\DoxyCodeLine{2817 \textcolor{preprocessor}{\#define CAN\_FA1R\_FACT27        CAN\_FA1R\_FACT27\_Msk                             }}
\DoxyCodeLine{2820 \textcolor{comment}{/*******************  Bit definition for CAN\_F0R1 register  *******************/}}
\DoxyCodeLine{2821 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{2822 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB0\_Msk       (0x1UL << CAN\_F0R1\_FB0\_Pos)                      }}
\DoxyCodeLine{2823 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB0           CAN\_F0R1\_FB0\_Msk                                }}
\DoxyCodeLine{2824 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{2825 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB1\_Msk       (0x1UL << CAN\_F0R1\_FB1\_Pos)                      }}
\DoxyCodeLine{2826 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB1           CAN\_F0R1\_FB1\_Msk                                }}
\DoxyCodeLine{2827 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{2828 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB2\_Msk       (0x1UL << CAN\_F0R1\_FB2\_Pos)                      }}
\DoxyCodeLine{2829 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB2           CAN\_F0R1\_FB2\_Msk                                }}
\DoxyCodeLine{2830 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{2831 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB3\_Msk       (0x1UL << CAN\_F0R1\_FB3\_Pos)                      }}
\DoxyCodeLine{2832 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB3           CAN\_F0R1\_FB3\_Msk                                }}
\DoxyCodeLine{2833 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{2834 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB4\_Msk       (0x1UL << CAN\_F0R1\_FB4\_Pos)                      }}
\DoxyCodeLine{2835 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB4           CAN\_F0R1\_FB4\_Msk                                }}
\DoxyCodeLine{2836 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{2837 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB5\_Msk       (0x1UL << CAN\_F0R1\_FB5\_Pos)                      }}
\DoxyCodeLine{2838 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB5           CAN\_F0R1\_FB5\_Msk                                }}
\DoxyCodeLine{2839 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{2840 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB6\_Msk       (0x1UL << CAN\_F0R1\_FB6\_Pos)                      }}
\DoxyCodeLine{2841 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB6           CAN\_F0R1\_FB6\_Msk                                }}
\DoxyCodeLine{2842 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{2843 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB7\_Msk       (0x1UL << CAN\_F0R1\_FB7\_Pos)                      }}
\DoxyCodeLine{2844 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB7           CAN\_F0R1\_FB7\_Msk                                }}
\DoxyCodeLine{2845 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{2846 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB8\_Msk       (0x1UL << CAN\_F0R1\_FB8\_Pos)                      }}
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB8           CAN\_F0R1\_FB8\_Msk                                }}
\DoxyCodeLine{2848 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{2849 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB9\_Msk       (0x1UL << CAN\_F0R1\_FB9\_Pos)                      }}
\DoxyCodeLine{2850 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB9           CAN\_F0R1\_FB9\_Msk                                }}
\DoxyCodeLine{2851 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{2852 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB10\_Msk      (0x1UL << CAN\_F0R1\_FB10\_Pos)                     }}
\DoxyCodeLine{2853 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB10          CAN\_F0R1\_FB10\_Msk                               }}
\DoxyCodeLine{2854 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{2855 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB11\_Msk      (0x1UL << CAN\_F0R1\_FB11\_Pos)                     }}
\DoxyCodeLine{2856 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB11          CAN\_F0R1\_FB11\_Msk                               }}
\DoxyCodeLine{2857 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{2858 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB12\_Msk      (0x1UL << CAN\_F0R1\_FB12\_Pos)                     }}
\DoxyCodeLine{2859 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB12          CAN\_F0R1\_FB12\_Msk                               }}
\DoxyCodeLine{2860 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{2861 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB13\_Msk      (0x1UL << CAN\_F0R1\_FB13\_Pos)                     }}
\DoxyCodeLine{2862 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB13          CAN\_F0R1\_FB13\_Msk                               }}
\DoxyCodeLine{2863 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{2864 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB14\_Msk      (0x1UL << CAN\_F0R1\_FB14\_Pos)                     }}
\DoxyCodeLine{2865 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB14          CAN\_F0R1\_FB14\_Msk                               }}
\DoxyCodeLine{2866 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{2867 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB15\_Msk      (0x1UL << CAN\_F0R1\_FB15\_Pos)                     }}
\DoxyCodeLine{2868 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB15          CAN\_F0R1\_FB15\_Msk                               }}
\DoxyCodeLine{2869 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{2870 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB16\_Msk      (0x1UL << CAN\_F0R1\_FB16\_Pos)                     }}
\DoxyCodeLine{2871 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB16          CAN\_F0R1\_FB16\_Msk                               }}
\DoxyCodeLine{2872 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{2873 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB17\_Msk      (0x1UL << CAN\_F0R1\_FB17\_Pos)                     }}
\DoxyCodeLine{2874 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB17          CAN\_F0R1\_FB17\_Msk                               }}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{2876 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB18\_Msk      (0x1UL << CAN\_F0R1\_FB18\_Pos)                     }}
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB18          CAN\_F0R1\_FB18\_Msk                               }}
\DoxyCodeLine{2878 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{2879 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB19\_Msk      (0x1UL << CAN\_F0R1\_FB19\_Pos)                     }}
\DoxyCodeLine{2880 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB19          CAN\_F0R1\_FB19\_Msk                               }}
\DoxyCodeLine{2881 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{2882 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB20\_Msk      (0x1UL << CAN\_F0R1\_FB20\_Pos)                     }}
\DoxyCodeLine{2883 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB20          CAN\_F0R1\_FB20\_Msk                               }}
\DoxyCodeLine{2884 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{2885 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB21\_Msk      (0x1UL << CAN\_F0R1\_FB21\_Pos)                     }}
\DoxyCodeLine{2886 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB21          CAN\_F0R1\_FB21\_Msk                               }}
\DoxyCodeLine{2887 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{2888 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB22\_Msk      (0x1UL << CAN\_F0R1\_FB22\_Pos)                     }}
\DoxyCodeLine{2889 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB22          CAN\_F0R1\_FB22\_Msk                               }}
\DoxyCodeLine{2890 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{2891 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB23\_Msk      (0x1UL << CAN\_F0R1\_FB23\_Pos)                     }}
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB23          CAN\_F0R1\_FB23\_Msk                               }}
\DoxyCodeLine{2893 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{2894 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB24\_Msk      (0x1UL << CAN\_F0R1\_FB24\_Pos)                     }}
\DoxyCodeLine{2895 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB24          CAN\_F0R1\_FB24\_Msk                               }}
\DoxyCodeLine{2896 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{2897 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB25\_Msk      (0x1UL << CAN\_F0R1\_FB25\_Pos)                     }}
\DoxyCodeLine{2898 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB25          CAN\_F0R1\_FB25\_Msk                               }}
\DoxyCodeLine{2899 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB26\_Msk      (0x1UL << CAN\_F0R1\_FB26\_Pos)                     }}
\DoxyCodeLine{2901 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB26          CAN\_F0R1\_FB26\_Msk                               }}
\DoxyCodeLine{2902 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{2903 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB27\_Msk      (0x1UL << CAN\_F0R1\_FB27\_Pos)                     }}
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB27          CAN\_F0R1\_FB27\_Msk                               }}
\DoxyCodeLine{2905 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{2906 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB28\_Msk      (0x1UL << CAN\_F0R1\_FB28\_Pos)                     }}
\DoxyCodeLine{2907 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB28          CAN\_F0R1\_FB28\_Msk                               }}
\DoxyCodeLine{2908 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{2909 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB29\_Msk      (0x1UL << CAN\_F0R1\_FB29\_Pos)                     }}
\DoxyCodeLine{2910 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB29          CAN\_F0R1\_FB29\_Msk                               }}
\DoxyCodeLine{2911 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{2912 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB30\_Msk      (0x1UL << CAN\_F0R1\_FB30\_Pos)                     }}
\DoxyCodeLine{2913 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB30          CAN\_F0R1\_FB30\_Msk                               }}
\DoxyCodeLine{2914 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{2915 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB31\_Msk      (0x1UL << CAN\_F0R1\_FB31\_Pos)                     }}
\DoxyCodeLine{2916 \textcolor{preprocessor}{\#define CAN\_F0R1\_FB31          CAN\_F0R1\_FB31\_Msk                               }}
\DoxyCodeLine{2918 \textcolor{comment}{/*******************  Bit definition for CAN\_F1R1 register  *******************/}}
\DoxyCodeLine{2919 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{2920 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB0\_Msk       (0x1UL << CAN\_F1R1\_FB0\_Pos)                      }}
\DoxyCodeLine{2921 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB0           CAN\_F1R1\_FB0\_Msk                                }}
\DoxyCodeLine{2922 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{2923 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB1\_Msk       (0x1UL << CAN\_F1R1\_FB1\_Pos)                      }}
\DoxyCodeLine{2924 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB1           CAN\_F1R1\_FB1\_Msk                                }}
\DoxyCodeLine{2925 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{2926 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB2\_Msk       (0x1UL << CAN\_F1R1\_FB2\_Pos)                      }}
\DoxyCodeLine{2927 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB2           CAN\_F1R1\_FB2\_Msk                                }}
\DoxyCodeLine{2928 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{2929 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB3\_Msk       (0x1UL << CAN\_F1R1\_FB3\_Pos)                      }}
\DoxyCodeLine{2930 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB3           CAN\_F1R1\_FB3\_Msk                                }}
\DoxyCodeLine{2931 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{2932 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB4\_Msk       (0x1UL << CAN\_F1R1\_FB4\_Pos)                      }}
\DoxyCodeLine{2933 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB4           CAN\_F1R1\_FB4\_Msk                                }}
\DoxyCodeLine{2934 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{2935 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB5\_Msk       (0x1UL << CAN\_F1R1\_FB5\_Pos)                      }}
\DoxyCodeLine{2936 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB5           CAN\_F1R1\_FB5\_Msk                                }}
\DoxyCodeLine{2937 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{2938 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB6\_Msk       (0x1UL << CAN\_F1R1\_FB6\_Pos)                      }}
\DoxyCodeLine{2939 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB6           CAN\_F1R1\_FB6\_Msk                                }}
\DoxyCodeLine{2940 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{2941 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB7\_Msk       (0x1UL << CAN\_F1R1\_FB7\_Pos)                      }}
\DoxyCodeLine{2942 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB7           CAN\_F1R1\_FB7\_Msk                                }}
\DoxyCodeLine{2943 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{2944 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB8\_Msk       (0x1UL << CAN\_F1R1\_FB8\_Pos)                      }}
\DoxyCodeLine{2945 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB8           CAN\_F1R1\_FB8\_Msk                                }}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{2947 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB9\_Msk       (0x1UL << CAN\_F1R1\_FB9\_Pos)                      }}
\DoxyCodeLine{2948 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB9           CAN\_F1R1\_FB9\_Msk                                }}
\DoxyCodeLine{2949 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{2950 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB10\_Msk      (0x1UL << CAN\_F1R1\_FB10\_Pos)                     }}
\DoxyCodeLine{2951 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB10          CAN\_F1R1\_FB10\_Msk                               }}
\DoxyCodeLine{2952 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{2953 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB11\_Msk      (0x1UL << CAN\_F1R1\_FB11\_Pos)                     }}
\DoxyCodeLine{2954 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB11          CAN\_F1R1\_FB11\_Msk                               }}
\DoxyCodeLine{2955 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{2956 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB12\_Msk      (0x1UL << CAN\_F1R1\_FB12\_Pos)                     }}
\DoxyCodeLine{2957 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB12          CAN\_F1R1\_FB12\_Msk                               }}
\DoxyCodeLine{2958 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{2959 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB13\_Msk      (0x1UL << CAN\_F1R1\_FB13\_Pos)                     }}
\DoxyCodeLine{2960 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB13          CAN\_F1R1\_FB13\_Msk                               }}
\DoxyCodeLine{2961 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{2962 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB14\_Msk      (0x1UL << CAN\_F1R1\_FB14\_Pos)                     }}
\DoxyCodeLine{2963 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB14          CAN\_F1R1\_FB14\_Msk                               }}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{2965 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB15\_Msk      (0x1UL << CAN\_F1R1\_FB15\_Pos)                     }}
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB15          CAN\_F1R1\_FB15\_Msk                               }}
\DoxyCodeLine{2967 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB16\_Msk      (0x1UL << CAN\_F1R1\_FB16\_Pos)                     }}
\DoxyCodeLine{2969 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB16          CAN\_F1R1\_FB16\_Msk                               }}
\DoxyCodeLine{2970 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{2971 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB17\_Msk      (0x1UL << CAN\_F1R1\_FB17\_Pos)                     }}
\DoxyCodeLine{2972 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB17          CAN\_F1R1\_FB17\_Msk                               }}
\DoxyCodeLine{2973 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{2974 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB18\_Msk      (0x1UL << CAN\_F1R1\_FB18\_Pos)                     }}
\DoxyCodeLine{2975 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB18          CAN\_F1R1\_FB18\_Msk                               }}
\DoxyCodeLine{2976 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{2977 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB19\_Msk      (0x1UL << CAN\_F1R1\_FB19\_Pos)                     }}
\DoxyCodeLine{2978 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB19          CAN\_F1R1\_FB19\_Msk                               }}
\DoxyCodeLine{2979 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{2980 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB20\_Msk      (0x1UL << CAN\_F1R1\_FB20\_Pos)                     }}
\DoxyCodeLine{2981 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB20          CAN\_F1R1\_FB20\_Msk                               }}
\DoxyCodeLine{2982 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{2983 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB21\_Msk      (0x1UL << CAN\_F1R1\_FB21\_Pos)                     }}
\DoxyCodeLine{2984 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB21          CAN\_F1R1\_FB21\_Msk                               }}
\DoxyCodeLine{2985 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{2986 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB22\_Msk      (0x1UL << CAN\_F1R1\_FB22\_Pos)                     }}
\DoxyCodeLine{2987 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB22          CAN\_F1R1\_FB22\_Msk                               }}
\DoxyCodeLine{2988 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{2989 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB23\_Msk      (0x1UL << CAN\_F1R1\_FB23\_Pos)                     }}
\DoxyCodeLine{2990 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB23          CAN\_F1R1\_FB23\_Msk                               }}
\DoxyCodeLine{2991 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{2992 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB24\_Msk      (0x1UL << CAN\_F1R1\_FB24\_Pos)                     }}
\DoxyCodeLine{2993 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB24          CAN\_F1R1\_FB24\_Msk                               }}
\DoxyCodeLine{2994 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{2995 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB25\_Msk      (0x1UL << CAN\_F1R1\_FB25\_Pos)                     }}
\DoxyCodeLine{2996 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB25          CAN\_F1R1\_FB25\_Msk                               }}
\DoxyCodeLine{2997 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{2998 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB26\_Msk      (0x1UL << CAN\_F1R1\_FB26\_Pos)                     }}
\DoxyCodeLine{2999 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB26          CAN\_F1R1\_FB26\_Msk                               }}
\DoxyCodeLine{3000 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3001 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB27\_Msk      (0x1UL << CAN\_F1R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3002 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB27          CAN\_F1R1\_FB27\_Msk                               }}
\DoxyCodeLine{3003 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3004 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB28\_Msk      (0x1UL << CAN\_F1R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3005 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB28          CAN\_F1R1\_FB28\_Msk                               }}
\DoxyCodeLine{3006 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3007 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB29\_Msk      (0x1UL << CAN\_F1R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3008 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB29          CAN\_F1R1\_FB29\_Msk                               }}
\DoxyCodeLine{3009 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3010 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB30\_Msk      (0x1UL << CAN\_F1R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3011 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB30          CAN\_F1R1\_FB30\_Msk                               }}
\DoxyCodeLine{3012 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3013 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB31\_Msk      (0x1UL << CAN\_F1R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3014 \textcolor{preprocessor}{\#define CAN\_F1R1\_FB31          CAN\_F1R1\_FB31\_Msk                               }}
\DoxyCodeLine{3016 \textcolor{comment}{/*******************  Bit definition for CAN\_F2R1 register  *******************/}}
\DoxyCodeLine{3017 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{3018 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB0\_Msk       (0x1UL << CAN\_F2R1\_FB0\_Pos)                      }}
\DoxyCodeLine{3019 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB0           CAN\_F2R1\_FB0\_Msk                                }}
\DoxyCodeLine{3020 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{3021 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB1\_Msk       (0x1UL << CAN\_F2R1\_FB1\_Pos)                      }}
\DoxyCodeLine{3022 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB1           CAN\_F2R1\_FB1\_Msk                                }}
\DoxyCodeLine{3023 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{3024 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB2\_Msk       (0x1UL << CAN\_F2R1\_FB2\_Pos)                      }}
\DoxyCodeLine{3025 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB2           CAN\_F2R1\_FB2\_Msk                                }}
\DoxyCodeLine{3026 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{3027 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB3\_Msk       (0x1UL << CAN\_F2R1\_FB3\_Pos)                      }}
\DoxyCodeLine{3028 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB3           CAN\_F2R1\_FB3\_Msk                                }}
\DoxyCodeLine{3029 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{3030 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB4\_Msk       (0x1UL << CAN\_F2R1\_FB4\_Pos)                      }}
\DoxyCodeLine{3031 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB4           CAN\_F2R1\_FB4\_Msk                                }}
\DoxyCodeLine{3032 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{3033 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB5\_Msk       (0x1UL << CAN\_F2R1\_FB5\_Pos)                      }}
\DoxyCodeLine{3034 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB5           CAN\_F2R1\_FB5\_Msk                                }}
\DoxyCodeLine{3035 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{3036 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB6\_Msk       (0x1UL << CAN\_F2R1\_FB6\_Pos)                      }}
\DoxyCodeLine{3037 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB6           CAN\_F2R1\_FB6\_Msk                                }}
\DoxyCodeLine{3038 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{3039 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB7\_Msk       (0x1UL << CAN\_F2R1\_FB7\_Pos)                      }}
\DoxyCodeLine{3040 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB7           CAN\_F2R1\_FB7\_Msk                                }}
\DoxyCodeLine{3041 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{3042 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB8\_Msk       (0x1UL << CAN\_F2R1\_FB8\_Pos)                      }}
\DoxyCodeLine{3043 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB8           CAN\_F2R1\_FB8\_Msk                                }}
\DoxyCodeLine{3044 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{3045 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB9\_Msk       (0x1UL << CAN\_F2R1\_FB9\_Pos)                      }}
\DoxyCodeLine{3046 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB9           CAN\_F2R1\_FB9\_Msk                                }}
\DoxyCodeLine{3047 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{3048 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB10\_Msk      (0x1UL << CAN\_F2R1\_FB10\_Pos)                     }}
\DoxyCodeLine{3049 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB10          CAN\_F2R1\_FB10\_Msk                               }}
\DoxyCodeLine{3050 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{3051 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB11\_Msk      (0x1UL << CAN\_F2R1\_FB11\_Pos)                     }}
\DoxyCodeLine{3052 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB11          CAN\_F2R1\_FB11\_Msk                               }}
\DoxyCodeLine{3053 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{3054 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB12\_Msk      (0x1UL << CAN\_F2R1\_FB12\_Pos)                     }}
\DoxyCodeLine{3055 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB12          CAN\_F2R1\_FB12\_Msk                               }}
\DoxyCodeLine{3056 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{3057 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB13\_Msk      (0x1UL << CAN\_F2R1\_FB13\_Pos)                     }}
\DoxyCodeLine{3058 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB13          CAN\_F2R1\_FB13\_Msk                               }}
\DoxyCodeLine{3059 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{3060 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB14\_Msk      (0x1UL << CAN\_F2R1\_FB14\_Pos)                     }}
\DoxyCodeLine{3061 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB14          CAN\_F2R1\_FB14\_Msk                               }}
\DoxyCodeLine{3062 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB15\_Msk      (0x1UL << CAN\_F2R1\_FB15\_Pos)                     }}
\DoxyCodeLine{3064 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB15          CAN\_F2R1\_FB15\_Msk                               }}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{3066 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB16\_Msk      (0x1UL << CAN\_F2R1\_FB16\_Pos)                     }}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB16          CAN\_F2R1\_FB16\_Msk                               }}
\DoxyCodeLine{3068 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{3069 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB17\_Msk      (0x1UL << CAN\_F2R1\_FB17\_Pos)                     }}
\DoxyCodeLine{3070 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB17          CAN\_F2R1\_FB17\_Msk                               }}
\DoxyCodeLine{3071 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{3072 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB18\_Msk      (0x1UL << CAN\_F2R1\_FB18\_Pos)                     }}
\DoxyCodeLine{3073 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB18          CAN\_F2R1\_FB18\_Msk                               }}
\DoxyCodeLine{3074 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{3075 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB19\_Msk      (0x1UL << CAN\_F2R1\_FB19\_Pos)                     }}
\DoxyCodeLine{3076 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB19          CAN\_F2R1\_FB19\_Msk                               }}
\DoxyCodeLine{3077 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{3078 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB20\_Msk      (0x1UL << CAN\_F2R1\_FB20\_Pos)                     }}
\DoxyCodeLine{3079 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB20          CAN\_F2R1\_FB20\_Msk                               }}
\DoxyCodeLine{3080 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{3081 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB21\_Msk      (0x1UL << CAN\_F2R1\_FB21\_Pos)                     }}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB21          CAN\_F2R1\_FB21\_Msk                               }}
\DoxyCodeLine{3083 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB22\_Msk      (0x1UL << CAN\_F2R1\_FB22\_Pos)                     }}
\DoxyCodeLine{3085 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB22          CAN\_F2R1\_FB22\_Msk                               }}
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{3087 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB23\_Msk      (0x1UL << CAN\_F2R1\_FB23\_Pos)                     }}
\DoxyCodeLine{3088 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB23          CAN\_F2R1\_FB23\_Msk                               }}
\DoxyCodeLine{3089 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{3090 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB24\_Msk      (0x1UL << CAN\_F2R1\_FB24\_Pos)                     }}
\DoxyCodeLine{3091 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB24          CAN\_F2R1\_FB24\_Msk                               }}
\DoxyCodeLine{3092 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{3093 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB25\_Msk      (0x1UL << CAN\_F2R1\_FB25\_Pos)                     }}
\DoxyCodeLine{3094 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB25          CAN\_F2R1\_FB25\_Msk                               }}
\DoxyCodeLine{3095 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{3096 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB26\_Msk      (0x1UL << CAN\_F2R1\_FB26\_Pos)                     }}
\DoxyCodeLine{3097 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB26          CAN\_F2R1\_FB26\_Msk                               }}
\DoxyCodeLine{3098 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3099 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB27\_Msk      (0x1UL << CAN\_F2R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3100 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB27          CAN\_F2R1\_FB27\_Msk                               }}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3102 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB28\_Msk      (0x1UL << CAN\_F2R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3103 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB28          CAN\_F2R1\_FB28\_Msk                               }}
\DoxyCodeLine{3104 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3105 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB29\_Msk      (0x1UL << CAN\_F2R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3106 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB29          CAN\_F2R1\_FB29\_Msk                               }}
\DoxyCodeLine{3107 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3108 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB30\_Msk      (0x1UL << CAN\_F2R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3109 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB30          CAN\_F2R1\_FB30\_Msk                               }}
\DoxyCodeLine{3110 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3111 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB31\_Msk      (0x1UL << CAN\_F2R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3112 \textcolor{preprocessor}{\#define CAN\_F2R1\_FB31          CAN\_F2R1\_FB31\_Msk                               }}
\DoxyCodeLine{3114 \textcolor{comment}{/*******************  Bit definition for CAN\_F3R1 register  *******************/}}
\DoxyCodeLine{3115 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{3116 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB0\_Msk       (0x1UL << CAN\_F3R1\_FB0\_Pos)                      }}
\DoxyCodeLine{3117 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB0           CAN\_F3R1\_FB0\_Msk                                }}
\DoxyCodeLine{3118 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB1\_Msk       (0x1UL << CAN\_F3R1\_FB1\_Pos)                      }}
\DoxyCodeLine{3120 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB1           CAN\_F3R1\_FB1\_Msk                                }}
\DoxyCodeLine{3121 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{3122 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB2\_Msk       (0x1UL << CAN\_F3R1\_FB2\_Pos)                      }}
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB2           CAN\_F3R1\_FB2\_Msk                                }}
\DoxyCodeLine{3124 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{3125 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB3\_Msk       (0x1UL << CAN\_F3R1\_FB3\_Pos)                      }}
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB3           CAN\_F3R1\_FB3\_Msk                                }}
\DoxyCodeLine{3127 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{3128 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB4\_Msk       (0x1UL << CAN\_F3R1\_FB4\_Pos)                      }}
\DoxyCodeLine{3129 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB4           CAN\_F3R1\_FB4\_Msk                                }}
\DoxyCodeLine{3130 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{3131 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB5\_Msk       (0x1UL << CAN\_F3R1\_FB5\_Pos)                      }}
\DoxyCodeLine{3132 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB5           CAN\_F3R1\_FB5\_Msk                                }}
\DoxyCodeLine{3133 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{3134 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB6\_Msk       (0x1UL << CAN\_F3R1\_FB6\_Pos)                      }}
\DoxyCodeLine{3135 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB6           CAN\_F3R1\_FB6\_Msk                                }}
\DoxyCodeLine{3136 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{3137 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB7\_Msk       (0x1UL << CAN\_F3R1\_FB7\_Pos)                      }}
\DoxyCodeLine{3138 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB7           CAN\_F3R1\_FB7\_Msk                                }}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{3140 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB8\_Msk       (0x1UL << CAN\_F3R1\_FB8\_Pos)                      }}
\DoxyCodeLine{3141 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB8           CAN\_F3R1\_FB8\_Msk                                }}
\DoxyCodeLine{3142 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{3143 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB9\_Msk       (0x1UL << CAN\_F3R1\_FB9\_Pos)                      }}
\DoxyCodeLine{3144 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB9           CAN\_F3R1\_FB9\_Msk                                }}
\DoxyCodeLine{3145 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{3146 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB10\_Msk      (0x1UL << CAN\_F3R1\_FB10\_Pos)                     }}
\DoxyCodeLine{3147 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB10          CAN\_F3R1\_FB10\_Msk                               }}
\DoxyCodeLine{3148 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{3149 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB11\_Msk      (0x1UL << CAN\_F3R1\_FB11\_Pos)                     }}
\DoxyCodeLine{3150 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB11          CAN\_F3R1\_FB11\_Msk                               }}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{3152 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB12\_Msk      (0x1UL << CAN\_F3R1\_FB12\_Pos)                     }}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB12          CAN\_F3R1\_FB12\_Msk                               }}
\DoxyCodeLine{3154 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB13\_Msk      (0x1UL << CAN\_F3R1\_FB13\_Pos)                     }}
\DoxyCodeLine{3156 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB13          CAN\_F3R1\_FB13\_Msk                               }}
\DoxyCodeLine{3157 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB14\_Msk      (0x1UL << CAN\_F3R1\_FB14\_Pos)                     }}
\DoxyCodeLine{3159 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB14          CAN\_F3R1\_FB14\_Msk                               }}
\DoxyCodeLine{3160 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{3161 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB15\_Msk      (0x1UL << CAN\_F3R1\_FB15\_Pos)                     }}
\DoxyCodeLine{3162 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB15          CAN\_F3R1\_FB15\_Msk                               }}
\DoxyCodeLine{3163 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{3164 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB16\_Msk      (0x1UL << CAN\_F3R1\_FB16\_Pos)                     }}
\DoxyCodeLine{3165 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB16          CAN\_F3R1\_FB16\_Msk                               }}
\DoxyCodeLine{3166 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{3167 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB17\_Msk      (0x1UL << CAN\_F3R1\_FB17\_Pos)                     }}
\DoxyCodeLine{3168 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB17          CAN\_F3R1\_FB17\_Msk                               }}
\DoxyCodeLine{3169 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{3170 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB18\_Msk      (0x1UL << CAN\_F3R1\_FB18\_Pos)                     }}
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB18          CAN\_F3R1\_FB18\_Msk                               }}
\DoxyCodeLine{3172 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{3173 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB19\_Msk      (0x1UL << CAN\_F3R1\_FB19\_Pos)                     }}
\DoxyCodeLine{3174 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB19          CAN\_F3R1\_FB19\_Msk                               }}
\DoxyCodeLine{3175 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{3176 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB20\_Msk      (0x1UL << CAN\_F3R1\_FB20\_Pos)                     }}
\DoxyCodeLine{3177 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB20          CAN\_F3R1\_FB20\_Msk                               }}
\DoxyCodeLine{3178 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{3179 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB21\_Msk      (0x1UL << CAN\_F3R1\_FB21\_Pos)                     }}
\DoxyCodeLine{3180 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB21          CAN\_F3R1\_FB21\_Msk                               }}
\DoxyCodeLine{3181 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{3182 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB22\_Msk      (0x1UL << CAN\_F3R1\_FB22\_Pos)                     }}
\DoxyCodeLine{3183 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB22          CAN\_F3R1\_FB22\_Msk                               }}
\DoxyCodeLine{3184 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB23\_Msk      (0x1UL << CAN\_F3R1\_FB23\_Pos)                     }}
\DoxyCodeLine{3186 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB23          CAN\_F3R1\_FB23\_Msk                               }}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{3188 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB24\_Msk      (0x1UL << CAN\_F3R1\_FB24\_Pos)                     }}
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB24          CAN\_F3R1\_FB24\_Msk                               }}
\DoxyCodeLine{3190 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{3191 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB25\_Msk      (0x1UL << CAN\_F3R1\_FB25\_Pos)                     }}
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB25          CAN\_F3R1\_FB25\_Msk                               }}
\DoxyCodeLine{3193 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{3194 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB26\_Msk      (0x1UL << CAN\_F3R1\_FB26\_Pos)                     }}
\DoxyCodeLine{3195 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB26          CAN\_F3R1\_FB26\_Msk                               }}
\DoxyCodeLine{3196 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3197 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB27\_Msk      (0x1UL << CAN\_F3R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3198 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB27          CAN\_F3R1\_FB27\_Msk                               }}
\DoxyCodeLine{3199 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3200 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB28\_Msk      (0x1UL << CAN\_F3R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3201 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB28          CAN\_F3R1\_FB28\_Msk                               }}
\DoxyCodeLine{3202 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3203 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB29\_Msk      (0x1UL << CAN\_F3R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3204 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB29          CAN\_F3R1\_FB29\_Msk                               }}
\DoxyCodeLine{3205 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3206 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB30\_Msk      (0x1UL << CAN\_F3R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB30          CAN\_F3R1\_FB30\_Msk                               }}
\DoxyCodeLine{3208 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB31\_Msk      (0x1UL << CAN\_F3R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3210 \textcolor{preprocessor}{\#define CAN\_F3R1\_FB31          CAN\_F3R1\_FB31\_Msk                               }}
\DoxyCodeLine{3212 \textcolor{comment}{/*******************  Bit definition for CAN\_F4R1 register  *******************/}}
\DoxyCodeLine{3213 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{3214 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB0\_Msk       (0x1UL << CAN\_F4R1\_FB0\_Pos)                      }}
\DoxyCodeLine{3215 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB0           CAN\_F4R1\_FB0\_Msk                                }}
\DoxyCodeLine{3216 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{3217 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB1\_Msk       (0x1UL << CAN\_F4R1\_FB1\_Pos)                      }}
\DoxyCodeLine{3218 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB1           CAN\_F4R1\_FB1\_Msk                                }}
\DoxyCodeLine{3219 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{3220 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB2\_Msk       (0x1UL << CAN\_F4R1\_FB2\_Pos)                      }}
\DoxyCodeLine{3221 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB2           CAN\_F4R1\_FB2\_Msk                                }}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{3223 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB3\_Msk       (0x1UL << CAN\_F4R1\_FB3\_Pos)                      }}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB3           CAN\_F4R1\_FB3\_Msk                                }}
\DoxyCodeLine{3225 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB4\_Msk       (0x1UL << CAN\_F4R1\_FB4\_Pos)                      }}
\DoxyCodeLine{3227 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB4           CAN\_F4R1\_FB4\_Msk                                }}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{3229 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB5\_Msk       (0x1UL << CAN\_F4R1\_FB5\_Pos)                      }}
\DoxyCodeLine{3230 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB5           CAN\_F4R1\_FB5\_Msk                                }}
\DoxyCodeLine{3231 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{3232 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB6\_Msk       (0x1UL << CAN\_F4R1\_FB6\_Pos)                      }}
\DoxyCodeLine{3233 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB6           CAN\_F4R1\_FB6\_Msk                                }}
\DoxyCodeLine{3234 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{3235 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB7\_Msk       (0x1UL << CAN\_F4R1\_FB7\_Pos)                      }}
\DoxyCodeLine{3236 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB7           CAN\_F4R1\_FB7\_Msk                                }}
\DoxyCodeLine{3237 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{3238 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB8\_Msk       (0x1UL << CAN\_F4R1\_FB8\_Pos)                      }}
\DoxyCodeLine{3239 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB8           CAN\_F4R1\_FB8\_Msk                                }}
\DoxyCodeLine{3240 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB9\_Msk       (0x1UL << CAN\_F4R1\_FB9\_Pos)                      }}
\DoxyCodeLine{3242 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB9           CAN\_F4R1\_FB9\_Msk                                }}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{3244 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB10\_Msk      (0x1UL << CAN\_F4R1\_FB10\_Pos)                     }}
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB10          CAN\_F4R1\_FB10\_Msk                               }}
\DoxyCodeLine{3246 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{3247 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB11\_Msk      (0x1UL << CAN\_F4R1\_FB11\_Pos)                     }}
\DoxyCodeLine{3248 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB11          CAN\_F4R1\_FB11\_Msk                               }}
\DoxyCodeLine{3249 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{3250 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB12\_Msk      (0x1UL << CAN\_F4R1\_FB12\_Pos)                     }}
\DoxyCodeLine{3251 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB12          CAN\_F4R1\_FB12\_Msk                               }}
\DoxyCodeLine{3252 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{3253 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB13\_Msk      (0x1UL << CAN\_F4R1\_FB13\_Pos)                     }}
\DoxyCodeLine{3254 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB13          CAN\_F4R1\_FB13\_Msk                               }}
\DoxyCodeLine{3255 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{3256 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB14\_Msk      (0x1UL << CAN\_F4R1\_FB14\_Pos)                     }}
\DoxyCodeLine{3257 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB14          CAN\_F4R1\_FB14\_Msk                               }}
\DoxyCodeLine{3258 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{3259 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB15\_Msk      (0x1UL << CAN\_F4R1\_FB15\_Pos)                     }}
\DoxyCodeLine{3260 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB15          CAN\_F4R1\_FB15\_Msk                               }}
\DoxyCodeLine{3261 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{3262 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB16\_Msk      (0x1UL << CAN\_F4R1\_FB16\_Pos)                     }}
\DoxyCodeLine{3263 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB16          CAN\_F4R1\_FB16\_Msk                               }}
\DoxyCodeLine{3264 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{3265 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB17\_Msk      (0x1UL << CAN\_F4R1\_FB17\_Pos)                     }}
\DoxyCodeLine{3266 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB17          CAN\_F4R1\_FB17\_Msk                               }}
\DoxyCodeLine{3267 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{3268 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB18\_Msk      (0x1UL << CAN\_F4R1\_FB18\_Pos)                     }}
\DoxyCodeLine{3269 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB18          CAN\_F4R1\_FB18\_Msk                               }}
\DoxyCodeLine{3270 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{3271 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB19\_Msk      (0x1UL << CAN\_F4R1\_FB19\_Pos)                     }}
\DoxyCodeLine{3272 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB19          CAN\_F4R1\_FB19\_Msk                               }}
\DoxyCodeLine{3273 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{3274 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB20\_Msk      (0x1UL << CAN\_F4R1\_FB20\_Pos)                     }}
\DoxyCodeLine{3275 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB20          CAN\_F4R1\_FB20\_Msk                               }}
\DoxyCodeLine{3276 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{3277 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB21\_Msk      (0x1UL << CAN\_F4R1\_FB21\_Pos)                     }}
\DoxyCodeLine{3278 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB21          CAN\_F4R1\_FB21\_Msk                               }}
\DoxyCodeLine{3279 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{3280 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB22\_Msk      (0x1UL << CAN\_F4R1\_FB22\_Pos)                     }}
\DoxyCodeLine{3281 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB22          CAN\_F4R1\_FB22\_Msk                               }}
\DoxyCodeLine{3282 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{3283 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB23\_Msk      (0x1UL << CAN\_F4R1\_FB23\_Pos)                     }}
\DoxyCodeLine{3284 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB23          CAN\_F4R1\_FB23\_Msk                               }}
\DoxyCodeLine{3285 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{3286 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB24\_Msk      (0x1UL << CAN\_F4R1\_FB24\_Pos)                     }}
\DoxyCodeLine{3287 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB24          CAN\_F4R1\_FB24\_Msk                               }}
\DoxyCodeLine{3288 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{3289 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB25\_Msk      (0x1UL << CAN\_F4R1\_FB25\_Pos)                     }}
\DoxyCodeLine{3290 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB25          CAN\_F4R1\_FB25\_Msk                               }}
\DoxyCodeLine{3291 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{3292 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB26\_Msk      (0x1UL << CAN\_F4R1\_FB26\_Pos)                     }}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB26          CAN\_F4R1\_FB26\_Msk                               }}
\DoxyCodeLine{3294 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB27\_Msk      (0x1UL << CAN\_F4R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3296 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB27          CAN\_F4R1\_FB27\_Msk                               }}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3298 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB28\_Msk      (0x1UL << CAN\_F4R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3299 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB28          CAN\_F4R1\_FB28\_Msk                               }}
\DoxyCodeLine{3300 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3301 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB29\_Msk      (0x1UL << CAN\_F4R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3302 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB29          CAN\_F4R1\_FB29\_Msk                               }}
\DoxyCodeLine{3303 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3304 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB30\_Msk      (0x1UL << CAN\_F4R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3305 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB30          CAN\_F4R1\_FB30\_Msk                               }}
\DoxyCodeLine{3306 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3307 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB31\_Msk      (0x1UL << CAN\_F4R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3308 \textcolor{preprocessor}{\#define CAN\_F4R1\_FB31          CAN\_F4R1\_FB31\_Msk                               }}
\DoxyCodeLine{3310 \textcolor{comment}{/*******************  Bit definition for CAN\_F5R1 register  *******************/}}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{3312 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB0\_Msk       (0x1UL << CAN\_F5R1\_FB0\_Pos)                      }}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB0           CAN\_F5R1\_FB0\_Msk                                }}
\DoxyCodeLine{3314 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB1\_Msk       (0x1UL << CAN\_F5R1\_FB1\_Pos)                      }}
\DoxyCodeLine{3316 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB1           CAN\_F5R1\_FB1\_Msk                                }}
\DoxyCodeLine{3317 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{3318 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB2\_Msk       (0x1UL << CAN\_F5R1\_FB2\_Pos)                      }}
\DoxyCodeLine{3319 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB2           CAN\_F5R1\_FB2\_Msk                                }}
\DoxyCodeLine{3320 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{3321 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB3\_Msk       (0x1UL << CAN\_F5R1\_FB3\_Pos)                      }}
\DoxyCodeLine{3322 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB3           CAN\_F5R1\_FB3\_Msk                                }}
\DoxyCodeLine{3323 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{3324 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB4\_Msk       (0x1UL << CAN\_F5R1\_FB4\_Pos)                      }}
\DoxyCodeLine{3325 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB4           CAN\_F5R1\_FB4\_Msk                                }}
\DoxyCodeLine{3326 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{3327 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB5\_Msk       (0x1UL << CAN\_F5R1\_FB5\_Pos)                      }}
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB5           CAN\_F5R1\_FB5\_Msk                                }}
\DoxyCodeLine{3329 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB6\_Msk       (0x1UL << CAN\_F5R1\_FB6\_Pos)                      }}
\DoxyCodeLine{3331 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB6           CAN\_F5R1\_FB6\_Msk                                }}
\DoxyCodeLine{3332 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{3333 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB7\_Msk       (0x1UL << CAN\_F5R1\_FB7\_Pos)                      }}
\DoxyCodeLine{3334 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB7           CAN\_F5R1\_FB7\_Msk                                }}
\DoxyCodeLine{3335 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{3336 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB8\_Msk       (0x1UL << CAN\_F5R1\_FB8\_Pos)                      }}
\DoxyCodeLine{3337 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB8           CAN\_F5R1\_FB8\_Msk                                }}
\DoxyCodeLine{3338 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{3339 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB9\_Msk       (0x1UL << CAN\_F5R1\_FB9\_Pos)                      }}
\DoxyCodeLine{3340 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB9           CAN\_F5R1\_FB9\_Msk                                }}
\DoxyCodeLine{3341 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{3342 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB10\_Msk      (0x1UL << CAN\_F5R1\_FB10\_Pos)                     }}
\DoxyCodeLine{3343 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB10          CAN\_F5R1\_FB10\_Msk                               }}
\DoxyCodeLine{3344 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{3345 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB11\_Msk      (0x1UL << CAN\_F5R1\_FB11\_Pos)                     }}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB11          CAN\_F5R1\_FB11\_Msk                               }}
\DoxyCodeLine{3347 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB12\_Msk      (0x1UL << CAN\_F5R1\_FB12\_Pos)                     }}
\DoxyCodeLine{3349 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB12          CAN\_F5R1\_FB12\_Msk                               }}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{3351 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB13\_Msk      (0x1UL << CAN\_F5R1\_FB13\_Pos)                     }}
\DoxyCodeLine{3352 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB13          CAN\_F5R1\_FB13\_Msk                               }}
\DoxyCodeLine{3353 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{3354 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB14\_Msk      (0x1UL << CAN\_F5R1\_FB14\_Pos)                     }}
\DoxyCodeLine{3355 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB14          CAN\_F5R1\_FB14\_Msk                               }}
\DoxyCodeLine{3356 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{3357 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB15\_Msk      (0x1UL << CAN\_F5R1\_FB15\_Pos)                     }}
\DoxyCodeLine{3358 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB15          CAN\_F5R1\_FB15\_Msk                               }}
\DoxyCodeLine{3359 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{3360 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB16\_Msk      (0x1UL << CAN\_F5R1\_FB16\_Pos)                     }}
\DoxyCodeLine{3361 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB16          CAN\_F5R1\_FB16\_Msk                               }}
\DoxyCodeLine{3362 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{3363 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB17\_Msk      (0x1UL << CAN\_F5R1\_FB17\_Pos)                     }}
\DoxyCodeLine{3364 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB17          CAN\_F5R1\_FB17\_Msk                               }}
\DoxyCodeLine{3365 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{3366 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB18\_Msk      (0x1UL << CAN\_F5R1\_FB18\_Pos)                     }}
\DoxyCodeLine{3367 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB18          CAN\_F5R1\_FB18\_Msk                               }}
\DoxyCodeLine{3368 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{3369 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB19\_Msk      (0x1UL << CAN\_F5R1\_FB19\_Pos)                     }}
\DoxyCodeLine{3370 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB19          CAN\_F5R1\_FB19\_Msk                               }}
\DoxyCodeLine{3371 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{3372 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB20\_Msk      (0x1UL << CAN\_F5R1\_FB20\_Pos)                     }}
\DoxyCodeLine{3373 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB20          CAN\_F5R1\_FB20\_Msk                               }}
\DoxyCodeLine{3374 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{3375 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB21\_Msk      (0x1UL << CAN\_F5R1\_FB21\_Pos)                     }}
\DoxyCodeLine{3376 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB21          CAN\_F5R1\_FB21\_Msk                               }}
\DoxyCodeLine{3377 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{3378 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB22\_Msk      (0x1UL << CAN\_F5R1\_FB22\_Pos)                     }}
\DoxyCodeLine{3379 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB22          CAN\_F5R1\_FB22\_Msk                               }}
\DoxyCodeLine{3380 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{3381 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB23\_Msk      (0x1UL << CAN\_F5R1\_FB23\_Pos)                     }}
\DoxyCodeLine{3382 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB23          CAN\_F5R1\_FB23\_Msk                               }}
\DoxyCodeLine{3383 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{3384 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB24\_Msk      (0x1UL << CAN\_F5R1\_FB24\_Pos)                     }}
\DoxyCodeLine{3385 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB24          CAN\_F5R1\_FB24\_Msk                               }}
\DoxyCodeLine{3386 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{3387 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB25\_Msk      (0x1UL << CAN\_F5R1\_FB25\_Pos)                     }}
\DoxyCodeLine{3388 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB25          CAN\_F5R1\_FB25\_Msk                               }}
\DoxyCodeLine{3389 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{3390 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB26\_Msk      (0x1UL << CAN\_F5R1\_FB26\_Pos)                     }}
\DoxyCodeLine{3391 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB26          CAN\_F5R1\_FB26\_Msk                               }}
\DoxyCodeLine{3392 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3393 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB27\_Msk      (0x1UL << CAN\_F5R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3394 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB27          CAN\_F5R1\_FB27\_Msk                               }}
\DoxyCodeLine{3395 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3396 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB28\_Msk      (0x1UL << CAN\_F5R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3397 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB28          CAN\_F5R1\_FB28\_Msk                               }}
\DoxyCodeLine{3398 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3399 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB29\_Msk      (0x1UL << CAN\_F5R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3400 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB29          CAN\_F5R1\_FB29\_Msk                               }}
\DoxyCodeLine{3401 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3402 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB30\_Msk      (0x1UL << CAN\_F5R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3403 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB30          CAN\_F5R1\_FB30\_Msk                               }}
\DoxyCodeLine{3404 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3405 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB31\_Msk      (0x1UL << CAN\_F5R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3406 \textcolor{preprocessor}{\#define CAN\_F5R1\_FB31          CAN\_F5R1\_FB31\_Msk                               }}
\DoxyCodeLine{3408 \textcolor{comment}{/*******************  Bit definition for CAN\_F6R1 register  *******************/}}
\DoxyCodeLine{3409 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{3410 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB0\_Msk       (0x1UL << CAN\_F6R1\_FB0\_Pos)                      }}
\DoxyCodeLine{3411 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB0           CAN\_F6R1\_FB0\_Msk                                }}
\DoxyCodeLine{3412 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{3413 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB1\_Msk       (0x1UL << CAN\_F6R1\_FB1\_Pos)                      }}
\DoxyCodeLine{3414 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB1           CAN\_F6R1\_FB1\_Msk                                }}
\DoxyCodeLine{3415 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{3416 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB2\_Msk       (0x1UL << CAN\_F6R1\_FB2\_Pos)                      }}
\DoxyCodeLine{3417 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB2           CAN\_F6R1\_FB2\_Msk                                }}
\DoxyCodeLine{3418 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{3419 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB3\_Msk       (0x1UL << CAN\_F6R1\_FB3\_Pos)                      }}
\DoxyCodeLine{3420 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB3           CAN\_F6R1\_FB3\_Msk                                }}
\DoxyCodeLine{3421 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{3422 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB4\_Msk       (0x1UL << CAN\_F6R1\_FB4\_Pos)                      }}
\DoxyCodeLine{3423 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB4           CAN\_F6R1\_FB4\_Msk                                }}
\DoxyCodeLine{3424 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{3425 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB5\_Msk       (0x1UL << CAN\_F6R1\_FB5\_Pos)                      }}
\DoxyCodeLine{3426 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB5           CAN\_F6R1\_FB5\_Msk                                }}
\DoxyCodeLine{3427 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{3428 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB6\_Msk       (0x1UL << CAN\_F6R1\_FB6\_Pos)                      }}
\DoxyCodeLine{3429 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB6           CAN\_F6R1\_FB6\_Msk                                }}
\DoxyCodeLine{3430 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{3431 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB7\_Msk       (0x1UL << CAN\_F6R1\_FB7\_Pos)                      }}
\DoxyCodeLine{3432 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB7           CAN\_F6R1\_FB7\_Msk                                }}
\DoxyCodeLine{3433 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{3434 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB8\_Msk       (0x1UL << CAN\_F6R1\_FB8\_Pos)                      }}
\DoxyCodeLine{3435 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB8           CAN\_F6R1\_FB8\_Msk                                }}
\DoxyCodeLine{3436 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{3437 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB9\_Msk       (0x1UL << CAN\_F6R1\_FB9\_Pos)                      }}
\DoxyCodeLine{3438 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB9           CAN\_F6R1\_FB9\_Msk                                }}
\DoxyCodeLine{3439 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{3440 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB10\_Msk      (0x1UL << CAN\_F6R1\_FB10\_Pos)                     }}
\DoxyCodeLine{3441 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB10          CAN\_F6R1\_FB10\_Msk                               }}
\DoxyCodeLine{3442 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{3443 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB11\_Msk      (0x1UL << CAN\_F6R1\_FB11\_Pos)                     }}
\DoxyCodeLine{3444 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB11          CAN\_F6R1\_FB11\_Msk                               }}
\DoxyCodeLine{3445 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{3446 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB12\_Msk      (0x1UL << CAN\_F6R1\_FB12\_Pos)                     }}
\DoxyCodeLine{3447 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB12          CAN\_F6R1\_FB12\_Msk                               }}
\DoxyCodeLine{3448 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{3449 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB13\_Msk      (0x1UL << CAN\_F6R1\_FB13\_Pos)                     }}
\DoxyCodeLine{3450 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB13          CAN\_F6R1\_FB13\_Msk                               }}
\DoxyCodeLine{3451 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{3452 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB14\_Msk      (0x1UL << CAN\_F6R1\_FB14\_Pos)                     }}
\DoxyCodeLine{3453 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB14          CAN\_F6R1\_FB14\_Msk                               }}
\DoxyCodeLine{3454 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{3455 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB15\_Msk      (0x1UL << CAN\_F6R1\_FB15\_Pos)                     }}
\DoxyCodeLine{3456 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB15          CAN\_F6R1\_FB15\_Msk                               }}
\DoxyCodeLine{3457 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{3458 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB16\_Msk      (0x1UL << CAN\_F6R1\_FB16\_Pos)                     }}
\DoxyCodeLine{3459 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB16          CAN\_F6R1\_FB16\_Msk                               }}
\DoxyCodeLine{3460 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{3461 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB17\_Msk      (0x1UL << CAN\_F6R1\_FB17\_Pos)                     }}
\DoxyCodeLine{3462 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB17          CAN\_F6R1\_FB17\_Msk                               }}
\DoxyCodeLine{3463 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{3464 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB18\_Msk      (0x1UL << CAN\_F6R1\_FB18\_Pos)                     }}
\DoxyCodeLine{3465 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB18          CAN\_F6R1\_FB18\_Msk                               }}
\DoxyCodeLine{3466 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{3467 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB19\_Msk      (0x1UL << CAN\_F6R1\_FB19\_Pos)                     }}
\DoxyCodeLine{3468 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB19          CAN\_F6R1\_FB19\_Msk                               }}
\DoxyCodeLine{3469 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{3470 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB20\_Msk      (0x1UL << CAN\_F6R1\_FB20\_Pos)                     }}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB20          CAN\_F6R1\_FB20\_Msk                               }}
\DoxyCodeLine{3472 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{3473 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB21\_Msk      (0x1UL << CAN\_F6R1\_FB21\_Pos)                     }}
\DoxyCodeLine{3474 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB21          CAN\_F6R1\_FB21\_Msk                               }}
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{3476 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB22\_Msk      (0x1UL << CAN\_F6R1\_FB22\_Pos)                     }}
\DoxyCodeLine{3477 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB22          CAN\_F6R1\_FB22\_Msk                               }}
\DoxyCodeLine{3478 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{3479 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB23\_Msk      (0x1UL << CAN\_F6R1\_FB23\_Pos)                     }}
\DoxyCodeLine{3480 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB23          CAN\_F6R1\_FB23\_Msk                               }}
\DoxyCodeLine{3481 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{3482 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB24\_Msk      (0x1UL << CAN\_F6R1\_FB24\_Pos)                     }}
\DoxyCodeLine{3483 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB24          CAN\_F6R1\_FB24\_Msk                               }}
\DoxyCodeLine{3484 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{3485 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB25\_Msk      (0x1UL << CAN\_F6R1\_FB25\_Pos)                     }}
\DoxyCodeLine{3486 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB25          CAN\_F6R1\_FB25\_Msk                               }}
\DoxyCodeLine{3487 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{3488 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB26\_Msk      (0x1UL << CAN\_F6R1\_FB26\_Pos)                     }}
\DoxyCodeLine{3489 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB26          CAN\_F6R1\_FB26\_Msk                               }}
\DoxyCodeLine{3490 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3491 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB27\_Msk      (0x1UL << CAN\_F6R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3492 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB27          CAN\_F6R1\_FB27\_Msk                               }}
\DoxyCodeLine{3493 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3494 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB28\_Msk      (0x1UL << CAN\_F6R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3495 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB28          CAN\_F6R1\_FB28\_Msk                               }}
\DoxyCodeLine{3496 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3497 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB29\_Msk      (0x1UL << CAN\_F6R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3498 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB29          CAN\_F6R1\_FB29\_Msk                               }}
\DoxyCodeLine{3499 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3500 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB30\_Msk      (0x1UL << CAN\_F6R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3501 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB30          CAN\_F6R1\_FB30\_Msk                               }}
\DoxyCodeLine{3502 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3503 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB31\_Msk      (0x1UL << CAN\_F6R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3504 \textcolor{preprocessor}{\#define CAN\_F6R1\_FB31          CAN\_F6R1\_FB31\_Msk                               }}
\DoxyCodeLine{3506 \textcolor{comment}{/*******************  Bit definition for CAN\_F7R1 register  *******************/}}
\DoxyCodeLine{3507 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{3508 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB0\_Msk       (0x1UL << CAN\_F7R1\_FB0\_Pos)                      }}
\DoxyCodeLine{3509 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB0           CAN\_F7R1\_FB0\_Msk                                }}
\DoxyCodeLine{3510 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{3511 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB1\_Msk       (0x1UL << CAN\_F7R1\_FB1\_Pos)                      }}
\DoxyCodeLine{3512 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB1           CAN\_F7R1\_FB1\_Msk                                }}
\DoxyCodeLine{3513 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{3514 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB2\_Msk       (0x1UL << CAN\_F7R1\_FB2\_Pos)                      }}
\DoxyCodeLine{3515 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB2           CAN\_F7R1\_FB2\_Msk                                }}
\DoxyCodeLine{3516 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{3517 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB3\_Msk       (0x1UL << CAN\_F7R1\_FB3\_Pos)                      }}
\DoxyCodeLine{3518 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB3           CAN\_F7R1\_FB3\_Msk                                }}
\DoxyCodeLine{3519 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{3520 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB4\_Msk       (0x1UL << CAN\_F7R1\_FB4\_Pos)                      }}
\DoxyCodeLine{3521 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB4           CAN\_F7R1\_FB4\_Msk                                }}
\DoxyCodeLine{3522 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB5\_Msk       (0x1UL << CAN\_F7R1\_FB5\_Pos)                      }}
\DoxyCodeLine{3524 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB5           CAN\_F7R1\_FB5\_Msk                                }}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{3526 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB6\_Msk       (0x1UL << CAN\_F7R1\_FB6\_Pos)                      }}
\DoxyCodeLine{3527 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB6           CAN\_F7R1\_FB6\_Msk                                }}
\DoxyCodeLine{3528 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{3529 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB7\_Msk       (0x1UL << CAN\_F7R1\_FB7\_Pos)                      }}
\DoxyCodeLine{3530 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB7           CAN\_F7R1\_FB7\_Msk                                }}
\DoxyCodeLine{3531 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{3532 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB8\_Msk       (0x1UL << CAN\_F7R1\_FB8\_Pos)                      }}
\DoxyCodeLine{3533 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB8           CAN\_F7R1\_FB8\_Msk                                }}
\DoxyCodeLine{3534 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{3535 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB9\_Msk       (0x1UL << CAN\_F7R1\_FB9\_Pos)                      }}
\DoxyCodeLine{3536 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB9           CAN\_F7R1\_FB9\_Msk                                }}
\DoxyCodeLine{3537 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{3538 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB10\_Msk      (0x1UL << CAN\_F7R1\_FB10\_Pos)                     }}
\DoxyCodeLine{3539 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB10          CAN\_F7R1\_FB10\_Msk                               }}
\DoxyCodeLine{3540 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{3541 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB11\_Msk      (0x1UL << CAN\_F7R1\_FB11\_Pos)                     }}
\DoxyCodeLine{3542 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB11          CAN\_F7R1\_FB11\_Msk                               }}
\DoxyCodeLine{3543 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{3544 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB12\_Msk      (0x1UL << CAN\_F7R1\_FB12\_Pos)                     }}
\DoxyCodeLine{3545 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB12          CAN\_F7R1\_FB12\_Msk                               }}
\DoxyCodeLine{3546 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{3547 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB13\_Msk      (0x1UL << CAN\_F7R1\_FB13\_Pos)                     }}
\DoxyCodeLine{3548 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB13          CAN\_F7R1\_FB13\_Msk                               }}
\DoxyCodeLine{3549 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{3550 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB14\_Msk      (0x1UL << CAN\_F7R1\_FB14\_Pos)                     }}
\DoxyCodeLine{3551 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB14          CAN\_F7R1\_FB14\_Msk                               }}
\DoxyCodeLine{3552 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{3553 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB15\_Msk      (0x1UL << CAN\_F7R1\_FB15\_Pos)                     }}
\DoxyCodeLine{3554 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB15          CAN\_F7R1\_FB15\_Msk                               }}
\DoxyCodeLine{3555 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{3556 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB16\_Msk      (0x1UL << CAN\_F7R1\_FB16\_Pos)                     }}
\DoxyCodeLine{3557 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB16          CAN\_F7R1\_FB16\_Msk                               }}
\DoxyCodeLine{3558 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{3559 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB17\_Msk      (0x1UL << CAN\_F7R1\_FB17\_Pos)                     }}
\DoxyCodeLine{3560 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB17          CAN\_F7R1\_FB17\_Msk                               }}
\DoxyCodeLine{3561 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{3562 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB18\_Msk      (0x1UL << CAN\_F7R1\_FB18\_Pos)                     }}
\DoxyCodeLine{3563 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB18          CAN\_F7R1\_FB18\_Msk                               }}
\DoxyCodeLine{3564 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{3565 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB19\_Msk      (0x1UL << CAN\_F7R1\_FB19\_Pos)                     }}
\DoxyCodeLine{3566 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB19          CAN\_F7R1\_FB19\_Msk                               }}
\DoxyCodeLine{3567 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{3568 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB20\_Msk      (0x1UL << CAN\_F7R1\_FB20\_Pos)                     }}
\DoxyCodeLine{3569 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB20          CAN\_F7R1\_FB20\_Msk                               }}
\DoxyCodeLine{3570 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{3571 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB21\_Msk      (0x1UL << CAN\_F7R1\_FB21\_Pos)                     }}
\DoxyCodeLine{3572 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB21          CAN\_F7R1\_FB21\_Msk                               }}
\DoxyCodeLine{3573 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{3574 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB22\_Msk      (0x1UL << CAN\_F7R1\_FB22\_Pos)                     }}
\DoxyCodeLine{3575 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB22          CAN\_F7R1\_FB22\_Msk                               }}
\DoxyCodeLine{3576 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{3577 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB23\_Msk      (0x1UL << CAN\_F7R1\_FB23\_Pos)                     }}
\DoxyCodeLine{3578 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB23          CAN\_F7R1\_FB23\_Msk                               }}
\DoxyCodeLine{3579 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{3580 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB24\_Msk      (0x1UL << CAN\_F7R1\_FB24\_Pos)                     }}
\DoxyCodeLine{3581 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB24          CAN\_F7R1\_FB24\_Msk                               }}
\DoxyCodeLine{3582 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{3583 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB25\_Msk      (0x1UL << CAN\_F7R1\_FB25\_Pos)                     }}
\DoxyCodeLine{3584 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB25          CAN\_F7R1\_FB25\_Msk                               }}
\DoxyCodeLine{3585 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{3586 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB26\_Msk      (0x1UL << CAN\_F7R1\_FB26\_Pos)                     }}
\DoxyCodeLine{3587 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB26          CAN\_F7R1\_FB26\_Msk                               }}
\DoxyCodeLine{3588 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3589 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB27\_Msk      (0x1UL << CAN\_F7R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3590 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB27          CAN\_F7R1\_FB27\_Msk                               }}
\DoxyCodeLine{3591 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3592 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB28\_Msk      (0x1UL << CAN\_F7R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3593 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB28          CAN\_F7R1\_FB28\_Msk                               }}
\DoxyCodeLine{3594 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3595 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB29\_Msk      (0x1UL << CAN\_F7R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3596 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB29          CAN\_F7R1\_FB29\_Msk                               }}
\DoxyCodeLine{3597 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3598 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB30\_Msk      (0x1UL << CAN\_F7R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3599 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB30          CAN\_F7R1\_FB30\_Msk                               }}
\DoxyCodeLine{3600 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3601 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB31\_Msk      (0x1UL << CAN\_F7R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3602 \textcolor{preprocessor}{\#define CAN\_F7R1\_FB31          CAN\_F7R1\_FB31\_Msk                               }}
\DoxyCodeLine{3604 \textcolor{comment}{/*******************  Bit definition for CAN\_F8R1 register  *******************/}}
\DoxyCodeLine{3605 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{3606 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB0\_Msk       (0x1UL << CAN\_F8R1\_FB0\_Pos)                      }}
\DoxyCodeLine{3607 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB0           CAN\_F8R1\_FB0\_Msk                                }}
\DoxyCodeLine{3608 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{3609 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB1\_Msk       (0x1UL << CAN\_F8R1\_FB1\_Pos)                      }}
\DoxyCodeLine{3610 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB1           CAN\_F8R1\_FB1\_Msk                                }}
\DoxyCodeLine{3611 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{3612 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB2\_Msk       (0x1UL << CAN\_F8R1\_FB2\_Pos)                      }}
\DoxyCodeLine{3613 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB2           CAN\_F8R1\_FB2\_Msk                                }}
\DoxyCodeLine{3614 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{3615 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB3\_Msk       (0x1UL << CAN\_F8R1\_FB3\_Pos)                      }}
\DoxyCodeLine{3616 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB3           CAN\_F8R1\_FB3\_Msk                                }}
\DoxyCodeLine{3617 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{3618 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB4\_Msk       (0x1UL << CAN\_F8R1\_FB4\_Pos)                      }}
\DoxyCodeLine{3619 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB4           CAN\_F8R1\_FB4\_Msk                                }}
\DoxyCodeLine{3620 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{3621 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB5\_Msk       (0x1UL << CAN\_F8R1\_FB5\_Pos)                      }}
\DoxyCodeLine{3622 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB5           CAN\_F8R1\_FB5\_Msk                                }}
\DoxyCodeLine{3623 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{3624 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB6\_Msk       (0x1UL << CAN\_F8R1\_FB6\_Pos)                      }}
\DoxyCodeLine{3625 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB6           CAN\_F8R1\_FB6\_Msk                                }}
\DoxyCodeLine{3626 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{3627 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB7\_Msk       (0x1UL << CAN\_F8R1\_FB7\_Pos)                      }}
\DoxyCodeLine{3628 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB7           CAN\_F8R1\_FB7\_Msk                                }}
\DoxyCodeLine{3629 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{3630 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB8\_Msk       (0x1UL << CAN\_F8R1\_FB8\_Pos)                      }}
\DoxyCodeLine{3631 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB8           CAN\_F8R1\_FB8\_Msk                                }}
\DoxyCodeLine{3632 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{3633 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB9\_Msk       (0x1UL << CAN\_F8R1\_FB9\_Pos)                      }}
\DoxyCodeLine{3634 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB9           CAN\_F8R1\_FB9\_Msk                                }}
\DoxyCodeLine{3635 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{3636 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB10\_Msk      (0x1UL << CAN\_F8R1\_FB10\_Pos)                     }}
\DoxyCodeLine{3637 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB10          CAN\_F8R1\_FB10\_Msk                               }}
\DoxyCodeLine{3638 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{3639 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB11\_Msk      (0x1UL << CAN\_F8R1\_FB11\_Pos)                     }}
\DoxyCodeLine{3640 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB11          CAN\_F8R1\_FB11\_Msk                               }}
\DoxyCodeLine{3641 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{3642 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB12\_Msk      (0x1UL << CAN\_F8R1\_FB12\_Pos)                     }}
\DoxyCodeLine{3643 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB12          CAN\_F8R1\_FB12\_Msk                               }}
\DoxyCodeLine{3644 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{3645 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB13\_Msk      (0x1UL << CAN\_F8R1\_FB13\_Pos)                     }}
\DoxyCodeLine{3646 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB13          CAN\_F8R1\_FB13\_Msk                               }}
\DoxyCodeLine{3647 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{3648 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB14\_Msk      (0x1UL << CAN\_F8R1\_FB14\_Pos)                     }}
\DoxyCodeLine{3649 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB14          CAN\_F8R1\_FB14\_Msk                               }}
\DoxyCodeLine{3650 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB15\_Msk      (0x1UL << CAN\_F8R1\_FB15\_Pos)                     }}
\DoxyCodeLine{3652 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB15          CAN\_F8R1\_FB15\_Msk                               }}
\DoxyCodeLine{3653 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{3654 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB16\_Msk      (0x1UL << CAN\_F8R1\_FB16\_Pos)                     }}
\DoxyCodeLine{3655 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB16          CAN\_F8R1\_FB16\_Msk                               }}
\DoxyCodeLine{3656 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{3657 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB17\_Msk      (0x1UL << CAN\_F8R1\_FB17\_Pos)                     }}
\DoxyCodeLine{3658 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB17          CAN\_F8R1\_FB17\_Msk                               }}
\DoxyCodeLine{3659 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{3660 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB18\_Msk      (0x1UL << CAN\_F8R1\_FB18\_Pos)                     }}
\DoxyCodeLine{3661 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB18          CAN\_F8R1\_FB18\_Msk                               }}
\DoxyCodeLine{3662 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{3663 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB19\_Msk      (0x1UL << CAN\_F8R1\_FB19\_Pos)                     }}
\DoxyCodeLine{3664 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB19          CAN\_F8R1\_FB19\_Msk                               }}
\DoxyCodeLine{3665 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{3666 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB20\_Msk      (0x1UL << CAN\_F8R1\_FB20\_Pos)                     }}
\DoxyCodeLine{3667 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB20          CAN\_F8R1\_FB20\_Msk                               }}
\DoxyCodeLine{3668 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{3669 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB21\_Msk      (0x1UL << CAN\_F8R1\_FB21\_Pos)                     }}
\DoxyCodeLine{3670 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB21          CAN\_F8R1\_FB21\_Msk                               }}
\DoxyCodeLine{3671 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB22\_Msk      (0x1UL << CAN\_F8R1\_FB22\_Pos)                     }}
\DoxyCodeLine{3673 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB22          CAN\_F8R1\_FB22\_Msk                               }}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{3675 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB23\_Msk      (0x1UL << CAN\_F8R1\_FB23\_Pos)                     }}
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB23          CAN\_F8R1\_FB23\_Msk                               }}
\DoxyCodeLine{3677 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{3678 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB24\_Msk      (0x1UL << CAN\_F8R1\_FB24\_Pos)                     }}
\DoxyCodeLine{3679 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB24          CAN\_F8R1\_FB24\_Msk                               }}
\DoxyCodeLine{3680 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{3681 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB25\_Msk      (0x1UL << CAN\_F8R1\_FB25\_Pos)                     }}
\DoxyCodeLine{3682 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB25          CAN\_F8R1\_FB25\_Msk                               }}
\DoxyCodeLine{3683 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{3684 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB26\_Msk      (0x1UL << CAN\_F8R1\_FB26\_Pos)                     }}
\DoxyCodeLine{3685 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB26          CAN\_F8R1\_FB26\_Msk                               }}
\DoxyCodeLine{3686 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3687 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB27\_Msk      (0x1UL << CAN\_F8R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3688 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB27          CAN\_F8R1\_FB27\_Msk                               }}
\DoxyCodeLine{3689 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3690 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB28\_Msk      (0x1UL << CAN\_F8R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3691 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB28          CAN\_F8R1\_FB28\_Msk                               }}
\DoxyCodeLine{3692 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB29\_Msk      (0x1UL << CAN\_F8R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3694 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB29          CAN\_F8R1\_FB29\_Msk                               }}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3696 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB30\_Msk      (0x1UL << CAN\_F8R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3697 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB30          CAN\_F8R1\_FB30\_Msk                               }}
\DoxyCodeLine{3698 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3699 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB31\_Msk      (0x1UL << CAN\_F8R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3700 \textcolor{preprocessor}{\#define CAN\_F8R1\_FB31          CAN\_F8R1\_FB31\_Msk                               }}
\DoxyCodeLine{3702 \textcolor{comment}{/*******************  Bit definition for CAN\_F9R1 register  *******************/}}
\DoxyCodeLine{3703 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{3704 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB0\_Msk       (0x1UL << CAN\_F9R1\_FB0\_Pos)                      }}
\DoxyCodeLine{3705 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB0           CAN\_F9R1\_FB0\_Msk                                }}
\DoxyCodeLine{3706 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{3707 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB1\_Msk       (0x1UL << CAN\_F9R1\_FB1\_Pos)                      }}
\DoxyCodeLine{3708 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB1           CAN\_F9R1\_FB1\_Msk                                }}
\DoxyCodeLine{3709 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{3710 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB2\_Msk       (0x1UL << CAN\_F9R1\_FB2\_Pos)                      }}
\DoxyCodeLine{3711 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB2           CAN\_F9R1\_FB2\_Msk                                }}
\DoxyCodeLine{3712 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB3\_Msk       (0x1UL << CAN\_F9R1\_FB3\_Pos)                      }}
\DoxyCodeLine{3714 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB3           CAN\_F9R1\_FB3\_Msk                                }}
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{3716 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB4\_Msk       (0x1UL << CAN\_F9R1\_FB4\_Pos)                      }}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB4           CAN\_F9R1\_FB4\_Msk                                }}
\DoxyCodeLine{3718 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{3719 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB5\_Msk       (0x1UL << CAN\_F9R1\_FB5\_Pos)                      }}
\DoxyCodeLine{3720 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB5           CAN\_F9R1\_FB5\_Msk                                }}
\DoxyCodeLine{3721 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{3722 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB6\_Msk       (0x1UL << CAN\_F9R1\_FB6\_Pos)                      }}
\DoxyCodeLine{3723 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB6           CAN\_F9R1\_FB6\_Msk                                }}
\DoxyCodeLine{3724 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{3725 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB7\_Msk       (0x1UL << CAN\_F9R1\_FB7\_Pos)                      }}
\DoxyCodeLine{3726 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB7           CAN\_F9R1\_FB7\_Msk                                }}
\DoxyCodeLine{3727 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{3728 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB8\_Msk       (0x1UL << CAN\_F9R1\_FB8\_Pos)                      }}
\DoxyCodeLine{3729 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB8           CAN\_F9R1\_FB8\_Msk                                }}
\DoxyCodeLine{3730 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{3731 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB9\_Msk       (0x1UL << CAN\_F9R1\_FB9\_Pos)                      }}
\DoxyCodeLine{3732 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB9           CAN\_F9R1\_FB9\_Msk                                }}
\DoxyCodeLine{3733 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{3734 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB10\_Msk      (0x1UL << CAN\_F9R1\_FB10\_Pos)                     }}
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB10          CAN\_F9R1\_FB10\_Msk                               }}
\DoxyCodeLine{3736 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{3737 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB11\_Msk      (0x1UL << CAN\_F9R1\_FB11\_Pos)                     }}
\DoxyCodeLine{3738 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB11          CAN\_F9R1\_FB11\_Msk                               }}
\DoxyCodeLine{3739 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{3740 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB12\_Msk      (0x1UL << CAN\_F9R1\_FB12\_Pos)                     }}
\DoxyCodeLine{3741 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB12          CAN\_F9R1\_FB12\_Msk                               }}
\DoxyCodeLine{3742 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{3743 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB13\_Msk      (0x1UL << CAN\_F9R1\_FB13\_Pos)                     }}
\DoxyCodeLine{3744 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB13          CAN\_F9R1\_FB13\_Msk                               }}
\DoxyCodeLine{3745 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{3746 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB14\_Msk      (0x1UL << CAN\_F9R1\_FB14\_Pos)                     }}
\DoxyCodeLine{3747 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB14          CAN\_F9R1\_FB14\_Msk                               }}
\DoxyCodeLine{3748 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB15\_Msk      (0x1UL << CAN\_F9R1\_FB15\_Pos)                     }}
\DoxyCodeLine{3750 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB15          CAN\_F9R1\_FB15\_Msk                               }}
\DoxyCodeLine{3751 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{3752 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB16\_Msk      (0x1UL << CAN\_F9R1\_FB16\_Pos)                     }}
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB16          CAN\_F9R1\_FB16\_Msk                               }}
\DoxyCodeLine{3754 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{3755 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB17\_Msk      (0x1UL << CAN\_F9R1\_FB17\_Pos)                     }}
\DoxyCodeLine{3756 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB17          CAN\_F9R1\_FB17\_Msk                               }}
\DoxyCodeLine{3757 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{3758 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB18\_Msk      (0x1UL << CAN\_F9R1\_FB18\_Pos)                     }}
\DoxyCodeLine{3759 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB18          CAN\_F9R1\_FB18\_Msk                               }}
\DoxyCodeLine{3760 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{3761 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB19\_Msk      (0x1UL << CAN\_F9R1\_FB19\_Pos)                     }}
\DoxyCodeLine{3762 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB19          CAN\_F9R1\_FB19\_Msk                               }}
\DoxyCodeLine{3763 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{3764 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB20\_Msk      (0x1UL << CAN\_F9R1\_FB20\_Pos)                     }}
\DoxyCodeLine{3765 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB20          CAN\_F9R1\_FB20\_Msk                               }}
\DoxyCodeLine{3766 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{3767 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB21\_Msk      (0x1UL << CAN\_F9R1\_FB21\_Pos)                     }}
\DoxyCodeLine{3768 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB21          CAN\_F9R1\_FB21\_Msk                               }}
\DoxyCodeLine{3769 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{3770 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB22\_Msk      (0x1UL << CAN\_F9R1\_FB22\_Pos)                     }}
\DoxyCodeLine{3771 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB22          CAN\_F9R1\_FB22\_Msk                               }}
\DoxyCodeLine{3772 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{3773 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB23\_Msk      (0x1UL << CAN\_F9R1\_FB23\_Pos)                     }}
\DoxyCodeLine{3774 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB23          CAN\_F9R1\_FB23\_Msk                               }}
\DoxyCodeLine{3775 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{3776 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB24\_Msk      (0x1UL << CAN\_F9R1\_FB24\_Pos)                     }}
\DoxyCodeLine{3777 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB24          CAN\_F9R1\_FB24\_Msk                               }}
\DoxyCodeLine{3778 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{3779 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB25\_Msk      (0x1UL << CAN\_F9R1\_FB25\_Pos)                     }}
\DoxyCodeLine{3780 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB25          CAN\_F9R1\_FB25\_Msk                               }}
\DoxyCodeLine{3781 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{3782 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB26\_Msk      (0x1UL << CAN\_F9R1\_FB26\_Pos)                     }}
\DoxyCodeLine{3783 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB26          CAN\_F9R1\_FB26\_Msk                               }}
\DoxyCodeLine{3784 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{3785 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB27\_Msk      (0x1UL << CAN\_F9R1\_FB27\_Pos)                     }}
\DoxyCodeLine{3786 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB27          CAN\_F9R1\_FB27\_Msk                               }}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{3788 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB28\_Msk      (0x1UL << CAN\_F9R1\_FB28\_Pos)                     }}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB28          CAN\_F9R1\_FB28\_Msk                               }}
\DoxyCodeLine{3790 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB29\_Msk      (0x1UL << CAN\_F9R1\_FB29\_Pos)                     }}
\DoxyCodeLine{3792 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB29          CAN\_F9R1\_FB29\_Msk                               }}
\DoxyCodeLine{3793 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB30\_Msk      (0x1UL << CAN\_F9R1\_FB30\_Pos)                     }}
\DoxyCodeLine{3795 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB30          CAN\_F9R1\_FB30\_Msk                               }}
\DoxyCodeLine{3796 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{3797 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB31\_Msk      (0x1UL << CAN\_F9R1\_FB31\_Pos)                     }}
\DoxyCodeLine{3798 \textcolor{preprocessor}{\#define CAN\_F9R1\_FB31          CAN\_F9R1\_FB31\_Msk                               }}
\DoxyCodeLine{3800 \textcolor{comment}{/*******************  Bit definition for CAN\_F10R1 register  ******************/}}
\DoxyCodeLine{3801 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB0\_Pos      (0U)                                            }}
\DoxyCodeLine{3802 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB0\_Msk      (0x1UL << CAN\_F10R1\_FB0\_Pos)                     }}
\DoxyCodeLine{3803 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB0          CAN\_F10R1\_FB0\_Msk                               }}
\DoxyCodeLine{3804 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB1\_Pos      (1U)                                            }}
\DoxyCodeLine{3805 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB1\_Msk      (0x1UL << CAN\_F10R1\_FB1\_Pos)                     }}
\DoxyCodeLine{3806 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB1          CAN\_F10R1\_FB1\_Msk                               }}
\DoxyCodeLine{3807 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB2\_Pos      (2U)                                            }}
\DoxyCodeLine{3808 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB2\_Msk      (0x1UL << CAN\_F10R1\_FB2\_Pos)                     }}
\DoxyCodeLine{3809 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB2          CAN\_F10R1\_FB2\_Msk                               }}
\DoxyCodeLine{3810 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB3\_Pos      (3U)                                            }}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB3\_Msk      (0x1UL << CAN\_F10R1\_FB3\_Pos)                     }}
\DoxyCodeLine{3812 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB3          CAN\_F10R1\_FB3\_Msk                               }}
\DoxyCodeLine{3813 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB4\_Pos      (4U)                                            }}
\DoxyCodeLine{3814 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB4\_Msk      (0x1UL << CAN\_F10R1\_FB4\_Pos)                     }}
\DoxyCodeLine{3815 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB4          CAN\_F10R1\_FB4\_Msk                               }}
\DoxyCodeLine{3816 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB5\_Pos      (5U)                                            }}
\DoxyCodeLine{3817 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB5\_Msk      (0x1UL << CAN\_F10R1\_FB5\_Pos)                     }}
\DoxyCodeLine{3818 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB5          CAN\_F10R1\_FB5\_Msk                               }}
\DoxyCodeLine{3819 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB6\_Pos      (6U)                                            }}
\DoxyCodeLine{3820 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB6\_Msk      (0x1UL << CAN\_F10R1\_FB6\_Pos)                     }}
\DoxyCodeLine{3821 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB6          CAN\_F10R1\_FB6\_Msk                               }}
\DoxyCodeLine{3822 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB7\_Pos      (7U)                                            }}
\DoxyCodeLine{3823 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB7\_Msk      (0x1UL << CAN\_F10R1\_FB7\_Pos)                     }}
\DoxyCodeLine{3824 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB7          CAN\_F10R1\_FB7\_Msk                               }}
\DoxyCodeLine{3825 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB8\_Pos      (8U)                                            }}
\DoxyCodeLine{3826 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB8\_Msk      (0x1UL << CAN\_F10R1\_FB8\_Pos)                     }}
\DoxyCodeLine{3827 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB8          CAN\_F10R1\_FB8\_Msk                               }}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB9\_Pos      (9U)                                            }}
\DoxyCodeLine{3829 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB9\_Msk      (0x1UL << CAN\_F10R1\_FB9\_Pos)                     }}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB9          CAN\_F10R1\_FB9\_Msk                               }}
\DoxyCodeLine{3831 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB10\_Pos     (10U)                                           }}
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB10\_Msk     (0x1UL << CAN\_F10R1\_FB10\_Pos)                    }}
\DoxyCodeLine{3833 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB10         CAN\_F10R1\_FB10\_Msk                              }}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB11\_Pos     (11U)                                           }}
\DoxyCodeLine{3835 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB11\_Msk     (0x1UL << CAN\_F10R1\_FB11\_Pos)                    }}
\DoxyCodeLine{3836 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB11         CAN\_F10R1\_FB11\_Msk                              }}
\DoxyCodeLine{3837 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB12\_Pos     (12U)                                           }}
\DoxyCodeLine{3838 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB12\_Msk     (0x1UL << CAN\_F10R1\_FB12\_Pos)                    }}
\DoxyCodeLine{3839 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB12         CAN\_F10R1\_FB12\_Msk                              }}
\DoxyCodeLine{3840 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB13\_Pos     (13U)                                           }}
\DoxyCodeLine{3841 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB13\_Msk     (0x1UL << CAN\_F10R1\_FB13\_Pos)                    }}
\DoxyCodeLine{3842 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB13         CAN\_F10R1\_FB13\_Msk                              }}
\DoxyCodeLine{3843 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB14\_Pos     (14U)                                           }}
\DoxyCodeLine{3844 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB14\_Msk     (0x1UL << CAN\_F10R1\_FB14\_Pos)                    }}
\DoxyCodeLine{3845 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB14         CAN\_F10R1\_FB14\_Msk                              }}
\DoxyCodeLine{3846 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB15\_Pos     (15U)                                           }}
\DoxyCodeLine{3847 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB15\_Msk     (0x1UL << CAN\_F10R1\_FB15\_Pos)                    }}
\DoxyCodeLine{3848 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB15         CAN\_F10R1\_FB15\_Msk                              }}
\DoxyCodeLine{3849 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB16\_Pos     (16U)                                           }}
\DoxyCodeLine{3850 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB16\_Msk     (0x1UL << CAN\_F10R1\_FB16\_Pos)                    }}
\DoxyCodeLine{3851 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB16         CAN\_F10R1\_FB16\_Msk                              }}
\DoxyCodeLine{3852 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB17\_Pos     (17U)                                           }}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB17\_Msk     (0x1UL << CAN\_F10R1\_FB17\_Pos)                    }}
\DoxyCodeLine{3854 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB17         CAN\_F10R1\_FB17\_Msk                              }}
\DoxyCodeLine{3855 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB18\_Pos     (18U)                                           }}
\DoxyCodeLine{3856 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB18\_Msk     (0x1UL << CAN\_F10R1\_FB18\_Pos)                    }}
\DoxyCodeLine{3857 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB18         CAN\_F10R1\_FB18\_Msk                              }}
\DoxyCodeLine{3858 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB19\_Pos     (19U)                                           }}
\DoxyCodeLine{3859 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB19\_Msk     (0x1UL << CAN\_F10R1\_FB19\_Pos)                    }}
\DoxyCodeLine{3860 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB19         CAN\_F10R1\_FB19\_Msk                              }}
\DoxyCodeLine{3861 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB20\_Pos     (20U)                                           }}
\DoxyCodeLine{3862 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB20\_Msk     (0x1UL << CAN\_F10R1\_FB20\_Pos)                    }}
\DoxyCodeLine{3863 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB20         CAN\_F10R1\_FB20\_Msk                              }}
\DoxyCodeLine{3864 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB21\_Pos     (21U)                                           }}
\DoxyCodeLine{3865 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB21\_Msk     (0x1UL << CAN\_F10R1\_FB21\_Pos)                    }}
\DoxyCodeLine{3866 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB21         CAN\_F10R1\_FB21\_Msk                              }}
\DoxyCodeLine{3867 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB22\_Pos     (22U)                                           }}
\DoxyCodeLine{3868 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB22\_Msk     (0x1UL << CAN\_F10R1\_FB22\_Pos)                    }}
\DoxyCodeLine{3869 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB22         CAN\_F10R1\_FB22\_Msk                              }}
\DoxyCodeLine{3870 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB23\_Pos     (23U)                                           }}
\DoxyCodeLine{3871 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB23\_Msk     (0x1UL << CAN\_F10R1\_FB23\_Pos)                    }}
\DoxyCodeLine{3872 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB23         CAN\_F10R1\_FB23\_Msk                              }}
\DoxyCodeLine{3873 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB24\_Pos     (24U)                                           }}
\DoxyCodeLine{3874 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB24\_Msk     (0x1UL << CAN\_F10R1\_FB24\_Pos)                    }}
\DoxyCodeLine{3875 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB24         CAN\_F10R1\_FB24\_Msk                              }}
\DoxyCodeLine{3876 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB25\_Pos     (25U)                                           }}
\DoxyCodeLine{3877 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB25\_Msk     (0x1UL << CAN\_F10R1\_FB25\_Pos)                    }}
\DoxyCodeLine{3878 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB25         CAN\_F10R1\_FB25\_Msk                              }}
\DoxyCodeLine{3879 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB26\_Pos     (26U)                                           }}
\DoxyCodeLine{3880 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB26\_Msk     (0x1UL << CAN\_F10R1\_FB26\_Pos)                    }}
\DoxyCodeLine{3881 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB26         CAN\_F10R1\_FB26\_Msk                              }}
\DoxyCodeLine{3882 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB27\_Pos     (27U)                                           }}
\DoxyCodeLine{3883 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB27\_Msk     (0x1UL << CAN\_F10R1\_FB27\_Pos)                    }}
\DoxyCodeLine{3884 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB27         CAN\_F10R1\_FB27\_Msk                              }}
\DoxyCodeLine{3885 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB28\_Pos     (28U)                                           }}
\DoxyCodeLine{3886 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB28\_Msk     (0x1UL << CAN\_F10R1\_FB28\_Pos)                    }}
\DoxyCodeLine{3887 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB28         CAN\_F10R1\_FB28\_Msk                              }}
\DoxyCodeLine{3888 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB29\_Pos     (29U)                                           }}
\DoxyCodeLine{3889 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB29\_Msk     (0x1UL << CAN\_F10R1\_FB29\_Pos)                    }}
\DoxyCodeLine{3890 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB29         CAN\_F10R1\_FB29\_Msk                              }}
\DoxyCodeLine{3891 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB30\_Pos     (30U)                                           }}
\DoxyCodeLine{3892 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB30\_Msk     (0x1UL << CAN\_F10R1\_FB30\_Pos)                    }}
\DoxyCodeLine{3893 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB30         CAN\_F10R1\_FB30\_Msk                              }}
\DoxyCodeLine{3894 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB31\_Pos     (31U)                                           }}
\DoxyCodeLine{3895 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB31\_Msk     (0x1UL << CAN\_F10R1\_FB31\_Pos)                    }}
\DoxyCodeLine{3896 \textcolor{preprocessor}{\#define CAN\_F10R1\_FB31         CAN\_F10R1\_FB31\_Msk                              }}
\DoxyCodeLine{3898 \textcolor{comment}{/*******************  Bit definition for CAN\_F11R1 register  ******************/}}
\DoxyCodeLine{3899 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB0\_Pos      (0U)                                            }}
\DoxyCodeLine{3900 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB0\_Msk      (0x1UL << CAN\_F11R1\_FB0\_Pos)                     }}
\DoxyCodeLine{3901 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB0          CAN\_F11R1\_FB0\_Msk                               }}
\DoxyCodeLine{3902 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB1\_Pos      (1U)                                            }}
\DoxyCodeLine{3903 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB1\_Msk      (0x1UL << CAN\_F11R1\_FB1\_Pos)                     }}
\DoxyCodeLine{3904 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB1          CAN\_F11R1\_FB1\_Msk                               }}
\DoxyCodeLine{3905 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB2\_Pos      (2U)                                            }}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB2\_Msk      (0x1UL << CAN\_F11R1\_FB2\_Pos)                     }}
\DoxyCodeLine{3907 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB2          CAN\_F11R1\_FB2\_Msk                               }}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB3\_Pos      (3U)                                            }}
\DoxyCodeLine{3909 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB3\_Msk      (0x1UL << CAN\_F11R1\_FB3\_Pos)                     }}
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB3          CAN\_F11R1\_FB3\_Msk                               }}
\DoxyCodeLine{3911 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB4\_Pos      (4U)                                            }}
\DoxyCodeLine{3912 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB4\_Msk      (0x1UL << CAN\_F11R1\_FB4\_Pos)                     }}
\DoxyCodeLine{3913 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB4          CAN\_F11R1\_FB4\_Msk                               }}
\DoxyCodeLine{3914 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB5\_Pos      (5U)                                            }}
\DoxyCodeLine{3915 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB5\_Msk      (0x1UL << CAN\_F11R1\_FB5\_Pos)                     }}
\DoxyCodeLine{3916 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB5          CAN\_F11R1\_FB5\_Msk                               }}
\DoxyCodeLine{3917 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB6\_Pos      (6U)                                            }}
\DoxyCodeLine{3918 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB6\_Msk      (0x1UL << CAN\_F11R1\_FB6\_Pos)                     }}
\DoxyCodeLine{3919 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB6          CAN\_F11R1\_FB6\_Msk                               }}
\DoxyCodeLine{3920 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB7\_Pos      (7U)                                            }}
\DoxyCodeLine{3921 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB7\_Msk      (0x1UL << CAN\_F11R1\_FB7\_Pos)                     }}
\DoxyCodeLine{3922 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB7          CAN\_F11R1\_FB7\_Msk                               }}
\DoxyCodeLine{3923 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB8\_Pos      (8U)                                            }}
\DoxyCodeLine{3924 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB8\_Msk      (0x1UL << CAN\_F11R1\_FB8\_Pos)                     }}
\DoxyCodeLine{3925 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB8          CAN\_F11R1\_FB8\_Msk                               }}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB9\_Pos      (9U)                                            }}
\DoxyCodeLine{3927 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB9\_Msk      (0x1UL << CAN\_F11R1\_FB9\_Pos)                     }}
\DoxyCodeLine{3928 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB9          CAN\_F11R1\_FB9\_Msk                               }}
\DoxyCodeLine{3929 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB10\_Pos     (10U)                                           }}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB10\_Msk     (0x1UL << CAN\_F11R1\_FB10\_Pos)                    }}
\DoxyCodeLine{3931 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB10         CAN\_F11R1\_FB10\_Msk                              }}
\DoxyCodeLine{3932 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB11\_Pos     (11U)                                           }}
\DoxyCodeLine{3933 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB11\_Msk     (0x1UL << CAN\_F11R1\_FB11\_Pos)                    }}
\DoxyCodeLine{3934 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB11         CAN\_F11R1\_FB11\_Msk                              }}
\DoxyCodeLine{3935 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB12\_Pos     (12U)                                           }}
\DoxyCodeLine{3936 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB12\_Msk     (0x1UL << CAN\_F11R1\_FB12\_Pos)                    }}
\DoxyCodeLine{3937 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB12         CAN\_F11R1\_FB12\_Msk                              }}
\DoxyCodeLine{3938 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB13\_Pos     (13U)                                           }}
\DoxyCodeLine{3939 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB13\_Msk     (0x1UL << CAN\_F11R1\_FB13\_Pos)                    }}
\DoxyCodeLine{3940 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB13         CAN\_F11R1\_FB13\_Msk                              }}
\DoxyCodeLine{3941 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB14\_Pos     (14U)                                           }}
\DoxyCodeLine{3942 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB14\_Msk     (0x1UL << CAN\_F11R1\_FB14\_Pos)                    }}
\DoxyCodeLine{3943 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB14         CAN\_F11R1\_FB14\_Msk                              }}
\DoxyCodeLine{3944 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB15\_Pos     (15U)                                           }}
\DoxyCodeLine{3945 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB15\_Msk     (0x1UL << CAN\_F11R1\_FB15\_Pos)                    }}
\DoxyCodeLine{3946 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB15         CAN\_F11R1\_FB15\_Msk                              }}
\DoxyCodeLine{3947 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB16\_Pos     (16U)                                           }}
\DoxyCodeLine{3948 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB16\_Msk     (0x1UL << CAN\_F11R1\_FB16\_Pos)                    }}
\DoxyCodeLine{3949 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB16         CAN\_F11R1\_FB16\_Msk                              }}
\DoxyCodeLine{3950 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB17\_Pos     (17U)                                           }}
\DoxyCodeLine{3951 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB17\_Msk     (0x1UL << CAN\_F11R1\_FB17\_Pos)                    }}
\DoxyCodeLine{3952 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB17         CAN\_F11R1\_FB17\_Msk                              }}
\DoxyCodeLine{3953 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB18\_Pos     (18U)                                           }}
\DoxyCodeLine{3954 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB18\_Msk     (0x1UL << CAN\_F11R1\_FB18\_Pos)                    }}
\DoxyCodeLine{3955 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB18         CAN\_F11R1\_FB18\_Msk                              }}
\DoxyCodeLine{3956 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB19\_Pos     (19U)                                           }}
\DoxyCodeLine{3957 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB19\_Msk     (0x1UL << CAN\_F11R1\_FB19\_Pos)                    }}
\DoxyCodeLine{3958 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB19         CAN\_F11R1\_FB19\_Msk                              }}
\DoxyCodeLine{3959 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB20\_Pos     (20U)                                           }}
\DoxyCodeLine{3960 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB20\_Msk     (0x1UL << CAN\_F11R1\_FB20\_Pos)                    }}
\DoxyCodeLine{3961 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB20         CAN\_F11R1\_FB20\_Msk                              }}
\DoxyCodeLine{3962 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB21\_Pos     (21U)                                           }}
\DoxyCodeLine{3963 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB21\_Msk     (0x1UL << CAN\_F11R1\_FB21\_Pos)                    }}
\DoxyCodeLine{3964 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB21         CAN\_F11R1\_FB21\_Msk                              }}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB22\_Pos     (22U)                                           }}
\DoxyCodeLine{3966 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB22\_Msk     (0x1UL << CAN\_F11R1\_FB22\_Pos)                    }}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB22         CAN\_F11R1\_FB22\_Msk                              }}
\DoxyCodeLine{3968 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB23\_Pos     (23U)                                           }}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB23\_Msk     (0x1UL << CAN\_F11R1\_FB23\_Pos)                    }}
\DoxyCodeLine{3970 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB23         CAN\_F11R1\_FB23\_Msk                              }}
\DoxyCodeLine{3971 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB24\_Pos     (24U)                                           }}
\DoxyCodeLine{3972 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB24\_Msk     (0x1UL << CAN\_F11R1\_FB24\_Pos)                    }}
\DoxyCodeLine{3973 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB24         CAN\_F11R1\_FB24\_Msk                              }}
\DoxyCodeLine{3974 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB25\_Pos     (25U)                                           }}
\DoxyCodeLine{3975 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB25\_Msk     (0x1UL << CAN\_F11R1\_FB25\_Pos)                    }}
\DoxyCodeLine{3976 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB25         CAN\_F11R1\_FB25\_Msk                              }}
\DoxyCodeLine{3977 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB26\_Pos     (26U)                                           }}
\DoxyCodeLine{3978 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB26\_Msk     (0x1UL << CAN\_F11R1\_FB26\_Pos)                    }}
\DoxyCodeLine{3979 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB26         CAN\_F11R1\_FB26\_Msk                              }}
\DoxyCodeLine{3980 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB27\_Pos     (27U)                                           }}
\DoxyCodeLine{3981 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB27\_Msk     (0x1UL << CAN\_F11R1\_FB27\_Pos)                    }}
\DoxyCodeLine{3982 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB27         CAN\_F11R1\_FB27\_Msk                              }}
\DoxyCodeLine{3983 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB28\_Pos     (28U)                                           }}
\DoxyCodeLine{3984 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB28\_Msk     (0x1UL << CAN\_F11R1\_FB28\_Pos)                    }}
\DoxyCodeLine{3985 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB28         CAN\_F11R1\_FB28\_Msk                              }}
\DoxyCodeLine{3986 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB29\_Pos     (29U)                                           }}
\DoxyCodeLine{3987 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB29\_Msk     (0x1UL << CAN\_F11R1\_FB29\_Pos)                    }}
\DoxyCodeLine{3988 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB29         CAN\_F11R1\_FB29\_Msk                              }}
\DoxyCodeLine{3989 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB30\_Pos     (30U)                                           }}
\DoxyCodeLine{3990 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB30\_Msk     (0x1UL << CAN\_F11R1\_FB30\_Pos)                    }}
\DoxyCodeLine{3991 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB30         CAN\_F11R1\_FB30\_Msk                              }}
\DoxyCodeLine{3992 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB31\_Pos     (31U)                                           }}
\DoxyCodeLine{3993 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB31\_Msk     (0x1UL << CAN\_F11R1\_FB31\_Pos)                    }}
\DoxyCodeLine{3994 \textcolor{preprocessor}{\#define CAN\_F11R1\_FB31         CAN\_F11R1\_FB31\_Msk                              }}
\DoxyCodeLine{3996 \textcolor{comment}{/*******************  Bit definition for CAN\_F12R1 register  ******************/}}
\DoxyCodeLine{3997 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB0\_Pos      (0U)                                            }}
\DoxyCodeLine{3998 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB0\_Msk      (0x1UL << CAN\_F12R1\_FB0\_Pos)                     }}
\DoxyCodeLine{3999 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB0          CAN\_F12R1\_FB0\_Msk                               }}
\DoxyCodeLine{4000 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB1\_Pos      (1U)                                            }}
\DoxyCodeLine{4001 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB1\_Msk      (0x1UL << CAN\_F12R1\_FB1\_Pos)                     }}
\DoxyCodeLine{4002 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB1          CAN\_F12R1\_FB1\_Msk                               }}
\DoxyCodeLine{4003 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB2\_Pos      (2U)                                            }}
\DoxyCodeLine{4004 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB2\_Msk      (0x1UL << CAN\_F12R1\_FB2\_Pos)                     }}
\DoxyCodeLine{4005 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB2          CAN\_F12R1\_FB2\_Msk                               }}
\DoxyCodeLine{4006 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB3\_Pos      (3U)                                            }}
\DoxyCodeLine{4007 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB3\_Msk      (0x1UL << CAN\_F12R1\_FB3\_Pos)                     }}
\DoxyCodeLine{4008 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB3          CAN\_F12R1\_FB3\_Msk                               }}
\DoxyCodeLine{4009 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB4\_Pos      (4U)                                            }}
\DoxyCodeLine{4010 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB4\_Msk      (0x1UL << CAN\_F12R1\_FB4\_Pos)                     }}
\DoxyCodeLine{4011 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB4          CAN\_F12R1\_FB4\_Msk                               }}
\DoxyCodeLine{4012 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB5\_Pos      (5U)                                            }}
\DoxyCodeLine{4013 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB5\_Msk      (0x1UL << CAN\_F12R1\_FB5\_Pos)                     }}
\DoxyCodeLine{4014 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB5          CAN\_F12R1\_FB5\_Msk                               }}
\DoxyCodeLine{4015 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB6\_Pos      (6U)                                            }}
\DoxyCodeLine{4016 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB6\_Msk      (0x1UL << CAN\_F12R1\_FB6\_Pos)                     }}
\DoxyCodeLine{4017 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB6          CAN\_F12R1\_FB6\_Msk                               }}
\DoxyCodeLine{4018 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB7\_Pos      (7U)                                            }}
\DoxyCodeLine{4019 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB7\_Msk      (0x1UL << CAN\_F12R1\_FB7\_Pos)                     }}
\DoxyCodeLine{4020 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB7          CAN\_F12R1\_FB7\_Msk                               }}
\DoxyCodeLine{4021 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB8\_Pos      (8U)                                            }}
\DoxyCodeLine{4022 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB8\_Msk      (0x1UL << CAN\_F12R1\_FB8\_Pos)                     }}
\DoxyCodeLine{4023 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB8          CAN\_F12R1\_FB8\_Msk                               }}
\DoxyCodeLine{4024 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB9\_Pos      (9U)                                            }}
\DoxyCodeLine{4025 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB9\_Msk      (0x1UL << CAN\_F12R1\_FB9\_Pos)                     }}
\DoxyCodeLine{4026 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB9          CAN\_F12R1\_FB9\_Msk                               }}
\DoxyCodeLine{4027 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB10\_Pos     (10U)                                           }}
\DoxyCodeLine{4028 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB10\_Msk     (0x1UL << CAN\_F12R1\_FB10\_Pos)                    }}
\DoxyCodeLine{4029 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB10         CAN\_F12R1\_FB10\_Msk                              }}
\DoxyCodeLine{4030 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB11\_Pos     (11U)                                           }}
\DoxyCodeLine{4031 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB11\_Msk     (0x1UL << CAN\_F12R1\_FB11\_Pos)                    }}
\DoxyCodeLine{4032 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB11         CAN\_F12R1\_FB11\_Msk                              }}
\DoxyCodeLine{4033 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB12\_Pos     (12U)                                           }}
\DoxyCodeLine{4034 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB12\_Msk     (0x1UL << CAN\_F12R1\_FB12\_Pos)                    }}
\DoxyCodeLine{4035 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB12         CAN\_F12R1\_FB12\_Msk                              }}
\DoxyCodeLine{4036 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB13\_Pos     (13U)                                           }}
\DoxyCodeLine{4037 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB13\_Msk     (0x1UL << CAN\_F12R1\_FB13\_Pos)                    }}
\DoxyCodeLine{4038 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB13         CAN\_F12R1\_FB13\_Msk                              }}
\DoxyCodeLine{4039 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB14\_Pos     (14U)                                           }}
\DoxyCodeLine{4040 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB14\_Msk     (0x1UL << CAN\_F12R1\_FB14\_Pos)                    }}
\DoxyCodeLine{4041 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB14         CAN\_F12R1\_FB14\_Msk                              }}
\DoxyCodeLine{4042 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB15\_Pos     (15U)                                           }}
\DoxyCodeLine{4043 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB15\_Msk     (0x1UL << CAN\_F12R1\_FB15\_Pos)                    }}
\DoxyCodeLine{4044 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB15         CAN\_F12R1\_FB15\_Msk                              }}
\DoxyCodeLine{4045 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB16\_Pos     (16U)                                           }}
\DoxyCodeLine{4046 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB16\_Msk     (0x1UL << CAN\_F12R1\_FB16\_Pos)                    }}
\DoxyCodeLine{4047 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB16         CAN\_F12R1\_FB16\_Msk                              }}
\DoxyCodeLine{4048 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB17\_Pos     (17U)                                           }}
\DoxyCodeLine{4049 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB17\_Msk     (0x1UL << CAN\_F12R1\_FB17\_Pos)                    }}
\DoxyCodeLine{4050 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB17         CAN\_F12R1\_FB17\_Msk                              }}
\DoxyCodeLine{4051 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB18\_Pos     (18U)                                           }}
\DoxyCodeLine{4052 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB18\_Msk     (0x1UL << CAN\_F12R1\_FB18\_Pos)                    }}
\DoxyCodeLine{4053 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB18         CAN\_F12R1\_FB18\_Msk                              }}
\DoxyCodeLine{4054 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB19\_Pos     (19U)                                           }}
\DoxyCodeLine{4055 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB19\_Msk     (0x1UL << CAN\_F12R1\_FB19\_Pos)                    }}
\DoxyCodeLine{4056 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB19         CAN\_F12R1\_FB19\_Msk                              }}
\DoxyCodeLine{4057 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB20\_Pos     (20U)                                           }}
\DoxyCodeLine{4058 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB20\_Msk     (0x1UL << CAN\_F12R1\_FB20\_Pos)                    }}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB20         CAN\_F12R1\_FB20\_Msk                              }}
\DoxyCodeLine{4060 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB21\_Pos     (21U)                                           }}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB21\_Msk     (0x1UL << CAN\_F12R1\_FB21\_Pos)                    }}
\DoxyCodeLine{4062 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB21         CAN\_F12R1\_FB21\_Msk                              }}
\DoxyCodeLine{4063 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB22\_Pos     (22U)                                           }}
\DoxyCodeLine{4064 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB22\_Msk     (0x1UL << CAN\_F12R1\_FB22\_Pos)                    }}
\DoxyCodeLine{4065 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB22         CAN\_F12R1\_FB22\_Msk                              }}
\DoxyCodeLine{4066 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB23\_Pos     (23U)                                           }}
\DoxyCodeLine{4067 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB23\_Msk     (0x1UL << CAN\_F12R1\_FB23\_Pos)                    }}
\DoxyCodeLine{4068 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB23         CAN\_F12R1\_FB23\_Msk                              }}
\DoxyCodeLine{4069 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB24\_Pos     (24U)                                           }}
\DoxyCodeLine{4070 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB24\_Msk     (0x1UL << CAN\_F12R1\_FB24\_Pos)                    }}
\DoxyCodeLine{4071 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB24         CAN\_F12R1\_FB24\_Msk                              }}
\DoxyCodeLine{4072 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB25\_Pos     (25U)                                           }}
\DoxyCodeLine{4073 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB25\_Msk     (0x1UL << CAN\_F12R1\_FB25\_Pos)                    }}
\DoxyCodeLine{4074 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB25         CAN\_F12R1\_FB25\_Msk                              }}
\DoxyCodeLine{4075 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB26\_Pos     (26U)                                           }}
\DoxyCodeLine{4076 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB26\_Msk     (0x1UL << CAN\_F12R1\_FB26\_Pos)                    }}
\DoxyCodeLine{4077 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB26         CAN\_F12R1\_FB26\_Msk                              }}
\DoxyCodeLine{4078 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB27\_Pos     (27U)                                           }}
\DoxyCodeLine{4079 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB27\_Msk     (0x1UL << CAN\_F12R1\_FB27\_Pos)                    }}
\DoxyCodeLine{4080 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB27         CAN\_F12R1\_FB27\_Msk                              }}
\DoxyCodeLine{4081 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB28\_Pos     (28U)                                           }}
\DoxyCodeLine{4082 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB28\_Msk     (0x1UL << CAN\_F12R1\_FB28\_Pos)                    }}
\DoxyCodeLine{4083 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB28         CAN\_F12R1\_FB28\_Msk                              }}
\DoxyCodeLine{4084 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB29\_Pos     (29U)                                           }}
\DoxyCodeLine{4085 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB29\_Msk     (0x1UL << CAN\_F12R1\_FB29\_Pos)                    }}
\DoxyCodeLine{4086 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB29         CAN\_F12R1\_FB29\_Msk                              }}
\DoxyCodeLine{4087 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB30\_Pos     (30U)                                           }}
\DoxyCodeLine{4088 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB30\_Msk     (0x1UL << CAN\_F12R1\_FB30\_Pos)                    }}
\DoxyCodeLine{4089 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB30         CAN\_F12R1\_FB30\_Msk                              }}
\DoxyCodeLine{4090 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB31\_Pos     (31U)                                           }}
\DoxyCodeLine{4091 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB31\_Msk     (0x1UL << CAN\_F12R1\_FB31\_Pos)                    }}
\DoxyCodeLine{4092 \textcolor{preprocessor}{\#define CAN\_F12R1\_FB31         CAN\_F12R1\_FB31\_Msk                              }}
\DoxyCodeLine{4094 \textcolor{comment}{/*******************  Bit definition for CAN\_F13R1 register  ******************/}}
\DoxyCodeLine{4095 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB0\_Pos      (0U)                                            }}
\DoxyCodeLine{4096 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB0\_Msk      (0x1UL << CAN\_F13R1\_FB0\_Pos)                     }}
\DoxyCodeLine{4097 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB0          CAN\_F13R1\_FB0\_Msk                               }}
\DoxyCodeLine{4098 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB1\_Pos      (1U)                                            }}
\DoxyCodeLine{4099 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB1\_Msk      (0x1UL << CAN\_F13R1\_FB1\_Pos)                     }}
\DoxyCodeLine{4100 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB1          CAN\_F13R1\_FB1\_Msk                               }}
\DoxyCodeLine{4101 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB2\_Pos      (2U)                                            }}
\DoxyCodeLine{4102 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB2\_Msk      (0x1UL << CAN\_F13R1\_FB2\_Pos)                     }}
\DoxyCodeLine{4103 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB2          CAN\_F13R1\_FB2\_Msk                               }}
\DoxyCodeLine{4104 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB3\_Pos      (3U)                                            }}
\DoxyCodeLine{4105 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB3\_Msk      (0x1UL << CAN\_F13R1\_FB3\_Pos)                     }}
\DoxyCodeLine{4106 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB3          CAN\_F13R1\_FB3\_Msk                               }}
\DoxyCodeLine{4107 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB4\_Pos      (4U)                                            }}
\DoxyCodeLine{4108 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB4\_Msk      (0x1UL << CAN\_F13R1\_FB4\_Pos)                     }}
\DoxyCodeLine{4109 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB4          CAN\_F13R1\_FB4\_Msk                               }}
\DoxyCodeLine{4110 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB5\_Pos      (5U)                                            }}
\DoxyCodeLine{4111 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB5\_Msk      (0x1UL << CAN\_F13R1\_FB5\_Pos)                     }}
\DoxyCodeLine{4112 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB5          CAN\_F13R1\_FB5\_Msk                               }}
\DoxyCodeLine{4113 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB6\_Pos      (6U)                                            }}
\DoxyCodeLine{4114 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB6\_Msk      (0x1UL << CAN\_F13R1\_FB6\_Pos)                     }}
\DoxyCodeLine{4115 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB6          CAN\_F13R1\_FB6\_Msk                               }}
\DoxyCodeLine{4116 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB7\_Pos      (7U)                                            }}
\DoxyCodeLine{4117 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB7\_Msk      (0x1UL << CAN\_F13R1\_FB7\_Pos)                     }}
\DoxyCodeLine{4118 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB7          CAN\_F13R1\_FB7\_Msk                               }}
\DoxyCodeLine{4119 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB8\_Pos      (8U)                                            }}
\DoxyCodeLine{4120 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB8\_Msk      (0x1UL << CAN\_F13R1\_FB8\_Pos)                     }}
\DoxyCodeLine{4121 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB8          CAN\_F13R1\_FB8\_Msk                               }}
\DoxyCodeLine{4122 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB9\_Pos      (9U)                                            }}
\DoxyCodeLine{4123 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB9\_Msk      (0x1UL << CAN\_F13R1\_FB9\_Pos)                     }}
\DoxyCodeLine{4124 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB9          CAN\_F13R1\_FB9\_Msk                               }}
\DoxyCodeLine{4125 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB10\_Pos     (10U)                                           }}
\DoxyCodeLine{4126 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB10\_Msk     (0x1UL << CAN\_F13R1\_FB10\_Pos)                    }}
\DoxyCodeLine{4127 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB10         CAN\_F13R1\_FB10\_Msk                              }}
\DoxyCodeLine{4128 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB11\_Pos     (11U)                                           }}
\DoxyCodeLine{4129 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB11\_Msk     (0x1UL << CAN\_F13R1\_FB11\_Pos)                    }}
\DoxyCodeLine{4130 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB11         CAN\_F13R1\_FB11\_Msk                              }}
\DoxyCodeLine{4131 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB12\_Pos     (12U)                                           }}
\DoxyCodeLine{4132 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB12\_Msk     (0x1UL << CAN\_F13R1\_FB12\_Pos)                    }}
\DoxyCodeLine{4133 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB12         CAN\_F13R1\_FB12\_Msk                              }}
\DoxyCodeLine{4134 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB13\_Pos     (13U)                                           }}
\DoxyCodeLine{4135 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB13\_Msk     (0x1UL << CAN\_F13R1\_FB13\_Pos)                    }}
\DoxyCodeLine{4136 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB13         CAN\_F13R1\_FB13\_Msk                              }}
\DoxyCodeLine{4137 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB14\_Pos     (14U)                                           }}
\DoxyCodeLine{4138 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB14\_Msk     (0x1UL << CAN\_F13R1\_FB14\_Pos)                    }}
\DoxyCodeLine{4139 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB14         CAN\_F13R1\_FB14\_Msk                              }}
\DoxyCodeLine{4140 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB15\_Pos     (15U)                                           }}
\DoxyCodeLine{4141 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB15\_Msk     (0x1UL << CAN\_F13R1\_FB15\_Pos)                    }}
\DoxyCodeLine{4142 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB15         CAN\_F13R1\_FB15\_Msk                              }}
\DoxyCodeLine{4143 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB16\_Pos     (16U)                                           }}
\DoxyCodeLine{4144 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB16\_Msk     (0x1UL << CAN\_F13R1\_FB16\_Pos)                    }}
\DoxyCodeLine{4145 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB16         CAN\_F13R1\_FB16\_Msk                              }}
\DoxyCodeLine{4146 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB17\_Pos     (17U)                                           }}
\DoxyCodeLine{4147 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB17\_Msk     (0x1UL << CAN\_F13R1\_FB17\_Pos)                    }}
\DoxyCodeLine{4148 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB17         CAN\_F13R1\_FB17\_Msk                              }}
\DoxyCodeLine{4149 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB18\_Pos     (18U)                                           }}
\DoxyCodeLine{4150 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB18\_Msk     (0x1UL << CAN\_F13R1\_FB18\_Pos)                    }}
\DoxyCodeLine{4151 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB18         CAN\_F13R1\_FB18\_Msk                              }}
\DoxyCodeLine{4152 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB19\_Pos     (19U)                                           }}
\DoxyCodeLine{4153 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB19\_Msk     (0x1UL << CAN\_F13R1\_FB19\_Pos)                    }}
\DoxyCodeLine{4154 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB19         CAN\_F13R1\_FB19\_Msk                              }}
\DoxyCodeLine{4155 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB20\_Pos     (20U)                                           }}
\DoxyCodeLine{4156 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB20\_Msk     (0x1UL << CAN\_F13R1\_FB20\_Pos)                    }}
\DoxyCodeLine{4157 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB20         CAN\_F13R1\_FB20\_Msk                              }}
\DoxyCodeLine{4158 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB21\_Pos     (21U)                                           }}
\DoxyCodeLine{4159 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB21\_Msk     (0x1UL << CAN\_F13R1\_FB21\_Pos)                    }}
\DoxyCodeLine{4160 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB21         CAN\_F13R1\_FB21\_Msk                              }}
\DoxyCodeLine{4161 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB22\_Pos     (22U)                                           }}
\DoxyCodeLine{4162 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB22\_Msk     (0x1UL << CAN\_F13R1\_FB22\_Pos)                    }}
\DoxyCodeLine{4163 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB22         CAN\_F13R1\_FB22\_Msk                              }}
\DoxyCodeLine{4164 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB23\_Pos     (23U)                                           }}
\DoxyCodeLine{4165 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB23\_Msk     (0x1UL << CAN\_F13R1\_FB23\_Pos)                    }}
\DoxyCodeLine{4166 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB23         CAN\_F13R1\_FB23\_Msk                              }}
\DoxyCodeLine{4167 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB24\_Pos     (24U)                                           }}
\DoxyCodeLine{4168 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB24\_Msk     (0x1UL << CAN\_F13R1\_FB24\_Pos)                    }}
\DoxyCodeLine{4169 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB24         CAN\_F13R1\_FB24\_Msk                              }}
\DoxyCodeLine{4170 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB25\_Pos     (25U)                                           }}
\DoxyCodeLine{4171 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB25\_Msk     (0x1UL << CAN\_F13R1\_FB25\_Pos)                    }}
\DoxyCodeLine{4172 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB25         CAN\_F13R1\_FB25\_Msk                              }}
\DoxyCodeLine{4173 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB26\_Pos     (26U)                                           }}
\DoxyCodeLine{4174 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB26\_Msk     (0x1UL << CAN\_F13R1\_FB26\_Pos)                    }}
\DoxyCodeLine{4175 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB26         CAN\_F13R1\_FB26\_Msk                              }}
\DoxyCodeLine{4176 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB27\_Pos     (27U)                                           }}
\DoxyCodeLine{4177 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB27\_Msk     (0x1UL << CAN\_F13R1\_FB27\_Pos)                    }}
\DoxyCodeLine{4178 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB27         CAN\_F13R1\_FB27\_Msk                              }}
\DoxyCodeLine{4179 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB28\_Pos     (28U)                                           }}
\DoxyCodeLine{4180 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB28\_Msk     (0x1UL << CAN\_F13R1\_FB28\_Pos)                    }}
\DoxyCodeLine{4181 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB28         CAN\_F13R1\_FB28\_Msk                              }}
\DoxyCodeLine{4182 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB29\_Pos     (29U)                                           }}
\DoxyCodeLine{4183 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB29\_Msk     (0x1UL << CAN\_F13R1\_FB29\_Pos)                    }}
\DoxyCodeLine{4184 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB29         CAN\_F13R1\_FB29\_Msk                              }}
\DoxyCodeLine{4185 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB30\_Pos     (30U)                                           }}
\DoxyCodeLine{4186 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB30\_Msk     (0x1UL << CAN\_F13R1\_FB30\_Pos)                    }}
\DoxyCodeLine{4187 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB30         CAN\_F13R1\_FB30\_Msk                              }}
\DoxyCodeLine{4188 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB31\_Pos     (31U)                                           }}
\DoxyCodeLine{4189 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB31\_Msk     (0x1UL << CAN\_F13R1\_FB31\_Pos)                    }}
\DoxyCodeLine{4190 \textcolor{preprocessor}{\#define CAN\_F13R1\_FB31         CAN\_F13R1\_FB31\_Msk                              }}
\DoxyCodeLine{4192 \textcolor{comment}{/*******************  Bit definition for CAN\_F0R2 register  *******************/}}
\DoxyCodeLine{4193 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4194 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB0\_Msk       (0x1UL << CAN\_F0R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4195 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB0           CAN\_F0R2\_FB0\_Msk                                }}
\DoxyCodeLine{4196 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4197 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB1\_Msk       (0x1UL << CAN\_F0R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4198 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB1           CAN\_F0R2\_FB1\_Msk                                }}
\DoxyCodeLine{4199 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4200 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB2\_Msk       (0x1UL << CAN\_F0R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4201 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB2           CAN\_F0R2\_FB2\_Msk                                }}
\DoxyCodeLine{4202 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4203 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB3\_Msk       (0x1UL << CAN\_F0R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4204 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB3           CAN\_F0R2\_FB3\_Msk                                }}
\DoxyCodeLine{4205 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4206 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB4\_Msk       (0x1UL << CAN\_F0R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4207 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB4           CAN\_F0R2\_FB4\_Msk                                }}
\DoxyCodeLine{4208 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4209 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB5\_Msk       (0x1UL << CAN\_F0R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4210 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB5           CAN\_F0R2\_FB5\_Msk                                }}
\DoxyCodeLine{4211 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4212 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB6\_Msk       (0x1UL << CAN\_F0R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4213 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB6           CAN\_F0R2\_FB6\_Msk                                }}
\DoxyCodeLine{4214 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4215 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB7\_Msk       (0x1UL << CAN\_F0R2\_FB7\_Pos)                      }}
\DoxyCodeLine{4216 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB7           CAN\_F0R2\_FB7\_Msk                                }}
\DoxyCodeLine{4217 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{4218 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB8\_Msk       (0x1UL << CAN\_F0R2\_FB8\_Pos)                      }}
\DoxyCodeLine{4219 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB8           CAN\_F0R2\_FB8\_Msk                                }}
\DoxyCodeLine{4220 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{4221 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB9\_Msk       (0x1UL << CAN\_F0R2\_FB9\_Pos)                      }}
\DoxyCodeLine{4222 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB9           CAN\_F0R2\_FB9\_Msk                                }}
\DoxyCodeLine{4223 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{4224 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB10\_Msk      (0x1UL << CAN\_F0R2\_FB10\_Pos)                     }}
\DoxyCodeLine{4225 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB10          CAN\_F0R2\_FB10\_Msk                               }}
\DoxyCodeLine{4226 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{4227 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB11\_Msk      (0x1UL << CAN\_F0R2\_FB11\_Pos)                     }}
\DoxyCodeLine{4228 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB11          CAN\_F0R2\_FB11\_Msk                               }}
\DoxyCodeLine{4229 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{4230 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB12\_Msk      (0x1UL << CAN\_F0R2\_FB12\_Pos)                     }}
\DoxyCodeLine{4231 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB12          CAN\_F0R2\_FB12\_Msk                               }}
\DoxyCodeLine{4232 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{4233 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB13\_Msk      (0x1UL << CAN\_F0R2\_FB13\_Pos)                     }}
\DoxyCodeLine{4234 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB13          CAN\_F0R2\_FB13\_Msk                               }}
\DoxyCodeLine{4235 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{4236 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB14\_Msk      (0x1UL << CAN\_F0R2\_FB14\_Pos)                     }}
\DoxyCodeLine{4237 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB14          CAN\_F0R2\_FB14\_Msk                               }}
\DoxyCodeLine{4238 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{4239 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB15\_Msk      (0x1UL << CAN\_F0R2\_FB15\_Pos)                     }}
\DoxyCodeLine{4240 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB15          CAN\_F0R2\_FB15\_Msk                               }}
\DoxyCodeLine{4241 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{4242 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB16\_Msk      (0x1UL << CAN\_F0R2\_FB16\_Pos)                     }}
\DoxyCodeLine{4243 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB16          CAN\_F0R2\_FB16\_Msk                               }}
\DoxyCodeLine{4244 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{4245 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB17\_Msk      (0x1UL << CAN\_F0R2\_FB17\_Pos)                     }}
\DoxyCodeLine{4246 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB17          CAN\_F0R2\_FB17\_Msk                               }}
\DoxyCodeLine{4247 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{4248 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB18\_Msk      (0x1UL << CAN\_F0R2\_FB18\_Pos)                     }}
\DoxyCodeLine{4249 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB18          CAN\_F0R2\_FB18\_Msk                               }}
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{4251 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB19\_Msk      (0x1UL << CAN\_F0R2\_FB19\_Pos)                     }}
\DoxyCodeLine{4252 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB19          CAN\_F0R2\_FB19\_Msk                               }}
\DoxyCodeLine{4253 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{4254 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB20\_Msk      (0x1UL << CAN\_F0R2\_FB20\_Pos)                     }}
\DoxyCodeLine{4255 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB20          CAN\_F0R2\_FB20\_Msk                               }}
\DoxyCodeLine{4256 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{4257 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB21\_Msk      (0x1UL << CAN\_F0R2\_FB21\_Pos)                     }}
\DoxyCodeLine{4258 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB21          CAN\_F0R2\_FB21\_Msk                               }}
\DoxyCodeLine{4259 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{4260 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB22\_Msk      (0x1UL << CAN\_F0R2\_FB22\_Pos)                     }}
\DoxyCodeLine{4261 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB22          CAN\_F0R2\_FB22\_Msk                               }}
\DoxyCodeLine{4262 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{4263 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB23\_Msk      (0x1UL << CAN\_F0R2\_FB23\_Pos)                     }}
\DoxyCodeLine{4264 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB23          CAN\_F0R2\_FB23\_Msk                               }}
\DoxyCodeLine{4265 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{4266 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB24\_Msk      (0x1UL << CAN\_F0R2\_FB24\_Pos)                     }}
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB24          CAN\_F0R2\_FB24\_Msk                               }}
\DoxyCodeLine{4268 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB25\_Msk      (0x1UL << CAN\_F0R2\_FB25\_Pos)                     }}
\DoxyCodeLine{4270 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB25          CAN\_F0R2\_FB25\_Msk                               }}
\DoxyCodeLine{4271 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{4272 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB26\_Msk      (0x1UL << CAN\_F0R2\_FB26\_Pos)                     }}
\DoxyCodeLine{4273 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB26          CAN\_F0R2\_FB26\_Msk                               }}
\DoxyCodeLine{4274 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{4275 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB27\_Msk      (0x1UL << CAN\_F0R2\_FB27\_Pos)                     }}
\DoxyCodeLine{4276 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB27          CAN\_F0R2\_FB27\_Msk                               }}
\DoxyCodeLine{4277 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{4278 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB28\_Msk      (0x1UL << CAN\_F0R2\_FB28\_Pos)                     }}
\DoxyCodeLine{4279 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB28          CAN\_F0R2\_FB28\_Msk                               }}
\DoxyCodeLine{4280 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{4281 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB29\_Msk      (0x1UL << CAN\_F0R2\_FB29\_Pos)                     }}
\DoxyCodeLine{4282 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB29          CAN\_F0R2\_FB29\_Msk                               }}
\DoxyCodeLine{4283 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{4284 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB30\_Msk      (0x1UL << CAN\_F0R2\_FB30\_Pos)                     }}
\DoxyCodeLine{4285 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB30          CAN\_F0R2\_FB30\_Msk                               }}
\DoxyCodeLine{4286 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{4287 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB31\_Msk      (0x1UL << CAN\_F0R2\_FB31\_Pos)                     }}
\DoxyCodeLine{4288 \textcolor{preprocessor}{\#define CAN\_F0R2\_FB31          CAN\_F0R2\_FB31\_Msk                               }}
\DoxyCodeLine{4290 \textcolor{comment}{/*******************  Bit definition for CAN\_F1R2 register  *******************/}}
\DoxyCodeLine{4291 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4292 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB0\_Msk       (0x1UL << CAN\_F1R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4293 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB0           CAN\_F1R2\_FB0\_Msk                                }}
\DoxyCodeLine{4294 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4295 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB1\_Msk       (0x1UL << CAN\_F1R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4296 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB1           CAN\_F1R2\_FB1\_Msk                                }}
\DoxyCodeLine{4297 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4298 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB2\_Msk       (0x1UL << CAN\_F1R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4299 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB2           CAN\_F1R2\_FB2\_Msk                                }}
\DoxyCodeLine{4300 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4301 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB3\_Msk       (0x1UL << CAN\_F1R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4302 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB3           CAN\_F1R2\_FB3\_Msk                                }}
\DoxyCodeLine{4303 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4304 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB4\_Msk       (0x1UL << CAN\_F1R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4305 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB4           CAN\_F1R2\_FB4\_Msk                                }}
\DoxyCodeLine{4306 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4307 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB5\_Msk       (0x1UL << CAN\_F1R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4308 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB5           CAN\_F1R2\_FB5\_Msk                                }}
\DoxyCodeLine{4309 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4310 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB6\_Msk       (0x1UL << CAN\_F1R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4311 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB6           CAN\_F1R2\_FB6\_Msk                                }}
\DoxyCodeLine{4312 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4313 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB7\_Msk       (0x1UL << CAN\_F1R2\_FB7\_Pos)                      }}
\DoxyCodeLine{4314 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB7           CAN\_F1R2\_FB7\_Msk                                }}
\DoxyCodeLine{4315 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{4316 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB8\_Msk       (0x1UL << CAN\_F1R2\_FB8\_Pos)                      }}
\DoxyCodeLine{4317 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB8           CAN\_F1R2\_FB8\_Msk                                }}
\DoxyCodeLine{4318 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{4319 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB9\_Msk       (0x1UL << CAN\_F1R2\_FB9\_Pos)                      }}
\DoxyCodeLine{4320 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB9           CAN\_F1R2\_FB9\_Msk                                }}
\DoxyCodeLine{4321 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{4322 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB10\_Msk      (0x1UL << CAN\_F1R2\_FB10\_Pos)                     }}
\DoxyCodeLine{4323 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB10          CAN\_F1R2\_FB10\_Msk                               }}
\DoxyCodeLine{4324 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{4325 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB11\_Msk      (0x1UL << CAN\_F1R2\_FB11\_Pos)                     }}
\DoxyCodeLine{4326 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB11          CAN\_F1R2\_FB11\_Msk                               }}
\DoxyCodeLine{4327 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{4328 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB12\_Msk      (0x1UL << CAN\_F1R2\_FB12\_Pos)                     }}
\DoxyCodeLine{4329 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB12          CAN\_F1R2\_FB12\_Msk                               }}
\DoxyCodeLine{4330 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{4331 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB13\_Msk      (0x1UL << CAN\_F1R2\_FB13\_Pos)                     }}
\DoxyCodeLine{4332 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB13          CAN\_F1R2\_FB13\_Msk                               }}
\DoxyCodeLine{4333 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{4334 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB14\_Msk      (0x1UL << CAN\_F1R2\_FB14\_Pos)                     }}
\DoxyCodeLine{4335 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB14          CAN\_F1R2\_FB14\_Msk                               }}
\DoxyCodeLine{4336 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{4337 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB15\_Msk      (0x1UL << CAN\_F1R2\_FB15\_Pos)                     }}
\DoxyCodeLine{4338 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB15          CAN\_F1R2\_FB15\_Msk                               }}
\DoxyCodeLine{4339 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{4340 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB16\_Msk      (0x1UL << CAN\_F1R2\_FB16\_Pos)                     }}
\DoxyCodeLine{4341 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB16          CAN\_F1R2\_FB16\_Msk                               }}
\DoxyCodeLine{4342 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{4343 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB17\_Msk      (0x1UL << CAN\_F1R2\_FB17\_Pos)                     }}
\DoxyCodeLine{4344 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB17          CAN\_F1R2\_FB17\_Msk                               }}
\DoxyCodeLine{4345 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{4346 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB18\_Msk      (0x1UL << CAN\_F1R2\_FB18\_Pos)                     }}
\DoxyCodeLine{4347 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB18          CAN\_F1R2\_FB18\_Msk                               }}
\DoxyCodeLine{4348 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{4349 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB19\_Msk      (0x1UL << CAN\_F1R2\_FB19\_Pos)                     }}
\DoxyCodeLine{4350 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB19          CAN\_F1R2\_FB19\_Msk                               }}
\DoxyCodeLine{4351 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{4352 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB20\_Msk      (0x1UL << CAN\_F1R2\_FB20\_Pos)                     }}
\DoxyCodeLine{4353 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB20          CAN\_F1R2\_FB20\_Msk                               }}
\DoxyCodeLine{4354 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{4355 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB21\_Msk      (0x1UL << CAN\_F1R2\_FB21\_Pos)                     }}
\DoxyCodeLine{4356 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB21          CAN\_F1R2\_FB21\_Msk                               }}
\DoxyCodeLine{4357 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{4358 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB22\_Msk      (0x1UL << CAN\_F1R2\_FB22\_Pos)                     }}
\DoxyCodeLine{4359 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB22          CAN\_F1R2\_FB22\_Msk                               }}
\DoxyCodeLine{4360 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{4361 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB23\_Msk      (0x1UL << CAN\_F1R2\_FB23\_Pos)                     }}
\DoxyCodeLine{4362 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB23          CAN\_F1R2\_FB23\_Msk                               }}
\DoxyCodeLine{4363 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{4364 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB24\_Msk      (0x1UL << CAN\_F1R2\_FB24\_Pos)                     }}
\DoxyCodeLine{4365 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB24          CAN\_F1R2\_FB24\_Msk                               }}
\DoxyCodeLine{4366 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{4367 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB25\_Msk      (0x1UL << CAN\_F1R2\_FB25\_Pos)                     }}
\DoxyCodeLine{4368 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB25          CAN\_F1R2\_FB25\_Msk                               }}
\DoxyCodeLine{4369 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{4370 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB26\_Msk      (0x1UL << CAN\_F1R2\_FB26\_Pos)                     }}
\DoxyCodeLine{4371 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB26          CAN\_F1R2\_FB26\_Msk                               }}
\DoxyCodeLine{4372 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{4373 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB27\_Msk      (0x1UL << CAN\_F1R2\_FB27\_Pos)                     }}
\DoxyCodeLine{4374 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB27          CAN\_F1R2\_FB27\_Msk                               }}
\DoxyCodeLine{4375 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{4376 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB28\_Msk      (0x1UL << CAN\_F1R2\_FB28\_Pos)                     }}
\DoxyCodeLine{4377 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB28          CAN\_F1R2\_FB28\_Msk                               }}
\DoxyCodeLine{4378 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{4379 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB29\_Msk      (0x1UL << CAN\_F1R2\_FB29\_Pos)                     }}
\DoxyCodeLine{4380 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB29          CAN\_F1R2\_FB29\_Msk                               }}
\DoxyCodeLine{4381 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{4382 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB30\_Msk      (0x1UL << CAN\_F1R2\_FB30\_Pos)                     }}
\DoxyCodeLine{4383 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB30          CAN\_F1R2\_FB30\_Msk                               }}
\DoxyCodeLine{4384 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{4385 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB31\_Msk      (0x1UL << CAN\_F1R2\_FB31\_Pos)                     }}
\DoxyCodeLine{4386 \textcolor{preprocessor}{\#define CAN\_F1R2\_FB31          CAN\_F1R2\_FB31\_Msk                               }}
\DoxyCodeLine{4388 \textcolor{comment}{/*******************  Bit definition for CAN\_F2R2 register  *******************/}}
\DoxyCodeLine{4389 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4390 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB0\_Msk       (0x1UL << CAN\_F2R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4391 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB0           CAN\_F2R2\_FB0\_Msk                                }}
\DoxyCodeLine{4392 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4393 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB1\_Msk       (0x1UL << CAN\_F2R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4394 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB1           CAN\_F2R2\_FB1\_Msk                                }}
\DoxyCodeLine{4395 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4396 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB2\_Msk       (0x1UL << CAN\_F2R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4397 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB2           CAN\_F2R2\_FB2\_Msk                                }}
\DoxyCodeLine{4398 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4399 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB3\_Msk       (0x1UL << CAN\_F2R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4400 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB3           CAN\_F2R2\_FB3\_Msk                                }}
\DoxyCodeLine{4401 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4402 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB4\_Msk       (0x1UL << CAN\_F2R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4403 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB4           CAN\_F2R2\_FB4\_Msk                                }}
\DoxyCodeLine{4404 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4405 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB5\_Msk       (0x1UL << CAN\_F2R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4406 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB5           CAN\_F2R2\_FB5\_Msk                                }}
\DoxyCodeLine{4407 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4408 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB6\_Msk       (0x1UL << CAN\_F2R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4409 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB6           CAN\_F2R2\_FB6\_Msk                                }}
\DoxyCodeLine{4410 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4411 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB7\_Msk       (0x1UL << CAN\_F2R2\_FB7\_Pos)                      }}
\DoxyCodeLine{4412 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB7           CAN\_F2R2\_FB7\_Msk                                }}
\DoxyCodeLine{4413 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{4414 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB8\_Msk       (0x1UL << CAN\_F2R2\_FB8\_Pos)                      }}
\DoxyCodeLine{4415 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB8           CAN\_F2R2\_FB8\_Msk                                }}
\DoxyCodeLine{4416 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{4417 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB9\_Msk       (0x1UL << CAN\_F2R2\_FB9\_Pos)                      }}
\DoxyCodeLine{4418 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB9           CAN\_F2R2\_FB9\_Msk                                }}
\DoxyCodeLine{4419 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{4420 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB10\_Msk      (0x1UL << CAN\_F2R2\_FB10\_Pos)                     }}
\DoxyCodeLine{4421 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB10          CAN\_F2R2\_FB10\_Msk                               }}
\DoxyCodeLine{4422 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{4423 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB11\_Msk      (0x1UL << CAN\_F2R2\_FB11\_Pos)                     }}
\DoxyCodeLine{4424 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB11          CAN\_F2R2\_FB11\_Msk                               }}
\DoxyCodeLine{4425 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{4426 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB12\_Msk      (0x1UL << CAN\_F2R2\_FB12\_Pos)                     }}
\DoxyCodeLine{4427 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB12          CAN\_F2R2\_FB12\_Msk                               }}
\DoxyCodeLine{4428 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{4429 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB13\_Msk      (0x1UL << CAN\_F2R2\_FB13\_Pos)                     }}
\DoxyCodeLine{4430 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB13          CAN\_F2R2\_FB13\_Msk                               }}
\DoxyCodeLine{4431 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{4432 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB14\_Msk      (0x1UL << CAN\_F2R2\_FB14\_Pos)                     }}
\DoxyCodeLine{4433 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB14          CAN\_F2R2\_FB14\_Msk                               }}
\DoxyCodeLine{4434 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{4435 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB15\_Msk      (0x1UL << CAN\_F2R2\_FB15\_Pos)                     }}
\DoxyCodeLine{4436 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB15          CAN\_F2R2\_FB15\_Msk                               }}
\DoxyCodeLine{4437 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{4438 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB16\_Msk      (0x1UL << CAN\_F2R2\_FB16\_Pos)                     }}
\DoxyCodeLine{4439 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB16          CAN\_F2R2\_FB16\_Msk                               }}
\DoxyCodeLine{4440 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{4441 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB17\_Msk      (0x1UL << CAN\_F2R2\_FB17\_Pos)                     }}
\DoxyCodeLine{4442 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB17          CAN\_F2R2\_FB17\_Msk                               }}
\DoxyCodeLine{4443 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{4444 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB18\_Msk      (0x1UL << CAN\_F2R2\_FB18\_Pos)                     }}
\DoxyCodeLine{4445 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB18          CAN\_F2R2\_FB18\_Msk                               }}
\DoxyCodeLine{4446 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{4447 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB19\_Msk      (0x1UL << CAN\_F2R2\_FB19\_Pos)                     }}
\DoxyCodeLine{4448 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB19          CAN\_F2R2\_FB19\_Msk                               }}
\DoxyCodeLine{4449 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{4450 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB20\_Msk      (0x1UL << CAN\_F2R2\_FB20\_Pos)                     }}
\DoxyCodeLine{4451 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB20          CAN\_F2R2\_FB20\_Msk                               }}
\DoxyCodeLine{4452 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{4453 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB21\_Msk      (0x1UL << CAN\_F2R2\_FB21\_Pos)                     }}
\DoxyCodeLine{4454 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB21          CAN\_F2R2\_FB21\_Msk                               }}
\DoxyCodeLine{4455 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{4456 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB22\_Msk      (0x1UL << CAN\_F2R2\_FB22\_Pos)                     }}
\DoxyCodeLine{4457 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB22          CAN\_F2R2\_FB22\_Msk                               }}
\DoxyCodeLine{4458 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{4459 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB23\_Msk      (0x1UL << CAN\_F2R2\_FB23\_Pos)                     }}
\DoxyCodeLine{4460 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB23          CAN\_F2R2\_FB23\_Msk                               }}
\DoxyCodeLine{4461 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{4462 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB24\_Msk      (0x1UL << CAN\_F2R2\_FB24\_Pos)                     }}
\DoxyCodeLine{4463 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB24          CAN\_F2R2\_FB24\_Msk                               }}
\DoxyCodeLine{4464 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{4465 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB25\_Msk      (0x1UL << CAN\_F2R2\_FB25\_Pos)                     }}
\DoxyCodeLine{4466 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB25          CAN\_F2R2\_FB25\_Msk                               }}
\DoxyCodeLine{4467 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{4468 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB26\_Msk      (0x1UL << CAN\_F2R2\_FB26\_Pos)                     }}
\DoxyCodeLine{4469 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB26          CAN\_F2R2\_FB26\_Msk                               }}
\DoxyCodeLine{4470 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{4471 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB27\_Msk      (0x1UL << CAN\_F2R2\_FB27\_Pos)                     }}
\DoxyCodeLine{4472 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB27          CAN\_F2R2\_FB27\_Msk                               }}
\DoxyCodeLine{4473 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{4474 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB28\_Msk      (0x1UL << CAN\_F2R2\_FB28\_Pos)                     }}
\DoxyCodeLine{4475 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB28          CAN\_F2R2\_FB28\_Msk                               }}
\DoxyCodeLine{4476 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{4477 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB29\_Msk      (0x1UL << CAN\_F2R2\_FB29\_Pos)                     }}
\DoxyCodeLine{4478 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB29          CAN\_F2R2\_FB29\_Msk                               }}
\DoxyCodeLine{4479 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{4480 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB30\_Msk      (0x1UL << CAN\_F2R2\_FB30\_Pos)                     }}
\DoxyCodeLine{4481 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB30          CAN\_F2R2\_FB30\_Msk                               }}
\DoxyCodeLine{4482 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{4483 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB31\_Msk      (0x1UL << CAN\_F2R2\_FB31\_Pos)                     }}
\DoxyCodeLine{4484 \textcolor{preprocessor}{\#define CAN\_F2R2\_FB31          CAN\_F2R2\_FB31\_Msk                               }}
\DoxyCodeLine{4486 \textcolor{comment}{/*******************  Bit definition for CAN\_F3R2 register  *******************/}}
\DoxyCodeLine{4487 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4488 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB0\_Msk       (0x1UL << CAN\_F3R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4489 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB0           CAN\_F3R2\_FB0\_Msk                                }}
\DoxyCodeLine{4490 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4491 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB1\_Msk       (0x1UL << CAN\_F3R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4492 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB1           CAN\_F3R2\_FB1\_Msk                                }}
\DoxyCodeLine{4493 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4494 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB2\_Msk       (0x1UL << CAN\_F3R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4495 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB2           CAN\_F3R2\_FB2\_Msk                                }}
\DoxyCodeLine{4496 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4497 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB3\_Msk       (0x1UL << CAN\_F3R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4498 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB3           CAN\_F3R2\_FB3\_Msk                                }}
\DoxyCodeLine{4499 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4500 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB4\_Msk       (0x1UL << CAN\_F3R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4501 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB4           CAN\_F3R2\_FB4\_Msk                                }}
\DoxyCodeLine{4502 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4503 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB5\_Msk       (0x1UL << CAN\_F3R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4504 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB5           CAN\_F3R2\_FB5\_Msk                                }}
\DoxyCodeLine{4505 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4506 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB6\_Msk       (0x1UL << CAN\_F3R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4507 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB6           CAN\_F3R2\_FB6\_Msk                                }}
\DoxyCodeLine{4508 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4509 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB7\_Msk       (0x1UL << CAN\_F3R2\_FB7\_Pos)                      }}
\DoxyCodeLine{4510 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB7           CAN\_F3R2\_FB7\_Msk                                }}
\DoxyCodeLine{4511 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{4512 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB8\_Msk       (0x1UL << CAN\_F3R2\_FB8\_Pos)                      }}
\DoxyCodeLine{4513 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB8           CAN\_F3R2\_FB8\_Msk                                }}
\DoxyCodeLine{4514 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{4515 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB9\_Msk       (0x1UL << CAN\_F3R2\_FB9\_Pos)                      }}
\DoxyCodeLine{4516 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB9           CAN\_F3R2\_FB9\_Msk                                }}
\DoxyCodeLine{4517 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{4518 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB10\_Msk      (0x1UL << CAN\_F3R2\_FB10\_Pos)                     }}
\DoxyCodeLine{4519 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB10          CAN\_F3R2\_FB10\_Msk                               }}
\DoxyCodeLine{4520 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{4521 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB11\_Msk      (0x1UL << CAN\_F3R2\_FB11\_Pos)                     }}
\DoxyCodeLine{4522 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB11          CAN\_F3R2\_FB11\_Msk                               }}
\DoxyCodeLine{4523 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{4524 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB12\_Msk      (0x1UL << CAN\_F3R2\_FB12\_Pos)                     }}
\DoxyCodeLine{4525 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB12          CAN\_F3R2\_FB12\_Msk                               }}
\DoxyCodeLine{4526 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{4527 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB13\_Msk      (0x1UL << CAN\_F3R2\_FB13\_Pos)                     }}
\DoxyCodeLine{4528 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB13          CAN\_F3R2\_FB13\_Msk                               }}
\DoxyCodeLine{4529 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{4530 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB14\_Msk      (0x1UL << CAN\_F3R2\_FB14\_Pos)                     }}
\DoxyCodeLine{4531 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB14          CAN\_F3R2\_FB14\_Msk                               }}
\DoxyCodeLine{4532 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{4533 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB15\_Msk      (0x1UL << CAN\_F3R2\_FB15\_Pos)                     }}
\DoxyCodeLine{4534 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB15          CAN\_F3R2\_FB15\_Msk                               }}
\DoxyCodeLine{4535 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{4536 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB16\_Msk      (0x1UL << CAN\_F3R2\_FB16\_Pos)                     }}
\DoxyCodeLine{4537 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB16          CAN\_F3R2\_FB16\_Msk                               }}
\DoxyCodeLine{4538 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{4539 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB17\_Msk      (0x1UL << CAN\_F3R2\_FB17\_Pos)                     }}
\DoxyCodeLine{4540 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB17          CAN\_F3R2\_FB17\_Msk                               }}
\DoxyCodeLine{4541 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{4542 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB18\_Msk      (0x1UL << CAN\_F3R2\_FB18\_Pos)                     }}
\DoxyCodeLine{4543 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB18          CAN\_F3R2\_FB18\_Msk                               }}
\DoxyCodeLine{4544 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{4545 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB19\_Msk      (0x1UL << CAN\_F3R2\_FB19\_Pos)                     }}
\DoxyCodeLine{4546 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB19          CAN\_F3R2\_FB19\_Msk                               }}
\DoxyCodeLine{4547 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{4548 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB20\_Msk      (0x1UL << CAN\_F3R2\_FB20\_Pos)                     }}
\DoxyCodeLine{4549 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB20          CAN\_F3R2\_FB20\_Msk                               }}
\DoxyCodeLine{4550 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{4551 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB21\_Msk      (0x1UL << CAN\_F3R2\_FB21\_Pos)                     }}
\DoxyCodeLine{4552 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB21          CAN\_F3R2\_FB21\_Msk                               }}
\DoxyCodeLine{4553 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{4554 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB22\_Msk      (0x1UL << CAN\_F3R2\_FB22\_Pos)                     }}
\DoxyCodeLine{4555 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB22          CAN\_F3R2\_FB22\_Msk                               }}
\DoxyCodeLine{4556 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{4557 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB23\_Msk      (0x1UL << CAN\_F3R2\_FB23\_Pos)                     }}
\DoxyCodeLine{4558 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB23          CAN\_F3R2\_FB23\_Msk                               }}
\DoxyCodeLine{4559 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{4560 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB24\_Msk      (0x1UL << CAN\_F3R2\_FB24\_Pos)                     }}
\DoxyCodeLine{4561 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB24          CAN\_F3R2\_FB24\_Msk                               }}
\DoxyCodeLine{4562 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{4563 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB25\_Msk      (0x1UL << CAN\_F3R2\_FB25\_Pos)                     }}
\DoxyCodeLine{4564 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB25          CAN\_F3R2\_FB25\_Msk                               }}
\DoxyCodeLine{4565 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{4566 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB26\_Msk      (0x1UL << CAN\_F3R2\_FB26\_Pos)                     }}
\DoxyCodeLine{4567 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB26          CAN\_F3R2\_FB26\_Msk                               }}
\DoxyCodeLine{4568 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{4569 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB27\_Msk      (0x1UL << CAN\_F3R2\_FB27\_Pos)                     }}
\DoxyCodeLine{4570 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB27          CAN\_F3R2\_FB27\_Msk                               }}
\DoxyCodeLine{4571 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{4572 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB28\_Msk      (0x1UL << CAN\_F3R2\_FB28\_Pos)                     }}
\DoxyCodeLine{4573 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB28          CAN\_F3R2\_FB28\_Msk                               }}
\DoxyCodeLine{4574 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{4575 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB29\_Msk      (0x1UL << CAN\_F3R2\_FB29\_Pos)                     }}
\DoxyCodeLine{4576 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB29          CAN\_F3R2\_FB29\_Msk                               }}
\DoxyCodeLine{4577 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{4578 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB30\_Msk      (0x1UL << CAN\_F3R2\_FB30\_Pos)                     }}
\DoxyCodeLine{4579 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB30          CAN\_F3R2\_FB30\_Msk                               }}
\DoxyCodeLine{4580 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{4581 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB31\_Msk      (0x1UL << CAN\_F3R2\_FB31\_Pos)                     }}
\DoxyCodeLine{4582 \textcolor{preprocessor}{\#define CAN\_F3R2\_FB31          CAN\_F3R2\_FB31\_Msk                               }}
\DoxyCodeLine{4584 \textcolor{comment}{/*******************  Bit definition for CAN\_F4R2 register  *******************/}}
\DoxyCodeLine{4585 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4586 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB0\_Msk       (0x1UL << CAN\_F4R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4587 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB0           CAN\_F4R2\_FB0\_Msk                                }}
\DoxyCodeLine{4588 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4589 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB1\_Msk       (0x1UL << CAN\_F4R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4590 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB1           CAN\_F4R2\_FB1\_Msk                                }}
\DoxyCodeLine{4591 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4592 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB2\_Msk       (0x1UL << CAN\_F4R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4593 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB2           CAN\_F4R2\_FB2\_Msk                                }}
\DoxyCodeLine{4594 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4595 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB3\_Msk       (0x1UL << CAN\_F4R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4596 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB3           CAN\_F4R2\_FB3\_Msk                                }}
\DoxyCodeLine{4597 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4598 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB4\_Msk       (0x1UL << CAN\_F4R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4599 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB4           CAN\_F4R2\_FB4\_Msk                                }}
\DoxyCodeLine{4600 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4601 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB5\_Msk       (0x1UL << CAN\_F4R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4602 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB5           CAN\_F4R2\_FB5\_Msk                                }}
\DoxyCodeLine{4603 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4604 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB6\_Msk       (0x1UL << CAN\_F4R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4605 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB6           CAN\_F4R2\_FB6\_Msk                                }}
\DoxyCodeLine{4606 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4607 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB7\_Msk       (0x1UL << CAN\_F4R2\_FB7\_Pos)                      }}
\DoxyCodeLine{4608 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB7           CAN\_F4R2\_FB7\_Msk                                }}
\DoxyCodeLine{4609 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{4610 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB8\_Msk       (0x1UL << CAN\_F4R2\_FB8\_Pos)                      }}
\DoxyCodeLine{4611 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB8           CAN\_F4R2\_FB8\_Msk                                }}
\DoxyCodeLine{4612 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{4613 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB9\_Msk       (0x1UL << CAN\_F4R2\_FB9\_Pos)                      }}
\DoxyCodeLine{4614 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB9           CAN\_F4R2\_FB9\_Msk                                }}
\DoxyCodeLine{4615 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{4616 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB10\_Msk      (0x1UL << CAN\_F4R2\_FB10\_Pos)                     }}
\DoxyCodeLine{4617 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB10          CAN\_F4R2\_FB10\_Msk                               }}
\DoxyCodeLine{4618 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{4619 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB11\_Msk      (0x1UL << CAN\_F4R2\_FB11\_Pos)                     }}
\DoxyCodeLine{4620 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB11          CAN\_F4R2\_FB11\_Msk                               }}
\DoxyCodeLine{4621 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{4622 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB12\_Msk      (0x1UL << CAN\_F4R2\_FB12\_Pos)                     }}
\DoxyCodeLine{4623 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB12          CAN\_F4R2\_FB12\_Msk                               }}
\DoxyCodeLine{4624 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{4625 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB13\_Msk      (0x1UL << CAN\_F4R2\_FB13\_Pos)                     }}
\DoxyCodeLine{4626 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB13          CAN\_F4R2\_FB13\_Msk                               }}
\DoxyCodeLine{4627 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{4628 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB14\_Msk      (0x1UL << CAN\_F4R2\_FB14\_Pos)                     }}
\DoxyCodeLine{4629 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB14          CAN\_F4R2\_FB14\_Msk                               }}
\DoxyCodeLine{4630 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{4631 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB15\_Msk      (0x1UL << CAN\_F4R2\_FB15\_Pos)                     }}
\DoxyCodeLine{4632 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB15          CAN\_F4R2\_FB15\_Msk                               }}
\DoxyCodeLine{4633 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{4634 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB16\_Msk      (0x1UL << CAN\_F4R2\_FB16\_Pos)                     }}
\DoxyCodeLine{4635 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB16          CAN\_F4R2\_FB16\_Msk                               }}
\DoxyCodeLine{4636 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{4637 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB17\_Msk      (0x1UL << CAN\_F4R2\_FB17\_Pos)                     }}
\DoxyCodeLine{4638 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB17          CAN\_F4R2\_FB17\_Msk                               }}
\DoxyCodeLine{4639 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{4640 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB18\_Msk      (0x1UL << CAN\_F4R2\_FB18\_Pos)                     }}
\DoxyCodeLine{4641 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB18          CAN\_F4R2\_FB18\_Msk                               }}
\DoxyCodeLine{4642 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{4643 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB19\_Msk      (0x1UL << CAN\_F4R2\_FB19\_Pos)                     }}
\DoxyCodeLine{4644 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB19          CAN\_F4R2\_FB19\_Msk                               }}
\DoxyCodeLine{4645 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{4646 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB20\_Msk      (0x1UL << CAN\_F4R2\_FB20\_Pos)                     }}
\DoxyCodeLine{4647 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB20          CAN\_F4R2\_FB20\_Msk                               }}
\DoxyCodeLine{4648 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{4649 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB21\_Msk      (0x1UL << CAN\_F4R2\_FB21\_Pos)                     }}
\DoxyCodeLine{4650 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB21          CAN\_F4R2\_FB21\_Msk                               }}
\DoxyCodeLine{4651 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{4652 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB22\_Msk      (0x1UL << CAN\_F4R2\_FB22\_Pos)                     }}
\DoxyCodeLine{4653 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB22          CAN\_F4R2\_FB22\_Msk                               }}
\DoxyCodeLine{4654 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{4655 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB23\_Msk      (0x1UL << CAN\_F4R2\_FB23\_Pos)                     }}
\DoxyCodeLine{4656 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB23          CAN\_F4R2\_FB23\_Msk                               }}
\DoxyCodeLine{4657 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{4658 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB24\_Msk      (0x1UL << CAN\_F4R2\_FB24\_Pos)                     }}
\DoxyCodeLine{4659 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB24          CAN\_F4R2\_FB24\_Msk                               }}
\DoxyCodeLine{4660 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{4661 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB25\_Msk      (0x1UL << CAN\_F4R2\_FB25\_Pos)                     }}
\DoxyCodeLine{4662 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB25          CAN\_F4R2\_FB25\_Msk                               }}
\DoxyCodeLine{4663 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{4664 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB26\_Msk      (0x1UL << CAN\_F4R2\_FB26\_Pos)                     }}
\DoxyCodeLine{4665 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB26          CAN\_F4R2\_FB26\_Msk                               }}
\DoxyCodeLine{4666 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{4667 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB27\_Msk      (0x1UL << CAN\_F4R2\_FB27\_Pos)                     }}
\DoxyCodeLine{4668 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB27          CAN\_F4R2\_FB27\_Msk                               }}
\DoxyCodeLine{4669 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{4670 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB28\_Msk      (0x1UL << CAN\_F4R2\_FB28\_Pos)                     }}
\DoxyCodeLine{4671 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB28          CAN\_F4R2\_FB28\_Msk                               }}
\DoxyCodeLine{4672 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{4673 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB29\_Msk      (0x1UL << CAN\_F4R2\_FB29\_Pos)                     }}
\DoxyCodeLine{4674 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB29          CAN\_F4R2\_FB29\_Msk                               }}
\DoxyCodeLine{4675 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{4676 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB30\_Msk      (0x1UL << CAN\_F4R2\_FB30\_Pos)                     }}
\DoxyCodeLine{4677 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB30          CAN\_F4R2\_FB30\_Msk                               }}
\DoxyCodeLine{4678 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{4679 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB31\_Msk      (0x1UL << CAN\_F4R2\_FB31\_Pos)                     }}
\DoxyCodeLine{4680 \textcolor{preprocessor}{\#define CAN\_F4R2\_FB31          CAN\_F4R2\_FB31\_Msk                               }}
\DoxyCodeLine{4682 \textcolor{comment}{/*******************  Bit definition for CAN\_F5R2 register  *******************/}}
\DoxyCodeLine{4683 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4684 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB0\_Msk       (0x1UL << CAN\_F5R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4685 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB0           CAN\_F5R2\_FB0\_Msk                                }}
\DoxyCodeLine{4686 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4687 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB1\_Msk       (0x1UL << CAN\_F5R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4688 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB1           CAN\_F5R2\_FB1\_Msk                                }}
\DoxyCodeLine{4689 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4690 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB2\_Msk       (0x1UL << CAN\_F5R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4691 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB2           CAN\_F5R2\_FB2\_Msk                                }}
\DoxyCodeLine{4692 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4693 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB3\_Msk       (0x1UL << CAN\_F5R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4694 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB3           CAN\_F5R2\_FB3\_Msk                                }}
\DoxyCodeLine{4695 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4696 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB4\_Msk       (0x1UL << CAN\_F5R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4697 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB4           CAN\_F5R2\_FB4\_Msk                                }}
\DoxyCodeLine{4698 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4699 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB5\_Msk       (0x1UL << CAN\_F5R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4700 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB5           CAN\_F5R2\_FB5\_Msk                                }}
\DoxyCodeLine{4701 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4702 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB6\_Msk       (0x1UL << CAN\_F5R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4703 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB6           CAN\_F5R2\_FB6\_Msk                                }}
\DoxyCodeLine{4704 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4705 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB7\_Msk       (0x1UL << CAN\_F5R2\_FB7\_Pos)                      }}
\DoxyCodeLine{4706 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB7           CAN\_F5R2\_FB7\_Msk                                }}
\DoxyCodeLine{4707 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{4708 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB8\_Msk       (0x1UL << CAN\_F5R2\_FB8\_Pos)                      }}
\DoxyCodeLine{4709 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB8           CAN\_F5R2\_FB8\_Msk                                }}
\DoxyCodeLine{4710 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{4711 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB9\_Msk       (0x1UL << CAN\_F5R2\_FB9\_Pos)                      }}
\DoxyCodeLine{4712 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB9           CAN\_F5R2\_FB9\_Msk                                }}
\DoxyCodeLine{4713 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{4714 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB10\_Msk      (0x1UL << CAN\_F5R2\_FB10\_Pos)                     }}
\DoxyCodeLine{4715 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB10          CAN\_F5R2\_FB10\_Msk                               }}
\DoxyCodeLine{4716 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{4717 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB11\_Msk      (0x1UL << CAN\_F5R2\_FB11\_Pos)                     }}
\DoxyCodeLine{4718 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB11          CAN\_F5R2\_FB11\_Msk                               }}
\DoxyCodeLine{4719 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{4720 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB12\_Msk      (0x1UL << CAN\_F5R2\_FB12\_Pos)                     }}
\DoxyCodeLine{4721 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB12          CAN\_F5R2\_FB12\_Msk                               }}
\DoxyCodeLine{4722 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{4723 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB13\_Msk      (0x1UL << CAN\_F5R2\_FB13\_Pos)                     }}
\DoxyCodeLine{4724 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB13          CAN\_F5R2\_FB13\_Msk                               }}
\DoxyCodeLine{4725 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{4726 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB14\_Msk      (0x1UL << CAN\_F5R2\_FB14\_Pos)                     }}
\DoxyCodeLine{4727 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB14          CAN\_F5R2\_FB14\_Msk                               }}
\DoxyCodeLine{4728 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{4729 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB15\_Msk      (0x1UL << CAN\_F5R2\_FB15\_Pos)                     }}
\DoxyCodeLine{4730 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB15          CAN\_F5R2\_FB15\_Msk                               }}
\DoxyCodeLine{4731 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{4732 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB16\_Msk      (0x1UL << CAN\_F5R2\_FB16\_Pos)                     }}
\DoxyCodeLine{4733 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB16          CAN\_F5R2\_FB16\_Msk                               }}
\DoxyCodeLine{4734 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{4735 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB17\_Msk      (0x1UL << CAN\_F5R2\_FB17\_Pos)                     }}
\DoxyCodeLine{4736 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB17          CAN\_F5R2\_FB17\_Msk                               }}
\DoxyCodeLine{4737 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{4738 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB18\_Msk      (0x1UL << CAN\_F5R2\_FB18\_Pos)                     }}
\DoxyCodeLine{4739 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB18          CAN\_F5R2\_FB18\_Msk                               }}
\DoxyCodeLine{4740 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{4741 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB19\_Msk      (0x1UL << CAN\_F5R2\_FB19\_Pos)                     }}
\DoxyCodeLine{4742 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB19          CAN\_F5R2\_FB19\_Msk                               }}
\DoxyCodeLine{4743 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{4744 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB20\_Msk      (0x1UL << CAN\_F5R2\_FB20\_Pos)                     }}
\DoxyCodeLine{4745 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB20          CAN\_F5R2\_FB20\_Msk                               }}
\DoxyCodeLine{4746 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{4747 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB21\_Msk      (0x1UL << CAN\_F5R2\_FB21\_Pos)                     }}
\DoxyCodeLine{4748 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB21          CAN\_F5R2\_FB21\_Msk                               }}
\DoxyCodeLine{4749 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{4750 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB22\_Msk      (0x1UL << CAN\_F5R2\_FB22\_Pos)                     }}
\DoxyCodeLine{4751 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB22          CAN\_F5R2\_FB22\_Msk                               }}
\DoxyCodeLine{4752 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{4753 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB23\_Msk      (0x1UL << CAN\_F5R2\_FB23\_Pos)                     }}
\DoxyCodeLine{4754 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB23          CAN\_F5R2\_FB23\_Msk                               }}
\DoxyCodeLine{4755 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{4756 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB24\_Msk      (0x1UL << CAN\_F5R2\_FB24\_Pos)                     }}
\DoxyCodeLine{4757 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB24          CAN\_F5R2\_FB24\_Msk                               }}
\DoxyCodeLine{4758 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{4759 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB25\_Msk      (0x1UL << CAN\_F5R2\_FB25\_Pos)                     }}
\DoxyCodeLine{4760 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB25          CAN\_F5R2\_FB25\_Msk                               }}
\DoxyCodeLine{4761 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{4762 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB26\_Msk      (0x1UL << CAN\_F5R2\_FB26\_Pos)                     }}
\DoxyCodeLine{4763 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB26          CAN\_F5R2\_FB26\_Msk                               }}
\DoxyCodeLine{4764 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{4765 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB27\_Msk      (0x1UL << CAN\_F5R2\_FB27\_Pos)                     }}
\DoxyCodeLine{4766 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB27          CAN\_F5R2\_FB27\_Msk                               }}
\DoxyCodeLine{4767 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{4768 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB28\_Msk      (0x1UL << CAN\_F5R2\_FB28\_Pos)                     }}
\DoxyCodeLine{4769 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB28          CAN\_F5R2\_FB28\_Msk                               }}
\DoxyCodeLine{4770 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{4771 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB29\_Msk      (0x1UL << CAN\_F5R2\_FB29\_Pos)                     }}
\DoxyCodeLine{4772 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB29          CAN\_F5R2\_FB29\_Msk                               }}
\DoxyCodeLine{4773 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{4774 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB30\_Msk      (0x1UL << CAN\_F5R2\_FB30\_Pos)                     }}
\DoxyCodeLine{4775 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB30          CAN\_F5R2\_FB30\_Msk                               }}
\DoxyCodeLine{4776 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{4777 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB31\_Msk      (0x1UL << CAN\_F5R2\_FB31\_Pos)                     }}
\DoxyCodeLine{4778 \textcolor{preprocessor}{\#define CAN\_F5R2\_FB31          CAN\_F5R2\_FB31\_Msk                               }}
\DoxyCodeLine{4780 \textcolor{comment}{/*******************  Bit definition for CAN\_F6R2 register  *******************/}}
\DoxyCodeLine{4781 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4782 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB0\_Msk       (0x1UL << CAN\_F6R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4783 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB0           CAN\_F6R2\_FB0\_Msk                                }}
\DoxyCodeLine{4784 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4785 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB1\_Msk       (0x1UL << CAN\_F6R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4786 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB1           CAN\_F6R2\_FB1\_Msk                                }}
\DoxyCodeLine{4787 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4788 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB2\_Msk       (0x1UL << CAN\_F6R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4789 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB2           CAN\_F6R2\_FB2\_Msk                                }}
\DoxyCodeLine{4790 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4791 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB3\_Msk       (0x1UL << CAN\_F6R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4792 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB3           CAN\_F6R2\_FB3\_Msk                                }}
\DoxyCodeLine{4793 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4794 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB4\_Msk       (0x1UL << CAN\_F6R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4795 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB4           CAN\_F6R2\_FB4\_Msk                                }}
\DoxyCodeLine{4796 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4797 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB5\_Msk       (0x1UL << CAN\_F6R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4798 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB5           CAN\_F6R2\_FB5\_Msk                                }}
\DoxyCodeLine{4799 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4800 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB6\_Msk       (0x1UL << CAN\_F6R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4801 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB6           CAN\_F6R2\_FB6\_Msk                                }}
\DoxyCodeLine{4802 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4803 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB7\_Msk       (0x1UL << CAN\_F6R2\_FB7\_Pos)                      }}
\DoxyCodeLine{4804 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB7           CAN\_F6R2\_FB7\_Msk                                }}
\DoxyCodeLine{4805 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{4806 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB8\_Msk       (0x1UL << CAN\_F6R2\_FB8\_Pos)                      }}
\DoxyCodeLine{4807 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB8           CAN\_F6R2\_FB8\_Msk                                }}
\DoxyCodeLine{4808 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{4809 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB9\_Msk       (0x1UL << CAN\_F6R2\_FB9\_Pos)                      }}
\DoxyCodeLine{4810 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB9           CAN\_F6R2\_FB9\_Msk                                }}
\DoxyCodeLine{4811 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{4812 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB10\_Msk      (0x1UL << CAN\_F6R2\_FB10\_Pos)                     }}
\DoxyCodeLine{4813 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB10          CAN\_F6R2\_FB10\_Msk                               }}
\DoxyCodeLine{4814 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{4815 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB11\_Msk      (0x1UL << CAN\_F6R2\_FB11\_Pos)                     }}
\DoxyCodeLine{4816 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB11          CAN\_F6R2\_FB11\_Msk                               }}
\DoxyCodeLine{4817 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{4818 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB12\_Msk      (0x1UL << CAN\_F6R2\_FB12\_Pos)                     }}
\DoxyCodeLine{4819 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB12          CAN\_F6R2\_FB12\_Msk                               }}
\DoxyCodeLine{4820 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{4821 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB13\_Msk      (0x1UL << CAN\_F6R2\_FB13\_Pos)                     }}
\DoxyCodeLine{4822 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB13          CAN\_F6R2\_FB13\_Msk                               }}
\DoxyCodeLine{4823 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{4824 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB14\_Msk      (0x1UL << CAN\_F6R2\_FB14\_Pos)                     }}
\DoxyCodeLine{4825 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB14          CAN\_F6R2\_FB14\_Msk                               }}
\DoxyCodeLine{4826 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{4827 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB15\_Msk      (0x1UL << CAN\_F6R2\_FB15\_Pos)                     }}
\DoxyCodeLine{4828 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB15          CAN\_F6R2\_FB15\_Msk                               }}
\DoxyCodeLine{4829 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{4830 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB16\_Msk      (0x1UL << CAN\_F6R2\_FB16\_Pos)                     }}
\DoxyCodeLine{4831 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB16          CAN\_F6R2\_FB16\_Msk                               }}
\DoxyCodeLine{4832 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{4833 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB17\_Msk      (0x1UL << CAN\_F6R2\_FB17\_Pos)                     }}
\DoxyCodeLine{4834 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB17          CAN\_F6R2\_FB17\_Msk                               }}
\DoxyCodeLine{4835 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{4836 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB18\_Msk      (0x1UL << CAN\_F6R2\_FB18\_Pos)                     }}
\DoxyCodeLine{4837 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB18          CAN\_F6R2\_FB18\_Msk                               }}
\DoxyCodeLine{4838 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{4839 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB19\_Msk      (0x1UL << CAN\_F6R2\_FB19\_Pos)                     }}
\DoxyCodeLine{4840 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB19          CAN\_F6R2\_FB19\_Msk                               }}
\DoxyCodeLine{4841 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{4842 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB20\_Msk      (0x1UL << CAN\_F6R2\_FB20\_Pos)                     }}
\DoxyCodeLine{4843 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB20          CAN\_F6R2\_FB20\_Msk                               }}
\DoxyCodeLine{4844 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{4845 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB21\_Msk      (0x1UL << CAN\_F6R2\_FB21\_Pos)                     }}
\DoxyCodeLine{4846 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB21          CAN\_F6R2\_FB21\_Msk                               }}
\DoxyCodeLine{4847 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{4848 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB22\_Msk      (0x1UL << CAN\_F6R2\_FB22\_Pos)                     }}
\DoxyCodeLine{4849 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB22          CAN\_F6R2\_FB22\_Msk                               }}
\DoxyCodeLine{4850 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{4851 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB23\_Msk      (0x1UL << CAN\_F6R2\_FB23\_Pos)                     }}
\DoxyCodeLine{4852 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB23          CAN\_F6R2\_FB23\_Msk                               }}
\DoxyCodeLine{4853 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{4854 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB24\_Msk      (0x1UL << CAN\_F6R2\_FB24\_Pos)                     }}
\DoxyCodeLine{4855 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB24          CAN\_F6R2\_FB24\_Msk                               }}
\DoxyCodeLine{4856 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{4857 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB25\_Msk      (0x1UL << CAN\_F6R2\_FB25\_Pos)                     }}
\DoxyCodeLine{4858 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB25          CAN\_F6R2\_FB25\_Msk                               }}
\DoxyCodeLine{4859 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{4860 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB26\_Msk      (0x1UL << CAN\_F6R2\_FB26\_Pos)                     }}
\DoxyCodeLine{4861 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB26          CAN\_F6R2\_FB26\_Msk                               }}
\DoxyCodeLine{4862 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{4863 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB27\_Msk      (0x1UL << CAN\_F6R2\_FB27\_Pos)                     }}
\DoxyCodeLine{4864 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB27          CAN\_F6R2\_FB27\_Msk                               }}
\DoxyCodeLine{4865 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{4866 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB28\_Msk      (0x1UL << CAN\_F6R2\_FB28\_Pos)                     }}
\DoxyCodeLine{4867 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB28          CAN\_F6R2\_FB28\_Msk                               }}
\DoxyCodeLine{4868 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{4869 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB29\_Msk      (0x1UL << CAN\_F6R2\_FB29\_Pos)                     }}
\DoxyCodeLine{4870 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB29          CAN\_F6R2\_FB29\_Msk                               }}
\DoxyCodeLine{4871 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{4872 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB30\_Msk      (0x1UL << CAN\_F6R2\_FB30\_Pos)                     }}
\DoxyCodeLine{4873 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB30          CAN\_F6R2\_FB30\_Msk                               }}
\DoxyCodeLine{4874 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{4875 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB31\_Msk      (0x1UL << CAN\_F6R2\_FB31\_Pos)                     }}
\DoxyCodeLine{4876 \textcolor{preprocessor}{\#define CAN\_F6R2\_FB31          CAN\_F6R2\_FB31\_Msk                               }}
\DoxyCodeLine{4878 \textcolor{comment}{/*******************  Bit definition for CAN\_F7R2 register  *******************/}}
\DoxyCodeLine{4879 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4880 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB0\_Msk       (0x1UL << CAN\_F7R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4881 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB0           CAN\_F7R2\_FB0\_Msk                                }}
\DoxyCodeLine{4882 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4883 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB1\_Msk       (0x1UL << CAN\_F7R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4884 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB1           CAN\_F7R2\_FB1\_Msk                                }}
\DoxyCodeLine{4885 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4886 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB2\_Msk       (0x1UL << CAN\_F7R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4887 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB2           CAN\_F7R2\_FB2\_Msk                                }}
\DoxyCodeLine{4888 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4889 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB3\_Msk       (0x1UL << CAN\_F7R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4890 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB3           CAN\_F7R2\_FB3\_Msk                                }}
\DoxyCodeLine{4891 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4892 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB4\_Msk       (0x1UL << CAN\_F7R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4893 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB4           CAN\_F7R2\_FB4\_Msk                                }}
\DoxyCodeLine{4894 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4895 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB5\_Msk       (0x1UL << CAN\_F7R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4896 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB5           CAN\_F7R2\_FB5\_Msk                                }}
\DoxyCodeLine{4897 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4898 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB6\_Msk       (0x1UL << CAN\_F7R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4899 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB6           CAN\_F7R2\_FB6\_Msk                                }}
\DoxyCodeLine{4900 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4901 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB7\_Msk       (0x1UL << CAN\_F7R2\_FB7\_Pos)                      }}
\DoxyCodeLine{4902 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB7           CAN\_F7R2\_FB7\_Msk                                }}
\DoxyCodeLine{4903 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{4904 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB8\_Msk       (0x1UL << CAN\_F7R2\_FB8\_Pos)                      }}
\DoxyCodeLine{4905 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB8           CAN\_F7R2\_FB8\_Msk                                }}
\DoxyCodeLine{4906 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{4907 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB9\_Msk       (0x1UL << CAN\_F7R2\_FB9\_Pos)                      }}
\DoxyCodeLine{4908 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB9           CAN\_F7R2\_FB9\_Msk                                }}
\DoxyCodeLine{4909 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{4910 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB10\_Msk      (0x1UL << CAN\_F7R2\_FB10\_Pos)                     }}
\DoxyCodeLine{4911 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB10          CAN\_F7R2\_FB10\_Msk                               }}
\DoxyCodeLine{4912 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{4913 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB11\_Msk      (0x1UL << CAN\_F7R2\_FB11\_Pos)                     }}
\DoxyCodeLine{4914 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB11          CAN\_F7R2\_FB11\_Msk                               }}
\DoxyCodeLine{4915 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{4916 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB12\_Msk      (0x1UL << CAN\_F7R2\_FB12\_Pos)                     }}
\DoxyCodeLine{4917 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB12          CAN\_F7R2\_FB12\_Msk                               }}
\DoxyCodeLine{4918 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{4919 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB13\_Msk      (0x1UL << CAN\_F7R2\_FB13\_Pos)                     }}
\DoxyCodeLine{4920 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB13          CAN\_F7R2\_FB13\_Msk                               }}
\DoxyCodeLine{4921 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{4922 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB14\_Msk      (0x1UL << CAN\_F7R2\_FB14\_Pos)                     }}
\DoxyCodeLine{4923 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB14          CAN\_F7R2\_FB14\_Msk                               }}
\DoxyCodeLine{4924 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{4925 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB15\_Msk      (0x1UL << CAN\_F7R2\_FB15\_Pos)                     }}
\DoxyCodeLine{4926 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB15          CAN\_F7R2\_FB15\_Msk                               }}
\DoxyCodeLine{4927 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{4928 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB16\_Msk      (0x1UL << CAN\_F7R2\_FB16\_Pos)                     }}
\DoxyCodeLine{4929 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB16          CAN\_F7R2\_FB16\_Msk                               }}
\DoxyCodeLine{4930 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{4931 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB17\_Msk      (0x1UL << CAN\_F7R2\_FB17\_Pos)                     }}
\DoxyCodeLine{4932 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB17          CAN\_F7R2\_FB17\_Msk                               }}
\DoxyCodeLine{4933 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{4934 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB18\_Msk      (0x1UL << CAN\_F7R2\_FB18\_Pos)                     }}
\DoxyCodeLine{4935 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB18          CAN\_F7R2\_FB18\_Msk                               }}
\DoxyCodeLine{4936 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{4937 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB19\_Msk      (0x1UL << CAN\_F7R2\_FB19\_Pos)                     }}
\DoxyCodeLine{4938 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB19          CAN\_F7R2\_FB19\_Msk                               }}
\DoxyCodeLine{4939 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{4940 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB20\_Msk      (0x1UL << CAN\_F7R2\_FB20\_Pos)                     }}
\DoxyCodeLine{4941 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB20          CAN\_F7R2\_FB20\_Msk                               }}
\DoxyCodeLine{4942 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{4943 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB21\_Msk      (0x1UL << CAN\_F7R2\_FB21\_Pos)                     }}
\DoxyCodeLine{4944 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB21          CAN\_F7R2\_FB21\_Msk                               }}
\DoxyCodeLine{4945 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{4946 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB22\_Msk      (0x1UL << CAN\_F7R2\_FB22\_Pos)                     }}
\DoxyCodeLine{4947 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB22          CAN\_F7R2\_FB22\_Msk                               }}
\DoxyCodeLine{4948 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{4949 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB23\_Msk      (0x1UL << CAN\_F7R2\_FB23\_Pos)                     }}
\DoxyCodeLine{4950 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB23          CAN\_F7R2\_FB23\_Msk                               }}
\DoxyCodeLine{4951 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{4952 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB24\_Msk      (0x1UL << CAN\_F7R2\_FB24\_Pos)                     }}
\DoxyCodeLine{4953 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB24          CAN\_F7R2\_FB24\_Msk                               }}
\DoxyCodeLine{4954 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{4955 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB25\_Msk      (0x1UL << CAN\_F7R2\_FB25\_Pos)                     }}
\DoxyCodeLine{4956 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB25          CAN\_F7R2\_FB25\_Msk                               }}
\DoxyCodeLine{4957 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{4958 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB26\_Msk      (0x1UL << CAN\_F7R2\_FB26\_Pos)                     }}
\DoxyCodeLine{4959 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB26          CAN\_F7R2\_FB26\_Msk                               }}
\DoxyCodeLine{4960 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{4961 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB27\_Msk      (0x1UL << CAN\_F7R2\_FB27\_Pos)                     }}
\DoxyCodeLine{4962 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB27          CAN\_F7R2\_FB27\_Msk                               }}
\DoxyCodeLine{4963 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{4964 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB28\_Msk      (0x1UL << CAN\_F7R2\_FB28\_Pos)                     }}
\DoxyCodeLine{4965 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB28          CAN\_F7R2\_FB28\_Msk                               }}
\DoxyCodeLine{4966 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{4967 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB29\_Msk      (0x1UL << CAN\_F7R2\_FB29\_Pos)                     }}
\DoxyCodeLine{4968 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB29          CAN\_F7R2\_FB29\_Msk                               }}
\DoxyCodeLine{4969 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{4970 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB30\_Msk      (0x1UL << CAN\_F7R2\_FB30\_Pos)                     }}
\DoxyCodeLine{4971 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB30          CAN\_F7R2\_FB30\_Msk                               }}
\DoxyCodeLine{4972 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{4973 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB31\_Msk      (0x1UL << CAN\_F7R2\_FB31\_Pos)                     }}
\DoxyCodeLine{4974 \textcolor{preprocessor}{\#define CAN\_F7R2\_FB31          CAN\_F7R2\_FB31\_Msk                               }}
\DoxyCodeLine{4976 \textcolor{comment}{/*******************  Bit definition for CAN\_F8R2 register  *******************/}}
\DoxyCodeLine{4977 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{4978 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB0\_Msk       (0x1UL << CAN\_F8R2\_FB0\_Pos)                      }}
\DoxyCodeLine{4979 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB0           CAN\_F8R2\_FB0\_Msk                                }}
\DoxyCodeLine{4980 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{4981 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB1\_Msk       (0x1UL << CAN\_F8R2\_FB1\_Pos)                      }}
\DoxyCodeLine{4982 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB1           CAN\_F8R2\_FB1\_Msk                                }}
\DoxyCodeLine{4983 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{4984 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB2\_Msk       (0x1UL << CAN\_F8R2\_FB2\_Pos)                      }}
\DoxyCodeLine{4985 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB2           CAN\_F8R2\_FB2\_Msk                                }}
\DoxyCodeLine{4986 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{4987 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB3\_Msk       (0x1UL << CAN\_F8R2\_FB3\_Pos)                      }}
\DoxyCodeLine{4988 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB3           CAN\_F8R2\_FB3\_Msk                                }}
\DoxyCodeLine{4989 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{4990 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB4\_Msk       (0x1UL << CAN\_F8R2\_FB4\_Pos)                      }}
\DoxyCodeLine{4991 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB4           CAN\_F8R2\_FB4\_Msk                                }}
\DoxyCodeLine{4992 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{4993 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB5\_Msk       (0x1UL << CAN\_F8R2\_FB5\_Pos)                      }}
\DoxyCodeLine{4994 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB5           CAN\_F8R2\_FB5\_Msk                                }}
\DoxyCodeLine{4995 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{4996 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB6\_Msk       (0x1UL << CAN\_F8R2\_FB6\_Pos)                      }}
\DoxyCodeLine{4997 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB6           CAN\_F8R2\_FB6\_Msk                                }}
\DoxyCodeLine{4998 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{4999 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB7\_Msk       (0x1UL << CAN\_F8R2\_FB7\_Pos)                      }}
\DoxyCodeLine{5000 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB7           CAN\_F8R2\_FB7\_Msk                                }}
\DoxyCodeLine{5001 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{5002 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB8\_Msk       (0x1UL << CAN\_F8R2\_FB8\_Pos)                      }}
\DoxyCodeLine{5003 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB8           CAN\_F8R2\_FB8\_Msk                                }}
\DoxyCodeLine{5004 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{5005 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB9\_Msk       (0x1UL << CAN\_F8R2\_FB9\_Pos)                      }}
\DoxyCodeLine{5006 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB9           CAN\_F8R2\_FB9\_Msk                                }}
\DoxyCodeLine{5007 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{5008 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB10\_Msk      (0x1UL << CAN\_F8R2\_FB10\_Pos)                     }}
\DoxyCodeLine{5009 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB10          CAN\_F8R2\_FB10\_Msk                               }}
\DoxyCodeLine{5010 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{5011 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB11\_Msk      (0x1UL << CAN\_F8R2\_FB11\_Pos)                     }}
\DoxyCodeLine{5012 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB11          CAN\_F8R2\_FB11\_Msk                               }}
\DoxyCodeLine{5013 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{5014 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB12\_Msk      (0x1UL << CAN\_F8R2\_FB12\_Pos)                     }}
\DoxyCodeLine{5015 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB12          CAN\_F8R2\_FB12\_Msk                               }}
\DoxyCodeLine{5016 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{5017 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB13\_Msk      (0x1UL << CAN\_F8R2\_FB13\_Pos)                     }}
\DoxyCodeLine{5018 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB13          CAN\_F8R2\_FB13\_Msk                               }}
\DoxyCodeLine{5019 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{5020 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB14\_Msk      (0x1UL << CAN\_F8R2\_FB14\_Pos)                     }}
\DoxyCodeLine{5021 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB14          CAN\_F8R2\_FB14\_Msk                               }}
\DoxyCodeLine{5022 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{5023 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB15\_Msk      (0x1UL << CAN\_F8R2\_FB15\_Pos)                     }}
\DoxyCodeLine{5024 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB15          CAN\_F8R2\_FB15\_Msk                               }}
\DoxyCodeLine{5025 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{5026 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB16\_Msk      (0x1UL << CAN\_F8R2\_FB16\_Pos)                     }}
\DoxyCodeLine{5027 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB16          CAN\_F8R2\_FB16\_Msk                               }}
\DoxyCodeLine{5028 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{5029 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB17\_Msk      (0x1UL << CAN\_F8R2\_FB17\_Pos)                     }}
\DoxyCodeLine{5030 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB17          CAN\_F8R2\_FB17\_Msk                               }}
\DoxyCodeLine{5031 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{5032 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB18\_Msk      (0x1UL << CAN\_F8R2\_FB18\_Pos)                     }}
\DoxyCodeLine{5033 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB18          CAN\_F8R2\_FB18\_Msk                               }}
\DoxyCodeLine{5034 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{5035 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB19\_Msk      (0x1UL << CAN\_F8R2\_FB19\_Pos)                     }}
\DoxyCodeLine{5036 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB19          CAN\_F8R2\_FB19\_Msk                               }}
\DoxyCodeLine{5037 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{5038 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB20\_Msk      (0x1UL << CAN\_F8R2\_FB20\_Pos)                     }}
\DoxyCodeLine{5039 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB20          CAN\_F8R2\_FB20\_Msk                               }}
\DoxyCodeLine{5040 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{5041 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB21\_Msk      (0x1UL << CAN\_F8R2\_FB21\_Pos)                     }}
\DoxyCodeLine{5042 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB21          CAN\_F8R2\_FB21\_Msk                               }}
\DoxyCodeLine{5043 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{5044 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB22\_Msk      (0x1UL << CAN\_F8R2\_FB22\_Pos)                     }}
\DoxyCodeLine{5045 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB22          CAN\_F8R2\_FB22\_Msk                               }}
\DoxyCodeLine{5046 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{5047 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB23\_Msk      (0x1UL << CAN\_F8R2\_FB23\_Pos)                     }}
\DoxyCodeLine{5048 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB23          CAN\_F8R2\_FB23\_Msk                               }}
\DoxyCodeLine{5049 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{5050 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB24\_Msk      (0x1UL << CAN\_F8R2\_FB24\_Pos)                     }}
\DoxyCodeLine{5051 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB24          CAN\_F8R2\_FB24\_Msk                               }}
\DoxyCodeLine{5052 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{5053 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB25\_Msk      (0x1UL << CAN\_F8R2\_FB25\_Pos)                     }}
\DoxyCodeLine{5054 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB25          CAN\_F8R2\_FB25\_Msk                               }}
\DoxyCodeLine{5055 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{5056 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB26\_Msk      (0x1UL << CAN\_F8R2\_FB26\_Pos)                     }}
\DoxyCodeLine{5057 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB26          CAN\_F8R2\_FB26\_Msk                               }}
\DoxyCodeLine{5058 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{5059 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB27\_Msk      (0x1UL << CAN\_F8R2\_FB27\_Pos)                     }}
\DoxyCodeLine{5060 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB27          CAN\_F8R2\_FB27\_Msk                               }}
\DoxyCodeLine{5061 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{5062 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB28\_Msk      (0x1UL << CAN\_F8R2\_FB28\_Pos)                     }}
\DoxyCodeLine{5063 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB28          CAN\_F8R2\_FB28\_Msk                               }}
\DoxyCodeLine{5064 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{5065 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB29\_Msk      (0x1UL << CAN\_F8R2\_FB29\_Pos)                     }}
\DoxyCodeLine{5066 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB29          CAN\_F8R2\_FB29\_Msk                               }}
\DoxyCodeLine{5067 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{5068 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB30\_Msk      (0x1UL << CAN\_F8R2\_FB30\_Pos)                     }}
\DoxyCodeLine{5069 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB30          CAN\_F8R2\_FB30\_Msk                               }}
\DoxyCodeLine{5070 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{5071 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB31\_Msk      (0x1UL << CAN\_F8R2\_FB31\_Pos)                     }}
\DoxyCodeLine{5072 \textcolor{preprocessor}{\#define CAN\_F8R2\_FB31          CAN\_F8R2\_FB31\_Msk                               }}
\DoxyCodeLine{5074 \textcolor{comment}{/*******************  Bit definition for CAN\_F9R2 register  *******************/}}
\DoxyCodeLine{5075 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB0\_Pos       (0U)                                            }}
\DoxyCodeLine{5076 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB0\_Msk       (0x1UL << CAN\_F9R2\_FB0\_Pos)                      }}
\DoxyCodeLine{5077 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB0           CAN\_F9R2\_FB0\_Msk                                }}
\DoxyCodeLine{5078 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB1\_Pos       (1U)                                            }}
\DoxyCodeLine{5079 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB1\_Msk       (0x1UL << CAN\_F9R2\_FB1\_Pos)                      }}
\DoxyCodeLine{5080 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB1           CAN\_F9R2\_FB1\_Msk                                }}
\DoxyCodeLine{5081 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB2\_Pos       (2U)                                            }}
\DoxyCodeLine{5082 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB2\_Msk       (0x1UL << CAN\_F9R2\_FB2\_Pos)                      }}
\DoxyCodeLine{5083 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB2           CAN\_F9R2\_FB2\_Msk                                }}
\DoxyCodeLine{5084 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB3\_Pos       (3U)                                            }}
\DoxyCodeLine{5085 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB3\_Msk       (0x1UL << CAN\_F9R2\_FB3\_Pos)                      }}
\DoxyCodeLine{5086 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB3           CAN\_F9R2\_FB3\_Msk                                }}
\DoxyCodeLine{5087 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB4\_Pos       (4U)                                            }}
\DoxyCodeLine{5088 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB4\_Msk       (0x1UL << CAN\_F9R2\_FB4\_Pos)                      }}
\DoxyCodeLine{5089 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB4           CAN\_F9R2\_FB4\_Msk                                }}
\DoxyCodeLine{5090 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB5\_Pos       (5U)                                            }}
\DoxyCodeLine{5091 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB5\_Msk       (0x1UL << CAN\_F9R2\_FB5\_Pos)                      }}
\DoxyCodeLine{5092 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB5           CAN\_F9R2\_FB5\_Msk                                }}
\DoxyCodeLine{5093 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB6\_Pos       (6U)                                            }}
\DoxyCodeLine{5094 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB6\_Msk       (0x1UL << CAN\_F9R2\_FB6\_Pos)                      }}
\DoxyCodeLine{5095 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB6           CAN\_F9R2\_FB6\_Msk                                }}
\DoxyCodeLine{5096 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB7\_Pos       (7U)                                            }}
\DoxyCodeLine{5097 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB7\_Msk       (0x1UL << CAN\_F9R2\_FB7\_Pos)                      }}
\DoxyCodeLine{5098 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB7           CAN\_F9R2\_FB7\_Msk                                }}
\DoxyCodeLine{5099 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB8\_Pos       (8U)                                            }}
\DoxyCodeLine{5100 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB8\_Msk       (0x1UL << CAN\_F9R2\_FB8\_Pos)                      }}
\DoxyCodeLine{5101 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB8           CAN\_F9R2\_FB8\_Msk                                }}
\DoxyCodeLine{5102 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB9\_Pos       (9U)                                            }}
\DoxyCodeLine{5103 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB9\_Msk       (0x1UL << CAN\_F9R2\_FB9\_Pos)                      }}
\DoxyCodeLine{5104 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB9           CAN\_F9R2\_FB9\_Msk                                }}
\DoxyCodeLine{5105 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB10\_Pos      (10U)                                           }}
\DoxyCodeLine{5106 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB10\_Msk      (0x1UL << CAN\_F9R2\_FB10\_Pos)                     }}
\DoxyCodeLine{5107 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB10          CAN\_F9R2\_FB10\_Msk                               }}
\DoxyCodeLine{5108 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB11\_Pos      (11U)                                           }}
\DoxyCodeLine{5109 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB11\_Msk      (0x1UL << CAN\_F9R2\_FB11\_Pos)                     }}
\DoxyCodeLine{5110 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB11          CAN\_F9R2\_FB11\_Msk                               }}
\DoxyCodeLine{5111 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB12\_Pos      (12U)                                           }}
\DoxyCodeLine{5112 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB12\_Msk      (0x1UL << CAN\_F9R2\_FB12\_Pos)                     }}
\DoxyCodeLine{5113 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB12          CAN\_F9R2\_FB12\_Msk                               }}
\DoxyCodeLine{5114 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB13\_Pos      (13U)                                           }}
\DoxyCodeLine{5115 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB13\_Msk      (0x1UL << CAN\_F9R2\_FB13\_Pos)                     }}
\DoxyCodeLine{5116 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB13          CAN\_F9R2\_FB13\_Msk                               }}
\DoxyCodeLine{5117 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB14\_Pos      (14U)                                           }}
\DoxyCodeLine{5118 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB14\_Msk      (0x1UL << CAN\_F9R2\_FB14\_Pos)                     }}
\DoxyCodeLine{5119 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB14          CAN\_F9R2\_FB14\_Msk                               }}
\DoxyCodeLine{5120 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB15\_Pos      (15U)                                           }}
\DoxyCodeLine{5121 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB15\_Msk      (0x1UL << CAN\_F9R2\_FB15\_Pos)                     }}
\DoxyCodeLine{5122 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB15          CAN\_F9R2\_FB15\_Msk                               }}
\DoxyCodeLine{5123 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB16\_Pos      (16U)                                           }}
\DoxyCodeLine{5124 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB16\_Msk      (0x1UL << CAN\_F9R2\_FB16\_Pos)                     }}
\DoxyCodeLine{5125 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB16          CAN\_F9R2\_FB16\_Msk                               }}
\DoxyCodeLine{5126 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB17\_Pos      (17U)                                           }}
\DoxyCodeLine{5127 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB17\_Msk      (0x1UL << CAN\_F9R2\_FB17\_Pos)                     }}
\DoxyCodeLine{5128 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB17          CAN\_F9R2\_FB17\_Msk                               }}
\DoxyCodeLine{5129 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB18\_Pos      (18U)                                           }}
\DoxyCodeLine{5130 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB18\_Msk      (0x1UL << CAN\_F9R2\_FB18\_Pos)                     }}
\DoxyCodeLine{5131 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB18          CAN\_F9R2\_FB18\_Msk                               }}
\DoxyCodeLine{5132 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB19\_Pos      (19U)                                           }}
\DoxyCodeLine{5133 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB19\_Msk      (0x1UL << CAN\_F9R2\_FB19\_Pos)                     }}
\DoxyCodeLine{5134 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB19          CAN\_F9R2\_FB19\_Msk                               }}
\DoxyCodeLine{5135 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB20\_Pos      (20U)                                           }}
\DoxyCodeLine{5136 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB20\_Msk      (0x1UL << CAN\_F9R2\_FB20\_Pos)                     }}
\DoxyCodeLine{5137 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB20          CAN\_F9R2\_FB20\_Msk                               }}
\DoxyCodeLine{5138 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB21\_Pos      (21U)                                           }}
\DoxyCodeLine{5139 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB21\_Msk      (0x1UL << CAN\_F9R2\_FB21\_Pos)                     }}
\DoxyCodeLine{5140 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB21          CAN\_F9R2\_FB21\_Msk                               }}
\DoxyCodeLine{5141 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB22\_Pos      (22U)                                           }}
\DoxyCodeLine{5142 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB22\_Msk      (0x1UL << CAN\_F9R2\_FB22\_Pos)                     }}
\DoxyCodeLine{5143 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB22          CAN\_F9R2\_FB22\_Msk                               }}
\DoxyCodeLine{5144 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB23\_Pos      (23U)                                           }}
\DoxyCodeLine{5145 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB23\_Msk      (0x1UL << CAN\_F9R2\_FB23\_Pos)                     }}
\DoxyCodeLine{5146 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB23          CAN\_F9R2\_FB23\_Msk                               }}
\DoxyCodeLine{5147 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB24\_Pos      (24U)                                           }}
\DoxyCodeLine{5148 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB24\_Msk      (0x1UL << CAN\_F9R2\_FB24\_Pos)                     }}
\DoxyCodeLine{5149 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB24          CAN\_F9R2\_FB24\_Msk                               }}
\DoxyCodeLine{5150 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB25\_Pos      (25U)                                           }}
\DoxyCodeLine{5151 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB25\_Msk      (0x1UL << CAN\_F9R2\_FB25\_Pos)                     }}
\DoxyCodeLine{5152 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB25          CAN\_F9R2\_FB25\_Msk                               }}
\DoxyCodeLine{5153 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB26\_Pos      (26U)                                           }}
\DoxyCodeLine{5154 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB26\_Msk      (0x1UL << CAN\_F9R2\_FB26\_Pos)                     }}
\DoxyCodeLine{5155 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB26          CAN\_F9R2\_FB26\_Msk                               }}
\DoxyCodeLine{5156 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB27\_Pos      (27U)                                           }}
\DoxyCodeLine{5157 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB27\_Msk      (0x1UL << CAN\_F9R2\_FB27\_Pos)                     }}
\DoxyCodeLine{5158 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB27          CAN\_F9R2\_FB27\_Msk                               }}
\DoxyCodeLine{5159 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB28\_Pos      (28U)                                           }}
\DoxyCodeLine{5160 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB28\_Msk      (0x1UL << CAN\_F9R2\_FB28\_Pos)                     }}
\DoxyCodeLine{5161 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB28          CAN\_F9R2\_FB28\_Msk                               }}
\DoxyCodeLine{5162 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB29\_Pos      (29U)                                           }}
\DoxyCodeLine{5163 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB29\_Msk      (0x1UL << CAN\_F9R2\_FB29\_Pos)                     }}
\DoxyCodeLine{5164 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB29          CAN\_F9R2\_FB29\_Msk                               }}
\DoxyCodeLine{5165 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB30\_Pos      (30U)                                           }}
\DoxyCodeLine{5166 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB30\_Msk      (0x1UL << CAN\_F9R2\_FB30\_Pos)                     }}
\DoxyCodeLine{5167 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB30          CAN\_F9R2\_FB30\_Msk                               }}
\DoxyCodeLine{5168 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB31\_Pos      (31U)                                           }}
\DoxyCodeLine{5169 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB31\_Msk      (0x1UL << CAN\_F9R2\_FB31\_Pos)                     }}
\DoxyCodeLine{5170 \textcolor{preprocessor}{\#define CAN\_F9R2\_FB31          CAN\_F9R2\_FB31\_Msk                               }}
\DoxyCodeLine{5172 \textcolor{comment}{/*******************  Bit definition for CAN\_F10R2 register  ******************/}}
\DoxyCodeLine{5173 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB0\_Pos      (0U)                                            }}
\DoxyCodeLine{5174 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB0\_Msk      (0x1UL << CAN\_F10R2\_FB0\_Pos)                     }}
\DoxyCodeLine{5175 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB0          CAN\_F10R2\_FB0\_Msk                               }}
\DoxyCodeLine{5176 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB1\_Pos      (1U)                                            }}
\DoxyCodeLine{5177 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB1\_Msk      (0x1UL << CAN\_F10R2\_FB1\_Pos)                     }}
\DoxyCodeLine{5178 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB1          CAN\_F10R2\_FB1\_Msk                               }}
\DoxyCodeLine{5179 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB2\_Pos      (2U)                                            }}
\DoxyCodeLine{5180 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB2\_Msk      (0x1UL << CAN\_F10R2\_FB2\_Pos)                     }}
\DoxyCodeLine{5181 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB2          CAN\_F10R2\_FB2\_Msk                               }}
\DoxyCodeLine{5182 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB3\_Pos      (3U)                                            }}
\DoxyCodeLine{5183 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB3\_Msk      (0x1UL << CAN\_F10R2\_FB3\_Pos)                     }}
\DoxyCodeLine{5184 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB3          CAN\_F10R2\_FB3\_Msk                               }}
\DoxyCodeLine{5185 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB4\_Pos      (4U)                                            }}
\DoxyCodeLine{5186 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB4\_Msk      (0x1UL << CAN\_F10R2\_FB4\_Pos)                     }}
\DoxyCodeLine{5187 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB4          CAN\_F10R2\_FB4\_Msk                               }}
\DoxyCodeLine{5188 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB5\_Pos      (5U)                                            }}
\DoxyCodeLine{5189 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB5\_Msk      (0x1UL << CAN\_F10R2\_FB5\_Pos)                     }}
\DoxyCodeLine{5190 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB5          CAN\_F10R2\_FB5\_Msk                               }}
\DoxyCodeLine{5191 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB6\_Pos      (6U)                                            }}
\DoxyCodeLine{5192 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB6\_Msk      (0x1UL << CAN\_F10R2\_FB6\_Pos)                     }}
\DoxyCodeLine{5193 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB6          CAN\_F10R2\_FB6\_Msk                               }}
\DoxyCodeLine{5194 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB7\_Pos      (7U)                                            }}
\DoxyCodeLine{5195 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB7\_Msk      (0x1UL << CAN\_F10R2\_FB7\_Pos)                     }}
\DoxyCodeLine{5196 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB7          CAN\_F10R2\_FB7\_Msk                               }}
\DoxyCodeLine{5197 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB8\_Pos      (8U)                                            }}
\DoxyCodeLine{5198 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB8\_Msk      (0x1UL << CAN\_F10R2\_FB8\_Pos)                     }}
\DoxyCodeLine{5199 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB8          CAN\_F10R2\_FB8\_Msk                               }}
\DoxyCodeLine{5200 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB9\_Pos      (9U)                                            }}
\DoxyCodeLine{5201 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB9\_Msk      (0x1UL << CAN\_F10R2\_FB9\_Pos)                     }}
\DoxyCodeLine{5202 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB9          CAN\_F10R2\_FB9\_Msk                               }}
\DoxyCodeLine{5203 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB10\_Pos     (10U)                                           }}
\DoxyCodeLine{5204 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB10\_Msk     (0x1UL << CAN\_F10R2\_FB10\_Pos)                    }}
\DoxyCodeLine{5205 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB10         CAN\_F10R2\_FB10\_Msk                              }}
\DoxyCodeLine{5206 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB11\_Pos     (11U)                                           }}
\DoxyCodeLine{5207 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB11\_Msk     (0x1UL << CAN\_F10R2\_FB11\_Pos)                    }}
\DoxyCodeLine{5208 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB11         CAN\_F10R2\_FB11\_Msk                              }}
\DoxyCodeLine{5209 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB12\_Pos     (12U)                                           }}
\DoxyCodeLine{5210 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB12\_Msk     (0x1UL << CAN\_F10R2\_FB12\_Pos)                    }}
\DoxyCodeLine{5211 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB12         CAN\_F10R2\_FB12\_Msk                              }}
\DoxyCodeLine{5212 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB13\_Pos     (13U)                                           }}
\DoxyCodeLine{5213 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB13\_Msk     (0x1UL << CAN\_F10R2\_FB13\_Pos)                    }}
\DoxyCodeLine{5214 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB13         CAN\_F10R2\_FB13\_Msk                              }}
\DoxyCodeLine{5215 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB14\_Pos     (14U)                                           }}
\DoxyCodeLine{5216 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB14\_Msk     (0x1UL << CAN\_F10R2\_FB14\_Pos)                    }}
\DoxyCodeLine{5217 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB14         CAN\_F10R2\_FB14\_Msk                              }}
\DoxyCodeLine{5218 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB15\_Pos     (15U)                                           }}
\DoxyCodeLine{5219 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB15\_Msk     (0x1UL << CAN\_F10R2\_FB15\_Pos)                    }}
\DoxyCodeLine{5220 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB15         CAN\_F10R2\_FB15\_Msk                              }}
\DoxyCodeLine{5221 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB16\_Pos     (16U)                                           }}
\DoxyCodeLine{5222 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB16\_Msk     (0x1UL << CAN\_F10R2\_FB16\_Pos)                    }}
\DoxyCodeLine{5223 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB16         CAN\_F10R2\_FB16\_Msk                              }}
\DoxyCodeLine{5224 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB17\_Pos     (17U)                                           }}
\DoxyCodeLine{5225 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB17\_Msk     (0x1UL << CAN\_F10R2\_FB17\_Pos)                    }}
\DoxyCodeLine{5226 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB17         CAN\_F10R2\_FB17\_Msk                              }}
\DoxyCodeLine{5227 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB18\_Pos     (18U)                                           }}
\DoxyCodeLine{5228 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB18\_Msk     (0x1UL << CAN\_F10R2\_FB18\_Pos)                    }}
\DoxyCodeLine{5229 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB18         CAN\_F10R2\_FB18\_Msk                              }}
\DoxyCodeLine{5230 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB19\_Pos     (19U)                                           }}
\DoxyCodeLine{5231 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB19\_Msk     (0x1UL << CAN\_F10R2\_FB19\_Pos)                    }}
\DoxyCodeLine{5232 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB19         CAN\_F10R2\_FB19\_Msk                              }}
\DoxyCodeLine{5233 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB20\_Pos     (20U)                                           }}
\DoxyCodeLine{5234 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB20\_Msk     (0x1UL << CAN\_F10R2\_FB20\_Pos)                    }}
\DoxyCodeLine{5235 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB20         CAN\_F10R2\_FB20\_Msk                              }}
\DoxyCodeLine{5236 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB21\_Pos     (21U)                                           }}
\DoxyCodeLine{5237 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB21\_Msk     (0x1UL << CAN\_F10R2\_FB21\_Pos)                    }}
\DoxyCodeLine{5238 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB21         CAN\_F10R2\_FB21\_Msk                              }}
\DoxyCodeLine{5239 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB22\_Pos     (22U)                                           }}
\DoxyCodeLine{5240 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB22\_Msk     (0x1UL << CAN\_F10R2\_FB22\_Pos)                    }}
\DoxyCodeLine{5241 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB22         CAN\_F10R2\_FB22\_Msk                              }}
\DoxyCodeLine{5242 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB23\_Pos     (23U)                                           }}
\DoxyCodeLine{5243 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB23\_Msk     (0x1UL << CAN\_F10R2\_FB23\_Pos)                    }}
\DoxyCodeLine{5244 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB23         CAN\_F10R2\_FB23\_Msk                              }}
\DoxyCodeLine{5245 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB24\_Pos     (24U)                                           }}
\DoxyCodeLine{5246 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB24\_Msk     (0x1UL << CAN\_F10R2\_FB24\_Pos)                    }}
\DoxyCodeLine{5247 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB24         CAN\_F10R2\_FB24\_Msk                              }}
\DoxyCodeLine{5248 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB25\_Pos     (25U)                                           }}
\DoxyCodeLine{5249 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB25\_Msk     (0x1UL << CAN\_F10R2\_FB25\_Pos)                    }}
\DoxyCodeLine{5250 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB25         CAN\_F10R2\_FB25\_Msk                              }}
\DoxyCodeLine{5251 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB26\_Pos     (26U)                                           }}
\DoxyCodeLine{5252 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB26\_Msk     (0x1UL << CAN\_F10R2\_FB26\_Pos)                    }}
\DoxyCodeLine{5253 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB26         CAN\_F10R2\_FB26\_Msk                              }}
\DoxyCodeLine{5254 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB27\_Pos     (27U)                                           }}
\DoxyCodeLine{5255 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB27\_Msk     (0x1UL << CAN\_F10R2\_FB27\_Pos)                    }}
\DoxyCodeLine{5256 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB27         CAN\_F10R2\_FB27\_Msk                              }}
\DoxyCodeLine{5257 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB28\_Pos     (28U)                                           }}
\DoxyCodeLine{5258 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB28\_Msk     (0x1UL << CAN\_F10R2\_FB28\_Pos)                    }}
\DoxyCodeLine{5259 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB28         CAN\_F10R2\_FB28\_Msk                              }}
\DoxyCodeLine{5260 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB29\_Pos     (29U)                                           }}
\DoxyCodeLine{5261 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB29\_Msk     (0x1UL << CAN\_F10R2\_FB29\_Pos)                    }}
\DoxyCodeLine{5262 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB29         CAN\_F10R2\_FB29\_Msk                              }}
\DoxyCodeLine{5263 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB30\_Pos     (30U)                                           }}
\DoxyCodeLine{5264 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB30\_Msk     (0x1UL << CAN\_F10R2\_FB30\_Pos)                    }}
\DoxyCodeLine{5265 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB30         CAN\_F10R2\_FB30\_Msk                              }}
\DoxyCodeLine{5266 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB31\_Pos     (31U)                                           }}
\DoxyCodeLine{5267 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB31\_Msk     (0x1UL << CAN\_F10R2\_FB31\_Pos)                    }}
\DoxyCodeLine{5268 \textcolor{preprocessor}{\#define CAN\_F10R2\_FB31         CAN\_F10R2\_FB31\_Msk                              }}
\DoxyCodeLine{5270 \textcolor{comment}{/*******************  Bit definition for CAN\_F11R2 register  ******************/}}
\DoxyCodeLine{5271 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB0\_Pos      (0U)                                            }}
\DoxyCodeLine{5272 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB0\_Msk      (0x1UL << CAN\_F11R2\_FB0\_Pos)                     }}
\DoxyCodeLine{5273 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB0          CAN\_F11R2\_FB0\_Msk                               }}
\DoxyCodeLine{5274 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB1\_Pos      (1U)                                            }}
\DoxyCodeLine{5275 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB1\_Msk      (0x1UL << CAN\_F11R2\_FB1\_Pos)                     }}
\DoxyCodeLine{5276 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB1          CAN\_F11R2\_FB1\_Msk                               }}
\DoxyCodeLine{5277 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB2\_Pos      (2U)                                            }}
\DoxyCodeLine{5278 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB2\_Msk      (0x1UL << CAN\_F11R2\_FB2\_Pos)                     }}
\DoxyCodeLine{5279 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB2          CAN\_F11R2\_FB2\_Msk                               }}
\DoxyCodeLine{5280 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB3\_Pos      (3U)                                            }}
\DoxyCodeLine{5281 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB3\_Msk      (0x1UL << CAN\_F11R2\_FB3\_Pos)                     }}
\DoxyCodeLine{5282 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB3          CAN\_F11R2\_FB3\_Msk                               }}
\DoxyCodeLine{5283 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB4\_Pos      (4U)                                            }}
\DoxyCodeLine{5284 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB4\_Msk      (0x1UL << CAN\_F11R2\_FB4\_Pos)                     }}
\DoxyCodeLine{5285 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB4          CAN\_F11R2\_FB4\_Msk                               }}
\DoxyCodeLine{5286 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB5\_Pos      (5U)                                            }}
\DoxyCodeLine{5287 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB5\_Msk      (0x1UL << CAN\_F11R2\_FB5\_Pos)                     }}
\DoxyCodeLine{5288 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB5          CAN\_F11R2\_FB5\_Msk                               }}
\DoxyCodeLine{5289 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB6\_Pos      (6U)                                            }}
\DoxyCodeLine{5290 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB6\_Msk      (0x1UL << CAN\_F11R2\_FB6\_Pos)                     }}
\DoxyCodeLine{5291 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB6          CAN\_F11R2\_FB6\_Msk                               }}
\DoxyCodeLine{5292 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB7\_Pos      (7U)                                            }}
\DoxyCodeLine{5293 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB7\_Msk      (0x1UL << CAN\_F11R2\_FB7\_Pos)                     }}
\DoxyCodeLine{5294 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB7          CAN\_F11R2\_FB7\_Msk                               }}
\DoxyCodeLine{5295 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB8\_Pos      (8U)                                            }}
\DoxyCodeLine{5296 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB8\_Msk      (0x1UL << CAN\_F11R2\_FB8\_Pos)                     }}
\DoxyCodeLine{5297 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB8          CAN\_F11R2\_FB8\_Msk                               }}
\DoxyCodeLine{5298 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB9\_Pos      (9U)                                            }}
\DoxyCodeLine{5299 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB9\_Msk      (0x1UL << CAN\_F11R2\_FB9\_Pos)                     }}
\DoxyCodeLine{5300 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB9          CAN\_F11R2\_FB9\_Msk                               }}
\DoxyCodeLine{5301 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB10\_Pos     (10U)                                           }}
\DoxyCodeLine{5302 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB10\_Msk     (0x1UL << CAN\_F11R2\_FB10\_Pos)                    }}
\DoxyCodeLine{5303 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB10         CAN\_F11R2\_FB10\_Msk                              }}
\DoxyCodeLine{5304 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB11\_Pos     (11U)                                           }}
\DoxyCodeLine{5305 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB11\_Msk     (0x1UL << CAN\_F11R2\_FB11\_Pos)                    }}
\DoxyCodeLine{5306 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB11         CAN\_F11R2\_FB11\_Msk                              }}
\DoxyCodeLine{5307 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB12\_Pos     (12U)                                           }}
\DoxyCodeLine{5308 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB12\_Msk     (0x1UL << CAN\_F11R2\_FB12\_Pos)                    }}
\DoxyCodeLine{5309 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB12         CAN\_F11R2\_FB12\_Msk                              }}
\DoxyCodeLine{5310 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB13\_Pos     (13U)                                           }}
\DoxyCodeLine{5311 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB13\_Msk     (0x1UL << CAN\_F11R2\_FB13\_Pos)                    }}
\DoxyCodeLine{5312 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB13         CAN\_F11R2\_FB13\_Msk                              }}
\DoxyCodeLine{5313 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB14\_Pos     (14U)                                           }}
\DoxyCodeLine{5314 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB14\_Msk     (0x1UL << CAN\_F11R2\_FB14\_Pos)                    }}
\DoxyCodeLine{5315 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB14         CAN\_F11R2\_FB14\_Msk                              }}
\DoxyCodeLine{5316 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB15\_Pos     (15U)                                           }}
\DoxyCodeLine{5317 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB15\_Msk     (0x1UL << CAN\_F11R2\_FB15\_Pos)                    }}
\DoxyCodeLine{5318 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB15         CAN\_F11R2\_FB15\_Msk                              }}
\DoxyCodeLine{5319 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB16\_Pos     (16U)                                           }}
\DoxyCodeLine{5320 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB16\_Msk     (0x1UL << CAN\_F11R2\_FB16\_Pos)                    }}
\DoxyCodeLine{5321 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB16         CAN\_F11R2\_FB16\_Msk                              }}
\DoxyCodeLine{5322 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB17\_Pos     (17U)                                           }}
\DoxyCodeLine{5323 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB17\_Msk     (0x1UL << CAN\_F11R2\_FB17\_Pos)                    }}
\DoxyCodeLine{5324 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB17         CAN\_F11R2\_FB17\_Msk                              }}
\DoxyCodeLine{5325 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB18\_Pos     (18U)                                           }}
\DoxyCodeLine{5326 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB18\_Msk     (0x1UL << CAN\_F11R2\_FB18\_Pos)                    }}
\DoxyCodeLine{5327 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB18         CAN\_F11R2\_FB18\_Msk                              }}
\DoxyCodeLine{5328 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB19\_Pos     (19U)                                           }}
\DoxyCodeLine{5329 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB19\_Msk     (0x1UL << CAN\_F11R2\_FB19\_Pos)                    }}
\DoxyCodeLine{5330 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB19         CAN\_F11R2\_FB19\_Msk                              }}
\DoxyCodeLine{5331 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB20\_Pos     (20U)                                           }}
\DoxyCodeLine{5332 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB20\_Msk     (0x1UL << CAN\_F11R2\_FB20\_Pos)                    }}
\DoxyCodeLine{5333 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB20         CAN\_F11R2\_FB20\_Msk                              }}
\DoxyCodeLine{5334 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB21\_Pos     (21U)                                           }}
\DoxyCodeLine{5335 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB21\_Msk     (0x1UL << CAN\_F11R2\_FB21\_Pos)                    }}
\DoxyCodeLine{5336 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB21         CAN\_F11R2\_FB21\_Msk                              }}
\DoxyCodeLine{5337 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB22\_Pos     (22U)                                           }}
\DoxyCodeLine{5338 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB22\_Msk     (0x1UL << CAN\_F11R2\_FB22\_Pos)                    }}
\DoxyCodeLine{5339 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB22         CAN\_F11R2\_FB22\_Msk                              }}
\DoxyCodeLine{5340 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB23\_Pos     (23U)                                           }}
\DoxyCodeLine{5341 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB23\_Msk     (0x1UL << CAN\_F11R2\_FB23\_Pos)                    }}
\DoxyCodeLine{5342 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB23         CAN\_F11R2\_FB23\_Msk                              }}
\DoxyCodeLine{5343 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB24\_Pos     (24U)                                           }}
\DoxyCodeLine{5344 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB24\_Msk     (0x1UL << CAN\_F11R2\_FB24\_Pos)                    }}
\DoxyCodeLine{5345 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB24         CAN\_F11R2\_FB24\_Msk                              }}
\DoxyCodeLine{5346 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB25\_Pos     (25U)                                           }}
\DoxyCodeLine{5347 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB25\_Msk     (0x1UL << CAN\_F11R2\_FB25\_Pos)                    }}
\DoxyCodeLine{5348 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB25         CAN\_F11R2\_FB25\_Msk                              }}
\DoxyCodeLine{5349 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB26\_Pos     (26U)                                           }}
\DoxyCodeLine{5350 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB26\_Msk     (0x1UL << CAN\_F11R2\_FB26\_Pos)                    }}
\DoxyCodeLine{5351 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB26         CAN\_F11R2\_FB26\_Msk                              }}
\DoxyCodeLine{5352 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB27\_Pos     (27U)                                           }}
\DoxyCodeLine{5353 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB27\_Msk     (0x1UL << CAN\_F11R2\_FB27\_Pos)                    }}
\DoxyCodeLine{5354 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB27         CAN\_F11R2\_FB27\_Msk                              }}
\DoxyCodeLine{5355 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB28\_Pos     (28U)                                           }}
\DoxyCodeLine{5356 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB28\_Msk     (0x1UL << CAN\_F11R2\_FB28\_Pos)                    }}
\DoxyCodeLine{5357 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB28         CAN\_F11R2\_FB28\_Msk                              }}
\DoxyCodeLine{5358 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB29\_Pos     (29U)                                           }}
\DoxyCodeLine{5359 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB29\_Msk     (0x1UL << CAN\_F11R2\_FB29\_Pos)                    }}
\DoxyCodeLine{5360 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB29         CAN\_F11R2\_FB29\_Msk                              }}
\DoxyCodeLine{5361 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB30\_Pos     (30U)                                           }}
\DoxyCodeLine{5362 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB30\_Msk     (0x1UL << CAN\_F11R2\_FB30\_Pos)                    }}
\DoxyCodeLine{5363 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB30         CAN\_F11R2\_FB30\_Msk                              }}
\DoxyCodeLine{5364 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB31\_Pos     (31U)                                           }}
\DoxyCodeLine{5365 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB31\_Msk     (0x1UL << CAN\_F11R2\_FB31\_Pos)                    }}
\DoxyCodeLine{5366 \textcolor{preprocessor}{\#define CAN\_F11R2\_FB31         CAN\_F11R2\_FB31\_Msk                              }}
\DoxyCodeLine{5368 \textcolor{comment}{/*******************  Bit definition for CAN\_F12R2 register  ******************/}}
\DoxyCodeLine{5369 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB0\_Pos      (0U)                                            }}
\DoxyCodeLine{5370 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB0\_Msk      (0x1UL << CAN\_F12R2\_FB0\_Pos)                     }}
\DoxyCodeLine{5371 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB0          CAN\_F12R2\_FB0\_Msk                               }}
\DoxyCodeLine{5372 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB1\_Pos      (1U)                                            }}
\DoxyCodeLine{5373 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB1\_Msk      (0x1UL << CAN\_F12R2\_FB1\_Pos)                     }}
\DoxyCodeLine{5374 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB1          CAN\_F12R2\_FB1\_Msk                               }}
\DoxyCodeLine{5375 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB2\_Pos      (2U)                                            }}
\DoxyCodeLine{5376 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB2\_Msk      (0x1UL << CAN\_F12R2\_FB2\_Pos)                     }}
\DoxyCodeLine{5377 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB2          CAN\_F12R2\_FB2\_Msk                               }}
\DoxyCodeLine{5378 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB3\_Pos      (3U)                                            }}
\DoxyCodeLine{5379 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB3\_Msk      (0x1UL << CAN\_F12R2\_FB3\_Pos)                     }}
\DoxyCodeLine{5380 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB3          CAN\_F12R2\_FB3\_Msk                               }}
\DoxyCodeLine{5381 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB4\_Pos      (4U)                                            }}
\DoxyCodeLine{5382 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB4\_Msk      (0x1UL << CAN\_F12R2\_FB4\_Pos)                     }}
\DoxyCodeLine{5383 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB4          CAN\_F12R2\_FB4\_Msk                               }}
\DoxyCodeLine{5384 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB5\_Pos      (5U)                                            }}
\DoxyCodeLine{5385 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB5\_Msk      (0x1UL << CAN\_F12R2\_FB5\_Pos)                     }}
\DoxyCodeLine{5386 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB5          CAN\_F12R2\_FB5\_Msk                               }}
\DoxyCodeLine{5387 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB6\_Pos      (6U)                                            }}
\DoxyCodeLine{5388 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB6\_Msk      (0x1UL << CAN\_F12R2\_FB6\_Pos)                     }}
\DoxyCodeLine{5389 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB6          CAN\_F12R2\_FB6\_Msk                               }}
\DoxyCodeLine{5390 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB7\_Pos      (7U)                                            }}
\DoxyCodeLine{5391 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB7\_Msk      (0x1UL << CAN\_F12R2\_FB7\_Pos)                     }}
\DoxyCodeLine{5392 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB7          CAN\_F12R2\_FB7\_Msk                               }}
\DoxyCodeLine{5393 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB8\_Pos      (8U)                                            }}
\DoxyCodeLine{5394 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB8\_Msk      (0x1UL << CAN\_F12R2\_FB8\_Pos)                     }}
\DoxyCodeLine{5395 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB8          CAN\_F12R2\_FB8\_Msk                               }}
\DoxyCodeLine{5396 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB9\_Pos      (9U)                                            }}
\DoxyCodeLine{5397 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB9\_Msk      (0x1UL << CAN\_F12R2\_FB9\_Pos)                     }}
\DoxyCodeLine{5398 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB9          CAN\_F12R2\_FB9\_Msk                               }}
\DoxyCodeLine{5399 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB10\_Pos     (10U)                                           }}
\DoxyCodeLine{5400 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB10\_Msk     (0x1UL << CAN\_F12R2\_FB10\_Pos)                    }}
\DoxyCodeLine{5401 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB10         CAN\_F12R2\_FB10\_Msk                              }}
\DoxyCodeLine{5402 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB11\_Pos     (11U)                                           }}
\DoxyCodeLine{5403 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB11\_Msk     (0x1UL << CAN\_F12R2\_FB11\_Pos)                    }}
\DoxyCodeLine{5404 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB11         CAN\_F12R2\_FB11\_Msk                              }}
\DoxyCodeLine{5405 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB12\_Pos     (12U)                                           }}
\DoxyCodeLine{5406 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB12\_Msk     (0x1UL << CAN\_F12R2\_FB12\_Pos)                    }}
\DoxyCodeLine{5407 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB12         CAN\_F12R2\_FB12\_Msk                              }}
\DoxyCodeLine{5408 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB13\_Pos     (13U)                                           }}
\DoxyCodeLine{5409 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB13\_Msk     (0x1UL << CAN\_F12R2\_FB13\_Pos)                    }}
\DoxyCodeLine{5410 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB13         CAN\_F12R2\_FB13\_Msk                              }}
\DoxyCodeLine{5411 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB14\_Pos     (14U)                                           }}
\DoxyCodeLine{5412 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB14\_Msk     (0x1UL << CAN\_F12R2\_FB14\_Pos)                    }}
\DoxyCodeLine{5413 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB14         CAN\_F12R2\_FB14\_Msk                              }}
\DoxyCodeLine{5414 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB15\_Pos     (15U)                                           }}
\DoxyCodeLine{5415 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB15\_Msk     (0x1UL << CAN\_F12R2\_FB15\_Pos)                    }}
\DoxyCodeLine{5416 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB15         CAN\_F12R2\_FB15\_Msk                              }}
\DoxyCodeLine{5417 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB16\_Pos     (16U)                                           }}
\DoxyCodeLine{5418 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB16\_Msk     (0x1UL << CAN\_F12R2\_FB16\_Pos)                    }}
\DoxyCodeLine{5419 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB16         CAN\_F12R2\_FB16\_Msk                              }}
\DoxyCodeLine{5420 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB17\_Pos     (17U)                                           }}
\DoxyCodeLine{5421 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB17\_Msk     (0x1UL << CAN\_F12R2\_FB17\_Pos)                    }}
\DoxyCodeLine{5422 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB17         CAN\_F12R2\_FB17\_Msk                              }}
\DoxyCodeLine{5423 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB18\_Pos     (18U)                                           }}
\DoxyCodeLine{5424 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB18\_Msk     (0x1UL << CAN\_F12R2\_FB18\_Pos)                    }}
\DoxyCodeLine{5425 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB18         CAN\_F12R2\_FB18\_Msk                              }}
\DoxyCodeLine{5426 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB19\_Pos     (19U)                                           }}
\DoxyCodeLine{5427 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB19\_Msk     (0x1UL << CAN\_F12R2\_FB19\_Pos)                    }}
\DoxyCodeLine{5428 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB19         CAN\_F12R2\_FB19\_Msk                              }}
\DoxyCodeLine{5429 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB20\_Pos     (20U)                                           }}
\DoxyCodeLine{5430 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB20\_Msk     (0x1UL << CAN\_F12R2\_FB20\_Pos)                    }}
\DoxyCodeLine{5431 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB20         CAN\_F12R2\_FB20\_Msk                              }}
\DoxyCodeLine{5432 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB21\_Pos     (21U)                                           }}
\DoxyCodeLine{5433 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB21\_Msk     (0x1UL << CAN\_F12R2\_FB21\_Pos)                    }}
\DoxyCodeLine{5434 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB21         CAN\_F12R2\_FB21\_Msk                              }}
\DoxyCodeLine{5435 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB22\_Pos     (22U)                                           }}
\DoxyCodeLine{5436 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB22\_Msk     (0x1UL << CAN\_F12R2\_FB22\_Pos)                    }}
\DoxyCodeLine{5437 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB22         CAN\_F12R2\_FB22\_Msk                              }}
\DoxyCodeLine{5438 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB23\_Pos     (23U)                                           }}
\DoxyCodeLine{5439 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB23\_Msk     (0x1UL << CAN\_F12R2\_FB23\_Pos)                    }}
\DoxyCodeLine{5440 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB23         CAN\_F12R2\_FB23\_Msk                              }}
\DoxyCodeLine{5441 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB24\_Pos     (24U)                                           }}
\DoxyCodeLine{5442 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB24\_Msk     (0x1UL << CAN\_F12R2\_FB24\_Pos)                    }}
\DoxyCodeLine{5443 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB24         CAN\_F12R2\_FB24\_Msk                              }}
\DoxyCodeLine{5444 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB25\_Pos     (25U)                                           }}
\DoxyCodeLine{5445 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB25\_Msk     (0x1UL << CAN\_F12R2\_FB25\_Pos)                    }}
\DoxyCodeLine{5446 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB25         CAN\_F12R2\_FB25\_Msk                              }}
\DoxyCodeLine{5447 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB26\_Pos     (26U)                                           }}
\DoxyCodeLine{5448 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB26\_Msk     (0x1UL << CAN\_F12R2\_FB26\_Pos)                    }}
\DoxyCodeLine{5449 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB26         CAN\_F12R2\_FB26\_Msk                              }}
\DoxyCodeLine{5450 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB27\_Pos     (27U)                                           }}
\DoxyCodeLine{5451 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB27\_Msk     (0x1UL << CAN\_F12R2\_FB27\_Pos)                    }}
\DoxyCodeLine{5452 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB27         CAN\_F12R2\_FB27\_Msk                              }}
\DoxyCodeLine{5453 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB28\_Pos     (28U)                                           }}
\DoxyCodeLine{5454 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB28\_Msk     (0x1UL << CAN\_F12R2\_FB28\_Pos)                    }}
\DoxyCodeLine{5455 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB28         CAN\_F12R2\_FB28\_Msk                              }}
\DoxyCodeLine{5456 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB29\_Pos     (29U)                                           }}
\DoxyCodeLine{5457 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB29\_Msk     (0x1UL << CAN\_F12R2\_FB29\_Pos)                    }}
\DoxyCodeLine{5458 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB29         CAN\_F12R2\_FB29\_Msk                              }}
\DoxyCodeLine{5459 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB30\_Pos     (30U)                                           }}
\DoxyCodeLine{5460 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB30\_Msk     (0x1UL << CAN\_F12R2\_FB30\_Pos)                    }}
\DoxyCodeLine{5461 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB30         CAN\_F12R2\_FB30\_Msk                              }}
\DoxyCodeLine{5462 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB31\_Pos     (31U)                                           }}
\DoxyCodeLine{5463 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB31\_Msk     (0x1UL << CAN\_F12R2\_FB31\_Pos)                    }}
\DoxyCodeLine{5464 \textcolor{preprocessor}{\#define CAN\_F12R2\_FB31         CAN\_F12R2\_FB31\_Msk                              }}
\DoxyCodeLine{5466 \textcolor{comment}{/*******************  Bit definition for CAN\_F13R2 register  ******************/}}
\DoxyCodeLine{5467 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB0\_Pos      (0U)                                            }}
\DoxyCodeLine{5468 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB0\_Msk      (0x1UL << CAN\_F13R2\_FB0\_Pos)                     }}
\DoxyCodeLine{5469 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB0          CAN\_F13R2\_FB0\_Msk                               }}
\DoxyCodeLine{5470 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB1\_Pos      (1U)                                            }}
\DoxyCodeLine{5471 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB1\_Msk      (0x1UL << CAN\_F13R2\_FB1\_Pos)                     }}
\DoxyCodeLine{5472 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB1          CAN\_F13R2\_FB1\_Msk                               }}
\DoxyCodeLine{5473 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB2\_Pos      (2U)                                            }}
\DoxyCodeLine{5474 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB2\_Msk      (0x1UL << CAN\_F13R2\_FB2\_Pos)                     }}
\DoxyCodeLine{5475 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB2          CAN\_F13R2\_FB2\_Msk                               }}
\DoxyCodeLine{5476 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB3\_Pos      (3U)                                            }}
\DoxyCodeLine{5477 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB3\_Msk      (0x1UL << CAN\_F13R2\_FB3\_Pos)                     }}
\DoxyCodeLine{5478 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB3          CAN\_F13R2\_FB3\_Msk                               }}
\DoxyCodeLine{5479 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB4\_Pos      (4U)                                            }}
\DoxyCodeLine{5480 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB4\_Msk      (0x1UL << CAN\_F13R2\_FB4\_Pos)                     }}
\DoxyCodeLine{5481 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB4          CAN\_F13R2\_FB4\_Msk                               }}
\DoxyCodeLine{5482 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB5\_Pos      (5U)                                            }}
\DoxyCodeLine{5483 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB5\_Msk      (0x1UL << CAN\_F13R2\_FB5\_Pos)                     }}
\DoxyCodeLine{5484 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB5          CAN\_F13R2\_FB5\_Msk                               }}
\DoxyCodeLine{5485 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB6\_Pos      (6U)                                            }}
\DoxyCodeLine{5486 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB6\_Msk      (0x1UL << CAN\_F13R2\_FB6\_Pos)                     }}
\DoxyCodeLine{5487 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB6          CAN\_F13R2\_FB6\_Msk                               }}
\DoxyCodeLine{5488 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB7\_Pos      (7U)                                            }}
\DoxyCodeLine{5489 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB7\_Msk      (0x1UL << CAN\_F13R2\_FB7\_Pos)                     }}
\DoxyCodeLine{5490 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB7          CAN\_F13R2\_FB7\_Msk                               }}
\DoxyCodeLine{5491 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB8\_Pos      (8U)                                            }}
\DoxyCodeLine{5492 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB8\_Msk      (0x1UL << CAN\_F13R2\_FB8\_Pos)                     }}
\DoxyCodeLine{5493 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB8          CAN\_F13R2\_FB8\_Msk                               }}
\DoxyCodeLine{5494 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB9\_Pos      (9U)                                            }}
\DoxyCodeLine{5495 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB9\_Msk      (0x1UL << CAN\_F13R2\_FB9\_Pos)                     }}
\DoxyCodeLine{5496 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB9          CAN\_F13R2\_FB9\_Msk                               }}
\DoxyCodeLine{5497 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB10\_Pos     (10U)                                           }}
\DoxyCodeLine{5498 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB10\_Msk     (0x1UL << CAN\_F13R2\_FB10\_Pos)                    }}
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB10         CAN\_F13R2\_FB10\_Msk                              }}
\DoxyCodeLine{5500 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB11\_Pos     (11U)                                           }}
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB11\_Msk     (0x1UL << CAN\_F13R2\_FB11\_Pos)                    }}
\DoxyCodeLine{5502 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB11         CAN\_F13R2\_FB11\_Msk                              }}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB12\_Pos     (12U)                                           }}
\DoxyCodeLine{5504 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB12\_Msk     (0x1UL << CAN\_F13R2\_FB12\_Pos)                    }}
\DoxyCodeLine{5505 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB12         CAN\_F13R2\_FB12\_Msk                              }}
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB13\_Pos     (13U)                                           }}
\DoxyCodeLine{5507 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB13\_Msk     (0x1UL << CAN\_F13R2\_FB13\_Pos)                    }}
\DoxyCodeLine{5508 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB13         CAN\_F13R2\_FB13\_Msk                              }}
\DoxyCodeLine{5509 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB14\_Pos     (14U)                                           }}
\DoxyCodeLine{5510 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB14\_Msk     (0x1UL << CAN\_F13R2\_FB14\_Pos)                    }}
\DoxyCodeLine{5511 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB14         CAN\_F13R2\_FB14\_Msk                              }}
\DoxyCodeLine{5512 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB15\_Pos     (15U)                                           }}
\DoxyCodeLine{5513 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB15\_Msk     (0x1UL << CAN\_F13R2\_FB15\_Pos)                    }}
\DoxyCodeLine{5514 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB15         CAN\_F13R2\_FB15\_Msk                              }}
\DoxyCodeLine{5515 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB16\_Pos     (16U)                                           }}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB16\_Msk     (0x1UL << CAN\_F13R2\_FB16\_Pos)                    }}
\DoxyCodeLine{5517 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB16         CAN\_F13R2\_FB16\_Msk                              }}
\DoxyCodeLine{5518 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB17\_Pos     (17U)                                           }}
\DoxyCodeLine{5519 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB17\_Msk     (0x1UL << CAN\_F13R2\_FB17\_Pos)                    }}
\DoxyCodeLine{5520 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB17         CAN\_F13R2\_FB17\_Msk                              }}
\DoxyCodeLine{5521 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB18\_Pos     (18U)                                           }}
\DoxyCodeLine{5522 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB18\_Msk     (0x1UL << CAN\_F13R2\_FB18\_Pos)                    }}
\DoxyCodeLine{5523 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB18         CAN\_F13R2\_FB18\_Msk                              }}
\DoxyCodeLine{5524 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB19\_Pos     (19U)                                           }}
\DoxyCodeLine{5525 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB19\_Msk     (0x1UL << CAN\_F13R2\_FB19\_Pos)                    }}
\DoxyCodeLine{5526 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB19         CAN\_F13R2\_FB19\_Msk                              }}
\DoxyCodeLine{5527 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB20\_Pos     (20U)                                           }}
\DoxyCodeLine{5528 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB20\_Msk     (0x1UL << CAN\_F13R2\_FB20\_Pos)                    }}
\DoxyCodeLine{5529 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB20         CAN\_F13R2\_FB20\_Msk                              }}
\DoxyCodeLine{5530 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB21\_Pos     (21U)                                           }}
\DoxyCodeLine{5531 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB21\_Msk     (0x1UL << CAN\_F13R2\_FB21\_Pos)                    }}
\DoxyCodeLine{5532 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB21         CAN\_F13R2\_FB21\_Msk                              }}
\DoxyCodeLine{5533 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB22\_Pos     (22U)                                           }}
\DoxyCodeLine{5534 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB22\_Msk     (0x1UL << CAN\_F13R2\_FB22\_Pos)                    }}
\DoxyCodeLine{5535 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB22         CAN\_F13R2\_FB22\_Msk                              }}
\DoxyCodeLine{5536 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB23\_Pos     (23U)                                           }}
\DoxyCodeLine{5537 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB23\_Msk     (0x1UL << CAN\_F13R2\_FB23\_Pos)                    }}
\DoxyCodeLine{5538 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB23         CAN\_F13R2\_FB23\_Msk                              }}
\DoxyCodeLine{5539 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB24\_Pos     (24U)                                           }}
\DoxyCodeLine{5540 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB24\_Msk     (0x1UL << CAN\_F13R2\_FB24\_Pos)                    }}
\DoxyCodeLine{5541 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB24         CAN\_F13R2\_FB24\_Msk                              }}
\DoxyCodeLine{5542 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB25\_Pos     (25U)                                           }}
\DoxyCodeLine{5543 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB25\_Msk     (0x1UL << CAN\_F13R2\_FB25\_Pos)                    }}
\DoxyCodeLine{5544 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB25         CAN\_F13R2\_FB25\_Msk                              }}
\DoxyCodeLine{5545 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB26\_Pos     (26U)                                           }}
\DoxyCodeLine{5546 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB26\_Msk     (0x1UL << CAN\_F13R2\_FB26\_Pos)                    }}
\DoxyCodeLine{5547 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB26         CAN\_F13R2\_FB26\_Msk                              }}
\DoxyCodeLine{5548 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB27\_Pos     (27U)                                           }}
\DoxyCodeLine{5549 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB27\_Msk     (0x1UL << CAN\_F13R2\_FB27\_Pos)                    }}
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB27         CAN\_F13R2\_FB27\_Msk                              }}
\DoxyCodeLine{5551 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB28\_Pos     (28U)                                           }}
\DoxyCodeLine{5552 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB28\_Msk     (0x1UL << CAN\_F13R2\_FB28\_Pos)                    }}
\DoxyCodeLine{5553 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB28         CAN\_F13R2\_FB28\_Msk                              }}
\DoxyCodeLine{5554 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB29\_Pos     (29U)                                           }}
\DoxyCodeLine{5555 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB29\_Msk     (0x1UL << CAN\_F13R2\_FB29\_Pos)                    }}
\DoxyCodeLine{5556 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB29         CAN\_F13R2\_FB29\_Msk                              }}
\DoxyCodeLine{5557 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB30\_Pos     (30U)                                           }}
\DoxyCodeLine{5558 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB30\_Msk     (0x1UL << CAN\_F13R2\_FB30\_Pos)                    }}
\DoxyCodeLine{5559 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB30         CAN\_F13R2\_FB30\_Msk                              }}
\DoxyCodeLine{5560 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB31\_Pos     (31U)                                           }}
\DoxyCodeLine{5561 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB31\_Msk     (0x1UL << CAN\_F13R2\_FB31\_Pos)                    }}
\DoxyCodeLine{5562 \textcolor{preprocessor}{\#define CAN\_F13R2\_FB31         CAN\_F13R2\_FB31\_Msk                              }}
\DoxyCodeLine{5564 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5565 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5566 \textcolor{comment}{/*                          CRC calculation unit                              */}}
\DoxyCodeLine{5567 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5568 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5569 \textcolor{comment}{/*******************  Bit definition for CRC\_DR register  *********************/}}
\DoxyCodeLine{5570 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Pos       (0U)                                               }}
\DoxyCodeLine{5571 \textcolor{preprocessor}{\#define CRC\_DR\_DR\_Msk       (0xFFFFFFFFUL << CRC\_DR\_DR\_Pos)                     }}
\DoxyCodeLine{5572 \textcolor{preprocessor}{\#define CRC\_DR\_DR           CRC\_DR\_DR\_Msk                                      }}
\DoxyCodeLine{5575 \textcolor{comment}{/*******************  Bit definition for CRC\_IDR register  ********************/}}
\DoxyCodeLine{5576 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Pos     (0U)                                               }}
\DoxyCodeLine{5577 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR\_Msk     (0xFFUL << CRC\_IDR\_IDR\_Pos)                         }}
\DoxyCodeLine{5578 \textcolor{preprocessor}{\#define CRC\_IDR\_IDR         CRC\_IDR\_IDR\_Msk                                    }}
\DoxyCodeLine{5581 \textcolor{comment}{/********************  Bit definition for CRC\_CR register  ********************/}}
\DoxyCodeLine{5582 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Pos    (0U)                                               }}
\DoxyCodeLine{5583 \textcolor{preprocessor}{\#define CRC\_CR\_RESET\_Msk    (0x1UL << CRC\_CR\_RESET\_Pos)                         }}
\DoxyCodeLine{5584 \textcolor{preprocessor}{\#define CRC\_CR\_RESET        CRC\_CR\_RESET\_Msk                                   }}
\DoxyCodeLine{5586 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5587 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5588 \textcolor{comment}{/*                      Digital to Analog Converter                           */}}
\DoxyCodeLine{5589 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5590 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5591 \textcolor{comment}{/*}}
\DoxyCodeLine{5592 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{5593 \textcolor{comment}{ */}}
\DoxyCodeLine{5594 \textcolor{preprocessor}{\#define DAC\_CHANNEL2\_SUPPORT                                    }}
\DoxyCodeLine{5595 \textcolor{comment}{/********************  Bit definition for DAC\_CR register  ********************/}}
\DoxyCodeLine{5596 \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Pos              (0U)                                       }}
\DoxyCodeLine{5597 \textcolor{preprocessor}{\#define DAC\_CR\_EN1\_Msk              (0x1UL << DAC\_CR\_EN1\_Pos)                   }}
\DoxyCodeLine{5598 \textcolor{preprocessor}{\#define DAC\_CR\_EN1                  DAC\_CR\_EN1\_Msk                             }}
\DoxyCodeLine{5599 \textcolor{preprocessor}{\#define DAC\_CR\_BOFF1\_Pos            (1U)                                       }}
\DoxyCodeLine{5600 \textcolor{preprocessor}{\#define DAC\_CR\_BOFF1\_Msk            (0x1UL << DAC\_CR\_BOFF1\_Pos)                 }}
\DoxyCodeLine{5601 \textcolor{preprocessor}{\#define DAC\_CR\_BOFF1                DAC\_CR\_BOFF1\_Msk                           }}
\DoxyCodeLine{5602 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Pos             (2U)                                       }}
\DoxyCodeLine{5603 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1\_Msk             (0x1UL << DAC\_CR\_TEN1\_Pos)                  }}
\DoxyCodeLine{5604 \textcolor{preprocessor}{\#define DAC\_CR\_TEN1                 DAC\_CR\_TEN1\_Msk                            }}
\DoxyCodeLine{5606 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Pos            (3U)                                       }}
\DoxyCodeLine{5607 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_Msk            (0x7UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{5608 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1                DAC\_CR\_TSEL1\_Msk                           }}
\DoxyCodeLine{5609 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_0              (0x1UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{5610 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_1              (0x2UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{5611 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL1\_2              (0x4UL << DAC\_CR\_TSEL1\_Pos)                 }}
\DoxyCodeLine{5613 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Pos            (6U)                                       }}
\DoxyCodeLine{5614 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_Msk            (0x3UL << DAC\_CR\_WAVE1\_Pos)                 }}
\DoxyCodeLine{5615 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1                DAC\_CR\_WAVE1\_Msk                           }}
\DoxyCodeLine{5616 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_0              (0x1UL << DAC\_CR\_WAVE1\_Pos)                 }}
\DoxyCodeLine{5617 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE1\_1              (0x2UL << DAC\_CR\_WAVE1\_Pos)                 }}
\DoxyCodeLine{5619 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Pos            (8U)                                       }}
\DoxyCodeLine{5620 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_Msk            (0xFUL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5621 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1                DAC\_CR\_MAMP1\_Msk                           }}
\DoxyCodeLine{5622 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_0              (0x1UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5623 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_1              (0x2UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5624 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_2              (0x4UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5625 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP1\_3              (0x8UL << DAC\_CR\_MAMP1\_Pos)                 }}
\DoxyCodeLine{5627 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Pos           (12U)                                      }}
\DoxyCodeLine{5628 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1\_Msk           (0x1UL << DAC\_CR\_DMAEN1\_Pos)                }}
\DoxyCodeLine{5629 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN1               DAC\_CR\_DMAEN1\_Msk                          }}
\DoxyCodeLine{5630 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Pos        (13U)                                      }}
\DoxyCodeLine{5631 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE1\_Pos)             }}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE1            DAC\_CR\_DMAUDRIE1\_Msk                       }}
\DoxyCodeLine{5633 \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Pos              (16U)                                      }}
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#define DAC\_CR\_EN2\_Msk              (0x1UL << DAC\_CR\_EN2\_Pos)                   }}
\DoxyCodeLine{5635 \textcolor{preprocessor}{\#define DAC\_CR\_EN2                  DAC\_CR\_EN2\_Msk                             }}
\DoxyCodeLine{5636 \textcolor{preprocessor}{\#define DAC\_CR\_BOFF2\_Pos            (17U)                                      }}
\DoxyCodeLine{5637 \textcolor{preprocessor}{\#define DAC\_CR\_BOFF2\_Msk            (0x1UL << DAC\_CR\_BOFF2\_Pos)                 }}
\DoxyCodeLine{5638 \textcolor{preprocessor}{\#define DAC\_CR\_BOFF2                DAC\_CR\_BOFF2\_Msk                           }}
\DoxyCodeLine{5639 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Pos             (18U)                                      }}
\DoxyCodeLine{5640 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2\_Msk             (0x1UL << DAC\_CR\_TEN2\_Pos)                  }}
\DoxyCodeLine{5641 \textcolor{preprocessor}{\#define DAC\_CR\_TEN2                 DAC\_CR\_TEN2\_Msk                            }}
\DoxyCodeLine{5643 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Pos            (19U)                                      }}
\DoxyCodeLine{5644 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_Msk            (0x7UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{5645 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2                DAC\_CR\_TSEL2\_Msk                           }}
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_0              (0x1UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{5647 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_1              (0x2UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{5648 \textcolor{preprocessor}{\#define DAC\_CR\_TSEL2\_2              (0x4UL << DAC\_CR\_TSEL2\_Pos)                 }}
\DoxyCodeLine{5650 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Pos            (22U)                                      }}
\DoxyCodeLine{5651 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_Msk            (0x3UL << DAC\_CR\_WAVE2\_Pos)                 }}
\DoxyCodeLine{5652 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2                DAC\_CR\_WAVE2\_Msk                           }}
\DoxyCodeLine{5653 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_0              (0x1UL << DAC\_CR\_WAVE2\_Pos)                 }}
\DoxyCodeLine{5654 \textcolor{preprocessor}{\#define DAC\_CR\_WAVE2\_1              (0x2UL << DAC\_CR\_WAVE2\_Pos)                 }}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Pos            (24U)                                      }}
\DoxyCodeLine{5657 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_Msk            (0xFUL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2                DAC\_CR\_MAMP2\_Msk                           }}
\DoxyCodeLine{5659 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_0              (0x1UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5660 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_1              (0x2UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5661 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_2              (0x4UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5662 \textcolor{preprocessor}{\#define DAC\_CR\_MAMP2\_3              (0x8UL << DAC\_CR\_MAMP2\_Pos)                 }}
\DoxyCodeLine{5664 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Pos           (28U)                                      }}
\DoxyCodeLine{5665 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2\_Msk           (0x1UL << DAC\_CR\_DMAEN2\_Pos)                }}
\DoxyCodeLine{5666 \textcolor{preprocessor}{\#define DAC\_CR\_DMAEN2               DAC\_CR\_DMAEN2\_Msk                          }}
\DoxyCodeLine{5667 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Pos        (29U)                                      }}
\DoxyCodeLine{5668 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2\_Msk        (0x1UL << DAC\_CR\_DMAUDRIE2\_Pos)             }}
\DoxyCodeLine{5669 \textcolor{preprocessor}{\#define DAC\_CR\_DMAUDRIE2            DAC\_CR\_DMAUDRIE2\_Msk                       }}
\DoxyCodeLine{5671 \textcolor{comment}{/*****************  Bit definition for DAC\_SWTRIGR register  ******************/}}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Pos     (0U)                                       }}
\DoxyCodeLine{5673 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG1\_Pos)          }}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG1         DAC\_SWTRIGR\_SWTRIG1\_Msk                    }}
\DoxyCodeLine{5675 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Pos     (1U)                                       }}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2\_Msk     (0x1UL << DAC\_SWTRIGR\_SWTRIG2\_Pos)          }}
\DoxyCodeLine{5677 \textcolor{preprocessor}{\#define DAC\_SWTRIGR\_SWTRIG2         DAC\_SWTRIGR\_SWTRIG2\_Msk                    }}
\DoxyCodeLine{5679 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R1 register  ******************/}}
\DoxyCodeLine{5680 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Pos    (0U)                                       }}
\DoxyCodeLine{5681 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12R1\_DACC1DHR\_Pos)       }}
\DoxyCodeLine{5682 \textcolor{preprocessor}{\#define DAC\_DHR12R1\_DACC1DHR        DAC\_DHR12R1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{5684 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L1 register  ******************/}}
\DoxyCodeLine{5685 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Pos    (4U)                                       }}
\DoxyCodeLine{5686 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12L1\_DACC1DHR\_Pos)       }}
\DoxyCodeLine{5687 \textcolor{preprocessor}{\#define DAC\_DHR12L1\_DACC1DHR        DAC\_DHR12L1\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{5689 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R1 register  ******************/}}
\DoxyCodeLine{5690 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Pos     (0U)                                       }}
\DoxyCodeLine{5691 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8R1\_DACC1DHR\_Pos)         }}
\DoxyCodeLine{5692 \textcolor{preprocessor}{\#define DAC\_DHR8R1\_DACC1DHR         DAC\_DHR8R1\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{5694 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12R2 register  ******************/}}
\DoxyCodeLine{5695 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Pos    (0U)                                       }}
\DoxyCodeLine{5696 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12R2\_DACC2DHR\_Pos)       }}
\DoxyCodeLine{5697 \textcolor{preprocessor}{\#define DAC\_DHR12R2\_DACC2DHR        DAC\_DHR12R2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{5699 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12L2 register  ******************/}}
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Pos    (4U)                                       }}
\DoxyCodeLine{5701 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12L2\_DACC2DHR\_Pos)       }}
\DoxyCodeLine{5702 \textcolor{preprocessor}{\#define DAC\_DHR12L2\_DACC2DHR        DAC\_DHR12L2\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{5704 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8R2 register  ******************/}}
\DoxyCodeLine{5705 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Pos     (0U)                                       }}
\DoxyCodeLine{5706 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8R2\_DACC2DHR\_Pos)         }}
\DoxyCodeLine{5707 \textcolor{preprocessor}{\#define DAC\_DHR8R2\_DACC2DHR         DAC\_DHR8R2\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{5709 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12RD register  ******************/}}
\DoxyCodeLine{5710 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Pos    (0U)                                       }}
\DoxyCodeLine{5711 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC1DHR\_Pos)       }}
\DoxyCodeLine{5712 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC1DHR        DAC\_DHR12RD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{5713 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Pos    (16U)                                      }}
\DoxyCodeLine{5714 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12RD\_DACC2DHR\_Pos)       }}
\DoxyCodeLine{5715 \textcolor{preprocessor}{\#define DAC\_DHR12RD\_DACC2DHR        DAC\_DHR12RD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{5717 \textcolor{comment}{/*****************  Bit definition for DAC\_DHR12LD register  ******************/}}
\DoxyCodeLine{5718 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Pos    (4U)                                       }}
\DoxyCodeLine{5719 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC1DHR\_Pos)       }}
\DoxyCodeLine{5720 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC1DHR        DAC\_DHR12LD\_DACC1DHR\_Msk                   }}
\DoxyCodeLine{5721 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Pos    (20U)                                      }}
\DoxyCodeLine{5722 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR\_Msk    (0xFFFUL << DAC\_DHR12LD\_DACC2DHR\_Pos)       }}
\DoxyCodeLine{5723 \textcolor{preprocessor}{\#define DAC\_DHR12LD\_DACC2DHR        DAC\_DHR12LD\_DACC2DHR\_Msk                   }}
\DoxyCodeLine{5725 \textcolor{comment}{/******************  Bit definition for DAC\_DHR8RD register  ******************/}}
\DoxyCodeLine{5726 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Pos     (0U)                                       }}
\DoxyCodeLine{5727 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC1DHR\_Pos)         }}
\DoxyCodeLine{5728 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC1DHR         DAC\_DHR8RD\_DACC1DHR\_Msk                    }}
\DoxyCodeLine{5729 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Pos     (8U)                                       }}
\DoxyCodeLine{5730 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR\_Msk     (0xFFUL << DAC\_DHR8RD\_DACC2DHR\_Pos)         }}
\DoxyCodeLine{5731 \textcolor{preprocessor}{\#define DAC\_DHR8RD\_DACC2DHR         DAC\_DHR8RD\_DACC2DHR\_Msk                    }}
\DoxyCodeLine{5733 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR1 register  *******************/}}
\DoxyCodeLine{5734 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Pos       (0U)                                       }}
\DoxyCodeLine{5735 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR\_Msk       (0xFFFUL << DAC\_DOR1\_DACC1DOR\_Pos)          }}
\DoxyCodeLine{5736 \textcolor{preprocessor}{\#define DAC\_DOR1\_DACC1DOR           DAC\_DOR1\_DACC1DOR\_Msk                      }}
\DoxyCodeLine{5738 \textcolor{comment}{/*******************  Bit definition for DAC\_DOR2 register  *******************/}}
\DoxyCodeLine{5739 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Pos       (0U)                                       }}
\DoxyCodeLine{5740 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR\_Msk       (0xFFFUL << DAC\_DOR2\_DACC2DOR\_Pos)          }}
\DoxyCodeLine{5741 \textcolor{preprocessor}{\#define DAC\_DOR2\_DACC2DOR           DAC\_DOR2\_DACC2DOR\_Msk                      }}
\DoxyCodeLine{5743 \textcolor{comment}{/********************  Bit definition for DAC\_SR register  ********************/}}
\DoxyCodeLine{5744 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Pos          (13U)                                      }}
\DoxyCodeLine{5745 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1\_Msk          (0x1UL << DAC\_SR\_DMAUDR1\_Pos)               }}
\DoxyCodeLine{5746 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR1              DAC\_SR\_DMAUDR1\_Msk                         }}
\DoxyCodeLine{5747 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Pos          (29U)                                      }}
\DoxyCodeLine{5748 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2\_Msk          (0x1UL << DAC\_SR\_DMAUDR2\_Pos)               }}
\DoxyCodeLine{5749 \textcolor{preprocessor}{\#define DAC\_SR\_DMAUDR2              DAC\_SR\_DMAUDR2\_Msk                         }}
\DoxyCodeLine{5751 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5752 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5753 \textcolor{comment}{/*                                    DCMI                                    */}}
\DoxyCodeLine{5754 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5755 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5756 \textcolor{comment}{/********************  Bits definition for DCMI\_CR register  ******************/}}
\DoxyCodeLine{5757 \textcolor{preprocessor}{\#define DCMI\_CR\_CAPTURE\_Pos        (0U)                                        }}
\DoxyCodeLine{5758 \textcolor{preprocessor}{\#define DCMI\_CR\_CAPTURE\_Msk        (0x1UL << DCMI\_CR\_CAPTURE\_Pos)               }}
\DoxyCodeLine{5759 \textcolor{preprocessor}{\#define DCMI\_CR\_CAPTURE            DCMI\_CR\_CAPTURE\_Msk                         }}
\DoxyCodeLine{5760 \textcolor{preprocessor}{\#define DCMI\_CR\_CM\_Pos             (1U)                                        }}
\DoxyCodeLine{5761 \textcolor{preprocessor}{\#define DCMI\_CR\_CM\_Msk             (0x1UL << DCMI\_CR\_CM\_Pos)                    }}
\DoxyCodeLine{5762 \textcolor{preprocessor}{\#define DCMI\_CR\_CM                 DCMI\_CR\_CM\_Msk                              }}
\DoxyCodeLine{5763 \textcolor{preprocessor}{\#define DCMI\_CR\_CROP\_Pos           (2U)                                        }}
\DoxyCodeLine{5764 \textcolor{preprocessor}{\#define DCMI\_CR\_CROP\_Msk           (0x1UL << DCMI\_CR\_CROP\_Pos)                  }}
\DoxyCodeLine{5765 \textcolor{preprocessor}{\#define DCMI\_CR\_CROP               DCMI\_CR\_CROP\_Msk                            }}
\DoxyCodeLine{5766 \textcolor{preprocessor}{\#define DCMI\_CR\_JPEG\_Pos           (3U)                                        }}
\DoxyCodeLine{5767 \textcolor{preprocessor}{\#define DCMI\_CR\_JPEG\_Msk           (0x1UL << DCMI\_CR\_JPEG\_Pos)                  }}
\DoxyCodeLine{5768 \textcolor{preprocessor}{\#define DCMI\_CR\_JPEG               DCMI\_CR\_JPEG\_Msk                            }}
\DoxyCodeLine{5769 \textcolor{preprocessor}{\#define DCMI\_CR\_ESS\_Pos            (4U)                                        }}
\DoxyCodeLine{5770 \textcolor{preprocessor}{\#define DCMI\_CR\_ESS\_Msk            (0x1UL << DCMI\_CR\_ESS\_Pos)                   }}
\DoxyCodeLine{5771 \textcolor{preprocessor}{\#define DCMI\_CR\_ESS                DCMI\_CR\_ESS\_Msk                             }}
\DoxyCodeLine{5772 \textcolor{preprocessor}{\#define DCMI\_CR\_PCKPOL\_Pos         (5U)                                        }}
\DoxyCodeLine{5773 \textcolor{preprocessor}{\#define DCMI\_CR\_PCKPOL\_Msk         (0x1UL << DCMI\_CR\_PCKPOL\_Pos)                }}
\DoxyCodeLine{5774 \textcolor{preprocessor}{\#define DCMI\_CR\_PCKPOL             DCMI\_CR\_PCKPOL\_Msk                          }}
\DoxyCodeLine{5775 \textcolor{preprocessor}{\#define DCMI\_CR\_HSPOL\_Pos          (6U)                                        }}
\DoxyCodeLine{5776 \textcolor{preprocessor}{\#define DCMI\_CR\_HSPOL\_Msk          (0x1UL << DCMI\_CR\_HSPOL\_Pos)                 }}
\DoxyCodeLine{5777 \textcolor{preprocessor}{\#define DCMI\_CR\_HSPOL              DCMI\_CR\_HSPOL\_Msk                           }}
\DoxyCodeLine{5778 \textcolor{preprocessor}{\#define DCMI\_CR\_VSPOL\_Pos          (7U)                                        }}
\DoxyCodeLine{5779 \textcolor{preprocessor}{\#define DCMI\_CR\_VSPOL\_Msk          (0x1UL << DCMI\_CR\_VSPOL\_Pos)                 }}
\DoxyCodeLine{5780 \textcolor{preprocessor}{\#define DCMI\_CR\_VSPOL              DCMI\_CR\_VSPOL\_Msk                           }}
\DoxyCodeLine{5781 \textcolor{preprocessor}{\#define DCMI\_CR\_FCRC\_0             0x00000100U                                 }}
\DoxyCodeLine{5782 \textcolor{preprocessor}{\#define DCMI\_CR\_FCRC\_1             0x00000200U                                 }}
\DoxyCodeLine{5783 \textcolor{preprocessor}{\#define DCMI\_CR\_EDM\_0              0x00000400U                                 }}
\DoxyCodeLine{5784 \textcolor{preprocessor}{\#define DCMI\_CR\_EDM\_1              0x00000800U                                 }}
\DoxyCodeLine{5785 \textcolor{preprocessor}{\#define DCMI\_CR\_CRE\_Pos            (12U)                                       }}
\DoxyCodeLine{5786 \textcolor{preprocessor}{\#define DCMI\_CR\_CRE\_Msk            (0x1UL << DCMI\_CR\_CRE\_Pos)                   }}
\DoxyCodeLine{5787 \textcolor{preprocessor}{\#define DCMI\_CR\_CRE                DCMI\_CR\_CRE\_Msk                             }}
\DoxyCodeLine{5788 \textcolor{preprocessor}{\#define DCMI\_CR\_ENABLE\_Pos         (14U)                                       }}
\DoxyCodeLine{5789 \textcolor{preprocessor}{\#define DCMI\_CR\_ENABLE\_Msk         (0x1UL << DCMI\_CR\_ENABLE\_Pos)                }}
\DoxyCodeLine{5790 \textcolor{preprocessor}{\#define DCMI\_CR\_ENABLE             DCMI\_CR\_ENABLE\_Msk                          }}
\DoxyCodeLine{5791 }
\DoxyCodeLine{5792 \textcolor{comment}{/********************  Bits definition for DCMI\_SR register  ******************/}}
\DoxyCodeLine{5793 \textcolor{preprocessor}{\#define DCMI\_SR\_HSYNC\_Pos          (0U)                                        }}
\DoxyCodeLine{5794 \textcolor{preprocessor}{\#define DCMI\_SR\_HSYNC\_Msk          (0x1UL << DCMI\_SR\_HSYNC\_Pos)                 }}
\DoxyCodeLine{5795 \textcolor{preprocessor}{\#define DCMI\_SR\_HSYNC              DCMI\_SR\_HSYNC\_Msk                           }}
\DoxyCodeLine{5796 \textcolor{preprocessor}{\#define DCMI\_SR\_VSYNC\_Pos          (1U)                                        }}
\DoxyCodeLine{5797 \textcolor{preprocessor}{\#define DCMI\_SR\_VSYNC\_Msk          (0x1UL << DCMI\_SR\_VSYNC\_Pos)                 }}
\DoxyCodeLine{5798 \textcolor{preprocessor}{\#define DCMI\_SR\_VSYNC              DCMI\_SR\_VSYNC\_Msk                           }}
\DoxyCodeLine{5799 \textcolor{preprocessor}{\#define DCMI\_SR\_FNE\_Pos            (2U)                                        }}
\DoxyCodeLine{5800 \textcolor{preprocessor}{\#define DCMI\_SR\_FNE\_Msk            (0x1UL << DCMI\_SR\_FNE\_Pos)                   }}
\DoxyCodeLine{5801 \textcolor{preprocessor}{\#define DCMI\_SR\_FNE                DCMI\_SR\_FNE\_Msk                             }}
\DoxyCodeLine{5802 }
\DoxyCodeLine{5803 \textcolor{comment}{/********************  Bits definition for DCMI\_RIS register  *****************/}}
\DoxyCodeLine{5804 \textcolor{preprocessor}{\#define DCMI\_RIS\_FRAME\_RIS\_Pos     (0U)                                        }}
\DoxyCodeLine{5805 \textcolor{preprocessor}{\#define DCMI\_RIS\_FRAME\_RIS\_Msk     (0x1UL << DCMI\_RIS\_FRAME\_RIS\_Pos)            }}
\DoxyCodeLine{5806 \textcolor{preprocessor}{\#define DCMI\_RIS\_FRAME\_RIS         DCMI\_RIS\_FRAME\_RIS\_Msk                      }}
\DoxyCodeLine{5807 \textcolor{preprocessor}{\#define DCMI\_RIS\_OVR\_RIS\_Pos       (1U)                                        }}
\DoxyCodeLine{5808 \textcolor{preprocessor}{\#define DCMI\_RIS\_OVR\_RIS\_Msk       (0x1UL << DCMI\_RIS\_OVR\_RIS\_Pos)              }}
\DoxyCodeLine{5809 \textcolor{preprocessor}{\#define DCMI\_RIS\_OVR\_RIS           DCMI\_RIS\_OVR\_RIS\_Msk                        }}
\DoxyCodeLine{5810 \textcolor{preprocessor}{\#define DCMI\_RIS\_ERR\_RIS\_Pos       (2U)                                        }}
\DoxyCodeLine{5811 \textcolor{preprocessor}{\#define DCMI\_RIS\_ERR\_RIS\_Msk       (0x1UL << DCMI\_RIS\_ERR\_RIS\_Pos)              }}
\DoxyCodeLine{5812 \textcolor{preprocessor}{\#define DCMI\_RIS\_ERR\_RIS           DCMI\_RIS\_ERR\_RIS\_Msk                        }}
\DoxyCodeLine{5813 \textcolor{preprocessor}{\#define DCMI\_RIS\_VSYNC\_RIS\_Pos     (3U)                                        }}
\DoxyCodeLine{5814 \textcolor{preprocessor}{\#define DCMI\_RIS\_VSYNC\_RIS\_Msk     (0x1UL << DCMI\_RIS\_VSYNC\_RIS\_Pos)            }}
\DoxyCodeLine{5815 \textcolor{preprocessor}{\#define DCMI\_RIS\_VSYNC\_RIS         DCMI\_RIS\_VSYNC\_RIS\_Msk                      }}
\DoxyCodeLine{5816 \textcolor{preprocessor}{\#define DCMI\_RIS\_LINE\_RIS\_Pos      (4U)                                        }}
\DoxyCodeLine{5817 \textcolor{preprocessor}{\#define DCMI\_RIS\_LINE\_RIS\_Msk      (0x1UL << DCMI\_RIS\_LINE\_RIS\_Pos)             }}
\DoxyCodeLine{5818 \textcolor{preprocessor}{\#define DCMI\_RIS\_LINE\_RIS          DCMI\_RIS\_LINE\_RIS\_Msk                       }}
\DoxyCodeLine{5819 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5820 \textcolor{preprocessor}{\#define DCMI\_RISR\_FRAME\_RIS                  DCMI\_RIS\_FRAME\_RIS}}
\DoxyCodeLine{5821 \textcolor{preprocessor}{\#define DCMI\_RISR\_OVR\_RIS                    DCMI\_RIS\_OVR\_RIS}}
\DoxyCodeLine{5822 \textcolor{preprocessor}{\#define DCMI\_RISR\_ERR\_RIS                    DCMI\_RIS\_ERR\_RIS}}
\DoxyCodeLine{5823 \textcolor{preprocessor}{\#define DCMI\_RISR\_VSYNC\_RIS                  DCMI\_RIS\_VSYNC\_RIS}}
\DoxyCodeLine{5824 \textcolor{preprocessor}{\#define DCMI\_RISR\_LINE\_RIS                   DCMI\_RIS\_LINE\_RIS}}
\DoxyCodeLine{5825 \textcolor{preprocessor}{\#define DCMI\_RISR\_OVF\_RIS                    DCMI\_RIS\_OVR\_RIS}}
\DoxyCodeLine{5826 }
\DoxyCodeLine{5827 \textcolor{comment}{/********************  Bits definition for DCMI\_IER register  *****************/}}
\DoxyCodeLine{5828 \textcolor{preprocessor}{\#define DCMI\_IER\_FRAME\_IE\_Pos      (0U)                                        }}
\DoxyCodeLine{5829 \textcolor{preprocessor}{\#define DCMI\_IER\_FRAME\_IE\_Msk      (0x1UL << DCMI\_IER\_FRAME\_IE\_Pos)             }}
\DoxyCodeLine{5830 \textcolor{preprocessor}{\#define DCMI\_IER\_FRAME\_IE          DCMI\_IER\_FRAME\_IE\_Msk                       }}
\DoxyCodeLine{5831 \textcolor{preprocessor}{\#define DCMI\_IER\_OVR\_IE\_Pos        (1U)                                        }}
\DoxyCodeLine{5832 \textcolor{preprocessor}{\#define DCMI\_IER\_OVR\_IE\_Msk        (0x1UL << DCMI\_IER\_OVR\_IE\_Pos)               }}
\DoxyCodeLine{5833 \textcolor{preprocessor}{\#define DCMI\_IER\_OVR\_IE            DCMI\_IER\_OVR\_IE\_Msk                         }}
\DoxyCodeLine{5834 \textcolor{preprocessor}{\#define DCMI\_IER\_ERR\_IE\_Pos        (2U)                                        }}
\DoxyCodeLine{5835 \textcolor{preprocessor}{\#define DCMI\_IER\_ERR\_IE\_Msk        (0x1UL << DCMI\_IER\_ERR\_IE\_Pos)               }}
\DoxyCodeLine{5836 \textcolor{preprocessor}{\#define DCMI\_IER\_ERR\_IE            DCMI\_IER\_ERR\_IE\_Msk                         }}
\DoxyCodeLine{5837 \textcolor{preprocessor}{\#define DCMI\_IER\_VSYNC\_IE\_Pos      (3U)                                        }}
\DoxyCodeLine{5838 \textcolor{preprocessor}{\#define DCMI\_IER\_VSYNC\_IE\_Msk      (0x1UL << DCMI\_IER\_VSYNC\_IE\_Pos)             }}
\DoxyCodeLine{5839 \textcolor{preprocessor}{\#define DCMI\_IER\_VSYNC\_IE          DCMI\_IER\_VSYNC\_IE\_Msk                       }}
\DoxyCodeLine{5840 \textcolor{preprocessor}{\#define DCMI\_IER\_LINE\_IE\_Pos       (4U)                                        }}
\DoxyCodeLine{5841 \textcolor{preprocessor}{\#define DCMI\_IER\_LINE\_IE\_Msk       (0x1UL << DCMI\_IER\_LINE\_IE\_Pos)              }}
\DoxyCodeLine{5842 \textcolor{preprocessor}{\#define DCMI\_IER\_LINE\_IE           DCMI\_IER\_LINE\_IE\_Msk                        }}
\DoxyCodeLine{5843 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5844 \textcolor{preprocessor}{\#define DCMI\_IER\_OVF\_IE                      DCMI\_IER\_OVR\_IE}}
\DoxyCodeLine{5845 }
\DoxyCodeLine{5846 \textcolor{comment}{/********************  Bits definition for DCMI\_MIS register  *****************/}}
\DoxyCodeLine{5847 \textcolor{preprocessor}{\#define DCMI\_MIS\_FRAME\_MIS\_Pos     (0U)                                        }}
\DoxyCodeLine{5848 \textcolor{preprocessor}{\#define DCMI\_MIS\_FRAME\_MIS\_Msk     (0x1UL << DCMI\_MIS\_FRAME\_MIS\_Pos)            }}
\DoxyCodeLine{5849 \textcolor{preprocessor}{\#define DCMI\_MIS\_FRAME\_MIS         DCMI\_MIS\_FRAME\_MIS\_Msk                      }}
\DoxyCodeLine{5850 \textcolor{preprocessor}{\#define DCMI\_MIS\_OVR\_MIS\_Pos       (1U)                                        }}
\DoxyCodeLine{5851 \textcolor{preprocessor}{\#define DCMI\_MIS\_OVR\_MIS\_Msk       (0x1UL << DCMI\_MIS\_OVR\_MIS\_Pos)              }}
\DoxyCodeLine{5852 \textcolor{preprocessor}{\#define DCMI\_MIS\_OVR\_MIS           DCMI\_MIS\_OVR\_MIS\_Msk                        }}
\DoxyCodeLine{5853 \textcolor{preprocessor}{\#define DCMI\_MIS\_ERR\_MIS\_Pos       (2U)                                        }}
\DoxyCodeLine{5854 \textcolor{preprocessor}{\#define DCMI\_MIS\_ERR\_MIS\_Msk       (0x1UL << DCMI\_MIS\_ERR\_MIS\_Pos)              }}
\DoxyCodeLine{5855 \textcolor{preprocessor}{\#define DCMI\_MIS\_ERR\_MIS           DCMI\_MIS\_ERR\_MIS\_Msk                        }}
\DoxyCodeLine{5856 \textcolor{preprocessor}{\#define DCMI\_MIS\_VSYNC\_MIS\_Pos     (3U)                                        }}
\DoxyCodeLine{5857 \textcolor{preprocessor}{\#define DCMI\_MIS\_VSYNC\_MIS\_Msk     (0x1UL << DCMI\_MIS\_VSYNC\_MIS\_Pos)            }}
\DoxyCodeLine{5858 \textcolor{preprocessor}{\#define DCMI\_MIS\_VSYNC\_MIS         DCMI\_MIS\_VSYNC\_MIS\_Msk                      }}
\DoxyCodeLine{5859 \textcolor{preprocessor}{\#define DCMI\_MIS\_LINE\_MIS\_Pos      (4U)                                        }}
\DoxyCodeLine{5860 \textcolor{preprocessor}{\#define DCMI\_MIS\_LINE\_MIS\_Msk      (0x1UL << DCMI\_MIS\_LINE\_MIS\_Pos)             }}
\DoxyCodeLine{5861 \textcolor{preprocessor}{\#define DCMI\_MIS\_LINE\_MIS          DCMI\_MIS\_LINE\_MIS\_Msk                       }}
\DoxyCodeLine{5862 }
\DoxyCodeLine{5863 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5864 \textcolor{preprocessor}{\#define DCMI\_MISR\_FRAME\_MIS                  DCMI\_MIS\_FRAME\_MIS}}
\DoxyCodeLine{5865 \textcolor{preprocessor}{\#define DCMI\_MISR\_OVF\_MIS                    DCMI\_MIS\_OVR\_MIS}}
\DoxyCodeLine{5866 \textcolor{preprocessor}{\#define DCMI\_MISR\_ERR\_MIS                    DCMI\_MIS\_ERR\_MIS}}
\DoxyCodeLine{5867 \textcolor{preprocessor}{\#define DCMI\_MISR\_VSYNC\_MIS                  DCMI\_MIS\_VSYNC\_MIS}}
\DoxyCodeLine{5868 \textcolor{preprocessor}{\#define DCMI\_MISR\_LINE\_MIS                   DCMI\_MIS\_LINE\_MIS}}
\DoxyCodeLine{5869 }
\DoxyCodeLine{5870 \textcolor{comment}{/********************  Bits definition for DCMI\_ICR register  *****************/}}
\DoxyCodeLine{5871 \textcolor{preprocessor}{\#define DCMI\_ICR\_FRAME\_ISC\_Pos     (0U)                                        }}
\DoxyCodeLine{5872 \textcolor{preprocessor}{\#define DCMI\_ICR\_FRAME\_ISC\_Msk     (0x1UL << DCMI\_ICR\_FRAME\_ISC\_Pos)            }}
\DoxyCodeLine{5873 \textcolor{preprocessor}{\#define DCMI\_ICR\_FRAME\_ISC         DCMI\_ICR\_FRAME\_ISC\_Msk                      }}
\DoxyCodeLine{5874 \textcolor{preprocessor}{\#define DCMI\_ICR\_OVR\_ISC\_Pos       (1U)                                        }}
\DoxyCodeLine{5875 \textcolor{preprocessor}{\#define DCMI\_ICR\_OVR\_ISC\_Msk       (0x1UL << DCMI\_ICR\_OVR\_ISC\_Pos)              }}
\DoxyCodeLine{5876 \textcolor{preprocessor}{\#define DCMI\_ICR\_OVR\_ISC           DCMI\_ICR\_OVR\_ISC\_Msk                        }}
\DoxyCodeLine{5877 \textcolor{preprocessor}{\#define DCMI\_ICR\_ERR\_ISC\_Pos       (2U)                                        }}
\DoxyCodeLine{5878 \textcolor{preprocessor}{\#define DCMI\_ICR\_ERR\_ISC\_Msk       (0x1UL << DCMI\_ICR\_ERR\_ISC\_Pos)              }}
\DoxyCodeLine{5879 \textcolor{preprocessor}{\#define DCMI\_ICR\_ERR\_ISC           DCMI\_ICR\_ERR\_ISC\_Msk                        }}
\DoxyCodeLine{5880 \textcolor{preprocessor}{\#define DCMI\_ICR\_VSYNC\_ISC\_Pos     (3U)                                        }}
\DoxyCodeLine{5881 \textcolor{preprocessor}{\#define DCMI\_ICR\_VSYNC\_ISC\_Msk     (0x1UL << DCMI\_ICR\_VSYNC\_ISC\_Pos)            }}
\DoxyCodeLine{5882 \textcolor{preprocessor}{\#define DCMI\_ICR\_VSYNC\_ISC         DCMI\_ICR\_VSYNC\_ISC\_Msk                      }}
\DoxyCodeLine{5883 \textcolor{preprocessor}{\#define DCMI\_ICR\_LINE\_ISC\_Pos      (4U)                                        }}
\DoxyCodeLine{5884 \textcolor{preprocessor}{\#define DCMI\_ICR\_LINE\_ISC\_Msk      (0x1UL << DCMI\_ICR\_LINE\_ISC\_Pos)             }}
\DoxyCodeLine{5885 \textcolor{preprocessor}{\#define DCMI\_ICR\_LINE\_ISC          DCMI\_ICR\_LINE\_ISC\_Msk                       }}
\DoxyCodeLine{5886 }
\DoxyCodeLine{5887 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{5888 \textcolor{preprocessor}{\#define DCMI\_ICR\_OVF\_ISC                     DCMI\_ICR\_OVR\_ISC}}
\DoxyCodeLine{5889 }
\DoxyCodeLine{5890 \textcolor{comment}{/********************  Bits definition for DCMI\_ESCR register  ******************/}}
\DoxyCodeLine{5891 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FSC\_Pos          (0U)                                        }}
\DoxyCodeLine{5892 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FSC\_Msk          (0xFFUL << DCMI\_ESCR\_FSC\_Pos)                }}
\DoxyCodeLine{5893 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FSC              DCMI\_ESCR\_FSC\_Msk                           }}
\DoxyCodeLine{5894 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LSC\_Pos          (8U)                                        }}
\DoxyCodeLine{5895 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LSC\_Msk          (0xFFUL << DCMI\_ESCR\_LSC\_Pos)                }}
\DoxyCodeLine{5896 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LSC              DCMI\_ESCR\_LSC\_Msk                           }}
\DoxyCodeLine{5897 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LEC\_Pos          (16U)                                       }}
\DoxyCodeLine{5898 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LEC\_Msk          (0xFFUL << DCMI\_ESCR\_LEC\_Pos)                }}
\DoxyCodeLine{5899 \textcolor{preprocessor}{\#define DCMI\_ESCR\_LEC              DCMI\_ESCR\_LEC\_Msk                           }}
\DoxyCodeLine{5900 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FEC\_Pos          (24U)                                       }}
\DoxyCodeLine{5901 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FEC\_Msk          (0xFFUL << DCMI\_ESCR\_FEC\_Pos)                }}
\DoxyCodeLine{5902 \textcolor{preprocessor}{\#define DCMI\_ESCR\_FEC              DCMI\_ESCR\_FEC\_Msk                           }}
\DoxyCodeLine{5903 }
\DoxyCodeLine{5904 \textcolor{comment}{/********************  Bits definition for DCMI\_ESUR register  ******************/}}
\DoxyCodeLine{5905 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FSU\_Pos          (0U)                                        }}
\DoxyCodeLine{5906 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FSU\_Msk          (0xFFUL << DCMI\_ESUR\_FSU\_Pos)                }}
\DoxyCodeLine{5907 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FSU              DCMI\_ESUR\_FSU\_Msk                           }}
\DoxyCodeLine{5908 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LSU\_Pos          (8U)                                        }}
\DoxyCodeLine{5909 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LSU\_Msk          (0xFFUL << DCMI\_ESUR\_LSU\_Pos)                }}
\DoxyCodeLine{5910 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LSU              DCMI\_ESUR\_LSU\_Msk                           }}
\DoxyCodeLine{5911 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LEU\_Pos          (16U)                                       }}
\DoxyCodeLine{5912 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LEU\_Msk          (0xFFUL << DCMI\_ESUR\_LEU\_Pos)                }}
\DoxyCodeLine{5913 \textcolor{preprocessor}{\#define DCMI\_ESUR\_LEU              DCMI\_ESUR\_LEU\_Msk                           }}
\DoxyCodeLine{5914 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FEU\_Pos          (24U)                                       }}
\DoxyCodeLine{5915 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FEU\_Msk          (0xFFUL << DCMI\_ESUR\_FEU\_Pos)                }}
\DoxyCodeLine{5916 \textcolor{preprocessor}{\#define DCMI\_ESUR\_FEU              DCMI\_ESUR\_FEU\_Msk                           }}
\DoxyCodeLine{5917 }
\DoxyCodeLine{5918 \textcolor{comment}{/********************  Bits definition for DCMI\_CWSTRT register  ******************/}}
\DoxyCodeLine{5919 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_HOFFCNT\_Pos    (0U)                                        }}
\DoxyCodeLine{5920 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_HOFFCNT\_Msk    (0x3FFFUL << DCMI\_CWSTRT\_HOFFCNT\_Pos)        }}
\DoxyCodeLine{5921 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_HOFFCNT        DCMI\_CWSTRT\_HOFFCNT\_Msk                     }}
\DoxyCodeLine{5922 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_VST\_Pos        (16U)                                       }}
\DoxyCodeLine{5923 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_VST\_Msk        (0x1FFFUL << DCMI\_CWSTRT\_VST\_Pos)            }}
\DoxyCodeLine{5924 \textcolor{preprocessor}{\#define DCMI\_CWSTRT\_VST            DCMI\_CWSTRT\_VST\_Msk                         }}
\DoxyCodeLine{5925 }
\DoxyCodeLine{5926 \textcolor{comment}{/********************  Bits definition for DCMI\_CWSIZE register  ******************/}}
\DoxyCodeLine{5927 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_CAPCNT\_Pos     (0U)                                        }}
\DoxyCodeLine{5928 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_CAPCNT\_Msk     (0x3FFFUL << DCMI\_CWSIZE\_CAPCNT\_Pos)         }}
\DoxyCodeLine{5929 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_CAPCNT         DCMI\_CWSIZE\_CAPCNT\_Msk                      }}
\DoxyCodeLine{5930 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_VLINE\_Pos      (16U)                                       }}
\DoxyCodeLine{5931 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_VLINE\_Msk      (0x3FFFUL << DCMI\_CWSIZE\_VLINE\_Pos)          }}
\DoxyCodeLine{5932 \textcolor{preprocessor}{\#define DCMI\_CWSIZE\_VLINE          DCMI\_CWSIZE\_VLINE\_Msk                       }}
\DoxyCodeLine{5933 }
\DoxyCodeLine{5934 \textcolor{comment}{/********************  Bits definition for DCMI\_DR register  *********************/}}
\DoxyCodeLine{5935 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE0\_Pos          (0U)                                        }}
\DoxyCodeLine{5936 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE0\_Msk          (0xFFUL << DCMI\_DR\_BYTE0\_Pos)                }}
\DoxyCodeLine{5937 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE0              DCMI\_DR\_BYTE0\_Msk                           }}
\DoxyCodeLine{5938 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE1\_Pos          (8U)                                        }}
\DoxyCodeLine{5939 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE1\_Msk          (0xFFUL << DCMI\_DR\_BYTE1\_Pos)                }}
\DoxyCodeLine{5940 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE1              DCMI\_DR\_BYTE1\_Msk                           }}
\DoxyCodeLine{5941 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE2\_Pos          (16U)                                       }}
\DoxyCodeLine{5942 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE2\_Msk          (0xFFUL << DCMI\_DR\_BYTE2\_Pos)                }}
\DoxyCodeLine{5943 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE2              DCMI\_DR\_BYTE2\_Msk                           }}
\DoxyCodeLine{5944 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE3\_Pos          (24U)                                       }}
\DoxyCodeLine{5945 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE3\_Msk          (0xFFUL << DCMI\_DR\_BYTE3\_Pos)                }}
\DoxyCodeLine{5946 \textcolor{preprocessor}{\#define DCMI\_DR\_BYTE3              DCMI\_DR\_BYTE3\_Msk                           }}
\DoxyCodeLine{5947 }
\DoxyCodeLine{5948 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5949 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5950 \textcolor{comment}{/*                             DMA Controller                                 */}}
\DoxyCodeLine{5951 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{5952 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{5953 \textcolor{comment}{/********************  Bits definition for DMA\_SxCR register  *****************/}}
\DoxyCodeLine{5954 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_Pos       (25U)                                         }}
\DoxyCodeLine{5955 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_Msk       (0x7UL << DMA\_SxCR\_CHSEL\_Pos)                  }}
\DoxyCodeLine{5956 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL           DMA\_SxCR\_CHSEL\_Msk                            }}
\DoxyCodeLine{5957 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_0         0x02000000U                                   }}
\DoxyCodeLine{5958 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_1         0x04000000U                                   }}
\DoxyCodeLine{5959 \textcolor{preprocessor}{\#define DMA\_SxCR\_CHSEL\_2         0x08000000U                                   }}
\DoxyCodeLine{5960 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_Pos      (23U)                                         }}
\DoxyCodeLine{5961 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_Msk      (0x3UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{5962 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST          DMA\_SxCR\_MBURST\_Msk                           }}
\DoxyCodeLine{5963 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_0        (0x1UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{5964 \textcolor{preprocessor}{\#define DMA\_SxCR\_MBURST\_1        (0x2UL << DMA\_SxCR\_MBURST\_Pos)                 }}
\DoxyCodeLine{5965 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_Pos      (21U)                                         }}
\DoxyCodeLine{5966 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_Msk      (0x3UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{5967 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST          DMA\_SxCR\_PBURST\_Msk                           }}
\DoxyCodeLine{5968 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_0        (0x1UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{5969 \textcolor{preprocessor}{\#define DMA\_SxCR\_PBURST\_1        (0x2UL << DMA\_SxCR\_PBURST\_Pos)                 }}
\DoxyCodeLine{5970 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT\_Pos          (19U)                                         }}
\DoxyCodeLine{5971 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT\_Msk          (0x1UL << DMA\_SxCR\_CT\_Pos)                     }}
\DoxyCodeLine{5972 \textcolor{preprocessor}{\#define DMA\_SxCR\_CT              DMA\_SxCR\_CT\_Msk                               }}
\DoxyCodeLine{5973 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM\_Pos         (18U)                                         }}
\DoxyCodeLine{5974 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM\_Msk         (0x1UL << DMA\_SxCR\_DBM\_Pos)                    }}
\DoxyCodeLine{5975 \textcolor{preprocessor}{\#define DMA\_SxCR\_DBM             DMA\_SxCR\_DBM\_Msk                              }}
\DoxyCodeLine{5976 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_Pos          (16U)                                         }}
\DoxyCodeLine{5977 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_Msk          (0x3UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{5978 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL              DMA\_SxCR\_PL\_Msk                               }}
\DoxyCodeLine{5979 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_0            (0x1UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{5980 \textcolor{preprocessor}{\#define DMA\_SxCR\_PL\_1            (0x2UL << DMA\_SxCR\_PL\_Pos)                     }}
\DoxyCodeLine{5981 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS\_Pos      (15U)                                         }}
\DoxyCodeLine{5982 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS\_Msk      (0x1UL << DMA\_SxCR\_PINCOS\_Pos)                 }}
\DoxyCodeLine{5983 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINCOS          DMA\_SxCR\_PINCOS\_Msk                           }}
\DoxyCodeLine{5984 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_Pos       (13U)                                         }}
\DoxyCodeLine{5985 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_Msk       (0x3UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{5986 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE           DMA\_SxCR\_MSIZE\_Msk                            }}
\DoxyCodeLine{5987 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_0         (0x1UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{5988 \textcolor{preprocessor}{\#define DMA\_SxCR\_MSIZE\_1         (0x2UL << DMA\_SxCR\_MSIZE\_Pos)                  }}
\DoxyCodeLine{5989 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_Pos       (11U)                                         }}
\DoxyCodeLine{5990 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_Msk       (0x3UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{5991 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE           DMA\_SxCR\_PSIZE\_Msk                            }}
\DoxyCodeLine{5992 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_0         (0x1UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{5993 \textcolor{preprocessor}{\#define DMA\_SxCR\_PSIZE\_1         (0x2UL << DMA\_SxCR\_PSIZE\_Pos)                  }}
\DoxyCodeLine{5994 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC\_Pos        (10U)                                         }}
\DoxyCodeLine{5995 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC\_Msk        (0x1UL << DMA\_SxCR\_MINC\_Pos)                   }}
\DoxyCodeLine{5996 \textcolor{preprocessor}{\#define DMA\_SxCR\_MINC            DMA\_SxCR\_MINC\_Msk                             }}
\DoxyCodeLine{5997 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC\_Pos        (9U)                                          }}
\DoxyCodeLine{5998 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC\_Msk        (0x1UL << DMA\_SxCR\_PINC\_Pos)                   }}
\DoxyCodeLine{5999 \textcolor{preprocessor}{\#define DMA\_SxCR\_PINC            DMA\_SxCR\_PINC\_Msk                             }}
\DoxyCodeLine{6000 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC\_Pos        (8U)                                          }}
\DoxyCodeLine{6001 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC\_Msk        (0x1UL << DMA\_SxCR\_CIRC\_Pos)                   }}
\DoxyCodeLine{6002 \textcolor{preprocessor}{\#define DMA\_SxCR\_CIRC            DMA\_SxCR\_CIRC\_Msk                             }}
\DoxyCodeLine{6003 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_Pos         (6U)                                          }}
\DoxyCodeLine{6004 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_Msk         (0x3UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{6005 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR             DMA\_SxCR\_DIR\_Msk                              }}
\DoxyCodeLine{6006 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_0           (0x1UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{6007 \textcolor{preprocessor}{\#define DMA\_SxCR\_DIR\_1           (0x2UL << DMA\_SxCR\_DIR\_Pos)                    }}
\DoxyCodeLine{6008 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL\_Pos      (5U)                                          }}
\DoxyCodeLine{6009 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL\_Msk      (0x1UL << DMA\_SxCR\_PFCTRL\_Pos)                 }}
\DoxyCodeLine{6010 \textcolor{preprocessor}{\#define DMA\_SxCR\_PFCTRL          DMA\_SxCR\_PFCTRL\_Msk                           }}
\DoxyCodeLine{6011 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE\_Pos        (4U)                                          }}
\DoxyCodeLine{6012 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE\_Msk        (0x1UL << DMA\_SxCR\_TCIE\_Pos)                   }}
\DoxyCodeLine{6013 \textcolor{preprocessor}{\#define DMA\_SxCR\_TCIE            DMA\_SxCR\_TCIE\_Msk                             }}
\DoxyCodeLine{6014 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE\_Pos        (3U)                                          }}
\DoxyCodeLine{6015 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE\_Msk        (0x1UL << DMA\_SxCR\_HTIE\_Pos)                   }}
\DoxyCodeLine{6016 \textcolor{preprocessor}{\#define DMA\_SxCR\_HTIE            DMA\_SxCR\_HTIE\_Msk                             }}
\DoxyCodeLine{6017 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE\_Pos        (2U)                                          }}
\DoxyCodeLine{6018 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE\_Msk        (0x1UL << DMA\_SxCR\_TEIE\_Pos)                   }}
\DoxyCodeLine{6019 \textcolor{preprocessor}{\#define DMA\_SxCR\_TEIE            DMA\_SxCR\_TEIE\_Msk                             }}
\DoxyCodeLine{6020 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE\_Pos       (1U)                                          }}
\DoxyCodeLine{6021 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE\_Msk       (0x1UL << DMA\_SxCR\_DMEIE\_Pos)                  }}
\DoxyCodeLine{6022 \textcolor{preprocessor}{\#define DMA\_SxCR\_DMEIE           DMA\_SxCR\_DMEIE\_Msk                            }}
\DoxyCodeLine{6023 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN\_Pos          (0U)                                          }}
\DoxyCodeLine{6024 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN\_Msk          (0x1UL << DMA\_SxCR\_EN\_Pos)                     }}
\DoxyCodeLine{6025 \textcolor{preprocessor}{\#define DMA\_SxCR\_EN              DMA\_SxCR\_EN\_Msk                               }}
\DoxyCodeLine{6026 }
\DoxyCodeLine{6027 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6028 \textcolor{preprocessor}{\#define DMA\_SxCR\_ACK\_Pos         (20U)                                         }}
\DoxyCodeLine{6029 \textcolor{preprocessor}{\#define DMA\_SxCR\_ACK\_Msk         (0x1UL << DMA\_SxCR\_ACK\_Pos)                    }}
\DoxyCodeLine{6030 \textcolor{preprocessor}{\#define DMA\_SxCR\_ACK             DMA\_SxCR\_ACK\_Msk                              }}
\DoxyCodeLine{6031 }
\DoxyCodeLine{6032 \textcolor{comment}{/********************  Bits definition for DMA\_SxCNDTR register  **************/}}
\DoxyCodeLine{6033 \textcolor{preprocessor}{\#define DMA\_SxNDT\_Pos            (0U)                                          }}
\DoxyCodeLine{6034 \textcolor{preprocessor}{\#define DMA\_SxNDT\_Msk            (0xFFFFUL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6035 \textcolor{preprocessor}{\#define DMA\_SxNDT                DMA\_SxNDT\_Msk                                 }}
\DoxyCodeLine{6036 \textcolor{preprocessor}{\#define DMA\_SxNDT\_0              (0x0001UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6037 \textcolor{preprocessor}{\#define DMA\_SxNDT\_1              (0x0002UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6038 \textcolor{preprocessor}{\#define DMA\_SxNDT\_2              (0x0004UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6039 \textcolor{preprocessor}{\#define DMA\_SxNDT\_3              (0x0008UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6040 \textcolor{preprocessor}{\#define DMA\_SxNDT\_4              (0x0010UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6041 \textcolor{preprocessor}{\#define DMA\_SxNDT\_5              (0x0020UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6042 \textcolor{preprocessor}{\#define DMA\_SxNDT\_6              (0x0040UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6043 \textcolor{preprocessor}{\#define DMA\_SxNDT\_7              (0x0080UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6044 \textcolor{preprocessor}{\#define DMA\_SxNDT\_8              (0x0100UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6045 \textcolor{preprocessor}{\#define DMA\_SxNDT\_9              (0x0200UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6046 \textcolor{preprocessor}{\#define DMA\_SxNDT\_10             (0x0400UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6047 \textcolor{preprocessor}{\#define DMA\_SxNDT\_11             (0x0800UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6048 \textcolor{preprocessor}{\#define DMA\_SxNDT\_12             (0x1000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6049 \textcolor{preprocessor}{\#define DMA\_SxNDT\_13             (0x2000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6050 \textcolor{preprocessor}{\#define DMA\_SxNDT\_14             (0x4000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6051 \textcolor{preprocessor}{\#define DMA\_SxNDT\_15             (0x8000UL << DMA\_SxNDT\_Pos)                    }}
\DoxyCodeLine{6053 \textcolor{comment}{/********************  Bits definition for DMA\_SxFCR register  ****************/} }
\DoxyCodeLine{6054 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE\_Pos       (7U)                                          }}
\DoxyCodeLine{6055 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE\_Msk       (0x1UL << DMA\_SxFCR\_FEIE\_Pos)                  }}
\DoxyCodeLine{6056 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FEIE           DMA\_SxFCR\_FEIE\_Msk                            }}
\DoxyCodeLine{6057 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_Pos         (3U)                                          }}
\DoxyCodeLine{6058 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_Msk         (0x7UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{6059 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS             DMA\_SxFCR\_FS\_Msk                              }}
\DoxyCodeLine{6060 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_0           (0x1UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{6061 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_1           (0x2UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{6062 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FS\_2           (0x4UL << DMA\_SxFCR\_FS\_Pos)                    }}
\DoxyCodeLine{6063 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS\_Pos      (2U)                                          }}
\DoxyCodeLine{6064 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS\_Msk      (0x1UL << DMA\_SxFCR\_DMDIS\_Pos)                 }}
\DoxyCodeLine{6065 \textcolor{preprocessor}{\#define DMA\_SxFCR\_DMDIS          DMA\_SxFCR\_DMDIS\_Msk                           }}
\DoxyCodeLine{6066 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_Pos        (0U)                                          }}
\DoxyCodeLine{6067 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_Msk        (0x3UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{6068 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH            DMA\_SxFCR\_FTH\_Msk                             }}
\DoxyCodeLine{6069 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_0          (0x1UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{6070 \textcolor{preprocessor}{\#define DMA\_SxFCR\_FTH\_1          (0x2UL << DMA\_SxFCR\_FTH\_Pos)                   }}
\DoxyCodeLine{6072 \textcolor{comment}{/********************  Bits definition for DMA\_LISR register  *****************/} }
\DoxyCodeLine{6073 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3\_Pos       (27U)                                         }}
\DoxyCodeLine{6074 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3\_Msk       (0x1UL << DMA\_LISR\_TCIF3\_Pos)                  }}
\DoxyCodeLine{6075 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF3           DMA\_LISR\_TCIF3\_Msk                            }}
\DoxyCodeLine{6076 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3\_Pos       (26U)                                         }}
\DoxyCodeLine{6077 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3\_Msk       (0x1UL << DMA\_LISR\_HTIF3\_Pos)                  }}
\DoxyCodeLine{6078 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF3           DMA\_LISR\_HTIF3\_Msk                            }}
\DoxyCodeLine{6079 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3\_Pos       (25U)                                         }}
\DoxyCodeLine{6080 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3\_Msk       (0x1UL << DMA\_LISR\_TEIF3\_Pos)                  }}
\DoxyCodeLine{6081 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF3           DMA\_LISR\_TEIF3\_Msk                            }}
\DoxyCodeLine{6082 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3\_Pos      (24U)                                         }}
\DoxyCodeLine{6083 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3\_Msk      (0x1UL << DMA\_LISR\_DMEIF3\_Pos)                 }}
\DoxyCodeLine{6084 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF3          DMA\_LISR\_DMEIF3\_Msk                           }}
\DoxyCodeLine{6085 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3\_Pos       (22U)                                         }}
\DoxyCodeLine{6086 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3\_Msk       (0x1UL << DMA\_LISR\_FEIF3\_Pos)                  }}
\DoxyCodeLine{6087 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF3           DMA\_LISR\_FEIF3\_Msk                            }}
\DoxyCodeLine{6088 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2\_Pos       (21U)                                         }}
\DoxyCodeLine{6089 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2\_Msk       (0x1UL << DMA\_LISR\_TCIF2\_Pos)                  }}
\DoxyCodeLine{6090 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF2           DMA\_LISR\_TCIF2\_Msk                            }}
\DoxyCodeLine{6091 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2\_Pos       (20U)                                         }}
\DoxyCodeLine{6092 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2\_Msk       (0x1UL << DMA\_LISR\_HTIF2\_Pos)                  }}
\DoxyCodeLine{6093 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF2           DMA\_LISR\_HTIF2\_Msk                            }}
\DoxyCodeLine{6094 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2\_Pos       (19U)                                         }}
\DoxyCodeLine{6095 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2\_Msk       (0x1UL << DMA\_LISR\_TEIF2\_Pos)                  }}
\DoxyCodeLine{6096 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF2           DMA\_LISR\_TEIF2\_Msk                            }}
\DoxyCodeLine{6097 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2\_Pos      (18U)                                         }}
\DoxyCodeLine{6098 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2\_Msk      (0x1UL << DMA\_LISR\_DMEIF2\_Pos)                 }}
\DoxyCodeLine{6099 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF2          DMA\_LISR\_DMEIF2\_Msk                           }}
\DoxyCodeLine{6100 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2\_Pos       (16U)                                         }}
\DoxyCodeLine{6101 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2\_Msk       (0x1UL << DMA\_LISR\_FEIF2\_Pos)                  }}
\DoxyCodeLine{6102 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF2           DMA\_LISR\_FEIF2\_Msk                            }}
\DoxyCodeLine{6103 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1\_Pos       (11U)                                         }}
\DoxyCodeLine{6104 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1\_Msk       (0x1UL << DMA\_LISR\_TCIF1\_Pos)                  }}
\DoxyCodeLine{6105 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF1           DMA\_LISR\_TCIF1\_Msk                            }}
\DoxyCodeLine{6106 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1\_Pos       (10U)                                         }}
\DoxyCodeLine{6107 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1\_Msk       (0x1UL << DMA\_LISR\_HTIF1\_Pos)                  }}
\DoxyCodeLine{6108 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF1           DMA\_LISR\_HTIF1\_Msk                            }}
\DoxyCodeLine{6109 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1\_Pos       (9U)                                          }}
\DoxyCodeLine{6110 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1\_Msk       (0x1UL << DMA\_LISR\_TEIF1\_Pos)                  }}
\DoxyCodeLine{6111 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF1           DMA\_LISR\_TEIF1\_Msk                            }}
\DoxyCodeLine{6112 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1\_Pos      (8U)                                          }}
\DoxyCodeLine{6113 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1\_Msk      (0x1UL << DMA\_LISR\_DMEIF1\_Pos)                 }}
\DoxyCodeLine{6114 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF1          DMA\_LISR\_DMEIF1\_Msk                           }}
\DoxyCodeLine{6115 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1\_Pos       (6U)                                          }}
\DoxyCodeLine{6116 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1\_Msk       (0x1UL << DMA\_LISR\_FEIF1\_Pos)                  }}
\DoxyCodeLine{6117 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF1           DMA\_LISR\_FEIF1\_Msk                            }}
\DoxyCodeLine{6118 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0\_Pos       (5U)                                          }}
\DoxyCodeLine{6119 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0\_Msk       (0x1UL << DMA\_LISR\_TCIF0\_Pos)                  }}
\DoxyCodeLine{6120 \textcolor{preprocessor}{\#define DMA\_LISR\_TCIF0           DMA\_LISR\_TCIF0\_Msk                            }}
\DoxyCodeLine{6121 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0\_Pos       (4U)                                          }}
\DoxyCodeLine{6122 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0\_Msk       (0x1UL << DMA\_LISR\_HTIF0\_Pos)                  }}
\DoxyCodeLine{6123 \textcolor{preprocessor}{\#define DMA\_LISR\_HTIF0           DMA\_LISR\_HTIF0\_Msk                            }}
\DoxyCodeLine{6124 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0\_Pos       (3U)                                          }}
\DoxyCodeLine{6125 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0\_Msk       (0x1UL << DMA\_LISR\_TEIF0\_Pos)                  }}
\DoxyCodeLine{6126 \textcolor{preprocessor}{\#define DMA\_LISR\_TEIF0           DMA\_LISR\_TEIF0\_Msk                            }}
\DoxyCodeLine{6127 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0\_Pos      (2U)                                          }}
\DoxyCodeLine{6128 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0\_Msk      (0x1UL << DMA\_LISR\_DMEIF0\_Pos)                 }}
\DoxyCodeLine{6129 \textcolor{preprocessor}{\#define DMA\_LISR\_DMEIF0          DMA\_LISR\_DMEIF0\_Msk                           }}
\DoxyCodeLine{6130 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0\_Pos       (0U)                                          }}
\DoxyCodeLine{6131 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0\_Msk       (0x1UL << DMA\_LISR\_FEIF0\_Pos)                  }}
\DoxyCodeLine{6132 \textcolor{preprocessor}{\#define DMA\_LISR\_FEIF0           DMA\_LISR\_FEIF0\_Msk                            }}
\DoxyCodeLine{6133 }
\DoxyCodeLine{6134 \textcolor{comment}{/********************  Bits definition for DMA\_HISR register  *****************/} }
\DoxyCodeLine{6135 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7\_Pos       (27U)                                         }}
\DoxyCodeLine{6136 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7\_Msk       (0x1UL << DMA\_HISR\_TCIF7\_Pos)                  }}
\DoxyCodeLine{6137 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF7           DMA\_HISR\_TCIF7\_Msk                            }}
\DoxyCodeLine{6138 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7\_Pos       (26U)                                         }}
\DoxyCodeLine{6139 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7\_Msk       (0x1UL << DMA\_HISR\_HTIF7\_Pos)                  }}
\DoxyCodeLine{6140 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF7           DMA\_HISR\_HTIF7\_Msk                            }}
\DoxyCodeLine{6141 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7\_Pos       (25U)                                         }}
\DoxyCodeLine{6142 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7\_Msk       (0x1UL << DMA\_HISR\_TEIF7\_Pos)                  }}
\DoxyCodeLine{6143 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF7           DMA\_HISR\_TEIF7\_Msk                            }}
\DoxyCodeLine{6144 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7\_Pos      (24U)                                         }}
\DoxyCodeLine{6145 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7\_Msk      (0x1UL << DMA\_HISR\_DMEIF7\_Pos)                 }}
\DoxyCodeLine{6146 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF7          DMA\_HISR\_DMEIF7\_Msk                           }}
\DoxyCodeLine{6147 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7\_Pos       (22U)                                         }}
\DoxyCodeLine{6148 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7\_Msk       (0x1UL << DMA\_HISR\_FEIF7\_Pos)                  }}
\DoxyCodeLine{6149 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF7           DMA\_HISR\_FEIF7\_Msk                            }}
\DoxyCodeLine{6150 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6\_Pos       (21U)                                         }}
\DoxyCodeLine{6151 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6\_Msk       (0x1UL << DMA\_HISR\_TCIF6\_Pos)                  }}
\DoxyCodeLine{6152 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF6           DMA\_HISR\_TCIF6\_Msk                            }}
\DoxyCodeLine{6153 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6\_Pos       (20U)                                         }}
\DoxyCodeLine{6154 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6\_Msk       (0x1UL << DMA\_HISR\_HTIF6\_Pos)                  }}
\DoxyCodeLine{6155 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF6           DMA\_HISR\_HTIF6\_Msk                            }}
\DoxyCodeLine{6156 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6\_Pos       (19U)                                         }}
\DoxyCodeLine{6157 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6\_Msk       (0x1UL << DMA\_HISR\_TEIF6\_Pos)                  }}
\DoxyCodeLine{6158 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF6           DMA\_HISR\_TEIF6\_Msk                            }}
\DoxyCodeLine{6159 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6\_Pos      (18U)                                         }}
\DoxyCodeLine{6160 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6\_Msk      (0x1UL << DMA\_HISR\_DMEIF6\_Pos)                 }}
\DoxyCodeLine{6161 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF6          DMA\_HISR\_DMEIF6\_Msk                           }}
\DoxyCodeLine{6162 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6\_Pos       (16U)                                         }}
\DoxyCodeLine{6163 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6\_Msk       (0x1UL << DMA\_HISR\_FEIF6\_Pos)                  }}
\DoxyCodeLine{6164 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF6           DMA\_HISR\_FEIF6\_Msk                            }}
\DoxyCodeLine{6165 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5\_Pos       (11U)                                         }}
\DoxyCodeLine{6166 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5\_Msk       (0x1UL << DMA\_HISR\_TCIF5\_Pos)                  }}
\DoxyCodeLine{6167 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF5           DMA\_HISR\_TCIF5\_Msk                            }}
\DoxyCodeLine{6168 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5\_Pos       (10U)                                         }}
\DoxyCodeLine{6169 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5\_Msk       (0x1UL << DMA\_HISR\_HTIF5\_Pos)                  }}
\DoxyCodeLine{6170 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF5           DMA\_HISR\_HTIF5\_Msk                            }}
\DoxyCodeLine{6171 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5\_Pos       (9U)                                          }}
\DoxyCodeLine{6172 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5\_Msk       (0x1UL << DMA\_HISR\_TEIF5\_Pos)                  }}
\DoxyCodeLine{6173 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF5           DMA\_HISR\_TEIF5\_Msk                            }}
\DoxyCodeLine{6174 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5\_Pos      (8U)                                          }}
\DoxyCodeLine{6175 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5\_Msk      (0x1UL << DMA\_HISR\_DMEIF5\_Pos)                 }}
\DoxyCodeLine{6176 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF5          DMA\_HISR\_DMEIF5\_Msk                           }}
\DoxyCodeLine{6177 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5\_Pos       (6U)                                          }}
\DoxyCodeLine{6178 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5\_Msk       (0x1UL << DMA\_HISR\_FEIF5\_Pos)                  }}
\DoxyCodeLine{6179 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF5           DMA\_HISR\_FEIF5\_Msk                            }}
\DoxyCodeLine{6180 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4\_Pos       (5U)                                          }}
\DoxyCodeLine{6181 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4\_Msk       (0x1UL << DMA\_HISR\_TCIF4\_Pos)                  }}
\DoxyCodeLine{6182 \textcolor{preprocessor}{\#define DMA\_HISR\_TCIF4           DMA\_HISR\_TCIF4\_Msk                            }}
\DoxyCodeLine{6183 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4\_Pos       (4U)                                          }}
\DoxyCodeLine{6184 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4\_Msk       (0x1UL << DMA\_HISR\_HTIF4\_Pos)                  }}
\DoxyCodeLine{6185 \textcolor{preprocessor}{\#define DMA\_HISR\_HTIF4           DMA\_HISR\_HTIF4\_Msk                            }}
\DoxyCodeLine{6186 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4\_Pos       (3U)                                          }}
\DoxyCodeLine{6187 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4\_Msk       (0x1UL << DMA\_HISR\_TEIF4\_Pos)                  }}
\DoxyCodeLine{6188 \textcolor{preprocessor}{\#define DMA\_HISR\_TEIF4           DMA\_HISR\_TEIF4\_Msk                            }}
\DoxyCodeLine{6189 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4\_Pos      (2U)                                          }}
\DoxyCodeLine{6190 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4\_Msk      (0x1UL << DMA\_HISR\_DMEIF4\_Pos)                 }}
\DoxyCodeLine{6191 \textcolor{preprocessor}{\#define DMA\_HISR\_DMEIF4          DMA\_HISR\_DMEIF4\_Msk                           }}
\DoxyCodeLine{6192 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4\_Pos       (0U)                                          }}
\DoxyCodeLine{6193 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4\_Msk       (0x1UL << DMA\_HISR\_FEIF4\_Pos)                  }}
\DoxyCodeLine{6194 \textcolor{preprocessor}{\#define DMA\_HISR\_FEIF4           DMA\_HISR\_FEIF4\_Msk                            }}
\DoxyCodeLine{6195 }
\DoxyCodeLine{6196 \textcolor{comment}{/********************  Bits definition for DMA\_LIFCR register  ****************/} }
\DoxyCodeLine{6197 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3\_Pos     (27U)                                         }}
\DoxyCodeLine{6198 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF3\_Pos)                }}
\DoxyCodeLine{6199 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF3         DMA\_LIFCR\_CTCIF3\_Msk                          }}
\DoxyCodeLine{6200 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3\_Pos     (26U)                                         }}
\DoxyCodeLine{6201 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF3\_Pos)                }}
\DoxyCodeLine{6202 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF3         DMA\_LIFCR\_CHTIF3\_Msk                          }}
\DoxyCodeLine{6203 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3\_Pos     (25U)                                         }}
\DoxyCodeLine{6204 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF3\_Pos)                }}
\DoxyCodeLine{6205 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF3         DMA\_LIFCR\_CTEIF3\_Msk                          }}
\DoxyCodeLine{6206 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3\_Pos    (24U)                                         }}
\DoxyCodeLine{6207 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF3\_Pos)               }}
\DoxyCodeLine{6208 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF3        DMA\_LIFCR\_CDMEIF3\_Msk                         }}
\DoxyCodeLine{6209 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3\_Pos     (22U)                                         }}
\DoxyCodeLine{6210 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF3\_Pos)                }}
\DoxyCodeLine{6211 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF3         DMA\_LIFCR\_CFEIF3\_Msk                          }}
\DoxyCodeLine{6212 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2\_Pos     (21U)                                         }}
\DoxyCodeLine{6213 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF2\_Pos)                }}
\DoxyCodeLine{6214 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF2         DMA\_LIFCR\_CTCIF2\_Msk                          }}
\DoxyCodeLine{6215 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2\_Pos     (20U)                                         }}
\DoxyCodeLine{6216 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF2\_Pos)                }}
\DoxyCodeLine{6217 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF2         DMA\_LIFCR\_CHTIF2\_Msk                          }}
\DoxyCodeLine{6218 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2\_Pos     (19U)                                         }}
\DoxyCodeLine{6219 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF2\_Pos)                }}
\DoxyCodeLine{6220 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF2         DMA\_LIFCR\_CTEIF2\_Msk                          }}
\DoxyCodeLine{6221 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2\_Pos    (18U)                                         }}
\DoxyCodeLine{6222 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF2\_Pos)               }}
\DoxyCodeLine{6223 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF2        DMA\_LIFCR\_CDMEIF2\_Msk                         }}
\DoxyCodeLine{6224 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2\_Pos     (16U)                                         }}
\DoxyCodeLine{6225 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF2\_Pos)                }}
\DoxyCodeLine{6226 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF2         DMA\_LIFCR\_CFEIF2\_Msk                          }}
\DoxyCodeLine{6227 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1\_Pos     (11U)                                         }}
\DoxyCodeLine{6228 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF1\_Pos)                }}
\DoxyCodeLine{6229 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF1         DMA\_LIFCR\_CTCIF1\_Msk                          }}
\DoxyCodeLine{6230 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1\_Pos     (10U)                                         }}
\DoxyCodeLine{6231 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF1\_Pos)                }}
\DoxyCodeLine{6232 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF1         DMA\_LIFCR\_CHTIF1\_Msk                          }}
\DoxyCodeLine{6233 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1\_Pos     (9U)                                          }}
\DoxyCodeLine{6234 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF1\_Pos)                }}
\DoxyCodeLine{6235 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF1         DMA\_LIFCR\_CTEIF1\_Msk                          }}
\DoxyCodeLine{6236 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1\_Pos    (8U)                                          }}
\DoxyCodeLine{6237 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF1\_Pos)               }}
\DoxyCodeLine{6238 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF1        DMA\_LIFCR\_CDMEIF1\_Msk                         }}
\DoxyCodeLine{6239 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1\_Pos     (6U)                                          }}
\DoxyCodeLine{6240 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF1\_Pos)                }}
\DoxyCodeLine{6241 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF1         DMA\_LIFCR\_CFEIF1\_Msk                          }}
\DoxyCodeLine{6242 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0\_Pos     (5U)                                          }}
\DoxyCodeLine{6243 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0\_Msk     (0x1UL << DMA\_LIFCR\_CTCIF0\_Pos)                }}
\DoxyCodeLine{6244 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTCIF0         DMA\_LIFCR\_CTCIF0\_Msk                          }}
\DoxyCodeLine{6245 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0\_Pos     (4U)                                          }}
\DoxyCodeLine{6246 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0\_Msk     (0x1UL << DMA\_LIFCR\_CHTIF0\_Pos)                }}
\DoxyCodeLine{6247 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CHTIF0         DMA\_LIFCR\_CHTIF0\_Msk                          }}
\DoxyCodeLine{6248 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0\_Pos     (3U)                                          }}
\DoxyCodeLine{6249 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0\_Msk     (0x1UL << DMA\_LIFCR\_CTEIF0\_Pos)                }}
\DoxyCodeLine{6250 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CTEIF0         DMA\_LIFCR\_CTEIF0\_Msk                          }}
\DoxyCodeLine{6251 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0\_Pos    (2U)                                          }}
\DoxyCodeLine{6252 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0\_Msk    (0x1UL << DMA\_LIFCR\_CDMEIF0\_Pos)               }}
\DoxyCodeLine{6253 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CDMEIF0        DMA\_LIFCR\_CDMEIF0\_Msk                         }}
\DoxyCodeLine{6254 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0\_Pos     (0U)                                          }}
\DoxyCodeLine{6255 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0\_Msk     (0x1UL << DMA\_LIFCR\_CFEIF0\_Pos)                }}
\DoxyCodeLine{6256 \textcolor{preprocessor}{\#define DMA\_LIFCR\_CFEIF0         DMA\_LIFCR\_CFEIF0\_Msk                          }}
\DoxyCodeLine{6257 }
\DoxyCodeLine{6258 \textcolor{comment}{/********************  Bits definition for DMA\_HIFCR  register  ****************/} }
\DoxyCodeLine{6259 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7\_Pos     (27U)                                         }}
\DoxyCodeLine{6260 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF7\_Pos)                }}
\DoxyCodeLine{6261 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF7         DMA\_HIFCR\_CTCIF7\_Msk                          }}
\DoxyCodeLine{6262 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7\_Pos     (26U)                                         }}
\DoxyCodeLine{6263 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF7\_Pos)                }}
\DoxyCodeLine{6264 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF7         DMA\_HIFCR\_CHTIF7\_Msk                          }}
\DoxyCodeLine{6265 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7\_Pos     (25U)                                         }}
\DoxyCodeLine{6266 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF7\_Pos)                }}
\DoxyCodeLine{6267 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF7         DMA\_HIFCR\_CTEIF7\_Msk                          }}
\DoxyCodeLine{6268 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7\_Pos    (24U)                                         }}
\DoxyCodeLine{6269 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF7\_Pos)               }}
\DoxyCodeLine{6270 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF7        DMA\_HIFCR\_CDMEIF7\_Msk                         }}
\DoxyCodeLine{6271 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7\_Pos     (22U)                                         }}
\DoxyCodeLine{6272 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF7\_Pos)                }}
\DoxyCodeLine{6273 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF7         DMA\_HIFCR\_CFEIF7\_Msk                          }}
\DoxyCodeLine{6274 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6\_Pos     (21U)                                         }}
\DoxyCodeLine{6275 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF6\_Pos)                }}
\DoxyCodeLine{6276 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF6         DMA\_HIFCR\_CTCIF6\_Msk                          }}
\DoxyCodeLine{6277 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6\_Pos     (20U)                                         }}
\DoxyCodeLine{6278 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF6\_Pos)                }}
\DoxyCodeLine{6279 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF6         DMA\_HIFCR\_CHTIF6\_Msk                          }}
\DoxyCodeLine{6280 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6\_Pos     (19U)                                         }}
\DoxyCodeLine{6281 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF6\_Pos)                }}
\DoxyCodeLine{6282 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF6         DMA\_HIFCR\_CTEIF6\_Msk                          }}
\DoxyCodeLine{6283 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6\_Pos    (18U)                                         }}
\DoxyCodeLine{6284 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF6\_Pos)               }}
\DoxyCodeLine{6285 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF6        DMA\_HIFCR\_CDMEIF6\_Msk                         }}
\DoxyCodeLine{6286 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6\_Pos     (16U)                                         }}
\DoxyCodeLine{6287 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF6\_Pos)                }}
\DoxyCodeLine{6288 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF6         DMA\_HIFCR\_CFEIF6\_Msk                          }}
\DoxyCodeLine{6289 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5\_Pos     (11U)                                         }}
\DoxyCodeLine{6290 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF5\_Pos)                }}
\DoxyCodeLine{6291 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF5         DMA\_HIFCR\_CTCIF5\_Msk                          }}
\DoxyCodeLine{6292 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5\_Pos     (10U)                                         }}
\DoxyCodeLine{6293 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF5\_Pos)                }}
\DoxyCodeLine{6294 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF5         DMA\_HIFCR\_CHTIF5\_Msk                          }}
\DoxyCodeLine{6295 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5\_Pos     (9U)                                          }}
\DoxyCodeLine{6296 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF5\_Pos)                }}
\DoxyCodeLine{6297 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF5         DMA\_HIFCR\_CTEIF5\_Msk                          }}
\DoxyCodeLine{6298 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5\_Pos    (8U)                                          }}
\DoxyCodeLine{6299 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF5\_Pos)               }}
\DoxyCodeLine{6300 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF5        DMA\_HIFCR\_CDMEIF5\_Msk                         }}
\DoxyCodeLine{6301 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5\_Pos     (6U)                                          }}
\DoxyCodeLine{6302 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF5\_Pos)                }}
\DoxyCodeLine{6303 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF5         DMA\_HIFCR\_CFEIF5\_Msk                          }}
\DoxyCodeLine{6304 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4\_Pos     (5U)                                          }}
\DoxyCodeLine{6305 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4\_Msk     (0x1UL << DMA\_HIFCR\_CTCIF4\_Pos)                }}
\DoxyCodeLine{6306 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTCIF4         DMA\_HIFCR\_CTCIF4\_Msk                          }}
\DoxyCodeLine{6307 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4\_Pos     (4U)                                          }}
\DoxyCodeLine{6308 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4\_Msk     (0x1UL << DMA\_HIFCR\_CHTIF4\_Pos)                }}
\DoxyCodeLine{6309 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CHTIF4         DMA\_HIFCR\_CHTIF4\_Msk                          }}
\DoxyCodeLine{6310 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4\_Pos     (3U)                                          }}
\DoxyCodeLine{6311 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4\_Msk     (0x1UL << DMA\_HIFCR\_CTEIF4\_Pos)                }}
\DoxyCodeLine{6312 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CTEIF4         DMA\_HIFCR\_CTEIF4\_Msk                          }}
\DoxyCodeLine{6313 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4\_Pos    (2U)                                          }}
\DoxyCodeLine{6314 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4\_Msk    (0x1UL << DMA\_HIFCR\_CDMEIF4\_Pos)               }}
\DoxyCodeLine{6315 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CDMEIF4        DMA\_HIFCR\_CDMEIF4\_Msk                         }}
\DoxyCodeLine{6316 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4\_Pos     (0U)                                          }}
\DoxyCodeLine{6317 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4\_Msk     (0x1UL << DMA\_HIFCR\_CFEIF4\_Pos)                }}
\DoxyCodeLine{6318 \textcolor{preprocessor}{\#define DMA\_HIFCR\_CFEIF4         DMA\_HIFCR\_CFEIF4\_Msk                          }}
\DoxyCodeLine{6319 }
\DoxyCodeLine{6320 \textcolor{comment}{/******************  Bit definition for DMA\_SxPAR register  ********************/}}
\DoxyCodeLine{6321 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA\_Pos         (0U)                                          }}
\DoxyCodeLine{6322 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA\_Msk         (0xFFFFFFFFUL << DMA\_SxPAR\_PA\_Pos)             }}
\DoxyCodeLine{6323 \textcolor{preprocessor}{\#define DMA\_SxPAR\_PA             DMA\_SxPAR\_PA\_Msk                              }}
\DoxyCodeLine{6325 \textcolor{comment}{/******************  Bit definition for DMA\_SxM0AR register  ********************/}}
\DoxyCodeLine{6326 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A\_Pos       (0U)                                          }}
\DoxyCodeLine{6327 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A\_Msk       (0xFFFFFFFFUL << DMA\_SxM0AR\_M0A\_Pos)           }}
\DoxyCodeLine{6328 \textcolor{preprocessor}{\#define DMA\_SxM0AR\_M0A           DMA\_SxM0AR\_M0A\_Msk                            }}
\DoxyCodeLine{6330 \textcolor{comment}{/******************  Bit definition for DMA\_SxM1AR register  ********************/}}
\DoxyCodeLine{6331 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A\_Pos       (0U)                                          }}
\DoxyCodeLine{6332 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A\_Msk       (0xFFFFFFFFUL << DMA\_SxM1AR\_M1A\_Pos)           }}
\DoxyCodeLine{6333 \textcolor{preprocessor}{\#define DMA\_SxM1AR\_M1A           DMA\_SxM1AR\_M1A\_Msk                            }}
\DoxyCodeLine{6336 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6337 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6338 \textcolor{comment}{/*                         AHB Master DMA2D Controller (DMA2D)                */}}
\DoxyCodeLine{6339 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6340 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6341 }
\DoxyCodeLine{6342 \textcolor{comment}{/********************  Bit definition for DMA2D\_CR register  ******************/}}
\DoxyCodeLine{6343 }
\DoxyCodeLine{6344 \textcolor{preprocessor}{\#define DMA2D\_CR\_START\_Pos         (0U)                                        }}
\DoxyCodeLine{6345 \textcolor{preprocessor}{\#define DMA2D\_CR\_START\_Msk         (0x1UL << DMA2D\_CR\_START\_Pos)                }}
\DoxyCodeLine{6346 \textcolor{preprocessor}{\#define DMA2D\_CR\_START             DMA2D\_CR\_START\_Msk                          }}
\DoxyCodeLine{6347 \textcolor{preprocessor}{\#define DMA2D\_CR\_SUSP\_Pos          (1U)                                        }}
\DoxyCodeLine{6348 \textcolor{preprocessor}{\#define DMA2D\_CR\_SUSP\_Msk          (0x1UL << DMA2D\_CR\_SUSP\_Pos)                 }}
\DoxyCodeLine{6349 \textcolor{preprocessor}{\#define DMA2D\_CR\_SUSP              DMA2D\_CR\_SUSP\_Msk                           }}
\DoxyCodeLine{6350 \textcolor{preprocessor}{\#define DMA2D\_CR\_ABORT\_Pos         (2U)                                        }}
\DoxyCodeLine{6351 \textcolor{preprocessor}{\#define DMA2D\_CR\_ABORT\_Msk         (0x1UL << DMA2D\_CR\_ABORT\_Pos)                }}
\DoxyCodeLine{6352 \textcolor{preprocessor}{\#define DMA2D\_CR\_ABORT             DMA2D\_CR\_ABORT\_Msk                          }}
\DoxyCodeLine{6353 \textcolor{preprocessor}{\#define DMA2D\_CR\_TEIE\_Pos          (8U)                                        }}
\DoxyCodeLine{6354 \textcolor{preprocessor}{\#define DMA2D\_CR\_TEIE\_Msk          (0x1UL << DMA2D\_CR\_TEIE\_Pos)                 }}
\DoxyCodeLine{6355 \textcolor{preprocessor}{\#define DMA2D\_CR\_TEIE              DMA2D\_CR\_TEIE\_Msk                           }}
\DoxyCodeLine{6356 \textcolor{preprocessor}{\#define DMA2D\_CR\_TCIE\_Pos          (9U)                                        }}
\DoxyCodeLine{6357 \textcolor{preprocessor}{\#define DMA2D\_CR\_TCIE\_Msk          (0x1UL << DMA2D\_CR\_TCIE\_Pos)                 }}
\DoxyCodeLine{6358 \textcolor{preprocessor}{\#define DMA2D\_CR\_TCIE              DMA2D\_CR\_TCIE\_Msk                           }}
\DoxyCodeLine{6359 \textcolor{preprocessor}{\#define DMA2D\_CR\_TWIE\_Pos          (10U)                                       }}
\DoxyCodeLine{6360 \textcolor{preprocessor}{\#define DMA2D\_CR\_TWIE\_Msk          (0x1UL << DMA2D\_CR\_TWIE\_Pos)                 }}
\DoxyCodeLine{6361 \textcolor{preprocessor}{\#define DMA2D\_CR\_TWIE              DMA2D\_CR\_TWIE\_Msk                           }}
\DoxyCodeLine{6362 \textcolor{preprocessor}{\#define DMA2D\_CR\_CAEIE\_Pos         (11U)                                       }}
\DoxyCodeLine{6363 \textcolor{preprocessor}{\#define DMA2D\_CR\_CAEIE\_Msk         (0x1UL << DMA2D\_CR\_CAEIE\_Pos)                }}
\DoxyCodeLine{6364 \textcolor{preprocessor}{\#define DMA2D\_CR\_CAEIE             DMA2D\_CR\_CAEIE\_Msk                          }}
\DoxyCodeLine{6365 \textcolor{preprocessor}{\#define DMA2D\_CR\_CTCIE\_Pos         (12U)                                       }}
\DoxyCodeLine{6366 \textcolor{preprocessor}{\#define DMA2D\_CR\_CTCIE\_Msk         (0x1UL << DMA2D\_CR\_CTCIE\_Pos)                }}
\DoxyCodeLine{6367 \textcolor{preprocessor}{\#define DMA2D\_CR\_CTCIE             DMA2D\_CR\_CTCIE\_Msk                          }}
\DoxyCodeLine{6368 \textcolor{preprocessor}{\#define DMA2D\_CR\_CEIE\_Pos          (13U)                                       }}
\DoxyCodeLine{6369 \textcolor{preprocessor}{\#define DMA2D\_CR\_CEIE\_Msk          (0x1UL << DMA2D\_CR\_CEIE\_Pos)                 }}
\DoxyCodeLine{6370 \textcolor{preprocessor}{\#define DMA2D\_CR\_CEIE              DMA2D\_CR\_CEIE\_Msk                           }}
\DoxyCodeLine{6371 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_Pos          (16U)                                       }}
\DoxyCodeLine{6372 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_Msk          (0x3UL << DMA2D\_CR\_MODE\_Pos)                 }}
\DoxyCodeLine{6373 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE              DMA2D\_CR\_MODE\_Msk                           }}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_0            (0x1UL << DMA2D\_CR\_MODE\_Pos)                 }}
\DoxyCodeLine{6375 \textcolor{preprocessor}{\#define DMA2D\_CR\_MODE\_1            (0x2UL << DMA2D\_CR\_MODE\_Pos)                 }}
\DoxyCodeLine{6377 \textcolor{comment}{/********************  Bit definition for DMA2D\_ISR register  *****************/}}
\DoxyCodeLine{6378 }
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TEIF\_Pos         (0U)                                        }}
\DoxyCodeLine{6380 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TEIF\_Msk         (0x1UL << DMA2D\_ISR\_TEIF\_Pos)                }}
\DoxyCodeLine{6381 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TEIF             DMA2D\_ISR\_TEIF\_Msk                          }}
\DoxyCodeLine{6382 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TCIF\_Pos         (1U)                                        }}
\DoxyCodeLine{6383 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TCIF\_Msk         (0x1UL << DMA2D\_ISR\_TCIF\_Pos)                }}
\DoxyCodeLine{6384 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TCIF             DMA2D\_ISR\_TCIF\_Msk                          }}
\DoxyCodeLine{6385 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TWIF\_Pos         (2U)                                        }}
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TWIF\_Msk         (0x1UL << DMA2D\_ISR\_TWIF\_Pos)                }}
\DoxyCodeLine{6387 \textcolor{preprocessor}{\#define DMA2D\_ISR\_TWIF             DMA2D\_ISR\_TWIF\_Msk                          }}
\DoxyCodeLine{6388 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CAEIF\_Pos        (3U)                                        }}
\DoxyCodeLine{6389 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CAEIF\_Msk        (0x1UL << DMA2D\_ISR\_CAEIF\_Pos)               }}
\DoxyCodeLine{6390 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CAEIF            DMA2D\_ISR\_CAEIF\_Msk                         }}
\DoxyCodeLine{6391 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CTCIF\_Pos        (4U)                                        }}
\DoxyCodeLine{6392 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CTCIF\_Msk        (0x1UL << DMA2D\_ISR\_CTCIF\_Pos)               }}
\DoxyCodeLine{6393 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CTCIF            DMA2D\_ISR\_CTCIF\_Msk                         }}
\DoxyCodeLine{6394 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CEIF\_Pos         (5U)                                        }}
\DoxyCodeLine{6395 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CEIF\_Msk         (0x1UL << DMA2D\_ISR\_CEIF\_Pos)                }}
\DoxyCodeLine{6396 \textcolor{preprocessor}{\#define DMA2D\_ISR\_CEIF             DMA2D\_ISR\_CEIF\_Msk                          }}
\DoxyCodeLine{6398 \textcolor{comment}{/********************  Bit definition for DMA2D\_IFCR register  ****************/}}
\DoxyCodeLine{6399 }
\DoxyCodeLine{6400 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTEIF\_Pos       (0U)                                        }}
\DoxyCodeLine{6401 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTEIF\_Msk       (0x1UL << DMA2D\_IFCR\_CTEIF\_Pos)              }}
\DoxyCodeLine{6402 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTEIF           DMA2D\_IFCR\_CTEIF\_Msk                        }}
\DoxyCodeLine{6403 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTCIF\_Pos       (1U)                                        }}
\DoxyCodeLine{6404 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTCIF\_Msk       (0x1UL << DMA2D\_IFCR\_CTCIF\_Pos)              }}
\DoxyCodeLine{6405 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTCIF           DMA2D\_IFCR\_CTCIF\_Msk                        }}
\DoxyCodeLine{6406 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTWIF\_Pos       (2U)                                        }}
\DoxyCodeLine{6407 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTWIF\_Msk       (0x1UL << DMA2D\_IFCR\_CTWIF\_Pos)              }}
\DoxyCodeLine{6408 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CTWIF           DMA2D\_IFCR\_CTWIF\_Msk                        }}
\DoxyCodeLine{6409 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CAECIF\_Pos      (3U)                                        }}
\DoxyCodeLine{6410 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CAECIF\_Msk      (0x1UL << DMA2D\_IFCR\_CAECIF\_Pos)             }}
\DoxyCodeLine{6411 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CAECIF          DMA2D\_IFCR\_CAECIF\_Msk                       }}
\DoxyCodeLine{6412 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCTCIF\_Pos      (4U)                                        }}
\DoxyCodeLine{6413 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCTCIF\_Msk      (0x1UL << DMA2D\_IFCR\_CCTCIF\_Pos)             }}
\DoxyCodeLine{6414 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCTCIF          DMA2D\_IFCR\_CCTCIF\_Msk                       }}
\DoxyCodeLine{6415 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCEIF\_Pos       (5U)                                        }}
\DoxyCodeLine{6416 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCEIF\_Msk       (0x1UL << DMA2D\_IFCR\_CCEIF\_Pos)              }}
\DoxyCodeLine{6417 \textcolor{preprocessor}{\#define DMA2D\_IFCR\_CCEIF           DMA2D\_IFCR\_CCEIF\_Msk                        }}
\DoxyCodeLine{6419 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{6420 \textcolor{preprocessor}{\#define DMA2D\_IFSR\_CTEIF                   DMA2D\_IFCR\_CTEIF                     }}
\DoxyCodeLine{6421 \textcolor{preprocessor}{\#define DMA2D\_IFSR\_CTCIF                   DMA2D\_IFCR\_CTCIF                     }}
\DoxyCodeLine{6422 \textcolor{preprocessor}{\#define DMA2D\_IFSR\_CTWIF                   DMA2D\_IFCR\_CTWIF                     }}
\DoxyCodeLine{6423 \textcolor{preprocessor}{\#define DMA2D\_IFSR\_CCAEIF                  DMA2D\_IFCR\_CAECIF                    }}
\DoxyCodeLine{6424 \textcolor{preprocessor}{\#define DMA2D\_IFSR\_CCTCIF                  DMA2D\_IFCR\_CCTCIF                    }}
\DoxyCodeLine{6425 \textcolor{preprocessor}{\#define DMA2D\_IFSR\_CCEIF                   DMA2D\_IFCR\_CCEIF                     }}
\DoxyCodeLine{6427 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGMAR register  ***************/}}
\DoxyCodeLine{6428 }
\DoxyCodeLine{6429 \textcolor{preprocessor}{\#define DMA2D\_FGMAR\_MA\_Pos         (0U)                                        }}
\DoxyCodeLine{6430 \textcolor{preprocessor}{\#define DMA2D\_FGMAR\_MA\_Msk         (0xFFFFFFFFUL << DMA2D\_FGMAR\_MA\_Pos)         }}
\DoxyCodeLine{6431 \textcolor{preprocessor}{\#define DMA2D\_FGMAR\_MA             DMA2D\_FGMAR\_MA\_Msk                          }}
\DoxyCodeLine{6433 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGOR register  ****************/}}
\DoxyCodeLine{6434 }
\DoxyCodeLine{6435 \textcolor{preprocessor}{\#define DMA2D\_FGOR\_LO\_Pos          (0U)                                        }}
\DoxyCodeLine{6436 \textcolor{preprocessor}{\#define DMA2D\_FGOR\_LO\_Msk          (0x3FFFUL << DMA2D\_FGOR\_LO\_Pos)              }}
\DoxyCodeLine{6437 \textcolor{preprocessor}{\#define DMA2D\_FGOR\_LO              DMA2D\_FGOR\_LO\_Msk                           }}
\DoxyCodeLine{6439 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGMAR register  ***************/}}
\DoxyCodeLine{6440 }
\DoxyCodeLine{6441 \textcolor{preprocessor}{\#define DMA2D\_BGMAR\_MA\_Pos         (0U)                                        }}
\DoxyCodeLine{6442 \textcolor{preprocessor}{\#define DMA2D\_BGMAR\_MA\_Msk         (0xFFFFFFFFUL << DMA2D\_BGMAR\_MA\_Pos)         }}
\DoxyCodeLine{6443 \textcolor{preprocessor}{\#define DMA2D\_BGMAR\_MA             DMA2D\_BGMAR\_MA\_Msk                          }}
\DoxyCodeLine{6445 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGOR register  ****************/}}
\DoxyCodeLine{6446 }
\DoxyCodeLine{6447 \textcolor{preprocessor}{\#define DMA2D\_BGOR\_LO\_Pos          (0U)                                        }}
\DoxyCodeLine{6448 \textcolor{preprocessor}{\#define DMA2D\_BGOR\_LO\_Msk          (0x3FFFUL << DMA2D\_BGOR\_LO\_Pos)              }}
\DoxyCodeLine{6449 \textcolor{preprocessor}{\#define DMA2D\_BGOR\_LO              DMA2D\_BGOR\_LO\_Msk                           }}
\DoxyCodeLine{6451 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGPFCCR register  *************/}}
\DoxyCodeLine{6452 }
\DoxyCodeLine{6453 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_Pos       (0U)                                        }}
\DoxyCodeLine{6454 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_Msk       (0xFUL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6455 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM           DMA2D\_FGPFCCR\_CM\_Msk                        }}
\DoxyCodeLine{6456 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_0         (0x1UL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6457 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_1         (0x2UL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6458 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_2         (0x4UL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6459 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CM\_3         (0x8UL << DMA2D\_FGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6460 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CCM\_Pos      (4U)                                        }}
\DoxyCodeLine{6461 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CCM\_Msk      (0x1UL << DMA2D\_FGPFCCR\_CCM\_Pos)             }}
\DoxyCodeLine{6462 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CCM          DMA2D\_FGPFCCR\_CCM\_Msk                       }}
\DoxyCodeLine{6463 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_START\_Pos    (5U)                                        }}
\DoxyCodeLine{6464 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_START\_Msk    (0x1UL << DMA2D\_FGPFCCR\_START\_Pos)           }}
\DoxyCodeLine{6465 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_START        DMA2D\_FGPFCCR\_START\_Msk                     }}
\DoxyCodeLine{6466 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CS\_Pos       (8U)                                        }}
\DoxyCodeLine{6467 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CS\_Msk       (0xFFUL << DMA2D\_FGPFCCR\_CS\_Pos)             }}
\DoxyCodeLine{6468 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_CS           DMA2D\_FGPFCCR\_CS\_Msk                        }}
\DoxyCodeLine{6469 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM\_Pos       (16U)                                       }}
\DoxyCodeLine{6470 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM\_Msk       (0x3UL << DMA2D\_FGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{6471 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM           DMA2D\_FGPFCCR\_AM\_Msk                        }}
\DoxyCodeLine{6472 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM\_0         (0x1UL << DMA2D\_FGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{6473 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_AM\_1         (0x2UL << DMA2D\_FGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{6474 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_ALPHA\_Pos    (24U)                                       }}
\DoxyCodeLine{6475 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_ALPHA\_Msk    (0xFFUL << DMA2D\_FGPFCCR\_ALPHA\_Pos)          }}
\DoxyCodeLine{6476 \textcolor{preprocessor}{\#define DMA2D\_FGPFCCR\_ALPHA        DMA2D\_FGPFCCR\_ALPHA\_Msk                     }}
\DoxyCodeLine{6478 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGCOLR register  **************/}}
\DoxyCodeLine{6479 }
\DoxyCodeLine{6480 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_BLUE\_Pos      (0U)                                        }}
\DoxyCodeLine{6481 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_BLUE\_Msk      (0xFFUL << DMA2D\_FGCOLR\_BLUE\_Pos)            }}
\DoxyCodeLine{6482 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_BLUE          DMA2D\_FGCOLR\_BLUE\_Msk                       }}
\DoxyCodeLine{6483 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_GREEN\_Pos     (8U)                                        }}
\DoxyCodeLine{6484 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_GREEN\_Msk     (0xFFUL << DMA2D\_FGCOLR\_GREEN\_Pos)           }}
\DoxyCodeLine{6485 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_GREEN         DMA2D\_FGCOLR\_GREEN\_Msk                      }}
\DoxyCodeLine{6486 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_RED\_Pos       (16U)                                       }}
\DoxyCodeLine{6487 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_RED\_Msk       (0xFFUL << DMA2D\_FGCOLR\_RED\_Pos)             }}
\DoxyCodeLine{6488 \textcolor{preprocessor}{\#define DMA2D\_FGCOLR\_RED           DMA2D\_FGCOLR\_RED\_Msk                        }}
\DoxyCodeLine{6490 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGPFCCR register  *************/}}
\DoxyCodeLine{6491 }
\DoxyCodeLine{6492 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_Pos       (0U)                                        }}
\DoxyCodeLine{6493 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_Msk       (0xFUL << DMA2D\_BGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6494 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM           DMA2D\_BGPFCCR\_CM\_Msk                        }}
\DoxyCodeLine{6495 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_0         (0x1UL << DMA2D\_BGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6496 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_1         (0x2UL << DMA2D\_BGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6497 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_2         (0x4UL << DMA2D\_BGPFCCR\_CM\_Pos)              }}
\DoxyCodeLine{6498 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CM\_3         0x00000008U                                 }}
\DoxyCodeLine{6499 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CCM\_Pos      (4U)                                        }}
\DoxyCodeLine{6500 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CCM\_Msk      (0x1UL << DMA2D\_BGPFCCR\_CCM\_Pos)             }}
\DoxyCodeLine{6501 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CCM          DMA2D\_BGPFCCR\_CCM\_Msk                       }}
\DoxyCodeLine{6502 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_START\_Pos    (5U)                                        }}
\DoxyCodeLine{6503 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_START\_Msk    (0x1UL << DMA2D\_BGPFCCR\_START\_Pos)           }}
\DoxyCodeLine{6504 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_START        DMA2D\_BGPFCCR\_START\_Msk                     }}
\DoxyCodeLine{6505 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CS\_Pos       (8U)                                        }}
\DoxyCodeLine{6506 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CS\_Msk       (0xFFUL << DMA2D\_BGPFCCR\_CS\_Pos)             }}
\DoxyCodeLine{6507 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_CS           DMA2D\_BGPFCCR\_CS\_Msk                        }}
\DoxyCodeLine{6508 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM\_Pos       (16U)                                       }}
\DoxyCodeLine{6509 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM\_Msk       (0x3UL << DMA2D\_BGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{6510 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM           DMA2D\_BGPFCCR\_AM\_Msk                        }}
\DoxyCodeLine{6511 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM\_0         (0x1UL << DMA2D\_BGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{6512 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_AM\_1         (0x2UL << DMA2D\_BGPFCCR\_AM\_Pos)              }}
\DoxyCodeLine{6513 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_ALPHA\_Pos    (24U)                                       }}
\DoxyCodeLine{6514 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_ALPHA\_Msk    (0xFFUL << DMA2D\_BGPFCCR\_ALPHA\_Pos)          }}
\DoxyCodeLine{6515 \textcolor{preprocessor}{\#define DMA2D\_BGPFCCR\_ALPHA        DMA2D\_BGPFCCR\_ALPHA\_Msk                     }}
\DoxyCodeLine{6517 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGCOLR register  **************/}}
\DoxyCodeLine{6518 }
\DoxyCodeLine{6519 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_BLUE\_Pos      (0U)                                        }}
\DoxyCodeLine{6520 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_BLUE\_Msk      (0xFFUL << DMA2D\_BGCOLR\_BLUE\_Pos)            }}
\DoxyCodeLine{6521 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_BLUE          DMA2D\_BGCOLR\_BLUE\_Msk                       }}
\DoxyCodeLine{6522 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_GREEN\_Pos     (8U)                                        }}
\DoxyCodeLine{6523 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_GREEN\_Msk     (0xFFUL << DMA2D\_BGCOLR\_GREEN\_Pos)           }}
\DoxyCodeLine{6524 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_GREEN         DMA2D\_BGCOLR\_GREEN\_Msk                      }}
\DoxyCodeLine{6525 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_RED\_Pos       (16U)                                       }}
\DoxyCodeLine{6526 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_RED\_Msk       (0xFFUL << DMA2D\_BGCOLR\_RED\_Pos)             }}
\DoxyCodeLine{6527 \textcolor{preprocessor}{\#define DMA2D\_BGCOLR\_RED           DMA2D\_BGCOLR\_RED\_Msk                        }}
\DoxyCodeLine{6529 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGCMAR register  **************/}}
\DoxyCodeLine{6530 }
\DoxyCodeLine{6531 \textcolor{preprocessor}{\#define DMA2D\_FGCMAR\_MA\_Pos        (0U)                                        }}
\DoxyCodeLine{6532 \textcolor{preprocessor}{\#define DMA2D\_FGCMAR\_MA\_Msk        (0xFFFFFFFFUL << DMA2D\_FGCMAR\_MA\_Pos)        }}
\DoxyCodeLine{6533 \textcolor{preprocessor}{\#define DMA2D\_FGCMAR\_MA            DMA2D\_FGCMAR\_MA\_Msk                         }}
\DoxyCodeLine{6535 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGCMAR register  **************/}}
\DoxyCodeLine{6536 }
\DoxyCodeLine{6537 \textcolor{preprocessor}{\#define DMA2D\_BGCMAR\_MA\_Pos        (0U)                                        }}
\DoxyCodeLine{6538 \textcolor{preprocessor}{\#define DMA2D\_BGCMAR\_MA\_Msk        (0xFFFFFFFFUL << DMA2D\_BGCMAR\_MA\_Pos)        }}
\DoxyCodeLine{6539 \textcolor{preprocessor}{\#define DMA2D\_BGCMAR\_MA            DMA2D\_BGCMAR\_MA\_Msk                         }}
\DoxyCodeLine{6541 \textcolor{comment}{/********************  Bit definition for DMA2D\_OPFCCR register  **************/}}
\DoxyCodeLine{6542 }
\DoxyCodeLine{6543 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_Pos        (0U)                                        }}
\DoxyCodeLine{6544 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_Msk        (0x7UL << DMA2D\_OPFCCR\_CM\_Pos)               }}
\DoxyCodeLine{6545 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM            DMA2D\_OPFCCR\_CM\_Msk                         }}
\DoxyCodeLine{6546 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_0          (0x1UL << DMA2D\_OPFCCR\_CM\_Pos)               }}
\DoxyCodeLine{6547 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_1          (0x2UL << DMA2D\_OPFCCR\_CM\_Pos)               }}
\DoxyCodeLine{6548 \textcolor{preprocessor}{\#define DMA2D\_OPFCCR\_CM\_2          (0x4UL << DMA2D\_OPFCCR\_CM\_Pos)               }}
\DoxyCodeLine{6550 \textcolor{comment}{/********************  Bit definition for DMA2D\_OCOLR register  ***************/}}
\DoxyCodeLine{6551 }
\DoxyCodeLine{6554 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_1         0x000000FFU                                 }}
\DoxyCodeLine{6555 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_1        0x0000FF00U                                 }}
\DoxyCodeLine{6556 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_1          0x00FF0000U                                 }}
\DoxyCodeLine{6557 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_1        0xFF000000U                                 }}
\DoxyCodeLine{6560 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_2         0x0000001FU                                 }}
\DoxyCodeLine{6561 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_2        0x000007E0U                                 }}
\DoxyCodeLine{6562 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_2          0x0000F800U                                 }}
\DoxyCodeLine{6565 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_3         0x0000001FU                                 }}
\DoxyCodeLine{6566 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_3        0x000003E0U                                 }}
\DoxyCodeLine{6567 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_3          0x00007C00U                                 }}
\DoxyCodeLine{6568 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_3        0x00008000U                                 }}
\DoxyCodeLine{6571 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_BLUE\_4         0x0000000FU                                 }}
\DoxyCodeLine{6572 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_GREEN\_4        0x000000F0U                                 }}
\DoxyCodeLine{6573 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_RED\_4          0x00000F00U                                 }}
\DoxyCodeLine{6574 \textcolor{preprocessor}{\#define DMA2D\_OCOLR\_ALPHA\_4        0x0000F000U                                 }}
\DoxyCodeLine{6576 \textcolor{comment}{/********************  Bit definition for DMA2D\_OMAR register  ****************/}}
\DoxyCodeLine{6577 }
\DoxyCodeLine{6578 \textcolor{preprocessor}{\#define DMA2D\_OMAR\_MA\_Pos          (0U)                                        }}
\DoxyCodeLine{6579 \textcolor{preprocessor}{\#define DMA2D\_OMAR\_MA\_Msk          (0xFFFFFFFFUL << DMA2D\_OMAR\_MA\_Pos)          }}
\DoxyCodeLine{6580 \textcolor{preprocessor}{\#define DMA2D\_OMAR\_MA              DMA2D\_OMAR\_MA\_Msk                           }}
\DoxyCodeLine{6582 \textcolor{comment}{/********************  Bit definition for DMA2D\_OOR register  *****************/}}
\DoxyCodeLine{6583 }
\DoxyCodeLine{6584 \textcolor{preprocessor}{\#define DMA2D\_OOR\_LO\_Pos           (0U)                                        }}
\DoxyCodeLine{6585 \textcolor{preprocessor}{\#define DMA2D\_OOR\_LO\_Msk           (0x3FFFUL << DMA2D\_OOR\_LO\_Pos)               }}
\DoxyCodeLine{6586 \textcolor{preprocessor}{\#define DMA2D\_OOR\_LO               DMA2D\_OOR\_LO\_Msk                            }}
\DoxyCodeLine{6588 \textcolor{comment}{/********************  Bit definition for DMA2D\_NLR register  *****************/}}
\DoxyCodeLine{6589 }
\DoxyCodeLine{6590 \textcolor{preprocessor}{\#define DMA2D\_NLR\_NL\_Pos           (0U)                                        }}
\DoxyCodeLine{6591 \textcolor{preprocessor}{\#define DMA2D\_NLR\_NL\_Msk           (0xFFFFUL << DMA2D\_NLR\_NL\_Pos)               }}
\DoxyCodeLine{6592 \textcolor{preprocessor}{\#define DMA2D\_NLR\_NL               DMA2D\_NLR\_NL\_Msk                            }}
\DoxyCodeLine{6593 \textcolor{preprocessor}{\#define DMA2D\_NLR\_PL\_Pos           (16U)                                       }}
\DoxyCodeLine{6594 \textcolor{preprocessor}{\#define DMA2D\_NLR\_PL\_Msk           (0x3FFFUL << DMA2D\_NLR\_PL\_Pos)               }}
\DoxyCodeLine{6595 \textcolor{preprocessor}{\#define DMA2D\_NLR\_PL               DMA2D\_NLR\_PL\_Msk                            }}
\DoxyCodeLine{6597 \textcolor{comment}{/********************  Bit definition for DMA2D\_LWR register  *****************/}}
\DoxyCodeLine{6598 }
\DoxyCodeLine{6599 \textcolor{preprocessor}{\#define DMA2D\_LWR\_LW\_Pos           (0U)                                        }}
\DoxyCodeLine{6600 \textcolor{preprocessor}{\#define DMA2D\_LWR\_LW\_Msk           (0xFFFFUL << DMA2D\_LWR\_LW\_Pos)               }}
\DoxyCodeLine{6601 \textcolor{preprocessor}{\#define DMA2D\_LWR\_LW               DMA2D\_LWR\_LW\_Msk                            }}
\DoxyCodeLine{6603 \textcolor{comment}{/********************  Bit definition for DMA2D\_AMTCR register  ***************/}}
\DoxyCodeLine{6604 }
\DoxyCodeLine{6605 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_EN\_Pos         (0U)                                        }}
\DoxyCodeLine{6606 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_EN\_Msk         (0x1UL << DMA2D\_AMTCR\_EN\_Pos)                }}
\DoxyCodeLine{6607 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_EN             DMA2D\_AMTCR\_EN\_Msk                          }}
\DoxyCodeLine{6608 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_DT\_Pos         (8U)                                        }}
\DoxyCodeLine{6609 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_DT\_Msk         (0xFFUL << DMA2D\_AMTCR\_DT\_Pos)               }}
\DoxyCodeLine{6610 \textcolor{preprocessor}{\#define DMA2D\_AMTCR\_DT             DMA2D\_AMTCR\_DT\_Msk                          }}
\DoxyCodeLine{6612 \textcolor{comment}{/********************  Bit definition for DMA2D\_FGCLUT register  **************/}}
\DoxyCodeLine{6613                                                                      }
\DoxyCodeLine{6614 \textcolor{comment}{/********************  Bit definition for DMA2D\_BGCLUT register  **************/}}
\DoxyCodeLine{6615 }
\DoxyCodeLine{6616 }
\DoxyCodeLine{6617 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6618 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6619 \textcolor{comment}{/*                    External Interrupt/Event Controller                     */}}
\DoxyCodeLine{6620 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{6621 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{6622 \textcolor{comment}{/*******************  Bit definition for EXTI\_IMR register  *******************/}}
\DoxyCodeLine{6623 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0\_Pos          (0U)                                         }}
\DoxyCodeLine{6624 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0\_Msk          (0x1UL << EXTI\_IMR\_MR0\_Pos)                   }}
\DoxyCodeLine{6625 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR0              EXTI\_IMR\_MR0\_Msk                             }}
\DoxyCodeLine{6626 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1\_Pos          (1U)                                         }}
\DoxyCodeLine{6627 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1\_Msk          (0x1UL << EXTI\_IMR\_MR1\_Pos)                   }}
\DoxyCodeLine{6628 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR1              EXTI\_IMR\_MR1\_Msk                             }}
\DoxyCodeLine{6629 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2\_Pos          (2U)                                         }}
\DoxyCodeLine{6630 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2\_Msk          (0x1UL << EXTI\_IMR\_MR2\_Pos)                   }}
\DoxyCodeLine{6631 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR2              EXTI\_IMR\_MR2\_Msk                             }}
\DoxyCodeLine{6632 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3\_Pos          (3U)                                         }}
\DoxyCodeLine{6633 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3\_Msk          (0x1UL << EXTI\_IMR\_MR3\_Pos)                   }}
\DoxyCodeLine{6634 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR3              EXTI\_IMR\_MR3\_Msk                             }}
\DoxyCodeLine{6635 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4\_Pos          (4U)                                         }}
\DoxyCodeLine{6636 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4\_Msk          (0x1UL << EXTI\_IMR\_MR4\_Pos)                   }}
\DoxyCodeLine{6637 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR4              EXTI\_IMR\_MR4\_Msk                             }}
\DoxyCodeLine{6638 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5\_Pos          (5U)                                         }}
\DoxyCodeLine{6639 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5\_Msk          (0x1UL << EXTI\_IMR\_MR5\_Pos)                   }}
\DoxyCodeLine{6640 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR5              EXTI\_IMR\_MR5\_Msk                             }}
\DoxyCodeLine{6641 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6\_Pos          (6U)                                         }}
\DoxyCodeLine{6642 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6\_Msk          (0x1UL << EXTI\_IMR\_MR6\_Pos)                   }}
\DoxyCodeLine{6643 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR6              EXTI\_IMR\_MR6\_Msk                             }}
\DoxyCodeLine{6644 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7\_Pos          (7U)                                         }}
\DoxyCodeLine{6645 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7\_Msk          (0x1UL << EXTI\_IMR\_MR7\_Pos)                   }}
\DoxyCodeLine{6646 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR7              EXTI\_IMR\_MR7\_Msk                             }}
\DoxyCodeLine{6647 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8\_Pos          (8U)                                         }}
\DoxyCodeLine{6648 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8\_Msk          (0x1UL << EXTI\_IMR\_MR8\_Pos)                   }}
\DoxyCodeLine{6649 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR8              EXTI\_IMR\_MR8\_Msk                             }}
\DoxyCodeLine{6650 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9\_Pos          (9U)                                         }}
\DoxyCodeLine{6651 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9\_Msk          (0x1UL << EXTI\_IMR\_MR9\_Pos)                   }}
\DoxyCodeLine{6652 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR9              EXTI\_IMR\_MR9\_Msk                             }}
\DoxyCodeLine{6653 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10\_Pos         (10U)                                        }}
\DoxyCodeLine{6654 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10\_Msk         (0x1UL << EXTI\_IMR\_MR10\_Pos)                  }}
\DoxyCodeLine{6655 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR10             EXTI\_IMR\_MR10\_Msk                            }}
\DoxyCodeLine{6656 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11\_Pos         (11U)                                        }}
\DoxyCodeLine{6657 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11\_Msk         (0x1UL << EXTI\_IMR\_MR11\_Pos)                  }}
\DoxyCodeLine{6658 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR11             EXTI\_IMR\_MR11\_Msk                            }}
\DoxyCodeLine{6659 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12\_Pos         (12U)                                        }}
\DoxyCodeLine{6660 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12\_Msk         (0x1UL << EXTI\_IMR\_MR12\_Pos)                  }}
\DoxyCodeLine{6661 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR12             EXTI\_IMR\_MR12\_Msk                            }}
\DoxyCodeLine{6662 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13\_Pos         (13U)                                        }}
\DoxyCodeLine{6663 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13\_Msk         (0x1UL << EXTI\_IMR\_MR13\_Pos)                  }}
\DoxyCodeLine{6664 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR13             EXTI\_IMR\_MR13\_Msk                            }}
\DoxyCodeLine{6665 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14\_Pos         (14U)                                        }}
\DoxyCodeLine{6666 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14\_Msk         (0x1UL << EXTI\_IMR\_MR14\_Pos)                  }}
\DoxyCodeLine{6667 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR14             EXTI\_IMR\_MR14\_Msk                            }}
\DoxyCodeLine{6668 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15\_Pos         (15U)                                        }}
\DoxyCodeLine{6669 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15\_Msk         (0x1UL << EXTI\_IMR\_MR15\_Pos)                  }}
\DoxyCodeLine{6670 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR15             EXTI\_IMR\_MR15\_Msk                            }}
\DoxyCodeLine{6671 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16\_Pos         (16U)                                        }}
\DoxyCodeLine{6672 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16\_Msk         (0x1UL << EXTI\_IMR\_MR16\_Pos)                  }}
\DoxyCodeLine{6673 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR16             EXTI\_IMR\_MR16\_Msk                            }}
\DoxyCodeLine{6674 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17\_Pos         (17U)                                        }}
\DoxyCodeLine{6675 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17\_Msk         (0x1UL << EXTI\_IMR\_MR17\_Pos)                  }}
\DoxyCodeLine{6676 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR17             EXTI\_IMR\_MR17\_Msk                            }}
\DoxyCodeLine{6677 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18\_Pos         (18U)                                        }}
\DoxyCodeLine{6678 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18\_Msk         (0x1UL << EXTI\_IMR\_MR18\_Pos)                  }}
\DoxyCodeLine{6679 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR18             EXTI\_IMR\_MR18\_Msk                            }}
\DoxyCodeLine{6680 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19\_Pos         (19U)                                        }}
\DoxyCodeLine{6681 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19\_Msk         (0x1UL << EXTI\_IMR\_MR19\_Pos)                  }}
\DoxyCodeLine{6682 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR19             EXTI\_IMR\_MR19\_Msk                            }}
\DoxyCodeLine{6683 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20\_Pos         (20U)                                        }}
\DoxyCodeLine{6684 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20\_Msk         (0x1UL << EXTI\_IMR\_MR20\_Pos)                  }}
\DoxyCodeLine{6685 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR20             EXTI\_IMR\_MR20\_Msk                            }}
\DoxyCodeLine{6686 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21\_Pos         (21U)                                        }}
\DoxyCodeLine{6687 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21\_Msk         (0x1UL << EXTI\_IMR\_MR21\_Pos)                  }}
\DoxyCodeLine{6688 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR21             EXTI\_IMR\_MR21\_Msk                            }}
\DoxyCodeLine{6689 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22\_Pos         (22U)                                        }}
\DoxyCodeLine{6690 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22\_Msk         (0x1UL << EXTI\_IMR\_MR22\_Pos)                  }}
\DoxyCodeLine{6691 \textcolor{preprocessor}{\#define EXTI\_IMR\_MR22             EXTI\_IMR\_MR22\_Msk                            }}
\DoxyCodeLine{6693 \textcolor{comment}{/* Reference Defines */}}
\DoxyCodeLine{6694 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM0                        EXTI\_IMR\_MR0}}
\DoxyCodeLine{6695 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM1                        EXTI\_IMR\_MR1}}
\DoxyCodeLine{6696 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM2                        EXTI\_IMR\_MR2}}
\DoxyCodeLine{6697 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM3                        EXTI\_IMR\_MR3}}
\DoxyCodeLine{6698 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM4                        EXTI\_IMR\_MR4}}
\DoxyCodeLine{6699 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM5                        EXTI\_IMR\_MR5}}
\DoxyCodeLine{6700 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM6                        EXTI\_IMR\_MR6}}
\DoxyCodeLine{6701 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM7                        EXTI\_IMR\_MR7}}
\DoxyCodeLine{6702 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM8                        EXTI\_IMR\_MR8}}
\DoxyCodeLine{6703 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM9                        EXTI\_IMR\_MR9}}
\DoxyCodeLine{6704 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM10                       EXTI\_IMR\_MR10}}
\DoxyCodeLine{6705 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM11                       EXTI\_IMR\_MR11}}
\DoxyCodeLine{6706 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM12                       EXTI\_IMR\_MR12}}
\DoxyCodeLine{6707 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM13                       EXTI\_IMR\_MR13}}
\DoxyCodeLine{6708 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM14                       EXTI\_IMR\_MR14}}
\DoxyCodeLine{6709 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM15                       EXTI\_IMR\_MR15}}
\DoxyCodeLine{6710 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM16                       EXTI\_IMR\_MR16}}
\DoxyCodeLine{6711 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM17                       EXTI\_IMR\_MR17}}
\DoxyCodeLine{6712 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM18                       EXTI\_IMR\_MR18}}
\DoxyCodeLine{6713 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM19                       EXTI\_IMR\_MR19}}
\DoxyCodeLine{6714 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM20                       EXTI\_IMR\_MR20}}
\DoxyCodeLine{6715 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM21                       EXTI\_IMR\_MR21}}
\DoxyCodeLine{6716 \textcolor{preprocessor}{\#define  EXTI\_IMR\_IM22                       EXTI\_IMR\_MR22}}
\DoxyCodeLine{6717 \textcolor{preprocessor}{\#define EXTI\_IMR\_IM\_Pos           (0U)                                         }}
\DoxyCodeLine{6718 \textcolor{preprocessor}{\#define EXTI\_IMR\_IM\_Msk           (0x7FFFFFUL << EXTI\_IMR\_IM\_Pos)               }}
\DoxyCodeLine{6719 \textcolor{preprocessor}{\#define EXTI\_IMR\_IM               EXTI\_IMR\_IM\_Msk                              }}
\DoxyCodeLine{6721 \textcolor{comment}{/*******************  Bit definition for EXTI\_EMR register  *******************/}}
\DoxyCodeLine{6722 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0\_Pos          (0U)                                         }}
\DoxyCodeLine{6723 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0\_Msk          (0x1UL << EXTI\_EMR\_MR0\_Pos)                   }}
\DoxyCodeLine{6724 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR0              EXTI\_EMR\_MR0\_Msk                             }}
\DoxyCodeLine{6725 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1\_Pos          (1U)                                         }}
\DoxyCodeLine{6726 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1\_Msk          (0x1UL << EXTI\_EMR\_MR1\_Pos)                   }}
\DoxyCodeLine{6727 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR1              EXTI\_EMR\_MR1\_Msk                             }}
\DoxyCodeLine{6728 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2\_Pos          (2U)                                         }}
\DoxyCodeLine{6729 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2\_Msk          (0x1UL << EXTI\_EMR\_MR2\_Pos)                   }}
\DoxyCodeLine{6730 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR2              EXTI\_EMR\_MR2\_Msk                             }}
\DoxyCodeLine{6731 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3\_Pos          (3U)                                         }}
\DoxyCodeLine{6732 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3\_Msk          (0x1UL << EXTI\_EMR\_MR3\_Pos)                   }}
\DoxyCodeLine{6733 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR3              EXTI\_EMR\_MR3\_Msk                             }}
\DoxyCodeLine{6734 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4\_Pos          (4U)                                         }}
\DoxyCodeLine{6735 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4\_Msk          (0x1UL << EXTI\_EMR\_MR4\_Pos)                   }}
\DoxyCodeLine{6736 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR4              EXTI\_EMR\_MR4\_Msk                             }}
\DoxyCodeLine{6737 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5\_Pos          (5U)                                         }}
\DoxyCodeLine{6738 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5\_Msk          (0x1UL << EXTI\_EMR\_MR5\_Pos)                   }}
\DoxyCodeLine{6739 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR5              EXTI\_EMR\_MR5\_Msk                             }}
\DoxyCodeLine{6740 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6\_Pos          (6U)                                         }}
\DoxyCodeLine{6741 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6\_Msk          (0x1UL << EXTI\_EMR\_MR6\_Pos)                   }}
\DoxyCodeLine{6742 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR6              EXTI\_EMR\_MR6\_Msk                             }}
\DoxyCodeLine{6743 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7\_Pos          (7U)                                         }}
\DoxyCodeLine{6744 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7\_Msk          (0x1UL << EXTI\_EMR\_MR7\_Pos)                   }}
\DoxyCodeLine{6745 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR7              EXTI\_EMR\_MR7\_Msk                             }}
\DoxyCodeLine{6746 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8\_Pos          (8U)                                         }}
\DoxyCodeLine{6747 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8\_Msk          (0x1UL << EXTI\_EMR\_MR8\_Pos)                   }}
\DoxyCodeLine{6748 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR8              EXTI\_EMR\_MR8\_Msk                             }}
\DoxyCodeLine{6749 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9\_Pos          (9U)                                         }}
\DoxyCodeLine{6750 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9\_Msk          (0x1UL << EXTI\_EMR\_MR9\_Pos)                   }}
\DoxyCodeLine{6751 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR9              EXTI\_EMR\_MR9\_Msk                             }}
\DoxyCodeLine{6752 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10\_Pos         (10U)                                        }}
\DoxyCodeLine{6753 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10\_Msk         (0x1UL << EXTI\_EMR\_MR10\_Pos)                  }}
\DoxyCodeLine{6754 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR10             EXTI\_EMR\_MR10\_Msk                            }}
\DoxyCodeLine{6755 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11\_Pos         (11U)                                        }}
\DoxyCodeLine{6756 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11\_Msk         (0x1UL << EXTI\_EMR\_MR11\_Pos)                  }}
\DoxyCodeLine{6757 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR11             EXTI\_EMR\_MR11\_Msk                            }}
\DoxyCodeLine{6758 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12\_Pos         (12U)                                        }}
\DoxyCodeLine{6759 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12\_Msk         (0x1UL << EXTI\_EMR\_MR12\_Pos)                  }}
\DoxyCodeLine{6760 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR12             EXTI\_EMR\_MR12\_Msk                            }}
\DoxyCodeLine{6761 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13\_Pos         (13U)                                        }}
\DoxyCodeLine{6762 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13\_Msk         (0x1UL << EXTI\_EMR\_MR13\_Pos)                  }}
\DoxyCodeLine{6763 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR13             EXTI\_EMR\_MR13\_Msk                            }}
\DoxyCodeLine{6764 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14\_Pos         (14U)                                        }}
\DoxyCodeLine{6765 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14\_Msk         (0x1UL << EXTI\_EMR\_MR14\_Pos)                  }}
\DoxyCodeLine{6766 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR14             EXTI\_EMR\_MR14\_Msk                            }}
\DoxyCodeLine{6767 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15\_Pos         (15U)                                        }}
\DoxyCodeLine{6768 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15\_Msk         (0x1UL << EXTI\_EMR\_MR15\_Pos)                  }}
\DoxyCodeLine{6769 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR15             EXTI\_EMR\_MR15\_Msk                            }}
\DoxyCodeLine{6770 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16\_Pos         (16U)                                        }}
\DoxyCodeLine{6771 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16\_Msk         (0x1UL << EXTI\_EMR\_MR16\_Pos)                  }}
\DoxyCodeLine{6772 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR16             EXTI\_EMR\_MR16\_Msk                            }}
\DoxyCodeLine{6773 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17\_Pos         (17U)                                        }}
\DoxyCodeLine{6774 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17\_Msk         (0x1UL << EXTI\_EMR\_MR17\_Pos)                  }}
\DoxyCodeLine{6775 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR17             EXTI\_EMR\_MR17\_Msk                            }}
\DoxyCodeLine{6776 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18\_Pos         (18U)                                        }}
\DoxyCodeLine{6777 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18\_Msk         (0x1UL << EXTI\_EMR\_MR18\_Pos)                  }}
\DoxyCodeLine{6778 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR18             EXTI\_EMR\_MR18\_Msk                            }}
\DoxyCodeLine{6779 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19\_Pos         (19U)                                        }}
\DoxyCodeLine{6780 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19\_Msk         (0x1UL << EXTI\_EMR\_MR19\_Pos)                  }}
\DoxyCodeLine{6781 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR19             EXTI\_EMR\_MR19\_Msk                            }}
\DoxyCodeLine{6782 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20\_Pos         (20U)                                        }}
\DoxyCodeLine{6783 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20\_Msk         (0x1UL << EXTI\_EMR\_MR20\_Pos)                  }}
\DoxyCodeLine{6784 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR20             EXTI\_EMR\_MR20\_Msk                            }}
\DoxyCodeLine{6785 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21\_Pos         (21U)                                        }}
\DoxyCodeLine{6786 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21\_Msk         (0x1UL << EXTI\_EMR\_MR21\_Pos)                  }}
\DoxyCodeLine{6787 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR21             EXTI\_EMR\_MR21\_Msk                            }}
\DoxyCodeLine{6788 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22\_Pos         (22U)                                        }}
\DoxyCodeLine{6789 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22\_Msk         (0x1UL << EXTI\_EMR\_MR22\_Pos)                  }}
\DoxyCodeLine{6790 \textcolor{preprocessor}{\#define EXTI\_EMR\_MR22             EXTI\_EMR\_MR22\_Msk                            }}
\DoxyCodeLine{6792 \textcolor{comment}{/* Reference Defines */}}
\DoxyCodeLine{6793 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM0                        EXTI\_EMR\_MR0}}
\DoxyCodeLine{6794 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM1                        EXTI\_EMR\_MR1}}
\DoxyCodeLine{6795 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM2                        EXTI\_EMR\_MR2}}
\DoxyCodeLine{6796 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM3                        EXTI\_EMR\_MR3}}
\DoxyCodeLine{6797 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM4                        EXTI\_EMR\_MR4}}
\DoxyCodeLine{6798 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM5                        EXTI\_EMR\_MR5}}
\DoxyCodeLine{6799 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM6                        EXTI\_EMR\_MR6}}
\DoxyCodeLine{6800 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM7                        EXTI\_EMR\_MR7}}
\DoxyCodeLine{6801 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM8                        EXTI\_EMR\_MR8}}
\DoxyCodeLine{6802 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM9                        EXTI\_EMR\_MR9}}
\DoxyCodeLine{6803 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM10                       EXTI\_EMR\_MR10}}
\DoxyCodeLine{6804 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM11                       EXTI\_EMR\_MR11}}
\DoxyCodeLine{6805 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM12                       EXTI\_EMR\_MR12}}
\DoxyCodeLine{6806 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM13                       EXTI\_EMR\_MR13}}
\DoxyCodeLine{6807 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM14                       EXTI\_EMR\_MR14}}
\DoxyCodeLine{6808 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM15                       EXTI\_EMR\_MR15}}
\DoxyCodeLine{6809 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM16                       EXTI\_EMR\_MR16}}
\DoxyCodeLine{6810 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM17                       EXTI\_EMR\_MR17}}
\DoxyCodeLine{6811 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM18                       EXTI\_EMR\_MR18}}
\DoxyCodeLine{6812 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM19                       EXTI\_EMR\_MR19}}
\DoxyCodeLine{6813 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM20                       EXTI\_EMR\_MR20}}
\DoxyCodeLine{6814 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM21                       EXTI\_EMR\_MR21}}
\DoxyCodeLine{6815 \textcolor{preprocessor}{\#define  EXTI\_EMR\_EM22                       EXTI\_EMR\_MR22}}
\DoxyCodeLine{6816 }
\DoxyCodeLine{6817 \textcolor{comment}{/******************  Bit definition for EXTI\_RTSR register  *******************/}}
\DoxyCodeLine{6818 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0\_Pos         (0U)                                         }}
\DoxyCodeLine{6819 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0\_Msk         (0x1UL << EXTI\_RTSR\_TR0\_Pos)                  }}
\DoxyCodeLine{6820 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR0             EXTI\_RTSR\_TR0\_Msk                            }}
\DoxyCodeLine{6821 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1\_Pos         (1U)                                         }}
\DoxyCodeLine{6822 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1\_Msk         (0x1UL << EXTI\_RTSR\_TR1\_Pos)                  }}
\DoxyCodeLine{6823 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR1             EXTI\_RTSR\_TR1\_Msk                            }}
\DoxyCodeLine{6824 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2\_Pos         (2U)                                         }}
\DoxyCodeLine{6825 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2\_Msk         (0x1UL << EXTI\_RTSR\_TR2\_Pos)                  }}
\DoxyCodeLine{6826 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR2             EXTI\_RTSR\_TR2\_Msk                            }}
\DoxyCodeLine{6827 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3\_Pos         (3U)                                         }}
\DoxyCodeLine{6828 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3\_Msk         (0x1UL << EXTI\_RTSR\_TR3\_Pos)                  }}
\DoxyCodeLine{6829 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR3             EXTI\_RTSR\_TR3\_Msk                            }}
\DoxyCodeLine{6830 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4\_Pos         (4U)                                         }}
\DoxyCodeLine{6831 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4\_Msk         (0x1UL << EXTI\_RTSR\_TR4\_Pos)                  }}
\DoxyCodeLine{6832 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR4             EXTI\_RTSR\_TR4\_Msk                            }}
\DoxyCodeLine{6833 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5\_Pos         (5U)                                         }}
\DoxyCodeLine{6834 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5\_Msk         (0x1UL << EXTI\_RTSR\_TR5\_Pos)                  }}
\DoxyCodeLine{6835 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR5             EXTI\_RTSR\_TR5\_Msk                            }}
\DoxyCodeLine{6836 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6\_Pos         (6U)                                         }}
\DoxyCodeLine{6837 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6\_Msk         (0x1UL << EXTI\_RTSR\_TR6\_Pos)                  }}
\DoxyCodeLine{6838 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR6             EXTI\_RTSR\_TR6\_Msk                            }}
\DoxyCodeLine{6839 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7\_Pos         (7U)                                         }}
\DoxyCodeLine{6840 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7\_Msk         (0x1UL << EXTI\_RTSR\_TR7\_Pos)                  }}
\DoxyCodeLine{6841 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR7             EXTI\_RTSR\_TR7\_Msk                            }}
\DoxyCodeLine{6842 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8\_Pos         (8U)                                         }}
\DoxyCodeLine{6843 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8\_Msk         (0x1UL << EXTI\_RTSR\_TR8\_Pos)                  }}
\DoxyCodeLine{6844 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR8             EXTI\_RTSR\_TR8\_Msk                            }}
\DoxyCodeLine{6845 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9\_Pos         (9U)                                         }}
\DoxyCodeLine{6846 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9\_Msk         (0x1UL << EXTI\_RTSR\_TR9\_Pos)                  }}
\DoxyCodeLine{6847 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR9             EXTI\_RTSR\_TR9\_Msk                            }}
\DoxyCodeLine{6848 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10\_Pos        (10U)                                        }}
\DoxyCodeLine{6849 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10\_Msk        (0x1UL << EXTI\_RTSR\_TR10\_Pos)                 }}
\DoxyCodeLine{6850 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR10            EXTI\_RTSR\_TR10\_Msk                           }}
\DoxyCodeLine{6851 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11\_Pos        (11U)                                        }}
\DoxyCodeLine{6852 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11\_Msk        (0x1UL << EXTI\_RTSR\_TR11\_Pos)                 }}
\DoxyCodeLine{6853 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR11            EXTI\_RTSR\_TR11\_Msk                           }}
\DoxyCodeLine{6854 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12\_Pos        (12U)                                        }}
\DoxyCodeLine{6855 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12\_Msk        (0x1UL << EXTI\_RTSR\_TR12\_Pos)                 }}
\DoxyCodeLine{6856 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR12            EXTI\_RTSR\_TR12\_Msk                           }}
\DoxyCodeLine{6857 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13\_Pos        (13U)                                        }}
\DoxyCodeLine{6858 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13\_Msk        (0x1UL << EXTI\_RTSR\_TR13\_Pos)                 }}
\DoxyCodeLine{6859 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR13            EXTI\_RTSR\_TR13\_Msk                           }}
\DoxyCodeLine{6860 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14\_Pos        (14U)                                        }}
\DoxyCodeLine{6861 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14\_Msk        (0x1UL << EXTI\_RTSR\_TR14\_Pos)                 }}
\DoxyCodeLine{6862 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR14            EXTI\_RTSR\_TR14\_Msk                           }}
\DoxyCodeLine{6863 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15\_Pos        (15U)                                        }}
\DoxyCodeLine{6864 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15\_Msk        (0x1UL << EXTI\_RTSR\_TR15\_Pos)                 }}
\DoxyCodeLine{6865 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR15            EXTI\_RTSR\_TR15\_Msk                           }}
\DoxyCodeLine{6866 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16\_Pos        (16U)                                        }}
\DoxyCodeLine{6867 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16\_Msk        (0x1UL << EXTI\_RTSR\_TR16\_Pos)                 }}
\DoxyCodeLine{6868 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR16            EXTI\_RTSR\_TR16\_Msk                           }}
\DoxyCodeLine{6869 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17\_Pos        (17U)                                        }}
\DoxyCodeLine{6870 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17\_Msk        (0x1UL << EXTI\_RTSR\_TR17\_Pos)                 }}
\DoxyCodeLine{6871 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR17            EXTI\_RTSR\_TR17\_Msk                           }}
\DoxyCodeLine{6872 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18\_Pos        (18U)                                        }}
\DoxyCodeLine{6873 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18\_Msk        (0x1UL << EXTI\_RTSR\_TR18\_Pos)                 }}
\DoxyCodeLine{6874 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR18            EXTI\_RTSR\_TR18\_Msk                           }}
\DoxyCodeLine{6875 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19\_Pos        (19U)                                        }}
\DoxyCodeLine{6876 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19\_Msk        (0x1UL << EXTI\_RTSR\_TR19\_Pos)                 }}
\DoxyCodeLine{6877 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR19            EXTI\_RTSR\_TR19\_Msk                           }}
\DoxyCodeLine{6878 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20\_Pos        (20U)                                        }}
\DoxyCodeLine{6879 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20\_Msk        (0x1UL << EXTI\_RTSR\_TR20\_Pos)                 }}
\DoxyCodeLine{6880 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR20            EXTI\_RTSR\_TR20\_Msk                           }}
\DoxyCodeLine{6881 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21\_Pos        (21U)                                        }}
\DoxyCodeLine{6882 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21\_Msk        (0x1UL << EXTI\_RTSR\_TR21\_Pos)                 }}
\DoxyCodeLine{6883 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR21            EXTI\_RTSR\_TR21\_Msk                           }}
\DoxyCodeLine{6884 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22\_Pos        (22U)                                        }}
\DoxyCodeLine{6885 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22\_Msk        (0x1UL << EXTI\_RTSR\_TR22\_Pos)                 }}
\DoxyCodeLine{6886 \textcolor{preprocessor}{\#define EXTI\_RTSR\_TR22            EXTI\_RTSR\_TR22\_Msk                           }}
\DoxyCodeLine{6888 \textcolor{comment}{/******************  Bit definition for EXTI\_FTSR register  *******************/}}
\DoxyCodeLine{6889 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0\_Pos         (0U)                                         }}
\DoxyCodeLine{6890 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0\_Msk         (0x1UL << EXTI\_FTSR\_TR0\_Pos)                  }}
\DoxyCodeLine{6891 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR0             EXTI\_FTSR\_TR0\_Msk                            }}
\DoxyCodeLine{6892 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1\_Pos         (1U)                                         }}
\DoxyCodeLine{6893 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1\_Msk         (0x1UL << EXTI\_FTSR\_TR1\_Pos)                  }}
\DoxyCodeLine{6894 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR1             EXTI\_FTSR\_TR1\_Msk                            }}
\DoxyCodeLine{6895 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2\_Pos         (2U)                                         }}
\DoxyCodeLine{6896 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2\_Msk         (0x1UL << EXTI\_FTSR\_TR2\_Pos)                  }}
\DoxyCodeLine{6897 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR2             EXTI\_FTSR\_TR2\_Msk                            }}
\DoxyCodeLine{6898 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3\_Pos         (3U)                                         }}
\DoxyCodeLine{6899 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3\_Msk         (0x1UL << EXTI\_FTSR\_TR3\_Pos)                  }}
\DoxyCodeLine{6900 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR3             EXTI\_FTSR\_TR3\_Msk                            }}
\DoxyCodeLine{6901 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4\_Pos         (4U)                                         }}
\DoxyCodeLine{6902 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4\_Msk         (0x1UL << EXTI\_FTSR\_TR4\_Pos)                  }}
\DoxyCodeLine{6903 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR4             EXTI\_FTSR\_TR4\_Msk                            }}
\DoxyCodeLine{6904 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5\_Pos         (5U)                                         }}
\DoxyCodeLine{6905 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5\_Msk         (0x1UL << EXTI\_FTSR\_TR5\_Pos)                  }}
\DoxyCodeLine{6906 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR5             EXTI\_FTSR\_TR5\_Msk                            }}
\DoxyCodeLine{6907 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6\_Pos         (6U)                                         }}
\DoxyCodeLine{6908 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6\_Msk         (0x1UL << EXTI\_FTSR\_TR6\_Pos)                  }}
\DoxyCodeLine{6909 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR6             EXTI\_FTSR\_TR6\_Msk                            }}
\DoxyCodeLine{6910 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7\_Pos         (7U)                                         }}
\DoxyCodeLine{6911 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7\_Msk         (0x1UL << EXTI\_FTSR\_TR7\_Pos)                  }}
\DoxyCodeLine{6912 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR7             EXTI\_FTSR\_TR7\_Msk                            }}
\DoxyCodeLine{6913 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8\_Pos         (8U)                                         }}
\DoxyCodeLine{6914 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8\_Msk         (0x1UL << EXTI\_FTSR\_TR8\_Pos)                  }}
\DoxyCodeLine{6915 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR8             EXTI\_FTSR\_TR8\_Msk                            }}
\DoxyCodeLine{6916 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9\_Pos         (9U)                                         }}
\DoxyCodeLine{6917 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9\_Msk         (0x1UL << EXTI\_FTSR\_TR9\_Pos)                  }}
\DoxyCodeLine{6918 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR9             EXTI\_FTSR\_TR9\_Msk                            }}
\DoxyCodeLine{6919 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10\_Pos        (10U)                                        }}
\DoxyCodeLine{6920 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10\_Msk        (0x1UL << EXTI\_FTSR\_TR10\_Pos)                 }}
\DoxyCodeLine{6921 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR10            EXTI\_FTSR\_TR10\_Msk                           }}
\DoxyCodeLine{6922 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11\_Pos        (11U)                                        }}
\DoxyCodeLine{6923 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11\_Msk        (0x1UL << EXTI\_FTSR\_TR11\_Pos)                 }}
\DoxyCodeLine{6924 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR11            EXTI\_FTSR\_TR11\_Msk                           }}
\DoxyCodeLine{6925 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12\_Pos        (12U)                                        }}
\DoxyCodeLine{6926 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12\_Msk        (0x1UL << EXTI\_FTSR\_TR12\_Pos)                 }}
\DoxyCodeLine{6927 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR12            EXTI\_FTSR\_TR12\_Msk                           }}
\DoxyCodeLine{6928 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13\_Pos        (13U)                                        }}
\DoxyCodeLine{6929 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13\_Msk        (0x1UL << EXTI\_FTSR\_TR13\_Pos)                 }}
\DoxyCodeLine{6930 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR13            EXTI\_FTSR\_TR13\_Msk                           }}
\DoxyCodeLine{6931 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14\_Pos        (14U)                                        }}
\DoxyCodeLine{6932 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14\_Msk        (0x1UL << EXTI\_FTSR\_TR14\_Pos)                 }}
\DoxyCodeLine{6933 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR14            EXTI\_FTSR\_TR14\_Msk                           }}
\DoxyCodeLine{6934 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15\_Pos        (15U)                                        }}
\DoxyCodeLine{6935 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15\_Msk        (0x1UL << EXTI\_FTSR\_TR15\_Pos)                 }}
\DoxyCodeLine{6936 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR15            EXTI\_FTSR\_TR15\_Msk                           }}
\DoxyCodeLine{6937 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16\_Pos        (16U)                                        }}
\DoxyCodeLine{6938 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16\_Msk        (0x1UL << EXTI\_FTSR\_TR16\_Pos)                 }}
\DoxyCodeLine{6939 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR16            EXTI\_FTSR\_TR16\_Msk                           }}
\DoxyCodeLine{6940 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17\_Pos        (17U)                                        }}
\DoxyCodeLine{6941 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17\_Msk        (0x1UL << EXTI\_FTSR\_TR17\_Pos)                 }}
\DoxyCodeLine{6942 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR17            EXTI\_FTSR\_TR17\_Msk                           }}
\DoxyCodeLine{6943 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18\_Pos        (18U)                                        }}
\DoxyCodeLine{6944 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18\_Msk        (0x1UL << EXTI\_FTSR\_TR18\_Pos)                 }}
\DoxyCodeLine{6945 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR18            EXTI\_FTSR\_TR18\_Msk                           }}
\DoxyCodeLine{6946 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19\_Pos        (19U)                                        }}
\DoxyCodeLine{6947 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19\_Msk        (0x1UL << EXTI\_FTSR\_TR19\_Pos)                 }}
\DoxyCodeLine{6948 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR19            EXTI\_FTSR\_TR19\_Msk                           }}
\DoxyCodeLine{6949 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20\_Pos        (20U)                                        }}
\DoxyCodeLine{6950 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20\_Msk        (0x1UL << EXTI\_FTSR\_TR20\_Pos)                 }}
\DoxyCodeLine{6951 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR20            EXTI\_FTSR\_TR20\_Msk                           }}
\DoxyCodeLine{6952 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21\_Pos        (21U)                                        }}
\DoxyCodeLine{6953 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21\_Msk        (0x1UL << EXTI\_FTSR\_TR21\_Pos)                 }}
\DoxyCodeLine{6954 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR21            EXTI\_FTSR\_TR21\_Msk                           }}
\DoxyCodeLine{6955 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22\_Pos        (22U)                                        }}
\DoxyCodeLine{6956 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22\_Msk        (0x1UL << EXTI\_FTSR\_TR22\_Pos)                 }}
\DoxyCodeLine{6957 \textcolor{preprocessor}{\#define EXTI\_FTSR\_TR22            EXTI\_FTSR\_TR22\_Msk                           }}
\DoxyCodeLine{6959 \textcolor{comment}{/******************  Bit definition for EXTI\_SWIER register  ******************/}}
\DoxyCodeLine{6960 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0\_Pos     (0U)                                         }}
\DoxyCodeLine{6961 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0\_Msk     (0x1UL << EXTI\_SWIER\_SWIER0\_Pos)              }}
\DoxyCodeLine{6962 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER0         EXTI\_SWIER\_SWIER0\_Msk                        }}
\DoxyCodeLine{6963 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1\_Pos     (1U)                                         }}
\DoxyCodeLine{6964 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1\_Msk     (0x1UL << EXTI\_SWIER\_SWIER1\_Pos)              }}
\DoxyCodeLine{6965 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER1         EXTI\_SWIER\_SWIER1\_Msk                        }}
\DoxyCodeLine{6966 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2\_Pos     (2U)                                         }}
\DoxyCodeLine{6967 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2\_Msk     (0x1UL << EXTI\_SWIER\_SWIER2\_Pos)              }}
\DoxyCodeLine{6968 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER2         EXTI\_SWIER\_SWIER2\_Msk                        }}
\DoxyCodeLine{6969 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3\_Pos     (3U)                                         }}
\DoxyCodeLine{6970 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3\_Msk     (0x1UL << EXTI\_SWIER\_SWIER3\_Pos)              }}
\DoxyCodeLine{6971 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER3         EXTI\_SWIER\_SWIER3\_Msk                        }}
\DoxyCodeLine{6972 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4\_Pos     (4U)                                         }}
\DoxyCodeLine{6973 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4\_Msk     (0x1UL << EXTI\_SWIER\_SWIER4\_Pos)              }}
\DoxyCodeLine{6974 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER4         EXTI\_SWIER\_SWIER4\_Msk                        }}
\DoxyCodeLine{6975 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5\_Pos     (5U)                                         }}
\DoxyCodeLine{6976 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5\_Msk     (0x1UL << EXTI\_SWIER\_SWIER5\_Pos)              }}
\DoxyCodeLine{6977 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER5         EXTI\_SWIER\_SWIER5\_Msk                        }}
\DoxyCodeLine{6978 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6\_Pos     (6U)                                         }}
\DoxyCodeLine{6979 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6\_Msk     (0x1UL << EXTI\_SWIER\_SWIER6\_Pos)              }}
\DoxyCodeLine{6980 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER6         EXTI\_SWIER\_SWIER6\_Msk                        }}
\DoxyCodeLine{6981 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7\_Pos     (7U)                                         }}
\DoxyCodeLine{6982 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7\_Msk     (0x1UL << EXTI\_SWIER\_SWIER7\_Pos)              }}
\DoxyCodeLine{6983 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER7         EXTI\_SWIER\_SWIER7\_Msk                        }}
\DoxyCodeLine{6984 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8\_Pos     (8U)                                         }}
\DoxyCodeLine{6985 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8\_Msk     (0x1UL << EXTI\_SWIER\_SWIER8\_Pos)              }}
\DoxyCodeLine{6986 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER8         EXTI\_SWIER\_SWIER8\_Msk                        }}
\DoxyCodeLine{6987 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9\_Pos     (9U)                                         }}
\DoxyCodeLine{6988 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9\_Msk     (0x1UL << EXTI\_SWIER\_SWIER9\_Pos)              }}
\DoxyCodeLine{6989 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER9         EXTI\_SWIER\_SWIER9\_Msk                        }}
\DoxyCodeLine{6990 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10\_Pos    (10U)                                        }}
\DoxyCodeLine{6991 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10\_Msk    (0x1UL << EXTI\_SWIER\_SWIER10\_Pos)             }}
\DoxyCodeLine{6992 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER10        EXTI\_SWIER\_SWIER10\_Msk                       }}
\DoxyCodeLine{6993 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11\_Pos    (11U)                                        }}
\DoxyCodeLine{6994 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11\_Msk    (0x1UL << EXTI\_SWIER\_SWIER11\_Pos)             }}
\DoxyCodeLine{6995 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER11        EXTI\_SWIER\_SWIER11\_Msk                       }}
\DoxyCodeLine{6996 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12\_Pos    (12U)                                        }}
\DoxyCodeLine{6997 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12\_Msk    (0x1UL << EXTI\_SWIER\_SWIER12\_Pos)             }}
\DoxyCodeLine{6998 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER12        EXTI\_SWIER\_SWIER12\_Msk                       }}
\DoxyCodeLine{6999 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13\_Pos    (13U)                                        }}
\DoxyCodeLine{7000 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13\_Msk    (0x1UL << EXTI\_SWIER\_SWIER13\_Pos)             }}
\DoxyCodeLine{7001 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER13        EXTI\_SWIER\_SWIER13\_Msk                       }}
\DoxyCodeLine{7002 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14\_Pos    (14U)                                        }}
\DoxyCodeLine{7003 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14\_Msk    (0x1UL << EXTI\_SWIER\_SWIER14\_Pos)             }}
\DoxyCodeLine{7004 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER14        EXTI\_SWIER\_SWIER14\_Msk                       }}
\DoxyCodeLine{7005 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15\_Pos    (15U)                                        }}
\DoxyCodeLine{7006 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15\_Msk    (0x1UL << EXTI\_SWIER\_SWIER15\_Pos)             }}
\DoxyCodeLine{7007 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER15        EXTI\_SWIER\_SWIER15\_Msk                       }}
\DoxyCodeLine{7008 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16\_Pos    (16U)                                        }}
\DoxyCodeLine{7009 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16\_Msk    (0x1UL << EXTI\_SWIER\_SWIER16\_Pos)             }}
\DoxyCodeLine{7010 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER16        EXTI\_SWIER\_SWIER16\_Msk                       }}
\DoxyCodeLine{7011 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17\_Pos    (17U)                                        }}
\DoxyCodeLine{7012 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17\_Msk    (0x1UL << EXTI\_SWIER\_SWIER17\_Pos)             }}
\DoxyCodeLine{7013 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER17        EXTI\_SWIER\_SWIER17\_Msk                       }}
\DoxyCodeLine{7014 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18\_Pos    (18U)                                        }}
\DoxyCodeLine{7015 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18\_Msk    (0x1UL << EXTI\_SWIER\_SWIER18\_Pos)             }}
\DoxyCodeLine{7016 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER18        EXTI\_SWIER\_SWIER18\_Msk                       }}
\DoxyCodeLine{7017 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19\_Pos    (19U)                                        }}
\DoxyCodeLine{7018 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19\_Msk    (0x1UL << EXTI\_SWIER\_SWIER19\_Pos)             }}
\DoxyCodeLine{7019 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER19        EXTI\_SWIER\_SWIER19\_Msk                       }}
\DoxyCodeLine{7020 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20\_Pos    (20U)                                        }}
\DoxyCodeLine{7021 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20\_Msk    (0x1UL << EXTI\_SWIER\_SWIER20\_Pos)             }}
\DoxyCodeLine{7022 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER20        EXTI\_SWIER\_SWIER20\_Msk                       }}
\DoxyCodeLine{7023 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21\_Pos    (21U)                                        }}
\DoxyCodeLine{7024 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21\_Msk    (0x1UL << EXTI\_SWIER\_SWIER21\_Pos)             }}
\DoxyCodeLine{7025 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER21        EXTI\_SWIER\_SWIER21\_Msk                       }}
\DoxyCodeLine{7026 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22\_Pos    (22U)                                        }}
\DoxyCodeLine{7027 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22\_Msk    (0x1UL << EXTI\_SWIER\_SWIER22\_Pos)             }}
\DoxyCodeLine{7028 \textcolor{preprocessor}{\#define EXTI\_SWIER\_SWIER22        EXTI\_SWIER\_SWIER22\_Msk                       }}
\DoxyCodeLine{7030 \textcolor{comment}{/*******************  Bit definition for EXTI\_PR register  ********************/}}
\DoxyCodeLine{7031 \textcolor{preprocessor}{\#define EXTI\_PR\_PR0\_Pos           (0U)                                         }}
\DoxyCodeLine{7032 \textcolor{preprocessor}{\#define EXTI\_PR\_PR0\_Msk           (0x1UL << EXTI\_PR\_PR0\_Pos)                    }}
\DoxyCodeLine{7033 \textcolor{preprocessor}{\#define EXTI\_PR\_PR0               EXTI\_PR\_PR0\_Msk                              }}
\DoxyCodeLine{7034 \textcolor{preprocessor}{\#define EXTI\_PR\_PR1\_Pos           (1U)                                         }}
\DoxyCodeLine{7035 \textcolor{preprocessor}{\#define EXTI\_PR\_PR1\_Msk           (0x1UL << EXTI\_PR\_PR1\_Pos)                    }}
\DoxyCodeLine{7036 \textcolor{preprocessor}{\#define EXTI\_PR\_PR1               EXTI\_PR\_PR1\_Msk                              }}
\DoxyCodeLine{7037 \textcolor{preprocessor}{\#define EXTI\_PR\_PR2\_Pos           (2U)                                         }}
\DoxyCodeLine{7038 \textcolor{preprocessor}{\#define EXTI\_PR\_PR2\_Msk           (0x1UL << EXTI\_PR\_PR2\_Pos)                    }}
\DoxyCodeLine{7039 \textcolor{preprocessor}{\#define EXTI\_PR\_PR2               EXTI\_PR\_PR2\_Msk                              }}
\DoxyCodeLine{7040 \textcolor{preprocessor}{\#define EXTI\_PR\_PR3\_Pos           (3U)                                         }}
\DoxyCodeLine{7041 \textcolor{preprocessor}{\#define EXTI\_PR\_PR3\_Msk           (0x1UL << EXTI\_PR\_PR3\_Pos)                    }}
\DoxyCodeLine{7042 \textcolor{preprocessor}{\#define EXTI\_PR\_PR3               EXTI\_PR\_PR3\_Msk                              }}
\DoxyCodeLine{7043 \textcolor{preprocessor}{\#define EXTI\_PR\_PR4\_Pos           (4U)                                         }}
\DoxyCodeLine{7044 \textcolor{preprocessor}{\#define EXTI\_PR\_PR4\_Msk           (0x1UL << EXTI\_PR\_PR4\_Pos)                    }}
\DoxyCodeLine{7045 \textcolor{preprocessor}{\#define EXTI\_PR\_PR4               EXTI\_PR\_PR4\_Msk                              }}
\DoxyCodeLine{7046 \textcolor{preprocessor}{\#define EXTI\_PR\_PR5\_Pos           (5U)                                         }}
\DoxyCodeLine{7047 \textcolor{preprocessor}{\#define EXTI\_PR\_PR5\_Msk           (0x1UL << EXTI\_PR\_PR5\_Pos)                    }}
\DoxyCodeLine{7048 \textcolor{preprocessor}{\#define EXTI\_PR\_PR5               EXTI\_PR\_PR5\_Msk                              }}
\DoxyCodeLine{7049 \textcolor{preprocessor}{\#define EXTI\_PR\_PR6\_Pos           (6U)                                         }}
\DoxyCodeLine{7050 \textcolor{preprocessor}{\#define EXTI\_PR\_PR6\_Msk           (0x1UL << EXTI\_PR\_PR6\_Pos)                    }}
\DoxyCodeLine{7051 \textcolor{preprocessor}{\#define EXTI\_PR\_PR6               EXTI\_PR\_PR6\_Msk                              }}
\DoxyCodeLine{7052 \textcolor{preprocessor}{\#define EXTI\_PR\_PR7\_Pos           (7U)                                         }}
\DoxyCodeLine{7053 \textcolor{preprocessor}{\#define EXTI\_PR\_PR7\_Msk           (0x1UL << EXTI\_PR\_PR7\_Pos)                    }}
\DoxyCodeLine{7054 \textcolor{preprocessor}{\#define EXTI\_PR\_PR7               EXTI\_PR\_PR7\_Msk                              }}
\DoxyCodeLine{7055 \textcolor{preprocessor}{\#define EXTI\_PR\_PR8\_Pos           (8U)                                         }}
\DoxyCodeLine{7056 \textcolor{preprocessor}{\#define EXTI\_PR\_PR8\_Msk           (0x1UL << EXTI\_PR\_PR8\_Pos)                    }}
\DoxyCodeLine{7057 \textcolor{preprocessor}{\#define EXTI\_PR\_PR8               EXTI\_PR\_PR8\_Msk                              }}
\DoxyCodeLine{7058 \textcolor{preprocessor}{\#define EXTI\_PR\_PR9\_Pos           (9U)                                         }}
\DoxyCodeLine{7059 \textcolor{preprocessor}{\#define EXTI\_PR\_PR9\_Msk           (0x1UL << EXTI\_PR\_PR9\_Pos)                    }}
\DoxyCodeLine{7060 \textcolor{preprocessor}{\#define EXTI\_PR\_PR9               EXTI\_PR\_PR9\_Msk                              }}
\DoxyCodeLine{7061 \textcolor{preprocessor}{\#define EXTI\_PR\_PR10\_Pos          (10U)                                        }}
\DoxyCodeLine{7062 \textcolor{preprocessor}{\#define EXTI\_PR\_PR10\_Msk          (0x1UL << EXTI\_PR\_PR10\_Pos)                   }}
\DoxyCodeLine{7063 \textcolor{preprocessor}{\#define EXTI\_PR\_PR10              EXTI\_PR\_PR10\_Msk                             }}
\DoxyCodeLine{7064 \textcolor{preprocessor}{\#define EXTI\_PR\_PR11\_Pos          (11U)                                        }}
\DoxyCodeLine{7065 \textcolor{preprocessor}{\#define EXTI\_PR\_PR11\_Msk          (0x1UL << EXTI\_PR\_PR11\_Pos)                   }}
\DoxyCodeLine{7066 \textcolor{preprocessor}{\#define EXTI\_PR\_PR11              EXTI\_PR\_PR11\_Msk                             }}
\DoxyCodeLine{7067 \textcolor{preprocessor}{\#define EXTI\_PR\_PR12\_Pos          (12U)                                        }}
\DoxyCodeLine{7068 \textcolor{preprocessor}{\#define EXTI\_PR\_PR12\_Msk          (0x1UL << EXTI\_PR\_PR12\_Pos)                   }}
\DoxyCodeLine{7069 \textcolor{preprocessor}{\#define EXTI\_PR\_PR12              EXTI\_PR\_PR12\_Msk                             }}
\DoxyCodeLine{7070 \textcolor{preprocessor}{\#define EXTI\_PR\_PR13\_Pos          (13U)                                        }}
\DoxyCodeLine{7071 \textcolor{preprocessor}{\#define EXTI\_PR\_PR13\_Msk          (0x1UL << EXTI\_PR\_PR13\_Pos)                   }}
\DoxyCodeLine{7072 \textcolor{preprocessor}{\#define EXTI\_PR\_PR13              EXTI\_PR\_PR13\_Msk                             }}
\DoxyCodeLine{7073 \textcolor{preprocessor}{\#define EXTI\_PR\_PR14\_Pos          (14U)                                        }}
\DoxyCodeLine{7074 \textcolor{preprocessor}{\#define EXTI\_PR\_PR14\_Msk          (0x1UL << EXTI\_PR\_PR14\_Pos)                   }}
\DoxyCodeLine{7075 \textcolor{preprocessor}{\#define EXTI\_PR\_PR14              EXTI\_PR\_PR14\_Msk                             }}
\DoxyCodeLine{7076 \textcolor{preprocessor}{\#define EXTI\_PR\_PR15\_Pos          (15U)                                        }}
\DoxyCodeLine{7077 \textcolor{preprocessor}{\#define EXTI\_PR\_PR15\_Msk          (0x1UL << EXTI\_PR\_PR15\_Pos)                   }}
\DoxyCodeLine{7078 \textcolor{preprocessor}{\#define EXTI\_PR\_PR15              EXTI\_PR\_PR15\_Msk                             }}
\DoxyCodeLine{7079 \textcolor{preprocessor}{\#define EXTI\_PR\_PR16\_Pos          (16U)                                        }}
\DoxyCodeLine{7080 \textcolor{preprocessor}{\#define EXTI\_PR\_PR16\_Msk          (0x1UL << EXTI\_PR\_PR16\_Pos)                   }}
\DoxyCodeLine{7081 \textcolor{preprocessor}{\#define EXTI\_PR\_PR16              EXTI\_PR\_PR16\_Msk                             }}
\DoxyCodeLine{7082 \textcolor{preprocessor}{\#define EXTI\_PR\_PR17\_Pos          (17U)                                        }}
\DoxyCodeLine{7083 \textcolor{preprocessor}{\#define EXTI\_PR\_PR17\_Msk          (0x1UL << EXTI\_PR\_PR17\_Pos)                   }}
\DoxyCodeLine{7084 \textcolor{preprocessor}{\#define EXTI\_PR\_PR17              EXTI\_PR\_PR17\_Msk                             }}
\DoxyCodeLine{7085 \textcolor{preprocessor}{\#define EXTI\_PR\_PR18\_Pos          (18U)                                        }}
\DoxyCodeLine{7086 \textcolor{preprocessor}{\#define EXTI\_PR\_PR18\_Msk          (0x1UL << EXTI\_PR\_PR18\_Pos)                   }}
\DoxyCodeLine{7087 \textcolor{preprocessor}{\#define EXTI\_PR\_PR18              EXTI\_PR\_PR18\_Msk                             }}
\DoxyCodeLine{7088 \textcolor{preprocessor}{\#define EXTI\_PR\_PR19\_Pos          (19U)                                        }}
\DoxyCodeLine{7089 \textcolor{preprocessor}{\#define EXTI\_PR\_PR19\_Msk          (0x1UL << EXTI\_PR\_PR19\_Pos)                   }}
\DoxyCodeLine{7090 \textcolor{preprocessor}{\#define EXTI\_PR\_PR19              EXTI\_PR\_PR19\_Msk                             }}
\DoxyCodeLine{7091 \textcolor{preprocessor}{\#define EXTI\_PR\_PR20\_Pos          (20U)                                        }}
\DoxyCodeLine{7092 \textcolor{preprocessor}{\#define EXTI\_PR\_PR20\_Msk          (0x1UL << EXTI\_PR\_PR20\_Pos)                   }}
\DoxyCodeLine{7093 \textcolor{preprocessor}{\#define EXTI\_PR\_PR20              EXTI\_PR\_PR20\_Msk                             }}
\DoxyCodeLine{7094 \textcolor{preprocessor}{\#define EXTI\_PR\_PR21\_Pos          (21U)                                        }}
\DoxyCodeLine{7095 \textcolor{preprocessor}{\#define EXTI\_PR\_PR21\_Msk          (0x1UL << EXTI\_PR\_PR21\_Pos)                   }}
\DoxyCodeLine{7096 \textcolor{preprocessor}{\#define EXTI\_PR\_PR21              EXTI\_PR\_PR21\_Msk                             }}
\DoxyCodeLine{7097 \textcolor{preprocessor}{\#define EXTI\_PR\_PR22\_Pos          (22U)                                        }}
\DoxyCodeLine{7098 \textcolor{preprocessor}{\#define EXTI\_PR\_PR22\_Msk          (0x1UL << EXTI\_PR\_PR22\_Pos)                   }}
\DoxyCodeLine{7099 \textcolor{preprocessor}{\#define EXTI\_PR\_PR22              EXTI\_PR\_PR22\_Msk                             }}
\DoxyCodeLine{7101 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{7102 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{7103 \textcolor{comment}{/*                                    FLASH                                   */}}
\DoxyCodeLine{7104 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{7105 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{7106 \textcolor{comment}{/*******************  Bits definition for FLASH\_ACR register  *****************/}}
\DoxyCodeLine{7107 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Pos          (0U)                                    }}
\DoxyCodeLine{7108 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_Msk          (0xFUL << FLASH\_ACR\_LATENCY\_Pos)         }}
\DoxyCodeLine{7109 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY              FLASH\_ACR\_LATENCY\_Msk                   }}
\DoxyCodeLine{7110 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_0WS          0x00000000U                             }}
\DoxyCodeLine{7111 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_1WS          0x00000001U                             }}
\DoxyCodeLine{7112 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_2WS          0x00000002U                             }}
\DoxyCodeLine{7113 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_3WS          0x00000003U                             }}
\DoxyCodeLine{7114 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_4WS          0x00000004U                             }}
\DoxyCodeLine{7115 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_5WS          0x00000005U                             }}
\DoxyCodeLine{7116 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_6WS          0x00000006U                             }}
\DoxyCodeLine{7117 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_7WS          0x00000007U                             }}
\DoxyCodeLine{7118 }
\DoxyCodeLine{7119 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_8WS          0x00000008U                             }}
\DoxyCodeLine{7120 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_9WS          0x00000009U                             }}
\DoxyCodeLine{7121 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_10WS         0x0000000AU                             }}
\DoxyCodeLine{7122 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_11WS         0x0000000BU                             }}
\DoxyCodeLine{7123 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_12WS         0x0000000CU                             }}
\DoxyCodeLine{7124 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_13WS         0x0000000DU                             }}
\DoxyCodeLine{7125 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_14WS         0x0000000EU                             }}
\DoxyCodeLine{7126 \textcolor{preprocessor}{\#define FLASH\_ACR\_LATENCY\_15WS         0x0000000FU                             }}
\DoxyCodeLine{7127 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Pos           (8U)                                    }}
\DoxyCodeLine{7128 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN\_Msk           (0x1UL << FLASH\_ACR\_PRFTEN\_Pos)          }}
\DoxyCodeLine{7129 \textcolor{preprocessor}{\#define FLASH\_ACR\_PRFTEN               FLASH\_ACR\_PRFTEN\_Msk                    }}
\DoxyCodeLine{7130 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN\_Pos             (9U)                                    }}
\DoxyCodeLine{7131 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN\_Msk             (0x1UL << FLASH\_ACR\_ICEN\_Pos)            }}
\DoxyCodeLine{7132 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICEN                 FLASH\_ACR\_ICEN\_Msk                      }}
\DoxyCodeLine{7133 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN\_Pos             (10U)                                   }}
\DoxyCodeLine{7134 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN\_Msk             (0x1UL << FLASH\_ACR\_DCEN\_Pos)            }}
\DoxyCodeLine{7135 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCEN                 FLASH\_ACR\_DCEN\_Msk                      }}
\DoxyCodeLine{7136 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST\_Pos            (11U)                                   }}
\DoxyCodeLine{7137 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST\_Msk            (0x1UL << FLASH\_ACR\_ICRST\_Pos)           }}
\DoxyCodeLine{7138 \textcolor{preprocessor}{\#define FLASH\_ACR\_ICRST                FLASH\_ACR\_ICRST\_Msk                     }}
\DoxyCodeLine{7139 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST\_Pos            (12U)                                   }}
\DoxyCodeLine{7140 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST\_Msk            (0x1UL << FLASH\_ACR\_DCRST\_Pos)           }}
\DoxyCodeLine{7141 \textcolor{preprocessor}{\#define FLASH\_ACR\_DCRST                FLASH\_ACR\_DCRST\_Msk                     }}
\DoxyCodeLine{7142 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE0\_ADDRESS\_Pos    (10U)                                   }}
\DoxyCodeLine{7143 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE0\_ADDRESS\_Msk    (0x10008FUL << FLASH\_ACR\_BYTE0\_ADDRESS\_Pos) }}
\DoxyCodeLine{7144 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE0\_ADDRESS        FLASH\_ACR\_BYTE0\_ADDRESS\_Msk             }}
\DoxyCodeLine{7145 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE2\_ADDRESS\_Pos    (0U)                                    }}
\DoxyCodeLine{7146 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE2\_ADDRESS\_Msk    (0x40023C03UL << FLASH\_ACR\_BYTE2\_ADDRESS\_Pos) }}
\DoxyCodeLine{7147 \textcolor{preprocessor}{\#define FLASH\_ACR\_BYTE2\_ADDRESS        FLASH\_ACR\_BYTE2\_ADDRESS\_Msk             }}
\DoxyCodeLine{7148 }
\DoxyCodeLine{7149 \textcolor{comment}{/*******************  Bits definition for FLASH\_SR register  ******************/}}
\DoxyCodeLine{7150 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Pos               (0U)                                    }}
\DoxyCodeLine{7151 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP\_Msk               (0x1UL << FLASH\_SR\_EOP\_Pos)              }}
\DoxyCodeLine{7152 \textcolor{preprocessor}{\#define FLASH\_SR\_EOP                   FLASH\_SR\_EOP\_Msk                        }}
\DoxyCodeLine{7153 \textcolor{preprocessor}{\#define FLASH\_SR\_SOP\_Pos               (1U)                                    }}
\DoxyCodeLine{7154 \textcolor{preprocessor}{\#define FLASH\_SR\_SOP\_Msk               (0x1UL << FLASH\_SR\_SOP\_Pos)              }}
\DoxyCodeLine{7155 \textcolor{preprocessor}{\#define FLASH\_SR\_SOP                   FLASH\_SR\_SOP\_Msk                        }}
\DoxyCodeLine{7156 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Pos            (4U)                                    }}
\DoxyCodeLine{7157 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR\_Msk            (0x1UL << FLASH\_SR\_WRPERR\_Pos)           }}
\DoxyCodeLine{7158 \textcolor{preprocessor}{\#define FLASH\_SR\_WRPERR                FLASH\_SR\_WRPERR\_Msk                     }}
\DoxyCodeLine{7159 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Pos            (5U)                                    }}
\DoxyCodeLine{7160 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR\_Msk            (0x1UL << FLASH\_SR\_PGAERR\_Pos)           }}
\DoxyCodeLine{7161 \textcolor{preprocessor}{\#define FLASH\_SR\_PGAERR                FLASH\_SR\_PGAERR\_Msk                     }}
\DoxyCodeLine{7162 \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR\_Pos            (6U)                                    }}
\DoxyCodeLine{7163 \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR\_Msk            (0x1UL << FLASH\_SR\_PGPERR\_Pos)           }}
\DoxyCodeLine{7164 \textcolor{preprocessor}{\#define FLASH\_SR\_PGPERR                FLASH\_SR\_PGPERR\_Msk                     }}
\DoxyCodeLine{7165 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Pos            (7U)                                    }}
\DoxyCodeLine{7166 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR\_Msk            (0x1UL << FLASH\_SR\_PGSERR\_Pos)           }}
\DoxyCodeLine{7167 \textcolor{preprocessor}{\#define FLASH\_SR\_PGSERR                FLASH\_SR\_PGSERR\_Msk                     }}
\DoxyCodeLine{7168 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Pos            (8U)                                    }}
\DoxyCodeLine{7169 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR\_Msk            (0x1UL << FLASH\_SR\_RDERR\_Pos)             }}
\DoxyCodeLine{7170 \textcolor{preprocessor}{\#define FLASH\_SR\_RDERR                FLASH\_SR\_RDERR\_Msk                     }}
\DoxyCodeLine{7171 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Pos               (16U)                                   }}
\DoxyCodeLine{7172 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY\_Msk               (0x1UL << FLASH\_SR\_BSY\_Pos)              }}
\DoxyCodeLine{7173 \textcolor{preprocessor}{\#define FLASH\_SR\_BSY                   FLASH\_SR\_BSY\_Msk                        }}
\DoxyCodeLine{7174 }
\DoxyCodeLine{7175 \textcolor{comment}{/*******************  Bits definition for FLASH\_CR register  ******************/}}
\DoxyCodeLine{7176 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Pos                (0U)                                    }}
\DoxyCodeLine{7177 \textcolor{preprocessor}{\#define FLASH\_CR\_PG\_Msk                (0x1UL << FLASH\_CR\_PG\_Pos)               }}
\DoxyCodeLine{7178 \textcolor{preprocessor}{\#define FLASH\_CR\_PG                    FLASH\_CR\_PG\_Msk                         }}
\DoxyCodeLine{7179 \textcolor{preprocessor}{\#define FLASH\_CR\_SER\_Pos               (1U)                                    }}
\DoxyCodeLine{7180 \textcolor{preprocessor}{\#define FLASH\_CR\_SER\_Msk               (0x1UL << FLASH\_CR\_SER\_Pos)              }}
\DoxyCodeLine{7181 \textcolor{preprocessor}{\#define FLASH\_CR\_SER                   FLASH\_CR\_SER\_Msk                        }}
\DoxyCodeLine{7182 \textcolor{preprocessor}{\#define FLASH\_CR\_MER\_Pos               (2U)                                    }}
\DoxyCodeLine{7183 \textcolor{preprocessor}{\#define FLASH\_CR\_MER\_Msk               (0x1UL << FLASH\_CR\_MER\_Pos)              }}
\DoxyCodeLine{7184 \textcolor{preprocessor}{\#define FLASH\_CR\_MER                   FLASH\_CR\_MER\_Msk                        }}
\DoxyCodeLine{7185 \textcolor{preprocessor}{\#define FLASH\_CR\_MER1                        FLASH\_CR\_MER}}
\DoxyCodeLine{7186 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_Pos               (3U)                                    }}
\DoxyCodeLine{7187 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_Msk               (0x1FUL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{7188 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB                   FLASH\_CR\_SNB\_Msk                        }}
\DoxyCodeLine{7189 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_0                 (0x01UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{7190 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_1                 (0x02UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{7191 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_2                 (0x04UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{7192 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_3                 (0x08UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{7193 \textcolor{preprocessor}{\#define FLASH\_CR\_SNB\_4                 (0x10UL << FLASH\_CR\_SNB\_Pos)             }}
\DoxyCodeLine{7194 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_Pos             (8U)                                    }}
\DoxyCodeLine{7195 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_Msk             (0x3UL << FLASH\_CR\_PSIZE\_Pos)            }}
\DoxyCodeLine{7196 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE                 FLASH\_CR\_PSIZE\_Msk                      }}
\DoxyCodeLine{7197 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_0               (0x1UL << FLASH\_CR\_PSIZE\_Pos)            }}
\DoxyCodeLine{7198 \textcolor{preprocessor}{\#define FLASH\_CR\_PSIZE\_1               (0x2UL << FLASH\_CR\_PSIZE\_Pos)            }}
\DoxyCodeLine{7199 \textcolor{preprocessor}{\#define FLASH\_CR\_MER2\_Pos              (15U)                                   }}
\DoxyCodeLine{7200 \textcolor{preprocessor}{\#define FLASH\_CR\_MER2\_Msk              (0x1UL << FLASH\_CR\_MER2\_Pos)             }}
\DoxyCodeLine{7201 \textcolor{preprocessor}{\#define FLASH\_CR\_MER2                  FLASH\_CR\_MER2\_Msk                       }}
\DoxyCodeLine{7202 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Pos              (16U)                                   }}
\DoxyCodeLine{7203 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT\_Msk              (0x1UL << FLASH\_CR\_STRT\_Pos)             }}
\DoxyCodeLine{7204 \textcolor{preprocessor}{\#define FLASH\_CR\_STRT                  FLASH\_CR\_STRT\_Msk                       }}
\DoxyCodeLine{7205 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Pos             (24U)                                   }}
\DoxyCodeLine{7206 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE\_Msk             (0x1UL << FLASH\_CR\_EOPIE\_Pos)            }}
\DoxyCodeLine{7207 \textcolor{preprocessor}{\#define FLASH\_CR\_EOPIE                 FLASH\_CR\_EOPIE\_Msk                      }}
\DoxyCodeLine{7208 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Pos              (31U)                                   }}
\DoxyCodeLine{7209 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK\_Msk              (0x1UL << FLASH\_CR\_LOCK\_Pos)             }}
\DoxyCodeLine{7210 \textcolor{preprocessor}{\#define FLASH\_CR\_LOCK                  FLASH\_CR\_LOCK\_Msk                       }}
\DoxyCodeLine{7211 }
\DoxyCodeLine{7212 \textcolor{comment}{/*******************  Bits definition for FLASH\_OPTCR register  ***************/}}
\DoxyCodeLine{7213 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK\_Pos        (0U)                                    }}
\DoxyCodeLine{7214 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK\_Msk        (0x1UL << FLASH\_OPTCR\_OPTLOCK\_Pos)       }}
\DoxyCodeLine{7215 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTLOCK            FLASH\_OPTCR\_OPTLOCK\_Msk                 }}
\DoxyCodeLine{7216 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT\_Pos        (1U)                                    }}
\DoxyCodeLine{7217 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT\_Msk        (0x1UL << FLASH\_OPTCR\_OPTSTRT\_Pos)       }}
\DoxyCodeLine{7218 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_OPTSTRT            FLASH\_OPTCR\_OPTSTRT\_Msk                 }}
\DoxyCodeLine{7219 }
\DoxyCodeLine{7220 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_0          0x00000004U                             }}
\DoxyCodeLine{7221 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_1          0x00000008U                             }}
\DoxyCodeLine{7222 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_Pos        (2U)                                    }}
\DoxyCodeLine{7223 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV\_Msk        (0x3UL << FLASH\_OPTCR\_BOR\_LEV\_Pos)       }}
\DoxyCodeLine{7224 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BOR\_LEV            FLASH\_OPTCR\_BOR\_LEV\_Msk                 }}
\DoxyCodeLine{7225 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BFB2\_Pos           (4U)                                    }}
\DoxyCodeLine{7226 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BFB2\_Msk           (0x1UL << FLASH\_OPTCR\_BFB2\_Pos)          }}
\DoxyCodeLine{7227 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_BFB2               FLASH\_OPTCR\_BFB2\_Msk                    }}
\DoxyCodeLine{7228 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WDG\_SW\_Pos         (5U)                                    }}
\DoxyCodeLine{7229 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WDG\_SW\_Msk         (0x1UL << FLASH\_OPTCR\_WDG\_SW\_Pos)        }}
\DoxyCodeLine{7230 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_WDG\_SW             FLASH\_OPTCR\_WDG\_SW\_Msk                  }}
\DoxyCodeLine{7231 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP\_Pos      (6U)                                    }}
\DoxyCodeLine{7232 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP\_Msk      (0x1UL << FLASH\_OPTCR\_nRST\_STOP\_Pos)     }}
\DoxyCodeLine{7233 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STOP          FLASH\_OPTCR\_nRST\_STOP\_Msk               }}
\DoxyCodeLine{7234 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY\_Pos     (7U)                                    }}
\DoxyCodeLine{7235 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY\_Msk     (0x1UL << FLASH\_OPTCR\_nRST\_STDBY\_Pos)    }}
\DoxyCodeLine{7236 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nRST\_STDBY         FLASH\_OPTCR\_nRST\_STDBY\_Msk              }}
\DoxyCodeLine{7237 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_Pos            (8U)                                    }}
\DoxyCodeLine{7238 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_Msk            (0xFFUL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7239 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP                FLASH\_OPTCR\_RDP\_Msk                     }}
\DoxyCodeLine{7240 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_0              (0x01UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7241 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_1              (0x02UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7242 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_2              (0x04UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7243 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_3              (0x08UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7244 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_4              (0x10UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7245 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_5              (0x20UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7246 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_6              (0x40UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7247 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_RDP\_7              (0x80UL << FLASH\_OPTCR\_RDP\_Pos)          }}
\DoxyCodeLine{7248 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_Pos           (16U)                                   }}
\DoxyCodeLine{7249 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_Msk           (0xFFFUL << FLASH\_OPTCR\_nWRP\_Pos)        }}
\DoxyCodeLine{7250 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP               FLASH\_OPTCR\_nWRP\_Msk                    }}
\DoxyCodeLine{7251 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_0             0x00010000U                             }}
\DoxyCodeLine{7252 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_1             0x00020000U                             }}
\DoxyCodeLine{7253 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_2             0x00040000U                             }}
\DoxyCodeLine{7254 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_3             0x00080000U                             }}
\DoxyCodeLine{7255 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_4             0x00100000U                             }}
\DoxyCodeLine{7256 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_5             0x00200000U                             }}
\DoxyCodeLine{7257 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_6             0x00400000U                             }}
\DoxyCodeLine{7258 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_7             0x00800000U                             }}
\DoxyCodeLine{7259 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_8             0x01000000U                             }}
\DoxyCodeLine{7260 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_9             0x02000000U                             }}
\DoxyCodeLine{7261 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_10            0x04000000U                             }}
\DoxyCodeLine{7262 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_nWRP\_11            0x08000000U                             }}
\DoxyCodeLine{7263 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_DB1M\_Pos           (30U)                                   }}
\DoxyCodeLine{7264 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_DB1M\_Msk           (0x1UL << FLASH\_OPTCR\_DB1M\_Pos)          }}
\DoxyCodeLine{7265 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_DB1M               FLASH\_OPTCR\_DB1M\_Msk                    }}
\DoxyCodeLine{7266 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_SPRMOD\_Pos         (31U)                                   }}
\DoxyCodeLine{7267 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_SPRMOD\_Msk         (0x1UL << FLASH\_OPTCR\_SPRMOD\_Pos)        }}
\DoxyCodeLine{7268 \textcolor{preprocessor}{\#define FLASH\_OPTCR\_SPRMOD             FLASH\_OPTCR\_SPRMOD\_Msk                  }}
\DoxyCodeLine{7269                                              }
\DoxyCodeLine{7270 \textcolor{comment}{/******************  Bits definition for FLASH\_OPTCR1 register  ***************/}}
\DoxyCodeLine{7271 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_Pos          (16U)                                   }}
\DoxyCodeLine{7272 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_Msk          (0xFFFUL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7273 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP              FLASH\_OPTCR1\_nWRP\_Msk                   }}
\DoxyCodeLine{7274 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_0            (0x001UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7275 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_1            (0x002UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7276 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_2            (0x004UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7277 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_3            (0x008UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7278 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_4            (0x010UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7279 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_5            (0x020UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7280 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_6            (0x040UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7281 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_7            (0x080UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7282 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_8            (0x100UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7283 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_9            (0x200UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7284 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_10           (0x400UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7285 \textcolor{preprocessor}{\#define FLASH\_OPTCR1\_nWRP\_11           (0x800UL << FLASH\_OPTCR1\_nWRP\_Pos)       }}
\DoxyCodeLine{7287 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{7288 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{7289 \textcolor{comment}{/*                          Flexible Memory Controller                        */}}
\DoxyCodeLine{7290 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{7291 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{7292 \textcolor{comment}{/******************  Bit definition for FMC\_BCR1 register  *******************/}}
\DoxyCodeLine{7293 \textcolor{preprocessor}{\#define FMC\_BCR1\_MBKEN\_Pos          (0U)                                       }}
\DoxyCodeLine{7294 \textcolor{preprocessor}{\#define FMC\_BCR1\_MBKEN\_Msk          (0x1UL << FMC\_BCR1\_MBKEN\_Pos)               }}
\DoxyCodeLine{7295 \textcolor{preprocessor}{\#define FMC\_BCR1\_MBKEN              FMC\_BCR1\_MBKEN\_Msk                         }}
\DoxyCodeLine{7296 \textcolor{preprocessor}{\#define FMC\_BCR1\_MUXEN\_Pos          (1U)                                       }}
\DoxyCodeLine{7297 \textcolor{preprocessor}{\#define FMC\_BCR1\_MUXEN\_Msk          (0x1UL << FMC\_BCR1\_MUXEN\_Pos)               }}
\DoxyCodeLine{7298 \textcolor{preprocessor}{\#define FMC\_BCR1\_MUXEN              FMC\_BCR1\_MUXEN\_Msk                         }}
\DoxyCodeLine{7300 \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP\_Pos           (2U)                                       }}
\DoxyCodeLine{7301 \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP\_Msk           (0x3UL << FMC\_BCR1\_MTYP\_Pos)                }}
\DoxyCodeLine{7302 \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP               FMC\_BCR1\_MTYP\_Msk                          }}
\DoxyCodeLine{7303 \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP\_0             (0x1UL << FMC\_BCR1\_MTYP\_Pos)                }}
\DoxyCodeLine{7304 \textcolor{preprocessor}{\#define FMC\_BCR1\_MTYP\_1             (0x2UL << FMC\_BCR1\_MTYP\_Pos)                }}
\DoxyCodeLine{7306 \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID\_Pos           (4U)                                       }}
\DoxyCodeLine{7307 \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID\_Msk           (0x3UL << FMC\_BCR1\_MWID\_Pos)                }}
\DoxyCodeLine{7308 \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID               FMC\_BCR1\_MWID\_Msk                          }}
\DoxyCodeLine{7309 \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID\_0             (0x1UL << FMC\_BCR1\_MWID\_Pos)                }}
\DoxyCodeLine{7310 \textcolor{preprocessor}{\#define FMC\_BCR1\_MWID\_1             (0x2UL << FMC\_BCR1\_MWID\_Pos)                }}
\DoxyCodeLine{7312 \textcolor{preprocessor}{\#define FMC\_BCR1\_FACCEN\_Pos         (6U)                                       }}
\DoxyCodeLine{7313 \textcolor{preprocessor}{\#define FMC\_BCR1\_FACCEN\_Msk         (0x1UL << FMC\_BCR1\_FACCEN\_Pos)              }}
\DoxyCodeLine{7314 \textcolor{preprocessor}{\#define FMC\_BCR1\_FACCEN             FMC\_BCR1\_FACCEN\_Msk                        }}
\DoxyCodeLine{7315 \textcolor{preprocessor}{\#define FMC\_BCR1\_BURSTEN\_Pos        (8U)                                       }}
\DoxyCodeLine{7316 \textcolor{preprocessor}{\#define FMC\_BCR1\_BURSTEN\_Msk        (0x1UL << FMC\_BCR1\_BURSTEN\_Pos)             }}
\DoxyCodeLine{7317 \textcolor{preprocessor}{\#define FMC\_BCR1\_BURSTEN            FMC\_BCR1\_BURSTEN\_Msk                       }}
\DoxyCodeLine{7318 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITPOL\_Pos        (9U)                                       }}
\DoxyCodeLine{7319 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITPOL\_Msk        (0x1UL << FMC\_BCR1\_WAITPOL\_Pos)             }}
\DoxyCodeLine{7320 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITPOL            FMC\_BCR1\_WAITPOL\_Msk                       }}
\DoxyCodeLine{7321 \textcolor{preprocessor}{\#define FMC\_BCR1\_WRAPMOD\_Pos        (10U)                                      }}
\DoxyCodeLine{7322 \textcolor{preprocessor}{\#define FMC\_BCR1\_WRAPMOD\_Msk        (0x1UL << FMC\_BCR1\_WRAPMOD\_Pos)             }}
\DoxyCodeLine{7323 \textcolor{preprocessor}{\#define FMC\_BCR1\_WRAPMOD            FMC\_BCR1\_WRAPMOD\_Msk                       }}
\DoxyCodeLine{7324 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITCFG\_Pos        (11U)                                      }}
\DoxyCodeLine{7325 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITCFG\_Msk        (0x1UL << FMC\_BCR1\_WAITCFG\_Pos)             }}
\DoxyCodeLine{7326 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITCFG            FMC\_BCR1\_WAITCFG\_Msk                       }}
\DoxyCodeLine{7327 \textcolor{preprocessor}{\#define FMC\_BCR1\_WREN\_Pos           (12U)                                      }}
\DoxyCodeLine{7328 \textcolor{preprocessor}{\#define FMC\_BCR1\_WREN\_Msk           (0x1UL << FMC\_BCR1\_WREN\_Pos)                }}
\DoxyCodeLine{7329 \textcolor{preprocessor}{\#define FMC\_BCR1\_WREN               FMC\_BCR1\_WREN\_Msk                          }}
\DoxyCodeLine{7330 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITEN\_Pos         (13U)                                      }}
\DoxyCodeLine{7331 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITEN\_Msk         (0x1UL << FMC\_BCR1\_WAITEN\_Pos)              }}
\DoxyCodeLine{7332 \textcolor{preprocessor}{\#define FMC\_BCR1\_WAITEN             FMC\_BCR1\_WAITEN\_Msk                        }}
\DoxyCodeLine{7333 \textcolor{preprocessor}{\#define FMC\_BCR1\_EXTMOD\_Pos         (14U)                                      }}
\DoxyCodeLine{7334 \textcolor{preprocessor}{\#define FMC\_BCR1\_EXTMOD\_Msk         (0x1UL << FMC\_BCR1\_EXTMOD\_Pos)              }}
\DoxyCodeLine{7335 \textcolor{preprocessor}{\#define FMC\_BCR1\_EXTMOD             FMC\_BCR1\_EXTMOD\_Msk                        }}
\DoxyCodeLine{7336 \textcolor{preprocessor}{\#define FMC\_BCR1\_ASYNCWAIT\_Pos      (15U)                                      }}
\DoxyCodeLine{7337 \textcolor{preprocessor}{\#define FMC\_BCR1\_ASYNCWAIT\_Msk      (0x1UL << FMC\_BCR1\_ASYNCWAIT\_Pos)           }}
\DoxyCodeLine{7338 \textcolor{preprocessor}{\#define FMC\_BCR1\_ASYNCWAIT          FMC\_BCR1\_ASYNCWAIT\_Msk                     }}
\DoxyCodeLine{7339 \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_Pos         (16U)                                      }}
\DoxyCodeLine{7340 \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_Msk         (0x7UL << FMC\_BCR1\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7341 \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE             FMC\_BCR1\_CPSIZE\_Msk                        }}
\DoxyCodeLine{7342 \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_0           (0x1UL << FMC\_BCR1\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7343 \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_1           (0x2UL << FMC\_BCR1\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7344 \textcolor{preprocessor}{\#define FMC\_BCR1\_CPSIZE\_2           (0x4UL << FMC\_BCR1\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7345 \textcolor{preprocessor}{\#define FMC\_BCR1\_CBURSTRW\_Pos       (19U)                                      }}
\DoxyCodeLine{7346 \textcolor{preprocessor}{\#define FMC\_BCR1\_CBURSTRW\_Msk       (0x1UL << FMC\_BCR1\_CBURSTRW\_Pos)            }}
\DoxyCodeLine{7347 \textcolor{preprocessor}{\#define FMC\_BCR1\_CBURSTRW           FMC\_BCR1\_CBURSTRW\_Msk                      }}
\DoxyCodeLine{7348 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN\_Pos         (20U)                                      }}
\DoxyCodeLine{7349 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN\_Msk         (0x1UL << FMC\_BCR1\_CCLKEN\_Pos)              }}
\DoxyCodeLine{7350 \textcolor{preprocessor}{\#define FMC\_BCR1\_CCLKEN             FMC\_BCR1\_CCLKEN\_Msk                        }}
\DoxyCodeLine{7352 \textcolor{comment}{/******************  Bit definition for FMC\_BCR2 register  *******************/}}
\DoxyCodeLine{7353 \textcolor{preprocessor}{\#define FMC\_BCR2\_MBKEN\_Pos          (0U)                                       }}
\DoxyCodeLine{7354 \textcolor{preprocessor}{\#define FMC\_BCR2\_MBKEN\_Msk          (0x1UL << FMC\_BCR2\_MBKEN\_Pos)               }}
\DoxyCodeLine{7355 \textcolor{preprocessor}{\#define FMC\_BCR2\_MBKEN              FMC\_BCR2\_MBKEN\_Msk                         }}
\DoxyCodeLine{7356 \textcolor{preprocessor}{\#define FMC\_BCR2\_MUXEN\_Pos          (1U)                                       }}
\DoxyCodeLine{7357 \textcolor{preprocessor}{\#define FMC\_BCR2\_MUXEN\_Msk          (0x1UL << FMC\_BCR2\_MUXEN\_Pos)               }}
\DoxyCodeLine{7358 \textcolor{preprocessor}{\#define FMC\_BCR2\_MUXEN              FMC\_BCR2\_MUXEN\_Msk                         }}
\DoxyCodeLine{7360 \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP\_Pos           (2U)                                       }}
\DoxyCodeLine{7361 \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP\_Msk           (0x3UL << FMC\_BCR2\_MTYP\_Pos)                }}
\DoxyCodeLine{7362 \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP               FMC\_BCR2\_MTYP\_Msk                          }}
\DoxyCodeLine{7363 \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP\_0             (0x1UL << FMC\_BCR2\_MTYP\_Pos)                }}
\DoxyCodeLine{7364 \textcolor{preprocessor}{\#define FMC\_BCR2\_MTYP\_1             (0x2UL << FMC\_BCR2\_MTYP\_Pos)                }}
\DoxyCodeLine{7366 \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID\_Pos           (4U)                                       }}
\DoxyCodeLine{7367 \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID\_Msk           (0x3UL << FMC\_BCR2\_MWID\_Pos)                }}
\DoxyCodeLine{7368 \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID               FMC\_BCR2\_MWID\_Msk                          }}
\DoxyCodeLine{7369 \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID\_0             (0x1UL << FMC\_BCR2\_MWID\_Pos)                }}
\DoxyCodeLine{7370 \textcolor{preprocessor}{\#define FMC\_BCR2\_MWID\_1             (0x2UL << FMC\_BCR2\_MWID\_Pos)                }}
\DoxyCodeLine{7372 \textcolor{preprocessor}{\#define FMC\_BCR2\_FACCEN\_Pos         (6U)                                       }}
\DoxyCodeLine{7373 \textcolor{preprocessor}{\#define FMC\_BCR2\_FACCEN\_Msk         (0x1UL << FMC\_BCR2\_FACCEN\_Pos)              }}
\DoxyCodeLine{7374 \textcolor{preprocessor}{\#define FMC\_BCR2\_FACCEN             FMC\_BCR2\_FACCEN\_Msk                        }}
\DoxyCodeLine{7375 \textcolor{preprocessor}{\#define FMC\_BCR2\_BURSTEN\_Pos        (8U)                                       }}
\DoxyCodeLine{7376 \textcolor{preprocessor}{\#define FMC\_BCR2\_BURSTEN\_Msk        (0x1UL << FMC\_BCR2\_BURSTEN\_Pos)             }}
\DoxyCodeLine{7377 \textcolor{preprocessor}{\#define FMC\_BCR2\_BURSTEN            FMC\_BCR2\_BURSTEN\_Msk                       }}
\DoxyCodeLine{7378 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITPOL\_Pos        (9U)                                       }}
\DoxyCodeLine{7379 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITPOL\_Msk        (0x1UL << FMC\_BCR2\_WAITPOL\_Pos)             }}
\DoxyCodeLine{7380 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITPOL            FMC\_BCR2\_WAITPOL\_Msk                       }}
\DoxyCodeLine{7381 \textcolor{preprocessor}{\#define FMC\_BCR2\_WRAPMOD\_Pos        (10U)                                      }}
\DoxyCodeLine{7382 \textcolor{preprocessor}{\#define FMC\_BCR2\_WRAPMOD\_Msk        (0x1UL << FMC\_BCR2\_WRAPMOD\_Pos)             }}
\DoxyCodeLine{7383 \textcolor{preprocessor}{\#define FMC\_BCR2\_WRAPMOD            FMC\_BCR2\_WRAPMOD\_Msk                       }}
\DoxyCodeLine{7384 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITCFG\_Pos        (11U)                                      }}
\DoxyCodeLine{7385 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITCFG\_Msk        (0x1UL << FMC\_BCR2\_WAITCFG\_Pos)             }}
\DoxyCodeLine{7386 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITCFG            FMC\_BCR2\_WAITCFG\_Msk                       }}
\DoxyCodeLine{7387 \textcolor{preprocessor}{\#define FMC\_BCR2\_WREN\_Pos           (12U)                                      }}
\DoxyCodeLine{7388 \textcolor{preprocessor}{\#define FMC\_BCR2\_WREN\_Msk           (0x1UL << FMC\_BCR2\_WREN\_Pos)                }}
\DoxyCodeLine{7389 \textcolor{preprocessor}{\#define FMC\_BCR2\_WREN               FMC\_BCR2\_WREN\_Msk                          }}
\DoxyCodeLine{7390 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITEN\_Pos         (13U)                                      }}
\DoxyCodeLine{7391 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITEN\_Msk         (0x1UL << FMC\_BCR2\_WAITEN\_Pos)              }}
\DoxyCodeLine{7392 \textcolor{preprocessor}{\#define FMC\_BCR2\_WAITEN             FMC\_BCR2\_WAITEN\_Msk                        }}
\DoxyCodeLine{7393 \textcolor{preprocessor}{\#define FMC\_BCR2\_EXTMOD\_Pos         (14U)                                      }}
\DoxyCodeLine{7394 \textcolor{preprocessor}{\#define FMC\_BCR2\_EXTMOD\_Msk         (0x1UL << FMC\_BCR2\_EXTMOD\_Pos)              }}
\DoxyCodeLine{7395 \textcolor{preprocessor}{\#define FMC\_BCR2\_EXTMOD             FMC\_BCR2\_EXTMOD\_Msk                        }}
\DoxyCodeLine{7396 \textcolor{preprocessor}{\#define FMC\_BCR2\_ASYNCWAIT\_Pos      (15U)                                      }}
\DoxyCodeLine{7397 \textcolor{preprocessor}{\#define FMC\_BCR2\_ASYNCWAIT\_Msk      (0x1UL << FMC\_BCR2\_ASYNCWAIT\_Pos)           }}
\DoxyCodeLine{7398 \textcolor{preprocessor}{\#define FMC\_BCR2\_ASYNCWAIT          FMC\_BCR2\_ASYNCWAIT\_Msk                     }}
\DoxyCodeLine{7399 \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_Pos         (16U)                                      }}
\DoxyCodeLine{7400 \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_Msk         (0x7UL << FMC\_BCR2\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7401 \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE             FMC\_BCR2\_CPSIZE\_Msk                        }}
\DoxyCodeLine{7402 \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_0           (0x1UL << FMC\_BCR2\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7403 \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_1           (0x2UL << FMC\_BCR2\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7404 \textcolor{preprocessor}{\#define FMC\_BCR2\_CPSIZE\_2           (0x4UL << FMC\_BCR2\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7405 \textcolor{preprocessor}{\#define FMC\_BCR2\_CBURSTRW\_Pos       (19U)                                      }}
\DoxyCodeLine{7406 \textcolor{preprocessor}{\#define FMC\_BCR2\_CBURSTRW\_Msk       (0x1UL << FMC\_BCR2\_CBURSTRW\_Pos)            }}
\DoxyCodeLine{7407 \textcolor{preprocessor}{\#define FMC\_BCR2\_CBURSTRW           FMC\_BCR2\_CBURSTRW\_Msk                      }}
\DoxyCodeLine{7409 \textcolor{comment}{/******************  Bit definition for FMC\_BCR3 register  *******************/}}
\DoxyCodeLine{7410 \textcolor{preprocessor}{\#define FMC\_BCR3\_MBKEN\_Pos          (0U)                                       }}
\DoxyCodeLine{7411 \textcolor{preprocessor}{\#define FMC\_BCR3\_MBKEN\_Msk          (0x1UL << FMC\_BCR3\_MBKEN\_Pos)               }}
\DoxyCodeLine{7412 \textcolor{preprocessor}{\#define FMC\_BCR3\_MBKEN              FMC\_BCR3\_MBKEN\_Msk                         }}
\DoxyCodeLine{7413 \textcolor{preprocessor}{\#define FMC\_BCR3\_MUXEN\_Pos          (1U)                                       }}
\DoxyCodeLine{7414 \textcolor{preprocessor}{\#define FMC\_BCR3\_MUXEN\_Msk          (0x1UL << FMC\_BCR3\_MUXEN\_Pos)               }}
\DoxyCodeLine{7415 \textcolor{preprocessor}{\#define FMC\_BCR3\_MUXEN              FMC\_BCR3\_MUXEN\_Msk                         }}
\DoxyCodeLine{7417 \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP\_Pos           (2U)                                       }}
\DoxyCodeLine{7418 \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP\_Msk           (0x3UL << FMC\_BCR3\_MTYP\_Pos)                }}
\DoxyCodeLine{7419 \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP               FMC\_BCR3\_MTYP\_Msk                          }}
\DoxyCodeLine{7420 \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP\_0             (0x1UL << FMC\_BCR3\_MTYP\_Pos)                }}
\DoxyCodeLine{7421 \textcolor{preprocessor}{\#define FMC\_BCR3\_MTYP\_1             (0x2UL << FMC\_BCR3\_MTYP\_Pos)                }}
\DoxyCodeLine{7423 \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID\_Pos           (4U)                                       }}
\DoxyCodeLine{7424 \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID\_Msk           (0x3UL << FMC\_BCR3\_MWID\_Pos)                }}
\DoxyCodeLine{7425 \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID               FMC\_BCR3\_MWID\_Msk                          }}
\DoxyCodeLine{7426 \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID\_0             (0x1UL << FMC\_BCR3\_MWID\_Pos)                }}
\DoxyCodeLine{7427 \textcolor{preprocessor}{\#define FMC\_BCR3\_MWID\_1             (0x2UL << FMC\_BCR3\_MWID\_Pos)                }}
\DoxyCodeLine{7429 \textcolor{preprocessor}{\#define FMC\_BCR3\_FACCEN\_Pos         (6U)                                       }}
\DoxyCodeLine{7430 \textcolor{preprocessor}{\#define FMC\_BCR3\_FACCEN\_Msk         (0x1UL << FMC\_BCR3\_FACCEN\_Pos)              }}
\DoxyCodeLine{7431 \textcolor{preprocessor}{\#define FMC\_BCR3\_FACCEN             FMC\_BCR3\_FACCEN\_Msk                        }}
\DoxyCodeLine{7432 \textcolor{preprocessor}{\#define FMC\_BCR3\_BURSTEN\_Pos        (8U)                                       }}
\DoxyCodeLine{7433 \textcolor{preprocessor}{\#define FMC\_BCR3\_BURSTEN\_Msk        (0x1UL << FMC\_BCR3\_BURSTEN\_Pos)             }}
\DoxyCodeLine{7434 \textcolor{preprocessor}{\#define FMC\_BCR3\_BURSTEN            FMC\_BCR3\_BURSTEN\_Msk                       }}
\DoxyCodeLine{7435 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITPOL\_Pos        (9U)                                       }}
\DoxyCodeLine{7436 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITPOL\_Msk        (0x1UL << FMC\_BCR3\_WAITPOL\_Pos)             }}
\DoxyCodeLine{7437 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITPOL            FMC\_BCR3\_WAITPOL\_Msk                       }}
\DoxyCodeLine{7438 \textcolor{preprocessor}{\#define FMC\_BCR3\_WRAPMOD\_Pos        (10U)                                      }}
\DoxyCodeLine{7439 \textcolor{preprocessor}{\#define FMC\_BCR3\_WRAPMOD\_Msk        (0x1UL << FMC\_BCR3\_WRAPMOD\_Pos)             }}
\DoxyCodeLine{7440 \textcolor{preprocessor}{\#define FMC\_BCR3\_WRAPMOD            FMC\_BCR3\_WRAPMOD\_Msk                       }}
\DoxyCodeLine{7441 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITCFG\_Pos        (11U)                                      }}
\DoxyCodeLine{7442 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITCFG\_Msk        (0x1UL << FMC\_BCR3\_WAITCFG\_Pos)             }}
\DoxyCodeLine{7443 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITCFG            FMC\_BCR3\_WAITCFG\_Msk                       }}
\DoxyCodeLine{7444 \textcolor{preprocessor}{\#define FMC\_BCR3\_WREN\_Pos           (12U)                                      }}
\DoxyCodeLine{7445 \textcolor{preprocessor}{\#define FMC\_BCR3\_WREN\_Msk           (0x1UL << FMC\_BCR3\_WREN\_Pos)                }}
\DoxyCodeLine{7446 \textcolor{preprocessor}{\#define FMC\_BCR3\_WREN               FMC\_BCR3\_WREN\_Msk                          }}
\DoxyCodeLine{7447 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITEN\_Pos         (13U)                                      }}
\DoxyCodeLine{7448 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITEN\_Msk         (0x1UL << FMC\_BCR3\_WAITEN\_Pos)              }}
\DoxyCodeLine{7449 \textcolor{preprocessor}{\#define FMC\_BCR3\_WAITEN             FMC\_BCR3\_WAITEN\_Msk                        }}
\DoxyCodeLine{7450 \textcolor{preprocessor}{\#define FMC\_BCR3\_EXTMOD\_Pos         (14U)                                      }}
\DoxyCodeLine{7451 \textcolor{preprocessor}{\#define FMC\_BCR3\_EXTMOD\_Msk         (0x1UL << FMC\_BCR3\_EXTMOD\_Pos)              }}
\DoxyCodeLine{7452 \textcolor{preprocessor}{\#define FMC\_BCR3\_EXTMOD             FMC\_BCR3\_EXTMOD\_Msk                        }}
\DoxyCodeLine{7453 \textcolor{preprocessor}{\#define FMC\_BCR3\_ASYNCWAIT\_Pos      (15U)                                      }}
\DoxyCodeLine{7454 \textcolor{preprocessor}{\#define FMC\_BCR3\_ASYNCWAIT\_Msk      (0x1UL << FMC\_BCR3\_ASYNCWAIT\_Pos)           }}
\DoxyCodeLine{7455 \textcolor{preprocessor}{\#define FMC\_BCR3\_ASYNCWAIT          FMC\_BCR3\_ASYNCWAIT\_Msk                     }}
\DoxyCodeLine{7456 \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_Pos         (16U)                                      }}
\DoxyCodeLine{7457 \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_Msk         (0x7UL << FMC\_BCR3\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7458 \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE             FMC\_BCR3\_CPSIZE\_Msk                        }}
\DoxyCodeLine{7459 \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_0           (0x1UL << FMC\_BCR3\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7460 \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_1           (0x2UL << FMC\_BCR3\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7461 \textcolor{preprocessor}{\#define FMC\_BCR3\_CPSIZE\_2           (0x4UL << FMC\_BCR3\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7462 \textcolor{preprocessor}{\#define FMC\_BCR3\_CBURSTRW\_Pos       (19U)                                      }}
\DoxyCodeLine{7463 \textcolor{preprocessor}{\#define FMC\_BCR3\_CBURSTRW\_Msk       (0x1UL << FMC\_BCR3\_CBURSTRW\_Pos)            }}
\DoxyCodeLine{7464 \textcolor{preprocessor}{\#define FMC\_BCR3\_CBURSTRW           FMC\_BCR3\_CBURSTRW\_Msk                      }}
\DoxyCodeLine{7466 \textcolor{comment}{/******************  Bit definition for FMC\_BCR4 register  *******************/}}
\DoxyCodeLine{7467 \textcolor{preprocessor}{\#define FMC\_BCR4\_MBKEN\_Pos          (0U)                                       }}
\DoxyCodeLine{7468 \textcolor{preprocessor}{\#define FMC\_BCR4\_MBKEN\_Msk          (0x1UL << FMC\_BCR4\_MBKEN\_Pos)               }}
\DoxyCodeLine{7469 \textcolor{preprocessor}{\#define FMC\_BCR4\_MBKEN              FMC\_BCR4\_MBKEN\_Msk                         }}
\DoxyCodeLine{7470 \textcolor{preprocessor}{\#define FMC\_BCR4\_MUXEN\_Pos          (1U)                                       }}
\DoxyCodeLine{7471 \textcolor{preprocessor}{\#define FMC\_BCR4\_MUXEN\_Msk          (0x1UL << FMC\_BCR4\_MUXEN\_Pos)               }}
\DoxyCodeLine{7472 \textcolor{preprocessor}{\#define FMC\_BCR4\_MUXEN              FMC\_BCR4\_MUXEN\_Msk                         }}
\DoxyCodeLine{7474 \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP\_Pos           (2U)                                       }}
\DoxyCodeLine{7475 \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP\_Msk           (0x3UL << FMC\_BCR4\_MTYP\_Pos)                }}
\DoxyCodeLine{7476 \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP               FMC\_BCR4\_MTYP\_Msk                          }}
\DoxyCodeLine{7477 \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP\_0             (0x1UL << FMC\_BCR4\_MTYP\_Pos)                }}
\DoxyCodeLine{7478 \textcolor{preprocessor}{\#define FMC\_BCR4\_MTYP\_1             (0x2UL << FMC\_BCR4\_MTYP\_Pos)                }}
\DoxyCodeLine{7480 \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID\_Pos           (4U)                                       }}
\DoxyCodeLine{7481 \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID\_Msk           (0x3UL << FMC\_BCR4\_MWID\_Pos)                }}
\DoxyCodeLine{7482 \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID               FMC\_BCR4\_MWID\_Msk                          }}
\DoxyCodeLine{7483 \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID\_0             (0x1UL << FMC\_BCR4\_MWID\_Pos)                }}
\DoxyCodeLine{7484 \textcolor{preprocessor}{\#define FMC\_BCR4\_MWID\_1             (0x2UL << FMC\_BCR4\_MWID\_Pos)                }}
\DoxyCodeLine{7486 \textcolor{preprocessor}{\#define FMC\_BCR4\_FACCEN\_Pos         (6U)                                       }}
\DoxyCodeLine{7487 \textcolor{preprocessor}{\#define FMC\_BCR4\_FACCEN\_Msk         (0x1UL << FMC\_BCR4\_FACCEN\_Pos)              }}
\DoxyCodeLine{7488 \textcolor{preprocessor}{\#define FMC\_BCR4\_FACCEN             FMC\_BCR4\_FACCEN\_Msk                        }}
\DoxyCodeLine{7489 \textcolor{preprocessor}{\#define FMC\_BCR4\_BURSTEN\_Pos        (8U)                                       }}
\DoxyCodeLine{7490 \textcolor{preprocessor}{\#define FMC\_BCR4\_BURSTEN\_Msk        (0x1UL << FMC\_BCR4\_BURSTEN\_Pos)             }}
\DoxyCodeLine{7491 \textcolor{preprocessor}{\#define FMC\_BCR4\_BURSTEN            FMC\_BCR4\_BURSTEN\_Msk                       }}
\DoxyCodeLine{7492 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITPOL\_Pos        (9U)                                       }}
\DoxyCodeLine{7493 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITPOL\_Msk        (0x1UL << FMC\_BCR4\_WAITPOL\_Pos)             }}
\DoxyCodeLine{7494 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITPOL            FMC\_BCR4\_WAITPOL\_Msk                       }}
\DoxyCodeLine{7495 \textcolor{preprocessor}{\#define FMC\_BCR4\_WRAPMOD\_Pos        (10U)                                      }}
\DoxyCodeLine{7496 \textcolor{preprocessor}{\#define FMC\_BCR4\_WRAPMOD\_Msk        (0x1UL << FMC\_BCR4\_WRAPMOD\_Pos)             }}
\DoxyCodeLine{7497 \textcolor{preprocessor}{\#define FMC\_BCR4\_WRAPMOD            FMC\_BCR4\_WRAPMOD\_Msk                       }}
\DoxyCodeLine{7498 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITCFG\_Pos        (11U)                                      }}
\DoxyCodeLine{7499 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITCFG\_Msk        (0x1UL << FMC\_BCR4\_WAITCFG\_Pos)             }}
\DoxyCodeLine{7500 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITCFG            FMC\_BCR4\_WAITCFG\_Msk                       }}
\DoxyCodeLine{7501 \textcolor{preprocessor}{\#define FMC\_BCR4\_WREN\_Pos           (12U)                                      }}
\DoxyCodeLine{7502 \textcolor{preprocessor}{\#define FMC\_BCR4\_WREN\_Msk           (0x1UL << FMC\_BCR4\_WREN\_Pos)                }}
\DoxyCodeLine{7503 \textcolor{preprocessor}{\#define FMC\_BCR4\_WREN               FMC\_BCR4\_WREN\_Msk                          }}
\DoxyCodeLine{7504 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITEN\_Pos         (13U)                                      }}
\DoxyCodeLine{7505 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITEN\_Msk         (0x1UL << FMC\_BCR4\_WAITEN\_Pos)              }}
\DoxyCodeLine{7506 \textcolor{preprocessor}{\#define FMC\_BCR4\_WAITEN             FMC\_BCR4\_WAITEN\_Msk                        }}
\DoxyCodeLine{7507 \textcolor{preprocessor}{\#define FMC\_BCR4\_EXTMOD\_Pos         (14U)                                      }}
\DoxyCodeLine{7508 \textcolor{preprocessor}{\#define FMC\_BCR4\_EXTMOD\_Msk         (0x1UL << FMC\_BCR4\_EXTMOD\_Pos)              }}
\DoxyCodeLine{7509 \textcolor{preprocessor}{\#define FMC\_BCR4\_EXTMOD             FMC\_BCR4\_EXTMOD\_Msk                        }}
\DoxyCodeLine{7510 \textcolor{preprocessor}{\#define FMC\_BCR4\_ASYNCWAIT\_Pos      (15U)                                      }}
\DoxyCodeLine{7511 \textcolor{preprocessor}{\#define FMC\_BCR4\_ASYNCWAIT\_Msk      (0x1UL << FMC\_BCR4\_ASYNCWAIT\_Pos)           }}
\DoxyCodeLine{7512 \textcolor{preprocessor}{\#define FMC\_BCR4\_ASYNCWAIT          FMC\_BCR4\_ASYNCWAIT\_Msk                     }}
\DoxyCodeLine{7513 \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_Pos         (16U)                                      }}
\DoxyCodeLine{7514 \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_Msk         (0x7UL << FMC\_BCR4\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7515 \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE             FMC\_BCR4\_CPSIZE\_Msk                        }}
\DoxyCodeLine{7516 \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_0           (0x1UL << FMC\_BCR4\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7517 \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_1           (0x2UL << FMC\_BCR4\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7518 \textcolor{preprocessor}{\#define FMC\_BCR4\_CPSIZE\_2           (0x4UL << FMC\_BCR4\_CPSIZE\_Pos)              }}
\DoxyCodeLine{7519 \textcolor{preprocessor}{\#define FMC\_BCR4\_CBURSTRW\_Pos       (19U)                                      }}
\DoxyCodeLine{7520 \textcolor{preprocessor}{\#define FMC\_BCR4\_CBURSTRW\_Msk       (0x1UL << FMC\_BCR4\_CBURSTRW\_Pos)            }}
\DoxyCodeLine{7521 \textcolor{preprocessor}{\#define FMC\_BCR4\_CBURSTRW           FMC\_BCR4\_CBURSTRW\_Msk                      }}
\DoxyCodeLine{7523 \textcolor{comment}{/******************  Bit definition for FMC\_BTR1 register  ******************/}}
\DoxyCodeLine{7524 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_Pos         (0U)                                       }}
\DoxyCodeLine{7525 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_Msk         (0xFUL << FMC\_BTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{7526 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET             FMC\_BTR1\_ADDSET\_Msk                        }}
\DoxyCodeLine{7527 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_0           (0x1UL << FMC\_BTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{7528 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_1           (0x2UL << FMC\_BTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{7529 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_2           (0x4UL << FMC\_BTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{7530 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDSET\_3           (0x8UL << FMC\_BTR1\_ADDSET\_Pos)              }}
\DoxyCodeLine{7532 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_Pos         (4U)                                       }}
\DoxyCodeLine{7533 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_Msk         (0xFUL << FMC\_BTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7534 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD             FMC\_BTR1\_ADDHLD\_Msk                        }}
\DoxyCodeLine{7535 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_0           (0x1UL << FMC\_BTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7536 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_1           (0x2UL << FMC\_BTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7537 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_2           (0x4UL << FMC\_BTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7538 \textcolor{preprocessor}{\#define FMC\_BTR1\_ADDHLD\_3           (0x8UL << FMC\_BTR1\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7540 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_Pos         (8U)                                       }}
\DoxyCodeLine{7541 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_Msk         (0xFFUL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7542 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST             FMC\_BTR1\_DATAST\_Msk                        }}
\DoxyCodeLine{7543 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_0           (0x01UL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7544 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_1           (0x02UL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7545 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_2           (0x04UL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7546 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_3           (0x08UL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7547 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_4           (0x10UL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7548 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_5           (0x20UL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7549 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_6           (0x40UL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7550 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATAST\_7           (0x80UL << FMC\_BTR1\_DATAST\_Pos)             }}
\DoxyCodeLine{7552 \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_Pos        (16U)                                      }}
\DoxyCodeLine{7553 \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_Msk        (0xFUL << FMC\_BTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7554 \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN            FMC\_BTR1\_BUSTURN\_Msk                       }}
\DoxyCodeLine{7555 \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_0          (0x1UL << FMC\_BTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7556 \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_1          (0x2UL << FMC\_BTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7557 \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_2          (0x4UL << FMC\_BTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7558 \textcolor{preprocessor}{\#define FMC\_BTR1\_BUSTURN\_3          (0x8UL << FMC\_BTR1\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7560 \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_Pos         (20U)                                      }}
\DoxyCodeLine{7561 \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_Msk         (0xFUL << FMC\_BTR1\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7562 \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV             FMC\_BTR1\_CLKDIV\_Msk                        }}
\DoxyCodeLine{7563 \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_0           (0x1UL << FMC\_BTR1\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7564 \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_1           (0x2UL << FMC\_BTR1\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7565 \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_2           (0x4UL << FMC\_BTR1\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7566 \textcolor{preprocessor}{\#define FMC\_BTR1\_CLKDIV\_3           (0x8UL << FMC\_BTR1\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7568 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_Pos         (24U)                                      }}
\DoxyCodeLine{7569 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_Msk         (0xFUL << FMC\_BTR1\_DATLAT\_Pos)              }}
\DoxyCodeLine{7570 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT             FMC\_BTR1\_DATLAT\_Msk                        }}
\DoxyCodeLine{7571 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_0           (0x1UL << FMC\_BTR1\_DATLAT\_Pos)              }}
\DoxyCodeLine{7572 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_1           (0x2UL << FMC\_BTR1\_DATLAT\_Pos)              }}
\DoxyCodeLine{7573 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_2           (0x4UL << FMC\_BTR1\_DATLAT\_Pos)              }}
\DoxyCodeLine{7574 \textcolor{preprocessor}{\#define FMC\_BTR1\_DATLAT\_3           (0x8UL << FMC\_BTR1\_DATLAT\_Pos)              }}
\DoxyCodeLine{7576 \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD\_Pos         (28U)                                      }}
\DoxyCodeLine{7577 \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD\_Msk         (0x3UL << FMC\_BTR1\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7578 \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD             FMC\_BTR1\_ACCMOD\_Msk                        }}
\DoxyCodeLine{7579 \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD\_0           (0x1UL << FMC\_BTR1\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7580 \textcolor{preprocessor}{\#define FMC\_BTR1\_ACCMOD\_1           (0x2UL << FMC\_BTR1\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7582 \textcolor{comment}{/******************  Bit definition for FMC\_BTR2 register  *******************/}}
\DoxyCodeLine{7583 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_Pos         (0U)                                       }}
\DoxyCodeLine{7584 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_Msk         (0xFUL << FMC\_BTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{7585 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET             FMC\_BTR2\_ADDSET\_Msk                        }}
\DoxyCodeLine{7586 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_0           (0x1UL << FMC\_BTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{7587 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_1           (0x2UL << FMC\_BTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{7588 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_2           (0x4UL << FMC\_BTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{7589 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDSET\_3           (0x8UL << FMC\_BTR2\_ADDSET\_Pos)              }}
\DoxyCodeLine{7591 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_Pos         (4U)                                       }}
\DoxyCodeLine{7592 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_Msk         (0xFUL << FMC\_BTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7593 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD             FMC\_BTR2\_ADDHLD\_Msk                        }}
\DoxyCodeLine{7594 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_0           (0x1UL << FMC\_BTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7595 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_1           (0x2UL << FMC\_BTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7596 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_2           (0x4UL << FMC\_BTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7597 \textcolor{preprocessor}{\#define FMC\_BTR2\_ADDHLD\_3           (0x8UL << FMC\_BTR2\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7599 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_Pos         (8U)                                       }}
\DoxyCodeLine{7600 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_Msk         (0xFFUL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7601 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST             FMC\_BTR2\_DATAST\_Msk                        }}
\DoxyCodeLine{7602 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_0           (0x01UL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7603 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_1           (0x02UL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7604 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_2           (0x04UL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7605 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_3           (0x08UL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7606 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_4           (0x10UL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7607 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_5           (0x20UL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7608 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_6           (0x40UL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7609 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATAST\_7           (0x80UL << FMC\_BTR2\_DATAST\_Pos)             }}
\DoxyCodeLine{7611 \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_Pos        (16U)                                      }}
\DoxyCodeLine{7612 \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_Msk        (0xFUL << FMC\_BTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7613 \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN            FMC\_BTR2\_BUSTURN\_Msk                       }}
\DoxyCodeLine{7614 \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_0          (0x1UL << FMC\_BTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7615 \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_1          (0x2UL << FMC\_BTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7616 \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_2          (0x4UL << FMC\_BTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7617 \textcolor{preprocessor}{\#define FMC\_BTR2\_BUSTURN\_3          (0x8UL << FMC\_BTR2\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7619 \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_Pos         (20U)                                      }}
\DoxyCodeLine{7620 \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_Msk         (0xFUL << FMC\_BTR2\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7621 \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV             FMC\_BTR2\_CLKDIV\_Msk                        }}
\DoxyCodeLine{7622 \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_0           (0x1UL << FMC\_BTR2\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7623 \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_1           (0x2UL << FMC\_BTR2\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7624 \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_2           (0x4UL << FMC\_BTR2\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7625 \textcolor{preprocessor}{\#define FMC\_BTR2\_CLKDIV\_3           (0x8UL << FMC\_BTR2\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7627 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_Pos         (24U)                                      }}
\DoxyCodeLine{7628 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_Msk         (0xFUL << FMC\_BTR2\_DATLAT\_Pos)              }}
\DoxyCodeLine{7629 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT             FMC\_BTR2\_DATLAT\_Msk                        }}
\DoxyCodeLine{7630 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_0           (0x1UL << FMC\_BTR2\_DATLAT\_Pos)              }}
\DoxyCodeLine{7631 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_1           (0x2UL << FMC\_BTR2\_DATLAT\_Pos)              }}
\DoxyCodeLine{7632 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_2           (0x4UL << FMC\_BTR2\_DATLAT\_Pos)              }}
\DoxyCodeLine{7633 \textcolor{preprocessor}{\#define FMC\_BTR2\_DATLAT\_3           (0x8UL << FMC\_BTR2\_DATLAT\_Pos)              }}
\DoxyCodeLine{7635 \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD\_Pos         (28U)                                      }}
\DoxyCodeLine{7636 \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD\_Msk         (0x3UL << FMC\_BTR2\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7637 \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD             FMC\_BTR2\_ACCMOD\_Msk                        }}
\DoxyCodeLine{7638 \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD\_0           (0x1UL << FMC\_BTR2\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7639 \textcolor{preprocessor}{\#define FMC\_BTR2\_ACCMOD\_1           (0x2UL << FMC\_BTR2\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7641 \textcolor{comment}{/*******************  Bit definition for FMC\_BTR3 register  *******************/}}
\DoxyCodeLine{7642 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_Pos         (0U)                                       }}
\DoxyCodeLine{7643 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_Msk         (0xFUL << FMC\_BTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{7644 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET             FMC\_BTR3\_ADDSET\_Msk                        }}
\DoxyCodeLine{7645 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_0           (0x1UL << FMC\_BTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{7646 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_1           (0x2UL << FMC\_BTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{7647 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_2           (0x4UL << FMC\_BTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{7648 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDSET\_3           (0x8UL << FMC\_BTR3\_ADDSET\_Pos)              }}
\DoxyCodeLine{7650 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_Pos         (4U)                                       }}
\DoxyCodeLine{7651 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_Msk         (0xFUL << FMC\_BTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7652 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD             FMC\_BTR3\_ADDHLD\_Msk                        }}
\DoxyCodeLine{7653 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_0           (0x1UL << FMC\_BTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7654 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_1           (0x2UL << FMC\_BTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7655 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_2           (0x4UL << FMC\_BTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7656 \textcolor{preprocessor}{\#define FMC\_BTR3\_ADDHLD\_3           (0x8UL << FMC\_BTR3\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7658 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_Pos         (8U)                                       }}
\DoxyCodeLine{7659 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_Msk         (0xFFUL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7660 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST             FMC\_BTR3\_DATAST\_Msk                        }}
\DoxyCodeLine{7661 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_0           (0x01UL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7662 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_1           (0x02UL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7663 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_2           (0x04UL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7664 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_3           (0x08UL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7665 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_4           (0x10UL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7666 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_5           (0x20UL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7667 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_6           (0x40UL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7668 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATAST\_7           (0x80UL << FMC\_BTR3\_DATAST\_Pos)             }}
\DoxyCodeLine{7670 \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_Pos        (16U)                                      }}
\DoxyCodeLine{7671 \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_Msk        (0xFUL << FMC\_BTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7672 \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN            FMC\_BTR3\_BUSTURN\_Msk                       }}
\DoxyCodeLine{7673 \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_0          (0x1UL << FMC\_BTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7674 \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_1          (0x2UL << FMC\_BTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7675 \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_2          (0x4UL << FMC\_BTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7676 \textcolor{preprocessor}{\#define FMC\_BTR3\_BUSTURN\_3          (0x8UL << FMC\_BTR3\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7678 \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_Pos         (20U)                                      }}
\DoxyCodeLine{7679 \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_Msk         (0xFUL << FMC\_BTR3\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7680 \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV             FMC\_BTR3\_CLKDIV\_Msk                        }}
\DoxyCodeLine{7681 \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_0           (0x1UL << FMC\_BTR3\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7682 \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_1           (0x2UL << FMC\_BTR3\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7683 \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_2           (0x4UL << FMC\_BTR3\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7684 \textcolor{preprocessor}{\#define FMC\_BTR3\_CLKDIV\_3           (0x8UL << FMC\_BTR3\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7686 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_Pos         (24U)                                      }}
\DoxyCodeLine{7687 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_Msk         (0xFUL << FMC\_BTR3\_DATLAT\_Pos)              }}
\DoxyCodeLine{7688 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT             FMC\_BTR3\_DATLAT\_Msk                        }}
\DoxyCodeLine{7689 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_0           (0x1UL << FMC\_BTR3\_DATLAT\_Pos)              }}
\DoxyCodeLine{7690 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_1           (0x2UL << FMC\_BTR3\_DATLAT\_Pos)              }}
\DoxyCodeLine{7691 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_2           (0x4UL << FMC\_BTR3\_DATLAT\_Pos)              }}
\DoxyCodeLine{7692 \textcolor{preprocessor}{\#define FMC\_BTR3\_DATLAT\_3           (0x8UL << FMC\_BTR3\_DATLAT\_Pos)              }}
\DoxyCodeLine{7694 \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD\_Pos         (28U)                                      }}
\DoxyCodeLine{7695 \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD\_Msk         (0x3UL << FMC\_BTR3\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7696 \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD             FMC\_BTR3\_ACCMOD\_Msk                        }}
\DoxyCodeLine{7697 \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD\_0           (0x1UL << FMC\_BTR3\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7698 \textcolor{preprocessor}{\#define FMC\_BTR3\_ACCMOD\_1           (0x2UL << FMC\_BTR3\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7700 \textcolor{comment}{/******************  Bit definition for FMC\_BTR4 register  *******************/}}
\DoxyCodeLine{7701 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_Pos         (0U)                                       }}
\DoxyCodeLine{7702 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_Msk         (0xFUL << FMC\_BTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{7703 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET             FMC\_BTR4\_ADDSET\_Msk                        }}
\DoxyCodeLine{7704 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_0           (0x1UL << FMC\_BTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{7705 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_1           (0x2UL << FMC\_BTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{7706 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_2           (0x4UL << FMC\_BTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{7707 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDSET\_3           (0x8UL << FMC\_BTR4\_ADDSET\_Pos)              }}
\DoxyCodeLine{7709 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_Pos         (4U)                                       }}
\DoxyCodeLine{7710 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_Msk         (0xFUL << FMC\_BTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7711 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD             FMC\_BTR4\_ADDHLD\_Msk                        }}
\DoxyCodeLine{7712 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_0           (0x1UL << FMC\_BTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7713 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_1           (0x2UL << FMC\_BTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7714 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_2           (0x4UL << FMC\_BTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7715 \textcolor{preprocessor}{\#define FMC\_BTR4\_ADDHLD\_3           (0x8UL << FMC\_BTR4\_ADDHLD\_Pos)              }}
\DoxyCodeLine{7717 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_Pos         (8U)                                       }}
\DoxyCodeLine{7718 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_Msk         (0xFFUL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7719 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST             FMC\_BTR4\_DATAST\_Msk                        }}
\DoxyCodeLine{7720 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_0           (0x01UL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7721 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_1           (0x02UL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7722 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_2           (0x04UL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7723 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_3           (0x08UL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7724 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_4           (0x10UL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7725 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_5           (0x20UL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7726 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_6           (0x40UL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7727 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATAST\_7           (0x80UL << FMC\_BTR4\_DATAST\_Pos)             }}
\DoxyCodeLine{7729 \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_Pos        (16U)                                      }}
\DoxyCodeLine{7730 \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_Msk        (0xFUL << FMC\_BTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7731 \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN            FMC\_BTR4\_BUSTURN\_Msk                       }}
\DoxyCodeLine{7732 \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_0          (0x1UL << FMC\_BTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7733 \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_1          (0x2UL << FMC\_BTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7734 \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_2          (0x4UL << FMC\_BTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7735 \textcolor{preprocessor}{\#define FMC\_BTR4\_BUSTURN\_3          (0x8UL << FMC\_BTR4\_BUSTURN\_Pos)             }}
\DoxyCodeLine{7737 \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_Pos         (20U)                                      }}
\DoxyCodeLine{7738 \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_Msk         (0xFUL << FMC\_BTR4\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7739 \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV             FMC\_BTR4\_CLKDIV\_Msk                        }}
\DoxyCodeLine{7740 \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_0           (0x1UL << FMC\_BTR4\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7741 \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_1           (0x2UL << FMC\_BTR4\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7742 \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_2           (0x4UL << FMC\_BTR4\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7743 \textcolor{preprocessor}{\#define FMC\_BTR4\_CLKDIV\_3           (0x8UL << FMC\_BTR4\_CLKDIV\_Pos)              }}
\DoxyCodeLine{7745 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_Pos         (24U)                                      }}
\DoxyCodeLine{7746 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_Msk         (0xFUL << FMC\_BTR4\_DATLAT\_Pos)              }}
\DoxyCodeLine{7747 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT             FMC\_BTR4\_DATLAT\_Msk                        }}
\DoxyCodeLine{7748 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_0           (0x1UL << FMC\_BTR4\_DATLAT\_Pos)              }}
\DoxyCodeLine{7749 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_1           (0x2UL << FMC\_BTR4\_DATLAT\_Pos)              }}
\DoxyCodeLine{7750 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_2           (0x4UL << FMC\_BTR4\_DATLAT\_Pos)              }}
\DoxyCodeLine{7751 \textcolor{preprocessor}{\#define FMC\_BTR4\_DATLAT\_3           (0x8UL << FMC\_BTR4\_DATLAT\_Pos)              }}
\DoxyCodeLine{7753 \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD\_Pos         (28U)                                      }}
\DoxyCodeLine{7754 \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD\_Msk         (0x3UL << FMC\_BTR4\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7755 \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD             FMC\_BTR4\_ACCMOD\_Msk                        }}
\DoxyCodeLine{7756 \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD\_0           (0x1UL << FMC\_BTR4\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7757 \textcolor{preprocessor}{\#define FMC\_BTR4\_ACCMOD\_1           (0x2UL << FMC\_BTR4\_ACCMOD\_Pos)              }}
\DoxyCodeLine{7759 \textcolor{comment}{/******************  Bit definition for FMC\_BWTR1 register  ******************/}}
\DoxyCodeLine{7760 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_Pos        (0U)                                       }}
\DoxyCodeLine{7761 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_Msk        (0xFUL << FMC\_BWTR1\_ADDSET\_Pos)             }}
\DoxyCodeLine{7762 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET            FMC\_BWTR1\_ADDSET\_Msk                       }}
\DoxyCodeLine{7763 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_0          (0x1UL << FMC\_BWTR1\_ADDSET\_Pos)             }}
\DoxyCodeLine{7764 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_1          (0x2UL << FMC\_BWTR1\_ADDSET\_Pos)             }}
\DoxyCodeLine{7765 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_2          (0x4UL << FMC\_BWTR1\_ADDSET\_Pos)             }}
\DoxyCodeLine{7766 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDSET\_3          (0x8UL << FMC\_BWTR1\_ADDSET\_Pos)             }}
\DoxyCodeLine{7768 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_Pos        (4U)                                       }}
\DoxyCodeLine{7769 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_Msk        (0xFUL << FMC\_BWTR1\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7770 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD            FMC\_BWTR1\_ADDHLD\_Msk                       }}
\DoxyCodeLine{7771 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_0          (0x1UL << FMC\_BWTR1\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7772 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_1          (0x2UL << FMC\_BWTR1\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7773 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_2          (0x4UL << FMC\_BWTR1\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7774 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ADDHLD\_3          (0x8UL << FMC\_BWTR1\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7776 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_Pos        (8U)                                       }}
\DoxyCodeLine{7777 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_Msk        (0xFFUL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7778 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST            FMC\_BWTR1\_DATAST\_Msk                       }}
\DoxyCodeLine{7779 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_0          (0x01UL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7780 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_1          (0x02UL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7781 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_2          (0x04UL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7782 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_3          (0x08UL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7783 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_4          (0x10UL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7784 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_5          (0x20UL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7785 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_6          (0x40UL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7786 \textcolor{preprocessor}{\#define FMC\_BWTR1\_DATAST\_7          (0x80UL << FMC\_BWTR1\_DATAST\_Pos)            }}
\DoxyCodeLine{7788 \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_Pos       (16U)                                      }}
\DoxyCodeLine{7789 \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_Msk       (0xFUL << FMC\_BWTR1\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7790 \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN           FMC\_BWTR1\_BUSTURN\_Msk                      }}
\DoxyCodeLine{7791 \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_0         (0x1UL << FMC\_BWTR1\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7792 \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_1         (0x2UL << FMC\_BWTR1\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7793 \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_2         (0x4UL << FMC\_BWTR1\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7794 \textcolor{preprocessor}{\#define FMC\_BWTR1\_BUSTURN\_3         (0x8UL << FMC\_BWTR1\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7796 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD\_Pos        (28U)                                      }}
\DoxyCodeLine{7797 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD\_Msk        (0x3UL << FMC\_BWTR1\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7798 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD            FMC\_BWTR1\_ACCMOD\_Msk                       }}
\DoxyCodeLine{7799 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD\_0          (0x1UL << FMC\_BWTR1\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7800 \textcolor{preprocessor}{\#define FMC\_BWTR1\_ACCMOD\_1          (0x2UL << FMC\_BWTR1\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7802 \textcolor{comment}{/******************  Bit definition for FMC\_BWTR2 register  ******************/}}
\DoxyCodeLine{7803 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_Pos        (0U)                                       }}
\DoxyCodeLine{7804 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_Msk        (0xFUL << FMC\_BWTR2\_ADDSET\_Pos)             }}
\DoxyCodeLine{7805 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET            FMC\_BWTR2\_ADDSET\_Msk                       }}
\DoxyCodeLine{7806 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_0          (0x1UL << FMC\_BWTR2\_ADDSET\_Pos)             }}
\DoxyCodeLine{7807 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_1          (0x2UL << FMC\_BWTR2\_ADDSET\_Pos)             }}
\DoxyCodeLine{7808 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_2          (0x4UL << FMC\_BWTR2\_ADDSET\_Pos)             }}
\DoxyCodeLine{7809 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDSET\_3          (0x8UL << FMC\_BWTR2\_ADDSET\_Pos)             }}
\DoxyCodeLine{7811 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_Pos        (4U)                                       }}
\DoxyCodeLine{7812 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_Msk        (0xFUL << FMC\_BWTR2\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7813 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD            FMC\_BWTR2\_ADDHLD\_Msk                       }}
\DoxyCodeLine{7814 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_0          (0x1UL << FMC\_BWTR2\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7815 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_1          (0x2UL << FMC\_BWTR2\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7816 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_2          (0x4UL << FMC\_BWTR2\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7817 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ADDHLD\_3          (0x8UL << FMC\_BWTR2\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7819 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_Pos        (8U)                                       }}
\DoxyCodeLine{7820 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_Msk        (0xFFUL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7821 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST            FMC\_BWTR2\_DATAST\_Msk                       }}
\DoxyCodeLine{7822 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_0          (0x01UL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7823 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_1          (0x02UL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7824 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_2          (0x04UL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7825 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_3          (0x08UL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7826 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_4          (0x10UL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7827 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_5          (0x20UL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7828 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_6          (0x40UL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7829 \textcolor{preprocessor}{\#define FMC\_BWTR2\_DATAST\_7          (0x80UL << FMC\_BWTR2\_DATAST\_Pos)            }}
\DoxyCodeLine{7831 \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_Pos       (16U)                                      }}
\DoxyCodeLine{7832 \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_Msk       (0xFUL << FMC\_BWTR2\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7833 \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN           FMC\_BWTR2\_BUSTURN\_Msk                      }}
\DoxyCodeLine{7834 \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_0         (0x1UL << FMC\_BWTR2\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7835 \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_1         (0x2UL << FMC\_BWTR2\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7836 \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_2         (0x4UL << FMC\_BWTR2\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7837 \textcolor{preprocessor}{\#define FMC\_BWTR2\_BUSTURN\_3         (0x8UL << FMC\_BWTR2\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7839 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD\_Pos        (28U)                                      }}
\DoxyCodeLine{7840 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD\_Msk        (0x3UL << FMC\_BWTR2\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7841 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD            FMC\_BWTR2\_ACCMOD\_Msk                       }}
\DoxyCodeLine{7842 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD\_0          (0x1UL << FMC\_BWTR2\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7843 \textcolor{preprocessor}{\#define FMC\_BWTR2\_ACCMOD\_1          (0x2UL << FMC\_BWTR2\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7845 \textcolor{comment}{/******************  Bit definition for FMC\_BWTR3 register  ******************/}}
\DoxyCodeLine{7846 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_Pos        (0U)                                       }}
\DoxyCodeLine{7847 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_Msk        (0xFUL << FMC\_BWTR3\_ADDSET\_Pos)             }}
\DoxyCodeLine{7848 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET            FMC\_BWTR3\_ADDSET\_Msk                       }}
\DoxyCodeLine{7849 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_0          (0x1UL << FMC\_BWTR3\_ADDSET\_Pos)             }}
\DoxyCodeLine{7850 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_1          (0x2UL << FMC\_BWTR3\_ADDSET\_Pos)             }}
\DoxyCodeLine{7851 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_2          (0x4UL << FMC\_BWTR3\_ADDSET\_Pos)             }}
\DoxyCodeLine{7852 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDSET\_3          (0x8UL << FMC\_BWTR3\_ADDSET\_Pos)             }}
\DoxyCodeLine{7854 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_Pos        (4U)                                       }}
\DoxyCodeLine{7855 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_Msk        (0xFUL << FMC\_BWTR3\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7856 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD            FMC\_BWTR3\_ADDHLD\_Msk                       }}
\DoxyCodeLine{7857 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_0          (0x1UL << FMC\_BWTR3\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7858 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_1          (0x2UL << FMC\_BWTR3\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7859 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_2          (0x4UL << FMC\_BWTR3\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7860 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ADDHLD\_3          (0x8UL << FMC\_BWTR3\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7862 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_Pos        (8U)                                       }}
\DoxyCodeLine{7863 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_Msk        (0xFFUL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7864 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST            FMC\_BWTR3\_DATAST\_Msk                       }}
\DoxyCodeLine{7865 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_0          (0x01UL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7866 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_1          (0x02UL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7867 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_2          (0x04UL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7868 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_3          (0x08UL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7869 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_4          (0x10UL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7870 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_5          (0x20UL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7871 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_6          (0x40UL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7872 \textcolor{preprocessor}{\#define FMC\_BWTR3\_DATAST\_7          (0x80UL << FMC\_BWTR3\_DATAST\_Pos)            }}
\DoxyCodeLine{7874 \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_Pos       (16U)                                      }}
\DoxyCodeLine{7875 \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_Msk       (0xFUL << FMC\_BWTR3\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7876 \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN           FMC\_BWTR3\_BUSTURN\_Msk                      }}
\DoxyCodeLine{7877 \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_0         (0x1UL << FMC\_BWTR3\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7878 \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_1         (0x2UL << FMC\_BWTR3\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7879 \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_2         (0x4UL << FMC\_BWTR3\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7880 \textcolor{preprocessor}{\#define FMC\_BWTR3\_BUSTURN\_3         (0x8UL << FMC\_BWTR3\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7882 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD\_Pos        (28U)                                      }}
\DoxyCodeLine{7883 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD\_Msk        (0x3UL << FMC\_BWTR3\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7884 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD            FMC\_BWTR3\_ACCMOD\_Msk                       }}
\DoxyCodeLine{7885 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD\_0          (0x1UL << FMC\_BWTR3\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7886 \textcolor{preprocessor}{\#define FMC\_BWTR3\_ACCMOD\_1          (0x2UL << FMC\_BWTR3\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7888 \textcolor{comment}{/******************  Bit definition for FMC\_BWTR4 register  ******************/}}
\DoxyCodeLine{7889 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_Pos        (0U)                                       }}
\DoxyCodeLine{7890 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_Msk        (0xFUL << FMC\_BWTR4\_ADDSET\_Pos)             }}
\DoxyCodeLine{7891 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET            FMC\_BWTR4\_ADDSET\_Msk                       }}
\DoxyCodeLine{7892 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_0          (0x1UL << FMC\_BWTR4\_ADDSET\_Pos)             }}
\DoxyCodeLine{7893 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_1          (0x2UL << FMC\_BWTR4\_ADDSET\_Pos)             }}
\DoxyCodeLine{7894 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_2          (0x4UL << FMC\_BWTR4\_ADDSET\_Pos)             }}
\DoxyCodeLine{7895 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDSET\_3          (0x8UL << FMC\_BWTR4\_ADDSET\_Pos)             }}
\DoxyCodeLine{7897 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_Pos        (4U)                                       }}
\DoxyCodeLine{7898 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_Msk        (0xFUL << FMC\_BWTR4\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7899 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD            FMC\_BWTR4\_ADDHLD\_Msk                       }}
\DoxyCodeLine{7900 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_0          (0x1UL << FMC\_BWTR4\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7901 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_1          (0x2UL << FMC\_BWTR4\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7902 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_2          (0x4UL << FMC\_BWTR4\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7903 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ADDHLD\_3          (0x8UL << FMC\_BWTR4\_ADDHLD\_Pos)             }}
\DoxyCodeLine{7905 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_Pos        (8U)                                       }}
\DoxyCodeLine{7906 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_Msk        (0xFFUL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7907 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST            FMC\_BWTR4\_DATAST\_Msk                       }}
\DoxyCodeLine{7908 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_0          (0x01UL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7909 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_1          (0x02UL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7910 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_2          (0x04UL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7911 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_3          (0x08UL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7912 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_4          (0x10UL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7913 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_5          (0x20UL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7914 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_6          (0x40UL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7915 \textcolor{preprocessor}{\#define FMC\_BWTR4\_DATAST\_7          (0x80UL << FMC\_BWTR4\_DATAST\_Pos)            }}
\DoxyCodeLine{7917 \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_Pos       (16U)                                      }}
\DoxyCodeLine{7918 \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_Msk       (0xFUL << FMC\_BWTR4\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7919 \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN           FMC\_BWTR4\_BUSTURN\_Msk                      }}
\DoxyCodeLine{7920 \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_0         (0x1UL << FMC\_BWTR4\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7921 \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_1         (0x2UL << FMC\_BWTR4\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7922 \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_2         (0x4UL << FMC\_BWTR4\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7923 \textcolor{preprocessor}{\#define FMC\_BWTR4\_BUSTURN\_3         (0x8UL << FMC\_BWTR4\_BUSTURN\_Pos)            }}
\DoxyCodeLine{7925 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD\_Pos        (28U)                                      }}
\DoxyCodeLine{7926 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD\_Msk        (0x3UL << FMC\_BWTR4\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7927 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD            FMC\_BWTR4\_ACCMOD\_Msk                       }}
\DoxyCodeLine{7928 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD\_0          (0x1UL << FMC\_BWTR4\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7929 \textcolor{preprocessor}{\#define FMC\_BWTR4\_ACCMOD\_1          (0x2UL << FMC\_BWTR4\_ACCMOD\_Pos)             }}
\DoxyCodeLine{7931 \textcolor{comment}{/******************  Bit definition for FMC\_PCR2 register  *******************/}}
\DoxyCodeLine{7932 }
\DoxyCodeLine{7933 \textcolor{preprocessor}{\#define FMC\_PCR2\_PWAITEN\_Pos        (1U)                                       }}
\DoxyCodeLine{7934 \textcolor{preprocessor}{\#define FMC\_PCR2\_PWAITEN\_Msk        (0x1UL << FMC\_PCR2\_PWAITEN\_Pos)             }}
\DoxyCodeLine{7935 \textcolor{preprocessor}{\#define FMC\_PCR2\_PWAITEN            FMC\_PCR2\_PWAITEN\_Msk                       }}
\DoxyCodeLine{7936 \textcolor{preprocessor}{\#define FMC\_PCR2\_PBKEN\_Pos          (2U)                                       }}
\DoxyCodeLine{7937 \textcolor{preprocessor}{\#define FMC\_PCR2\_PBKEN\_Msk          (0x1UL << FMC\_PCR2\_PBKEN\_Pos)               }}
\DoxyCodeLine{7938 \textcolor{preprocessor}{\#define FMC\_PCR2\_PBKEN              FMC\_PCR2\_PBKEN\_Msk                         }}
\DoxyCodeLine{7939 \textcolor{preprocessor}{\#define FMC\_PCR2\_PTYP\_Pos           (3U)                                       }}
\DoxyCodeLine{7940 \textcolor{preprocessor}{\#define FMC\_PCR2\_PTYP\_Msk           (0x1UL << FMC\_PCR2\_PTYP\_Pos)                }}
\DoxyCodeLine{7941 \textcolor{preprocessor}{\#define FMC\_PCR2\_PTYP               FMC\_PCR2\_PTYP\_Msk                          }}
\DoxyCodeLine{7943 \textcolor{preprocessor}{\#define FMC\_PCR2\_PWID\_Pos           (4U)                                       }}
\DoxyCodeLine{7944 \textcolor{preprocessor}{\#define FMC\_PCR2\_PWID\_Msk           (0x3UL << FMC\_PCR2\_PWID\_Pos)                }}
\DoxyCodeLine{7945 \textcolor{preprocessor}{\#define FMC\_PCR2\_PWID               FMC\_PCR2\_PWID\_Msk                          }}
\DoxyCodeLine{7946 \textcolor{preprocessor}{\#define FMC\_PCR2\_PWID\_0             (0x1UL << FMC\_PCR2\_PWID\_Pos)                }}
\DoxyCodeLine{7947 \textcolor{preprocessor}{\#define FMC\_PCR2\_PWID\_1             (0x2UL << FMC\_PCR2\_PWID\_Pos)                }}
\DoxyCodeLine{7949 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCEN\_Pos          (6U)                                       }}
\DoxyCodeLine{7950 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCEN\_Msk          (0x1UL << FMC\_PCR2\_ECCEN\_Pos)               }}
\DoxyCodeLine{7951 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCEN              FMC\_PCR2\_ECCEN\_Msk                         }}
\DoxyCodeLine{7953 \textcolor{preprocessor}{\#define FMC\_PCR2\_TCLR\_Pos           (9U)                                       }}
\DoxyCodeLine{7954 \textcolor{preprocessor}{\#define FMC\_PCR2\_TCLR\_Msk           (0xFUL << FMC\_PCR2\_TCLR\_Pos)                }}
\DoxyCodeLine{7955 \textcolor{preprocessor}{\#define FMC\_PCR2\_TCLR               FMC\_PCR2\_TCLR\_Msk                          }}
\DoxyCodeLine{7956 \textcolor{preprocessor}{\#define FMC\_PCR2\_TCLR\_0             (0x1UL << FMC\_PCR2\_TCLR\_Pos)                }}
\DoxyCodeLine{7957 \textcolor{preprocessor}{\#define FMC\_PCR2\_TCLR\_1             (0x2UL << FMC\_PCR2\_TCLR\_Pos)                }}
\DoxyCodeLine{7958 \textcolor{preprocessor}{\#define FMC\_PCR2\_TCLR\_2             (0x4UL << FMC\_PCR2\_TCLR\_Pos)                }}
\DoxyCodeLine{7959 \textcolor{preprocessor}{\#define FMC\_PCR2\_TCLR\_3             (0x8UL << FMC\_PCR2\_TCLR\_Pos)                }}
\DoxyCodeLine{7961 \textcolor{preprocessor}{\#define FMC\_PCR2\_TAR\_Pos            (13U)                                      }}
\DoxyCodeLine{7962 \textcolor{preprocessor}{\#define FMC\_PCR2\_TAR\_Msk            (0xFUL << FMC\_PCR2\_TAR\_Pos)                 }}
\DoxyCodeLine{7963 \textcolor{preprocessor}{\#define FMC\_PCR2\_TAR                FMC\_PCR2\_TAR\_Msk                           }}
\DoxyCodeLine{7964 \textcolor{preprocessor}{\#define FMC\_PCR2\_TAR\_0              (0x1UL << FMC\_PCR2\_TAR\_Pos)                 }}
\DoxyCodeLine{7965 \textcolor{preprocessor}{\#define FMC\_PCR2\_TAR\_1              (0x2UL << FMC\_PCR2\_TAR\_Pos)                 }}
\DoxyCodeLine{7966 \textcolor{preprocessor}{\#define FMC\_PCR2\_TAR\_2              (0x4UL << FMC\_PCR2\_TAR\_Pos)                 }}
\DoxyCodeLine{7967 \textcolor{preprocessor}{\#define FMC\_PCR2\_TAR\_3              (0x8UL << FMC\_PCR2\_TAR\_Pos)                 }}
\DoxyCodeLine{7969 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCPS\_Pos          (17U)                                      }}
\DoxyCodeLine{7970 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCPS\_Msk          (0x7UL << FMC\_PCR2\_ECCPS\_Pos)               }}
\DoxyCodeLine{7971 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCPS              FMC\_PCR2\_ECCPS\_Msk                         }}
\DoxyCodeLine{7972 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCPS\_0            (0x1UL << FMC\_PCR2\_ECCPS\_Pos)               }}
\DoxyCodeLine{7973 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCPS\_1            (0x2UL << FMC\_PCR2\_ECCPS\_Pos)               }}
\DoxyCodeLine{7974 \textcolor{preprocessor}{\#define FMC\_PCR2\_ECCPS\_2            (0x4UL << FMC\_PCR2\_ECCPS\_Pos)               }}
\DoxyCodeLine{7976 \textcolor{comment}{/******************  Bit definition for FMC\_PCR3 register  *******************/}}
\DoxyCodeLine{7977 \textcolor{preprocessor}{\#define FMC\_PCR3\_PWAITEN\_Pos        (1U)                                       }}
\DoxyCodeLine{7978 \textcolor{preprocessor}{\#define FMC\_PCR3\_PWAITEN\_Msk        (0x1UL << FMC\_PCR3\_PWAITEN\_Pos)             }}
\DoxyCodeLine{7979 \textcolor{preprocessor}{\#define FMC\_PCR3\_PWAITEN            FMC\_PCR3\_PWAITEN\_Msk                       }}
\DoxyCodeLine{7980 \textcolor{preprocessor}{\#define FMC\_PCR3\_PBKEN\_Pos          (2U)                                       }}
\DoxyCodeLine{7981 \textcolor{preprocessor}{\#define FMC\_PCR3\_PBKEN\_Msk          (0x1UL << FMC\_PCR3\_PBKEN\_Pos)               }}
\DoxyCodeLine{7982 \textcolor{preprocessor}{\#define FMC\_PCR3\_PBKEN              FMC\_PCR3\_PBKEN\_Msk                         }}
\DoxyCodeLine{7983 \textcolor{preprocessor}{\#define FMC\_PCR3\_PTYP\_Pos           (3U)                                       }}
\DoxyCodeLine{7984 \textcolor{preprocessor}{\#define FMC\_PCR3\_PTYP\_Msk           (0x1UL << FMC\_PCR3\_PTYP\_Pos)                }}
\DoxyCodeLine{7985 \textcolor{preprocessor}{\#define FMC\_PCR3\_PTYP               FMC\_PCR3\_PTYP\_Msk                          }}
\DoxyCodeLine{7987 \textcolor{preprocessor}{\#define FMC\_PCR3\_PWID\_Pos           (4U)                                       }}
\DoxyCodeLine{7988 \textcolor{preprocessor}{\#define FMC\_PCR3\_PWID\_Msk           (0x3UL << FMC\_PCR3\_PWID\_Pos)                }}
\DoxyCodeLine{7989 \textcolor{preprocessor}{\#define FMC\_PCR3\_PWID               FMC\_PCR3\_PWID\_Msk                          }}
\DoxyCodeLine{7990 \textcolor{preprocessor}{\#define FMC\_PCR3\_PWID\_0             (0x1UL << FMC\_PCR3\_PWID\_Pos)                }}
\DoxyCodeLine{7991 \textcolor{preprocessor}{\#define FMC\_PCR3\_PWID\_1             (0x2UL << FMC\_PCR3\_PWID\_Pos)                }}
\DoxyCodeLine{7993 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCEN\_Pos          (6U)                                       }}
\DoxyCodeLine{7994 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCEN\_Msk          (0x1UL << FMC\_PCR3\_ECCEN\_Pos)               }}
\DoxyCodeLine{7995 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCEN              FMC\_PCR3\_ECCEN\_Msk                         }}
\DoxyCodeLine{7997 \textcolor{preprocessor}{\#define FMC\_PCR3\_TCLR\_Pos           (9U)                                       }}
\DoxyCodeLine{7998 \textcolor{preprocessor}{\#define FMC\_PCR3\_TCLR\_Msk           (0xFUL << FMC\_PCR3\_TCLR\_Pos)                }}
\DoxyCodeLine{7999 \textcolor{preprocessor}{\#define FMC\_PCR3\_TCLR               FMC\_PCR3\_TCLR\_Msk                          }}
\DoxyCodeLine{8000 \textcolor{preprocessor}{\#define FMC\_PCR3\_TCLR\_0             (0x1UL << FMC\_PCR3\_TCLR\_Pos)                }}
\DoxyCodeLine{8001 \textcolor{preprocessor}{\#define FMC\_PCR3\_TCLR\_1             (0x2UL << FMC\_PCR3\_TCLR\_Pos)                }}
\DoxyCodeLine{8002 \textcolor{preprocessor}{\#define FMC\_PCR3\_TCLR\_2             (0x4UL << FMC\_PCR3\_TCLR\_Pos)                }}
\DoxyCodeLine{8003 \textcolor{preprocessor}{\#define FMC\_PCR3\_TCLR\_3             (0x8UL << FMC\_PCR3\_TCLR\_Pos)                }}
\DoxyCodeLine{8005 \textcolor{preprocessor}{\#define FMC\_PCR3\_TAR\_Pos            (13U)                                      }}
\DoxyCodeLine{8006 \textcolor{preprocessor}{\#define FMC\_PCR3\_TAR\_Msk            (0xFUL << FMC\_PCR3\_TAR\_Pos)                 }}
\DoxyCodeLine{8007 \textcolor{preprocessor}{\#define FMC\_PCR3\_TAR                FMC\_PCR3\_TAR\_Msk                           }}
\DoxyCodeLine{8008 \textcolor{preprocessor}{\#define FMC\_PCR3\_TAR\_0              (0x1UL << FMC\_PCR3\_TAR\_Pos)                 }}
\DoxyCodeLine{8009 \textcolor{preprocessor}{\#define FMC\_PCR3\_TAR\_1              (0x2UL << FMC\_PCR3\_TAR\_Pos)                 }}
\DoxyCodeLine{8010 \textcolor{preprocessor}{\#define FMC\_PCR3\_TAR\_2              (0x4UL << FMC\_PCR3\_TAR\_Pos)                 }}
\DoxyCodeLine{8011 \textcolor{preprocessor}{\#define FMC\_PCR3\_TAR\_3              (0x8UL << FMC\_PCR3\_TAR\_Pos)                 }}
\DoxyCodeLine{8013 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCPS\_Pos          (17U)                                      }}
\DoxyCodeLine{8014 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCPS\_Msk          (0x7UL << FMC\_PCR3\_ECCPS\_Pos)               }}
\DoxyCodeLine{8015 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCPS              FMC\_PCR3\_ECCPS\_Msk                         }}
\DoxyCodeLine{8016 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCPS\_0            (0x1UL << FMC\_PCR3\_ECCPS\_Pos)               }}
\DoxyCodeLine{8017 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCPS\_1            (0x2UL << FMC\_PCR3\_ECCPS\_Pos)               }}
\DoxyCodeLine{8018 \textcolor{preprocessor}{\#define FMC\_PCR3\_ECCPS\_2            (0x4UL << FMC\_PCR3\_ECCPS\_Pos)               }}
\DoxyCodeLine{8020 \textcolor{comment}{/******************  Bit definition for FMC\_PCR4 register  *******************/}}
\DoxyCodeLine{8021 \textcolor{preprocessor}{\#define FMC\_PCR4\_PWAITEN\_Pos        (1U)                                       }}
\DoxyCodeLine{8022 \textcolor{preprocessor}{\#define FMC\_PCR4\_PWAITEN\_Msk        (0x1UL << FMC\_PCR4\_PWAITEN\_Pos)             }}
\DoxyCodeLine{8023 \textcolor{preprocessor}{\#define FMC\_PCR4\_PWAITEN            FMC\_PCR4\_PWAITEN\_Msk                       }}
\DoxyCodeLine{8024 \textcolor{preprocessor}{\#define FMC\_PCR4\_PBKEN\_Pos          (2U)                                       }}
\DoxyCodeLine{8025 \textcolor{preprocessor}{\#define FMC\_PCR4\_PBKEN\_Msk          (0x1UL << FMC\_PCR4\_PBKEN\_Pos)               }}
\DoxyCodeLine{8026 \textcolor{preprocessor}{\#define FMC\_PCR4\_PBKEN              FMC\_PCR4\_PBKEN\_Msk                         }}
\DoxyCodeLine{8027 \textcolor{preprocessor}{\#define FMC\_PCR4\_PTYP\_Pos           (3U)                                       }}
\DoxyCodeLine{8028 \textcolor{preprocessor}{\#define FMC\_PCR4\_PTYP\_Msk           (0x1UL << FMC\_PCR4\_PTYP\_Pos)                }}
\DoxyCodeLine{8029 \textcolor{preprocessor}{\#define FMC\_PCR4\_PTYP               FMC\_PCR4\_PTYP\_Msk                          }}
\DoxyCodeLine{8031 \textcolor{preprocessor}{\#define FMC\_PCR4\_PWID\_Pos           (4U)                                       }}
\DoxyCodeLine{8032 \textcolor{preprocessor}{\#define FMC\_PCR4\_PWID\_Msk           (0x3UL << FMC\_PCR4\_PWID\_Pos)                }}
\DoxyCodeLine{8033 \textcolor{preprocessor}{\#define FMC\_PCR4\_PWID               FMC\_PCR4\_PWID\_Msk                          }}
\DoxyCodeLine{8034 \textcolor{preprocessor}{\#define FMC\_PCR4\_PWID\_0             (0x1UL << FMC\_PCR4\_PWID\_Pos)                }}
\DoxyCodeLine{8035 \textcolor{preprocessor}{\#define FMC\_PCR4\_PWID\_1             (0x2UL << FMC\_PCR4\_PWID\_Pos)                }}
\DoxyCodeLine{8037 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCEN\_Pos          (6U)                                       }}
\DoxyCodeLine{8038 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCEN\_Msk          (0x1UL << FMC\_PCR4\_ECCEN\_Pos)               }}
\DoxyCodeLine{8039 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCEN              FMC\_PCR4\_ECCEN\_Msk                         }}
\DoxyCodeLine{8041 \textcolor{preprocessor}{\#define FMC\_PCR4\_TCLR\_Pos           (9U)                                       }}
\DoxyCodeLine{8042 \textcolor{preprocessor}{\#define FMC\_PCR4\_TCLR\_Msk           (0xFUL << FMC\_PCR4\_TCLR\_Pos)                }}
\DoxyCodeLine{8043 \textcolor{preprocessor}{\#define FMC\_PCR4\_TCLR               FMC\_PCR4\_TCLR\_Msk                          }}
\DoxyCodeLine{8044 \textcolor{preprocessor}{\#define FMC\_PCR4\_TCLR\_0             (0x1UL << FMC\_PCR4\_TCLR\_Pos)                }}
\DoxyCodeLine{8045 \textcolor{preprocessor}{\#define FMC\_PCR4\_TCLR\_1             (0x2UL << FMC\_PCR4\_TCLR\_Pos)                }}
\DoxyCodeLine{8046 \textcolor{preprocessor}{\#define FMC\_PCR4\_TCLR\_2             (0x4UL << FMC\_PCR4\_TCLR\_Pos)                }}
\DoxyCodeLine{8047 \textcolor{preprocessor}{\#define FMC\_PCR4\_TCLR\_3             (0x8UL << FMC\_PCR4\_TCLR\_Pos)                }}
\DoxyCodeLine{8049 \textcolor{preprocessor}{\#define FMC\_PCR4\_TAR\_Pos            (13U)                                      }}
\DoxyCodeLine{8050 \textcolor{preprocessor}{\#define FMC\_PCR4\_TAR\_Msk            (0xFUL << FMC\_PCR4\_TAR\_Pos)                 }}
\DoxyCodeLine{8051 \textcolor{preprocessor}{\#define FMC\_PCR4\_TAR                FMC\_PCR4\_TAR\_Msk                           }}
\DoxyCodeLine{8052 \textcolor{preprocessor}{\#define FMC\_PCR4\_TAR\_0              (0x1UL << FMC\_PCR4\_TAR\_Pos)                 }}
\DoxyCodeLine{8053 \textcolor{preprocessor}{\#define FMC\_PCR4\_TAR\_1              (0x2UL << FMC\_PCR4\_TAR\_Pos)                 }}
\DoxyCodeLine{8054 \textcolor{preprocessor}{\#define FMC\_PCR4\_TAR\_2              (0x4UL << FMC\_PCR4\_TAR\_Pos)                 }}
\DoxyCodeLine{8055 \textcolor{preprocessor}{\#define FMC\_PCR4\_TAR\_3              (0x8UL << FMC\_PCR4\_TAR\_Pos)                 }}
\DoxyCodeLine{8057 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCPS\_Pos          (17U)                                      }}
\DoxyCodeLine{8058 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCPS\_Msk          (0x7UL << FMC\_PCR4\_ECCPS\_Pos)               }}
\DoxyCodeLine{8059 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCPS              FMC\_PCR4\_ECCPS\_Msk                         }}
\DoxyCodeLine{8060 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCPS\_0            (0x1UL << FMC\_PCR4\_ECCPS\_Pos)               }}
\DoxyCodeLine{8061 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCPS\_1            (0x2UL << FMC\_PCR4\_ECCPS\_Pos)               }}
\DoxyCodeLine{8062 \textcolor{preprocessor}{\#define FMC\_PCR4\_ECCPS\_2            (0x4UL << FMC\_PCR4\_ECCPS\_Pos)               }}
\DoxyCodeLine{8064 \textcolor{comment}{/*******************  Bit definition for FMC\_SR2 register  *******************/}}
\DoxyCodeLine{8065 \textcolor{preprocessor}{\#define FMC\_SR2\_IRS\_Pos             (0U)                                       }}
\DoxyCodeLine{8066 \textcolor{preprocessor}{\#define FMC\_SR2\_IRS\_Msk             (0x1UL << FMC\_SR2\_IRS\_Pos)                  }}
\DoxyCodeLine{8067 \textcolor{preprocessor}{\#define FMC\_SR2\_IRS                 FMC\_SR2\_IRS\_Msk                            }}
\DoxyCodeLine{8068 \textcolor{preprocessor}{\#define FMC\_SR2\_ILS\_Pos             (1U)                                       }}
\DoxyCodeLine{8069 \textcolor{preprocessor}{\#define FMC\_SR2\_ILS\_Msk             (0x1UL << FMC\_SR2\_ILS\_Pos)                  }}
\DoxyCodeLine{8070 \textcolor{preprocessor}{\#define FMC\_SR2\_ILS                 FMC\_SR2\_ILS\_Msk                            }}
\DoxyCodeLine{8071 \textcolor{preprocessor}{\#define FMC\_SR2\_IFS\_Pos             (2U)                                       }}
\DoxyCodeLine{8072 \textcolor{preprocessor}{\#define FMC\_SR2\_IFS\_Msk             (0x1UL << FMC\_SR2\_IFS\_Pos)                  }}
\DoxyCodeLine{8073 \textcolor{preprocessor}{\#define FMC\_SR2\_IFS                 FMC\_SR2\_IFS\_Msk                            }}
\DoxyCodeLine{8074 \textcolor{preprocessor}{\#define FMC\_SR2\_IREN\_Pos            (3U)                                       }}
\DoxyCodeLine{8075 \textcolor{preprocessor}{\#define FMC\_SR2\_IREN\_Msk            (0x1UL << FMC\_SR2\_IREN\_Pos)                 }}
\DoxyCodeLine{8076 \textcolor{preprocessor}{\#define FMC\_SR2\_IREN                FMC\_SR2\_IREN\_Msk                           }}
\DoxyCodeLine{8077 \textcolor{preprocessor}{\#define FMC\_SR2\_ILEN\_Pos            (4U)                                       }}
\DoxyCodeLine{8078 \textcolor{preprocessor}{\#define FMC\_SR2\_ILEN\_Msk            (0x1UL << FMC\_SR2\_ILEN\_Pos)                 }}
\DoxyCodeLine{8079 \textcolor{preprocessor}{\#define FMC\_SR2\_ILEN                FMC\_SR2\_ILEN\_Msk                           }}
\DoxyCodeLine{8080 \textcolor{preprocessor}{\#define FMC\_SR2\_IFEN\_Pos            (5U)                                       }}
\DoxyCodeLine{8081 \textcolor{preprocessor}{\#define FMC\_SR2\_IFEN\_Msk            (0x1UL << FMC\_SR2\_IFEN\_Pos)                 }}
\DoxyCodeLine{8082 \textcolor{preprocessor}{\#define FMC\_SR2\_IFEN                FMC\_SR2\_IFEN\_Msk                           }}
\DoxyCodeLine{8083 \textcolor{preprocessor}{\#define FMC\_SR2\_FEMPT\_Pos           (6U)                                       }}
\DoxyCodeLine{8084 \textcolor{preprocessor}{\#define FMC\_SR2\_FEMPT\_Msk           (0x1UL << FMC\_SR2\_FEMPT\_Pos)                }}
\DoxyCodeLine{8085 \textcolor{preprocessor}{\#define FMC\_SR2\_FEMPT               FMC\_SR2\_FEMPT\_Msk                          }}
\DoxyCodeLine{8087 \textcolor{comment}{/*******************  Bit definition for FMC\_SR3 register  *******************/}}
\DoxyCodeLine{8088 \textcolor{preprocessor}{\#define FMC\_SR3\_IRS\_Pos             (0U)                                       }}
\DoxyCodeLine{8089 \textcolor{preprocessor}{\#define FMC\_SR3\_IRS\_Msk             (0x1UL << FMC\_SR3\_IRS\_Pos)                  }}
\DoxyCodeLine{8090 \textcolor{preprocessor}{\#define FMC\_SR3\_IRS                 FMC\_SR3\_IRS\_Msk                            }}
\DoxyCodeLine{8091 \textcolor{preprocessor}{\#define FMC\_SR3\_ILS\_Pos             (1U)                                       }}
\DoxyCodeLine{8092 \textcolor{preprocessor}{\#define FMC\_SR3\_ILS\_Msk             (0x1UL << FMC\_SR3\_ILS\_Pos)                  }}
\DoxyCodeLine{8093 \textcolor{preprocessor}{\#define FMC\_SR3\_ILS                 FMC\_SR3\_ILS\_Msk                            }}
\DoxyCodeLine{8094 \textcolor{preprocessor}{\#define FMC\_SR3\_IFS\_Pos             (2U)                                       }}
\DoxyCodeLine{8095 \textcolor{preprocessor}{\#define FMC\_SR3\_IFS\_Msk             (0x1UL << FMC\_SR3\_IFS\_Pos)                  }}
\DoxyCodeLine{8096 \textcolor{preprocessor}{\#define FMC\_SR3\_IFS                 FMC\_SR3\_IFS\_Msk                            }}
\DoxyCodeLine{8097 \textcolor{preprocessor}{\#define FMC\_SR3\_IREN\_Pos            (3U)                                       }}
\DoxyCodeLine{8098 \textcolor{preprocessor}{\#define FMC\_SR3\_IREN\_Msk            (0x1UL << FMC\_SR3\_IREN\_Pos)                 }}
\DoxyCodeLine{8099 \textcolor{preprocessor}{\#define FMC\_SR3\_IREN                FMC\_SR3\_IREN\_Msk                           }}
\DoxyCodeLine{8100 \textcolor{preprocessor}{\#define FMC\_SR3\_ILEN\_Pos            (4U)                                       }}
\DoxyCodeLine{8101 \textcolor{preprocessor}{\#define FMC\_SR3\_ILEN\_Msk            (0x1UL << FMC\_SR3\_ILEN\_Pos)                 }}
\DoxyCodeLine{8102 \textcolor{preprocessor}{\#define FMC\_SR3\_ILEN                FMC\_SR3\_ILEN\_Msk                           }}
\DoxyCodeLine{8103 \textcolor{preprocessor}{\#define FMC\_SR3\_IFEN\_Pos            (5U)                                       }}
\DoxyCodeLine{8104 \textcolor{preprocessor}{\#define FMC\_SR3\_IFEN\_Msk            (0x1UL << FMC\_SR3\_IFEN\_Pos)                 }}
\DoxyCodeLine{8105 \textcolor{preprocessor}{\#define FMC\_SR3\_IFEN                FMC\_SR3\_IFEN\_Msk                           }}
\DoxyCodeLine{8106 \textcolor{preprocessor}{\#define FMC\_SR3\_FEMPT\_Pos           (6U)                                       }}
\DoxyCodeLine{8107 \textcolor{preprocessor}{\#define FMC\_SR3\_FEMPT\_Msk           (0x1UL << FMC\_SR3\_FEMPT\_Pos)                }}
\DoxyCodeLine{8108 \textcolor{preprocessor}{\#define FMC\_SR3\_FEMPT               FMC\_SR3\_FEMPT\_Msk                          }}
\DoxyCodeLine{8110 \textcolor{comment}{/*******************  Bit definition for FMC\_SR4 register  *******************/}}
\DoxyCodeLine{8111 \textcolor{preprocessor}{\#define FMC\_SR4\_IRS\_Pos             (0U)                                       }}
\DoxyCodeLine{8112 \textcolor{preprocessor}{\#define FMC\_SR4\_IRS\_Msk             (0x1UL << FMC\_SR4\_IRS\_Pos)                  }}
\DoxyCodeLine{8113 \textcolor{preprocessor}{\#define FMC\_SR4\_IRS                 FMC\_SR4\_IRS\_Msk                            }}
\DoxyCodeLine{8114 \textcolor{preprocessor}{\#define FMC\_SR4\_ILS\_Pos             (1U)                                       }}
\DoxyCodeLine{8115 \textcolor{preprocessor}{\#define FMC\_SR4\_ILS\_Msk             (0x1UL << FMC\_SR4\_ILS\_Pos)                  }}
\DoxyCodeLine{8116 \textcolor{preprocessor}{\#define FMC\_SR4\_ILS                 FMC\_SR4\_ILS\_Msk                            }}
\DoxyCodeLine{8117 \textcolor{preprocessor}{\#define FMC\_SR4\_IFS\_Pos             (2U)                                       }}
\DoxyCodeLine{8118 \textcolor{preprocessor}{\#define FMC\_SR4\_IFS\_Msk             (0x1UL << FMC\_SR4\_IFS\_Pos)                  }}
\DoxyCodeLine{8119 \textcolor{preprocessor}{\#define FMC\_SR4\_IFS                 FMC\_SR4\_IFS\_Msk                            }}
\DoxyCodeLine{8120 \textcolor{preprocessor}{\#define FMC\_SR4\_IREN\_Pos            (3U)                                       }}
\DoxyCodeLine{8121 \textcolor{preprocessor}{\#define FMC\_SR4\_IREN\_Msk            (0x1UL << FMC\_SR4\_IREN\_Pos)                 }}
\DoxyCodeLine{8122 \textcolor{preprocessor}{\#define FMC\_SR4\_IREN                FMC\_SR4\_IREN\_Msk                           }}
\DoxyCodeLine{8123 \textcolor{preprocessor}{\#define FMC\_SR4\_ILEN\_Pos            (4U)                                       }}
\DoxyCodeLine{8124 \textcolor{preprocessor}{\#define FMC\_SR4\_ILEN\_Msk            (0x1UL << FMC\_SR4\_ILEN\_Pos)                 }}
\DoxyCodeLine{8125 \textcolor{preprocessor}{\#define FMC\_SR4\_ILEN                FMC\_SR4\_ILEN\_Msk                           }}
\DoxyCodeLine{8126 \textcolor{preprocessor}{\#define FMC\_SR4\_IFEN\_Pos            (5U)                                       }}
\DoxyCodeLine{8127 \textcolor{preprocessor}{\#define FMC\_SR4\_IFEN\_Msk            (0x1UL << FMC\_SR4\_IFEN\_Pos)                 }}
\DoxyCodeLine{8128 \textcolor{preprocessor}{\#define FMC\_SR4\_IFEN                FMC\_SR4\_IFEN\_Msk                           }}
\DoxyCodeLine{8129 \textcolor{preprocessor}{\#define FMC\_SR4\_FEMPT\_Pos           (6U)                                       }}
\DoxyCodeLine{8130 \textcolor{preprocessor}{\#define FMC\_SR4\_FEMPT\_Msk           (0x1UL << FMC\_SR4\_FEMPT\_Pos)                }}
\DoxyCodeLine{8131 \textcolor{preprocessor}{\#define FMC\_SR4\_FEMPT               FMC\_SR4\_FEMPT\_Msk                          }}
\DoxyCodeLine{8133 \textcolor{comment}{/******************  Bit definition for FMC\_PMEM2 register  ******************/}}
\DoxyCodeLine{8134 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_Pos       (0U)                                       }}
\DoxyCodeLine{8135 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_Msk       (0xFFUL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8136 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2           FMC\_PMEM2\_MEMSET2\_Msk                      }}
\DoxyCodeLine{8137 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_0         (0x01UL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8138 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_1         (0x02UL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8139 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_2         (0x04UL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8140 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_3         (0x08UL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8141 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_4         (0x10UL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8142 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_5         (0x20UL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8143 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_6         (0x40UL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8144 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMSET2\_7         (0x80UL << FMC\_PMEM2\_MEMSET2\_Pos)           }}
\DoxyCodeLine{8146 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_Pos      (8U)                                       }}
\DoxyCodeLine{8147 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_Msk      (0xFFUL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8148 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2          FMC\_PMEM2\_MEMWAIT2\_Msk                     }}
\DoxyCodeLine{8149 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_0        (0x01UL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8150 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_1        (0x02UL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8151 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_2        (0x04UL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8152 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_3        (0x08UL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8153 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_4        (0x10UL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8154 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_5        (0x20UL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8155 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_6        (0x40UL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8156 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMWAIT2\_7        (0x80UL << FMC\_PMEM2\_MEMWAIT2\_Pos)          }}
\DoxyCodeLine{8158 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_Pos      (16U)                                      }}
\DoxyCodeLine{8159 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_Msk      (0xFFUL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8160 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2          FMC\_PMEM2\_MEMHOLD2\_Msk                     }}
\DoxyCodeLine{8161 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_0        (0x01UL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8162 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_1        (0x02UL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8163 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_2        (0x04UL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8164 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_3        (0x08UL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8165 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_4        (0x10UL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8166 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_5        (0x20UL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8167 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_6        (0x40UL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8168 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHOLD2\_7        (0x80UL << FMC\_PMEM2\_MEMHOLD2\_Pos)          }}
\DoxyCodeLine{8170 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_Pos       (24U)                                      }}
\DoxyCodeLine{8171 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_Msk       (0xFFUL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8172 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2           FMC\_PMEM2\_MEMHIZ2\_Msk                      }}
\DoxyCodeLine{8173 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_0         (0x01UL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8174 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_1         (0x02UL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8175 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_2         (0x04UL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8176 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_3         (0x08UL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8177 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_4         (0x10UL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8178 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_5         (0x20UL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8179 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_6         (0x40UL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8180 \textcolor{preprocessor}{\#define FMC\_PMEM2\_MEMHIZ2\_7         (0x80UL << FMC\_PMEM2\_MEMHIZ2\_Pos)           }}
\DoxyCodeLine{8182 \textcolor{comment}{/******************  Bit definition for FMC\_PMEM3 register  ******************/}}
\DoxyCodeLine{8183 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_Pos       (0U)                                       }}
\DoxyCodeLine{8184 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_Msk       (0xFFUL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8185 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3           FMC\_PMEM3\_MEMSET3\_Msk                      }}
\DoxyCodeLine{8186 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_0         (0x01UL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8187 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_1         (0x02UL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8188 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_2         (0x04UL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8189 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_3         (0x08UL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8190 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_4         (0x10UL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8191 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_5         (0x20UL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8192 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_6         (0x40UL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8193 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMSET3\_7         (0x80UL << FMC\_PMEM3\_MEMSET3\_Pos)           }}
\DoxyCodeLine{8195 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_Pos      (8U)                                       }}
\DoxyCodeLine{8196 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_Msk      (0xFFUL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8197 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3          FMC\_PMEM3\_MEMWAIT3\_Msk                     }}
\DoxyCodeLine{8198 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_0        (0x01UL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8199 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_1        (0x02UL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8200 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_2        (0x04UL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8201 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_3        (0x08UL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8202 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_4        (0x10UL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8203 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_5        (0x20UL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8204 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_6        (0x40UL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8205 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMWAIT3\_7        (0x80UL << FMC\_PMEM3\_MEMWAIT3\_Pos)          }}
\DoxyCodeLine{8207 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_Pos      (16U)                                      }}
\DoxyCodeLine{8208 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_Msk      (0xFFUL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8209 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3          FMC\_PMEM3\_MEMHOLD3\_Msk                     }}
\DoxyCodeLine{8210 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_0        (0x01UL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8211 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_1        (0x02UL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8212 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_2        (0x04UL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8213 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_3        (0x08UL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8214 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_4        (0x10UL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8215 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_5        (0x20UL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8216 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_6        (0x40UL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8217 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHOLD3\_7        (0x80UL << FMC\_PMEM3\_MEMHOLD3\_Pos)          }}
\DoxyCodeLine{8219 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_Pos       (24U)                                      }}
\DoxyCodeLine{8220 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_Msk       (0xFFUL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8221 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3           FMC\_PMEM3\_MEMHIZ3\_Msk                      }}
\DoxyCodeLine{8222 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_0         (0x01UL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8223 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_1         (0x02UL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8224 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_2         (0x04UL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8225 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_3         (0x08UL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8226 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_4         (0x10UL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8227 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_5         (0x20UL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8228 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_6         (0x40UL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8229 \textcolor{preprocessor}{\#define FMC\_PMEM3\_MEMHIZ3\_7         (0x80UL << FMC\_PMEM3\_MEMHIZ3\_Pos)           }}
\DoxyCodeLine{8231 \textcolor{comment}{/******************  Bit definition for FMC\_PMEM4 register  ******************/}}
\DoxyCodeLine{8232 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_Pos       (0U)                                       }}
\DoxyCodeLine{8233 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_Msk       (0xFFUL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8234 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4           FMC\_PMEM4\_MEMSET4\_Msk                      }}
\DoxyCodeLine{8235 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_0         (0x01UL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8236 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_1         (0x02UL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8237 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_2         (0x04UL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8238 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_3         (0x08UL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8239 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_4         (0x10UL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8240 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_5         (0x20UL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8241 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_6         (0x40UL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8242 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMSET4\_7         (0x80UL << FMC\_PMEM4\_MEMSET4\_Pos)           }}
\DoxyCodeLine{8244 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_Pos      (8U)                                       }}
\DoxyCodeLine{8245 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_Msk      (0xFFUL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8246 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4          FMC\_PMEM4\_MEMWAIT4\_Msk                     }}
\DoxyCodeLine{8247 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_0        (0x01UL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8248 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_1        (0x02UL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8249 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_2        (0x04UL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8250 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_3        (0x08UL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8251 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_4        (0x10UL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8252 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_5        (0x20UL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8253 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_6        (0x40UL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8254 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMWAIT4\_7        (0x80UL << FMC\_PMEM4\_MEMWAIT4\_Pos)          }}
\DoxyCodeLine{8256 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_Pos      (16U)                                      }}
\DoxyCodeLine{8257 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_Msk      (0xFFUL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8258 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4          FMC\_PMEM4\_MEMHOLD4\_Msk                     }}
\DoxyCodeLine{8259 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_0        (0x01UL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8260 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_1        (0x02UL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8261 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_2        (0x04UL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8262 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_3        (0x08UL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8263 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_4        (0x10UL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8264 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_5        (0x20UL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8265 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_6        (0x40UL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8266 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHOLD4\_7        (0x80UL << FMC\_PMEM4\_MEMHOLD4\_Pos)          }}
\DoxyCodeLine{8268 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_Pos       (24U)                                      }}
\DoxyCodeLine{8269 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_Msk       (0xFFUL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8270 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4           FMC\_PMEM4\_MEMHIZ4\_Msk                      }}
\DoxyCodeLine{8271 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_0         (0x01UL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8272 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_1         (0x02UL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8273 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_2         (0x04UL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8274 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_3         (0x08UL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8275 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_4         (0x10UL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8276 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_5         (0x20UL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8277 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_6         (0x40UL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8278 \textcolor{preprocessor}{\#define FMC\_PMEM4\_MEMHIZ4\_7         (0x80UL << FMC\_PMEM4\_MEMHIZ4\_Pos)           }}
\DoxyCodeLine{8280 \textcolor{comment}{/******************  Bit definition for FMC\_PATT2 register  ******************/}}
\DoxyCodeLine{8281 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_Pos       (0U)                                       }}
\DoxyCodeLine{8282 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_Msk       (0xFFUL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8283 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2           FMC\_PATT2\_ATTSET2\_Msk                      }}
\DoxyCodeLine{8284 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_0         (0x01UL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8285 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_1         (0x02UL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8286 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_2         (0x04UL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8287 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_3         (0x08UL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8288 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_4         (0x10UL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8289 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_5         (0x20UL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8290 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_6         (0x40UL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8291 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTSET2\_7         (0x80UL << FMC\_PATT2\_ATTSET2\_Pos)           }}
\DoxyCodeLine{8293 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_Pos      (8U)                                       }}
\DoxyCodeLine{8294 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_Msk      (0xFFUL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8295 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2          FMC\_PATT2\_ATTWAIT2\_Msk                     }}
\DoxyCodeLine{8296 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_0        (0x01UL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8297 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_1        (0x02UL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8298 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_2        (0x04UL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8299 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_3        (0x08UL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8300 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_4        (0x10UL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8301 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_5        (0x20UL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8302 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_6        (0x40UL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8303 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTWAIT2\_7        (0x80UL << FMC\_PATT2\_ATTWAIT2\_Pos)          }}
\DoxyCodeLine{8305 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_Pos      (16U)                                      }}
\DoxyCodeLine{8306 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_Msk      (0xFFUL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8307 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2          FMC\_PATT2\_ATTHOLD2\_Msk                     }}
\DoxyCodeLine{8308 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_0        (0x01UL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8309 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_1        (0x02UL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8310 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_2        (0x04UL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8311 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_3        (0x08UL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8312 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_4        (0x10UL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8313 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_5        (0x20UL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8314 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_6        (0x40UL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8315 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHOLD2\_7        (0x80UL << FMC\_PATT2\_ATTHOLD2\_Pos)          }}
\DoxyCodeLine{8317 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_Pos       (24U)                                      }}
\DoxyCodeLine{8318 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_Msk       (0xFFUL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8319 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2           FMC\_PATT2\_ATTHIZ2\_Msk                      }}
\DoxyCodeLine{8320 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_0         (0x01UL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8321 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_1         (0x02UL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8322 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_2         (0x04UL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8323 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_3         (0x08UL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8324 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_4         (0x10UL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8325 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_5         (0x20UL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8326 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_6         (0x40UL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8327 \textcolor{preprocessor}{\#define FMC\_PATT2\_ATTHIZ2\_7         (0x80UL << FMC\_PATT2\_ATTHIZ2\_Pos)           }}
\DoxyCodeLine{8329 \textcolor{comment}{/******************  Bit definition for FMC\_PATT3 register  ******************/}}
\DoxyCodeLine{8330 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_Pos       (0U)                                       }}
\DoxyCodeLine{8331 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_Msk       (0xFFUL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8332 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3           FMC\_PATT3\_ATTSET3\_Msk                      }}
\DoxyCodeLine{8333 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_0         (0x01UL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8334 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_1         (0x02UL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8335 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_2         (0x04UL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8336 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_3         (0x08UL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8337 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_4         (0x10UL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8338 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_5         (0x20UL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8339 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_6         (0x40UL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8340 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTSET3\_7         (0x80UL << FMC\_PATT3\_ATTSET3\_Pos)           }}
\DoxyCodeLine{8342 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_Pos      (8U)                                       }}
\DoxyCodeLine{8343 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_Msk      (0xFFUL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8344 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3          FMC\_PATT3\_ATTWAIT3\_Msk                     }}
\DoxyCodeLine{8345 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_0        (0x01UL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8346 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_1        (0x02UL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8347 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_2        (0x04UL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8348 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_3        (0x08UL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8349 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_4        (0x10UL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8350 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_5        (0x20UL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8351 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_6        (0x40UL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8352 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTWAIT3\_7        (0x80UL << FMC\_PATT3\_ATTWAIT3\_Pos)          }}
\DoxyCodeLine{8354 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_Pos      (16U)                                      }}
\DoxyCodeLine{8355 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_Msk      (0xFFUL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8356 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3          FMC\_PATT3\_ATTHOLD3\_Msk                     }}
\DoxyCodeLine{8357 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_0        (0x01UL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8358 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_1        (0x02UL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8359 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_2        (0x04UL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8360 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_3        (0x08UL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8361 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_4        (0x10UL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8362 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_5        (0x20UL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8363 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_6        (0x40UL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8364 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHOLD3\_7        (0x80UL << FMC\_PATT3\_ATTHOLD3\_Pos)          }}
\DoxyCodeLine{8366 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_Pos       (24U)                                      }}
\DoxyCodeLine{8367 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_Msk       (0xFFUL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8368 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3           FMC\_PATT3\_ATTHIZ3\_Msk                      }}
\DoxyCodeLine{8369 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_0         (0x01UL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8370 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_1         (0x02UL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8371 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_2         (0x04UL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8372 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_3         (0x08UL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8373 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_4         (0x10UL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8374 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_5         (0x20UL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8375 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_6         (0x40UL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8376 \textcolor{preprocessor}{\#define FMC\_PATT3\_ATTHIZ3\_7         (0x80UL << FMC\_PATT3\_ATTHIZ3\_Pos)           }}
\DoxyCodeLine{8378 \textcolor{comment}{/******************  Bit definition for FMC\_PATT4 register  ******************/}}
\DoxyCodeLine{8379 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_Pos       (0U)                                       }}
\DoxyCodeLine{8380 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_Msk       (0xFFUL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8381 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4           FMC\_PATT4\_ATTSET4\_Msk                      }}
\DoxyCodeLine{8382 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_0         (0x01UL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8383 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_1         (0x02UL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8384 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_2         (0x04UL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8385 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_3         (0x08UL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8386 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_4         (0x10UL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8387 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_5         (0x20UL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8388 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_6         (0x40UL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8389 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTSET4\_7         (0x80UL << FMC\_PATT4\_ATTSET4\_Pos)           }}
\DoxyCodeLine{8391 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_Pos      (8U)                                       }}
\DoxyCodeLine{8392 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_Msk      (0xFFUL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8393 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4          FMC\_PATT4\_ATTWAIT4\_Msk                     }}
\DoxyCodeLine{8394 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_0        (0x01UL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8395 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_1        (0x02UL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8396 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_2        (0x04UL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8397 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_3        (0x08UL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8398 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_4        (0x10UL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8399 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_5        (0x20UL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8400 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_6        (0x40UL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8401 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTWAIT4\_7        (0x80UL << FMC\_PATT4\_ATTWAIT4\_Pos)          }}
\DoxyCodeLine{8403 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_Pos      (16U)                                      }}
\DoxyCodeLine{8404 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_Msk      (0xFFUL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8405 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4          FMC\_PATT4\_ATTHOLD4\_Msk                     }}
\DoxyCodeLine{8406 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_0        (0x01UL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8407 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_1        (0x02UL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8408 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_2        (0x04UL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8409 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_3        (0x08UL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8410 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_4        (0x10UL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8411 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_5        (0x20UL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8412 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_6        (0x40UL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8413 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHOLD4\_7        (0x80UL << FMC\_PATT4\_ATTHOLD4\_Pos)          }}
\DoxyCodeLine{8415 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_Pos       (24U)                                      }}
\DoxyCodeLine{8416 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_Msk       (0xFFUL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8417 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4           FMC\_PATT4\_ATTHIZ4\_Msk                      }}
\DoxyCodeLine{8418 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_0         (0x01UL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8419 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_1         (0x02UL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8420 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_2         (0x04UL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8421 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_3         (0x08UL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8422 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_4         (0x10UL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8423 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_5         (0x20UL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8424 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_6         (0x40UL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8425 \textcolor{preprocessor}{\#define FMC\_PATT4\_ATTHIZ4\_7         (0x80UL << FMC\_PATT4\_ATTHIZ4\_Pos)           }}
\DoxyCodeLine{8427 \textcolor{comment}{/******************  Bit definition for FMC\_PIO4 register  *******************/}}
\DoxyCodeLine{8428 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_Pos         (0U)                                       }}
\DoxyCodeLine{8429 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_Msk         (0xFFUL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8430 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4             FMC\_PIO4\_IOSET4\_Msk                        }}
\DoxyCodeLine{8431 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_0           (0x01UL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8432 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_1           (0x02UL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8433 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_2           (0x04UL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8434 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_3           (0x08UL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8435 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_4           (0x10UL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8436 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_5           (0x20UL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8437 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_6           (0x40UL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8438 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOSET4\_7           (0x80UL << FMC\_PIO4\_IOSET4\_Pos)             }}
\DoxyCodeLine{8440 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_Pos        (8U)                                       }}
\DoxyCodeLine{8441 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_Msk        (0xFFUL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8442 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4            FMC\_PIO4\_IOWAIT4\_Msk                       }}
\DoxyCodeLine{8443 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_0          (0x01UL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8444 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_1          (0x02UL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8445 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_2          (0x04UL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8446 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_3          (0x08UL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8447 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_4          (0x10UL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8448 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_5          (0x20UL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8449 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_6          (0x40UL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8450 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOWAIT4\_7          (0x80UL << FMC\_PIO4\_IOWAIT4\_Pos)            }}
\DoxyCodeLine{8452 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_Pos        (16U)                                      }}
\DoxyCodeLine{8453 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_Msk        (0xFFUL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8454 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4            FMC\_PIO4\_IOHOLD4\_Msk                       }}
\DoxyCodeLine{8455 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_0          (0x01UL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8456 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_1          (0x02UL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8457 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_2          (0x04UL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8458 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_3          (0x08UL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8459 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_4          (0x10UL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8460 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_5          (0x20UL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8461 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_6          (0x40UL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8462 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHOLD4\_7          (0x80UL << FMC\_PIO4\_IOHOLD4\_Pos)            }}
\DoxyCodeLine{8464 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_Pos         (24U)                                      }}
\DoxyCodeLine{8465 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_Msk         (0xFFUL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8466 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4             FMC\_PIO4\_IOHIZ4\_Msk                        }}
\DoxyCodeLine{8467 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_0           (0x01UL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8468 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_1           (0x02UL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8469 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_2           (0x04UL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8470 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_3           (0x08UL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8471 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_4           (0x10UL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8472 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_5           (0x20UL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8473 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_6           (0x40UL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8474 \textcolor{preprocessor}{\#define FMC\_PIO4\_IOHIZ4\_7           (0x80UL << FMC\_PIO4\_IOHIZ4\_Pos)             }}
\DoxyCodeLine{8477 \textcolor{comment}{/******************  Bit definition for FMC\_ECCR2 register  ******************/}}
\DoxyCodeLine{8478 \textcolor{preprocessor}{\#define FMC\_ECCR2\_ECC2\_Pos          (0U)                                       }}
\DoxyCodeLine{8479 \textcolor{preprocessor}{\#define FMC\_ECCR2\_ECC2\_Msk          (0xFFFFFFFFUL << FMC\_ECCR2\_ECC2\_Pos)        }}
\DoxyCodeLine{8480 \textcolor{preprocessor}{\#define FMC\_ECCR2\_ECC2              FMC\_ECCR2\_ECC2\_Msk                         }}
\DoxyCodeLine{8482 \textcolor{comment}{/******************  Bit definition for FMC\_ECCR3 register  ******************/}}
\DoxyCodeLine{8483 \textcolor{preprocessor}{\#define FMC\_ECCR3\_ECC3\_Pos          (0U)                                       }}
\DoxyCodeLine{8484 \textcolor{preprocessor}{\#define FMC\_ECCR3\_ECC3\_Msk          (0xFFFFFFFFUL << FMC\_ECCR3\_ECC3\_Pos)        }}
\DoxyCodeLine{8485 \textcolor{preprocessor}{\#define FMC\_ECCR3\_ECC3              FMC\_ECCR3\_ECC3\_Msk                         }}
\DoxyCodeLine{8487 \textcolor{comment}{/******************  Bit definition for FMC\_SDCR1 register  ******************/}}
\DoxyCodeLine{8488 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC\_Pos            (0U)                                       }}
\DoxyCodeLine{8489 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC\_Msk            (0x3UL << FMC\_SDCR1\_NC\_Pos)                 }}
\DoxyCodeLine{8490 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC                FMC\_SDCR1\_NC\_Msk                           }}
\DoxyCodeLine{8491 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC\_0              (0x1UL << FMC\_SDCR1\_NC\_Pos)                 }}
\DoxyCodeLine{8492 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NC\_1              (0x2UL << FMC\_SDCR1\_NC\_Pos)                 }}
\DoxyCodeLine{8494 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR\_Pos            (2U)                                       }}
\DoxyCodeLine{8495 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR\_Msk            (0x3UL << FMC\_SDCR1\_NR\_Pos)                 }}
\DoxyCodeLine{8496 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR                FMC\_SDCR1\_NR\_Msk                           }}
\DoxyCodeLine{8497 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR\_0              (0x1UL << FMC\_SDCR1\_NR\_Pos)                 }}
\DoxyCodeLine{8498 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NR\_1              (0x2UL << FMC\_SDCR1\_NR\_Pos)                 }}
\DoxyCodeLine{8500 \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID\_Pos          (4U)                                       }}
\DoxyCodeLine{8501 \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID\_Msk          (0x3UL << FMC\_SDCR1\_MWID\_Pos)               }}
\DoxyCodeLine{8502 \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID              FMC\_SDCR1\_MWID\_Msk                         }}
\DoxyCodeLine{8503 \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID\_0            (0x1UL << FMC\_SDCR1\_MWID\_Pos)               }}
\DoxyCodeLine{8504 \textcolor{preprocessor}{\#define FMC\_SDCR1\_MWID\_1            (0x2UL << FMC\_SDCR1\_MWID\_Pos)               }}
\DoxyCodeLine{8506 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NB\_Pos            (6U)                                       }}
\DoxyCodeLine{8507 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NB\_Msk            (0x1UL << FMC\_SDCR1\_NB\_Pos)                 }}
\DoxyCodeLine{8508 \textcolor{preprocessor}{\#define FMC\_SDCR1\_NB                FMC\_SDCR1\_NB\_Msk                           }}
\DoxyCodeLine{8510 \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS\_Pos           (7U)                                       }}
\DoxyCodeLine{8511 \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS\_Msk           (0x3UL << FMC\_SDCR1\_CAS\_Pos)                }}
\DoxyCodeLine{8512 \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS               FMC\_SDCR1\_CAS\_Msk                          }}
\DoxyCodeLine{8513 \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS\_0             (0x1UL << FMC\_SDCR1\_CAS\_Pos)                }}
\DoxyCodeLine{8514 \textcolor{preprocessor}{\#define FMC\_SDCR1\_CAS\_1             (0x2UL << FMC\_SDCR1\_CAS\_Pos)                }}
\DoxyCodeLine{8516 \textcolor{preprocessor}{\#define FMC\_SDCR1\_WP\_Pos            (9U)                                       }}
\DoxyCodeLine{8517 \textcolor{preprocessor}{\#define FMC\_SDCR1\_WP\_Msk            (0x1UL << FMC\_SDCR1\_WP\_Pos)                 }}
\DoxyCodeLine{8518 \textcolor{preprocessor}{\#define FMC\_SDCR1\_WP                FMC\_SDCR1\_WP\_Msk                           }}
\DoxyCodeLine{8520 \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK\_Pos         (10U)                                      }}
\DoxyCodeLine{8521 \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK\_Msk         (0x3UL << FMC\_SDCR1\_SDCLK\_Pos)              }}
\DoxyCodeLine{8522 \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK             FMC\_SDCR1\_SDCLK\_Msk                        }}
\DoxyCodeLine{8523 \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK\_0           (0x1UL << FMC\_SDCR1\_SDCLK\_Pos)              }}
\DoxyCodeLine{8524 \textcolor{preprocessor}{\#define FMC\_SDCR1\_SDCLK\_1           (0x2UL << FMC\_SDCR1\_SDCLK\_Pos)              }}
\DoxyCodeLine{8526 \textcolor{preprocessor}{\#define FMC\_SDCR1\_RBURST\_Pos        (12U)                                      }}
\DoxyCodeLine{8527 \textcolor{preprocessor}{\#define FMC\_SDCR1\_RBURST\_Msk        (0x1UL << FMC\_SDCR1\_RBURST\_Pos)             }}
\DoxyCodeLine{8528 \textcolor{preprocessor}{\#define FMC\_SDCR1\_RBURST            FMC\_SDCR1\_RBURST\_Msk                       }}
\DoxyCodeLine{8530 \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE\_Pos         (13U)                                      }}
\DoxyCodeLine{8531 \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE\_Msk         (0x3UL << FMC\_SDCR1\_RPIPE\_Pos)              }}
\DoxyCodeLine{8532 \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE             FMC\_SDCR1\_RPIPE\_Msk                        }}
\DoxyCodeLine{8533 \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE\_0           (0x1UL << FMC\_SDCR1\_RPIPE\_Pos)              }}
\DoxyCodeLine{8534 \textcolor{preprocessor}{\#define FMC\_SDCR1\_RPIPE\_1           (0x2UL << FMC\_SDCR1\_RPIPE\_Pos)              }}
\DoxyCodeLine{8536 \textcolor{comment}{/******************  Bit definition for FMC\_SDCR2 register  ******************/}}
\DoxyCodeLine{8537 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC\_Pos            (0U)                                       }}
\DoxyCodeLine{8538 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC\_Msk            (0x3UL << FMC\_SDCR2\_NC\_Pos)                 }}
\DoxyCodeLine{8539 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC                FMC\_SDCR2\_NC\_Msk                           }}
\DoxyCodeLine{8540 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC\_0              (0x1UL << FMC\_SDCR2\_NC\_Pos)                 }}
\DoxyCodeLine{8541 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NC\_1              (0x2UL << FMC\_SDCR2\_NC\_Pos)                 }}
\DoxyCodeLine{8543 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR\_Pos            (2U)                                       }}
\DoxyCodeLine{8544 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR\_Msk            (0x3UL << FMC\_SDCR2\_NR\_Pos)                 }}
\DoxyCodeLine{8545 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR                FMC\_SDCR2\_NR\_Msk                           }}
\DoxyCodeLine{8546 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR\_0              (0x1UL << FMC\_SDCR2\_NR\_Pos)                 }}
\DoxyCodeLine{8547 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NR\_1              (0x2UL << FMC\_SDCR2\_NR\_Pos)                 }}
\DoxyCodeLine{8549 \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID\_Pos          (4U)                                       }}
\DoxyCodeLine{8550 \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID\_Msk          (0x3UL << FMC\_SDCR2\_MWID\_Pos)               }}
\DoxyCodeLine{8551 \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID              FMC\_SDCR2\_MWID\_Msk                         }}
\DoxyCodeLine{8552 \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID\_0            (0x1UL << FMC\_SDCR2\_MWID\_Pos)               }}
\DoxyCodeLine{8553 \textcolor{preprocessor}{\#define FMC\_SDCR2\_MWID\_1            (0x2UL << FMC\_SDCR2\_MWID\_Pos)               }}
\DoxyCodeLine{8555 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NB\_Pos            (6U)                                       }}
\DoxyCodeLine{8556 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NB\_Msk            (0x1UL << FMC\_SDCR2\_NB\_Pos)                 }}
\DoxyCodeLine{8557 \textcolor{preprocessor}{\#define FMC\_SDCR2\_NB                FMC\_SDCR2\_NB\_Msk                           }}
\DoxyCodeLine{8559 \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS\_Pos           (7U)                                       }}
\DoxyCodeLine{8560 \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS\_Msk           (0x3UL << FMC\_SDCR2\_CAS\_Pos)                }}
\DoxyCodeLine{8561 \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS               FMC\_SDCR2\_CAS\_Msk                          }}
\DoxyCodeLine{8562 \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS\_0             (0x1UL << FMC\_SDCR2\_CAS\_Pos)                }}
\DoxyCodeLine{8563 \textcolor{preprocessor}{\#define FMC\_SDCR2\_CAS\_1             (0x2UL << FMC\_SDCR2\_CAS\_Pos)                }}
\DoxyCodeLine{8565 \textcolor{preprocessor}{\#define FMC\_SDCR2\_WP\_Pos            (9U)                                       }}
\DoxyCodeLine{8566 \textcolor{preprocessor}{\#define FMC\_SDCR2\_WP\_Msk            (0x1UL << FMC\_SDCR2\_WP\_Pos)                 }}
\DoxyCodeLine{8567 \textcolor{preprocessor}{\#define FMC\_SDCR2\_WP                FMC\_SDCR2\_WP\_Msk                           }}
\DoxyCodeLine{8569 \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK\_Pos         (10U)                                      }}
\DoxyCodeLine{8570 \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK\_Msk         (0x3UL << FMC\_SDCR2\_SDCLK\_Pos)              }}
\DoxyCodeLine{8571 \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK             FMC\_SDCR2\_SDCLK\_Msk                        }}
\DoxyCodeLine{8572 \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK\_0           (0x1UL << FMC\_SDCR2\_SDCLK\_Pos)              }}
\DoxyCodeLine{8573 \textcolor{preprocessor}{\#define FMC\_SDCR2\_SDCLK\_1           (0x2UL << FMC\_SDCR2\_SDCLK\_Pos)              }}
\DoxyCodeLine{8575 \textcolor{preprocessor}{\#define FMC\_SDCR2\_RBURST\_Pos        (12U)                                      }}
\DoxyCodeLine{8576 \textcolor{preprocessor}{\#define FMC\_SDCR2\_RBURST\_Msk        (0x1UL << FMC\_SDCR2\_RBURST\_Pos)             }}
\DoxyCodeLine{8577 \textcolor{preprocessor}{\#define FMC\_SDCR2\_RBURST            FMC\_SDCR2\_RBURST\_Msk                       }}
\DoxyCodeLine{8579 \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE\_Pos         (13U)                                      }}
\DoxyCodeLine{8580 \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE\_Msk         (0x3UL << FMC\_SDCR2\_RPIPE\_Pos)              }}
\DoxyCodeLine{8581 \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE             FMC\_SDCR2\_RPIPE\_Msk                        }}
\DoxyCodeLine{8582 \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE\_0           (0x1UL << FMC\_SDCR2\_RPIPE\_Pos)              }}
\DoxyCodeLine{8583 \textcolor{preprocessor}{\#define FMC\_SDCR2\_RPIPE\_1           (0x2UL << FMC\_SDCR2\_RPIPE\_Pos)              }}
\DoxyCodeLine{8585 \textcolor{comment}{/******************  Bit definition for FMC\_SDTR1 register  ******************/}}
\DoxyCodeLine{8586 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_Pos          (0U)                                       }}
\DoxyCodeLine{8587 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_Msk          (0xFUL << FMC\_SDTR1\_TMRD\_Pos)               }}
\DoxyCodeLine{8588 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD              FMC\_SDTR1\_TMRD\_Msk                         }}
\DoxyCodeLine{8589 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_0            (0x1UL << FMC\_SDTR1\_TMRD\_Pos)               }}
\DoxyCodeLine{8590 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_1            (0x2UL << FMC\_SDTR1\_TMRD\_Pos)               }}
\DoxyCodeLine{8591 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_2            (0x4UL << FMC\_SDTR1\_TMRD\_Pos)               }}
\DoxyCodeLine{8592 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TMRD\_3            (0x8UL << FMC\_SDTR1\_TMRD\_Pos)               }}
\DoxyCodeLine{8594 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_Pos          (4U)                                       }}
\DoxyCodeLine{8595 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_Msk          (0xFUL << FMC\_SDTR1\_TXSR\_Pos)               }}
\DoxyCodeLine{8596 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR              FMC\_SDTR1\_TXSR\_Msk                         }}
\DoxyCodeLine{8597 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_0            (0x1UL << FMC\_SDTR1\_TXSR\_Pos)               }}
\DoxyCodeLine{8598 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_1            (0x2UL << FMC\_SDTR1\_TXSR\_Pos)               }}
\DoxyCodeLine{8599 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_2            (0x4UL << FMC\_SDTR1\_TXSR\_Pos)               }}
\DoxyCodeLine{8600 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TXSR\_3            (0x8UL << FMC\_SDTR1\_TXSR\_Pos)               }}
\DoxyCodeLine{8602 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_Pos          (8U)                                       }}
\DoxyCodeLine{8603 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_Msk          (0xFUL << FMC\_SDTR1\_TRAS\_Pos)               }}
\DoxyCodeLine{8604 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS              FMC\_SDTR1\_TRAS\_Msk                         }}
\DoxyCodeLine{8605 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_0            (0x1UL << FMC\_SDTR1\_TRAS\_Pos)               }}
\DoxyCodeLine{8606 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_1            (0x2UL << FMC\_SDTR1\_TRAS\_Pos)               }}
\DoxyCodeLine{8607 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_2            (0x4UL << FMC\_SDTR1\_TRAS\_Pos)               }}
\DoxyCodeLine{8608 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRAS\_3            (0x8UL << FMC\_SDTR1\_TRAS\_Pos)               }}
\DoxyCodeLine{8610 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_Pos           (12U)                                      }}
\DoxyCodeLine{8611 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_Msk           (0xFUL << FMC\_SDTR1\_TRC\_Pos)                }}
\DoxyCodeLine{8612 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC               FMC\_SDTR1\_TRC\_Msk                          }}
\DoxyCodeLine{8613 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_0             (0x1UL << FMC\_SDTR1\_TRC\_Pos)                }}
\DoxyCodeLine{8614 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_1             (0x2UL << FMC\_SDTR1\_TRC\_Pos)                }}
\DoxyCodeLine{8615 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRC\_2             (0x4UL << FMC\_SDTR1\_TRC\_Pos)                }}
\DoxyCodeLine{8617 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_Pos           (16U)                                      }}
\DoxyCodeLine{8618 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_Msk           (0xFUL << FMC\_SDTR1\_TWR\_Pos)                }}
\DoxyCodeLine{8619 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR               FMC\_SDTR1\_TWR\_Msk                          }}
\DoxyCodeLine{8620 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_0             (0x1UL << FMC\_SDTR1\_TWR\_Pos)                }}
\DoxyCodeLine{8621 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_1             (0x2UL << FMC\_SDTR1\_TWR\_Pos)                }}
\DoxyCodeLine{8622 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TWR\_2             (0x4UL << FMC\_SDTR1\_TWR\_Pos)                }}
\DoxyCodeLine{8624 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_Pos           (20U)                                      }}
\DoxyCodeLine{8625 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_Msk           (0xFUL << FMC\_SDTR1\_TRP\_Pos)                }}
\DoxyCodeLine{8626 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP               FMC\_SDTR1\_TRP\_Msk                          }}
\DoxyCodeLine{8627 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_0             (0x1UL << FMC\_SDTR1\_TRP\_Pos)                }}
\DoxyCodeLine{8628 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_1             (0x2UL << FMC\_SDTR1\_TRP\_Pos)                }}
\DoxyCodeLine{8629 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRP\_2             (0x4UL << FMC\_SDTR1\_TRP\_Pos)                }}
\DoxyCodeLine{8631 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_Pos          (24U)                                      }}
\DoxyCodeLine{8632 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_Msk          (0xFUL << FMC\_SDTR1\_TRCD\_Pos)               }}
\DoxyCodeLine{8633 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD              FMC\_SDTR1\_TRCD\_Msk                         }}
\DoxyCodeLine{8634 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_0            (0x1UL << FMC\_SDTR1\_TRCD\_Pos)               }}
\DoxyCodeLine{8635 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_1            (0x2UL << FMC\_SDTR1\_TRCD\_Pos)               }}
\DoxyCodeLine{8636 \textcolor{preprocessor}{\#define FMC\_SDTR1\_TRCD\_2            (0x4UL << FMC\_SDTR1\_TRCD\_Pos)               }}
\DoxyCodeLine{8638 \textcolor{comment}{/******************  Bit definition for FMC\_SDTR2 register  ******************/}}
\DoxyCodeLine{8639 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_Pos          (0U)                                       }}
\DoxyCodeLine{8640 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_Msk          (0xFUL << FMC\_SDTR2\_TMRD\_Pos)               }}
\DoxyCodeLine{8641 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD              FMC\_SDTR2\_TMRD\_Msk                         }}
\DoxyCodeLine{8642 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_0            (0x1UL << FMC\_SDTR2\_TMRD\_Pos)               }}
\DoxyCodeLine{8643 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_1            (0x2UL << FMC\_SDTR2\_TMRD\_Pos)               }}
\DoxyCodeLine{8644 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_2            (0x4UL << FMC\_SDTR2\_TMRD\_Pos)               }}
\DoxyCodeLine{8645 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TMRD\_3            (0x8UL << FMC\_SDTR2\_TMRD\_Pos)               }}
\DoxyCodeLine{8647 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_Pos          (4U)                                       }}
\DoxyCodeLine{8648 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_Msk          (0xFUL << FMC\_SDTR2\_TXSR\_Pos)               }}
\DoxyCodeLine{8649 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR              FMC\_SDTR2\_TXSR\_Msk                         }}
\DoxyCodeLine{8650 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_0            (0x1UL << FMC\_SDTR2\_TXSR\_Pos)               }}
\DoxyCodeLine{8651 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_1            (0x2UL << FMC\_SDTR2\_TXSR\_Pos)               }}
\DoxyCodeLine{8652 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_2            (0x4UL << FMC\_SDTR2\_TXSR\_Pos)               }}
\DoxyCodeLine{8653 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TXSR\_3            (0x8UL << FMC\_SDTR2\_TXSR\_Pos)               }}
\DoxyCodeLine{8655 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_Pos          (8U)                                       }}
\DoxyCodeLine{8656 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_Msk          (0xFUL << FMC\_SDTR2\_TRAS\_Pos)               }}
\DoxyCodeLine{8657 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS              FMC\_SDTR2\_TRAS\_Msk                         }}
\DoxyCodeLine{8658 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_0            (0x1UL << FMC\_SDTR2\_TRAS\_Pos)               }}
\DoxyCodeLine{8659 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_1            (0x2UL << FMC\_SDTR2\_TRAS\_Pos)               }}
\DoxyCodeLine{8660 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_2            (0x4UL << FMC\_SDTR2\_TRAS\_Pos)               }}
\DoxyCodeLine{8661 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRAS\_3            (0x8UL << FMC\_SDTR2\_TRAS\_Pos)               }}
\DoxyCodeLine{8663 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_Pos           (12U)                                      }}
\DoxyCodeLine{8664 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_Msk           (0xFUL << FMC\_SDTR2\_TRC\_Pos)                }}
\DoxyCodeLine{8665 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC               FMC\_SDTR2\_TRC\_Msk                          }}
\DoxyCodeLine{8666 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_0             (0x1UL << FMC\_SDTR2\_TRC\_Pos)                }}
\DoxyCodeLine{8667 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_1             (0x2UL << FMC\_SDTR2\_TRC\_Pos)                }}
\DoxyCodeLine{8668 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRC\_2             (0x4UL << FMC\_SDTR2\_TRC\_Pos)                }}
\DoxyCodeLine{8670 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_Pos           (16U)                                      }}
\DoxyCodeLine{8671 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_Msk           (0xFUL << FMC\_SDTR2\_TWR\_Pos)                }}
\DoxyCodeLine{8672 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR               FMC\_SDTR2\_TWR\_Msk                          }}
\DoxyCodeLine{8673 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_0             (0x1UL << FMC\_SDTR2\_TWR\_Pos)                }}
\DoxyCodeLine{8674 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_1             (0x2UL << FMC\_SDTR2\_TWR\_Pos)                }}
\DoxyCodeLine{8675 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TWR\_2             (0x4UL << FMC\_SDTR2\_TWR\_Pos)                }}
\DoxyCodeLine{8677 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_Pos           (20U)                                      }}
\DoxyCodeLine{8678 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_Msk           (0xFUL << FMC\_SDTR2\_TRP\_Pos)                }}
\DoxyCodeLine{8679 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP               FMC\_SDTR2\_TRP\_Msk                          }}
\DoxyCodeLine{8680 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_0             (0x1UL << FMC\_SDTR2\_TRP\_Pos)                }}
\DoxyCodeLine{8681 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_1             (0x2UL << FMC\_SDTR2\_TRP\_Pos)                }}
\DoxyCodeLine{8682 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRP\_2             (0x4UL << FMC\_SDTR2\_TRP\_Pos)                }}
\DoxyCodeLine{8684 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_Pos          (24U)                                      }}
\DoxyCodeLine{8685 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_Msk          (0xFUL << FMC\_SDTR2\_TRCD\_Pos)               }}
\DoxyCodeLine{8686 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD              FMC\_SDTR2\_TRCD\_Msk                         }}
\DoxyCodeLine{8687 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_0            (0x1UL << FMC\_SDTR2\_TRCD\_Pos)               }}
\DoxyCodeLine{8688 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_1            (0x2UL << FMC\_SDTR2\_TRCD\_Pos)               }}
\DoxyCodeLine{8689 \textcolor{preprocessor}{\#define FMC\_SDTR2\_TRCD\_2            (0x4UL << FMC\_SDTR2\_TRCD\_Pos)               }}
\DoxyCodeLine{8691 \textcolor{comment}{/******************  Bit definition for FMC\_SDCMR register  ******************/}}
\DoxyCodeLine{8692 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_Pos          (0U)                                       }}
\DoxyCodeLine{8693 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_Msk          (0x7UL << FMC\_SDCMR\_MODE\_Pos)               }}
\DoxyCodeLine{8694 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE              FMC\_SDCMR\_MODE\_Msk                         }}
\DoxyCodeLine{8695 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_0            (0x1UL << FMC\_SDCMR\_MODE\_Pos)               }}
\DoxyCodeLine{8696 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_1            (0x2UL << FMC\_SDCMR\_MODE\_Pos)               }}
\DoxyCodeLine{8697 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MODE\_2            (0x4UL << FMC\_SDCMR\_MODE\_Pos)               }}
\DoxyCodeLine{8699 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2\_Pos          (3U)                                       }}
\DoxyCodeLine{8700 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2\_Msk          (0x1UL << FMC\_SDCMR\_CTB2\_Pos)               }}
\DoxyCodeLine{8701 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB2              FMC\_SDCMR\_CTB2\_Msk                         }}
\DoxyCodeLine{8703 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1\_Pos          (4U)                                       }}
\DoxyCodeLine{8704 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1\_Msk          (0x1UL << FMC\_SDCMR\_CTB1\_Pos)               }}
\DoxyCodeLine{8705 \textcolor{preprocessor}{\#define FMC\_SDCMR\_CTB1              FMC\_SDCMR\_CTB1\_Msk                         }}
\DoxyCodeLine{8707 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_Pos          (5U)                                       }}
\DoxyCodeLine{8708 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_Msk          (0xFUL << FMC\_SDCMR\_NRFS\_Pos)               }}
\DoxyCodeLine{8709 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS              FMC\_SDCMR\_NRFS\_Msk                         }}
\DoxyCodeLine{8710 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_0            (0x1UL << FMC\_SDCMR\_NRFS\_Pos)               }}
\DoxyCodeLine{8711 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_1            (0x2UL << FMC\_SDCMR\_NRFS\_Pos)               }}
\DoxyCodeLine{8712 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_2            (0x4UL << FMC\_SDCMR\_NRFS\_Pos)               }}
\DoxyCodeLine{8713 \textcolor{preprocessor}{\#define FMC\_SDCMR\_NRFS\_3            (0x8UL << FMC\_SDCMR\_NRFS\_Pos)               }}
\DoxyCodeLine{8715 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD\_Pos           (9U)                                       }}
\DoxyCodeLine{8716 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD\_Msk           (0x1FFFUL << FMC\_SDCMR\_MRD\_Pos)             }}
\DoxyCodeLine{8717 \textcolor{preprocessor}{\#define FMC\_SDCMR\_MRD               FMC\_SDCMR\_MRD\_Msk                          }}
\DoxyCodeLine{8719 \textcolor{comment}{/******************  Bit definition for FMC\_SDRTR register  ******************/}}
\DoxyCodeLine{8720 \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE\_Pos           (0U)                                       }}
\DoxyCodeLine{8721 \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE\_Msk           (0x1UL << FMC\_SDRTR\_CRE\_Pos)                }}
\DoxyCodeLine{8722 \textcolor{preprocessor}{\#define FMC\_SDRTR\_CRE               FMC\_SDRTR\_CRE\_Msk                          }}
\DoxyCodeLine{8724 \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT\_Pos         (1U)                                       }}
\DoxyCodeLine{8725 \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT\_Msk         (0x1FFFUL << FMC\_SDRTR\_COUNT\_Pos)           }}
\DoxyCodeLine{8726 \textcolor{preprocessor}{\#define FMC\_SDRTR\_COUNT             FMC\_SDRTR\_COUNT\_Msk                        }}
\DoxyCodeLine{8728 \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE\_Pos          (14U)                                      }}
\DoxyCodeLine{8729 \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE\_Msk          (0x1UL << FMC\_SDRTR\_REIE\_Pos)               }}
\DoxyCodeLine{8730 \textcolor{preprocessor}{\#define FMC\_SDRTR\_REIE              FMC\_SDRTR\_REIE\_Msk                         }}
\DoxyCodeLine{8732 \textcolor{comment}{/******************  Bit definition for FMC\_SDSR register  ******************/}}
\DoxyCodeLine{8733 \textcolor{preprocessor}{\#define FMC\_SDSR\_RE\_Pos             (0U)                                       }}
\DoxyCodeLine{8734 \textcolor{preprocessor}{\#define FMC\_SDSR\_RE\_Msk             (0x1UL << FMC\_SDSR\_RE\_Pos)                  }}
\DoxyCodeLine{8735 \textcolor{preprocessor}{\#define FMC\_SDSR\_RE                 FMC\_SDSR\_RE\_Msk                            }}
\DoxyCodeLine{8737 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_Pos         (1U)                                       }}
\DoxyCodeLine{8738 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_Msk         (0x3UL << FMC\_SDSR\_MODES1\_Pos)              }}
\DoxyCodeLine{8739 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1             FMC\_SDSR\_MODES1\_Msk                        }}
\DoxyCodeLine{8740 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_0           (0x1UL << FMC\_SDSR\_MODES1\_Pos)              }}
\DoxyCodeLine{8741 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES1\_1           (0x2UL << FMC\_SDSR\_MODES1\_Pos)              }}
\DoxyCodeLine{8743 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_Pos         (3U)                                       }}
\DoxyCodeLine{8744 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_Msk         (0x3UL << FMC\_SDSR\_MODES2\_Pos)              }}
\DoxyCodeLine{8745 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2             FMC\_SDSR\_MODES2\_Msk                        }}
\DoxyCodeLine{8746 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_0           (0x1UL << FMC\_SDSR\_MODES2\_Pos)              }}
\DoxyCodeLine{8747 \textcolor{preprocessor}{\#define FMC\_SDSR\_MODES2\_1           (0x2UL << FMC\_SDSR\_MODES2\_Pos)              }}
\DoxyCodeLine{8748 \textcolor{preprocessor}{\#define FMC\_SDSR\_BUSY\_Pos           (5U)                                       }}
\DoxyCodeLine{8749 \textcolor{preprocessor}{\#define FMC\_SDSR\_BUSY\_Msk           (0x1UL << FMC\_SDSR\_BUSY\_Pos)                }}
\DoxyCodeLine{8750 \textcolor{preprocessor}{\#define FMC\_SDSR\_BUSY               FMC\_SDSR\_BUSY\_Msk                          }}
\DoxyCodeLine{8752 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8753 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8754 \textcolor{comment}{/*                            General Purpose I/O                             */}}
\DoxyCodeLine{8755 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{8756 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{8757 \textcolor{comment}{/******************  Bits definition for GPIO\_MODER register  *****************/}}
\DoxyCodeLine{8758 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_Pos            (0U)                                  }}
\DoxyCodeLine{8759 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_Msk            (0x3UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{8760 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0                GPIO\_MODER\_MODER0\_Msk                 }}
\DoxyCodeLine{8761 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_0              (0x1UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{8762 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER0\_1              (0x2UL << GPIO\_MODER\_MODER0\_Pos)       }}
\DoxyCodeLine{8763 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_Pos            (2U)                                  }}
\DoxyCodeLine{8764 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_Msk            (0x3UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{8765 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1                GPIO\_MODER\_MODER1\_Msk                 }}
\DoxyCodeLine{8766 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_0              (0x1UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{8767 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER1\_1              (0x2UL << GPIO\_MODER\_MODER1\_Pos)       }}
\DoxyCodeLine{8768 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_Pos            (4U)                                  }}
\DoxyCodeLine{8769 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_Msk            (0x3UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{8770 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2                GPIO\_MODER\_MODER2\_Msk                 }}
\DoxyCodeLine{8771 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_0              (0x1UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{8772 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER2\_1              (0x2UL << GPIO\_MODER\_MODER2\_Pos)       }}
\DoxyCodeLine{8773 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_Pos            (6U)                                  }}
\DoxyCodeLine{8774 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_Msk            (0x3UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{8775 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3                GPIO\_MODER\_MODER3\_Msk                 }}
\DoxyCodeLine{8776 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_0              (0x1UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{8777 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER3\_1              (0x2UL << GPIO\_MODER\_MODER3\_Pos)       }}
\DoxyCodeLine{8778 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_Pos            (8U)                                  }}
\DoxyCodeLine{8779 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_Msk            (0x3UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{8780 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4                GPIO\_MODER\_MODER4\_Msk                 }}
\DoxyCodeLine{8781 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_0              (0x1UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{8782 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER4\_1              (0x2UL << GPIO\_MODER\_MODER4\_Pos)       }}
\DoxyCodeLine{8783 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_Pos            (10U)                                 }}
\DoxyCodeLine{8784 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_Msk            (0x3UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{8785 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5                GPIO\_MODER\_MODER5\_Msk                 }}
\DoxyCodeLine{8786 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_0              (0x1UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{8787 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER5\_1              (0x2UL << GPIO\_MODER\_MODER5\_Pos)       }}
\DoxyCodeLine{8788 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_Pos            (12U)                                 }}
\DoxyCodeLine{8789 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_Msk            (0x3UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{8790 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6                GPIO\_MODER\_MODER6\_Msk                 }}
\DoxyCodeLine{8791 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_0              (0x1UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{8792 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER6\_1              (0x2UL << GPIO\_MODER\_MODER6\_Pos)       }}
\DoxyCodeLine{8793 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_Pos            (14U)                                 }}
\DoxyCodeLine{8794 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_Msk            (0x3UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{8795 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7                GPIO\_MODER\_MODER7\_Msk                 }}
\DoxyCodeLine{8796 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_0              (0x1UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{8797 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER7\_1              (0x2UL << GPIO\_MODER\_MODER7\_Pos)       }}
\DoxyCodeLine{8798 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_Pos            (16U)                                 }}
\DoxyCodeLine{8799 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_Msk            (0x3UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{8800 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8                GPIO\_MODER\_MODER8\_Msk                 }}
\DoxyCodeLine{8801 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_0              (0x1UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{8802 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER8\_1              (0x2UL << GPIO\_MODER\_MODER8\_Pos)       }}
\DoxyCodeLine{8803 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_Pos            (18U)                                 }}
\DoxyCodeLine{8804 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_Msk            (0x3UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{8805 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9                GPIO\_MODER\_MODER9\_Msk                 }}
\DoxyCodeLine{8806 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_0              (0x1UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{8807 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER9\_1              (0x2UL << GPIO\_MODER\_MODER9\_Pos)       }}
\DoxyCodeLine{8808 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_Pos           (20U)                                 }}
\DoxyCodeLine{8809 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_Msk           (0x3UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{8810 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10               GPIO\_MODER\_MODER10\_Msk                }}
\DoxyCodeLine{8811 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_0             (0x1UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{8812 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER10\_1             (0x2UL << GPIO\_MODER\_MODER10\_Pos)      }}
\DoxyCodeLine{8813 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_Pos           (22U)                                 }}
\DoxyCodeLine{8814 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_Msk           (0x3UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{8815 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11               GPIO\_MODER\_MODER11\_Msk                }}
\DoxyCodeLine{8816 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_0             (0x1UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{8817 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER11\_1             (0x2UL << GPIO\_MODER\_MODER11\_Pos)      }}
\DoxyCodeLine{8818 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_Pos           (24U)                                 }}
\DoxyCodeLine{8819 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_Msk           (0x3UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{8820 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12               GPIO\_MODER\_MODER12\_Msk                }}
\DoxyCodeLine{8821 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_0             (0x1UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{8822 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER12\_1             (0x2UL << GPIO\_MODER\_MODER12\_Pos)      }}
\DoxyCodeLine{8823 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_Pos           (26U)                                 }}
\DoxyCodeLine{8824 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_Msk           (0x3UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{8825 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13               GPIO\_MODER\_MODER13\_Msk                }}
\DoxyCodeLine{8826 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_0             (0x1UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{8827 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER13\_1             (0x2UL << GPIO\_MODER\_MODER13\_Pos)      }}
\DoxyCodeLine{8828 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_Pos           (28U)                                 }}
\DoxyCodeLine{8829 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_Msk           (0x3UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{8830 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14               GPIO\_MODER\_MODER14\_Msk                }}
\DoxyCodeLine{8831 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_0             (0x1UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{8832 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER14\_1             (0x2UL << GPIO\_MODER\_MODER14\_Pos)      }}
\DoxyCodeLine{8833 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_Pos           (30U)                                 }}
\DoxyCodeLine{8834 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_Msk           (0x3UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{8835 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15               GPIO\_MODER\_MODER15\_Msk                }}
\DoxyCodeLine{8836 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_0             (0x1UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{8837 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODER15\_1             (0x2UL << GPIO\_MODER\_MODER15\_Pos)      }}
\DoxyCodeLine{8839 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{8840 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Pos             GPIO\_MODER\_MODER0\_Pos                                  }}
\DoxyCodeLine{8841 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_Msk             GPIO\_MODER\_MODER0\_Msk}}
\DoxyCodeLine{8842 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0                 GPIO\_MODER\_MODER0                 }}
\DoxyCodeLine{8843 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_0               GPIO\_MODER\_MODER0\_0}}
\DoxyCodeLine{8844 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE0\_1               GPIO\_MODER\_MODER0\_1}}
\DoxyCodeLine{8845 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Pos             GPIO\_MODER\_MODER1\_Pos                                  }}
\DoxyCodeLine{8846 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_Msk             GPIO\_MODER\_MODER1\_Msk}}
\DoxyCodeLine{8847 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1                 GPIO\_MODER\_MODER1                  }}
\DoxyCodeLine{8848 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_0               GPIO\_MODER\_MODER1\_0}}
\DoxyCodeLine{8849 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE1\_1               GPIO\_MODER\_MODER1\_1}}
\DoxyCodeLine{8850 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Pos             GPIO\_MODER\_MODER2\_PoS}}
\DoxyCodeLine{8851 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_Msk             GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{8852 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2                 GPIO\_MODER\_MODER2                 }}
\DoxyCodeLine{8853 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_0               GPIO\_MODER\_MODER2\_0}}
\DoxyCodeLine{8854 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE2\_1               GPIO\_MODER\_MODER2\_1}}
\DoxyCodeLine{8855 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Pos             GPIO\_MODER\_MODER3\_Pos                                }}
\DoxyCodeLine{8856 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_Msk             GPIO\_MODER\_MODER3\_Msk}}
\DoxyCodeLine{8857 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3                 GPIO\_MODER\_MODER3}}
\DoxyCodeLine{8858 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_0               GPIO\_MODER\_MODER3\_0}}
\DoxyCodeLine{8859 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE3\_1               GPIO\_MODER\_MODER3\_1}}
\DoxyCodeLine{8860 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Pos             GPIO\_MODER\_MODER4\_Pos}}
\DoxyCodeLine{8861 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_Msk             GPIO\_MODER\_MODER4\_Msk}}
\DoxyCodeLine{8862 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4                 GPIO\_MODER\_MODER4}}
\DoxyCodeLine{8863 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_0               GPIO\_MODER\_MODER4\_0}}
\DoxyCodeLine{8864 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE4\_1               GPIO\_MODER\_MODER4\_1}}
\DoxyCodeLine{8865 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Pos             GPIO\_MODER\_MODER5\_Pos}}
\DoxyCodeLine{8866 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_Msk             GPIO\_MODER\_MODER5\_Msk}}
\DoxyCodeLine{8867 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5                 GPIO\_MODER\_MODER5}}
\DoxyCodeLine{8868 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_0               GPIO\_MODER\_MODER5\_0}}
\DoxyCodeLine{8869 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE5\_1               GPIO\_MODER\_MODER5\_1}}
\DoxyCodeLine{8870 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Pos             GPIO\_MODER\_MODER6\_Pos}}
\DoxyCodeLine{8871 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_Msk             GPIO\_MODER\_MODER6\_Msk}}
\DoxyCodeLine{8872 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6                 GPIO\_MODER\_MODER6}}
\DoxyCodeLine{8873 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_0               GPIO\_MODER\_MODER6\_0}}
\DoxyCodeLine{8874 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE6\_1               GPIO\_MODER\_MODER6\_1}}
\DoxyCodeLine{8875 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Pos             GPIO\_MODER\_MODER7\_Pos}}
\DoxyCodeLine{8876 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_Msk             GPIO\_MODER\_MODER7\_Msk}}
\DoxyCodeLine{8877 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7                 GPIO\_MODER\_MODER7}}
\DoxyCodeLine{8878 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_0               GPIO\_MODER\_MODER7\_0}}
\DoxyCodeLine{8879 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE7\_1               GPIO\_MODER\_MODER7\_1}}
\DoxyCodeLine{8880 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Pos             GPIO\_MODER\_MODER8\_Pos}}
\DoxyCodeLine{8881 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_Msk             GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{8882 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8                 GPIO\_MODER\_MODER8}}
\DoxyCodeLine{8883 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_0               GPIO\_MODER\_MODER8\_0}}
\DoxyCodeLine{8884 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE8\_1               GPIO\_MODER\_MODER8\_1}}
\DoxyCodeLine{8885 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Pos             GPIO\_MODER\_MODER9\_Pos}}
\DoxyCodeLine{8886 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_Msk             GPIO\_MODER\_MODER9\_Msk}}
\DoxyCodeLine{8887 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9                 GPIO\_MODER\_MODER9}}
\DoxyCodeLine{8888 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_0               GPIO\_MODER\_MODER9\_0}}
\DoxyCodeLine{8889 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE9\_1               GPIO\_MODER\_MODER9\_1}}
\DoxyCodeLine{8890 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Pos            GPIO\_MODER\_MODER10\_Pos}}
\DoxyCodeLine{8891 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_Msk            GPIO\_MODER\_MODER10\_Msk}}
\DoxyCodeLine{8892 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10                GPIO\_MODER\_MODER10}}
\DoxyCodeLine{8893 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_0              GPIO\_MODER\_MODER10\_0}}
\DoxyCodeLine{8894 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE10\_1              GPIO\_MODER\_MODER10\_1}}
\DoxyCodeLine{8895 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Pos            GPIO\_MODER\_MODER11\_Pos}}
\DoxyCodeLine{8896 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_Msk            GPIO\_MODER\_MODER11\_Msk}}
\DoxyCodeLine{8897 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11                GPIO\_MODER\_MODER11}}
\DoxyCodeLine{8898 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_0              GPIO\_MODER\_MODER11\_0}}
\DoxyCodeLine{8899 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE11\_1              GPIO\_MODER\_MODER11\_1}}
\DoxyCodeLine{8900 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Pos            GPIO\_MODER\_MODER12\_Pos}}
\DoxyCodeLine{8901 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_Msk            GPIO\_MODER\_MODER12\_Msk}}
\DoxyCodeLine{8902 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12                GPIO\_MODER\_MODER12}}
\DoxyCodeLine{8903 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_0              GPIO\_MODER\_MODER12\_0}}
\DoxyCodeLine{8904 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE12\_1              GPIO\_MODER\_MODER12\_1}}
\DoxyCodeLine{8905 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Pos            GPIO\_MODER\_MODER13\_Pos}}
\DoxyCodeLine{8906 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_Msk            GPIO\_MODER\_MODER13\_Msk}}
\DoxyCodeLine{8907 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13                GPIO\_MODER\_MODER13}}
\DoxyCodeLine{8908 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_0              GPIO\_MODER\_MODER13\_0}}
\DoxyCodeLine{8909 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE13\_1              GPIO\_MODER\_MODER13\_1}}
\DoxyCodeLine{8910 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Pos            GPIO\_MODER\_MODER14\_Pos}}
\DoxyCodeLine{8911 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_Msk            GPIO\_MODER\_MODER14\_Msk}}
\DoxyCodeLine{8912 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14                GPIO\_MODER\_MODER14}}
\DoxyCodeLine{8913 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_0              GPIO\_MODER\_MODER14\_0}}
\DoxyCodeLine{8914 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE14\_1              GPIO\_MODER\_MODER14\_1}}
\DoxyCodeLine{8915 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Pos            GPIO\_MODER\_MODER15\_Pos}}
\DoxyCodeLine{8916 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_Msk            GPIO\_MODER\_MODER15\_Msk}}
\DoxyCodeLine{8917 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15                GPIO\_MODER\_MODER15}}
\DoxyCodeLine{8918 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_0              GPIO\_MODER\_MODER15\_0}}
\DoxyCodeLine{8919 \textcolor{preprocessor}{\#define GPIO\_MODER\_MODE15\_1              GPIO\_MODER\_MODER15\_1}}
\DoxyCodeLine{8920 }
\DoxyCodeLine{8921 \textcolor{comment}{/******************  Bits definition for GPIO\_OTYPER register  ****************/}}
\DoxyCodeLine{8922 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Pos              (0U)                                  }}
\DoxyCodeLine{8923 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0\_Msk              (0x1UL << GPIO\_OTYPER\_OT0\_Pos)         }}
\DoxyCodeLine{8924 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT0                  GPIO\_OTYPER\_OT0\_Msk                   }}
\DoxyCodeLine{8925 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Pos              (1U)                                  }}
\DoxyCodeLine{8926 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1\_Msk              (0x1UL << GPIO\_OTYPER\_OT1\_Pos)         }}
\DoxyCodeLine{8927 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT1                  GPIO\_OTYPER\_OT1\_Msk                   }}
\DoxyCodeLine{8928 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Pos              (2U)                                  }}
\DoxyCodeLine{8929 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2\_Msk              (0x1UL << GPIO\_OTYPER\_OT2\_Pos)         }}
\DoxyCodeLine{8930 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT2                  GPIO\_OTYPER\_OT2\_Msk                   }}
\DoxyCodeLine{8931 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Pos              (3U)                                  }}
\DoxyCodeLine{8932 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3\_Msk              (0x1UL << GPIO\_OTYPER\_OT3\_Pos)         }}
\DoxyCodeLine{8933 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT3                  GPIO\_OTYPER\_OT3\_Msk                   }}
\DoxyCodeLine{8934 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Pos              (4U)                                  }}
\DoxyCodeLine{8935 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4\_Msk              (0x1UL << GPIO\_OTYPER\_OT4\_Pos)         }}
\DoxyCodeLine{8936 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT4                  GPIO\_OTYPER\_OT4\_Msk                   }}
\DoxyCodeLine{8937 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Pos              (5U)                                  }}
\DoxyCodeLine{8938 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5\_Msk              (0x1UL << GPIO\_OTYPER\_OT5\_Pos)         }}
\DoxyCodeLine{8939 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT5                  GPIO\_OTYPER\_OT5\_Msk                   }}
\DoxyCodeLine{8940 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Pos              (6U)                                  }}
\DoxyCodeLine{8941 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6\_Msk              (0x1UL << GPIO\_OTYPER\_OT6\_Pos)         }}
\DoxyCodeLine{8942 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT6                  GPIO\_OTYPER\_OT6\_Msk                   }}
\DoxyCodeLine{8943 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Pos              (7U)                                  }}
\DoxyCodeLine{8944 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7\_Msk              (0x1UL << GPIO\_OTYPER\_OT7\_Pos)         }}
\DoxyCodeLine{8945 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT7                  GPIO\_OTYPER\_OT7\_Msk                   }}
\DoxyCodeLine{8946 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Pos              (8U)                                  }}
\DoxyCodeLine{8947 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8\_Msk              (0x1UL << GPIO\_OTYPER\_OT8\_Pos)         }}
\DoxyCodeLine{8948 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT8                  GPIO\_OTYPER\_OT8\_Msk                   }}
\DoxyCodeLine{8949 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Pos              (9U)                                  }}
\DoxyCodeLine{8950 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9\_Msk              (0x1UL << GPIO\_OTYPER\_OT9\_Pos)         }}
\DoxyCodeLine{8951 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT9                  GPIO\_OTYPER\_OT9\_Msk                   }}
\DoxyCodeLine{8952 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Pos             (10U)                                 }}
\DoxyCodeLine{8953 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10\_Msk             (0x1UL << GPIO\_OTYPER\_OT10\_Pos)        }}
\DoxyCodeLine{8954 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT10                 GPIO\_OTYPER\_OT10\_Msk                  }}
\DoxyCodeLine{8955 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Pos             (11U)                                 }}
\DoxyCodeLine{8956 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11\_Msk             (0x1UL << GPIO\_OTYPER\_OT11\_Pos)        }}
\DoxyCodeLine{8957 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT11                 GPIO\_OTYPER\_OT11\_Msk                  }}
\DoxyCodeLine{8958 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Pos             (12U)                                 }}
\DoxyCodeLine{8959 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12\_Msk             (0x1UL << GPIO\_OTYPER\_OT12\_Pos)        }}
\DoxyCodeLine{8960 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT12                 GPIO\_OTYPER\_OT12\_Msk                  }}
\DoxyCodeLine{8961 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Pos             (13U)                                 }}
\DoxyCodeLine{8962 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13\_Msk             (0x1UL << GPIO\_OTYPER\_OT13\_Pos)        }}
\DoxyCodeLine{8963 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT13                 GPIO\_OTYPER\_OT13\_Msk                  }}
\DoxyCodeLine{8964 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Pos             (14U)                                 }}
\DoxyCodeLine{8965 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14\_Msk             (0x1UL << GPIO\_OTYPER\_OT14\_Pos)        }}
\DoxyCodeLine{8966 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT14                 GPIO\_OTYPER\_OT14\_Msk                  }}
\DoxyCodeLine{8967 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Pos             (15U)                                 }}
\DoxyCodeLine{8968 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15\_Msk             (0x1UL << GPIO\_OTYPER\_OT15\_Pos)        }}
\DoxyCodeLine{8969 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT15                 GPIO\_OTYPER\_OT15\_Msk                  }}
\DoxyCodeLine{8970 }
\DoxyCodeLine{8971 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{8972 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_0                 GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{8973 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_1                 GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{8974 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_2                 GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{8975 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_3                 GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{8976 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_4                 GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{8977 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_5                 GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{8978 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_6                 GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{8979 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_7                 GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{8980 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_8                 GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{8981 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_9                 GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{8982 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_10                GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{8983 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_11                GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{8984 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_12                GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{8985 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_13                GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{8986 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_14                GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{8987 \textcolor{preprocessor}{\#define GPIO\_OTYPER\_OT\_15                GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{8988 }
\DoxyCodeLine{8989 \textcolor{comment}{/******************  Bits definition for GPIO\_OSPEEDR register  ***************/}}
\DoxyCodeLine{8990 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Pos         (0U)                                  }}
\DoxyCodeLine{8991 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)    }}
\DoxyCodeLine{8992 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0             GPIO\_OSPEEDR\_OSPEED0\_Msk              }}
\DoxyCodeLine{8993 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)    }}
\DoxyCodeLine{8994 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED0\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED0\_Pos)    }}
\DoxyCodeLine{8995 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Pos         (2U)                                  }}
\DoxyCodeLine{8996 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)    }}
\DoxyCodeLine{8997 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1             GPIO\_OSPEEDR\_OSPEED1\_Msk              }}
\DoxyCodeLine{8998 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)    }}
\DoxyCodeLine{8999 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED1\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED1\_Pos)    }}
\DoxyCodeLine{9000 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Pos         (4U)                                  }}
\DoxyCodeLine{9001 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)    }}
\DoxyCodeLine{9002 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2             GPIO\_OSPEEDR\_OSPEED2\_Msk              }}
\DoxyCodeLine{9003 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)    }}
\DoxyCodeLine{9004 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED2\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED2\_Pos)    }}
\DoxyCodeLine{9005 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Pos         (6U)                                  }}
\DoxyCodeLine{9006 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)    }}
\DoxyCodeLine{9007 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3             GPIO\_OSPEEDR\_OSPEED3\_Msk              }}
\DoxyCodeLine{9008 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)    }}
\DoxyCodeLine{9009 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED3\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED3\_Pos)    }}
\DoxyCodeLine{9010 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Pos         (8U)                                  }}
\DoxyCodeLine{9011 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)    }}
\DoxyCodeLine{9012 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4             GPIO\_OSPEEDR\_OSPEED4\_Msk              }}
\DoxyCodeLine{9013 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)    }}
\DoxyCodeLine{9014 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED4\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED4\_Pos)    }}
\DoxyCodeLine{9015 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Pos         (10U)                                 }}
\DoxyCodeLine{9016 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)    }}
\DoxyCodeLine{9017 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5             GPIO\_OSPEEDR\_OSPEED5\_Msk              }}
\DoxyCodeLine{9018 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)    }}
\DoxyCodeLine{9019 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED5\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED5\_Pos)    }}
\DoxyCodeLine{9020 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Pos         (12U)                                 }}
\DoxyCodeLine{9021 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)    }}
\DoxyCodeLine{9022 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6             GPIO\_OSPEEDR\_OSPEED6\_Msk              }}
\DoxyCodeLine{9023 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)    }}
\DoxyCodeLine{9024 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED6\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED6\_Pos)    }}
\DoxyCodeLine{9025 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Pos         (14U)                                 }}
\DoxyCodeLine{9026 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)    }}
\DoxyCodeLine{9027 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7             GPIO\_OSPEEDR\_OSPEED7\_Msk              }}
\DoxyCodeLine{9028 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)    }}
\DoxyCodeLine{9029 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED7\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED7\_Pos)    }}
\DoxyCodeLine{9030 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Pos         (16U)                                 }}
\DoxyCodeLine{9031 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)    }}
\DoxyCodeLine{9032 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8             GPIO\_OSPEEDR\_OSPEED8\_Msk              }}
\DoxyCodeLine{9033 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)    }}
\DoxyCodeLine{9034 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED8\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED8\_Pos)    }}
\DoxyCodeLine{9035 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Pos         (18U)                                 }}
\DoxyCodeLine{9036 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_Msk         (0x3UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)    }}
\DoxyCodeLine{9037 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9             GPIO\_OSPEEDR\_OSPEED9\_Msk              }}
\DoxyCodeLine{9038 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_0           (0x1UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)    }}
\DoxyCodeLine{9039 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED9\_1           (0x2UL << GPIO\_OSPEEDR\_OSPEED9\_Pos)    }}
\DoxyCodeLine{9040 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Pos        (20U)                                 }}
\DoxyCodeLine{9041 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)   }}
\DoxyCodeLine{9042 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10            GPIO\_OSPEEDR\_OSPEED10\_Msk             }}
\DoxyCodeLine{9043 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)   }}
\DoxyCodeLine{9044 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED10\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED10\_Pos)   }}
\DoxyCodeLine{9045 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Pos        (22U)                                 }}
\DoxyCodeLine{9046 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)   }}
\DoxyCodeLine{9047 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11            GPIO\_OSPEEDR\_OSPEED11\_Msk             }}
\DoxyCodeLine{9048 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)   }}
\DoxyCodeLine{9049 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED11\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED11\_Pos)   }}
\DoxyCodeLine{9050 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Pos        (24U)                                 }}
\DoxyCodeLine{9051 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)   }}
\DoxyCodeLine{9052 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12            GPIO\_OSPEEDR\_OSPEED12\_Msk             }}
\DoxyCodeLine{9053 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)   }}
\DoxyCodeLine{9054 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED12\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED12\_Pos)   }}
\DoxyCodeLine{9055 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Pos        (26U)                                 }}
\DoxyCodeLine{9056 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)   }}
\DoxyCodeLine{9057 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13            GPIO\_OSPEEDR\_OSPEED13\_Msk             }}
\DoxyCodeLine{9058 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)   }}
\DoxyCodeLine{9059 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED13\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED13\_Pos)   }}
\DoxyCodeLine{9060 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Pos        (28U)                                 }}
\DoxyCodeLine{9061 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)   }}
\DoxyCodeLine{9062 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14            GPIO\_OSPEEDR\_OSPEED14\_Msk             }}
\DoxyCodeLine{9063 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)   }}
\DoxyCodeLine{9064 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED14\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED14\_Pos)   }}
\DoxyCodeLine{9065 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Pos        (30U)                                 }}
\DoxyCodeLine{9066 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_Msk        (0x3UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)   }}
\DoxyCodeLine{9067 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15            GPIO\_OSPEEDR\_OSPEED15\_Msk             }}
\DoxyCodeLine{9068 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_0          (0x1UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)   }}
\DoxyCodeLine{9069 \textcolor{preprocessor}{\#define GPIO\_OSPEEDR\_OSPEED15\_1          (0x2UL << GPIO\_OSPEEDR\_OSPEED15\_Pos)   }}
\DoxyCodeLine{9071 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{9072 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0           GPIO\_OSPEEDR\_OSPEED0}}
\DoxyCodeLine{9073 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_0         GPIO\_OSPEEDR\_OSPEED0\_0}}
\DoxyCodeLine{9074 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR0\_1         GPIO\_OSPEEDR\_OSPEED0\_1}}
\DoxyCodeLine{9075 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1           GPIO\_OSPEEDR\_OSPEED1}}
\DoxyCodeLine{9076 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_0         GPIO\_OSPEEDR\_OSPEED1\_0}}
\DoxyCodeLine{9077 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR1\_1         GPIO\_OSPEEDR\_OSPEED1\_1}}
\DoxyCodeLine{9078 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2           GPIO\_OSPEEDR\_OSPEED2}}
\DoxyCodeLine{9079 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_0         GPIO\_OSPEEDR\_OSPEED2\_0}}
\DoxyCodeLine{9080 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR2\_1         GPIO\_OSPEEDR\_OSPEED2\_1}}
\DoxyCodeLine{9081 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3           GPIO\_OSPEEDR\_OSPEED3}}
\DoxyCodeLine{9082 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_0         GPIO\_OSPEEDR\_OSPEED3\_0}}
\DoxyCodeLine{9083 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR3\_1         GPIO\_OSPEEDR\_OSPEED3\_1}}
\DoxyCodeLine{9084 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4           GPIO\_OSPEEDR\_OSPEED4}}
\DoxyCodeLine{9085 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_0         GPIO\_OSPEEDR\_OSPEED4\_0}}
\DoxyCodeLine{9086 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR4\_1         GPIO\_OSPEEDR\_OSPEED4\_1}}
\DoxyCodeLine{9087 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5           GPIO\_OSPEEDR\_OSPEED5}}
\DoxyCodeLine{9088 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_0         GPIO\_OSPEEDR\_OSPEED5\_0}}
\DoxyCodeLine{9089 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR5\_1         GPIO\_OSPEEDR\_OSPEED5\_1}}
\DoxyCodeLine{9090 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6           GPIO\_OSPEEDR\_OSPEED6}}
\DoxyCodeLine{9091 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_0         GPIO\_OSPEEDR\_OSPEED6\_0}}
\DoxyCodeLine{9092 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR6\_1         GPIO\_OSPEEDR\_OSPEED6\_1}}
\DoxyCodeLine{9093 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7           GPIO\_OSPEEDR\_OSPEED7}}
\DoxyCodeLine{9094 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_0         GPIO\_OSPEEDR\_OSPEED7\_0}}
\DoxyCodeLine{9095 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR7\_1         GPIO\_OSPEEDR\_OSPEED7\_1}}
\DoxyCodeLine{9096 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8           GPIO\_OSPEEDR\_OSPEED8}}
\DoxyCodeLine{9097 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_0         GPIO\_OSPEEDR\_OSPEED8\_0}}
\DoxyCodeLine{9098 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR8\_1         GPIO\_OSPEEDR\_OSPEED8\_1}}
\DoxyCodeLine{9099 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9           GPIO\_OSPEEDR\_OSPEED9}}
\DoxyCodeLine{9100 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_0         GPIO\_OSPEEDR\_OSPEED9\_0}}
\DoxyCodeLine{9101 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR9\_1         GPIO\_OSPEEDR\_OSPEED9\_1}}
\DoxyCodeLine{9102 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10          GPIO\_OSPEEDR\_OSPEED10}}
\DoxyCodeLine{9103 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_0        GPIO\_OSPEEDR\_OSPEED10\_0}}
\DoxyCodeLine{9104 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR10\_1        GPIO\_OSPEEDR\_OSPEED10\_1}}
\DoxyCodeLine{9105 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11          GPIO\_OSPEEDR\_OSPEED11}}
\DoxyCodeLine{9106 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_0        GPIO\_OSPEEDR\_OSPEED11\_0}}
\DoxyCodeLine{9107 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR11\_1        GPIO\_OSPEEDR\_OSPEED11\_1}}
\DoxyCodeLine{9108 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12          GPIO\_OSPEEDR\_OSPEED12}}
\DoxyCodeLine{9109 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_0        GPIO\_OSPEEDR\_OSPEED12\_0}}
\DoxyCodeLine{9110 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR12\_1        GPIO\_OSPEEDR\_OSPEED12\_1}}
\DoxyCodeLine{9111 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13          GPIO\_OSPEEDR\_OSPEED13}}
\DoxyCodeLine{9112 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_0        GPIO\_OSPEEDR\_OSPEED13\_0}}
\DoxyCodeLine{9113 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR13\_1        GPIO\_OSPEEDR\_OSPEED13\_1}}
\DoxyCodeLine{9114 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14          GPIO\_OSPEEDR\_OSPEED14}}
\DoxyCodeLine{9115 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_0        GPIO\_OSPEEDR\_OSPEED14\_0}}
\DoxyCodeLine{9116 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR14\_1        GPIO\_OSPEEDR\_OSPEED14\_1}}
\DoxyCodeLine{9117 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15          GPIO\_OSPEEDR\_OSPEED15}}
\DoxyCodeLine{9118 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_0        GPIO\_OSPEEDR\_OSPEED15\_0}}
\DoxyCodeLine{9119 \textcolor{preprocessor}{\#define GPIO\_OSPEEDER\_OSPEEDR15\_1        GPIO\_OSPEEDR\_OSPEED15\_1}}
\DoxyCodeLine{9120 }
\DoxyCodeLine{9121 \textcolor{comment}{/******************  Bits definition for GPIO\_PUPDR register  *****************/}}
\DoxyCodeLine{9122 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Pos             (0U)                                  }}
\DoxyCodeLine{9123 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD0\_Pos)        }}
\DoxyCodeLine{9124 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0                 GPIO\_PUPDR\_PUPD0\_Msk                  }}
\DoxyCodeLine{9125 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_0               (0x1UL << GPIO\_PUPDR\_PUPD0\_Pos)        }}
\DoxyCodeLine{9126 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD0\_1               (0x2UL << GPIO\_PUPDR\_PUPD0\_Pos)        }}
\DoxyCodeLine{9127 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Pos             (2U)                                  }}
\DoxyCodeLine{9128 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD1\_Pos)        }}
\DoxyCodeLine{9129 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1                 GPIO\_PUPDR\_PUPD1\_Msk                  }}
\DoxyCodeLine{9130 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_0               (0x1UL << GPIO\_PUPDR\_PUPD1\_Pos)        }}
\DoxyCodeLine{9131 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD1\_1               (0x2UL << GPIO\_PUPDR\_PUPD1\_Pos)        }}
\DoxyCodeLine{9132 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Pos             (4U)                                  }}
\DoxyCodeLine{9133 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD2\_Pos)        }}
\DoxyCodeLine{9134 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2                 GPIO\_PUPDR\_PUPD2\_Msk                  }}
\DoxyCodeLine{9135 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_0               (0x1UL << GPIO\_PUPDR\_PUPD2\_Pos)        }}
\DoxyCodeLine{9136 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD2\_1               (0x2UL << GPIO\_PUPDR\_PUPD2\_Pos)        }}
\DoxyCodeLine{9137 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Pos             (6U)                                  }}
\DoxyCodeLine{9138 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD3\_Pos)        }}
\DoxyCodeLine{9139 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3                 GPIO\_PUPDR\_PUPD3\_Msk                  }}
\DoxyCodeLine{9140 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_0               (0x1UL << GPIO\_PUPDR\_PUPD3\_Pos)        }}
\DoxyCodeLine{9141 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD3\_1               (0x2UL << GPIO\_PUPDR\_PUPD3\_Pos)        }}
\DoxyCodeLine{9142 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Pos             (8U)                                  }}
\DoxyCodeLine{9143 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD4\_Pos)        }}
\DoxyCodeLine{9144 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4                 GPIO\_PUPDR\_PUPD4\_Msk                  }}
\DoxyCodeLine{9145 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_0               (0x1UL << GPIO\_PUPDR\_PUPD4\_Pos)        }}
\DoxyCodeLine{9146 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD4\_1               (0x2UL << GPIO\_PUPDR\_PUPD4\_Pos)        }}
\DoxyCodeLine{9147 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Pos             (10U)                                 }}
\DoxyCodeLine{9148 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD5\_Pos)        }}
\DoxyCodeLine{9149 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5                 GPIO\_PUPDR\_PUPD5\_Msk                  }}
\DoxyCodeLine{9150 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_0               (0x1UL << GPIO\_PUPDR\_PUPD5\_Pos)        }}
\DoxyCodeLine{9151 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD5\_1               (0x2UL << GPIO\_PUPDR\_PUPD5\_Pos)        }}
\DoxyCodeLine{9152 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Pos             (12U)                                 }}
\DoxyCodeLine{9153 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD6\_Pos)        }}
\DoxyCodeLine{9154 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6                 GPIO\_PUPDR\_PUPD6\_Msk                  }}
\DoxyCodeLine{9155 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_0               (0x1UL << GPIO\_PUPDR\_PUPD6\_Pos)        }}
\DoxyCodeLine{9156 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD6\_1               (0x2UL << GPIO\_PUPDR\_PUPD6\_Pos)        }}
\DoxyCodeLine{9157 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Pos             (14U)                                 }}
\DoxyCodeLine{9158 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD7\_Pos)        }}
\DoxyCodeLine{9159 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7                 GPIO\_PUPDR\_PUPD7\_Msk                  }}
\DoxyCodeLine{9160 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_0               (0x1UL << GPIO\_PUPDR\_PUPD7\_Pos)        }}
\DoxyCodeLine{9161 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD7\_1               (0x2UL << GPIO\_PUPDR\_PUPD7\_Pos)        }}
\DoxyCodeLine{9162 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Pos             (16U)                                 }}
\DoxyCodeLine{9163 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD8\_Pos)        }}
\DoxyCodeLine{9164 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8                 GPIO\_PUPDR\_PUPD8\_Msk                  }}
\DoxyCodeLine{9165 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_0               (0x1UL << GPIO\_PUPDR\_PUPD8\_Pos)        }}
\DoxyCodeLine{9166 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD8\_1               (0x2UL << GPIO\_PUPDR\_PUPD8\_Pos)        }}
\DoxyCodeLine{9167 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Pos             (18U)                                 }}
\DoxyCodeLine{9168 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_Msk             (0x3UL << GPIO\_PUPDR\_PUPD9\_Pos)        }}
\DoxyCodeLine{9169 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9                 GPIO\_PUPDR\_PUPD9\_Msk                  }}
\DoxyCodeLine{9170 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_0               (0x1UL << GPIO\_PUPDR\_PUPD9\_Pos)        }}
\DoxyCodeLine{9171 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD9\_1               (0x2UL << GPIO\_PUPDR\_PUPD9\_Pos)        }}
\DoxyCodeLine{9172 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Pos            (20U)                                 }}
\DoxyCodeLine{9173 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD10\_Pos)       }}
\DoxyCodeLine{9174 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10                GPIO\_PUPDR\_PUPD10\_Msk                 }}
\DoxyCodeLine{9175 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_0              (0x1UL << GPIO\_PUPDR\_PUPD10\_Pos)       }}
\DoxyCodeLine{9176 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD10\_1              (0x2UL << GPIO\_PUPDR\_PUPD10\_Pos)       }}
\DoxyCodeLine{9177 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Pos            (22U)                                 }}
\DoxyCodeLine{9178 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD11\_Pos)       }}
\DoxyCodeLine{9179 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11                GPIO\_PUPDR\_PUPD11\_Msk                 }}
\DoxyCodeLine{9180 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_0              (0x1UL << GPIO\_PUPDR\_PUPD11\_Pos)       }}
\DoxyCodeLine{9181 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD11\_1              (0x2UL << GPIO\_PUPDR\_PUPD11\_Pos)       }}
\DoxyCodeLine{9182 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Pos            (24U)                                 }}
\DoxyCodeLine{9183 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD12\_Pos)       }}
\DoxyCodeLine{9184 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12                GPIO\_PUPDR\_PUPD12\_Msk                 }}
\DoxyCodeLine{9185 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_0              (0x1UL << GPIO\_PUPDR\_PUPD12\_Pos)       }}
\DoxyCodeLine{9186 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD12\_1              (0x2UL << GPIO\_PUPDR\_PUPD12\_Pos)       }}
\DoxyCodeLine{9187 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Pos            (26U)                                 }}
\DoxyCodeLine{9188 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD13\_Pos)       }}
\DoxyCodeLine{9189 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13                GPIO\_PUPDR\_PUPD13\_Msk                 }}
\DoxyCodeLine{9190 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_0              (0x1UL << GPIO\_PUPDR\_PUPD13\_Pos)       }}
\DoxyCodeLine{9191 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD13\_1              (0x2UL << GPIO\_PUPDR\_PUPD13\_Pos)       }}
\DoxyCodeLine{9192 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Pos            (28U)                                 }}
\DoxyCodeLine{9193 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD14\_Pos)       }}
\DoxyCodeLine{9194 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14                GPIO\_PUPDR\_PUPD14\_Msk                 }}
\DoxyCodeLine{9195 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_0              (0x1UL << GPIO\_PUPDR\_PUPD14\_Pos)       }}
\DoxyCodeLine{9196 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD14\_1              (0x2UL << GPIO\_PUPDR\_PUPD14\_Pos)       }}
\DoxyCodeLine{9197 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Pos            (30U)                                 }}
\DoxyCodeLine{9198 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_Msk            (0x3UL << GPIO\_PUPDR\_PUPD15\_Pos)       }}
\DoxyCodeLine{9199 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15                GPIO\_PUPDR\_PUPD15\_Msk                 }}
\DoxyCodeLine{9200 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_0              (0x1UL << GPIO\_PUPDR\_PUPD15\_Pos)       }}
\DoxyCodeLine{9201 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPD15\_1              (0x2UL << GPIO\_PUPDR\_PUPD15\_Pos)       }}
\DoxyCodeLine{9203 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{9204 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0                GPIO\_PUPDR\_PUPD0}}
\DoxyCodeLine{9205 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_0              GPIO\_PUPDR\_PUPD0\_0}}
\DoxyCodeLine{9206 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR0\_1              GPIO\_PUPDR\_PUPD0\_1}}
\DoxyCodeLine{9207 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1                GPIO\_PUPDR\_PUPD1}}
\DoxyCodeLine{9208 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_0              GPIO\_PUPDR\_PUPD1\_0}}
\DoxyCodeLine{9209 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR1\_1              GPIO\_PUPDR\_PUPD1\_1}}
\DoxyCodeLine{9210 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2                GPIO\_PUPDR\_PUPD2}}
\DoxyCodeLine{9211 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_0              GPIO\_PUPDR\_PUPD2\_0}}
\DoxyCodeLine{9212 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR2\_1              GPIO\_PUPDR\_PUPD2\_1}}
\DoxyCodeLine{9213 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3                GPIO\_PUPDR\_PUPD3}}
\DoxyCodeLine{9214 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_0              GPIO\_PUPDR\_PUPD3\_0}}
\DoxyCodeLine{9215 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR3\_1              GPIO\_PUPDR\_PUPD3\_1}}
\DoxyCodeLine{9216 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4                GPIO\_PUPDR\_PUPD4}}
\DoxyCodeLine{9217 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_0              GPIO\_PUPDR\_PUPD4\_0}}
\DoxyCodeLine{9218 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR4\_1              GPIO\_PUPDR\_PUPD4\_1}}
\DoxyCodeLine{9219 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5                GPIO\_PUPDR\_PUPD5}}
\DoxyCodeLine{9220 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_0              GPIO\_PUPDR\_PUPD5\_0}}
\DoxyCodeLine{9221 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR5\_1              GPIO\_PUPDR\_PUPD5\_1}}
\DoxyCodeLine{9222 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6                GPIO\_PUPDR\_PUPD6}}
\DoxyCodeLine{9223 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_0              GPIO\_PUPDR\_PUPD6\_0}}
\DoxyCodeLine{9224 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR6\_1              GPIO\_PUPDR\_PUPD6\_1}}
\DoxyCodeLine{9225 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7                GPIO\_PUPDR\_PUPD7}}
\DoxyCodeLine{9226 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_0              GPIO\_PUPDR\_PUPD7\_0}}
\DoxyCodeLine{9227 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR7\_1              GPIO\_PUPDR\_PUPD7\_1}}
\DoxyCodeLine{9228 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8                GPIO\_PUPDR\_PUPD8}}
\DoxyCodeLine{9229 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_0              GPIO\_PUPDR\_PUPD8\_0}}
\DoxyCodeLine{9230 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR8\_1              GPIO\_PUPDR\_PUPD8\_1}}
\DoxyCodeLine{9231 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9                GPIO\_PUPDR\_PUPD9}}
\DoxyCodeLine{9232 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_0              GPIO\_PUPDR\_PUPD9\_0}}
\DoxyCodeLine{9233 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR9\_1              GPIO\_PUPDR\_PUPD9\_1}}
\DoxyCodeLine{9234 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10               GPIO\_PUPDR\_PUPD10}}
\DoxyCodeLine{9235 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_0             GPIO\_PUPDR\_PUPD10\_0}}
\DoxyCodeLine{9236 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR10\_1             GPIO\_PUPDR\_PUPD10\_1}}
\DoxyCodeLine{9237 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11               GPIO\_PUPDR\_PUPD11}}
\DoxyCodeLine{9238 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_0             GPIO\_PUPDR\_PUPD11\_0}}
\DoxyCodeLine{9239 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR11\_1             GPIO\_PUPDR\_PUPD11\_1}}
\DoxyCodeLine{9240 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12               GPIO\_PUPDR\_PUPD12}}
\DoxyCodeLine{9241 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_0             GPIO\_PUPDR\_PUPD12\_0}}
\DoxyCodeLine{9242 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR12\_1             GPIO\_PUPDR\_PUPD12\_1}}
\DoxyCodeLine{9243 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13               GPIO\_PUPDR\_PUPD13}}
\DoxyCodeLine{9244 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_0             GPIO\_PUPDR\_PUPD13\_0}}
\DoxyCodeLine{9245 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR13\_1             GPIO\_PUPDR\_PUPD13\_1}}
\DoxyCodeLine{9246 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14               GPIO\_PUPDR\_PUPD14}}
\DoxyCodeLine{9247 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_0             GPIO\_PUPDR\_PUPD14\_0}}
\DoxyCodeLine{9248 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR14\_1             GPIO\_PUPDR\_PUPD14\_1}}
\DoxyCodeLine{9249 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15               GPIO\_PUPDR\_PUPD15}}
\DoxyCodeLine{9250 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_0             GPIO\_PUPDR\_PUPD15\_0}}
\DoxyCodeLine{9251 \textcolor{preprocessor}{\#define GPIO\_PUPDR\_PUPDR15\_1             GPIO\_PUPDR\_PUPD15\_1}}
\DoxyCodeLine{9252 }
\DoxyCodeLine{9253 \textcolor{comment}{/******************  Bits definition for GPIO\_IDR register  *******************/}}
\DoxyCodeLine{9254 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Pos                 (0U)                                  }}
\DoxyCodeLine{9255 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0\_Msk                 (0x1UL << GPIO\_IDR\_ID0\_Pos)            }}
\DoxyCodeLine{9256 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID0                     GPIO\_IDR\_ID0\_Msk                      }}
\DoxyCodeLine{9257 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Pos                 (1U)                                  }}
\DoxyCodeLine{9258 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1\_Msk                 (0x1UL << GPIO\_IDR\_ID1\_Pos)            }}
\DoxyCodeLine{9259 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID1                     GPIO\_IDR\_ID1\_Msk                      }}
\DoxyCodeLine{9260 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Pos                 (2U)                                  }}
\DoxyCodeLine{9261 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2\_Msk                 (0x1UL << GPIO\_IDR\_ID2\_Pos)            }}
\DoxyCodeLine{9262 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID2                     GPIO\_IDR\_ID2\_Msk                      }}
\DoxyCodeLine{9263 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Pos                 (3U)                                  }}
\DoxyCodeLine{9264 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3\_Msk                 (0x1UL << GPIO\_IDR\_ID3\_Pos)            }}
\DoxyCodeLine{9265 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID3                     GPIO\_IDR\_ID3\_Msk                      }}
\DoxyCodeLine{9266 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Pos                 (4U)                                  }}
\DoxyCodeLine{9267 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4\_Msk                 (0x1UL << GPIO\_IDR\_ID4\_Pos)            }}
\DoxyCodeLine{9268 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID4                     GPIO\_IDR\_ID4\_Msk                      }}
\DoxyCodeLine{9269 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Pos                 (5U)                                  }}
\DoxyCodeLine{9270 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5\_Msk                 (0x1UL << GPIO\_IDR\_ID5\_Pos)            }}
\DoxyCodeLine{9271 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID5                     GPIO\_IDR\_ID5\_Msk                      }}
\DoxyCodeLine{9272 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Pos                 (6U)                                  }}
\DoxyCodeLine{9273 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6\_Msk                 (0x1UL << GPIO\_IDR\_ID6\_Pos)            }}
\DoxyCodeLine{9274 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID6                     GPIO\_IDR\_ID6\_Msk                      }}
\DoxyCodeLine{9275 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Pos                 (7U)                                  }}
\DoxyCodeLine{9276 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7\_Msk                 (0x1UL << GPIO\_IDR\_ID7\_Pos)            }}
\DoxyCodeLine{9277 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID7                     GPIO\_IDR\_ID7\_Msk                      }}
\DoxyCodeLine{9278 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Pos                 (8U)                                  }}
\DoxyCodeLine{9279 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8\_Msk                 (0x1UL << GPIO\_IDR\_ID8\_Pos)            }}
\DoxyCodeLine{9280 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID8                     GPIO\_IDR\_ID8\_Msk                      }}
\DoxyCodeLine{9281 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Pos                 (9U)                                  }}
\DoxyCodeLine{9282 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9\_Msk                 (0x1UL << GPIO\_IDR\_ID9\_Pos)            }}
\DoxyCodeLine{9283 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID9                     GPIO\_IDR\_ID9\_Msk                      }}
\DoxyCodeLine{9284 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Pos                (10U)                                 }}
\DoxyCodeLine{9285 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10\_Msk                (0x1UL << GPIO\_IDR\_ID10\_Pos)           }}
\DoxyCodeLine{9286 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID10                    GPIO\_IDR\_ID10\_Msk                     }}
\DoxyCodeLine{9287 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Pos                (11U)                                 }}
\DoxyCodeLine{9288 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11\_Msk                (0x1UL << GPIO\_IDR\_ID11\_Pos)           }}
\DoxyCodeLine{9289 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID11                    GPIO\_IDR\_ID11\_Msk                     }}
\DoxyCodeLine{9290 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Pos                (12U)                                 }}
\DoxyCodeLine{9291 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12\_Msk                (0x1UL << GPIO\_IDR\_ID12\_Pos)           }}
\DoxyCodeLine{9292 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID12                    GPIO\_IDR\_ID12\_Msk                     }}
\DoxyCodeLine{9293 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Pos                (13U)                                 }}
\DoxyCodeLine{9294 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13\_Msk                (0x1UL << GPIO\_IDR\_ID13\_Pos)           }}
\DoxyCodeLine{9295 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID13                    GPIO\_IDR\_ID13\_Msk                     }}
\DoxyCodeLine{9296 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Pos                (14U)                                 }}
\DoxyCodeLine{9297 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14\_Msk                (0x1UL << GPIO\_IDR\_ID14\_Pos)           }}
\DoxyCodeLine{9298 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID14                    GPIO\_IDR\_ID14\_Msk                     }}
\DoxyCodeLine{9299 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Pos                (15U)                                 }}
\DoxyCodeLine{9300 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15\_Msk                (0x1UL << GPIO\_IDR\_ID15\_Pos)           }}
\DoxyCodeLine{9301 \textcolor{preprocessor}{\#define GPIO\_IDR\_ID15                    GPIO\_IDR\_ID15\_Msk                     }}
\DoxyCodeLine{9302 }
\DoxyCodeLine{9303 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{9304 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_0                   GPIO\_IDR\_ID0}}
\DoxyCodeLine{9305 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_1                   GPIO\_IDR\_ID1}}
\DoxyCodeLine{9306 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_2                   GPIO\_IDR\_ID2}}
\DoxyCodeLine{9307 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_3                   GPIO\_IDR\_ID3}}
\DoxyCodeLine{9308 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_4                   GPIO\_IDR\_ID4}}
\DoxyCodeLine{9309 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_5                   GPIO\_IDR\_ID5}}
\DoxyCodeLine{9310 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_6                   GPIO\_IDR\_ID6}}
\DoxyCodeLine{9311 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_7                   GPIO\_IDR\_ID7}}
\DoxyCodeLine{9312 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_8                   GPIO\_IDR\_ID8}}
\DoxyCodeLine{9313 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_9                   GPIO\_IDR\_ID9}}
\DoxyCodeLine{9314 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_10                  GPIO\_IDR\_ID10}}
\DoxyCodeLine{9315 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_11                  GPIO\_IDR\_ID11}}
\DoxyCodeLine{9316 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_12                  GPIO\_IDR\_ID12}}
\DoxyCodeLine{9317 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_13                  GPIO\_IDR\_ID13}}
\DoxyCodeLine{9318 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_14                  GPIO\_IDR\_ID14}}
\DoxyCodeLine{9319 \textcolor{preprocessor}{\#define GPIO\_IDR\_IDR\_15                  GPIO\_IDR\_ID15}}
\DoxyCodeLine{9320 }
\DoxyCodeLine{9321 \textcolor{comment}{/******************  Bits definition for GPIO\_ODR register  *******************/}}
\DoxyCodeLine{9322 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Pos                 (0U)                                  }}
\DoxyCodeLine{9323 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0\_Msk                 (0x1UL << GPIO\_ODR\_OD0\_Pos)            }}
\DoxyCodeLine{9324 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD0                     GPIO\_ODR\_OD0\_Msk                      }}
\DoxyCodeLine{9325 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Pos                 (1U)                                  }}
\DoxyCodeLine{9326 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1\_Msk                 (0x1UL << GPIO\_ODR\_OD1\_Pos)            }}
\DoxyCodeLine{9327 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD1                     GPIO\_ODR\_OD1\_Msk                      }}
\DoxyCodeLine{9328 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Pos                 (2U)                                  }}
\DoxyCodeLine{9329 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2\_Msk                 (0x1UL << GPIO\_ODR\_OD2\_Pos)            }}
\DoxyCodeLine{9330 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD2                     GPIO\_ODR\_OD2\_Msk                      }}
\DoxyCodeLine{9331 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Pos                 (3U)                                  }}
\DoxyCodeLine{9332 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3\_Msk                 (0x1UL << GPIO\_ODR\_OD3\_Pos)            }}
\DoxyCodeLine{9333 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD3                     GPIO\_ODR\_OD3\_Msk                      }}
\DoxyCodeLine{9334 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Pos                 (4U)                                  }}
\DoxyCodeLine{9335 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4\_Msk                 (0x1UL << GPIO\_ODR\_OD4\_Pos)            }}
\DoxyCodeLine{9336 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD4                     GPIO\_ODR\_OD4\_Msk                      }}
\DoxyCodeLine{9337 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Pos                 (5U)                                  }}
\DoxyCodeLine{9338 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5\_Msk                 (0x1UL << GPIO\_ODR\_OD5\_Pos)            }}
\DoxyCodeLine{9339 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD5                     GPIO\_ODR\_OD5\_Msk                      }}
\DoxyCodeLine{9340 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Pos                 (6U)                                  }}
\DoxyCodeLine{9341 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6\_Msk                 (0x1UL << GPIO\_ODR\_OD6\_Pos)            }}
\DoxyCodeLine{9342 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD6                     GPIO\_ODR\_OD6\_Msk                      }}
\DoxyCodeLine{9343 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Pos                 (7U)                                  }}
\DoxyCodeLine{9344 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7\_Msk                 (0x1UL << GPIO\_ODR\_OD7\_Pos)            }}
\DoxyCodeLine{9345 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD7                     GPIO\_ODR\_OD7\_Msk                      }}
\DoxyCodeLine{9346 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Pos                 (8U)                                  }}
\DoxyCodeLine{9347 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8\_Msk                 (0x1UL << GPIO\_ODR\_OD8\_Pos)            }}
\DoxyCodeLine{9348 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD8                     GPIO\_ODR\_OD8\_Msk                      }}
\DoxyCodeLine{9349 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Pos                 (9U)                                  }}
\DoxyCodeLine{9350 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9\_Msk                 (0x1UL << GPIO\_ODR\_OD9\_Pos)            }}
\DoxyCodeLine{9351 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD9                     GPIO\_ODR\_OD9\_Msk                      }}
\DoxyCodeLine{9352 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Pos                (10U)                                 }}
\DoxyCodeLine{9353 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10\_Msk                (0x1UL << GPIO\_ODR\_OD10\_Pos)           }}
\DoxyCodeLine{9354 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD10                    GPIO\_ODR\_OD10\_Msk                     }}
\DoxyCodeLine{9355 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Pos                (11U)                                 }}
\DoxyCodeLine{9356 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11\_Msk                (0x1UL << GPIO\_ODR\_OD11\_Pos)           }}
\DoxyCodeLine{9357 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD11                    GPIO\_ODR\_OD11\_Msk                     }}
\DoxyCodeLine{9358 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Pos                (12U)                                 }}
\DoxyCodeLine{9359 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12\_Msk                (0x1UL << GPIO\_ODR\_OD12\_Pos)           }}
\DoxyCodeLine{9360 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD12                    GPIO\_ODR\_OD12\_Msk                     }}
\DoxyCodeLine{9361 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Pos                (13U)                                 }}
\DoxyCodeLine{9362 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13\_Msk                (0x1UL << GPIO\_ODR\_OD13\_Pos)           }}
\DoxyCodeLine{9363 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD13                    GPIO\_ODR\_OD13\_Msk                     }}
\DoxyCodeLine{9364 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Pos                (14U)                                 }}
\DoxyCodeLine{9365 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14\_Msk                (0x1UL << GPIO\_ODR\_OD14\_Pos)           }}
\DoxyCodeLine{9366 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD14                    GPIO\_ODR\_OD14\_Msk                     }}
\DoxyCodeLine{9367 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Pos                (15U)                                 }}
\DoxyCodeLine{9368 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15\_Msk                (0x1UL << GPIO\_ODR\_OD15\_Pos)           }}
\DoxyCodeLine{9369 \textcolor{preprocessor}{\#define GPIO\_ODR\_OD15                    GPIO\_ODR\_OD15\_Msk                     }}
\DoxyCodeLine{9370 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{9371 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_0                   GPIO\_ODR\_OD0}}
\DoxyCodeLine{9372 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_1                   GPIO\_ODR\_OD1}}
\DoxyCodeLine{9373 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_2                   GPIO\_ODR\_OD2}}
\DoxyCodeLine{9374 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_3                   GPIO\_ODR\_OD3}}
\DoxyCodeLine{9375 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_4                   GPIO\_ODR\_OD4}}
\DoxyCodeLine{9376 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_5                   GPIO\_ODR\_OD5}}
\DoxyCodeLine{9377 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_6                   GPIO\_ODR\_OD6}}
\DoxyCodeLine{9378 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_7                   GPIO\_ODR\_OD7}}
\DoxyCodeLine{9379 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_8                   GPIO\_ODR\_OD8}}
\DoxyCodeLine{9380 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_9                   GPIO\_ODR\_OD9}}
\DoxyCodeLine{9381 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_10                  GPIO\_ODR\_OD10}}
\DoxyCodeLine{9382 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_11                  GPIO\_ODR\_OD11}}
\DoxyCodeLine{9383 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_12                  GPIO\_ODR\_OD12}}
\DoxyCodeLine{9384 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_13                  GPIO\_ODR\_OD13}}
\DoxyCodeLine{9385 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_14                  GPIO\_ODR\_OD14}}
\DoxyCodeLine{9386 \textcolor{preprocessor}{\#define GPIO\_ODR\_ODR\_15                  GPIO\_ODR\_OD15}}
\DoxyCodeLine{9387 }
\DoxyCodeLine{9388 \textcolor{comment}{/******************  Bits definition for GPIO\_BSRR register  ******************/}}
\DoxyCodeLine{9389 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Pos                (0U)                                  }}
\DoxyCodeLine{9390 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0\_Msk                (0x1UL << GPIO\_BSRR\_BS0\_Pos)           }}
\DoxyCodeLine{9391 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS0                    GPIO\_BSRR\_BS0\_Msk                     }}
\DoxyCodeLine{9392 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Pos                (1U)                                  }}
\DoxyCodeLine{9393 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1\_Msk                (0x1UL << GPIO\_BSRR\_BS1\_Pos)           }}
\DoxyCodeLine{9394 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS1                    GPIO\_BSRR\_BS1\_Msk                     }}
\DoxyCodeLine{9395 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Pos                (2U)                                  }}
\DoxyCodeLine{9396 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2\_Msk                (0x1UL << GPIO\_BSRR\_BS2\_Pos)           }}
\DoxyCodeLine{9397 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS2                    GPIO\_BSRR\_BS2\_Msk                     }}
\DoxyCodeLine{9398 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Pos                (3U)                                  }}
\DoxyCodeLine{9399 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3\_Msk                (0x1UL << GPIO\_BSRR\_BS3\_Pos)           }}
\DoxyCodeLine{9400 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS3                    GPIO\_BSRR\_BS3\_Msk                     }}
\DoxyCodeLine{9401 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Pos                (4U)                                  }}
\DoxyCodeLine{9402 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4\_Msk                (0x1UL << GPIO\_BSRR\_BS4\_Pos)           }}
\DoxyCodeLine{9403 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS4                    GPIO\_BSRR\_BS4\_Msk                     }}
\DoxyCodeLine{9404 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Pos                (5U)                                  }}
\DoxyCodeLine{9405 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5\_Msk                (0x1UL << GPIO\_BSRR\_BS5\_Pos)           }}
\DoxyCodeLine{9406 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS5                    GPIO\_BSRR\_BS5\_Msk                     }}
\DoxyCodeLine{9407 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Pos                (6U)                                  }}
\DoxyCodeLine{9408 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6\_Msk                (0x1UL << GPIO\_BSRR\_BS6\_Pos)           }}
\DoxyCodeLine{9409 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS6                    GPIO\_BSRR\_BS6\_Msk                     }}
\DoxyCodeLine{9410 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Pos                (7U)                                  }}
\DoxyCodeLine{9411 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7\_Msk                (0x1UL << GPIO\_BSRR\_BS7\_Pos)           }}
\DoxyCodeLine{9412 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS7                    GPIO\_BSRR\_BS7\_Msk                     }}
\DoxyCodeLine{9413 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Pos                (8U)                                  }}
\DoxyCodeLine{9414 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8\_Msk                (0x1UL << GPIO\_BSRR\_BS8\_Pos)           }}
\DoxyCodeLine{9415 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS8                    GPIO\_BSRR\_BS8\_Msk                     }}
\DoxyCodeLine{9416 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Pos                (9U)                                  }}
\DoxyCodeLine{9417 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9\_Msk                (0x1UL << GPIO\_BSRR\_BS9\_Pos)           }}
\DoxyCodeLine{9418 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS9                    GPIO\_BSRR\_BS9\_Msk                     }}
\DoxyCodeLine{9419 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Pos               (10U)                                 }}
\DoxyCodeLine{9420 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10\_Msk               (0x1UL << GPIO\_BSRR\_BS10\_Pos)          }}
\DoxyCodeLine{9421 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS10                   GPIO\_BSRR\_BS10\_Msk                    }}
\DoxyCodeLine{9422 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Pos               (11U)                                 }}
\DoxyCodeLine{9423 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11\_Msk               (0x1UL << GPIO\_BSRR\_BS11\_Pos)          }}
\DoxyCodeLine{9424 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS11                   GPIO\_BSRR\_BS11\_Msk                    }}
\DoxyCodeLine{9425 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Pos               (12U)                                 }}
\DoxyCodeLine{9426 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12\_Msk               (0x1UL << GPIO\_BSRR\_BS12\_Pos)          }}
\DoxyCodeLine{9427 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS12                   GPIO\_BSRR\_BS12\_Msk                    }}
\DoxyCodeLine{9428 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Pos               (13U)                                 }}
\DoxyCodeLine{9429 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13\_Msk               (0x1UL << GPIO\_BSRR\_BS13\_Pos)          }}
\DoxyCodeLine{9430 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS13                   GPIO\_BSRR\_BS13\_Msk                    }}
\DoxyCodeLine{9431 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Pos               (14U)                                 }}
\DoxyCodeLine{9432 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14\_Msk               (0x1UL << GPIO\_BSRR\_BS14\_Pos)          }}
\DoxyCodeLine{9433 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS14                   GPIO\_BSRR\_BS14\_Msk                    }}
\DoxyCodeLine{9434 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Pos               (15U)                                 }}
\DoxyCodeLine{9435 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15\_Msk               (0x1UL << GPIO\_BSRR\_BS15\_Pos)          }}
\DoxyCodeLine{9436 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS15                   GPIO\_BSRR\_BS15\_Msk                    }}
\DoxyCodeLine{9437 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Pos                (16U)                                 }}
\DoxyCodeLine{9438 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0\_Msk                (0x1UL << GPIO\_BSRR\_BR0\_Pos)           }}
\DoxyCodeLine{9439 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR0                    GPIO\_BSRR\_BR0\_Msk                     }}
\DoxyCodeLine{9440 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Pos                (17U)                                 }}
\DoxyCodeLine{9441 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1\_Msk                (0x1UL << GPIO\_BSRR\_BR1\_Pos)           }}
\DoxyCodeLine{9442 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR1                    GPIO\_BSRR\_BR1\_Msk                     }}
\DoxyCodeLine{9443 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Pos                (18U)                                 }}
\DoxyCodeLine{9444 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2\_Msk                (0x1UL << GPIO\_BSRR\_BR2\_Pos)           }}
\DoxyCodeLine{9445 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR2                    GPIO\_BSRR\_BR2\_Msk                     }}
\DoxyCodeLine{9446 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Pos                (19U)                                 }}
\DoxyCodeLine{9447 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3\_Msk                (0x1UL << GPIO\_BSRR\_BR3\_Pos)           }}
\DoxyCodeLine{9448 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR3                    GPIO\_BSRR\_BR3\_Msk                     }}
\DoxyCodeLine{9449 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Pos                (20U)                                 }}
\DoxyCodeLine{9450 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4\_Msk                (0x1UL << GPIO\_BSRR\_BR4\_Pos)           }}
\DoxyCodeLine{9451 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR4                    GPIO\_BSRR\_BR4\_Msk                     }}
\DoxyCodeLine{9452 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Pos                (21U)                                 }}
\DoxyCodeLine{9453 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5\_Msk                (0x1UL << GPIO\_BSRR\_BR5\_Pos)           }}
\DoxyCodeLine{9454 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR5                    GPIO\_BSRR\_BR5\_Msk                     }}
\DoxyCodeLine{9455 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Pos                (22U)                                 }}
\DoxyCodeLine{9456 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6\_Msk                (0x1UL << GPIO\_BSRR\_BR6\_Pos)           }}
\DoxyCodeLine{9457 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR6                    GPIO\_BSRR\_BR6\_Msk                     }}
\DoxyCodeLine{9458 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Pos                (23U)                                 }}
\DoxyCodeLine{9459 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7\_Msk                (0x1UL << GPIO\_BSRR\_BR7\_Pos)           }}
\DoxyCodeLine{9460 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR7                    GPIO\_BSRR\_BR7\_Msk                     }}
\DoxyCodeLine{9461 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Pos                (24U)                                 }}
\DoxyCodeLine{9462 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8\_Msk                (0x1UL << GPIO\_BSRR\_BR8\_Pos)           }}
\DoxyCodeLine{9463 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR8                    GPIO\_BSRR\_BR8\_Msk                     }}
\DoxyCodeLine{9464 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Pos                (25U)                                 }}
\DoxyCodeLine{9465 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9\_Msk                (0x1UL << GPIO\_BSRR\_BR9\_Pos)           }}
\DoxyCodeLine{9466 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR9                    GPIO\_BSRR\_BR9\_Msk                     }}
\DoxyCodeLine{9467 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Pos               (26U)                                 }}
\DoxyCodeLine{9468 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10\_Msk               (0x1UL << GPIO\_BSRR\_BR10\_Pos)          }}
\DoxyCodeLine{9469 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR10                   GPIO\_BSRR\_BR10\_Msk                    }}
\DoxyCodeLine{9470 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Pos               (27U)                                 }}
\DoxyCodeLine{9471 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11\_Msk               (0x1UL << GPIO\_BSRR\_BR11\_Pos)          }}
\DoxyCodeLine{9472 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR11                   GPIO\_BSRR\_BR11\_Msk                    }}
\DoxyCodeLine{9473 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Pos               (28U)                                 }}
\DoxyCodeLine{9474 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12\_Msk               (0x1UL << GPIO\_BSRR\_BR12\_Pos)          }}
\DoxyCodeLine{9475 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR12                   GPIO\_BSRR\_BR12\_Msk                    }}
\DoxyCodeLine{9476 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Pos               (29U)                                 }}
\DoxyCodeLine{9477 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13\_Msk               (0x1UL << GPIO\_BSRR\_BR13\_Pos)          }}
\DoxyCodeLine{9478 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR13                   GPIO\_BSRR\_BR13\_Msk                    }}
\DoxyCodeLine{9479 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Pos               (30U)                                 }}
\DoxyCodeLine{9480 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14\_Msk               (0x1UL << GPIO\_BSRR\_BR14\_Pos)          }}
\DoxyCodeLine{9481 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR14                   GPIO\_BSRR\_BR14\_Msk                    }}
\DoxyCodeLine{9482 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Pos               (31U)                                 }}
\DoxyCodeLine{9483 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15\_Msk               (0x1UL << GPIO\_BSRR\_BR15\_Pos)          }}
\DoxyCodeLine{9484 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR15                   GPIO\_BSRR\_BR15\_Msk                    }}
\DoxyCodeLine{9485 }
\DoxyCodeLine{9486 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{9487 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_0                   GPIO\_BSRR\_BS0}}
\DoxyCodeLine{9488 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_1                   GPIO\_BSRR\_BS1}}
\DoxyCodeLine{9489 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_2                   GPIO\_BSRR\_BS2}}
\DoxyCodeLine{9490 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_3                   GPIO\_BSRR\_BS3}}
\DoxyCodeLine{9491 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_4                   GPIO\_BSRR\_BS4}}
\DoxyCodeLine{9492 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_5                   GPIO\_BSRR\_BS5}}
\DoxyCodeLine{9493 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_6                   GPIO\_BSRR\_BS6}}
\DoxyCodeLine{9494 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_7                   GPIO\_BSRR\_BS7}}
\DoxyCodeLine{9495 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_8                   GPIO\_BSRR\_BS8}}
\DoxyCodeLine{9496 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_9                   GPIO\_BSRR\_BS9}}
\DoxyCodeLine{9497 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_10                  GPIO\_BSRR\_BS10}}
\DoxyCodeLine{9498 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_11                  GPIO\_BSRR\_BS11}}
\DoxyCodeLine{9499 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_12                  GPIO\_BSRR\_BS12}}
\DoxyCodeLine{9500 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_13                  GPIO\_BSRR\_BS13}}
\DoxyCodeLine{9501 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_14                  GPIO\_BSRR\_BS14}}
\DoxyCodeLine{9502 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BS\_15                  GPIO\_BSRR\_BS15}}
\DoxyCodeLine{9503 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_0                   GPIO\_BSRR\_BR0}}
\DoxyCodeLine{9504 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_1                   GPIO\_BSRR\_BR1}}
\DoxyCodeLine{9505 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_2                   GPIO\_BSRR\_BR2}}
\DoxyCodeLine{9506 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_3                   GPIO\_BSRR\_BR3}}
\DoxyCodeLine{9507 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_4                   GPIO\_BSRR\_BR4}}
\DoxyCodeLine{9508 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_5                   GPIO\_BSRR\_BR5}}
\DoxyCodeLine{9509 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_6                   GPIO\_BSRR\_BR6}}
\DoxyCodeLine{9510 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_7                   GPIO\_BSRR\_BR7}}
\DoxyCodeLine{9511 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_8                   GPIO\_BSRR\_BR8}}
\DoxyCodeLine{9512 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_9                   GPIO\_BSRR\_BR9}}
\DoxyCodeLine{9513 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_10                  GPIO\_BSRR\_BR10}}
\DoxyCodeLine{9514 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_11                  GPIO\_BSRR\_BR11}}
\DoxyCodeLine{9515 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_12                  GPIO\_BSRR\_BR12}}
\DoxyCodeLine{9516 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_13                  GPIO\_BSRR\_BR13}}
\DoxyCodeLine{9517 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_14                  GPIO\_BSRR\_BR14}}
\DoxyCodeLine{9518 \textcolor{preprocessor}{\#define GPIO\_BSRR\_BR\_15                  GPIO\_BSRR\_BR15}}
\DoxyCodeLine{9519 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0                     GPIO\_BSRR\_BR0}}
\DoxyCodeLine{9520 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0\_Pos                 GPIO\_BSRR\_BR0\_Pos}}
\DoxyCodeLine{9521 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR0\_Msk                 GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{9522 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1                     GPIO\_BSRR\_BR1}}
\DoxyCodeLine{9523 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1\_Pos                 GPIO\_BSRR\_BR1\_Pos}}
\DoxyCodeLine{9524 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR1\_Msk                 GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{9525 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2                     GPIO\_BSRR\_BR2}}
\DoxyCodeLine{9526 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2\_Pos                 GPIO\_BSRR\_BR2\_Pos}}
\DoxyCodeLine{9527 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR2\_Msk                 GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{9528 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3                     GPIO\_BSRR\_BR3}}
\DoxyCodeLine{9529 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3\_Pos                 GPIO\_BSRR\_BR3\_Pos}}
\DoxyCodeLine{9530 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR3\_Msk                 GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{9531 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4                     GPIO\_BSRR\_BR4}}
\DoxyCodeLine{9532 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4\_Pos                 GPIO\_BSRR\_BR4\_Pos}}
\DoxyCodeLine{9533 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR4\_Msk                 GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{9534 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5                     GPIO\_BSRR\_BR5}}
\DoxyCodeLine{9535 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5\_Pos                 GPIO\_BSRR\_BR5\_Pos}}
\DoxyCodeLine{9536 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR5\_Msk                 GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{9537 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6                     GPIO\_BSRR\_BR6}}
\DoxyCodeLine{9538 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6\_Pos                 GPIO\_BSRR\_BR6\_Pos}}
\DoxyCodeLine{9539 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR6\_Msk                 GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{9540 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7                     GPIO\_BSRR\_BR7}}
\DoxyCodeLine{9541 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7\_Pos                 GPIO\_BSRR\_BR7\_Pos}}
\DoxyCodeLine{9542 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR7\_Msk                 GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{9543 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8                     GPIO\_BSRR\_BR8}}
\DoxyCodeLine{9544 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8\_Pos                 GPIO\_BSRR\_BR8\_Pos}}
\DoxyCodeLine{9545 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR8\_Msk                 GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{9546 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9                     GPIO\_BSRR\_BR9}}
\DoxyCodeLine{9547 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9\_Pos                 GPIO\_BSRR\_BR9\_Pos}}
\DoxyCodeLine{9548 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR9\_Msk                 GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{9549 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10                    GPIO\_BSRR\_BR10}}
\DoxyCodeLine{9550 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10\_Pos                GPIO\_BSRR\_BR10\_Pos}}
\DoxyCodeLine{9551 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR10\_Msk                GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{9552 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11                    GPIO\_BSRR\_BR11}}
\DoxyCodeLine{9553 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11\_Pos                GPIO\_BSRR\_BR11\_Pos}}
\DoxyCodeLine{9554 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR11\_Msk                GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{9555 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12                    GPIO\_BSRR\_BR12}}
\DoxyCodeLine{9556 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12\_Pos                GPIO\_BSRR\_BR12\_Pos}}
\DoxyCodeLine{9557 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR12\_Msk                GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{9558 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13                    GPIO\_BSRR\_BR13}}
\DoxyCodeLine{9559 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13\_Pos                GPIO\_BSRR\_BR13\_Pos}}
\DoxyCodeLine{9560 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR13\_Msk                GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{9561 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14                    GPIO\_BSRR\_BR14}}
\DoxyCodeLine{9562 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14\_Pos                GPIO\_BSRR\_BR14\_Pos}}
\DoxyCodeLine{9563 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR14\_Msk                GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{9564 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15                    GPIO\_BSRR\_BR15}}
\DoxyCodeLine{9565 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15\_Pos                GPIO\_BSRR\_BR15\_Pos}}
\DoxyCodeLine{9566 \textcolor{preprocessor}{\#define GPIO\_BRR\_BR15\_Msk                GPIO\_BSRR\_BR15\_Msk }}
\DoxyCodeLine{9567 \textcolor{comment}{/****************** Bit definition for GPIO\_LCKR register *********************/}}
\DoxyCodeLine{9568 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Pos               (0U)                                  }}
\DoxyCodeLine{9569 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0\_Msk               (0x1UL << GPIO\_LCKR\_LCK0\_Pos)          }}
\DoxyCodeLine{9570 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK0                   GPIO\_LCKR\_LCK0\_Msk                    }}
\DoxyCodeLine{9571 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Pos               (1U)                                  }}
\DoxyCodeLine{9572 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1\_Msk               (0x1UL << GPIO\_LCKR\_LCK1\_Pos)          }}
\DoxyCodeLine{9573 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK1                   GPIO\_LCKR\_LCK1\_Msk                    }}
\DoxyCodeLine{9574 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Pos               (2U)                                  }}
\DoxyCodeLine{9575 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2\_Msk               (0x1UL << GPIO\_LCKR\_LCK2\_Pos)          }}
\DoxyCodeLine{9576 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK2                   GPIO\_LCKR\_LCK2\_Msk                    }}
\DoxyCodeLine{9577 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Pos               (3U)                                  }}
\DoxyCodeLine{9578 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3\_Msk               (0x1UL << GPIO\_LCKR\_LCK3\_Pos)          }}
\DoxyCodeLine{9579 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK3                   GPIO\_LCKR\_LCK3\_Msk                    }}
\DoxyCodeLine{9580 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Pos               (4U)                                  }}
\DoxyCodeLine{9581 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4\_Msk               (0x1UL << GPIO\_LCKR\_LCK4\_Pos)          }}
\DoxyCodeLine{9582 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK4                   GPIO\_LCKR\_LCK4\_Msk                    }}
\DoxyCodeLine{9583 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Pos               (5U)                                  }}
\DoxyCodeLine{9584 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5\_Msk               (0x1UL << GPIO\_LCKR\_LCK5\_Pos)          }}
\DoxyCodeLine{9585 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK5                   GPIO\_LCKR\_LCK5\_Msk                    }}
\DoxyCodeLine{9586 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Pos               (6U)                                  }}
\DoxyCodeLine{9587 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6\_Msk               (0x1UL << GPIO\_LCKR\_LCK6\_Pos)          }}
\DoxyCodeLine{9588 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK6                   GPIO\_LCKR\_LCK6\_Msk                    }}
\DoxyCodeLine{9589 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Pos               (7U)                                  }}
\DoxyCodeLine{9590 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7\_Msk               (0x1UL << GPIO\_LCKR\_LCK7\_Pos)          }}
\DoxyCodeLine{9591 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK7                   GPIO\_LCKR\_LCK7\_Msk                    }}
\DoxyCodeLine{9592 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Pos               (8U)                                  }}
\DoxyCodeLine{9593 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8\_Msk               (0x1UL << GPIO\_LCKR\_LCK8\_Pos)          }}
\DoxyCodeLine{9594 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK8                   GPIO\_LCKR\_LCK8\_Msk                    }}
\DoxyCodeLine{9595 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Pos               (9U)                                  }}
\DoxyCodeLine{9596 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9\_Msk               (0x1UL << GPIO\_LCKR\_LCK9\_Pos)          }}
\DoxyCodeLine{9597 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK9                   GPIO\_LCKR\_LCK9\_Msk                    }}
\DoxyCodeLine{9598 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Pos              (10U)                                 }}
\DoxyCodeLine{9599 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10\_Msk              (0x1UL << GPIO\_LCKR\_LCK10\_Pos)         }}
\DoxyCodeLine{9600 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK10                  GPIO\_LCKR\_LCK10\_Msk                   }}
\DoxyCodeLine{9601 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Pos              (11U)                                 }}
\DoxyCodeLine{9602 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11\_Msk              (0x1UL << GPIO\_LCKR\_LCK11\_Pos)         }}
\DoxyCodeLine{9603 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK11                  GPIO\_LCKR\_LCK11\_Msk                   }}
\DoxyCodeLine{9604 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Pos              (12U)                                 }}
\DoxyCodeLine{9605 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12\_Msk              (0x1UL << GPIO\_LCKR\_LCK12\_Pos)         }}
\DoxyCodeLine{9606 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK12                  GPIO\_LCKR\_LCK12\_Msk                   }}
\DoxyCodeLine{9607 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Pos              (13U)                                 }}
\DoxyCodeLine{9608 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13\_Msk              (0x1UL << GPIO\_LCKR\_LCK13\_Pos)         }}
\DoxyCodeLine{9609 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK13                  GPIO\_LCKR\_LCK13\_Msk                   }}
\DoxyCodeLine{9610 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Pos              (14U)                                 }}
\DoxyCodeLine{9611 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14\_Msk              (0x1UL << GPIO\_LCKR\_LCK14\_Pos)         }}
\DoxyCodeLine{9612 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK14                  GPIO\_LCKR\_LCK14\_Msk                   }}
\DoxyCodeLine{9613 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Pos              (15U)                                 }}
\DoxyCodeLine{9614 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15\_Msk              (0x1UL << GPIO\_LCKR\_LCK15\_Pos)         }}
\DoxyCodeLine{9615 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCK15                  GPIO\_LCKR\_LCK15\_Msk                   }}
\DoxyCodeLine{9616 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Pos               (16U)                                 }}
\DoxyCodeLine{9617 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK\_Msk               (0x1UL << GPIO\_LCKR\_LCKK\_Pos)          }}
\DoxyCodeLine{9618 \textcolor{preprocessor}{\#define GPIO\_LCKR\_LCKK                   GPIO\_LCKR\_LCKK\_Msk                    }}
\DoxyCodeLine{9619 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRL register *********************/}}
\DoxyCodeLine{9620 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Pos             (0U)                                  }}
\DoxyCodeLine{9621 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{9622 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0                 GPIO\_AFRL\_AFSEL0\_Msk                  }}
\DoxyCodeLine{9623 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_0               (0x1UL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{9624 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_1               (0x2UL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{9625 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_2               (0x4UL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{9626 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL0\_3               (0x8UL << GPIO\_AFRL\_AFSEL0\_Pos)        }}
\DoxyCodeLine{9627 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Pos             (4U)                                  }}
\DoxyCodeLine{9628 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{9629 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1                 GPIO\_AFRL\_AFSEL1\_Msk                  }}
\DoxyCodeLine{9630 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_0               (0x1UL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{9631 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_1               (0x2UL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{9632 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_2               (0x4UL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{9633 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL1\_3               (0x8UL << GPIO\_AFRL\_AFSEL1\_Pos)        }}
\DoxyCodeLine{9634 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Pos             (8U)                                  }}
\DoxyCodeLine{9635 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{9636 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2                 GPIO\_AFRL\_AFSEL2\_Msk                  }}
\DoxyCodeLine{9637 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_0               (0x1UL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{9638 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_1               (0x2UL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{9639 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_2               (0x4UL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{9640 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL2\_3               (0x8UL << GPIO\_AFRL\_AFSEL2\_Pos)        }}
\DoxyCodeLine{9641 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Pos             (12U)                                 }}
\DoxyCodeLine{9642 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{9643 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3                 GPIO\_AFRL\_AFSEL3\_Msk                  }}
\DoxyCodeLine{9644 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_0               (0x1UL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{9645 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_1               (0x2UL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{9646 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_2               (0x4UL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{9647 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL3\_3               (0x8UL << GPIO\_AFRL\_AFSEL3\_Pos)        }}
\DoxyCodeLine{9648 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Pos             (16U)                                 }}
\DoxyCodeLine{9649 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{9650 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4                 GPIO\_AFRL\_AFSEL4\_Msk                  }}
\DoxyCodeLine{9651 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_0               (0x1UL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{9652 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_1               (0x2UL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{9653 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_2               (0x4UL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{9654 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL4\_3               (0x8UL << GPIO\_AFRL\_AFSEL4\_Pos)        }}
\DoxyCodeLine{9655 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Pos             (20U)                                 }}
\DoxyCodeLine{9656 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{9657 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5                 GPIO\_AFRL\_AFSEL5\_Msk                  }}
\DoxyCodeLine{9658 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_0               (0x1UL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{9659 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_1               (0x2UL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{9660 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_2               (0x4UL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{9661 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL5\_3               (0x8UL << GPIO\_AFRL\_AFSEL5\_Pos)        }}
\DoxyCodeLine{9662 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Pos             (24U)                                 }}
\DoxyCodeLine{9663 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{9664 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6                 GPIO\_AFRL\_AFSEL6\_Msk                  }}
\DoxyCodeLine{9665 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_0               (0x1UL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{9666 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_1               (0x2UL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{9667 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_2               (0x4UL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{9668 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL6\_3               (0x8UL << GPIO\_AFRL\_AFSEL6\_Pos)        }}
\DoxyCodeLine{9669 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Pos             (28U)                                 }}
\DoxyCodeLine{9670 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_Msk             (0xFUL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{9671 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7                 GPIO\_AFRL\_AFSEL7\_Msk                  }}
\DoxyCodeLine{9672 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_0               (0x1UL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{9673 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_1               (0x2UL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{9674 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_2               (0x4UL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{9675 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFSEL7\_3               (0x8UL << GPIO\_AFRL\_AFSEL7\_Pos)        }}
\DoxyCodeLine{9677 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{9678 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0                  GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{9679 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_0                GPIO\_AFRL\_AFSEL0\_0}}
\DoxyCodeLine{9680 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_1                GPIO\_AFRL\_AFSEL0\_1}}
\DoxyCodeLine{9681 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_2                GPIO\_AFRL\_AFSEL0\_2}}
\DoxyCodeLine{9682 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL0\_3                GPIO\_AFRL\_AFSEL0\_3}}
\DoxyCodeLine{9683 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1                  GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{9684 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_0                GPIO\_AFRL\_AFSEL1\_0}}
\DoxyCodeLine{9685 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_1                GPIO\_AFRL\_AFSEL1\_1}}
\DoxyCodeLine{9686 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_2                GPIO\_AFRL\_AFSEL1\_2}}
\DoxyCodeLine{9687 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL1\_3                GPIO\_AFRL\_AFSEL1\_3}}
\DoxyCodeLine{9688 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2                  GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{9689 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_0                GPIO\_AFRL\_AFSEL2\_0}}
\DoxyCodeLine{9690 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_1                GPIO\_AFRL\_AFSEL2\_1}}
\DoxyCodeLine{9691 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_2                GPIO\_AFRL\_AFSEL2\_2}}
\DoxyCodeLine{9692 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL2\_3                GPIO\_AFRL\_AFSEL2\_3}}
\DoxyCodeLine{9693 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3                  GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{9694 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_0                GPIO\_AFRL\_AFSEL3\_0}}
\DoxyCodeLine{9695 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_1                GPIO\_AFRL\_AFSEL3\_1}}
\DoxyCodeLine{9696 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_2                GPIO\_AFRL\_AFSEL3\_2}}
\DoxyCodeLine{9697 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL3\_3                GPIO\_AFRL\_AFSEL3\_3}}
\DoxyCodeLine{9698 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4                  GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{9699 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_0                GPIO\_AFRL\_AFSEL4\_0}}
\DoxyCodeLine{9700 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_1                GPIO\_AFRL\_AFSEL4\_1}}
\DoxyCodeLine{9701 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_2                GPIO\_AFRL\_AFSEL4\_2}}
\DoxyCodeLine{9702 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL4\_3                GPIO\_AFRL\_AFSEL4\_3}}
\DoxyCodeLine{9703 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5                  GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{9704 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_0                GPIO\_AFRL\_AFSEL5\_0}}
\DoxyCodeLine{9705 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_1                GPIO\_AFRL\_AFSEL5\_1}}
\DoxyCodeLine{9706 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_2                GPIO\_AFRL\_AFSEL5\_2}}
\DoxyCodeLine{9707 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL5\_3                GPIO\_AFRL\_AFSEL5\_3}}
\DoxyCodeLine{9708 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6                  GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{9709 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_0                GPIO\_AFRL\_AFSEL6\_0}}
\DoxyCodeLine{9710 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_1                GPIO\_AFRL\_AFSEL6\_1}}
\DoxyCodeLine{9711 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_2                GPIO\_AFRL\_AFSEL6\_2}}
\DoxyCodeLine{9712 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL6\_3                GPIO\_AFRL\_AFSEL6\_3}}
\DoxyCodeLine{9713 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7                  GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{9714 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_0                GPIO\_AFRL\_AFSEL7\_0}}
\DoxyCodeLine{9715 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_1                GPIO\_AFRL\_AFSEL7\_1}}
\DoxyCodeLine{9716 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_2                GPIO\_AFRL\_AFSEL7\_2}}
\DoxyCodeLine{9717 \textcolor{preprocessor}{\#define GPIO\_AFRL\_AFRL7\_3                GPIO\_AFRL\_AFSEL7\_3}}
\DoxyCodeLine{9718 }
\DoxyCodeLine{9719 \textcolor{comment}{/****************** Bit definition for GPIO\_AFRH register *********************/}}
\DoxyCodeLine{9720 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Pos             (0U)                                  }}
\DoxyCodeLine{9721 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_Msk             (0xFUL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{9722 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8                 GPIO\_AFRH\_AFSEL8\_Msk                  }}
\DoxyCodeLine{9723 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_0               (0x1UL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{9724 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_1               (0x2UL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{9725 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_2               (0x4UL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{9726 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL8\_3               (0x8UL << GPIO\_AFRH\_AFSEL8\_Pos)        }}
\DoxyCodeLine{9727 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Pos             (4U)                                  }}
\DoxyCodeLine{9728 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_Msk             (0xFUL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{9729 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9                 GPIO\_AFRH\_AFSEL9\_Msk                  }}
\DoxyCodeLine{9730 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_0               (0x1UL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{9731 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_1               (0x2UL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{9732 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_2               (0x4UL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{9733 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL9\_3               (0x8UL << GPIO\_AFRH\_AFSEL9\_Pos)        }}
\DoxyCodeLine{9734 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Pos            (8U)                                  }}
\DoxyCodeLine{9735 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{9736 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10                GPIO\_AFRH\_AFSEL10\_Msk                 }}
\DoxyCodeLine{9737 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_0              (0x1UL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{9738 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_1              (0x2UL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{9739 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_2              (0x4UL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{9740 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL10\_3              (0x8UL << GPIO\_AFRH\_AFSEL10\_Pos)       }}
\DoxyCodeLine{9741 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Pos            (12U)                                 }}
\DoxyCodeLine{9742 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{9743 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11                GPIO\_AFRH\_AFSEL11\_Msk                 }}
\DoxyCodeLine{9744 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_0              (0x1UL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{9745 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_1              (0x2UL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{9746 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_2              (0x4UL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{9747 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL11\_3              (0x8UL << GPIO\_AFRH\_AFSEL11\_Pos)       }}
\DoxyCodeLine{9748 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Pos            (16U)                                 }}
\DoxyCodeLine{9749 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{9750 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12                GPIO\_AFRH\_AFSEL12\_Msk                 }}
\DoxyCodeLine{9751 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_0              (0x1UL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{9752 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_1              (0x2UL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{9753 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_2              (0x4UL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{9754 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL12\_3              (0x8UL << GPIO\_AFRH\_AFSEL12\_Pos)       }}
\DoxyCodeLine{9755 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Pos            (20U)                                 }}
\DoxyCodeLine{9756 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{9757 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13                GPIO\_AFRH\_AFSEL13\_Msk                 }}
\DoxyCodeLine{9758 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_0              (0x1UL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{9759 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_1              (0x2UL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{9760 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_2              (0x4UL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{9761 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL13\_3              (0x8UL << GPIO\_AFRH\_AFSEL13\_Pos)       }}
\DoxyCodeLine{9762 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Pos            (24U)                                 }}
\DoxyCodeLine{9763 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{9764 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14                GPIO\_AFRH\_AFSEL14\_Msk                 }}
\DoxyCodeLine{9765 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_0              (0x1UL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{9766 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_1              (0x2UL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{9767 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_2              (0x4UL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{9768 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL14\_3              (0x8UL << GPIO\_AFRH\_AFSEL14\_Pos)       }}
\DoxyCodeLine{9769 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Pos            (28U)                                 }}
\DoxyCodeLine{9770 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_Msk            (0xFUL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{9771 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15                GPIO\_AFRH\_AFSEL15\_Msk                 }}
\DoxyCodeLine{9772 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_0              (0x1UL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{9773 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_1              (0x2UL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{9774 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_2              (0x4UL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{9775 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFSEL15\_3              (0x8UL << GPIO\_AFRH\_AFSEL15\_Pos)       }}
\DoxyCodeLine{9777 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{9778 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0                  GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{9779 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_0                GPIO\_AFRH\_AFSEL8\_0}}
\DoxyCodeLine{9780 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_1                GPIO\_AFRH\_AFSEL8\_1}}
\DoxyCodeLine{9781 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_2                GPIO\_AFRH\_AFSEL8\_2}}
\DoxyCodeLine{9782 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH0\_3                GPIO\_AFRH\_AFSEL8\_3}}
\DoxyCodeLine{9783 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1                  GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{9784 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_0                GPIO\_AFRH\_AFSEL9\_0}}
\DoxyCodeLine{9785 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_1                GPIO\_AFRH\_AFSEL9\_1}}
\DoxyCodeLine{9786 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_2                GPIO\_AFRH\_AFSEL9\_2}}
\DoxyCodeLine{9787 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH1\_3                GPIO\_AFRH\_AFSEL9\_3}}
\DoxyCodeLine{9788 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2                  GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{9789 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_0                GPIO\_AFRH\_AFSEL10\_0}}
\DoxyCodeLine{9790 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_1                GPIO\_AFRH\_AFSEL10\_1}}
\DoxyCodeLine{9791 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_2                GPIO\_AFRH\_AFSEL10\_2}}
\DoxyCodeLine{9792 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH2\_3                GPIO\_AFRH\_AFSEL10\_3}}
\DoxyCodeLine{9793 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3                  GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{9794 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_0                GPIO\_AFRH\_AFSEL11\_0}}
\DoxyCodeLine{9795 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_1                GPIO\_AFRH\_AFSEL11\_1}}
\DoxyCodeLine{9796 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_2                GPIO\_AFRH\_AFSEL11\_2}}
\DoxyCodeLine{9797 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH3\_3                GPIO\_AFRH\_AFSEL11\_3}}
\DoxyCodeLine{9798 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4                  GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{9799 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_0                GPIO\_AFRH\_AFSEL12\_0}}
\DoxyCodeLine{9800 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_1                GPIO\_AFRH\_AFSEL12\_1}}
\DoxyCodeLine{9801 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_2                GPIO\_AFRH\_AFSEL12\_2}}
\DoxyCodeLine{9802 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH4\_3                GPIO\_AFRH\_AFSEL12\_3}}
\DoxyCodeLine{9803 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5                  GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{9804 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_0                GPIO\_AFRH\_AFSEL13\_0}}
\DoxyCodeLine{9805 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_1                GPIO\_AFRH\_AFSEL13\_1}}
\DoxyCodeLine{9806 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_2                GPIO\_AFRH\_AFSEL13\_2}}
\DoxyCodeLine{9807 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH5\_3                GPIO\_AFRH\_AFSEL13\_3}}
\DoxyCodeLine{9808 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6                  GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{9809 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_0                GPIO\_AFRH\_AFSEL14\_0}}
\DoxyCodeLine{9810 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_1                GPIO\_AFRH\_AFSEL14\_1}}
\DoxyCodeLine{9811 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_2                GPIO\_AFRH\_AFSEL14\_2}}
\DoxyCodeLine{9812 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH6\_3                GPIO\_AFRH\_AFSEL14\_3}}
\DoxyCodeLine{9813 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7                  GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{9814 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_0                GPIO\_AFRH\_AFSEL15\_0}}
\DoxyCodeLine{9815 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_1                GPIO\_AFRH\_AFSEL15\_1}}
\DoxyCodeLine{9816 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_2                GPIO\_AFRH\_AFSEL15\_2}}
\DoxyCodeLine{9817 \textcolor{preprocessor}{\#define GPIO\_AFRH\_AFRH7\_3                GPIO\_AFRH\_AFSEL15\_3}}
\DoxyCodeLine{9818 }
\DoxyCodeLine{9819 }
\DoxyCodeLine{9820 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9821 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9822 \textcolor{comment}{/*                      Inter-\/integrated Circuit Interface                    */}}
\DoxyCodeLine{9823 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{9824 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{9825 \textcolor{comment}{/*******************  Bit definition for I2C\_CR1 register  ********************/}}
\DoxyCodeLine{9826 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Pos            (0U)                                         }}
\DoxyCodeLine{9827 \textcolor{preprocessor}{\#define I2C\_CR1\_PE\_Msk            (0x1UL << I2C\_CR1\_PE\_Pos)                     }}
\DoxyCodeLine{9828 \textcolor{preprocessor}{\#define I2C\_CR1\_PE                I2C\_CR1\_PE\_Msk                               }}
\DoxyCodeLine{9829 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBUS\_Pos         (1U)                                         }}
\DoxyCodeLine{9830 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBUS\_Msk         (0x1UL << I2C\_CR1\_SMBUS\_Pos)                  }}
\DoxyCodeLine{9831 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBUS             I2C\_CR1\_SMBUS\_Msk                            }}
\DoxyCodeLine{9832 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBTYPE\_Pos       (3U)                                         }}
\DoxyCodeLine{9833 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBTYPE\_Msk       (0x1UL << I2C\_CR1\_SMBTYPE\_Pos)                }}
\DoxyCodeLine{9834 \textcolor{preprocessor}{\#define I2C\_CR1\_SMBTYPE           I2C\_CR1\_SMBTYPE\_Msk                          }}
\DoxyCodeLine{9835 \textcolor{preprocessor}{\#define I2C\_CR1\_ENARP\_Pos         (4U)                                         }}
\DoxyCodeLine{9836 \textcolor{preprocessor}{\#define I2C\_CR1\_ENARP\_Msk         (0x1UL << I2C\_CR1\_ENARP\_Pos)                  }}
\DoxyCodeLine{9837 \textcolor{preprocessor}{\#define I2C\_CR1\_ENARP             I2C\_CR1\_ENARP\_Msk                            }}
\DoxyCodeLine{9838 \textcolor{preprocessor}{\#define I2C\_CR1\_ENPEC\_Pos         (5U)                                         }}
\DoxyCodeLine{9839 \textcolor{preprocessor}{\#define I2C\_CR1\_ENPEC\_Msk         (0x1UL << I2C\_CR1\_ENPEC\_Pos)                  }}
\DoxyCodeLine{9840 \textcolor{preprocessor}{\#define I2C\_CR1\_ENPEC             I2C\_CR1\_ENPEC\_Msk                            }}
\DoxyCodeLine{9841 \textcolor{preprocessor}{\#define I2C\_CR1\_ENGC\_Pos          (6U)                                         }}
\DoxyCodeLine{9842 \textcolor{preprocessor}{\#define I2C\_CR1\_ENGC\_Msk          (0x1UL << I2C\_CR1\_ENGC\_Pos)                   }}
\DoxyCodeLine{9843 \textcolor{preprocessor}{\#define I2C\_CR1\_ENGC              I2C\_CR1\_ENGC\_Msk                             }}
\DoxyCodeLine{9844 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Pos     (7U)                                         }}
\DoxyCodeLine{9845 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH\_Msk     (0x1UL << I2C\_CR1\_NOSTRETCH\_Pos)              }}
\DoxyCodeLine{9846 \textcolor{preprocessor}{\#define I2C\_CR1\_NOSTRETCH         I2C\_CR1\_NOSTRETCH\_Msk                        }}
\DoxyCodeLine{9847 \textcolor{preprocessor}{\#define I2C\_CR1\_START\_Pos         (8U)                                         }}
\DoxyCodeLine{9848 \textcolor{preprocessor}{\#define I2C\_CR1\_START\_Msk         (0x1UL << I2C\_CR1\_START\_Pos)                  }}
\DoxyCodeLine{9849 \textcolor{preprocessor}{\#define I2C\_CR1\_START             I2C\_CR1\_START\_Msk                            }}
\DoxyCodeLine{9850 \textcolor{preprocessor}{\#define I2C\_CR1\_STOP\_Pos          (9U)                                         }}
\DoxyCodeLine{9851 \textcolor{preprocessor}{\#define I2C\_CR1\_STOP\_Msk          (0x1UL << I2C\_CR1\_STOP\_Pos)                   }}
\DoxyCodeLine{9852 \textcolor{preprocessor}{\#define I2C\_CR1\_STOP              I2C\_CR1\_STOP\_Msk                             }}
\DoxyCodeLine{9853 \textcolor{preprocessor}{\#define I2C\_CR1\_ACK\_Pos           (10U)                                        }}
\DoxyCodeLine{9854 \textcolor{preprocessor}{\#define I2C\_CR1\_ACK\_Msk           (0x1UL << I2C\_CR1\_ACK\_Pos)                    }}
\DoxyCodeLine{9855 \textcolor{preprocessor}{\#define I2C\_CR1\_ACK               I2C\_CR1\_ACK\_Msk                              }}
\DoxyCodeLine{9856 \textcolor{preprocessor}{\#define I2C\_CR1\_POS\_Pos           (11U)                                        }}
\DoxyCodeLine{9857 \textcolor{preprocessor}{\#define I2C\_CR1\_POS\_Msk           (0x1UL << I2C\_CR1\_POS\_Pos)                    }}
\DoxyCodeLine{9858 \textcolor{preprocessor}{\#define I2C\_CR1\_POS               I2C\_CR1\_POS\_Msk                              }}
\DoxyCodeLine{9859 \textcolor{preprocessor}{\#define I2C\_CR1\_PEC\_Pos           (12U)                                        }}
\DoxyCodeLine{9860 \textcolor{preprocessor}{\#define I2C\_CR1\_PEC\_Msk           (0x1UL << I2C\_CR1\_PEC\_Pos)                    }}
\DoxyCodeLine{9861 \textcolor{preprocessor}{\#define I2C\_CR1\_PEC               I2C\_CR1\_PEC\_Msk                              }}
\DoxyCodeLine{9862 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERT\_Pos         (13U)                                        }}
\DoxyCodeLine{9863 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERT\_Msk         (0x1UL << I2C\_CR1\_ALERT\_Pos)                  }}
\DoxyCodeLine{9864 \textcolor{preprocessor}{\#define I2C\_CR1\_ALERT             I2C\_CR1\_ALERT\_Msk                            }}
\DoxyCodeLine{9865 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST\_Pos         (15U)                                        }}
\DoxyCodeLine{9866 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST\_Msk         (0x1UL << I2C\_CR1\_SWRST\_Pos)                  }}
\DoxyCodeLine{9867 \textcolor{preprocessor}{\#define I2C\_CR1\_SWRST             I2C\_CR1\_SWRST\_Msk                            }}
\DoxyCodeLine{9869 \textcolor{comment}{/*******************  Bit definition for I2C\_CR2 register  ********************/}}
\DoxyCodeLine{9870 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_Pos          (0U)                                         }}
\DoxyCodeLine{9871 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_Msk          (0x3FUL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{9872 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ              I2C\_CR2\_FREQ\_Msk                             }}
\DoxyCodeLine{9873 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_0            (0x01UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{9874 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_1            (0x02UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{9875 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_2            (0x04UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{9876 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_3            (0x08UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{9877 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_4            (0x10UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{9878 \textcolor{preprocessor}{\#define I2C\_CR2\_FREQ\_5            (0x20UL << I2C\_CR2\_FREQ\_Pos)                  }}
\DoxyCodeLine{9880 \textcolor{preprocessor}{\#define I2C\_CR2\_ITERREN\_Pos       (8U)                                         }}
\DoxyCodeLine{9881 \textcolor{preprocessor}{\#define I2C\_CR2\_ITERREN\_Msk       (0x1UL << I2C\_CR2\_ITERREN\_Pos)                }}
\DoxyCodeLine{9882 \textcolor{preprocessor}{\#define I2C\_CR2\_ITERREN           I2C\_CR2\_ITERREN\_Msk                          }}
\DoxyCodeLine{9883 \textcolor{preprocessor}{\#define I2C\_CR2\_ITEVTEN\_Pos       (9U)                                         }}
\DoxyCodeLine{9884 \textcolor{preprocessor}{\#define I2C\_CR2\_ITEVTEN\_Msk       (0x1UL << I2C\_CR2\_ITEVTEN\_Pos)                }}
\DoxyCodeLine{9885 \textcolor{preprocessor}{\#define I2C\_CR2\_ITEVTEN           I2C\_CR2\_ITEVTEN\_Msk                          }}
\DoxyCodeLine{9886 \textcolor{preprocessor}{\#define I2C\_CR2\_ITBUFEN\_Pos       (10U)                                        }}
\DoxyCodeLine{9887 \textcolor{preprocessor}{\#define I2C\_CR2\_ITBUFEN\_Msk       (0x1UL << I2C\_CR2\_ITBUFEN\_Pos)                }}
\DoxyCodeLine{9888 \textcolor{preprocessor}{\#define I2C\_CR2\_ITBUFEN           I2C\_CR2\_ITBUFEN\_Msk                          }}
\DoxyCodeLine{9889 \textcolor{preprocessor}{\#define I2C\_CR2\_DMAEN\_Pos         (11U)                                        }}
\DoxyCodeLine{9890 \textcolor{preprocessor}{\#define I2C\_CR2\_DMAEN\_Msk         (0x1UL << I2C\_CR2\_DMAEN\_Pos)                  }}
\DoxyCodeLine{9891 \textcolor{preprocessor}{\#define I2C\_CR2\_DMAEN             I2C\_CR2\_DMAEN\_Msk                            }}
\DoxyCodeLine{9892 \textcolor{preprocessor}{\#define I2C\_CR2\_LAST\_Pos          (12U)                                        }}
\DoxyCodeLine{9893 \textcolor{preprocessor}{\#define I2C\_CR2\_LAST\_Msk          (0x1UL << I2C\_CR2\_LAST\_Pos)                   }}
\DoxyCodeLine{9894 \textcolor{preprocessor}{\#define I2C\_CR2\_LAST              I2C\_CR2\_LAST\_Msk                             }}
\DoxyCodeLine{9896 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR1 register  *******************/}}
\DoxyCodeLine{9897 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD1\_7           0x000000FEU                                  }}
\DoxyCodeLine{9898 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD8\_9           0x00000300U                                  }}
\DoxyCodeLine{9900 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD0\_Pos         (0U)                                         }}
\DoxyCodeLine{9901 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD0\_Msk         (0x1UL << I2C\_OAR1\_ADD0\_Pos)                  }}
\DoxyCodeLine{9902 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD0             I2C\_OAR1\_ADD0\_Msk                            }}
\DoxyCodeLine{9903 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD1\_Pos         (1U)                                         }}
\DoxyCodeLine{9904 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD1\_Msk         (0x1UL << I2C\_OAR1\_ADD1\_Pos)                  }}
\DoxyCodeLine{9905 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD1             I2C\_OAR1\_ADD1\_Msk                            }}
\DoxyCodeLine{9906 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD2\_Pos         (2U)                                         }}
\DoxyCodeLine{9907 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD2\_Msk         (0x1UL << I2C\_OAR1\_ADD2\_Pos)                  }}
\DoxyCodeLine{9908 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD2             I2C\_OAR1\_ADD2\_Msk                            }}
\DoxyCodeLine{9909 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD3\_Pos         (3U)                                         }}
\DoxyCodeLine{9910 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD3\_Msk         (0x1UL << I2C\_OAR1\_ADD3\_Pos)                  }}
\DoxyCodeLine{9911 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD3             I2C\_OAR1\_ADD3\_Msk                            }}
\DoxyCodeLine{9912 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD4\_Pos         (4U)                                         }}
\DoxyCodeLine{9913 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD4\_Msk         (0x1UL << I2C\_OAR1\_ADD4\_Pos)                  }}
\DoxyCodeLine{9914 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD4             I2C\_OAR1\_ADD4\_Msk                            }}
\DoxyCodeLine{9915 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD5\_Pos         (5U)                                         }}
\DoxyCodeLine{9916 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD5\_Msk         (0x1UL << I2C\_OAR1\_ADD5\_Pos)                  }}
\DoxyCodeLine{9917 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD5             I2C\_OAR1\_ADD5\_Msk                            }}
\DoxyCodeLine{9918 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD6\_Pos         (6U)                                         }}
\DoxyCodeLine{9919 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD6\_Msk         (0x1UL << I2C\_OAR1\_ADD6\_Pos)                  }}
\DoxyCodeLine{9920 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD6             I2C\_OAR1\_ADD6\_Msk                            }}
\DoxyCodeLine{9921 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD7\_Pos         (7U)                                         }}
\DoxyCodeLine{9922 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD7\_Msk         (0x1UL << I2C\_OAR1\_ADD7\_Pos)                  }}
\DoxyCodeLine{9923 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD7             I2C\_OAR1\_ADD7\_Msk                            }}
\DoxyCodeLine{9924 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD8\_Pos         (8U)                                         }}
\DoxyCodeLine{9925 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD8\_Msk         (0x1UL << I2C\_OAR1\_ADD8\_Pos)                  }}
\DoxyCodeLine{9926 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD8             I2C\_OAR1\_ADD8\_Msk                            }}
\DoxyCodeLine{9927 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD9\_Pos         (9U)                                         }}
\DoxyCodeLine{9928 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD9\_Msk         (0x1UL << I2C\_OAR1\_ADD9\_Pos)                  }}
\DoxyCodeLine{9929 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADD9             I2C\_OAR1\_ADD9\_Msk                            }}
\DoxyCodeLine{9931 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADDMODE\_Pos      (15U)                                        }}
\DoxyCodeLine{9932 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADDMODE\_Msk      (0x1UL << I2C\_OAR1\_ADDMODE\_Pos)               }}
\DoxyCodeLine{9933 \textcolor{preprocessor}{\#define I2C\_OAR1\_ADDMODE          I2C\_OAR1\_ADDMODE\_Msk                         }}
\DoxyCodeLine{9935 \textcolor{comment}{/*******************  Bit definition for I2C\_OAR2 register  *******************/}}
\DoxyCodeLine{9936 \textcolor{preprocessor}{\#define I2C\_OAR2\_ENDUAL\_Pos       (0U)                                         }}
\DoxyCodeLine{9937 \textcolor{preprocessor}{\#define I2C\_OAR2\_ENDUAL\_Msk       (0x1UL << I2C\_OAR2\_ENDUAL\_Pos)                }}
\DoxyCodeLine{9938 \textcolor{preprocessor}{\#define I2C\_OAR2\_ENDUAL           I2C\_OAR2\_ENDUAL\_Msk                          }}
\DoxyCodeLine{9939 \textcolor{preprocessor}{\#define I2C\_OAR2\_ADD2\_Pos         (1U)                                         }}
\DoxyCodeLine{9940 \textcolor{preprocessor}{\#define I2C\_OAR2\_ADD2\_Msk         (0x7FUL << I2C\_OAR2\_ADD2\_Pos)                 }}
\DoxyCodeLine{9941 \textcolor{preprocessor}{\#define I2C\_OAR2\_ADD2             I2C\_OAR2\_ADD2\_Msk                            }}
\DoxyCodeLine{9943 \textcolor{comment}{/********************  Bit definition for I2C\_DR register  ********************/}}
\DoxyCodeLine{9944 \textcolor{preprocessor}{\#define I2C\_DR\_DR\_Pos             (0U)                                         }}
\DoxyCodeLine{9945 \textcolor{preprocessor}{\#define I2C\_DR\_DR\_Msk             (0xFFUL << I2C\_DR\_DR\_Pos)                     }}
\DoxyCodeLine{9946 \textcolor{preprocessor}{\#define I2C\_DR\_DR                 I2C\_DR\_DR\_Msk                                }}
\DoxyCodeLine{9948 \textcolor{comment}{/*******************  Bit definition for I2C\_SR1 register  ********************/}}
\DoxyCodeLine{9949 \textcolor{preprocessor}{\#define I2C\_SR1\_SB\_Pos            (0U)                                         }}
\DoxyCodeLine{9950 \textcolor{preprocessor}{\#define I2C\_SR1\_SB\_Msk            (0x1UL << I2C\_SR1\_SB\_Pos)                     }}
\DoxyCodeLine{9951 \textcolor{preprocessor}{\#define I2C\_SR1\_SB                I2C\_SR1\_SB\_Msk                               }}
\DoxyCodeLine{9952 \textcolor{preprocessor}{\#define I2C\_SR1\_ADDR\_Pos          (1U)                                         }}
\DoxyCodeLine{9953 \textcolor{preprocessor}{\#define I2C\_SR1\_ADDR\_Msk          (0x1UL << I2C\_SR1\_ADDR\_Pos)                   }}
\DoxyCodeLine{9954 \textcolor{preprocessor}{\#define I2C\_SR1\_ADDR              I2C\_SR1\_ADDR\_Msk                             }}
\DoxyCodeLine{9955 \textcolor{preprocessor}{\#define I2C\_SR1\_BTF\_Pos           (2U)                                         }}
\DoxyCodeLine{9956 \textcolor{preprocessor}{\#define I2C\_SR1\_BTF\_Msk           (0x1UL << I2C\_SR1\_BTF\_Pos)                    }}
\DoxyCodeLine{9957 \textcolor{preprocessor}{\#define I2C\_SR1\_BTF               I2C\_SR1\_BTF\_Msk                              }}
\DoxyCodeLine{9958 \textcolor{preprocessor}{\#define I2C\_SR1\_ADD10\_Pos         (3U)                                         }}
\DoxyCodeLine{9959 \textcolor{preprocessor}{\#define I2C\_SR1\_ADD10\_Msk         (0x1UL << I2C\_SR1\_ADD10\_Pos)                  }}
\DoxyCodeLine{9960 \textcolor{preprocessor}{\#define I2C\_SR1\_ADD10             I2C\_SR1\_ADD10\_Msk                            }}
\DoxyCodeLine{9961 \textcolor{preprocessor}{\#define I2C\_SR1\_STOPF\_Pos         (4U)                                         }}
\DoxyCodeLine{9962 \textcolor{preprocessor}{\#define I2C\_SR1\_STOPF\_Msk         (0x1UL << I2C\_SR1\_STOPF\_Pos)                  }}
\DoxyCodeLine{9963 \textcolor{preprocessor}{\#define I2C\_SR1\_STOPF             I2C\_SR1\_STOPF\_Msk                            }}
\DoxyCodeLine{9964 \textcolor{preprocessor}{\#define I2C\_SR1\_RXNE\_Pos          (6U)                                         }}
\DoxyCodeLine{9965 \textcolor{preprocessor}{\#define I2C\_SR1\_RXNE\_Msk          (0x1UL << I2C\_SR1\_RXNE\_Pos)                   }}
\DoxyCodeLine{9966 \textcolor{preprocessor}{\#define I2C\_SR1\_RXNE              I2C\_SR1\_RXNE\_Msk                             }}
\DoxyCodeLine{9967 \textcolor{preprocessor}{\#define I2C\_SR1\_TXE\_Pos           (7U)                                         }}
\DoxyCodeLine{9968 \textcolor{preprocessor}{\#define I2C\_SR1\_TXE\_Msk           (0x1UL << I2C\_SR1\_TXE\_Pos)                    }}
\DoxyCodeLine{9969 \textcolor{preprocessor}{\#define I2C\_SR1\_TXE               I2C\_SR1\_TXE\_Msk                              }}
\DoxyCodeLine{9970 \textcolor{preprocessor}{\#define I2C\_SR1\_BERR\_Pos          (8U)                                         }}
\DoxyCodeLine{9971 \textcolor{preprocessor}{\#define I2C\_SR1\_BERR\_Msk          (0x1UL << I2C\_SR1\_BERR\_Pos)                   }}
\DoxyCodeLine{9972 \textcolor{preprocessor}{\#define I2C\_SR1\_BERR              I2C\_SR1\_BERR\_Msk                             }}
\DoxyCodeLine{9973 \textcolor{preprocessor}{\#define I2C\_SR1\_ARLO\_Pos          (9U)                                         }}
\DoxyCodeLine{9974 \textcolor{preprocessor}{\#define I2C\_SR1\_ARLO\_Msk          (0x1UL << I2C\_SR1\_ARLO\_Pos)                   }}
\DoxyCodeLine{9975 \textcolor{preprocessor}{\#define I2C\_SR1\_ARLO              I2C\_SR1\_ARLO\_Msk                             }}
\DoxyCodeLine{9976 \textcolor{preprocessor}{\#define I2C\_SR1\_AF\_Pos            (10U)                                        }}
\DoxyCodeLine{9977 \textcolor{preprocessor}{\#define I2C\_SR1\_AF\_Msk            (0x1UL << I2C\_SR1\_AF\_Pos)                     }}
\DoxyCodeLine{9978 \textcolor{preprocessor}{\#define I2C\_SR1\_AF                I2C\_SR1\_AF\_Msk                               }}
\DoxyCodeLine{9979 \textcolor{preprocessor}{\#define I2C\_SR1\_OVR\_Pos           (11U)                                        }}
\DoxyCodeLine{9980 \textcolor{preprocessor}{\#define I2C\_SR1\_OVR\_Msk           (0x1UL << I2C\_SR1\_OVR\_Pos)                    }}
\DoxyCodeLine{9981 \textcolor{preprocessor}{\#define I2C\_SR1\_OVR               I2C\_SR1\_OVR\_Msk                              }}
\DoxyCodeLine{9982 \textcolor{preprocessor}{\#define I2C\_SR1\_PECERR\_Pos        (12U)                                        }}
\DoxyCodeLine{9983 \textcolor{preprocessor}{\#define I2C\_SR1\_PECERR\_Msk        (0x1UL << I2C\_SR1\_PECERR\_Pos)                 }}
\DoxyCodeLine{9984 \textcolor{preprocessor}{\#define I2C\_SR1\_PECERR            I2C\_SR1\_PECERR\_Msk                           }}
\DoxyCodeLine{9985 \textcolor{preprocessor}{\#define I2C\_SR1\_TIMEOUT\_Pos       (14U)                                        }}
\DoxyCodeLine{9986 \textcolor{preprocessor}{\#define I2C\_SR1\_TIMEOUT\_Msk       (0x1UL << I2C\_SR1\_TIMEOUT\_Pos)                }}
\DoxyCodeLine{9987 \textcolor{preprocessor}{\#define I2C\_SR1\_TIMEOUT           I2C\_SR1\_TIMEOUT\_Msk                          }}
\DoxyCodeLine{9988 \textcolor{preprocessor}{\#define I2C\_SR1\_SMBALERT\_Pos      (15U)                                        }}
\DoxyCodeLine{9989 \textcolor{preprocessor}{\#define I2C\_SR1\_SMBALERT\_Msk      (0x1UL << I2C\_SR1\_SMBALERT\_Pos)               }}
\DoxyCodeLine{9990 \textcolor{preprocessor}{\#define I2C\_SR1\_SMBALERT          I2C\_SR1\_SMBALERT\_Msk                         }}
\DoxyCodeLine{9992 \textcolor{comment}{/*******************  Bit definition for I2C\_SR2 register  ********************/}}
\DoxyCodeLine{9993 \textcolor{preprocessor}{\#define I2C\_SR2\_MSL\_Pos           (0U)                                         }}
\DoxyCodeLine{9994 \textcolor{preprocessor}{\#define I2C\_SR2\_MSL\_Msk           (0x1UL << I2C\_SR2\_MSL\_Pos)                    }}
\DoxyCodeLine{9995 \textcolor{preprocessor}{\#define I2C\_SR2\_MSL               I2C\_SR2\_MSL\_Msk                              }}
\DoxyCodeLine{9996 \textcolor{preprocessor}{\#define I2C\_SR2\_BUSY\_Pos          (1U)                                         }}
\DoxyCodeLine{9997 \textcolor{preprocessor}{\#define I2C\_SR2\_BUSY\_Msk          (0x1UL << I2C\_SR2\_BUSY\_Pos)                   }}
\DoxyCodeLine{9998 \textcolor{preprocessor}{\#define I2C\_SR2\_BUSY              I2C\_SR2\_BUSY\_Msk                             }}
\DoxyCodeLine{9999 \textcolor{preprocessor}{\#define I2C\_SR2\_TRA\_Pos           (2U)                                         }}
\DoxyCodeLine{10000 \textcolor{preprocessor}{\#define I2C\_SR2\_TRA\_Msk           (0x1UL << I2C\_SR2\_TRA\_Pos)                    }}
\DoxyCodeLine{10001 \textcolor{preprocessor}{\#define I2C\_SR2\_TRA               I2C\_SR2\_TRA\_Msk                              }}
\DoxyCodeLine{10002 \textcolor{preprocessor}{\#define I2C\_SR2\_GENCALL\_Pos       (4U)                                         }}
\DoxyCodeLine{10003 \textcolor{preprocessor}{\#define I2C\_SR2\_GENCALL\_Msk       (0x1UL << I2C\_SR2\_GENCALL\_Pos)                }}
\DoxyCodeLine{10004 \textcolor{preprocessor}{\#define I2C\_SR2\_GENCALL           I2C\_SR2\_GENCALL\_Msk                          }}
\DoxyCodeLine{10005 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBDEFAULT\_Pos    (5U)                                         }}
\DoxyCodeLine{10006 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBDEFAULT\_Msk    (0x1UL << I2C\_SR2\_SMBDEFAULT\_Pos)             }}
\DoxyCodeLine{10007 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBDEFAULT        I2C\_SR2\_SMBDEFAULT\_Msk                       }}
\DoxyCodeLine{10008 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBHOST\_Pos       (6U)                                         }}
\DoxyCodeLine{10009 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBHOST\_Msk       (0x1UL << I2C\_SR2\_SMBHOST\_Pos)                }}
\DoxyCodeLine{10010 \textcolor{preprocessor}{\#define I2C\_SR2\_SMBHOST           I2C\_SR2\_SMBHOST\_Msk                          }}
\DoxyCodeLine{10011 \textcolor{preprocessor}{\#define I2C\_SR2\_DUALF\_Pos         (7U)                                         }}
\DoxyCodeLine{10012 \textcolor{preprocessor}{\#define I2C\_SR2\_DUALF\_Msk         (0x1UL << I2C\_SR2\_DUALF\_Pos)                  }}
\DoxyCodeLine{10013 \textcolor{preprocessor}{\#define I2C\_SR2\_DUALF             I2C\_SR2\_DUALF\_Msk                            }}
\DoxyCodeLine{10014 \textcolor{preprocessor}{\#define I2C\_SR2\_PEC\_Pos           (8U)                                         }}
\DoxyCodeLine{10015 \textcolor{preprocessor}{\#define I2C\_SR2\_PEC\_Msk           (0xFFUL << I2C\_SR2\_PEC\_Pos)                   }}
\DoxyCodeLine{10016 \textcolor{preprocessor}{\#define I2C\_SR2\_PEC               I2C\_SR2\_PEC\_Msk                              }}
\DoxyCodeLine{10018 \textcolor{comment}{/*******************  Bit definition for I2C\_CCR register  ********************/}}
\DoxyCodeLine{10019 \textcolor{preprocessor}{\#define I2C\_CCR\_CCR\_Pos           (0U)                                         }}
\DoxyCodeLine{10020 \textcolor{preprocessor}{\#define I2C\_CCR\_CCR\_Msk           (0xFFFUL << I2C\_CCR\_CCR\_Pos)                  }}
\DoxyCodeLine{10021 \textcolor{preprocessor}{\#define I2C\_CCR\_CCR               I2C\_CCR\_CCR\_Msk                              }}
\DoxyCodeLine{10022 \textcolor{preprocessor}{\#define I2C\_CCR\_DUTY\_Pos          (14U)                                        }}
\DoxyCodeLine{10023 \textcolor{preprocessor}{\#define I2C\_CCR\_DUTY\_Msk          (0x1UL << I2C\_CCR\_DUTY\_Pos)                   }}
\DoxyCodeLine{10024 \textcolor{preprocessor}{\#define I2C\_CCR\_DUTY              I2C\_CCR\_DUTY\_Msk                             }}
\DoxyCodeLine{10025 \textcolor{preprocessor}{\#define I2C\_CCR\_FS\_Pos            (15U)                                        }}
\DoxyCodeLine{10026 \textcolor{preprocessor}{\#define I2C\_CCR\_FS\_Msk            (0x1UL << I2C\_CCR\_FS\_Pos)                     }}
\DoxyCodeLine{10027 \textcolor{preprocessor}{\#define I2C\_CCR\_FS                I2C\_CCR\_FS\_Msk                               }}
\DoxyCodeLine{10029 \textcolor{comment}{/******************  Bit definition for I2C\_TRISE register  *******************/}}
\DoxyCodeLine{10030 \textcolor{preprocessor}{\#define I2C\_TRISE\_TRISE\_Pos       (0U)                                         }}
\DoxyCodeLine{10031 \textcolor{preprocessor}{\#define I2C\_TRISE\_TRISE\_Msk       (0x3FUL << I2C\_TRISE\_TRISE\_Pos)               }}
\DoxyCodeLine{10032 \textcolor{preprocessor}{\#define I2C\_TRISE\_TRISE           I2C\_TRISE\_TRISE\_Msk                          }}
\DoxyCodeLine{10034 \textcolor{comment}{/******************  Bit definition for I2C\_FLTR register  *******************/}}
\DoxyCodeLine{10035 \textcolor{preprocessor}{\#define I2C\_FLTR\_DNF\_Pos          (0U)                                         }}
\DoxyCodeLine{10036 \textcolor{preprocessor}{\#define I2C\_FLTR\_DNF\_Msk          (0xFUL << I2C\_FLTR\_DNF\_Pos)                   }}
\DoxyCodeLine{10037 \textcolor{preprocessor}{\#define I2C\_FLTR\_DNF              I2C\_FLTR\_DNF\_Msk                             }}
\DoxyCodeLine{10038 \textcolor{preprocessor}{\#define I2C\_FLTR\_ANOFF\_Pos        (4U)                                         }}
\DoxyCodeLine{10039 \textcolor{preprocessor}{\#define I2C\_FLTR\_ANOFF\_Msk        (0x1UL << I2C\_FLTR\_ANOFF\_Pos)                 }}
\DoxyCodeLine{10040 \textcolor{preprocessor}{\#define I2C\_FLTR\_ANOFF            I2C\_FLTR\_ANOFF\_Msk                           }}
\DoxyCodeLine{10042 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10043 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10044 \textcolor{comment}{/*                           Independent WATCHDOG                             */}}
\DoxyCodeLine{10045 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10046 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10047 \textcolor{comment}{/*******************  Bit definition for IWDG\_KR register  ********************/}}
\DoxyCodeLine{10048 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Pos     (0U)                                               }}
\DoxyCodeLine{10049 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY\_Msk     (0xFFFFUL << IWDG\_KR\_KEY\_Pos)                       }}
\DoxyCodeLine{10050 \textcolor{preprocessor}{\#define IWDG\_KR\_KEY         IWDG\_KR\_KEY\_Msk                                    }}
\DoxyCodeLine{10052 \textcolor{comment}{/*******************  Bit definition for IWDG\_PR register  ********************/}}
\DoxyCodeLine{10053 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Pos      (0U)                                               }}
\DoxyCodeLine{10054 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_Msk      (0x7UL << IWDG\_PR\_PR\_Pos)                           }}
\DoxyCodeLine{10055 \textcolor{preprocessor}{\#define IWDG\_PR\_PR          IWDG\_PR\_PR\_Msk                                     }}
\DoxyCodeLine{10056 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_0        (0x1UL << IWDG\_PR\_PR\_Pos)                           }}
\DoxyCodeLine{10057 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_1        (0x2UL << IWDG\_PR\_PR\_Pos)                           }}
\DoxyCodeLine{10058 \textcolor{preprocessor}{\#define IWDG\_PR\_PR\_2        (0x4UL << IWDG\_PR\_PR\_Pos)                           }}
\DoxyCodeLine{10060 \textcolor{comment}{/*******************  Bit definition for IWDG\_RLR register  *******************/}}
\DoxyCodeLine{10061 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Pos     (0U)                                               }}
\DoxyCodeLine{10062 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL\_Msk     (0xFFFUL << IWDG\_RLR\_RL\_Pos)                        }}
\DoxyCodeLine{10063 \textcolor{preprocessor}{\#define IWDG\_RLR\_RL         IWDG\_RLR\_RL\_Msk                                    }}
\DoxyCodeLine{10065 \textcolor{comment}{/*******************  Bit definition for IWDG\_SR register  ********************/}}
\DoxyCodeLine{10066 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Pos     (0U)                                               }}
\DoxyCodeLine{10067 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU\_Msk     (0x1UL << IWDG\_SR\_PVU\_Pos)                          }}
\DoxyCodeLine{10068 \textcolor{preprocessor}{\#define IWDG\_SR\_PVU         IWDG\_SR\_PVU\_Msk                                    }}
\DoxyCodeLine{10069 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Pos     (1U)                                               }}
\DoxyCodeLine{10070 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU\_Msk     (0x1UL << IWDG\_SR\_RVU\_Pos)                          }}
\DoxyCodeLine{10071 \textcolor{preprocessor}{\#define IWDG\_SR\_RVU         IWDG\_SR\_RVU\_Msk                                    }}
\DoxyCodeLine{10074 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10075 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10076 \textcolor{comment}{/*                      LCD-\/TFT Display Controller (LTDC)                     */}}
\DoxyCodeLine{10077 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10078 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10079 }
\DoxyCodeLine{10080 \textcolor{comment}{/********************  Bit definition for LTDC\_SSCR register  *****************/}}
\DoxyCodeLine{10081 }
\DoxyCodeLine{10082 \textcolor{preprocessor}{\#define LTDC\_SSCR\_VSH\_Pos            (0U)                                      }}
\DoxyCodeLine{10083 \textcolor{preprocessor}{\#define LTDC\_SSCR\_VSH\_Msk            (0x7FFUL << LTDC\_SSCR\_VSH\_Pos)             }}
\DoxyCodeLine{10084 \textcolor{preprocessor}{\#define LTDC\_SSCR\_VSH                LTDC\_SSCR\_VSH\_Msk                         }}
\DoxyCodeLine{10085 \textcolor{preprocessor}{\#define LTDC\_SSCR\_HSW\_Pos            (16U)                                     }}
\DoxyCodeLine{10086 \textcolor{preprocessor}{\#define LTDC\_SSCR\_HSW\_Msk            (0xFFFUL << LTDC\_SSCR\_HSW\_Pos)             }}
\DoxyCodeLine{10087 \textcolor{preprocessor}{\#define LTDC\_SSCR\_HSW                LTDC\_SSCR\_HSW\_Msk                         }}
\DoxyCodeLine{10089 \textcolor{comment}{/********************  Bit definition for LTDC\_BPCR register  *****************/}}
\DoxyCodeLine{10090 }
\DoxyCodeLine{10091 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AVBP\_Pos           (0U)                                      }}
\DoxyCodeLine{10092 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AVBP\_Msk           (0x7FFUL << LTDC\_BPCR\_AVBP\_Pos)            }}
\DoxyCodeLine{10093 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AVBP               LTDC\_BPCR\_AVBP\_Msk                        }}
\DoxyCodeLine{10094 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AHBP\_Pos           (16U)                                     }}
\DoxyCodeLine{10095 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AHBP\_Msk           (0xFFFUL << LTDC\_BPCR\_AHBP\_Pos)            }}
\DoxyCodeLine{10096 \textcolor{preprocessor}{\#define LTDC\_BPCR\_AHBP               LTDC\_BPCR\_AHBP\_Msk                        }}
\DoxyCodeLine{10098 \textcolor{comment}{/********************  Bit definition for LTDC\_AWCR register  *****************/}}
\DoxyCodeLine{10099 }
\DoxyCodeLine{10100 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAH\_Pos            (0U)                                      }}
\DoxyCodeLine{10101 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAH\_Msk            (0x7FFUL << LTDC\_AWCR\_AAH\_Pos)             }}
\DoxyCodeLine{10102 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAH                LTDC\_AWCR\_AAH\_Msk                         }}
\DoxyCodeLine{10103 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAW\_Pos            (16U)                                     }}
\DoxyCodeLine{10104 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAW\_Msk            (0xFFFUL << LTDC\_AWCR\_AAW\_Pos)             }}
\DoxyCodeLine{10105 \textcolor{preprocessor}{\#define LTDC\_AWCR\_AAW                LTDC\_AWCR\_AAW\_Msk                         }}
\DoxyCodeLine{10107 \textcolor{comment}{/********************  Bit definition for LTDC\_TWCR register  *****************/}}
\DoxyCodeLine{10108 }
\DoxyCodeLine{10109 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALH\_Pos         (0U)                                      }}
\DoxyCodeLine{10110 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALH\_Msk         (0x7FFUL << LTDC\_TWCR\_TOTALH\_Pos)          }}
\DoxyCodeLine{10111 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALH             LTDC\_TWCR\_TOTALH\_Msk                      }}
\DoxyCodeLine{10112 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALW\_Pos         (16U)                                     }}
\DoxyCodeLine{10113 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALW\_Msk         (0xFFFUL << LTDC\_TWCR\_TOTALW\_Pos)          }}
\DoxyCodeLine{10114 \textcolor{preprocessor}{\#define LTDC\_TWCR\_TOTALW             LTDC\_TWCR\_TOTALW\_Msk                      }}
\DoxyCodeLine{10116 \textcolor{comment}{/********************  Bit definition for LTDC\_GCR register  ******************/}}
\DoxyCodeLine{10117 }
\DoxyCodeLine{10118 \textcolor{preprocessor}{\#define LTDC\_GCR\_LTDCEN\_Pos          (0U)                                      }}
\DoxyCodeLine{10119 \textcolor{preprocessor}{\#define LTDC\_GCR\_LTDCEN\_Msk          (0x1UL << LTDC\_GCR\_LTDCEN\_Pos)             }}
\DoxyCodeLine{10120 \textcolor{preprocessor}{\#define LTDC\_GCR\_LTDCEN              LTDC\_GCR\_LTDCEN\_Msk                       }}
\DoxyCodeLine{10121 \textcolor{preprocessor}{\#define LTDC\_GCR\_DBW\_Pos             (4U)                                      }}
\DoxyCodeLine{10122 \textcolor{preprocessor}{\#define LTDC\_GCR\_DBW\_Msk             (0x7UL << LTDC\_GCR\_DBW\_Pos)                }}
\DoxyCodeLine{10123 \textcolor{preprocessor}{\#define LTDC\_GCR\_DBW                 LTDC\_GCR\_DBW\_Msk                          }}
\DoxyCodeLine{10124 \textcolor{preprocessor}{\#define LTDC\_GCR\_DGW\_Pos             (8U)                                      }}
\DoxyCodeLine{10125 \textcolor{preprocessor}{\#define LTDC\_GCR\_DGW\_Msk             (0x7UL << LTDC\_GCR\_DGW\_Pos)                }}
\DoxyCodeLine{10126 \textcolor{preprocessor}{\#define LTDC\_GCR\_DGW                 LTDC\_GCR\_DGW\_Msk                          }}
\DoxyCodeLine{10127 \textcolor{preprocessor}{\#define LTDC\_GCR\_DRW\_Pos             (12U)                                     }}
\DoxyCodeLine{10128 \textcolor{preprocessor}{\#define LTDC\_GCR\_DRW\_Msk             (0x7UL << LTDC\_GCR\_DRW\_Pos)                }}
\DoxyCodeLine{10129 \textcolor{preprocessor}{\#define LTDC\_GCR\_DRW                 LTDC\_GCR\_DRW\_Msk                          }}
\DoxyCodeLine{10130 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEN\_Pos             (16U)                                     }}
\DoxyCodeLine{10131 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEN\_Msk             (0x1UL << LTDC\_GCR\_DEN\_Pos)                }}
\DoxyCodeLine{10132 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEN                 LTDC\_GCR\_DEN\_Msk                          }}
\DoxyCodeLine{10133 \textcolor{preprocessor}{\#define LTDC\_GCR\_PCPOL\_Pos           (28U)                                     }}
\DoxyCodeLine{10134 \textcolor{preprocessor}{\#define LTDC\_GCR\_PCPOL\_Msk           (0x1UL << LTDC\_GCR\_PCPOL\_Pos)              }}
\DoxyCodeLine{10135 \textcolor{preprocessor}{\#define LTDC\_GCR\_PCPOL               LTDC\_GCR\_PCPOL\_Msk                        }}
\DoxyCodeLine{10136 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEPOL\_Pos           (29U)                                     }}
\DoxyCodeLine{10137 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEPOL\_Msk           (0x1UL << LTDC\_GCR\_DEPOL\_Pos)              }}
\DoxyCodeLine{10138 \textcolor{preprocessor}{\#define LTDC\_GCR\_DEPOL               LTDC\_GCR\_DEPOL\_Msk                        }}
\DoxyCodeLine{10139 \textcolor{preprocessor}{\#define LTDC\_GCR\_VSPOL\_Pos           (30U)                                     }}
\DoxyCodeLine{10140 \textcolor{preprocessor}{\#define LTDC\_GCR\_VSPOL\_Msk           (0x1UL << LTDC\_GCR\_VSPOL\_Pos)              }}
\DoxyCodeLine{10141 \textcolor{preprocessor}{\#define LTDC\_GCR\_VSPOL               LTDC\_GCR\_VSPOL\_Msk                        }}
\DoxyCodeLine{10142 \textcolor{preprocessor}{\#define LTDC\_GCR\_HSPOL\_Pos           (31U)                                     }}
\DoxyCodeLine{10143 \textcolor{preprocessor}{\#define LTDC\_GCR\_HSPOL\_Msk           (0x1UL << LTDC\_GCR\_HSPOL\_Pos)              }}
\DoxyCodeLine{10144 \textcolor{preprocessor}{\#define LTDC\_GCR\_HSPOL               LTDC\_GCR\_HSPOL\_Msk                        }}
\DoxyCodeLine{10146 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{10147 \textcolor{preprocessor}{\#define LTDC\_GCR\_DTEN                       LTDC\_GCR\_DEN}}
\DoxyCodeLine{10148 }
\DoxyCodeLine{10149 \textcolor{comment}{/********************  Bit definition for LTDC\_SRCR register  *****************/}}
\DoxyCodeLine{10150 }
\DoxyCodeLine{10151 \textcolor{preprocessor}{\#define LTDC\_SRCR\_IMR\_Pos            (0U)                                      }}
\DoxyCodeLine{10152 \textcolor{preprocessor}{\#define LTDC\_SRCR\_IMR\_Msk            (0x1UL << LTDC\_SRCR\_IMR\_Pos)               }}
\DoxyCodeLine{10153 \textcolor{preprocessor}{\#define LTDC\_SRCR\_IMR                LTDC\_SRCR\_IMR\_Msk                         }}
\DoxyCodeLine{10154 \textcolor{preprocessor}{\#define LTDC\_SRCR\_VBR\_Pos            (1U)                                      }}
\DoxyCodeLine{10155 \textcolor{preprocessor}{\#define LTDC\_SRCR\_VBR\_Msk            (0x1UL << LTDC\_SRCR\_VBR\_Pos)               }}
\DoxyCodeLine{10156 \textcolor{preprocessor}{\#define LTDC\_SRCR\_VBR                LTDC\_SRCR\_VBR\_Msk                         }}
\DoxyCodeLine{10158 \textcolor{comment}{/********************  Bit definition for LTDC\_BCCR register  *****************/}}
\DoxyCodeLine{10159 }
\DoxyCodeLine{10160 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCBLUE\_Pos         (0U)                                      }}
\DoxyCodeLine{10161 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCBLUE\_Msk         (0xFFUL << LTDC\_BCCR\_BCBLUE\_Pos)           }}
\DoxyCodeLine{10162 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCBLUE             LTDC\_BCCR\_BCBLUE\_Msk                      }}
\DoxyCodeLine{10163 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCGREEN\_Pos        (8U)                                      }}
\DoxyCodeLine{10164 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCGREEN\_Msk        (0xFFUL << LTDC\_BCCR\_BCGREEN\_Pos)          }}
\DoxyCodeLine{10165 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCGREEN            LTDC\_BCCR\_BCGREEN\_Msk                     }}
\DoxyCodeLine{10166 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCRED\_Pos          (16U)                                     }}
\DoxyCodeLine{10167 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCRED\_Msk          (0xFFUL << LTDC\_BCCR\_BCRED\_Pos)            }}
\DoxyCodeLine{10168 \textcolor{preprocessor}{\#define LTDC\_BCCR\_BCRED              LTDC\_BCCR\_BCRED\_Msk                       }}
\DoxyCodeLine{10170 \textcolor{comment}{/********************  Bit definition for LTDC\_IER register  ******************/}}
\DoxyCodeLine{10171 }
\DoxyCodeLine{10172 \textcolor{preprocessor}{\#define LTDC\_IER\_LIE\_Pos             (0U)                                      }}
\DoxyCodeLine{10173 \textcolor{preprocessor}{\#define LTDC\_IER\_LIE\_Msk             (0x1UL << LTDC\_IER\_LIE\_Pos)                }}
\DoxyCodeLine{10174 \textcolor{preprocessor}{\#define LTDC\_IER\_LIE                 LTDC\_IER\_LIE\_Msk                          }}
\DoxyCodeLine{10175 \textcolor{preprocessor}{\#define LTDC\_IER\_FUIE\_Pos            (1U)                                      }}
\DoxyCodeLine{10176 \textcolor{preprocessor}{\#define LTDC\_IER\_FUIE\_Msk            (0x1UL << LTDC\_IER\_FUIE\_Pos)               }}
\DoxyCodeLine{10177 \textcolor{preprocessor}{\#define LTDC\_IER\_FUIE                LTDC\_IER\_FUIE\_Msk                         }}
\DoxyCodeLine{10178 \textcolor{preprocessor}{\#define LTDC\_IER\_TERRIE\_Pos          (2U)                                      }}
\DoxyCodeLine{10179 \textcolor{preprocessor}{\#define LTDC\_IER\_TERRIE\_Msk          (0x1UL << LTDC\_IER\_TERRIE\_Pos)             }}
\DoxyCodeLine{10180 \textcolor{preprocessor}{\#define LTDC\_IER\_TERRIE              LTDC\_IER\_TERRIE\_Msk                       }}
\DoxyCodeLine{10181 \textcolor{preprocessor}{\#define LTDC\_IER\_RRIE\_Pos            (3U)                                      }}
\DoxyCodeLine{10182 \textcolor{preprocessor}{\#define LTDC\_IER\_RRIE\_Msk            (0x1UL << LTDC\_IER\_RRIE\_Pos)               }}
\DoxyCodeLine{10183 \textcolor{preprocessor}{\#define LTDC\_IER\_RRIE                LTDC\_IER\_RRIE\_Msk                         }}
\DoxyCodeLine{10185 \textcolor{comment}{/********************  Bit definition for LTDC\_ISR register  ******************/}}
\DoxyCodeLine{10186 }
\DoxyCodeLine{10187 \textcolor{preprocessor}{\#define LTDC\_ISR\_LIF\_Pos             (0U)                                      }}
\DoxyCodeLine{10188 \textcolor{preprocessor}{\#define LTDC\_ISR\_LIF\_Msk             (0x1UL << LTDC\_ISR\_LIF\_Pos)                }}
\DoxyCodeLine{10189 \textcolor{preprocessor}{\#define LTDC\_ISR\_LIF                 LTDC\_ISR\_LIF\_Msk                          }}
\DoxyCodeLine{10190 \textcolor{preprocessor}{\#define LTDC\_ISR\_FUIF\_Pos            (1U)                                      }}
\DoxyCodeLine{10191 \textcolor{preprocessor}{\#define LTDC\_ISR\_FUIF\_Msk            (0x1UL << LTDC\_ISR\_FUIF\_Pos)               }}
\DoxyCodeLine{10192 \textcolor{preprocessor}{\#define LTDC\_ISR\_FUIF                LTDC\_ISR\_FUIF\_Msk                         }}
\DoxyCodeLine{10193 \textcolor{preprocessor}{\#define LTDC\_ISR\_TERRIF\_Pos          (2U)                                      }}
\DoxyCodeLine{10194 \textcolor{preprocessor}{\#define LTDC\_ISR\_TERRIF\_Msk          (0x1UL << LTDC\_ISR\_TERRIF\_Pos)             }}
\DoxyCodeLine{10195 \textcolor{preprocessor}{\#define LTDC\_ISR\_TERRIF              LTDC\_ISR\_TERRIF\_Msk                       }}
\DoxyCodeLine{10196 \textcolor{preprocessor}{\#define LTDC\_ISR\_RRIF\_Pos            (3U)                                      }}
\DoxyCodeLine{10197 \textcolor{preprocessor}{\#define LTDC\_ISR\_RRIF\_Msk            (0x1UL << LTDC\_ISR\_RRIF\_Pos)               }}
\DoxyCodeLine{10198 \textcolor{preprocessor}{\#define LTDC\_ISR\_RRIF                LTDC\_ISR\_RRIF\_Msk                         }}
\DoxyCodeLine{10200 \textcolor{comment}{/********************  Bit definition for LTDC\_ICR register  ******************/}}
\DoxyCodeLine{10201 }
\DoxyCodeLine{10202 \textcolor{preprocessor}{\#define LTDC\_ICR\_CLIF\_Pos            (0U)                                      }}
\DoxyCodeLine{10203 \textcolor{preprocessor}{\#define LTDC\_ICR\_CLIF\_Msk            (0x1UL << LTDC\_ICR\_CLIF\_Pos)               }}
\DoxyCodeLine{10204 \textcolor{preprocessor}{\#define LTDC\_ICR\_CLIF                LTDC\_ICR\_CLIF\_Msk                         }}
\DoxyCodeLine{10205 \textcolor{preprocessor}{\#define LTDC\_ICR\_CFUIF\_Pos           (1U)                                      }}
\DoxyCodeLine{10206 \textcolor{preprocessor}{\#define LTDC\_ICR\_CFUIF\_Msk           (0x1UL << LTDC\_ICR\_CFUIF\_Pos)              }}
\DoxyCodeLine{10207 \textcolor{preprocessor}{\#define LTDC\_ICR\_CFUIF               LTDC\_ICR\_CFUIF\_Msk                        }}
\DoxyCodeLine{10208 \textcolor{preprocessor}{\#define LTDC\_ICR\_CTERRIF\_Pos         (2U)                                      }}
\DoxyCodeLine{10209 \textcolor{preprocessor}{\#define LTDC\_ICR\_CTERRIF\_Msk         (0x1UL << LTDC\_ICR\_CTERRIF\_Pos)            }}
\DoxyCodeLine{10210 \textcolor{preprocessor}{\#define LTDC\_ICR\_CTERRIF             LTDC\_ICR\_CTERRIF\_Msk                      }}
\DoxyCodeLine{10211 \textcolor{preprocessor}{\#define LTDC\_ICR\_CRRIF\_Pos           (3U)                                      }}
\DoxyCodeLine{10212 \textcolor{preprocessor}{\#define LTDC\_ICR\_CRRIF\_Msk           (0x1UL << LTDC\_ICR\_CRRIF\_Pos)              }}
\DoxyCodeLine{10213 \textcolor{preprocessor}{\#define LTDC\_ICR\_CRRIF               LTDC\_ICR\_CRRIF\_Msk                        }}
\DoxyCodeLine{10215 \textcolor{comment}{/********************  Bit definition for LTDC\_LIPCR register  ****************/}}
\DoxyCodeLine{10216 }
\DoxyCodeLine{10217 \textcolor{preprocessor}{\#define LTDC\_LIPCR\_LIPOS\_Pos         (0U)                                      }}
\DoxyCodeLine{10218 \textcolor{preprocessor}{\#define LTDC\_LIPCR\_LIPOS\_Msk         (0x7FFUL << LTDC\_LIPCR\_LIPOS\_Pos)          }}
\DoxyCodeLine{10219 \textcolor{preprocessor}{\#define LTDC\_LIPCR\_LIPOS             LTDC\_LIPCR\_LIPOS\_Msk                      }}
\DoxyCodeLine{10221 \textcolor{comment}{/********************  Bit definition for LTDC\_CPSR register  *****************/}}
\DoxyCodeLine{10222 }
\DoxyCodeLine{10223 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CYPOS\_Pos          (0U)                                      }}
\DoxyCodeLine{10224 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CYPOS\_Msk          (0xFFFFUL << LTDC\_CPSR\_CYPOS\_Pos)          }}
\DoxyCodeLine{10225 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CYPOS              LTDC\_CPSR\_CYPOS\_Msk                       }}
\DoxyCodeLine{10226 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CXPOS\_Pos          (16U)                                     }}
\DoxyCodeLine{10227 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CXPOS\_Msk          (0xFFFFUL << LTDC\_CPSR\_CXPOS\_Pos)          }}
\DoxyCodeLine{10228 \textcolor{preprocessor}{\#define LTDC\_CPSR\_CXPOS              LTDC\_CPSR\_CXPOS\_Msk                       }}
\DoxyCodeLine{10230 \textcolor{comment}{/********************  Bit definition for LTDC\_CDSR register  *****************/}}
\DoxyCodeLine{10231 }
\DoxyCodeLine{10232 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VDES\_Pos           (0U)                                      }}
\DoxyCodeLine{10233 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VDES\_Msk           (0x1UL << LTDC\_CDSR\_VDES\_Pos)              }}
\DoxyCodeLine{10234 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VDES               LTDC\_CDSR\_VDES\_Msk                        }}
\DoxyCodeLine{10235 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HDES\_Pos           (1U)                                      }}
\DoxyCodeLine{10236 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HDES\_Msk           (0x1UL << LTDC\_CDSR\_HDES\_Pos)              }}
\DoxyCodeLine{10237 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HDES               LTDC\_CDSR\_HDES\_Msk                        }}
\DoxyCodeLine{10238 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VSYNCS\_Pos         (2U)                                      }}
\DoxyCodeLine{10239 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VSYNCS\_Msk         (0x1UL << LTDC\_CDSR\_VSYNCS\_Pos)            }}
\DoxyCodeLine{10240 \textcolor{preprocessor}{\#define LTDC\_CDSR\_VSYNCS             LTDC\_CDSR\_VSYNCS\_Msk                      }}
\DoxyCodeLine{10241 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HSYNCS\_Pos         (3U)                                      }}
\DoxyCodeLine{10242 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HSYNCS\_Msk         (0x1UL << LTDC\_CDSR\_HSYNCS\_Pos)            }}
\DoxyCodeLine{10243 \textcolor{preprocessor}{\#define LTDC\_CDSR\_HSYNCS             LTDC\_CDSR\_HSYNCS\_Msk                      }}
\DoxyCodeLine{10245 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCR register  *****************/}}
\DoxyCodeLine{10246 }
\DoxyCodeLine{10247 \textcolor{preprocessor}{\#define LTDC\_LxCR\_LEN\_Pos            (0U)                                      }}
\DoxyCodeLine{10248 \textcolor{preprocessor}{\#define LTDC\_LxCR\_LEN\_Msk            (0x1UL << LTDC\_LxCR\_LEN\_Pos)               }}
\DoxyCodeLine{10249 \textcolor{preprocessor}{\#define LTDC\_LxCR\_LEN                LTDC\_LxCR\_LEN\_Msk                         }}
\DoxyCodeLine{10250 \textcolor{preprocessor}{\#define LTDC\_LxCR\_COLKEN\_Pos         (1U)                                      }}
\DoxyCodeLine{10251 \textcolor{preprocessor}{\#define LTDC\_LxCR\_COLKEN\_Msk         (0x1UL << LTDC\_LxCR\_COLKEN\_Pos)            }}
\DoxyCodeLine{10252 \textcolor{preprocessor}{\#define LTDC\_LxCR\_COLKEN             LTDC\_LxCR\_COLKEN\_Msk                      }}
\DoxyCodeLine{10253 \textcolor{preprocessor}{\#define LTDC\_LxCR\_CLUTEN\_Pos         (4U)                                      }}
\DoxyCodeLine{10254 \textcolor{preprocessor}{\#define LTDC\_LxCR\_CLUTEN\_Msk         (0x1UL << LTDC\_LxCR\_CLUTEN\_Pos)            }}
\DoxyCodeLine{10255 \textcolor{preprocessor}{\#define LTDC\_LxCR\_CLUTEN             LTDC\_LxCR\_CLUTEN\_Msk                      }}
\DoxyCodeLine{10257 \textcolor{comment}{/********************  Bit definition for LTDC\_LxWHPCR register  **************/}}
\DoxyCodeLine{10258 }
\DoxyCodeLine{10259 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSTPOS\_Pos     (0U)                                      }}
\DoxyCodeLine{10260 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSTPOS\_Msk     (0xFFFUL << LTDC\_LxWHPCR\_WHSTPOS\_Pos)      }}
\DoxyCodeLine{10261 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSTPOS         LTDC\_LxWHPCR\_WHSTPOS\_Msk                  }}
\DoxyCodeLine{10262 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSPPOS\_Pos     (16U)                                     }}
\DoxyCodeLine{10263 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSPPOS\_Msk     (0xFFFFUL << LTDC\_LxWHPCR\_WHSPPOS\_Pos)     }}
\DoxyCodeLine{10264 \textcolor{preprocessor}{\#define LTDC\_LxWHPCR\_WHSPPOS         LTDC\_LxWHPCR\_WHSPPOS\_Msk                  }}
\DoxyCodeLine{10266 \textcolor{comment}{/********************  Bit definition for LTDC\_LxWVPCR register  **************/}}
\DoxyCodeLine{10267 }
\DoxyCodeLine{10268 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSTPOS\_Pos     (0U)                                      }}
\DoxyCodeLine{10269 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSTPOS\_Msk     (0xFFFUL << LTDC\_LxWVPCR\_WVSTPOS\_Pos)      }}
\DoxyCodeLine{10270 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSTPOS         LTDC\_LxWVPCR\_WVSTPOS\_Msk                  }}
\DoxyCodeLine{10271 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSPPOS\_Pos     (16U)                                     }}
\DoxyCodeLine{10272 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSPPOS\_Msk     (0xFFFFUL << LTDC\_LxWVPCR\_WVSPPOS\_Pos)     }}
\DoxyCodeLine{10273 \textcolor{preprocessor}{\#define LTDC\_LxWVPCR\_WVSPPOS         LTDC\_LxWVPCR\_WVSPPOS\_Msk                  }}
\DoxyCodeLine{10275 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCKCR register  ***************/}}
\DoxyCodeLine{10276 }
\DoxyCodeLine{10277 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKBLUE\_Pos       (0U)                                      }}
\DoxyCodeLine{10278 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKBLUE\_Msk       (0xFFUL << LTDC\_LxCKCR\_CKBLUE\_Pos)         }}
\DoxyCodeLine{10279 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKBLUE           LTDC\_LxCKCR\_CKBLUE\_Msk                    }}
\DoxyCodeLine{10280 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKGREEN\_Pos      (8U)                                      }}
\DoxyCodeLine{10281 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKGREEN\_Msk      (0xFFUL << LTDC\_LxCKCR\_CKGREEN\_Pos)        }}
\DoxyCodeLine{10282 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKGREEN          LTDC\_LxCKCR\_CKGREEN\_Msk                   }}
\DoxyCodeLine{10283 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKRED\_Pos        (16U)                                     }}
\DoxyCodeLine{10284 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKRED\_Msk        (0xFFUL << LTDC\_LxCKCR\_CKRED\_Pos)          }}
\DoxyCodeLine{10285 \textcolor{preprocessor}{\#define LTDC\_LxCKCR\_CKRED            LTDC\_LxCKCR\_CKRED\_Msk                     }}
\DoxyCodeLine{10287 \textcolor{comment}{/********************  Bit definition for LTDC\_LxPFCR register  ***************/}}
\DoxyCodeLine{10288 }
\DoxyCodeLine{10289 \textcolor{preprocessor}{\#define LTDC\_LxPFCR\_PF\_Pos           (0U)                                      }}
\DoxyCodeLine{10290 \textcolor{preprocessor}{\#define LTDC\_LxPFCR\_PF\_Msk           (0x7UL << LTDC\_LxPFCR\_PF\_Pos)              }}
\DoxyCodeLine{10291 \textcolor{preprocessor}{\#define LTDC\_LxPFCR\_PF               LTDC\_LxPFCR\_PF\_Msk                        }}
\DoxyCodeLine{10293 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCACR register  ***************/}}
\DoxyCodeLine{10294 }
\DoxyCodeLine{10295 \textcolor{preprocessor}{\#define LTDC\_LxCACR\_CONSTA\_Pos       (0U)                                      }}
\DoxyCodeLine{10296 \textcolor{preprocessor}{\#define LTDC\_LxCACR\_CONSTA\_Msk       (0xFFUL << LTDC\_LxCACR\_CONSTA\_Pos)         }}
\DoxyCodeLine{10297 \textcolor{preprocessor}{\#define LTDC\_LxCACR\_CONSTA           LTDC\_LxCACR\_CONSTA\_Msk                    }}
\DoxyCodeLine{10299 \textcolor{comment}{/********************  Bit definition for LTDC\_LxDCCR register  ***************/}}
\DoxyCodeLine{10300 }
\DoxyCodeLine{10301 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCBLUE\_Pos       (0U)                                      }}
\DoxyCodeLine{10302 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCBLUE\_Msk       (0xFFUL << LTDC\_LxDCCR\_DCBLUE\_Pos)         }}
\DoxyCodeLine{10303 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCBLUE           LTDC\_LxDCCR\_DCBLUE\_Msk                    }}
\DoxyCodeLine{10304 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCGREEN\_Pos      (8U)                                      }}
\DoxyCodeLine{10305 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCGREEN\_Msk      (0xFFUL << LTDC\_LxDCCR\_DCGREEN\_Pos)        }}
\DoxyCodeLine{10306 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCGREEN          LTDC\_LxDCCR\_DCGREEN\_Msk                   }}
\DoxyCodeLine{10307 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCRED\_Pos        (16U)                                     }}
\DoxyCodeLine{10308 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCRED\_Msk        (0xFFUL << LTDC\_LxDCCR\_DCRED\_Pos)          }}
\DoxyCodeLine{10309 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCRED            LTDC\_LxDCCR\_DCRED\_Msk                     }}
\DoxyCodeLine{10310 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCALPHA\_Pos      (24U)                                     }}
\DoxyCodeLine{10311 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCALPHA\_Msk      (0xFFUL << LTDC\_LxDCCR\_DCALPHA\_Pos)        }}
\DoxyCodeLine{10312 \textcolor{preprocessor}{\#define LTDC\_LxDCCR\_DCALPHA          LTDC\_LxDCCR\_DCALPHA\_Msk                   }}
\DoxyCodeLine{10314 \textcolor{comment}{/********************  Bit definition for LTDC\_LxBFCR register  ***************/}}
\DoxyCodeLine{10315 }
\DoxyCodeLine{10316 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF2\_Pos          (0U)                                      }}
\DoxyCodeLine{10317 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF2\_Msk          (0x7UL << LTDC\_LxBFCR\_BF2\_Pos)             }}
\DoxyCodeLine{10318 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF2              LTDC\_LxBFCR\_BF2\_Msk                       }}
\DoxyCodeLine{10319 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF1\_Pos          (8U)                                      }}
\DoxyCodeLine{10320 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF1\_Msk          (0x7UL << LTDC\_LxBFCR\_BF1\_Pos)             }}
\DoxyCodeLine{10321 \textcolor{preprocessor}{\#define LTDC\_LxBFCR\_BF1              LTDC\_LxBFCR\_BF1\_Msk                       }}
\DoxyCodeLine{10323 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCFBAR register  **************/}}
\DoxyCodeLine{10324 }
\DoxyCodeLine{10325 \textcolor{preprocessor}{\#define LTDC\_LxCFBAR\_CFBADD\_Pos      (0U)                                      }}
\DoxyCodeLine{10326 \textcolor{preprocessor}{\#define LTDC\_LxCFBAR\_CFBADD\_Msk      (0xFFFFFFFFUL << LTDC\_LxCFBAR\_CFBADD\_Pos)  }}
\DoxyCodeLine{10327 \textcolor{preprocessor}{\#define LTDC\_LxCFBAR\_CFBADD          LTDC\_LxCFBAR\_CFBADD\_Msk                   }}
\DoxyCodeLine{10329 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCFBLR register  **************/}}
\DoxyCodeLine{10330 }
\DoxyCodeLine{10331 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBLL\_Pos       (0U)                                      }}
\DoxyCodeLine{10332 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBLL\_Msk       (0x1FFFUL << LTDC\_LxCFBLR\_CFBLL\_Pos)       }}
\DoxyCodeLine{10333 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBLL           LTDC\_LxCFBLR\_CFBLL\_Msk                    }}
\DoxyCodeLine{10334 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBP\_Pos        (16U)                                     }}
\DoxyCodeLine{10335 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBP\_Msk        (0x1FFFUL << LTDC\_LxCFBLR\_CFBP\_Pos)        }}
\DoxyCodeLine{10336 \textcolor{preprocessor}{\#define LTDC\_LxCFBLR\_CFBP            LTDC\_LxCFBLR\_CFBP\_Msk                     }}
\DoxyCodeLine{10338 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCFBLNR register  *************/}}
\DoxyCodeLine{10339 }
\DoxyCodeLine{10340 \textcolor{preprocessor}{\#define LTDC\_LxCFBLNR\_CFBLNBR\_Pos    (0U)                                      }}
\DoxyCodeLine{10341 \textcolor{preprocessor}{\#define LTDC\_LxCFBLNR\_CFBLNBR\_Msk    (0x7FFUL << LTDC\_LxCFBLNR\_CFBLNBR\_Pos)     }}
\DoxyCodeLine{10342 \textcolor{preprocessor}{\#define LTDC\_LxCFBLNR\_CFBLNBR        LTDC\_LxCFBLNR\_CFBLNBR\_Msk                 }}
\DoxyCodeLine{10344 \textcolor{comment}{/********************  Bit definition for LTDC\_LxCLUTWR register  *************/}}
\DoxyCodeLine{10345 }
\DoxyCodeLine{10346 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_BLUE\_Pos       (0U)                                      }}
\DoxyCodeLine{10347 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_BLUE\_Msk       (0xFFUL << LTDC\_LxCLUTWR\_BLUE\_Pos)         }}
\DoxyCodeLine{10348 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_BLUE           LTDC\_LxCLUTWR\_BLUE\_Msk                    }}
\DoxyCodeLine{10349 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_GREEN\_Pos      (8U)                                      }}
\DoxyCodeLine{10350 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_GREEN\_Msk      (0xFFUL << LTDC\_LxCLUTWR\_GREEN\_Pos)        }}
\DoxyCodeLine{10351 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_GREEN          LTDC\_LxCLUTWR\_GREEN\_Msk                   }}
\DoxyCodeLine{10352 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_RED\_Pos        (16U)                                     }}
\DoxyCodeLine{10353 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_RED\_Msk        (0xFFUL << LTDC\_LxCLUTWR\_RED\_Pos)          }}
\DoxyCodeLine{10354 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_RED            LTDC\_LxCLUTWR\_RED\_Msk                     }}
\DoxyCodeLine{10355 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_CLUTADD\_Pos    (24U)                                     }}
\DoxyCodeLine{10356 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_CLUTADD\_Msk    (0xFFUL << LTDC\_LxCLUTWR\_CLUTADD\_Pos)      }}
\DoxyCodeLine{10357 \textcolor{preprocessor}{\#define LTDC\_LxCLUTWR\_CLUTADD        LTDC\_LxCLUTWR\_CLUTADD\_Msk                 }}
\DoxyCodeLine{10360 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10361 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10362 \textcolor{comment}{/*                             Power Control                                  */}}
\DoxyCodeLine{10363 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10364 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10365 \textcolor{comment}{/********************  Bit definition for PWR\_CR register  ********************/}}
\DoxyCodeLine{10366 \textcolor{preprocessor}{\#define PWR\_CR\_LPDS\_Pos        (0U)                                            }}
\DoxyCodeLine{10367 \textcolor{preprocessor}{\#define PWR\_CR\_LPDS\_Msk        (0x1UL << PWR\_CR\_LPDS\_Pos)                       }}
\DoxyCodeLine{10368 \textcolor{preprocessor}{\#define PWR\_CR\_LPDS            PWR\_CR\_LPDS\_Msk                                 }}
\DoxyCodeLine{10369 \textcolor{preprocessor}{\#define PWR\_CR\_PDDS\_Pos        (1U)                                            }}
\DoxyCodeLine{10370 \textcolor{preprocessor}{\#define PWR\_CR\_PDDS\_Msk        (0x1UL << PWR\_CR\_PDDS\_Pos)                       }}
\DoxyCodeLine{10371 \textcolor{preprocessor}{\#define PWR\_CR\_PDDS            PWR\_CR\_PDDS\_Msk                                 }}
\DoxyCodeLine{10372 \textcolor{preprocessor}{\#define PWR\_CR\_CWUF\_Pos        (2U)                                            }}
\DoxyCodeLine{10373 \textcolor{preprocessor}{\#define PWR\_CR\_CWUF\_Msk        (0x1UL << PWR\_CR\_CWUF\_Pos)                       }}
\DoxyCodeLine{10374 \textcolor{preprocessor}{\#define PWR\_CR\_CWUF            PWR\_CR\_CWUF\_Msk                                 }}
\DoxyCodeLine{10375 \textcolor{preprocessor}{\#define PWR\_CR\_CSBF\_Pos        (3U)                                            }}
\DoxyCodeLine{10376 \textcolor{preprocessor}{\#define PWR\_CR\_CSBF\_Msk        (0x1UL << PWR\_CR\_CSBF\_Pos)                       }}
\DoxyCodeLine{10377 \textcolor{preprocessor}{\#define PWR\_CR\_CSBF            PWR\_CR\_CSBF\_Msk                                 }}
\DoxyCodeLine{10378 \textcolor{preprocessor}{\#define PWR\_CR\_PVDE\_Pos        (4U)                                            }}
\DoxyCodeLine{10379 \textcolor{preprocessor}{\#define PWR\_CR\_PVDE\_Msk        (0x1UL << PWR\_CR\_PVDE\_Pos)                       }}
\DoxyCodeLine{10380 \textcolor{preprocessor}{\#define PWR\_CR\_PVDE            PWR\_CR\_PVDE\_Msk                                 }}
\DoxyCodeLine{10382 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_Pos         (5U)                                            }}
\DoxyCodeLine{10383 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_Msk         (0x7UL << PWR\_CR\_PLS\_Pos)                        }}
\DoxyCodeLine{10384 \textcolor{preprocessor}{\#define PWR\_CR\_PLS             PWR\_CR\_PLS\_Msk                                  }}
\DoxyCodeLine{10385 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_0           (0x1UL << PWR\_CR\_PLS\_Pos)                        }}
\DoxyCodeLine{10386 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_1           (0x2UL << PWR\_CR\_PLS\_Pos)                        }}
\DoxyCodeLine{10387 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_2           (0x4UL << PWR\_CR\_PLS\_Pos)                        }}
\DoxyCodeLine{10390 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV0        0x00000000U                                     }}
\DoxyCodeLine{10391 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV1        0x00000020U                                     }}
\DoxyCodeLine{10392 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV2        0x00000040U                                     }}
\DoxyCodeLine{10393 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV3        0x00000060U                                     }}
\DoxyCodeLine{10394 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV4        0x00000080U                                     }}
\DoxyCodeLine{10395 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV5        0x000000A0U                                     }}
\DoxyCodeLine{10396 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV6        0x000000C0U                                     }}
\DoxyCodeLine{10397 \textcolor{preprocessor}{\#define PWR\_CR\_PLS\_LEV7        0x000000E0U                                     }}
\DoxyCodeLine{10398 \textcolor{preprocessor}{\#define PWR\_CR\_DBP\_Pos         (8U)                                            }}
\DoxyCodeLine{10399 \textcolor{preprocessor}{\#define PWR\_CR\_DBP\_Msk         (0x1UL << PWR\_CR\_DBP\_Pos)                        }}
\DoxyCodeLine{10400 \textcolor{preprocessor}{\#define PWR\_CR\_DBP             PWR\_CR\_DBP\_Msk                                  }}
\DoxyCodeLine{10401 \textcolor{preprocessor}{\#define PWR\_CR\_FPDS\_Pos        (9U)                                            }}
\DoxyCodeLine{10402 \textcolor{preprocessor}{\#define PWR\_CR\_FPDS\_Msk        (0x1UL << PWR\_CR\_FPDS\_Pos)                       }}
\DoxyCodeLine{10403 \textcolor{preprocessor}{\#define PWR\_CR\_FPDS            PWR\_CR\_FPDS\_Msk                                 }}
\DoxyCodeLine{10404 \textcolor{preprocessor}{\#define PWR\_CR\_LPLVDS\_Pos      (10U)                                           }}
\DoxyCodeLine{10405 \textcolor{preprocessor}{\#define PWR\_CR\_LPLVDS\_Msk      (0x1UL << PWR\_CR\_LPLVDS\_Pos)                     }}
\DoxyCodeLine{10406 \textcolor{preprocessor}{\#define PWR\_CR\_LPLVDS          PWR\_CR\_LPLVDS\_Msk                               }}
\DoxyCodeLine{10407 \textcolor{preprocessor}{\#define PWR\_CR\_MRLVDS\_Pos      (11U)                                           }}
\DoxyCodeLine{10408 \textcolor{preprocessor}{\#define PWR\_CR\_MRLVDS\_Msk      (0x1UL << PWR\_CR\_MRLVDS\_Pos)                     }}
\DoxyCodeLine{10409 \textcolor{preprocessor}{\#define PWR\_CR\_MRLVDS          PWR\_CR\_MRLVDS\_Msk                               }}
\DoxyCodeLine{10410 \textcolor{preprocessor}{\#define PWR\_CR\_ADCDC1\_Pos      (13U)                                           }}
\DoxyCodeLine{10411 \textcolor{preprocessor}{\#define PWR\_CR\_ADCDC1\_Msk      (0x1UL << PWR\_CR\_ADCDC1\_Pos)                     }}
\DoxyCodeLine{10412 \textcolor{preprocessor}{\#define PWR\_CR\_ADCDC1          PWR\_CR\_ADCDC1\_Msk                               }}
\DoxyCodeLine{10413 \textcolor{preprocessor}{\#define PWR\_CR\_VOS\_Pos         (14U)                                           }}
\DoxyCodeLine{10414 \textcolor{preprocessor}{\#define PWR\_CR\_VOS\_Msk         (0x3UL << PWR\_CR\_VOS\_Pos)                        }}
\DoxyCodeLine{10415 \textcolor{preprocessor}{\#define PWR\_CR\_VOS             PWR\_CR\_VOS\_Msk                                  }}
\DoxyCodeLine{10416 \textcolor{preprocessor}{\#define PWR\_CR\_VOS\_0           0x00004000U                                     }}
\DoxyCodeLine{10417 \textcolor{preprocessor}{\#define PWR\_CR\_VOS\_1           0x00008000U                                     }}
\DoxyCodeLine{10418 \textcolor{preprocessor}{\#define PWR\_CR\_ODEN\_Pos        (16U)                                           }}
\DoxyCodeLine{10419 \textcolor{preprocessor}{\#define PWR\_CR\_ODEN\_Msk        (0x1UL << PWR\_CR\_ODEN\_Pos)                       }}
\DoxyCodeLine{10420 \textcolor{preprocessor}{\#define PWR\_CR\_ODEN            PWR\_CR\_ODEN\_Msk                                 }}
\DoxyCodeLine{10421 \textcolor{preprocessor}{\#define PWR\_CR\_ODSWEN\_Pos      (17U)                                           }}
\DoxyCodeLine{10422 \textcolor{preprocessor}{\#define PWR\_CR\_ODSWEN\_Msk      (0x1UL << PWR\_CR\_ODSWEN\_Pos)                     }}
\DoxyCodeLine{10423 \textcolor{preprocessor}{\#define PWR\_CR\_ODSWEN          PWR\_CR\_ODSWEN\_Msk                               }}
\DoxyCodeLine{10424 \textcolor{preprocessor}{\#define PWR\_CR\_UDEN\_Pos        (18U)                                           }}
\DoxyCodeLine{10425 \textcolor{preprocessor}{\#define PWR\_CR\_UDEN\_Msk        (0x3UL << PWR\_CR\_UDEN\_Pos)                       }}
\DoxyCodeLine{10426 \textcolor{preprocessor}{\#define PWR\_CR\_UDEN            PWR\_CR\_UDEN\_Msk                                 }}
\DoxyCodeLine{10427 \textcolor{preprocessor}{\#define PWR\_CR\_UDEN\_0          (0x1UL << PWR\_CR\_UDEN\_Pos)                       }}
\DoxyCodeLine{10428 \textcolor{preprocessor}{\#define PWR\_CR\_UDEN\_1          (0x2UL << PWR\_CR\_UDEN\_Pos)                       }}
\DoxyCodeLine{10430 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{10431 \textcolor{preprocessor}{\#define  PWR\_CR\_PMODE                        PWR\_CR\_VOS}}
\DoxyCodeLine{10432 \textcolor{preprocessor}{\#define  PWR\_CR\_LPUDS                        PWR\_CR\_LPLVDS     }}
\DoxyCodeLine{10433 \textcolor{preprocessor}{\#define  PWR\_CR\_MRUDS                        PWR\_CR\_MRLVDS     }}
\DoxyCodeLine{10435 \textcolor{comment}{/*******************  Bit definition for PWR\_CSR register  ********************/}}
\DoxyCodeLine{10436 \textcolor{preprocessor}{\#define PWR\_CSR\_WUF\_Pos        (0U)                                            }}
\DoxyCodeLine{10437 \textcolor{preprocessor}{\#define PWR\_CSR\_WUF\_Msk        (0x1UL << PWR\_CSR\_WUF\_Pos)                       }}
\DoxyCodeLine{10438 \textcolor{preprocessor}{\#define PWR\_CSR\_WUF            PWR\_CSR\_WUF\_Msk                                 }}
\DoxyCodeLine{10439 \textcolor{preprocessor}{\#define PWR\_CSR\_SBF\_Pos        (1U)                                            }}
\DoxyCodeLine{10440 \textcolor{preprocessor}{\#define PWR\_CSR\_SBF\_Msk        (0x1UL << PWR\_CSR\_SBF\_Pos)                       }}
\DoxyCodeLine{10441 \textcolor{preprocessor}{\#define PWR\_CSR\_SBF            PWR\_CSR\_SBF\_Msk                                 }}
\DoxyCodeLine{10442 \textcolor{preprocessor}{\#define PWR\_CSR\_PVDO\_Pos       (2U)                                            }}
\DoxyCodeLine{10443 \textcolor{preprocessor}{\#define PWR\_CSR\_PVDO\_Msk       (0x1UL << PWR\_CSR\_PVDO\_Pos)                      }}
\DoxyCodeLine{10444 \textcolor{preprocessor}{\#define PWR\_CSR\_PVDO           PWR\_CSR\_PVDO\_Msk                                }}
\DoxyCodeLine{10445 \textcolor{preprocessor}{\#define PWR\_CSR\_BRR\_Pos        (3U)                                            }}
\DoxyCodeLine{10446 \textcolor{preprocessor}{\#define PWR\_CSR\_BRR\_Msk        (0x1UL << PWR\_CSR\_BRR\_Pos)                       }}
\DoxyCodeLine{10447 \textcolor{preprocessor}{\#define PWR\_CSR\_BRR            PWR\_CSR\_BRR\_Msk                                 }}
\DoxyCodeLine{10448 \textcolor{preprocessor}{\#define PWR\_CSR\_EWUP\_Pos       (8U)                                            }}
\DoxyCodeLine{10449 \textcolor{preprocessor}{\#define PWR\_CSR\_EWUP\_Msk       (0x1UL << PWR\_CSR\_EWUP\_Pos)                      }}
\DoxyCodeLine{10450 \textcolor{preprocessor}{\#define PWR\_CSR\_EWUP           PWR\_CSR\_EWUP\_Msk                                }}
\DoxyCodeLine{10451 \textcolor{preprocessor}{\#define PWR\_CSR\_BRE\_Pos        (9U)                                            }}
\DoxyCodeLine{10452 \textcolor{preprocessor}{\#define PWR\_CSR\_BRE\_Msk        (0x1UL << PWR\_CSR\_BRE\_Pos)                       }}
\DoxyCodeLine{10453 \textcolor{preprocessor}{\#define PWR\_CSR\_BRE            PWR\_CSR\_BRE\_Msk                                 }}
\DoxyCodeLine{10454 \textcolor{preprocessor}{\#define PWR\_CSR\_VOSRDY\_Pos     (14U)                                           }}
\DoxyCodeLine{10455 \textcolor{preprocessor}{\#define PWR\_CSR\_VOSRDY\_Msk     (0x1UL << PWR\_CSR\_VOSRDY\_Pos)                    }}
\DoxyCodeLine{10456 \textcolor{preprocessor}{\#define PWR\_CSR\_VOSRDY         PWR\_CSR\_VOSRDY\_Msk                              }}
\DoxyCodeLine{10457 \textcolor{preprocessor}{\#define PWR\_CSR\_ODRDY\_Pos      (16U)                                           }}
\DoxyCodeLine{10458 \textcolor{preprocessor}{\#define PWR\_CSR\_ODRDY\_Msk      (0x1UL << PWR\_CSR\_ODRDY\_Pos)                     }}
\DoxyCodeLine{10459 \textcolor{preprocessor}{\#define PWR\_CSR\_ODRDY          PWR\_CSR\_ODRDY\_Msk                               }}
\DoxyCodeLine{10460 \textcolor{preprocessor}{\#define PWR\_CSR\_ODSWRDY\_Pos    (17U)                                           }}
\DoxyCodeLine{10461 \textcolor{preprocessor}{\#define PWR\_CSR\_ODSWRDY\_Msk    (0x1UL << PWR\_CSR\_ODSWRDY\_Pos)                   }}
\DoxyCodeLine{10462 \textcolor{preprocessor}{\#define PWR\_CSR\_ODSWRDY        PWR\_CSR\_ODSWRDY\_Msk                             }}
\DoxyCodeLine{10463 \textcolor{preprocessor}{\#define PWR\_CSR\_UDRDY\_Pos      (18U)                                           }}
\DoxyCodeLine{10464 \textcolor{preprocessor}{\#define PWR\_CSR\_UDRDY\_Msk      (0x3UL << PWR\_CSR\_UDRDY\_Pos)                     }}
\DoxyCodeLine{10465 \textcolor{preprocessor}{\#define PWR\_CSR\_UDRDY          PWR\_CSR\_UDRDY\_Msk                               }}
\DoxyCodeLine{10466 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{10467 \textcolor{preprocessor}{\#define  PWR\_CSR\_UDSWRDY                     PWR\_CSR\_UDRDY}}
\DoxyCodeLine{10468 }
\DoxyCodeLine{10469 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{10470 \textcolor{preprocessor}{\#define  PWR\_CSR\_REGRDY                      PWR\_CSR\_VOSRDY}}
\DoxyCodeLine{10471 }
\DoxyCodeLine{10472 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10473 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10474 \textcolor{comment}{/*                         Reset and Clock Control                            */}}
\DoxyCodeLine{10475 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{10476 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{10477 \textcolor{comment}{/********************  Bit definition for RCC\_CR register  ********************/}}
\DoxyCodeLine{10478 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Pos                   (0U)                                }}
\DoxyCodeLine{10479 \textcolor{preprocessor}{\#define RCC\_CR\_HSION\_Msk                   (0x1UL << RCC\_CR\_HSION\_Pos)          }}
\DoxyCodeLine{10480 \textcolor{preprocessor}{\#define RCC\_CR\_HSION                       RCC\_CR\_HSION\_Msk                    }}
\DoxyCodeLine{10481 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Pos                  (1U)                                }}
\DoxyCodeLine{10482 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY\_Msk                  (0x1UL << RCC\_CR\_HSIRDY\_Pos)         }}
\DoxyCodeLine{10483 \textcolor{preprocessor}{\#define RCC\_CR\_HSIRDY                      RCC\_CR\_HSIRDY\_Msk                   }}
\DoxyCodeLine{10484 }
\DoxyCodeLine{10485 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_Pos                 (3U)                                }}
\DoxyCodeLine{10486 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_Msk                 (0x1FUL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{10487 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM                     RCC\_CR\_HSITRIM\_Msk                  }}
\DoxyCodeLine{10488 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_0                   (0x01UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{10489 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_1                   (0x02UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{10490 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_2                   (0x04UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{10491 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_3                   (0x08UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{10492 \textcolor{preprocessor}{\#define RCC\_CR\_HSITRIM\_4                   (0x10UL << RCC\_CR\_HSITRIM\_Pos)       }}
\DoxyCodeLine{10494 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_Pos                  (8U)                                }}
\DoxyCodeLine{10495 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_Msk                  (0xFFUL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10496 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL                      RCC\_CR\_HSICAL\_Msk                   }}
\DoxyCodeLine{10497 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_0                    (0x01UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10498 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_1                    (0x02UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10499 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_2                    (0x04UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10500 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_3                    (0x08UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10501 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_4                    (0x10UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10502 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_5                    (0x20UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10503 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_6                    (0x40UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10504 \textcolor{preprocessor}{\#define RCC\_CR\_HSICAL\_7                    (0x80UL << RCC\_CR\_HSICAL\_Pos)        }}
\DoxyCodeLine{10506 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Pos                   (16U)                               }}
\DoxyCodeLine{10507 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON\_Msk                   (0x1UL << RCC\_CR\_HSEON\_Pos)          }}
\DoxyCodeLine{10508 \textcolor{preprocessor}{\#define RCC\_CR\_HSEON                       RCC\_CR\_HSEON\_Msk                    }}
\DoxyCodeLine{10509 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Pos                  (17U)                               }}
\DoxyCodeLine{10510 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY\_Msk                  (0x1UL << RCC\_CR\_HSERDY\_Pos)         }}
\DoxyCodeLine{10511 \textcolor{preprocessor}{\#define RCC\_CR\_HSERDY                      RCC\_CR\_HSERDY\_Msk                   }}
\DoxyCodeLine{10512 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Pos                  (18U)                               }}
\DoxyCodeLine{10513 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP\_Msk                  (0x1UL << RCC\_CR\_HSEBYP\_Pos)         }}
\DoxyCodeLine{10514 \textcolor{preprocessor}{\#define RCC\_CR\_HSEBYP                      RCC\_CR\_HSEBYP\_Msk                   }}
\DoxyCodeLine{10515 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Pos                   (19U)                               }}
\DoxyCodeLine{10516 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON\_Msk                   (0x1UL << RCC\_CR\_CSSON\_Pos)          }}
\DoxyCodeLine{10517 \textcolor{preprocessor}{\#define RCC\_CR\_CSSON                       RCC\_CR\_CSSON\_Msk                    }}
\DoxyCodeLine{10518 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Pos                   (24U)                               }}
\DoxyCodeLine{10519 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON\_Msk                   (0x1UL << RCC\_CR\_PLLON\_Pos)          }}
\DoxyCodeLine{10520 \textcolor{preprocessor}{\#define RCC\_CR\_PLLON                       RCC\_CR\_PLLON\_Msk                    }}
\DoxyCodeLine{10521 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Pos                  (25U)                               }}
\DoxyCodeLine{10522 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY\_Msk                  (0x1UL << RCC\_CR\_PLLRDY\_Pos)         }}
\DoxyCodeLine{10523 \textcolor{preprocessor}{\#define RCC\_CR\_PLLRDY                      RCC\_CR\_PLLRDY\_Msk                   }}
\DoxyCodeLine{10524 \textcolor{comment}{/*}}
\DoxyCodeLine{10525 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{10526 \textcolor{comment}{ */}}
\DoxyCodeLine{10527 \textcolor{preprocessor}{\#define RCC\_PLLI2S\_SUPPORT                                                     }}
\DoxyCodeLine{10529 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON\_Pos                (26U)                               }}
\DoxyCodeLine{10530 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON\_Msk                (0x1UL << RCC\_CR\_PLLI2SON\_Pos)       }}
\DoxyCodeLine{10531 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SON                    RCC\_CR\_PLLI2SON\_Msk                 }}
\DoxyCodeLine{10532 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY\_Pos               (27U)                               }}
\DoxyCodeLine{10533 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY\_Msk               (0x1UL << RCC\_CR\_PLLI2SRDY\_Pos)      }}
\DoxyCodeLine{10534 \textcolor{preprocessor}{\#define RCC\_CR\_PLLI2SRDY                   RCC\_CR\_PLLI2SRDY\_Msk                }}
\DoxyCodeLine{10535 \textcolor{comment}{/*}}
\DoxyCodeLine{10536 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{10537 \textcolor{comment}{ */}}
\DoxyCodeLine{10538 \textcolor{preprocessor}{\#define RCC\_PLLSAI\_SUPPORT                                                     }}
\DoxyCodeLine{10540 \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAION\_Pos                (28U)                               }}
\DoxyCodeLine{10541 \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAION\_Msk                (0x1UL << RCC\_CR\_PLLSAION\_Pos)       }}
\DoxyCodeLine{10542 \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAION                    RCC\_CR\_PLLSAION\_Msk                 }}
\DoxyCodeLine{10543 \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAIRDY\_Pos               (29U)                               }}
\DoxyCodeLine{10544 \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAIRDY\_Msk               (0x1UL << RCC\_CR\_PLLSAIRDY\_Pos)      }}
\DoxyCodeLine{10545 \textcolor{preprocessor}{\#define RCC\_CR\_PLLSAIRDY                   RCC\_CR\_PLLSAIRDY\_Msk                }}
\DoxyCodeLine{10546 }
\DoxyCodeLine{10547 \textcolor{comment}{/********************  Bit definition for RCC\_PLLCFGR register  ***************/}}
\DoxyCodeLine{10548 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Pos               (0U)                                }}
\DoxyCodeLine{10549 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_Msk               (0x3FUL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{10550 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM                   RCC\_PLLCFGR\_PLLM\_Msk                }}
\DoxyCodeLine{10551 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_0                 (0x01UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{10552 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_1                 (0x02UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{10553 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_2                 (0x04UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{10554 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_3                 (0x08UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{10555 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_4                 (0x10UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{10556 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLM\_5                 (0x20UL << RCC\_PLLCFGR\_PLLM\_Pos)     }}
\DoxyCodeLine{10558 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Pos               (6U)                                }}
\DoxyCodeLine{10559 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_Msk               (0x1FFUL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10560 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN                   RCC\_PLLCFGR\_PLLN\_Msk                }}
\DoxyCodeLine{10561 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_0                 (0x001UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10562 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_1                 (0x002UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10563 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_2                 (0x004UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10564 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_3                 (0x008UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10565 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_4                 (0x010UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10566 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_5                 (0x020UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10567 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_6                 (0x040UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10568 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_7                 (0x080UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10569 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLN\_8                 (0x100UL << RCC\_PLLCFGR\_PLLN\_Pos)    }}
\DoxyCodeLine{10571 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Pos               (16U)                               }}
\DoxyCodeLine{10572 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_Msk               (0x3UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{10573 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP                   RCC\_PLLCFGR\_PLLP\_Msk                }}
\DoxyCodeLine{10574 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_0                 (0x1UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{10575 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLP\_1                 (0x2UL << RCC\_PLLCFGR\_PLLP\_Pos)      }}
\DoxyCodeLine{10577 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Pos             (22U)                               }}
\DoxyCodeLine{10578 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_Msk             (0x1UL << RCC\_PLLCFGR\_PLLSRC\_Pos)    }}
\DoxyCodeLine{10579 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC                 RCC\_PLLCFGR\_PLLSRC\_Msk              }}
\DoxyCodeLine{10580 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos         (22U)                               }}
\DoxyCodeLine{10581 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk         (0x1UL << RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos) }}
\DoxyCodeLine{10582 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSE             RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk          }}
\DoxyCodeLine{10583 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLSRC\_HSI             0x00000000U                         }}
\DoxyCodeLine{10584 }
\DoxyCodeLine{10585 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Pos               (24U)                               }}
\DoxyCodeLine{10586 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_Msk               (0xFUL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{10587 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ                   RCC\_PLLCFGR\_PLLQ\_Msk                }}
\DoxyCodeLine{10588 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_0                 (0x1UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{10589 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_1                 (0x2UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{10590 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_2                 (0x4UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{10591 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_PLLQ\_3                 (0x8UL << RCC\_PLLCFGR\_PLLQ\_Pos)      }}
\DoxyCodeLine{10594 \textcolor{comment}{/********************  Bit definition for RCC\_CFGR register  ******************/}}
\DoxyCodeLine{10596 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Pos                    (0U)                                }}
\DoxyCodeLine{10597 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_Msk                    (0x3UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{10598 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW                        RCC\_CFGR\_SW\_Msk                     }}
\DoxyCodeLine{10599 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_0                      (0x1UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{10600 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_1                      (0x2UL << RCC\_CFGR\_SW\_Pos)           }}
\DoxyCodeLine{10602 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSI                    0x00000000U                         }}
\DoxyCodeLine{10603 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_HSE                    0x00000001U                         }}
\DoxyCodeLine{10604 \textcolor{preprocessor}{\#define RCC\_CFGR\_SW\_PLL                    0x00000002U                         }}
\DoxyCodeLine{10607 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Pos                   (2U)                                }}
\DoxyCodeLine{10608 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_Msk                   (0x3UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{10609 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS                       RCC\_CFGR\_SWS\_Msk                    }}
\DoxyCodeLine{10610 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_0                     (0x1UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{10611 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_1                     (0x2UL << RCC\_CFGR\_SWS\_Pos)          }}
\DoxyCodeLine{10613 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSI                   0x00000000U                         }}
\DoxyCodeLine{10614 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_HSE                   0x00000004U                         }}
\DoxyCodeLine{10615 \textcolor{preprocessor}{\#define RCC\_CFGR\_SWS\_PLL                   0x00000008U                         }}
\DoxyCodeLine{10618 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Pos                  (4U)                                }}
\DoxyCodeLine{10619 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_Msk                  (0xFUL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{10620 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE                      RCC\_CFGR\_HPRE\_Msk                   }}
\DoxyCodeLine{10621 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_0                    (0x1UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{10622 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_1                    (0x2UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{10623 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_2                    (0x4UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{10624 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_3                    (0x8UL << RCC\_CFGR\_HPRE\_Pos)         }}
\DoxyCodeLine{10626 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV1                 0x00000000U                         }}
\DoxyCodeLine{10627 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV2                 0x00000080U                         }}
\DoxyCodeLine{10628 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV4                 0x00000090U                         }}
\DoxyCodeLine{10629 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV8                 0x000000A0U                         }}
\DoxyCodeLine{10630 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV16                0x000000B0U                         }}
\DoxyCodeLine{10631 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV64                0x000000C0U                         }}
\DoxyCodeLine{10632 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV128               0x000000D0U                         }}
\DoxyCodeLine{10633 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV256               0x000000E0U                         }}
\DoxyCodeLine{10634 \textcolor{preprocessor}{\#define RCC\_CFGR\_HPRE\_DIV512               0x000000F0U                         }}
\DoxyCodeLine{10637 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Pos                 (10U)                               }}
\DoxyCodeLine{10638 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_Msk                 (0x7UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{10639 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1                     RCC\_CFGR\_PPRE1\_Msk                  }}
\DoxyCodeLine{10640 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_0                   (0x1UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{10641 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_1                   (0x2UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{10642 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_2                   (0x4UL << RCC\_CFGR\_PPRE1\_Pos)        }}
\DoxyCodeLine{10644 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV1                0x00000000U                         }}
\DoxyCodeLine{10645 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV2                0x00001000U                         }}
\DoxyCodeLine{10646 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV4                0x00001400U                         }}
\DoxyCodeLine{10647 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV8                0x00001800U                         }}
\DoxyCodeLine{10648 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE1\_DIV16               0x00001C00U                         }}
\DoxyCodeLine{10651 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Pos                 (13U)                               }}
\DoxyCodeLine{10652 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_Msk                 (0x7UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{10653 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2                     RCC\_CFGR\_PPRE2\_Msk                  }}
\DoxyCodeLine{10654 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_0                   (0x1UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{10655 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_1                   (0x2UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{10656 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_2                   (0x4UL << RCC\_CFGR\_PPRE2\_Pos)        }}
\DoxyCodeLine{10658 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV1                0x00000000U                         }}
\DoxyCodeLine{10659 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV2                0x00008000U                         }}
\DoxyCodeLine{10660 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV4                0x0000A000U                         }}
\DoxyCodeLine{10661 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV8                0x0000C000U                         }}
\DoxyCodeLine{10662 \textcolor{preprocessor}{\#define RCC\_CFGR\_PPRE2\_DIV16               0x0000E000U                         }}
\DoxyCodeLine{10665 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_Pos                (16U)                               }}
\DoxyCodeLine{10666 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_Msk                (0x1FUL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{10667 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE                    RCC\_CFGR\_RTCPRE\_Msk                 }}
\DoxyCodeLine{10668 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_0                  (0x01UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{10669 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_1                  (0x02UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{10670 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_2                  (0x04UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{10671 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_3                  (0x08UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{10672 \textcolor{preprocessor}{\#define RCC\_CFGR\_RTCPRE\_4                  (0x10UL << RCC\_CFGR\_RTCPRE\_Pos)      }}
\DoxyCodeLine{10675 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_Pos                  (21U)                               }}
\DoxyCodeLine{10676 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_Msk                  (0x3UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{10677 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1                      RCC\_CFGR\_MCO1\_Msk                   }}
\DoxyCodeLine{10678 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_0                    (0x1UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{10679 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1\_1                    (0x2UL << RCC\_CFGR\_MCO1\_Pos)         }}
\DoxyCodeLine{10681 \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC\_Pos                (23U)                               }}
\DoxyCodeLine{10682 \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC\_Msk                (0x1UL << RCC\_CFGR\_I2SSRC\_Pos)       }}
\DoxyCodeLine{10683 \textcolor{preprocessor}{\#define RCC\_CFGR\_I2SSRC                    RCC\_CFGR\_I2SSRC\_Msk                 }}
\DoxyCodeLine{10684 }
\DoxyCodeLine{10685 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_Pos               (24U)                               }}
\DoxyCodeLine{10686 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_Msk               (0x7UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{10687 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE                   RCC\_CFGR\_MCO1PRE\_Msk                }}
\DoxyCodeLine{10688 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_0                 (0x1UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{10689 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_1                 (0x2UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{10690 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO1PRE\_2                 (0x4UL << RCC\_CFGR\_MCO1PRE\_Pos)      }}
\DoxyCodeLine{10692 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_Pos               (27U)                               }}
\DoxyCodeLine{10693 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_Msk               (0x7UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{10694 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE                   RCC\_CFGR\_MCO2PRE\_Msk                }}
\DoxyCodeLine{10695 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_0                 (0x1UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{10696 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_1                 (0x2UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{10697 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2PRE\_2                 (0x4UL << RCC\_CFGR\_MCO2PRE\_Pos)      }}
\DoxyCodeLine{10699 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_Pos                  (30U)                               }}
\DoxyCodeLine{10700 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_Msk                  (0x3UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{10701 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2                      RCC\_CFGR\_MCO2\_Msk                   }}
\DoxyCodeLine{10702 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_0                    (0x1UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{10703 \textcolor{preprocessor}{\#define RCC\_CFGR\_MCO2\_1                    (0x2UL << RCC\_CFGR\_MCO2\_Pos)         }}
\DoxyCodeLine{10705 \textcolor{comment}{/********************  Bit definition for RCC\_CIR register  *******************/}}
\DoxyCodeLine{10706 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF\_Pos                (0U)                                }}
\DoxyCodeLine{10707 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF\_Msk                (0x1UL << RCC\_CIR\_LSIRDYF\_Pos)       }}
\DoxyCodeLine{10708 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYF                    RCC\_CIR\_LSIRDYF\_Msk                 }}
\DoxyCodeLine{10709 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF\_Pos                (1U)                                }}
\DoxyCodeLine{10710 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF\_Msk                (0x1UL << RCC\_CIR\_LSERDYF\_Pos)       }}
\DoxyCodeLine{10711 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYF                    RCC\_CIR\_LSERDYF\_Msk                 }}
\DoxyCodeLine{10712 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF\_Pos                (2U)                                }}
\DoxyCodeLine{10713 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF\_Msk                (0x1UL << RCC\_CIR\_HSIRDYF\_Pos)       }}
\DoxyCodeLine{10714 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYF                    RCC\_CIR\_HSIRDYF\_Msk                 }}
\DoxyCodeLine{10715 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF\_Pos                (3U)                                }}
\DoxyCodeLine{10716 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF\_Msk                (0x1UL << RCC\_CIR\_HSERDYF\_Pos)       }}
\DoxyCodeLine{10717 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYF                    RCC\_CIR\_HSERDYF\_Msk                 }}
\DoxyCodeLine{10718 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF\_Pos                (4U)                                }}
\DoxyCodeLine{10719 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF\_Msk                (0x1UL << RCC\_CIR\_PLLRDYF\_Pos)       }}
\DoxyCodeLine{10720 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYF                    RCC\_CIR\_PLLRDYF\_Msk                 }}
\DoxyCodeLine{10721 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF\_Pos             (5U)                                }}
\DoxyCodeLine{10722 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF\_Msk             (0x1UL << RCC\_CIR\_PLLI2SRDYF\_Pos)    }}
\DoxyCodeLine{10723 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYF                 RCC\_CIR\_PLLI2SRDYF\_Msk              }}
\DoxyCodeLine{10724 }
\DoxyCodeLine{10725 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYF\_Pos             (6U)                                }}
\DoxyCodeLine{10726 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYF\_Msk             (0x1UL << RCC\_CIR\_PLLSAIRDYF\_Pos)    }}
\DoxyCodeLine{10727 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYF                 RCC\_CIR\_PLLSAIRDYF\_Msk              }}
\DoxyCodeLine{10728 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF\_Pos                   (7U)                                }}
\DoxyCodeLine{10729 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF\_Msk                   (0x1UL << RCC\_CIR\_CSSF\_Pos)          }}
\DoxyCodeLine{10730 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSF                       RCC\_CIR\_CSSF\_Msk                    }}
\DoxyCodeLine{10731 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE\_Pos               (8U)                                }}
\DoxyCodeLine{10732 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE\_Msk               (0x1UL << RCC\_CIR\_LSIRDYIE\_Pos)      }}
\DoxyCodeLine{10733 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYIE                   RCC\_CIR\_LSIRDYIE\_Msk                }}
\DoxyCodeLine{10734 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE\_Pos               (9U)                                }}
\DoxyCodeLine{10735 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE\_Msk               (0x1UL << RCC\_CIR\_LSERDYIE\_Pos)      }}
\DoxyCodeLine{10736 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYIE                   RCC\_CIR\_LSERDYIE\_Msk                }}
\DoxyCodeLine{10737 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE\_Pos               (10U)                               }}
\DoxyCodeLine{10738 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE\_Msk               (0x1UL << RCC\_CIR\_HSIRDYIE\_Pos)      }}
\DoxyCodeLine{10739 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYIE                   RCC\_CIR\_HSIRDYIE\_Msk                }}
\DoxyCodeLine{10740 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE\_Pos               (11U)                               }}
\DoxyCodeLine{10741 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE\_Msk               (0x1UL << RCC\_CIR\_HSERDYIE\_Pos)      }}
\DoxyCodeLine{10742 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYIE                   RCC\_CIR\_HSERDYIE\_Msk                }}
\DoxyCodeLine{10743 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE\_Pos               (12U)                               }}
\DoxyCodeLine{10744 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE\_Msk               (0x1UL << RCC\_CIR\_PLLRDYIE\_Pos)      }}
\DoxyCodeLine{10745 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYIE                   RCC\_CIR\_PLLRDYIE\_Msk                }}
\DoxyCodeLine{10746 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE\_Pos            (13U)                               }}
\DoxyCodeLine{10747 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE\_Msk            (0x1UL << RCC\_CIR\_PLLI2SRDYIE\_Pos)   }}
\DoxyCodeLine{10748 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYIE                RCC\_CIR\_PLLI2SRDYIE\_Msk             }}
\DoxyCodeLine{10749 }
\DoxyCodeLine{10750 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYIE\_Pos            (14U)                               }}
\DoxyCodeLine{10751 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYIE\_Msk            (0x1UL << RCC\_CIR\_PLLSAIRDYIE\_Pos)   }}
\DoxyCodeLine{10752 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYIE                RCC\_CIR\_PLLSAIRDYIE\_Msk             }}
\DoxyCodeLine{10753 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC\_Pos                (16U)                               }}
\DoxyCodeLine{10754 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC\_Msk                (0x1UL << RCC\_CIR\_LSIRDYC\_Pos)       }}
\DoxyCodeLine{10755 \textcolor{preprocessor}{\#define RCC\_CIR\_LSIRDYC                    RCC\_CIR\_LSIRDYC\_Msk                 }}
\DoxyCodeLine{10756 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC\_Pos                (17U)                               }}
\DoxyCodeLine{10757 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC\_Msk                (0x1UL << RCC\_CIR\_LSERDYC\_Pos)       }}
\DoxyCodeLine{10758 \textcolor{preprocessor}{\#define RCC\_CIR\_LSERDYC                    RCC\_CIR\_LSERDYC\_Msk                 }}
\DoxyCodeLine{10759 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC\_Pos                (18U)                               }}
\DoxyCodeLine{10760 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC\_Msk                (0x1UL << RCC\_CIR\_HSIRDYC\_Pos)       }}
\DoxyCodeLine{10761 \textcolor{preprocessor}{\#define RCC\_CIR\_HSIRDYC                    RCC\_CIR\_HSIRDYC\_Msk                 }}
\DoxyCodeLine{10762 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC\_Pos                (19U)                               }}
\DoxyCodeLine{10763 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC\_Msk                (0x1UL << RCC\_CIR\_HSERDYC\_Pos)       }}
\DoxyCodeLine{10764 \textcolor{preprocessor}{\#define RCC\_CIR\_HSERDYC                    RCC\_CIR\_HSERDYC\_Msk                 }}
\DoxyCodeLine{10765 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC\_Pos                (20U)                               }}
\DoxyCodeLine{10766 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC\_Msk                (0x1UL << RCC\_CIR\_PLLRDYC\_Pos)       }}
\DoxyCodeLine{10767 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLRDYC                    RCC\_CIR\_PLLRDYC\_Msk                 }}
\DoxyCodeLine{10768 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC\_Pos             (21U)                               }}
\DoxyCodeLine{10769 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC\_Msk             (0x1UL << RCC\_CIR\_PLLI2SRDYC\_Pos)    }}
\DoxyCodeLine{10770 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLI2SRDYC                 RCC\_CIR\_PLLI2SRDYC\_Msk              }}
\DoxyCodeLine{10771 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYC\_Pos             (22U)                               }}
\DoxyCodeLine{10772 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYC\_Msk             (0x1UL << RCC\_CIR\_PLLSAIRDYC\_Pos)    }}
\DoxyCodeLine{10773 \textcolor{preprocessor}{\#define RCC\_CIR\_PLLSAIRDYC                 RCC\_CIR\_PLLSAIRDYC\_Msk              }}
\DoxyCodeLine{10774 }
\DoxyCodeLine{10775 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC\_Pos                   (23U)                               }}
\DoxyCodeLine{10776 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC\_Msk                   (0x1UL << RCC\_CIR\_CSSC\_Pos)          }}
\DoxyCodeLine{10777 \textcolor{preprocessor}{\#define RCC\_CIR\_CSSC                       RCC\_CIR\_CSSC\_Msk                    }}
\DoxyCodeLine{10778 }
\DoxyCodeLine{10779 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1RSTR register  **************/}}
\DoxyCodeLine{10780 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST\_Pos          (0U)                                }}
\DoxyCodeLine{10781 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOARST\_Pos) }}
\DoxyCodeLine{10782 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOARST              RCC\_AHB1RSTR\_GPIOARST\_Msk           }}
\DoxyCodeLine{10783 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST\_Pos          (1U)                                }}
\DoxyCodeLine{10784 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOBRST\_Pos) }}
\DoxyCodeLine{10785 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOBRST              RCC\_AHB1RSTR\_GPIOBRST\_Msk           }}
\DoxyCodeLine{10786 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST\_Pos          (2U)                                }}
\DoxyCodeLine{10787 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOCRST\_Pos) }}
\DoxyCodeLine{10788 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOCRST              RCC\_AHB1RSTR\_GPIOCRST\_Msk           }}
\DoxyCodeLine{10789 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST\_Pos          (3U)                                }}
\DoxyCodeLine{10790 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIODRST\_Pos) }}
\DoxyCodeLine{10791 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIODRST              RCC\_AHB1RSTR\_GPIODRST\_Msk           }}
\DoxyCodeLine{10792 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST\_Pos          (4U)                                }}
\DoxyCodeLine{10793 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOERST\_Pos) }}
\DoxyCodeLine{10794 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOERST              RCC\_AHB1RSTR\_GPIOERST\_Msk           }}
\DoxyCodeLine{10795 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOFRST\_Pos          (5U)                                }}
\DoxyCodeLine{10796 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOFRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOFRST\_Pos) }}
\DoxyCodeLine{10797 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOFRST              RCC\_AHB1RSTR\_GPIOFRST\_Msk           }}
\DoxyCodeLine{10798 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOGRST\_Pos          (6U)                                }}
\DoxyCodeLine{10799 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOGRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOGRST\_Pos) }}
\DoxyCodeLine{10800 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOGRST              RCC\_AHB1RSTR\_GPIOGRST\_Msk           }}
\DoxyCodeLine{10801 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST\_Pos          (7U)                                }}
\DoxyCodeLine{10802 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOHRST\_Pos) }}
\DoxyCodeLine{10803 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOHRST              RCC\_AHB1RSTR\_GPIOHRST\_Msk           }}
\DoxyCodeLine{10804 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOIRST\_Pos          (8U)                                }}
\DoxyCodeLine{10805 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOIRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOIRST\_Pos) }}
\DoxyCodeLine{10806 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOIRST              RCC\_AHB1RSTR\_GPIOIRST\_Msk           }}
\DoxyCodeLine{10807 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOJRST\_Pos          (9U)                                }}
\DoxyCodeLine{10808 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOJRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOJRST\_Pos) }}
\DoxyCodeLine{10809 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOJRST              RCC\_AHB1RSTR\_GPIOJRST\_Msk           }}
\DoxyCodeLine{10810 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOKRST\_Pos          (10U)                               }}
\DoxyCodeLine{10811 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOKRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_GPIOKRST\_Pos) }}
\DoxyCodeLine{10812 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_GPIOKRST              RCC\_AHB1RSTR\_GPIOKRST\_Msk           }}
\DoxyCodeLine{10813 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Pos            (12U)                               }}
\DoxyCodeLine{10814 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST\_Msk            (0x1UL << RCC\_AHB1RSTR\_CRCRST\_Pos)   }}
\DoxyCodeLine{10815 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_CRCRST                RCC\_AHB1RSTR\_CRCRST\_Msk             }}
\DoxyCodeLine{10816 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Pos           (21U)                               }}
\DoxyCodeLine{10817 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST\_Msk           (0x1UL << RCC\_AHB1RSTR\_DMA1RST\_Pos)  }}
\DoxyCodeLine{10818 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA1RST               RCC\_AHB1RSTR\_DMA1RST\_Msk            }}
\DoxyCodeLine{10819 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Pos           (22U)                               }}
\DoxyCodeLine{10820 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST\_Msk           (0x1UL << RCC\_AHB1RSTR\_DMA2RST\_Pos)  }}
\DoxyCodeLine{10821 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2RST               RCC\_AHB1RSTR\_DMA2RST\_Msk            }}
\DoxyCodeLine{10822 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2DRST\_Pos          (23U)                               }}
\DoxyCodeLine{10823 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2DRST\_Msk          (0x1UL << RCC\_AHB1RSTR\_DMA2DRST\_Pos) }}
\DoxyCodeLine{10824 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_DMA2DRST              RCC\_AHB1RSTR\_DMA2DRST\_Msk           }}
\DoxyCodeLine{10825 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ETHMACRST\_Pos         (25U)                               }}
\DoxyCodeLine{10826 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ETHMACRST\_Msk         (0x1UL << RCC\_AHB1RSTR\_ETHMACRST\_Pos) }}
\DoxyCodeLine{10827 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_ETHMACRST             RCC\_AHB1RSTR\_ETHMACRST\_Msk          }}
\DoxyCodeLine{10828 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_OTGHRST\_Pos           (29U)                               }}
\DoxyCodeLine{10829 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_OTGHRST\_Msk           (0x1UL << RCC\_AHB1RSTR\_OTGHRST\_Pos)  }}
\DoxyCodeLine{10830 \textcolor{preprocessor}{\#define RCC\_AHB1RSTR\_OTGHRST               RCC\_AHB1RSTR\_OTGHRST\_Msk            }}
\DoxyCodeLine{10831 }
\DoxyCodeLine{10832 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2RSTR register  **************/}}
\DoxyCodeLine{10833 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMIRST\_Pos           (0U)                                }}
\DoxyCodeLine{10834 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMIRST\_Msk           (0x1UL << RCC\_AHB2RSTR\_DCMIRST\_Pos)  }}
\DoxyCodeLine{10835 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_DCMIRST               RCC\_AHB2RSTR\_DCMIRST\_Msk            }}
\DoxyCodeLine{10836 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Pos            (6U)                                }}
\DoxyCodeLine{10837 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST\_Msk            (0x1UL << RCC\_AHB2RSTR\_RNGRST\_Pos)   }}
\DoxyCodeLine{10838 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_RNGRST                RCC\_AHB2RSTR\_RNGRST\_Msk             }}
\DoxyCodeLine{10839 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST\_Pos          (7U)                                }}
\DoxyCodeLine{10840 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST\_Msk          (0x1UL << RCC\_AHB2RSTR\_OTGFSRST\_Pos) }}
\DoxyCodeLine{10841 \textcolor{preprocessor}{\#define RCC\_AHB2RSTR\_OTGFSRST              RCC\_AHB2RSTR\_OTGFSRST\_Msk           }}
\DoxyCodeLine{10842 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3RSTR register  **************/}}
\DoxyCodeLine{10843 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST\_Pos            (0U)                                }}
\DoxyCodeLine{10844 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST\_Msk            (0x1UL << RCC\_AHB3RSTR\_FMCRST\_Pos)   }}
\DoxyCodeLine{10845 \textcolor{preprocessor}{\#define RCC\_AHB3RSTR\_FMCRST                RCC\_AHB3RSTR\_FMCRST\_Msk             }}
\DoxyCodeLine{10846 }
\DoxyCodeLine{10847 }
\DoxyCodeLine{10848 \textcolor{comment}{/********************  Bit definition for RCC\_APB1RSTR register  **************/}}
\DoxyCodeLine{10849 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST\_Pos           (0U)                                }}
\DoxyCodeLine{10850 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM2RST\_Pos)  }}
\DoxyCodeLine{10851 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM2RST               RCC\_APB1RSTR\_TIM2RST\_Msk            }}
\DoxyCodeLine{10852 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST\_Pos           (1U)                                }}
\DoxyCodeLine{10853 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM3RST\_Pos)  }}
\DoxyCodeLine{10854 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM3RST               RCC\_APB1RSTR\_TIM3RST\_Msk            }}
\DoxyCodeLine{10855 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST\_Pos           (2U)                                }}
\DoxyCodeLine{10856 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM4RST\_Pos)  }}
\DoxyCodeLine{10857 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM4RST               RCC\_APB1RSTR\_TIM4RST\_Msk            }}
\DoxyCodeLine{10858 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST\_Pos           (3U)                                }}
\DoxyCodeLine{10859 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM5RST\_Pos)  }}
\DoxyCodeLine{10860 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM5RST               RCC\_APB1RSTR\_TIM5RST\_Msk            }}
\DoxyCodeLine{10861 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM6RST\_Pos           (4U)                                }}
\DoxyCodeLine{10862 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM6RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM6RST\_Pos)  }}
\DoxyCodeLine{10863 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM6RST               RCC\_APB1RSTR\_TIM6RST\_Msk            }}
\DoxyCodeLine{10864 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM7RST\_Pos           (5U)                                }}
\DoxyCodeLine{10865 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM7RST\_Msk           (0x1UL << RCC\_APB1RSTR\_TIM7RST\_Pos)  }}
\DoxyCodeLine{10866 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM7RST               RCC\_APB1RSTR\_TIM7RST\_Msk            }}
\DoxyCodeLine{10867 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM12RST\_Pos          (6U)                                }}
\DoxyCodeLine{10868 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM12RST\_Msk          (0x1UL << RCC\_APB1RSTR\_TIM12RST\_Pos) }}
\DoxyCodeLine{10869 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM12RST              RCC\_APB1RSTR\_TIM12RST\_Msk           }}
\DoxyCodeLine{10870 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM13RST\_Pos          (7U)                                }}
\DoxyCodeLine{10871 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM13RST\_Msk          (0x1UL << RCC\_APB1RSTR\_TIM13RST\_Pos) }}
\DoxyCodeLine{10872 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM13RST              RCC\_APB1RSTR\_TIM13RST\_Msk           }}
\DoxyCodeLine{10873 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM14RST\_Pos          (8U)                                }}
\DoxyCodeLine{10874 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM14RST\_Msk          (0x1UL << RCC\_APB1RSTR\_TIM14RST\_Pos) }}
\DoxyCodeLine{10875 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_TIM14RST              RCC\_APB1RSTR\_TIM14RST\_Msk           }}
\DoxyCodeLine{10876 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST\_Pos           (11U)                               }}
\DoxyCodeLine{10877 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST\_Msk           (0x1UL << RCC\_APB1RSTR\_WWDGRST\_Pos)  }}
\DoxyCodeLine{10878 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_WWDGRST               RCC\_APB1RSTR\_WWDGRST\_Msk            }}
\DoxyCodeLine{10879 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST\_Pos           (14U)                               }}
\DoxyCodeLine{10880 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_SPI2RST\_Pos)  }}
\DoxyCodeLine{10881 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI2RST               RCC\_APB1RSTR\_SPI2RST\_Msk            }}
\DoxyCodeLine{10882 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST\_Pos           (15U)                               }}
\DoxyCodeLine{10883 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_SPI3RST\_Pos)  }}
\DoxyCodeLine{10884 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_SPI3RST               RCC\_APB1RSTR\_SPI3RST\_Msk            }}
\DoxyCodeLine{10885 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST\_Pos         (17U)                               }}
\DoxyCodeLine{10886 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST\_Msk         (0x1UL << RCC\_APB1RSTR\_USART2RST\_Pos) }}
\DoxyCodeLine{10887 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART2RST             RCC\_APB1RSTR\_USART2RST\_Msk          }}
\DoxyCodeLine{10888 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART3RST\_Pos         (18U)                               }}
\DoxyCodeLine{10889 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART3RST\_Msk         (0x1UL << RCC\_APB1RSTR\_USART3RST\_Pos) }}
\DoxyCodeLine{10890 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_USART3RST             RCC\_APB1RSTR\_USART3RST\_Msk          }}
\DoxyCodeLine{10891 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART4RST\_Pos          (19U)                               }}
\DoxyCodeLine{10892 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART4RST\_Msk          (0x1UL << RCC\_APB1RSTR\_UART4RST\_Pos) }}
\DoxyCodeLine{10893 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART4RST              RCC\_APB1RSTR\_UART4RST\_Msk           }}
\DoxyCodeLine{10894 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART5RST\_Pos          (20U)                               }}
\DoxyCodeLine{10895 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART5RST\_Msk          (0x1UL << RCC\_APB1RSTR\_UART5RST\_Pos) }}
\DoxyCodeLine{10896 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART5RST              RCC\_APB1RSTR\_UART5RST\_Msk           }}
\DoxyCodeLine{10897 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST\_Pos           (21U)                               }}
\DoxyCodeLine{10898 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C1RST\_Pos)  }}
\DoxyCodeLine{10899 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C1RST               RCC\_APB1RSTR\_I2C1RST\_Msk            }}
\DoxyCodeLine{10900 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST\_Pos           (22U)                               }}
\DoxyCodeLine{10901 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C2RST\_Pos)  }}
\DoxyCodeLine{10902 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C2RST               RCC\_APB1RSTR\_I2C2RST\_Msk            }}
\DoxyCodeLine{10903 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST\_Pos           (23U)                               }}
\DoxyCodeLine{10904 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST\_Msk           (0x1UL << RCC\_APB1RSTR\_I2C3RST\_Pos)  }}
\DoxyCodeLine{10905 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_I2C3RST               RCC\_APB1RSTR\_I2C3RST\_Msk            }}
\DoxyCodeLine{10906 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN1RST\_Pos           (25U)                               }}
\DoxyCodeLine{10907 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN1RST\_Msk           (0x1UL << RCC\_APB1RSTR\_CAN1RST\_Pos)  }}
\DoxyCodeLine{10908 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN1RST               RCC\_APB1RSTR\_CAN1RST\_Msk            }}
\DoxyCodeLine{10909 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN2RST\_Pos           (26U)                               }}
\DoxyCodeLine{10910 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN2RST\_Msk           (0x1UL << RCC\_APB1RSTR\_CAN2RST\_Pos)  }}
\DoxyCodeLine{10911 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_CAN2RST               RCC\_APB1RSTR\_CAN2RST\_Msk            }}
\DoxyCodeLine{10912 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST\_Pos            (28U)                               }}
\DoxyCodeLine{10913 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST\_Msk            (0x1UL << RCC\_APB1RSTR\_PWRRST\_Pos)   }}
\DoxyCodeLine{10914 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_PWRRST                RCC\_APB1RSTR\_PWRRST\_Msk             }}
\DoxyCodeLine{10915 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_DACRST\_Pos            (29U)                               }}
\DoxyCodeLine{10916 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_DACRST\_Msk            (0x1UL << RCC\_APB1RSTR\_DACRST\_Pos)   }}
\DoxyCodeLine{10917 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_DACRST                RCC\_APB1RSTR\_DACRST\_Msk             }}
\DoxyCodeLine{10918 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART7RST\_Pos          (30U)                               }}
\DoxyCodeLine{10919 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART7RST\_Msk          (0x1UL << RCC\_APB1RSTR\_UART7RST\_Pos) }}
\DoxyCodeLine{10920 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART7RST              RCC\_APB1RSTR\_UART7RST\_Msk           }}
\DoxyCodeLine{10921 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART8RST\_Pos          (31U)                               }}
\DoxyCodeLine{10922 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART8RST\_Msk          (0x1UL << RCC\_APB1RSTR\_UART8RST\_Pos) }}
\DoxyCodeLine{10923 \textcolor{preprocessor}{\#define RCC\_APB1RSTR\_UART8RST              RCC\_APB1RSTR\_UART8RST\_Msk           }}
\DoxyCodeLine{10924 }
\DoxyCodeLine{10925 \textcolor{comment}{/********************  Bit definition for RCC\_APB2RSTR register  **************/}}
\DoxyCodeLine{10926 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Pos           (0U)                                }}
\DoxyCodeLine{10927 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_TIM1RST\_Pos)  }}
\DoxyCodeLine{10928 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM1RST               RCC\_APB2RSTR\_TIM1RST\_Msk            }}
\DoxyCodeLine{10929 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Pos           (1U)                                }}
\DoxyCodeLine{10930 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST\_Msk           (0x1UL << RCC\_APB2RSTR\_TIM8RST\_Pos)  }}
\DoxyCodeLine{10931 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM8RST               RCC\_APB2RSTR\_TIM8RST\_Msk            }}
\DoxyCodeLine{10932 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Pos         (4U)                                }}
\DoxyCodeLine{10933 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST\_Msk         (0x1UL << RCC\_APB2RSTR\_USART1RST\_Pos) }}
\DoxyCodeLine{10934 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART1RST             RCC\_APB2RSTR\_USART1RST\_Msk          }}
\DoxyCodeLine{10935 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST\_Pos         (5U)                                }}
\DoxyCodeLine{10936 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST\_Msk         (0x1UL << RCC\_APB2RSTR\_USART6RST\_Pos) }}
\DoxyCodeLine{10937 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_USART6RST             RCC\_APB2RSTR\_USART6RST\_Msk          }}
\DoxyCodeLine{10938 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST\_Pos            (8U)                                }}
\DoxyCodeLine{10939 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST\_Msk            (0x1UL << RCC\_APB2RSTR\_ADCRST\_Pos)   }}
\DoxyCodeLine{10940 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_ADCRST                RCC\_APB2RSTR\_ADCRST\_Msk             }}
\DoxyCodeLine{10941 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDIORST\_Pos           (11U)                               }}
\DoxyCodeLine{10942 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDIORST\_Msk           (0x1UL << RCC\_APB2RSTR\_SDIORST\_Pos)  }}
\DoxyCodeLine{10943 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SDIORST               RCC\_APB2RSTR\_SDIORST\_Msk            }}
\DoxyCodeLine{10944 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Pos           (12U)                               }}
\DoxyCodeLine{10945 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI1RST\_Pos)  }}
\DoxyCodeLine{10946 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI1RST               RCC\_APB2RSTR\_SPI1RST\_Msk            }}
\DoxyCodeLine{10947 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Pos           (13U)                               }}
\DoxyCodeLine{10948 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI4RST\_Pos)  }}
\DoxyCodeLine{10949 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI4RST               RCC\_APB2RSTR\_SPI4RST\_Msk            }}
\DoxyCodeLine{10950 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Pos         (14U)                               }}
\DoxyCodeLine{10951 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST\_Msk         (0x1UL << RCC\_APB2RSTR\_SYSCFGRST\_Pos) }}
\DoxyCodeLine{10952 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SYSCFGRST             RCC\_APB2RSTR\_SYSCFGRST\_Msk          }}
\DoxyCodeLine{10953 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST\_Pos           (16U)                               }}
\DoxyCodeLine{10954 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST\_Msk           (0x1UL << RCC\_APB2RSTR\_TIM9RST\_Pos)  }}
\DoxyCodeLine{10955 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM9RST               RCC\_APB2RSTR\_TIM9RST\_Msk            }}
\DoxyCodeLine{10956 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST\_Pos          (17U)                               }}
\DoxyCodeLine{10957 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST\_Msk          (0x1UL << RCC\_APB2RSTR\_TIM10RST\_Pos) }}
\DoxyCodeLine{10958 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM10RST              RCC\_APB2RSTR\_TIM10RST\_Msk           }}
\DoxyCodeLine{10959 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST\_Pos          (18U)                               }}
\DoxyCodeLine{10960 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST\_Msk          (0x1UL << RCC\_APB2RSTR\_TIM11RST\_Pos) }}
\DoxyCodeLine{10961 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_TIM11RST              RCC\_APB2RSTR\_TIM11RST\_Msk           }}
\DoxyCodeLine{10962 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST\_Pos           (20U)                               }}
\DoxyCodeLine{10963 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI5RST\_Pos)  }}
\DoxyCodeLine{10964 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI5RST               RCC\_APB2RSTR\_SPI5RST\_Msk            }}
\DoxyCodeLine{10965 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI6RST\_Pos           (21U)                               }}
\DoxyCodeLine{10966 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI6RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SPI6RST\_Pos)  }}
\DoxyCodeLine{10967 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SPI6RST               RCC\_APB2RSTR\_SPI6RST\_Msk            }}
\DoxyCodeLine{10968 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Pos           (22U)                               }}
\DoxyCodeLine{10969 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST\_Msk           (0x1UL << RCC\_APB2RSTR\_SAI1RST\_Pos)  }}
\DoxyCodeLine{10970 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_SAI1RST               RCC\_APB2RSTR\_SAI1RST\_Msk            }}
\DoxyCodeLine{10971 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_LTDCRST\_Pos           (26U)                               }}
\DoxyCodeLine{10972 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_LTDCRST\_Msk           (0x1UL << RCC\_APB2RSTR\_LTDCRST\_Pos)  }}
\DoxyCodeLine{10973 \textcolor{preprocessor}{\#define RCC\_APB2RSTR\_LTDCRST               RCC\_APB2RSTR\_LTDCRST\_Msk            }}
\DoxyCodeLine{10974 }
\DoxyCodeLine{10975 \textcolor{comment}{/* Old SPI1RST bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{10976 \textcolor{preprocessor}{\#define  RCC\_APB2RSTR\_SPI1                   RCC\_APB2RSTR\_SPI1RST}}
\DoxyCodeLine{10977 }
\DoxyCodeLine{10978 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1ENR register  ***************/}}
\DoxyCodeLine{10979 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN\_Pos            (0U)                                }}
\DoxyCodeLine{10980 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOAEN\_Pos)   }}
\DoxyCodeLine{10981 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOAEN                RCC\_AHB1ENR\_GPIOAEN\_Msk             }}
\DoxyCodeLine{10982 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN\_Pos            (1U)                                }}
\DoxyCodeLine{10983 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOBEN\_Pos)   }}
\DoxyCodeLine{10984 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOBEN                RCC\_AHB1ENR\_GPIOBEN\_Msk             }}
\DoxyCodeLine{10985 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN\_Pos            (2U)                                }}
\DoxyCodeLine{10986 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOCEN\_Pos)   }}
\DoxyCodeLine{10987 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOCEN                RCC\_AHB1ENR\_GPIOCEN\_Msk             }}
\DoxyCodeLine{10988 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN\_Pos            (3U)                                }}
\DoxyCodeLine{10989 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIODEN\_Pos)   }}
\DoxyCodeLine{10990 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIODEN                RCC\_AHB1ENR\_GPIODEN\_Msk             }}
\DoxyCodeLine{10991 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN\_Pos            (4U)                                }}
\DoxyCodeLine{10992 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOEEN\_Pos)   }}
\DoxyCodeLine{10993 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOEEN                RCC\_AHB1ENR\_GPIOEEN\_Msk             }}
\DoxyCodeLine{10994 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOFEN\_Pos            (5U)                                }}
\DoxyCodeLine{10995 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOFEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOFEN\_Pos)   }}
\DoxyCodeLine{10996 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOFEN                RCC\_AHB1ENR\_GPIOFEN\_Msk             }}
\DoxyCodeLine{10997 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOGEN\_Pos            (6U)                                }}
\DoxyCodeLine{10998 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOGEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOGEN\_Pos)   }}
\DoxyCodeLine{10999 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOGEN                RCC\_AHB1ENR\_GPIOGEN\_Msk             }}
\DoxyCodeLine{11000 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN\_Pos            (7U)                                }}
\DoxyCodeLine{11001 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOHEN\_Pos)   }}
\DoxyCodeLine{11002 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOHEN                RCC\_AHB1ENR\_GPIOHEN\_Msk             }}
\DoxyCodeLine{11003 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOIEN\_Pos            (8U)                                }}
\DoxyCodeLine{11004 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOIEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOIEN\_Pos)   }}
\DoxyCodeLine{11005 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOIEN                RCC\_AHB1ENR\_GPIOIEN\_Msk             }}
\DoxyCodeLine{11006 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOJEN\_Pos            (9U)                                }}
\DoxyCodeLine{11007 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOJEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOJEN\_Pos)   }}
\DoxyCodeLine{11008 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOJEN                RCC\_AHB1ENR\_GPIOJEN\_Msk             }}
\DoxyCodeLine{11009 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOKEN\_Pos            (10U)                               }}
\DoxyCodeLine{11010 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOKEN\_Msk            (0x1UL << RCC\_AHB1ENR\_GPIOKEN\_Pos)   }}
\DoxyCodeLine{11011 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_GPIOKEN                RCC\_AHB1ENR\_GPIOKEN\_Msk             }}
\DoxyCodeLine{11012 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Pos              (12U)                               }}
\DoxyCodeLine{11013 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN\_Msk              (0x1UL << RCC\_AHB1ENR\_CRCEN\_Pos)     }}
\DoxyCodeLine{11014 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CRCEN                  RCC\_AHB1ENR\_CRCEN\_Msk               }}
\DoxyCodeLine{11015 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_BKPSRAMEN\_Pos          (18U)                               }}
\DoxyCodeLine{11016 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_BKPSRAMEN\_Msk          (0x1UL << RCC\_AHB1ENR\_BKPSRAMEN\_Pos) }}
\DoxyCodeLine{11017 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_BKPSRAMEN              RCC\_AHB1ENR\_BKPSRAMEN\_Msk           }}
\DoxyCodeLine{11018 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CCMDATARAMEN\_Pos       (20U)                               }}
\DoxyCodeLine{11019 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CCMDATARAMEN\_Msk       (0x1UL << RCC\_AHB1ENR\_CCMDATARAMEN\_Pos) }}
\DoxyCodeLine{11020 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_CCMDATARAMEN           RCC\_AHB1ENR\_CCMDATARAMEN\_Msk        }}
\DoxyCodeLine{11021 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Pos             (21U)                               }}
\DoxyCodeLine{11022 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN\_Msk             (0x1UL << RCC\_AHB1ENR\_DMA1EN\_Pos)    }}
\DoxyCodeLine{11023 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA1EN                 RCC\_AHB1ENR\_DMA1EN\_Msk              }}
\DoxyCodeLine{11024 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Pos             (22U)                               }}
\DoxyCodeLine{11025 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN\_Msk             (0x1UL << RCC\_AHB1ENR\_DMA2EN\_Pos)    }}
\DoxyCodeLine{11026 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2EN                 RCC\_AHB1ENR\_DMA2EN\_Msk              }}
\DoxyCodeLine{11027 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2DEN\_Pos            (23U)                               }}
\DoxyCodeLine{11028 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2DEN\_Msk            (0x1UL << RCC\_AHB1ENR\_DMA2DEN\_Pos)   }}
\DoxyCodeLine{11029 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_DMA2DEN                RCC\_AHB1ENR\_DMA2DEN\_Msk             }}
\DoxyCodeLine{11030 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACEN\_Pos           (25U)                               }}
\DoxyCodeLine{11031 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACEN\_Msk           (0x1UL << RCC\_AHB1ENR\_ETHMACEN\_Pos)  }}
\DoxyCodeLine{11032 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACEN               RCC\_AHB1ENR\_ETHMACEN\_Msk            }}
\DoxyCodeLine{11033 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACTXEN\_Pos         (26U)                               }}
\DoxyCodeLine{11034 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACTXEN\_Msk         (0x1UL << RCC\_AHB1ENR\_ETHMACTXEN\_Pos) }}
\DoxyCodeLine{11035 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACTXEN             RCC\_AHB1ENR\_ETHMACTXEN\_Msk          }}
\DoxyCodeLine{11036 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACRXEN\_Pos         (27U)                               }}
\DoxyCodeLine{11037 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACRXEN\_Msk         (0x1UL << RCC\_AHB1ENR\_ETHMACRXEN\_Pos) }}
\DoxyCodeLine{11038 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACRXEN             RCC\_AHB1ENR\_ETHMACRXEN\_Msk          }}
\DoxyCodeLine{11039 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACPTPEN\_Pos        (28U)                               }}
\DoxyCodeLine{11040 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACPTPEN\_Msk        (0x1UL << RCC\_AHB1ENR\_ETHMACPTPEN\_Pos) }}
\DoxyCodeLine{11041 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_ETHMACPTPEN            RCC\_AHB1ENR\_ETHMACPTPEN\_Msk         }}
\DoxyCodeLine{11042 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSEN\_Pos            (29U)                               }}
\DoxyCodeLine{11043 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSEN\_Msk            (0x1UL << RCC\_AHB1ENR\_OTGHSEN\_Pos)   }}
\DoxyCodeLine{11044 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSEN                RCC\_AHB1ENR\_OTGHSEN\_Msk             }}
\DoxyCodeLine{11045 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSULPIEN\_Pos        (30U)                               }}
\DoxyCodeLine{11046 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSULPIEN\_Msk        (0x1UL << RCC\_AHB1ENR\_OTGHSULPIEN\_Pos) }}
\DoxyCodeLine{11047 \textcolor{preprocessor}{\#define RCC\_AHB1ENR\_OTGHSULPIEN            RCC\_AHB1ENR\_OTGHSULPIEN\_Msk         }}
\DoxyCodeLine{11048 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2ENR register  ***************/}}
\DoxyCodeLine{11049 \textcolor{comment}{/*}}
\DoxyCodeLine{11050 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{11051 \textcolor{comment}{ */}}
\DoxyCodeLine{11052 \textcolor{preprocessor}{\#define RCC\_AHB2\_SUPPORT                   }}
\DoxyCodeLine{11054 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMIEN\_Pos             (0U)                                }}
\DoxyCodeLine{11055 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMIEN\_Msk             (0x1UL << RCC\_AHB2ENR\_DCMIEN\_Pos)    }}
\DoxyCodeLine{11056 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_DCMIEN                 RCC\_AHB2ENR\_DCMIEN\_Msk              }}
\DoxyCodeLine{11057 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Pos              (6U)                                }}
\DoxyCodeLine{11058 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN\_Msk              (0x1UL << RCC\_AHB2ENR\_RNGEN\_Pos)     }}
\DoxyCodeLine{11059 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_RNGEN                  RCC\_AHB2ENR\_RNGEN\_Msk               }}
\DoxyCodeLine{11060 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN\_Pos            (7U)                                }}
\DoxyCodeLine{11061 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN\_Msk            (0x1UL << RCC\_AHB2ENR\_OTGFSEN\_Pos)   }}
\DoxyCodeLine{11062 \textcolor{preprocessor}{\#define RCC\_AHB2ENR\_OTGFSEN                RCC\_AHB2ENR\_OTGFSEN\_Msk             }}
\DoxyCodeLine{11063 }
\DoxyCodeLine{11064 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3ENR register  ***************/}}
\DoxyCodeLine{11065 \textcolor{comment}{/*}}
\DoxyCodeLine{11066 \textcolor{comment}{ * @brief Specific device feature definitions (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{11067 \textcolor{comment}{ */}}
\DoxyCodeLine{11068 \textcolor{preprocessor}{\#define RCC\_AHB3\_SUPPORT                   }}
\DoxyCodeLine{11070 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN\_Pos              (0U)                                }}
\DoxyCodeLine{11071 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN\_Msk              (0x1UL << RCC\_AHB3ENR\_FMCEN\_Pos)     }}
\DoxyCodeLine{11072 \textcolor{preprocessor}{\#define RCC\_AHB3ENR\_FMCEN                  RCC\_AHB3ENR\_FMCEN\_Msk               }}
\DoxyCodeLine{11073 }
\DoxyCodeLine{11074 \textcolor{comment}{/********************  Bit definition for RCC\_APB1ENR register  ***************/}}
\DoxyCodeLine{11075 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN\_Pos             (0U)                                }}
\DoxyCodeLine{11076 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM2EN\_Pos)    }}
\DoxyCodeLine{11077 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM2EN                 RCC\_APB1ENR\_TIM2EN\_Msk              }}
\DoxyCodeLine{11078 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN\_Pos             (1U)                                }}
\DoxyCodeLine{11079 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM3EN\_Pos)    }}
\DoxyCodeLine{11080 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM3EN                 RCC\_APB1ENR\_TIM3EN\_Msk              }}
\DoxyCodeLine{11081 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN\_Pos             (2U)                                }}
\DoxyCodeLine{11082 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM4EN\_Pos)    }}
\DoxyCodeLine{11083 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM4EN                 RCC\_APB1ENR\_TIM4EN\_Msk              }}
\DoxyCodeLine{11084 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN\_Pos             (3U)                                }}
\DoxyCodeLine{11085 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM5EN\_Pos)    }}
\DoxyCodeLine{11086 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM5EN                 RCC\_APB1ENR\_TIM5EN\_Msk              }}
\DoxyCodeLine{11087 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM6EN\_Pos             (4U)                                }}
\DoxyCodeLine{11088 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM6EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM6EN\_Pos)    }}
\DoxyCodeLine{11089 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM6EN                 RCC\_APB1ENR\_TIM6EN\_Msk              }}
\DoxyCodeLine{11090 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM7EN\_Pos             (5U)                                }}
\DoxyCodeLine{11091 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM7EN\_Msk             (0x1UL << RCC\_APB1ENR\_TIM7EN\_Pos)    }}
\DoxyCodeLine{11092 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM7EN                 RCC\_APB1ENR\_TIM7EN\_Msk              }}
\DoxyCodeLine{11093 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM12EN\_Pos            (6U)                                }}
\DoxyCodeLine{11094 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM12EN\_Msk            (0x1UL << RCC\_APB1ENR\_TIM12EN\_Pos)   }}
\DoxyCodeLine{11095 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM12EN                RCC\_APB1ENR\_TIM12EN\_Msk             }}
\DoxyCodeLine{11096 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM13EN\_Pos            (7U)                                }}
\DoxyCodeLine{11097 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM13EN\_Msk            (0x1UL << RCC\_APB1ENR\_TIM13EN\_Pos)   }}
\DoxyCodeLine{11098 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM13EN                RCC\_APB1ENR\_TIM13EN\_Msk             }}
\DoxyCodeLine{11099 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM14EN\_Pos            (8U)                                }}
\DoxyCodeLine{11100 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM14EN\_Msk            (0x1UL << RCC\_APB1ENR\_TIM14EN\_Pos)   }}
\DoxyCodeLine{11101 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_TIM14EN                RCC\_APB1ENR\_TIM14EN\_Msk             }}
\DoxyCodeLine{11102 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN\_Pos             (11U)                               }}
\DoxyCodeLine{11103 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN\_Msk             (0x1UL << RCC\_APB1ENR\_WWDGEN\_Pos)    }}
\DoxyCodeLine{11104 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_WWDGEN                 RCC\_APB1ENR\_WWDGEN\_Msk              }}
\DoxyCodeLine{11105 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN\_Pos             (14U)                               }}
\DoxyCodeLine{11106 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN\_Msk             (0x1UL << RCC\_APB1ENR\_SPI2EN\_Pos)    }}
\DoxyCodeLine{11107 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI2EN                 RCC\_APB1ENR\_SPI2EN\_Msk              }}
\DoxyCodeLine{11108 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN\_Pos             (15U)                               }}
\DoxyCodeLine{11109 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN\_Msk             (0x1UL << RCC\_APB1ENR\_SPI3EN\_Pos)    }}
\DoxyCodeLine{11110 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_SPI3EN                 RCC\_APB1ENR\_SPI3EN\_Msk              }}
\DoxyCodeLine{11111 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN\_Pos           (17U)                               }}
\DoxyCodeLine{11112 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN\_Msk           (0x1UL << RCC\_APB1ENR\_USART2EN\_Pos)  }}
\DoxyCodeLine{11113 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART2EN               RCC\_APB1ENR\_USART2EN\_Msk            }}
\DoxyCodeLine{11114 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART3EN\_Pos           (18U)                               }}
\DoxyCodeLine{11115 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART3EN\_Msk           (0x1UL << RCC\_APB1ENR\_USART3EN\_Pos)  }}
\DoxyCodeLine{11116 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_USART3EN               RCC\_APB1ENR\_USART3EN\_Msk            }}
\DoxyCodeLine{11117 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART4EN\_Pos            (19U)                               }}
\DoxyCodeLine{11118 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART4EN\_Msk            (0x1UL << RCC\_APB1ENR\_UART4EN\_Pos)   }}
\DoxyCodeLine{11119 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART4EN                RCC\_APB1ENR\_UART4EN\_Msk             }}
\DoxyCodeLine{11120 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART5EN\_Pos            (20U)                               }}
\DoxyCodeLine{11121 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART5EN\_Msk            (0x1UL << RCC\_APB1ENR\_UART5EN\_Pos)   }}
\DoxyCodeLine{11122 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART5EN                RCC\_APB1ENR\_UART5EN\_Msk             }}
\DoxyCodeLine{11123 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN\_Pos             (21U)                               }}
\DoxyCodeLine{11124 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C1EN\_Pos)    }}
\DoxyCodeLine{11125 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C1EN                 RCC\_APB1ENR\_I2C1EN\_Msk              }}
\DoxyCodeLine{11126 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN\_Pos             (22U)                               }}
\DoxyCodeLine{11127 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C2EN\_Pos)    }}
\DoxyCodeLine{11128 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C2EN                 RCC\_APB1ENR\_I2C2EN\_Msk              }}
\DoxyCodeLine{11129 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN\_Pos             (23U)                               }}
\DoxyCodeLine{11130 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN\_Msk             (0x1UL << RCC\_APB1ENR\_I2C3EN\_Pos)    }}
\DoxyCodeLine{11131 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_I2C3EN                 RCC\_APB1ENR\_I2C3EN\_Msk              }}
\DoxyCodeLine{11132 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN1EN\_Pos             (25U)                               }}
\DoxyCodeLine{11133 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN1EN\_Msk             (0x1UL << RCC\_APB1ENR\_CAN1EN\_Pos)    }}
\DoxyCodeLine{11134 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN1EN                 RCC\_APB1ENR\_CAN1EN\_Msk              }}
\DoxyCodeLine{11135 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN2EN\_Pos             (26U)                               }}
\DoxyCodeLine{11136 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN2EN\_Msk             (0x1UL << RCC\_APB1ENR\_CAN2EN\_Pos)    }}
\DoxyCodeLine{11137 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_CAN2EN                 RCC\_APB1ENR\_CAN2EN\_Msk              }}
\DoxyCodeLine{11138 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN\_Pos              (28U)                               }}
\DoxyCodeLine{11139 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN\_Msk              (0x1UL << RCC\_APB1ENR\_PWREN\_Pos)     }}
\DoxyCodeLine{11140 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_PWREN                  RCC\_APB1ENR\_PWREN\_Msk               }}
\DoxyCodeLine{11141 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_DACEN\_Pos              (29U)                               }}
\DoxyCodeLine{11142 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_DACEN\_Msk              (0x1UL << RCC\_APB1ENR\_DACEN\_Pos)     }}
\DoxyCodeLine{11143 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_DACEN                  RCC\_APB1ENR\_DACEN\_Msk               }}
\DoxyCodeLine{11144 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART7EN\_Pos            (30U)                               }}
\DoxyCodeLine{11145 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART7EN\_Msk            (0x1UL << RCC\_APB1ENR\_UART7EN\_Pos)   }}
\DoxyCodeLine{11146 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART7EN                RCC\_APB1ENR\_UART7EN\_Msk             }}
\DoxyCodeLine{11147 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART8EN\_Pos            (31U)                               }}
\DoxyCodeLine{11148 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART8EN\_Msk            (0x1UL << RCC\_APB1ENR\_UART8EN\_Pos)   }}
\DoxyCodeLine{11149 \textcolor{preprocessor}{\#define RCC\_APB1ENR\_UART8EN                RCC\_APB1ENR\_UART8EN\_Msk             }}
\DoxyCodeLine{11150 }
\DoxyCodeLine{11151 \textcolor{comment}{/********************  Bit definition for RCC\_APB2ENR register  ***************/}}
\DoxyCodeLine{11152 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Pos             (0U)                                }}
\DoxyCodeLine{11153 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN\_Msk             (0x1UL << RCC\_APB2ENR\_TIM1EN\_Pos)    }}
\DoxyCodeLine{11154 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM1EN                 RCC\_APB2ENR\_TIM1EN\_Msk              }}
\DoxyCodeLine{11155 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Pos             (1U)                                }}
\DoxyCodeLine{11156 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN\_Msk             (0x1UL << RCC\_APB2ENR\_TIM8EN\_Pos)    }}
\DoxyCodeLine{11157 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM8EN                 RCC\_APB2ENR\_TIM8EN\_Msk              }}
\DoxyCodeLine{11158 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Pos           (4U)                                }}
\DoxyCodeLine{11159 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN\_Msk           (0x1UL << RCC\_APB2ENR\_USART1EN\_Pos)  }}
\DoxyCodeLine{11160 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART1EN               RCC\_APB2ENR\_USART1EN\_Msk            }}
\DoxyCodeLine{11161 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN\_Pos           (5U)                                }}
\DoxyCodeLine{11162 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN\_Msk           (0x1UL << RCC\_APB2ENR\_USART6EN\_Pos)  }}
\DoxyCodeLine{11163 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_USART6EN               RCC\_APB2ENR\_USART6EN\_Msk            }}
\DoxyCodeLine{11164 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN\_Pos             (8U)                                }}
\DoxyCodeLine{11165 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN\_Msk             (0x1UL << RCC\_APB2ENR\_ADC1EN\_Pos)    }}
\DoxyCodeLine{11166 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC1EN                 RCC\_APB2ENR\_ADC1EN\_Msk              }}
\DoxyCodeLine{11167 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC2EN\_Pos             (9U)                                }}
\DoxyCodeLine{11168 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC2EN\_Msk             (0x1UL << RCC\_APB2ENR\_ADC2EN\_Pos)    }}
\DoxyCodeLine{11169 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC2EN                 RCC\_APB2ENR\_ADC2EN\_Msk              }}
\DoxyCodeLine{11170 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC3EN\_Pos             (10U)                               }}
\DoxyCodeLine{11171 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC3EN\_Msk             (0x1UL << RCC\_APB2ENR\_ADC3EN\_Pos)    }}
\DoxyCodeLine{11172 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_ADC3EN                 RCC\_APB2ENR\_ADC3EN\_Msk              }}
\DoxyCodeLine{11173 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDIOEN\_Pos             (11U)                               }}
\DoxyCodeLine{11174 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDIOEN\_Msk             (0x1UL << RCC\_APB2ENR\_SDIOEN\_Pos)    }}
\DoxyCodeLine{11175 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SDIOEN                 RCC\_APB2ENR\_SDIOEN\_Msk              }}
\DoxyCodeLine{11176 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Pos             (12U)                               }}
\DoxyCodeLine{11177 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI1EN\_Pos)    }}
\DoxyCodeLine{11178 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI1EN                 RCC\_APB2ENR\_SPI1EN\_Msk              }}
\DoxyCodeLine{11179 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Pos             (13U)                               }}
\DoxyCodeLine{11180 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI4EN\_Pos)    }}
\DoxyCodeLine{11181 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI4EN                 RCC\_APB2ENR\_SPI4EN\_Msk              }}
\DoxyCodeLine{11182 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Pos           (14U)                               }}
\DoxyCodeLine{11183 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN\_Msk           (0x1UL << RCC\_APB2ENR\_SYSCFGEN\_Pos)  }}
\DoxyCodeLine{11184 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SYSCFGEN               RCC\_APB2ENR\_SYSCFGEN\_Msk            }}
\DoxyCodeLine{11185 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN\_Pos             (16U)                               }}
\DoxyCodeLine{11186 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN\_Msk             (0x1UL << RCC\_APB2ENR\_TIM9EN\_Pos)    }}
\DoxyCodeLine{11187 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM9EN                 RCC\_APB2ENR\_TIM9EN\_Msk              }}
\DoxyCodeLine{11188 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN\_Pos            (17U)                               }}
\DoxyCodeLine{11189 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN\_Msk            (0x1UL << RCC\_APB2ENR\_TIM10EN\_Pos)   }}
\DoxyCodeLine{11190 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM10EN                RCC\_APB2ENR\_TIM10EN\_Msk             }}
\DoxyCodeLine{11191 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN\_Pos            (18U)                               }}
\DoxyCodeLine{11192 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN\_Msk            (0x1UL << RCC\_APB2ENR\_TIM11EN\_Pos)   }}
\DoxyCodeLine{11193 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_TIM11EN                RCC\_APB2ENR\_TIM11EN\_Msk             }}
\DoxyCodeLine{11194 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN\_Pos             (20U)                               }}
\DoxyCodeLine{11195 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI5EN\_Pos)    }}
\DoxyCodeLine{11196 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI5EN                 RCC\_APB2ENR\_SPI5EN\_Msk              }}
\DoxyCodeLine{11197 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI6EN\_Pos             (21U)                               }}
\DoxyCodeLine{11198 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI6EN\_Msk             (0x1UL << RCC\_APB2ENR\_SPI6EN\_Pos)    }}
\DoxyCodeLine{11199 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SPI6EN                 RCC\_APB2ENR\_SPI6EN\_Msk              }}
\DoxyCodeLine{11200 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Pos             (22U)                               }}
\DoxyCodeLine{11201 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN\_Msk             (0x1UL << RCC\_APB2ENR\_SAI1EN\_Pos)    }}
\DoxyCodeLine{11202 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_SAI1EN                 RCC\_APB2ENR\_SAI1EN\_Msk              }}
\DoxyCodeLine{11203 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_LTDCEN\_Pos             (26U)                               }}
\DoxyCodeLine{11204 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_LTDCEN\_Msk             (0x1UL << RCC\_APB2ENR\_LTDCEN\_Pos)    }}
\DoxyCodeLine{11205 \textcolor{preprocessor}{\#define RCC\_APB2ENR\_LTDCEN                 RCC\_APB2ENR\_LTDCEN\_Msk              }}
\DoxyCodeLine{11206 }
\DoxyCodeLine{11207 \textcolor{comment}{/********************  Bit definition for RCC\_AHB1LPENR register  *************/}}
\DoxyCodeLine{11208 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN\_Pos        (0U)                                }}
\DoxyCodeLine{11209 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOALPEN\_Pos) }}
\DoxyCodeLine{11210 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOALPEN            RCC\_AHB1LPENR\_GPIOALPEN\_Msk         }}
\DoxyCodeLine{11211 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN\_Pos        (1U)                                }}
\DoxyCodeLine{11212 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOBLPEN\_Pos) }}
\DoxyCodeLine{11213 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOBLPEN            RCC\_AHB1LPENR\_GPIOBLPEN\_Msk         }}
\DoxyCodeLine{11214 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN\_Pos        (2U)                                }}
\DoxyCodeLine{11215 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOCLPEN\_Pos) }}
\DoxyCodeLine{11216 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOCLPEN            RCC\_AHB1LPENR\_GPIOCLPEN\_Msk         }}
\DoxyCodeLine{11217 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN\_Pos        (3U)                                }}
\DoxyCodeLine{11218 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIODLPEN\_Pos) }}
\DoxyCodeLine{11219 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIODLPEN            RCC\_AHB1LPENR\_GPIODLPEN\_Msk         }}
\DoxyCodeLine{11220 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN\_Pos        (4U)                                }}
\DoxyCodeLine{11221 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOELPEN\_Pos) }}
\DoxyCodeLine{11222 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOELPEN            RCC\_AHB1LPENR\_GPIOELPEN\_Msk         }}
\DoxyCodeLine{11223 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOFLPEN\_Pos        (5U)                                }}
\DoxyCodeLine{11224 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOFLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOFLPEN\_Pos) }}
\DoxyCodeLine{11225 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOFLPEN            RCC\_AHB1LPENR\_GPIOFLPEN\_Msk         }}
\DoxyCodeLine{11226 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOGLPEN\_Pos        (6U)                                }}
\DoxyCodeLine{11227 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOGLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOGLPEN\_Pos) }}
\DoxyCodeLine{11228 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOGLPEN            RCC\_AHB1LPENR\_GPIOGLPEN\_Msk         }}
\DoxyCodeLine{11229 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN\_Pos        (7U)                                }}
\DoxyCodeLine{11230 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOHLPEN\_Pos) }}
\DoxyCodeLine{11231 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOHLPEN            RCC\_AHB1LPENR\_GPIOHLPEN\_Msk         }}
\DoxyCodeLine{11232 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOILPEN\_Pos        (8U)                                }}
\DoxyCodeLine{11233 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOILPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOILPEN\_Pos) }}
\DoxyCodeLine{11234 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOILPEN            RCC\_AHB1LPENR\_GPIOILPEN\_Msk         }}
\DoxyCodeLine{11235 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOJLPEN\_Pos        (9U)                                }}
\DoxyCodeLine{11236 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOJLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOJLPEN\_Pos) }}
\DoxyCodeLine{11237 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOJLPEN            RCC\_AHB1LPENR\_GPIOJLPEN\_Msk         }}
\DoxyCodeLine{11238 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOKLPEN\_Pos        (10U)                               }}
\DoxyCodeLine{11239 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOKLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_GPIOKLPEN\_Pos) }}
\DoxyCodeLine{11240 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_GPIOKLPEN            RCC\_AHB1LPENR\_GPIOKLPEN\_Msk         }}
\DoxyCodeLine{11241 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN\_Pos          (12U)                               }}
\DoxyCodeLine{11242 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN\_Msk          (0x1UL << RCC\_AHB1LPENR\_CRCLPEN\_Pos) }}
\DoxyCodeLine{11243 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_CRCLPEN              RCC\_AHB1LPENR\_CRCLPEN\_Msk           }}
\DoxyCodeLine{11244 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN\_Pos        (15U)                               }}
\DoxyCodeLine{11245 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_FLITFLPEN\_Pos) }}
\DoxyCodeLine{11246 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_FLITFLPEN            RCC\_AHB1LPENR\_FLITFLPEN\_Msk         }}
\DoxyCodeLine{11247 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN\_Pos        (16U)                               }}
\DoxyCodeLine{11248 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_SRAM1LPEN\_Pos) }}
\DoxyCodeLine{11249 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM1LPEN            RCC\_AHB1LPENR\_SRAM1LPEN\_Msk         }}
\DoxyCodeLine{11250 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM2LPEN\_Pos        (17U)                               }}
\DoxyCodeLine{11251 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM2LPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_SRAM2LPEN\_Pos) }}
\DoxyCodeLine{11252 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM2LPEN            RCC\_AHB1LPENR\_SRAM2LPEN\_Msk         }}
\DoxyCodeLine{11253 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_BKPSRAMLPEN\_Pos      (18U)                               }}
\DoxyCodeLine{11254 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_BKPSRAMLPEN\_Msk      (0x1UL << RCC\_AHB1LPENR\_BKPSRAMLPEN\_Pos) }}
\DoxyCodeLine{11255 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_BKPSRAMLPEN          RCC\_AHB1LPENR\_BKPSRAMLPEN\_Msk       }}
\DoxyCodeLine{11256 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM3LPEN\_Pos        (19U)                               }}
\DoxyCodeLine{11257 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM3LPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_SRAM3LPEN\_Pos) }}
\DoxyCodeLine{11258 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_SRAM3LPEN            RCC\_AHB1LPENR\_SRAM3LPEN\_Msk         }}
\DoxyCodeLine{11259 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN\_Pos         (21U)                               }}
\DoxyCodeLine{11260 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN\_Msk         (0x1UL << RCC\_AHB1LPENR\_DMA1LPEN\_Pos) }}
\DoxyCodeLine{11261 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA1LPEN             RCC\_AHB1LPENR\_DMA1LPEN\_Msk          }}
\DoxyCodeLine{11262 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN\_Pos         (22U)                               }}
\DoxyCodeLine{11263 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN\_Msk         (0x1UL << RCC\_AHB1LPENR\_DMA2LPEN\_Pos) }}
\DoxyCodeLine{11264 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2LPEN             RCC\_AHB1LPENR\_DMA2LPEN\_Msk          }}
\DoxyCodeLine{11265 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2DLPEN\_Pos        (23U)                               }}
\DoxyCodeLine{11266 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2DLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_DMA2DLPEN\_Pos) }}
\DoxyCodeLine{11267 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_DMA2DLPEN            RCC\_AHB1LPENR\_DMA2DLPEN\_Msk         }}
\DoxyCodeLine{11268 }
\DoxyCodeLine{11269 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACLPEN\_Pos       (25U)                               }}
\DoxyCodeLine{11270 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACLPEN\_Msk       (0x1UL << RCC\_AHB1LPENR\_ETHMACLPEN\_Pos) }}
\DoxyCodeLine{11271 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACLPEN           RCC\_AHB1LPENR\_ETHMACLPEN\_Msk        }}
\DoxyCodeLine{11272 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACTXLPEN\_Pos     (26U)                               }}
\DoxyCodeLine{11273 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACTXLPEN\_Msk     (0x1UL << RCC\_AHB1LPENR\_ETHMACTXLPEN\_Pos) }}
\DoxyCodeLine{11274 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACTXLPEN         RCC\_AHB1LPENR\_ETHMACTXLPEN\_Msk      }}
\DoxyCodeLine{11275 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACRXLPEN\_Pos     (27U)                               }}
\DoxyCodeLine{11276 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACRXLPEN\_Msk     (0x1UL << RCC\_AHB1LPENR\_ETHMACRXLPEN\_Pos) }}
\DoxyCodeLine{11277 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACRXLPEN         RCC\_AHB1LPENR\_ETHMACRXLPEN\_Msk      }}
\DoxyCodeLine{11278 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACPTPLPEN\_Pos    (28U)                               }}
\DoxyCodeLine{11279 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACPTPLPEN\_Msk    (0x1UL << RCC\_AHB1LPENR\_ETHMACPTPLPEN\_Pos) }}
\DoxyCodeLine{11280 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_ETHMACPTPLPEN        RCC\_AHB1LPENR\_ETHMACPTPLPEN\_Msk     }}
\DoxyCodeLine{11281 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSLPEN\_Pos        (29U)                               }}
\DoxyCodeLine{11282 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSLPEN\_Msk        (0x1UL << RCC\_AHB1LPENR\_OTGHSLPEN\_Pos) }}
\DoxyCodeLine{11283 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSLPEN            RCC\_AHB1LPENR\_OTGHSLPEN\_Msk         }}
\DoxyCodeLine{11284 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSULPILPEN\_Pos    (30U)                               }}
\DoxyCodeLine{11285 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSULPILPEN\_Msk    (0x1UL << RCC\_AHB1LPENR\_OTGHSULPILPEN\_Pos) }}
\DoxyCodeLine{11286 \textcolor{preprocessor}{\#define RCC\_AHB1LPENR\_OTGHSULPILPEN        RCC\_AHB1LPENR\_OTGHSULPILPEN\_Msk     }}
\DoxyCodeLine{11287 }
\DoxyCodeLine{11288 \textcolor{comment}{/********************  Bit definition for RCC\_AHB2LPENR register  *************/}}
\DoxyCodeLine{11289 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMILPEN\_Pos         (0U)                                }}
\DoxyCodeLine{11290 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMILPEN\_Msk         (0x1UL << RCC\_AHB2LPENR\_DCMILPEN\_Pos) }}
\DoxyCodeLine{11291 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_DCMILPEN             RCC\_AHB2LPENR\_DCMILPEN\_Msk          }}
\DoxyCodeLine{11292 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN\_Pos          (6U)                                }}
\DoxyCodeLine{11293 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN\_Msk          (0x1UL << RCC\_AHB2LPENR\_RNGLPEN\_Pos) }}
\DoxyCodeLine{11294 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_RNGLPEN              RCC\_AHB2LPENR\_RNGLPEN\_Msk           }}
\DoxyCodeLine{11295 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN\_Pos        (7U)                                }}
\DoxyCodeLine{11296 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN\_Msk        (0x1UL << RCC\_AHB2LPENR\_OTGFSLPEN\_Pos) }}
\DoxyCodeLine{11297 \textcolor{preprocessor}{\#define RCC\_AHB2LPENR\_OTGFSLPEN            RCC\_AHB2LPENR\_OTGFSLPEN\_Msk         }}
\DoxyCodeLine{11298 }
\DoxyCodeLine{11299 \textcolor{comment}{/********************  Bit definition for RCC\_AHB3LPENR register  *************/}}
\DoxyCodeLine{11300 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN\_Pos          (0U)                                }}
\DoxyCodeLine{11301 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN\_Msk          (0x1UL << RCC\_AHB3LPENR\_FMCLPEN\_Pos) }}
\DoxyCodeLine{11302 \textcolor{preprocessor}{\#define RCC\_AHB3LPENR\_FMCLPEN              RCC\_AHB3LPENR\_FMCLPEN\_Msk           }}
\DoxyCodeLine{11303 }
\DoxyCodeLine{11304 \textcolor{comment}{/********************  Bit definition for RCC\_APB1LPENR register  *************/}}
\DoxyCodeLine{11305 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN\_Pos         (0U)                                }}
\DoxyCodeLine{11306 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM2LPEN\_Pos) }}
\DoxyCodeLine{11307 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM2LPEN             RCC\_APB1LPENR\_TIM2LPEN\_Msk          }}
\DoxyCodeLine{11308 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN\_Pos         (1U)                                }}
\DoxyCodeLine{11309 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM3LPEN\_Pos) }}
\DoxyCodeLine{11310 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM3LPEN             RCC\_APB1LPENR\_TIM3LPEN\_Msk          }}
\DoxyCodeLine{11311 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN\_Pos         (2U)                                }}
\DoxyCodeLine{11312 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM4LPEN\_Pos) }}
\DoxyCodeLine{11313 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM4LPEN             RCC\_APB1LPENR\_TIM4LPEN\_Msk          }}
\DoxyCodeLine{11314 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN\_Pos         (3U)                                }}
\DoxyCodeLine{11315 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM5LPEN\_Pos) }}
\DoxyCodeLine{11316 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM5LPEN             RCC\_APB1LPENR\_TIM5LPEN\_Msk          }}
\DoxyCodeLine{11317 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM6LPEN\_Pos         (4U)                                }}
\DoxyCodeLine{11318 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM6LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM6LPEN\_Pos) }}
\DoxyCodeLine{11319 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM6LPEN             RCC\_APB1LPENR\_TIM6LPEN\_Msk          }}
\DoxyCodeLine{11320 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM7LPEN\_Pos         (5U)                                }}
\DoxyCodeLine{11321 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM7LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_TIM7LPEN\_Pos) }}
\DoxyCodeLine{11322 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM7LPEN             RCC\_APB1LPENR\_TIM7LPEN\_Msk          }}
\DoxyCodeLine{11323 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM12LPEN\_Pos        (6U)                                }}
\DoxyCodeLine{11324 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM12LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_TIM12LPEN\_Pos) }}
\DoxyCodeLine{11325 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM12LPEN            RCC\_APB1LPENR\_TIM12LPEN\_Msk         }}
\DoxyCodeLine{11326 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM13LPEN\_Pos        (7U)                                }}
\DoxyCodeLine{11327 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM13LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_TIM13LPEN\_Pos) }}
\DoxyCodeLine{11328 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM13LPEN            RCC\_APB1LPENR\_TIM13LPEN\_Msk         }}
\DoxyCodeLine{11329 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM14LPEN\_Pos        (8U)                                }}
\DoxyCodeLine{11330 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM14LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_TIM14LPEN\_Pos) }}
\DoxyCodeLine{11331 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_TIM14LPEN            RCC\_APB1LPENR\_TIM14LPEN\_Msk         }}
\DoxyCodeLine{11332 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN\_Pos         (11U)                               }}
\DoxyCodeLine{11333 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_WWDGLPEN\_Pos) }}
\DoxyCodeLine{11334 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_WWDGLPEN             RCC\_APB1LPENR\_WWDGLPEN\_Msk          }}
\DoxyCodeLine{11335 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN\_Pos         (14U)                               }}
\DoxyCodeLine{11336 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_SPI2LPEN\_Pos) }}
\DoxyCodeLine{11337 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI2LPEN             RCC\_APB1LPENR\_SPI2LPEN\_Msk          }}
\DoxyCodeLine{11338 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN\_Pos         (15U)                               }}
\DoxyCodeLine{11339 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_SPI3LPEN\_Pos) }}
\DoxyCodeLine{11340 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_SPI3LPEN             RCC\_APB1LPENR\_SPI3LPEN\_Msk          }}
\DoxyCodeLine{11341 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN\_Pos       (17U)                               }}
\DoxyCodeLine{11342 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN\_Msk       (0x1UL << RCC\_APB1LPENR\_USART2LPEN\_Pos) }}
\DoxyCodeLine{11343 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART2LPEN           RCC\_APB1LPENR\_USART2LPEN\_Msk        }}
\DoxyCodeLine{11344 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART3LPEN\_Pos       (18U)                               }}
\DoxyCodeLine{11345 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART3LPEN\_Msk       (0x1UL << RCC\_APB1LPENR\_USART3LPEN\_Pos) }}
\DoxyCodeLine{11346 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_USART3LPEN           RCC\_APB1LPENR\_USART3LPEN\_Msk        }}
\DoxyCodeLine{11347 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART4LPEN\_Pos        (19U)                               }}
\DoxyCodeLine{11348 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART4LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_UART4LPEN\_Pos) }}
\DoxyCodeLine{11349 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART4LPEN            RCC\_APB1LPENR\_UART4LPEN\_Msk         }}
\DoxyCodeLine{11350 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART5LPEN\_Pos        (20U)                               }}
\DoxyCodeLine{11351 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART5LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_UART5LPEN\_Pos) }}
\DoxyCodeLine{11352 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART5LPEN            RCC\_APB1LPENR\_UART5LPEN\_Msk         }}
\DoxyCodeLine{11353 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN\_Pos         (21U)                               }}
\DoxyCodeLine{11354 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C1LPEN\_Pos) }}
\DoxyCodeLine{11355 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C1LPEN             RCC\_APB1LPENR\_I2C1LPEN\_Msk          }}
\DoxyCodeLine{11356 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN\_Pos         (22U)                               }}
\DoxyCodeLine{11357 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C2LPEN\_Pos) }}
\DoxyCodeLine{11358 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C2LPEN             RCC\_APB1LPENR\_I2C2LPEN\_Msk          }}
\DoxyCodeLine{11359 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN\_Pos         (23U)                               }}
\DoxyCodeLine{11360 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_I2C3LPEN\_Pos) }}
\DoxyCodeLine{11361 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_I2C3LPEN             RCC\_APB1LPENR\_I2C3LPEN\_Msk          }}
\DoxyCodeLine{11362 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN1LPEN\_Pos         (25U)                               }}
\DoxyCodeLine{11363 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN1LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_CAN1LPEN\_Pos) }}
\DoxyCodeLine{11364 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN1LPEN             RCC\_APB1LPENR\_CAN1LPEN\_Msk          }}
\DoxyCodeLine{11365 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN2LPEN\_Pos         (26U)                               }}
\DoxyCodeLine{11366 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN2LPEN\_Msk         (0x1UL << RCC\_APB1LPENR\_CAN2LPEN\_Pos) }}
\DoxyCodeLine{11367 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_CAN2LPEN             RCC\_APB1LPENR\_CAN2LPEN\_Msk          }}
\DoxyCodeLine{11368 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN\_Pos          (28U)                               }}
\DoxyCodeLine{11369 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN\_Msk          (0x1UL << RCC\_APB1LPENR\_PWRLPEN\_Pos) }}
\DoxyCodeLine{11370 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_PWRLPEN              RCC\_APB1LPENR\_PWRLPEN\_Msk           }}
\DoxyCodeLine{11371 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_DACLPEN\_Pos          (29U)                               }}
\DoxyCodeLine{11372 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_DACLPEN\_Msk          (0x1UL << RCC\_APB1LPENR\_DACLPEN\_Pos) }}
\DoxyCodeLine{11373 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_DACLPEN              RCC\_APB1LPENR\_DACLPEN\_Msk           }}
\DoxyCodeLine{11374 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART7LPEN\_Pos        (30U)                               }}
\DoxyCodeLine{11375 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART7LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_UART7LPEN\_Pos) }}
\DoxyCodeLine{11376 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART7LPEN            RCC\_APB1LPENR\_UART7LPEN\_Msk         }}
\DoxyCodeLine{11377 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART8LPEN\_Pos        (31U)                               }}
\DoxyCodeLine{11378 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART8LPEN\_Msk        (0x1UL << RCC\_APB1LPENR\_UART8LPEN\_Pos) }}
\DoxyCodeLine{11379 \textcolor{preprocessor}{\#define RCC\_APB1LPENR\_UART8LPEN            RCC\_APB1LPENR\_UART8LPEN\_Msk         }}
\DoxyCodeLine{11380 }
\DoxyCodeLine{11381 \textcolor{comment}{/********************  Bit definition for RCC\_APB2LPENR register  *************/}}
\DoxyCodeLine{11382 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN\_Pos         (0U)                                }}
\DoxyCodeLine{11383 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_TIM1LPEN\_Pos) }}
\DoxyCodeLine{11384 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM1LPEN             RCC\_APB2LPENR\_TIM1LPEN\_Msk          }}
\DoxyCodeLine{11385 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN\_Pos         (1U)                                }}
\DoxyCodeLine{11386 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_TIM8LPEN\_Pos) }}
\DoxyCodeLine{11387 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM8LPEN             RCC\_APB2LPENR\_TIM8LPEN\_Msk          }}
\DoxyCodeLine{11388 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN\_Pos       (4U)                                }}
\DoxyCodeLine{11389 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_USART1LPEN\_Pos) }}
\DoxyCodeLine{11390 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART1LPEN           RCC\_APB2LPENR\_USART1LPEN\_Msk        }}
\DoxyCodeLine{11391 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN\_Pos       (5U)                                }}
\DoxyCodeLine{11392 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_USART6LPEN\_Pos) }}
\DoxyCodeLine{11393 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_USART6LPEN           RCC\_APB2LPENR\_USART6LPEN\_Msk        }}
\DoxyCodeLine{11394 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN\_Pos         (8U)                                }}
\DoxyCodeLine{11395 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_ADC1LPEN\_Pos) }}
\DoxyCodeLine{11396 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC1LPEN             RCC\_APB2LPENR\_ADC1LPEN\_Msk          }}
\DoxyCodeLine{11397 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC2LPEN\_Pos         (9U)                                }}
\DoxyCodeLine{11398 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC2LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_ADC2LPEN\_Pos) }}
\DoxyCodeLine{11399 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC2LPEN             RCC\_APB2LPENR\_ADC2LPEN\_Msk          }}
\DoxyCodeLine{11400 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC3LPEN\_Pos         (10U)                               }}
\DoxyCodeLine{11401 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC3LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_ADC3LPEN\_Pos) }}
\DoxyCodeLine{11402 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_ADC3LPEN             RCC\_APB2LPENR\_ADC3LPEN\_Msk          }}
\DoxyCodeLine{11403 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDIOLPEN\_Pos         (11U)                               }}
\DoxyCodeLine{11404 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDIOLPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SDIOLPEN\_Pos) }}
\DoxyCodeLine{11405 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SDIOLPEN             RCC\_APB2LPENR\_SDIOLPEN\_Msk          }}
\DoxyCodeLine{11406 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN\_Pos         (12U)                               }}
\DoxyCodeLine{11407 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI1LPEN\_Pos) }}
\DoxyCodeLine{11408 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI1LPEN             RCC\_APB2LPENR\_SPI1LPEN\_Msk          }}
\DoxyCodeLine{11409 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN\_Pos         (13U)                               }}
\DoxyCodeLine{11410 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI4LPEN\_Pos) }}
\DoxyCodeLine{11411 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI4LPEN             RCC\_APB2LPENR\_SPI4LPEN\_Msk          }}
\DoxyCodeLine{11412 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN\_Pos       (14U)                               }}
\DoxyCodeLine{11413 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN\_Msk       (0x1UL << RCC\_APB2LPENR\_SYSCFGLPEN\_Pos) }}
\DoxyCodeLine{11414 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SYSCFGLPEN           RCC\_APB2LPENR\_SYSCFGLPEN\_Msk        }}
\DoxyCodeLine{11415 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN\_Pos         (16U)                               }}
\DoxyCodeLine{11416 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_TIM9LPEN\_Pos) }}
\DoxyCodeLine{11417 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM9LPEN             RCC\_APB2LPENR\_TIM9LPEN\_Msk          }}
\DoxyCodeLine{11418 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN\_Pos        (17U)                               }}
\DoxyCodeLine{11419 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN\_Msk        (0x1UL << RCC\_APB2LPENR\_TIM10LPEN\_Pos) }}
\DoxyCodeLine{11420 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM10LPEN            RCC\_APB2LPENR\_TIM10LPEN\_Msk         }}
\DoxyCodeLine{11421 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN\_Pos        (18U)                               }}
\DoxyCodeLine{11422 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN\_Msk        (0x1UL << RCC\_APB2LPENR\_TIM11LPEN\_Pos) }}
\DoxyCodeLine{11423 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_TIM11LPEN            RCC\_APB2LPENR\_TIM11LPEN\_Msk         }}
\DoxyCodeLine{11424 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN\_Pos         (20U)                               }}
\DoxyCodeLine{11425 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI5LPEN\_Pos) }}
\DoxyCodeLine{11426 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI5LPEN             RCC\_APB2LPENR\_SPI5LPEN\_Msk          }}
\DoxyCodeLine{11427 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI6LPEN\_Pos         (21U)                               }}
\DoxyCodeLine{11428 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI6LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SPI6LPEN\_Pos) }}
\DoxyCodeLine{11429 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SPI6LPEN             RCC\_APB2LPENR\_SPI6LPEN\_Msk          }}
\DoxyCodeLine{11430 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN\_Pos         (22U)                               }}
\DoxyCodeLine{11431 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_SAI1LPEN\_Pos) }}
\DoxyCodeLine{11432 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_SAI1LPEN             RCC\_APB2LPENR\_SAI1LPEN\_Msk          }}
\DoxyCodeLine{11433 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_LTDCLPEN\_Pos         (26U)                               }}
\DoxyCodeLine{11434 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_LTDCLPEN\_Msk         (0x1UL << RCC\_APB2LPENR\_LTDCLPEN\_Pos) }}
\DoxyCodeLine{11435 \textcolor{preprocessor}{\#define RCC\_APB2LPENR\_LTDCLPEN             RCC\_APB2LPENR\_LTDCLPEN\_Msk          }}
\DoxyCodeLine{11436 }
\DoxyCodeLine{11437 \textcolor{comment}{/********************  Bit definition for RCC\_BDCR register  ******************/}}
\DoxyCodeLine{11438 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Pos                 (0U)                                }}
\DoxyCodeLine{11439 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON\_Msk                 (0x1UL << RCC\_BDCR\_LSEON\_Pos)        }}
\DoxyCodeLine{11440 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEON                     RCC\_BDCR\_LSEON\_Msk                  }}
\DoxyCodeLine{11441 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Pos                (1U)                                }}
\DoxyCodeLine{11442 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY\_Msk                (0x1UL << RCC\_BDCR\_LSERDY\_Pos)       }}
\DoxyCodeLine{11443 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSERDY                    RCC\_BDCR\_LSERDY\_Msk                 }}
\DoxyCodeLine{11444 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Pos                (2U)                                }}
\DoxyCodeLine{11445 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP\_Msk                (0x1UL << RCC\_BDCR\_LSEBYP\_Pos)       }}
\DoxyCodeLine{11446 \textcolor{preprocessor}{\#define RCC\_BDCR\_LSEBYP                    RCC\_BDCR\_LSEBYP\_Msk                 }}
\DoxyCodeLine{11447 }
\DoxyCodeLine{11448 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Pos                (8U)                                }}
\DoxyCodeLine{11449 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_Msk                (0x3UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{11450 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL                    RCC\_BDCR\_RTCSEL\_Msk                 }}
\DoxyCodeLine{11451 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_0                  (0x1UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{11452 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCSEL\_1                  (0x2UL << RCC\_BDCR\_RTCSEL\_Pos)       }}
\DoxyCodeLine{11454 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Pos                 (15U)                               }}
\DoxyCodeLine{11455 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN\_Msk                 (0x1UL << RCC\_BDCR\_RTCEN\_Pos)        }}
\DoxyCodeLine{11456 \textcolor{preprocessor}{\#define RCC\_BDCR\_RTCEN                     RCC\_BDCR\_RTCEN\_Msk                  }}
\DoxyCodeLine{11457 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Pos                 (16U)                               }}
\DoxyCodeLine{11458 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST\_Msk                 (0x1UL << RCC\_BDCR\_BDRST\_Pos)        }}
\DoxyCodeLine{11459 \textcolor{preprocessor}{\#define RCC\_BDCR\_BDRST                     RCC\_BDCR\_BDRST\_Msk                  }}
\DoxyCodeLine{11460 }
\DoxyCodeLine{11461 \textcolor{comment}{/********************  Bit definition for RCC\_CSR register  *******************/}}
\DoxyCodeLine{11462 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Pos                  (0U)                                }}
\DoxyCodeLine{11463 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION\_Msk                  (0x1UL << RCC\_CSR\_LSION\_Pos)         }}
\DoxyCodeLine{11464 \textcolor{preprocessor}{\#define RCC\_CSR\_LSION                      RCC\_CSR\_LSION\_Msk                   }}
\DoxyCodeLine{11465 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Pos                 (1U)                                }}
\DoxyCodeLine{11466 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY\_Msk                 (0x1UL << RCC\_CSR\_LSIRDY\_Pos)        }}
\DoxyCodeLine{11467 \textcolor{preprocessor}{\#define RCC\_CSR\_LSIRDY                     RCC\_CSR\_LSIRDY\_Msk                  }}
\DoxyCodeLine{11468 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Pos                   (24U)                               }}
\DoxyCodeLine{11469 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF\_Msk                   (0x1UL << RCC\_CSR\_RMVF\_Pos)          }}
\DoxyCodeLine{11470 \textcolor{preprocessor}{\#define RCC\_CSR\_RMVF                       RCC\_CSR\_RMVF\_Msk                    }}
\DoxyCodeLine{11471 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Pos                (25U)                               }}
\DoxyCodeLine{11472 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF\_Msk                (0x1UL << RCC\_CSR\_BORRSTF\_Pos)       }}
\DoxyCodeLine{11473 \textcolor{preprocessor}{\#define RCC\_CSR\_BORRSTF                    RCC\_CSR\_BORRSTF\_Msk                 }}
\DoxyCodeLine{11474 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Pos                (26U)}}
\DoxyCodeLine{11475 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF\_Msk                (0x1UL << RCC\_CSR\_PINRSTF\_Pos)       }}
\DoxyCodeLine{11476 \textcolor{preprocessor}{\#define RCC\_CSR\_PINRSTF                    RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{11477 \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF\_Pos                (27U)                               }}
\DoxyCodeLine{11478 \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF\_Msk                (0x1UL << RCC\_CSR\_PORRSTF\_Pos)       }}
\DoxyCodeLine{11479 \textcolor{preprocessor}{\#define RCC\_CSR\_PORRSTF                    RCC\_CSR\_PORRSTF\_Msk                 }}
\DoxyCodeLine{11480 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Pos                (28U)                               }}
\DoxyCodeLine{11481 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF\_Msk                (0x1UL << RCC\_CSR\_SFTRSTF\_Pos)       }}
\DoxyCodeLine{11482 \textcolor{preprocessor}{\#define RCC\_CSR\_SFTRSTF                    RCC\_CSR\_SFTRSTF\_Msk                 }}
\DoxyCodeLine{11483 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Pos               (29U)}}
\DoxyCodeLine{11484 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF\_Msk               (0x1UL << RCC\_CSR\_IWDGRSTF\_Pos)      }}
\DoxyCodeLine{11485 \textcolor{preprocessor}{\#define RCC\_CSR\_IWDGRSTF                   RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{11486 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Pos               (30U)                               }}
\DoxyCodeLine{11487 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF\_Msk               (0x1UL << RCC\_CSR\_WWDGRSTF\_Pos)      }}
\DoxyCodeLine{11488 \textcolor{preprocessor}{\#define RCC\_CSR\_WWDGRSTF                   RCC\_CSR\_WWDGRSTF\_Msk                }}
\DoxyCodeLine{11489 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Pos               (31U)                               }}
\DoxyCodeLine{11490 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF\_Msk               (0x1UL << RCC\_CSR\_LPWRRSTF\_Pos)      }}
\DoxyCodeLine{11491 \textcolor{preprocessor}{\#define RCC\_CSR\_LPWRRSTF                   RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{11492 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{11493 \textcolor{preprocessor}{\#define RCC\_CSR\_PADRSTF                    RCC\_CSR\_PINRSTF}}
\DoxyCodeLine{11494 \textcolor{preprocessor}{\#define RCC\_CSR\_WDGRSTF                    RCC\_CSR\_IWDGRSTF}}
\DoxyCodeLine{11495 }
\DoxyCodeLine{11496 \textcolor{comment}{/********************  Bit definition for RCC\_SSCGR register  *****************/}}
\DoxyCodeLine{11497 \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER\_Pos               (0U)                                }}
\DoxyCodeLine{11498 \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER\_Msk               (0x1FFFUL << RCC\_SSCGR\_MODPER\_Pos)   }}
\DoxyCodeLine{11499 \textcolor{preprocessor}{\#define RCC\_SSCGR\_MODPER                   RCC\_SSCGR\_MODPER\_Msk                }}
\DoxyCodeLine{11500 \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP\_Pos              (13U)                               }}
\DoxyCodeLine{11501 \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP\_Msk              (0x7FFFUL << RCC\_SSCGR\_INCSTEP\_Pos)  }}
\DoxyCodeLine{11502 \textcolor{preprocessor}{\#define RCC\_SSCGR\_INCSTEP                  RCC\_SSCGR\_INCSTEP\_Msk               }}
\DoxyCodeLine{11503 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL\_Pos            (30U)                               }}
\DoxyCodeLine{11504 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL\_Msk            (0x1UL << RCC\_SSCGR\_SPREADSEL\_Pos)   }}
\DoxyCodeLine{11505 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SPREADSEL                RCC\_SSCGR\_SPREADSEL\_Msk             }}
\DoxyCodeLine{11506 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN\_Pos               (31U)                               }}
\DoxyCodeLine{11507 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN\_Msk               (0x1UL << RCC\_SSCGR\_SSCGEN\_Pos)      }}
\DoxyCodeLine{11508 \textcolor{preprocessor}{\#define RCC\_SSCGR\_SSCGEN                   RCC\_SSCGR\_SSCGEN\_Msk                }}
\DoxyCodeLine{11509 }
\DoxyCodeLine{11510 \textcolor{comment}{/********************  Bit definition for RCC\_PLLI2SCFGR register  ************/}}
\DoxyCodeLine{11511 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_Pos         (6U)                                }}
\DoxyCodeLine{11512 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_Msk         (0x1FFUL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11513 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN             RCC\_PLLI2SCFGR\_PLLI2SN\_Msk          }}
\DoxyCodeLine{11514 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_0           (0x001UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11515 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_1           (0x002UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11516 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_2           (0x004UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11517 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_3           (0x008UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11518 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_4           (0x010UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11519 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_5           (0x020UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11520 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_6           (0x040UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11521 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_7           (0x080UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11522 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SN\_8           (0x100UL << RCC\_PLLI2SCFGR\_PLLI2SN\_Pos) }}
\DoxyCodeLine{11524 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos         (24U)                               }}
\DoxyCodeLine{11525 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_Msk         (0xFUL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{11526 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ             RCC\_PLLI2SCFGR\_PLLI2SQ\_Msk          }}
\DoxyCodeLine{11527 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_0           (0x1UL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{11528 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_1           (0x2UL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{11529 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_2           (0x4UL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{11530 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SQ\_3           (0x8UL << RCC\_PLLI2SCFGR\_PLLI2SQ\_Pos) }}
\DoxyCodeLine{11531 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_Pos         (28U)                               }}
\DoxyCodeLine{11532 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_Msk         (0x7UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{11533 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR             RCC\_PLLI2SCFGR\_PLLI2SR\_Msk          }}
\DoxyCodeLine{11534 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_0           (0x1UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{11535 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_1           (0x2UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{11536 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_PLLI2SR\_2           (0x4UL << RCC\_PLLI2SCFGR\_PLLI2SR\_Pos) }}
\DoxyCodeLine{11538 \textcolor{comment}{/********************  Bit definition for RCC\_PLLSAICFGR register  ************/}}
\DoxyCodeLine{11539 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_Pos         (6U)                                }}
\DoxyCodeLine{11540 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_Msk         (0x1FFUL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11541 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN             RCC\_PLLSAICFGR\_PLLSAIN\_Msk          }}
\DoxyCodeLine{11542 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_0           (0x001UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11543 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_1           (0x002UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11544 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_2           (0x004UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11545 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_3           (0x008UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11546 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_4           (0x010UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11547 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_5           (0x020UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11548 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_6           (0x040UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11549 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_7           (0x080UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11550 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIN\_8           (0x100UL << RCC\_PLLSAICFGR\_PLLSAIN\_Pos) }}
\DoxyCodeLine{11553 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_Pos         (24U)                               }}
\DoxyCodeLine{11554 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_Msk         (0xFUL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{11555 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ             RCC\_PLLSAICFGR\_PLLSAIQ\_Msk          }}
\DoxyCodeLine{11556 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_0           (0x1UL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{11557 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_1           (0x2UL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{11558 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_2           (0x4UL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{11559 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIQ\_3           (0x8UL << RCC\_PLLSAICFGR\_PLLSAIQ\_Pos) }}
\DoxyCodeLine{11561 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIR\_Pos         (28U)                               }}
\DoxyCodeLine{11562 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIR\_Msk         (0x7UL << RCC\_PLLSAICFGR\_PLLSAIR\_Pos) }}
\DoxyCodeLine{11563 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIR             RCC\_PLLSAICFGR\_PLLSAIR\_Msk          }}
\DoxyCodeLine{11564 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIR\_0           (0x1UL << RCC\_PLLSAICFGR\_PLLSAIR\_Pos) }}
\DoxyCodeLine{11565 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIR\_1           (0x2UL << RCC\_PLLSAICFGR\_PLLSAIR\_Pos) }}
\DoxyCodeLine{11566 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_PLLSAIR\_2           (0x4UL << RCC\_PLLSAICFGR\_PLLSAIR\_Pos) }}
\DoxyCodeLine{11568 \textcolor{comment}{/********************  Bit definition for RCC\_DCKCFGR register  ***************/}}
\DoxyCodeLine{11569 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos        (0U)                                }}
\DoxyCodeLine{11570 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLI2SDIVQ\_Msk        (0x1FUL << RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{11571 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLI2SDIVQ            RCC\_DCKCFGR\_PLLI2SDIVQ\_Msk         }}
\DoxyCodeLine{11572 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLI2SDIVQ\_0          (0x01UL << RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{11573 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLI2SDIVQ\_1          (0x02UL << RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{11574 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLI2SDIVQ\_2          (0x04UL << RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{11575 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLI2SDIVQ\_3          (0x08UL << RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{11576 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLI2SDIVQ\_4          (0x10UL << RCC\_DCKCFGR\_PLLI2SDIVQ\_Pos) }}
\DoxyCodeLine{11578 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos        (8U)                                }}
\DoxyCodeLine{11579 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVQ\_Msk        (0x1FUL << RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{11580 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVQ            RCC\_DCKCFGR\_PLLSAIDIVQ\_Msk         }}
\DoxyCodeLine{11581 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVQ\_0          (0x01UL << RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{11582 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVQ\_1          (0x02UL << RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{11583 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVQ\_2          (0x04UL << RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{11584 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVQ\_3          (0x08UL << RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{11585 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVQ\_4          (0x10UL << RCC\_DCKCFGR\_PLLSAIDIVQ\_Pos) }}
\DoxyCodeLine{11586 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVR\_Pos        (16U)                               }}
\DoxyCodeLine{11587 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVR\_Msk        (0x3UL << RCC\_DCKCFGR\_PLLSAIDIVR\_Pos) }}
\DoxyCodeLine{11588 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVR            RCC\_DCKCFGR\_PLLSAIDIVR\_Msk         }}
\DoxyCodeLine{11589 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVR\_0          (0x1UL << RCC\_DCKCFGR\_PLLSAIDIVR\_Pos) }}
\DoxyCodeLine{11590 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_PLLSAIDIVR\_1          (0x2UL << RCC\_DCKCFGR\_PLLSAIDIVR\_Pos) }}
\DoxyCodeLine{11592 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1ASRC\_Pos           (20U)                               }}
\DoxyCodeLine{11593 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1ASRC\_Msk           (0x3UL << RCC\_DCKCFGR\_SAI1ASRC\_Pos)  }}
\DoxyCodeLine{11594 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1ASRC               RCC\_DCKCFGR\_SAI1ASRC\_Msk            }}
\DoxyCodeLine{11595 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1ASRC\_0             (0x1UL << RCC\_DCKCFGR\_SAI1ASRC\_Pos)  }}
\DoxyCodeLine{11596 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1ASRC\_1             (0x2UL << RCC\_DCKCFGR\_SAI1ASRC\_Pos)  }}
\DoxyCodeLine{11597 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1BSRC\_Pos           (22U)                               }}
\DoxyCodeLine{11598 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1BSRC\_Msk           (0x3UL << RCC\_DCKCFGR\_SAI1BSRC\_Pos)  }}
\DoxyCodeLine{11599 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1BSRC               RCC\_DCKCFGR\_SAI1BSRC\_Msk            }}
\DoxyCodeLine{11600 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1BSRC\_0             (0x1UL << RCC\_DCKCFGR\_SAI1BSRC\_Pos)  }}
\DoxyCodeLine{11601 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_SAI1BSRC\_1             (0x2UL << RCC\_DCKCFGR\_SAI1BSRC\_Pos)  }}
\DoxyCodeLine{11602 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_TIMPRE\_Pos             (24U)                               }}
\DoxyCodeLine{11603 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_TIMPRE\_Msk             (0x1UL << RCC\_DCKCFGR\_TIMPRE\_Pos)    }}
\DoxyCodeLine{11604 \textcolor{preprocessor}{\#define RCC\_DCKCFGR\_TIMPRE                 RCC\_DCKCFGR\_TIMPRE\_Msk              }}
\DoxyCodeLine{11605 }
\DoxyCodeLine{11606 }
\DoxyCodeLine{11607 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11608 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11609 \textcolor{comment}{/*                                    RNG                                     */}}
\DoxyCodeLine{11610 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11611 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11612 \textcolor{comment}{/********************  Bits definition for RNG\_CR register  *******************/}}
\DoxyCodeLine{11613 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Pos    (2U)                                               }}
\DoxyCodeLine{11614 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN\_Msk    (0x1UL << RNG\_CR\_RNGEN\_Pos)                         }}
\DoxyCodeLine{11615 \textcolor{preprocessor}{\#define RNG\_CR\_RNGEN        RNG\_CR\_RNGEN\_Msk                                   }}
\DoxyCodeLine{11616 \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Pos       (3U)                                               }}
\DoxyCodeLine{11617 \textcolor{preprocessor}{\#define RNG\_CR\_IE\_Msk       (0x1UL << RNG\_CR\_IE\_Pos)                            }}
\DoxyCodeLine{11618 \textcolor{preprocessor}{\#define RNG\_CR\_IE           RNG\_CR\_IE\_Msk                                      }}
\DoxyCodeLine{11619 }
\DoxyCodeLine{11620 \textcolor{comment}{/********************  Bits definition for RNG\_SR register  *******************/}}
\DoxyCodeLine{11621 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Pos     (0U)                                               }}
\DoxyCodeLine{11622 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY\_Msk     (0x1UL << RNG\_SR\_DRDY\_Pos)                          }}
\DoxyCodeLine{11623 \textcolor{preprocessor}{\#define RNG\_SR\_DRDY         RNG\_SR\_DRDY\_Msk                                    }}
\DoxyCodeLine{11624 \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Pos     (1U)                                               }}
\DoxyCodeLine{11625 \textcolor{preprocessor}{\#define RNG\_SR\_CECS\_Msk     (0x1UL << RNG\_SR\_CECS\_Pos)                          }}
\DoxyCodeLine{11626 \textcolor{preprocessor}{\#define RNG\_SR\_CECS         RNG\_SR\_CECS\_Msk                                    }}
\DoxyCodeLine{11627 \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Pos     (2U)                                               }}
\DoxyCodeLine{11628 \textcolor{preprocessor}{\#define RNG\_SR\_SECS\_Msk     (0x1UL << RNG\_SR\_SECS\_Pos)                          }}
\DoxyCodeLine{11629 \textcolor{preprocessor}{\#define RNG\_SR\_SECS         RNG\_SR\_SECS\_Msk                                    }}
\DoxyCodeLine{11630 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Pos     (5U)                                               }}
\DoxyCodeLine{11631 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS\_Msk     (0x1UL << RNG\_SR\_CEIS\_Pos)                          }}
\DoxyCodeLine{11632 \textcolor{preprocessor}{\#define RNG\_SR\_CEIS         RNG\_SR\_CEIS\_Msk                                    }}
\DoxyCodeLine{11633 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Pos     (6U)                                               }}
\DoxyCodeLine{11634 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS\_Msk     (0x1UL << RNG\_SR\_SEIS\_Pos)                          }}
\DoxyCodeLine{11635 \textcolor{preprocessor}{\#define RNG\_SR\_SEIS         RNG\_SR\_SEIS\_Msk                                    }}
\DoxyCodeLine{11636 }
\DoxyCodeLine{11637 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11638 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11639 \textcolor{comment}{/*                           Real-\/Time Clock (RTC)                            */}}
\DoxyCodeLine{11640 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{11641 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{11642 \textcolor{comment}{/*}}
\DoxyCodeLine{11643 \textcolor{comment}{ * @brief Specific device feature definitions  (not present on all devices in the STM32F4 serie)}}
\DoxyCodeLine{11644 \textcolor{comment}{ */}}
\DoxyCodeLine{11645 \textcolor{preprocessor}{\#define RTC\_TAMPER2\_SUPPORT  }}
\DoxyCodeLine{11646 \textcolor{preprocessor}{\#define RTC\_AF2\_SUPPORT }}
\DoxyCodeLine{11647 \textcolor{comment}{/********************  Bits definition for RTC\_TR register  *******************/}}
\DoxyCodeLine{11648 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Pos                 (22U)                                    }}
\DoxyCodeLine{11649 \textcolor{preprocessor}{\#define RTC\_TR\_PM\_Msk                 (0x1UL << RTC\_TR\_PM\_Pos)                  }}
\DoxyCodeLine{11650 \textcolor{preprocessor}{\#define RTC\_TR\_PM                     RTC\_TR\_PM\_Msk                            }}
\DoxyCodeLine{11651 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Pos                 (20U)                                    }}
\DoxyCodeLine{11652 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_Msk                 (0x3UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{11653 \textcolor{preprocessor}{\#define RTC\_TR\_HT                     RTC\_TR\_HT\_Msk                            }}
\DoxyCodeLine{11654 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_0                   (0x1UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{11655 \textcolor{preprocessor}{\#define RTC\_TR\_HT\_1                   (0x2UL << RTC\_TR\_HT\_Pos)                  }}
\DoxyCodeLine{11656 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Pos                 (16U)                                    }}
\DoxyCodeLine{11657 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_Msk                 (0xFUL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{11658 \textcolor{preprocessor}{\#define RTC\_TR\_HU                     RTC\_TR\_HU\_Msk                            }}
\DoxyCodeLine{11659 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_0                   (0x1UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{11660 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_1                   (0x2UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{11661 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_2                   (0x4UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{11662 \textcolor{preprocessor}{\#define RTC\_TR\_HU\_3                   (0x8UL << RTC\_TR\_HU\_Pos)                  }}
\DoxyCodeLine{11663 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Pos                (12U)                                    }}
\DoxyCodeLine{11664 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_Msk                (0x7UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{11665 \textcolor{preprocessor}{\#define RTC\_TR\_MNT                    RTC\_TR\_MNT\_Msk                           }}
\DoxyCodeLine{11666 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_0                  (0x1UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{11667 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_1                  (0x2UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{11668 \textcolor{preprocessor}{\#define RTC\_TR\_MNT\_2                  (0x4UL << RTC\_TR\_MNT\_Pos)                 }}
\DoxyCodeLine{11669 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Pos                (8U)                                     }}
\DoxyCodeLine{11670 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_Msk                (0xFUL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{11671 \textcolor{preprocessor}{\#define RTC\_TR\_MNU                    RTC\_TR\_MNU\_Msk                           }}
\DoxyCodeLine{11672 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_0                  (0x1UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{11673 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_1                  (0x2UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{11674 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_2                  (0x4UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{11675 \textcolor{preprocessor}{\#define RTC\_TR\_MNU\_3                  (0x8UL << RTC\_TR\_MNU\_Pos)                 }}
\DoxyCodeLine{11676 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Pos                 (4U)                                     }}
\DoxyCodeLine{11677 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_Msk                 (0x7UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{11678 \textcolor{preprocessor}{\#define RTC\_TR\_ST                     RTC\_TR\_ST\_Msk                            }}
\DoxyCodeLine{11679 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_0                   (0x1UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{11680 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_1                   (0x2UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{11681 \textcolor{preprocessor}{\#define RTC\_TR\_ST\_2                   (0x4UL << RTC\_TR\_ST\_Pos)                  }}
\DoxyCodeLine{11682 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Pos                 (0U)                                     }}
\DoxyCodeLine{11683 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_Msk                 (0xFUL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{11684 \textcolor{preprocessor}{\#define RTC\_TR\_SU                     RTC\_TR\_SU\_Msk                            }}
\DoxyCodeLine{11685 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_0                   (0x1UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{11686 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_1                   (0x2UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{11687 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_2                   (0x4UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{11688 \textcolor{preprocessor}{\#define RTC\_TR\_SU\_3                   (0x8UL << RTC\_TR\_SU\_Pos)                  }}
\DoxyCodeLine{11690 \textcolor{comment}{/********************  Bits definition for RTC\_DR register  *******************/}}
\DoxyCodeLine{11691 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Pos                 (20U)                                    }}
\DoxyCodeLine{11692 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_Msk                 (0xFUL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{11693 \textcolor{preprocessor}{\#define RTC\_DR\_YT                     RTC\_DR\_YT\_Msk                            }}
\DoxyCodeLine{11694 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_0                   (0x1UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{11695 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_1                   (0x2UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{11696 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_2                   (0x4UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{11697 \textcolor{preprocessor}{\#define RTC\_DR\_YT\_3                   (0x8UL << RTC\_DR\_YT\_Pos)                  }}
\DoxyCodeLine{11698 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Pos                 (16U)                                    }}
\DoxyCodeLine{11699 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_Msk                 (0xFUL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{11700 \textcolor{preprocessor}{\#define RTC\_DR\_YU                     RTC\_DR\_YU\_Msk                            }}
\DoxyCodeLine{11701 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_0                   (0x1UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{11702 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_1                   (0x2UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{11703 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_2                   (0x4UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{11704 \textcolor{preprocessor}{\#define RTC\_DR\_YU\_3                   (0x8UL << RTC\_DR\_YU\_Pos)                  }}
\DoxyCodeLine{11705 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Pos                (13U)                                    }}
\DoxyCodeLine{11706 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_Msk                (0x7UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{11707 \textcolor{preprocessor}{\#define RTC\_DR\_WDU                    RTC\_DR\_WDU\_Msk                           }}
\DoxyCodeLine{11708 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_0                  (0x1UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{11709 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_1                  (0x2UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{11710 \textcolor{preprocessor}{\#define RTC\_DR\_WDU\_2                  (0x4UL << RTC\_DR\_WDU\_Pos)                 }}
\DoxyCodeLine{11711 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Pos                 (12U)                                    }}
\DoxyCodeLine{11712 \textcolor{preprocessor}{\#define RTC\_DR\_MT\_Msk                 (0x1UL << RTC\_DR\_MT\_Pos)                  }}
\DoxyCodeLine{11713 \textcolor{preprocessor}{\#define RTC\_DR\_MT                     RTC\_DR\_MT\_Msk                            }}
\DoxyCodeLine{11714 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Pos                 (8U)                                     }}
\DoxyCodeLine{11715 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_Msk                 (0xFUL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{11716 \textcolor{preprocessor}{\#define RTC\_DR\_MU                     RTC\_DR\_MU\_Msk                            }}
\DoxyCodeLine{11717 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_0                   (0x1UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{11718 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_1                   (0x2UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{11719 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_2                   (0x4UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{11720 \textcolor{preprocessor}{\#define RTC\_DR\_MU\_3                   (0x8UL << RTC\_DR\_MU\_Pos)                  }}
\DoxyCodeLine{11721 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Pos                 (4U)                                     }}
\DoxyCodeLine{11722 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_Msk                 (0x3UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{11723 \textcolor{preprocessor}{\#define RTC\_DR\_DT                     RTC\_DR\_DT\_Msk                            }}
\DoxyCodeLine{11724 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_0                   (0x1UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{11725 \textcolor{preprocessor}{\#define RTC\_DR\_DT\_1                   (0x2UL << RTC\_DR\_DT\_Pos)                  }}
\DoxyCodeLine{11726 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Pos                 (0U)                                     }}
\DoxyCodeLine{11727 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_Msk                 (0xFUL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{11728 \textcolor{preprocessor}{\#define RTC\_DR\_DU                     RTC\_DR\_DU\_Msk                            }}
\DoxyCodeLine{11729 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_0                   (0x1UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{11730 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_1                   (0x2UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{11731 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_2                   (0x4UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{11732 \textcolor{preprocessor}{\#define RTC\_DR\_DU\_3                   (0x8UL << RTC\_DR\_DU\_Pos)                  }}
\DoxyCodeLine{11734 \textcolor{comment}{/********************  Bits definition for RTC\_CR register  *******************/}}
\DoxyCodeLine{11735 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Pos                (23U)                                    }}
\DoxyCodeLine{11736 \textcolor{preprocessor}{\#define RTC\_CR\_COE\_Msk                (0x1UL << RTC\_CR\_COE\_Pos)                 }}
\DoxyCodeLine{11737 \textcolor{preprocessor}{\#define RTC\_CR\_COE                    RTC\_CR\_COE\_Msk                           }}
\DoxyCodeLine{11738 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Pos               (21U)                                    }}
\DoxyCodeLine{11739 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_Msk               (0x3UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{11740 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL                   RTC\_CR\_OSEL\_Msk                          }}
\DoxyCodeLine{11741 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_0                 (0x1UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{11742 \textcolor{preprocessor}{\#define RTC\_CR\_OSEL\_1                 (0x2UL << RTC\_CR\_OSEL\_Pos)                }}
\DoxyCodeLine{11743 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Pos                (20U)                                    }}
\DoxyCodeLine{11744 \textcolor{preprocessor}{\#define RTC\_CR\_POL\_Msk                (0x1UL << RTC\_CR\_POL\_Pos)                 }}
\DoxyCodeLine{11745 \textcolor{preprocessor}{\#define RTC\_CR\_POL                    RTC\_CR\_POL\_Msk                           }}
\DoxyCodeLine{11746 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Pos              (19U)                                    }}
\DoxyCodeLine{11747 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL\_Msk              (0x1UL << RTC\_CR\_COSEL\_Pos)               }}
\DoxyCodeLine{11748 \textcolor{preprocessor}{\#define RTC\_CR\_COSEL                  RTC\_CR\_COSEL\_Msk                         }}
\DoxyCodeLine{11749 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Pos                 (18U)                                   }}
\DoxyCodeLine{11750 \textcolor{preprocessor}{\#define RTC\_CR\_BKP\_Msk                 (0x1UL << RTC\_CR\_BKP\_Pos)                }}
\DoxyCodeLine{11751 \textcolor{preprocessor}{\#define RTC\_CR\_BKP                     RTC\_CR\_BKP\_Msk                          }}
\DoxyCodeLine{11752 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Pos              (17U)                                    }}
\DoxyCodeLine{11753 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H\_Msk              (0x1UL << RTC\_CR\_SUB1H\_Pos)               }}
\DoxyCodeLine{11754 \textcolor{preprocessor}{\#define RTC\_CR\_SUB1H                  RTC\_CR\_SUB1H\_Msk                         }}
\DoxyCodeLine{11755 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Pos              (16U)                                    }}
\DoxyCodeLine{11756 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H\_Msk              (0x1UL << RTC\_CR\_ADD1H\_Pos)               }}
\DoxyCodeLine{11757 \textcolor{preprocessor}{\#define RTC\_CR\_ADD1H                  RTC\_CR\_ADD1H\_Msk                         }}
\DoxyCodeLine{11758 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Pos               (15U)                                    }}
\DoxyCodeLine{11759 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE\_Msk               (0x1UL << RTC\_CR\_TSIE\_Pos)                }}
\DoxyCodeLine{11760 \textcolor{preprocessor}{\#define RTC\_CR\_TSIE                   RTC\_CR\_TSIE\_Msk                          }}
\DoxyCodeLine{11761 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Pos              (14U)                                    }}
\DoxyCodeLine{11762 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE\_Msk              (0x1UL << RTC\_CR\_WUTIE\_Pos)               }}
\DoxyCodeLine{11763 \textcolor{preprocessor}{\#define RTC\_CR\_WUTIE                  RTC\_CR\_WUTIE\_Msk                         }}
\DoxyCodeLine{11764 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Pos             (13U)                                    }}
\DoxyCodeLine{11765 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE\_Msk             (0x1UL << RTC\_CR\_ALRBIE\_Pos)              }}
\DoxyCodeLine{11766 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBIE                 RTC\_CR\_ALRBIE\_Msk                        }}
\DoxyCodeLine{11767 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Pos             (12U)                                    }}
\DoxyCodeLine{11768 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE\_Msk             (0x1UL << RTC\_CR\_ALRAIE\_Pos)              }}
\DoxyCodeLine{11769 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAIE                 RTC\_CR\_ALRAIE\_Msk                        }}
\DoxyCodeLine{11770 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Pos                (11U)                                    }}
\DoxyCodeLine{11771 \textcolor{preprocessor}{\#define RTC\_CR\_TSE\_Msk                (0x1UL << RTC\_CR\_TSE\_Pos)                 }}
\DoxyCodeLine{11772 \textcolor{preprocessor}{\#define RTC\_CR\_TSE                    RTC\_CR\_TSE\_Msk                           }}
\DoxyCodeLine{11773 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Pos               (10U)                                    }}
\DoxyCodeLine{11774 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE\_Msk               (0x1UL << RTC\_CR\_WUTE\_Pos)                }}
\DoxyCodeLine{11775 \textcolor{preprocessor}{\#define RTC\_CR\_WUTE                   RTC\_CR\_WUTE\_Msk                          }}
\DoxyCodeLine{11776 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Pos              (9U)                                     }}
\DoxyCodeLine{11777 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE\_Msk              (0x1UL << RTC\_CR\_ALRBE\_Pos)               }}
\DoxyCodeLine{11778 \textcolor{preprocessor}{\#define RTC\_CR\_ALRBE                  RTC\_CR\_ALRBE\_Msk                         }}
\DoxyCodeLine{11779 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Pos              (8U)                                     }}
\DoxyCodeLine{11780 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE\_Msk              (0x1UL << RTC\_CR\_ALRAE\_Pos)               }}
\DoxyCodeLine{11781 \textcolor{preprocessor}{\#define RTC\_CR\_ALRAE                  RTC\_CR\_ALRAE\_Msk                         }}
\DoxyCodeLine{11782 \textcolor{preprocessor}{\#define RTC\_CR\_DCE\_Pos                (7U)                                     }}
\DoxyCodeLine{11783 \textcolor{preprocessor}{\#define RTC\_CR\_DCE\_Msk                (0x1UL << RTC\_CR\_DCE\_Pos)                 }}
\DoxyCodeLine{11784 \textcolor{preprocessor}{\#define RTC\_CR\_DCE                    RTC\_CR\_DCE\_Msk                           }}
\DoxyCodeLine{11785 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Pos                (6U)                                     }}
\DoxyCodeLine{11786 \textcolor{preprocessor}{\#define RTC\_CR\_FMT\_Msk                (0x1UL << RTC\_CR\_FMT\_Pos)                 }}
\DoxyCodeLine{11787 \textcolor{preprocessor}{\#define RTC\_CR\_FMT                    RTC\_CR\_FMT\_Msk                           }}
\DoxyCodeLine{11788 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Pos            (5U)                                     }}
\DoxyCodeLine{11789 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD\_Msk            (0x1UL << RTC\_CR\_BYPSHAD\_Pos)             }}
\DoxyCodeLine{11790 \textcolor{preprocessor}{\#define RTC\_CR\_BYPSHAD                RTC\_CR\_BYPSHAD\_Msk                       }}
\DoxyCodeLine{11791 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Pos            (4U)                                     }}
\DoxyCodeLine{11792 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON\_Msk            (0x1UL << RTC\_CR\_REFCKON\_Pos)             }}
\DoxyCodeLine{11793 \textcolor{preprocessor}{\#define RTC\_CR\_REFCKON                RTC\_CR\_REFCKON\_Msk                       }}
\DoxyCodeLine{11794 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Pos             (3U)                                     }}
\DoxyCodeLine{11795 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE\_Msk             (0x1UL << RTC\_CR\_TSEDGE\_Pos)              }}
\DoxyCodeLine{11796 \textcolor{preprocessor}{\#define RTC\_CR\_TSEDGE                 RTC\_CR\_TSEDGE\_Msk                        }}
\DoxyCodeLine{11797 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Pos            (0U)                                     }}
\DoxyCodeLine{11798 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_Msk            (0x7UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{11799 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL                RTC\_CR\_WUCKSEL\_Msk                       }}
\DoxyCodeLine{11800 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_0              (0x1UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{11801 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_1              (0x2UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{11802 \textcolor{preprocessor}{\#define RTC\_CR\_WUCKSEL\_2              (0x4UL << RTC\_CR\_WUCKSEL\_Pos)             }}
\DoxyCodeLine{11804 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{11805 \textcolor{preprocessor}{\#define RTC\_CR\_BCK                     RTC\_CR\_BKP}}
\DoxyCodeLine{11806 }
\DoxyCodeLine{11807 \textcolor{comment}{/********************  Bits definition for RTC\_ISR register  ******************/}}
\DoxyCodeLine{11808 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF\_Pos           (16U)                                    }}
\DoxyCodeLine{11809 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF\_Msk           (0x1UL << RTC\_ISR\_RECALPF\_Pos)            }}
\DoxyCodeLine{11810 \textcolor{preprocessor}{\#define RTC\_ISR\_RECALPF               RTC\_ISR\_RECALPF\_Msk                      }}
\DoxyCodeLine{11811 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F\_Pos            (13U)                                    }}
\DoxyCodeLine{11812 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F\_Msk            (0x1UL << RTC\_ISR\_TAMP1F\_Pos)             }}
\DoxyCodeLine{11813 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP1F                RTC\_ISR\_TAMP1F\_Msk                       }}
\DoxyCodeLine{11814 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F\_Pos            (14U)                                    }}
\DoxyCodeLine{11815 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F\_Msk            (0x1UL << RTC\_ISR\_TAMP2F\_Pos)             }}
\DoxyCodeLine{11816 \textcolor{preprocessor}{\#define RTC\_ISR\_TAMP2F                RTC\_ISR\_TAMP2F\_Msk                       }}
\DoxyCodeLine{11817 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF\_Pos             (12U)                                    }}
\DoxyCodeLine{11818 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF\_Msk             (0x1UL << RTC\_ISR\_TSOVF\_Pos)              }}
\DoxyCodeLine{11819 \textcolor{preprocessor}{\#define RTC\_ISR\_TSOVF                 RTC\_ISR\_TSOVF\_Msk                        }}
\DoxyCodeLine{11820 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF\_Pos               (11U)                                    }}
\DoxyCodeLine{11821 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF\_Msk               (0x1UL << RTC\_ISR\_TSF\_Pos)                }}
\DoxyCodeLine{11822 \textcolor{preprocessor}{\#define RTC\_ISR\_TSF                   RTC\_ISR\_TSF\_Msk                          }}
\DoxyCodeLine{11823 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF\_Pos              (10U)                                    }}
\DoxyCodeLine{11824 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF\_Msk              (0x1UL << RTC\_ISR\_WUTF\_Pos)               }}
\DoxyCodeLine{11825 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTF                  RTC\_ISR\_WUTF\_Msk                         }}
\DoxyCodeLine{11826 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF\_Pos             (9U)                                     }}
\DoxyCodeLine{11827 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF\_Msk             (0x1UL << RTC\_ISR\_ALRBF\_Pos)              }}
\DoxyCodeLine{11828 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBF                 RTC\_ISR\_ALRBF\_Msk                        }}
\DoxyCodeLine{11829 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF\_Pos             (8U)                                     }}
\DoxyCodeLine{11830 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF\_Msk             (0x1UL << RTC\_ISR\_ALRAF\_Pos)              }}
\DoxyCodeLine{11831 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAF                 RTC\_ISR\_ALRAF\_Msk                        }}
\DoxyCodeLine{11832 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT\_Pos              (7U)                                     }}
\DoxyCodeLine{11833 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT\_Msk              (0x1UL << RTC\_ISR\_INIT\_Pos)               }}
\DoxyCodeLine{11834 \textcolor{preprocessor}{\#define RTC\_ISR\_INIT                  RTC\_ISR\_INIT\_Msk                         }}
\DoxyCodeLine{11835 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF\_Pos             (6U)                                     }}
\DoxyCodeLine{11836 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF\_Msk             (0x1UL << RTC\_ISR\_INITF\_Pos)              }}
\DoxyCodeLine{11837 \textcolor{preprocessor}{\#define RTC\_ISR\_INITF                 RTC\_ISR\_INITF\_Msk                        }}
\DoxyCodeLine{11838 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF\_Pos               (5U)                                     }}
\DoxyCodeLine{11839 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF\_Msk               (0x1UL << RTC\_ISR\_RSF\_Pos)                }}
\DoxyCodeLine{11840 \textcolor{preprocessor}{\#define RTC\_ISR\_RSF                   RTC\_ISR\_RSF\_Msk                          }}
\DoxyCodeLine{11841 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS\_Pos             (4U)                                     }}
\DoxyCodeLine{11842 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS\_Msk             (0x1UL << RTC\_ISR\_INITS\_Pos)              }}
\DoxyCodeLine{11843 \textcolor{preprocessor}{\#define RTC\_ISR\_INITS                 RTC\_ISR\_INITS\_Msk                        }}
\DoxyCodeLine{11844 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF\_Pos              (3U)                                     }}
\DoxyCodeLine{11845 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF\_Msk              (0x1UL << RTC\_ISR\_SHPF\_Pos)               }}
\DoxyCodeLine{11846 \textcolor{preprocessor}{\#define RTC\_ISR\_SHPF                  RTC\_ISR\_SHPF\_Msk                         }}
\DoxyCodeLine{11847 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF\_Pos             (2U)                                     }}
\DoxyCodeLine{11848 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF\_Msk             (0x1UL << RTC\_ISR\_WUTWF\_Pos)              }}
\DoxyCodeLine{11849 \textcolor{preprocessor}{\#define RTC\_ISR\_WUTWF                 RTC\_ISR\_WUTWF\_Msk                        }}
\DoxyCodeLine{11850 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF\_Pos            (1U)                                     }}
\DoxyCodeLine{11851 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF\_Msk            (0x1UL << RTC\_ISR\_ALRBWF\_Pos)             }}
\DoxyCodeLine{11852 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRBWF                RTC\_ISR\_ALRBWF\_Msk                       }}
\DoxyCodeLine{11853 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF\_Pos            (0U)                                     }}
\DoxyCodeLine{11854 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF\_Msk            (0x1UL << RTC\_ISR\_ALRAWF\_Pos)             }}
\DoxyCodeLine{11855 \textcolor{preprocessor}{\#define RTC\_ISR\_ALRAWF                RTC\_ISR\_ALRAWF\_Msk                       }}
\DoxyCodeLine{11856 }
\DoxyCodeLine{11857 \textcolor{comment}{/********************  Bits definition for RTC\_PRER register  *****************/}}
\DoxyCodeLine{11858 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Pos         (16U)                                    }}
\DoxyCodeLine{11859 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A\_Msk         (0x7FUL << RTC\_PRER\_PREDIV\_A\_Pos)         }}
\DoxyCodeLine{11860 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_A             RTC\_PRER\_PREDIV\_A\_Msk                    }}
\DoxyCodeLine{11861 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Pos         (0U)                                     }}
\DoxyCodeLine{11862 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S\_Msk         (0x7FFFUL << RTC\_PRER\_PREDIV\_S\_Pos)       }}
\DoxyCodeLine{11863 \textcolor{preprocessor}{\#define RTC\_PRER\_PREDIV\_S             RTC\_PRER\_PREDIV\_S\_Msk                    }}
\DoxyCodeLine{11864 }
\DoxyCodeLine{11865 \textcolor{comment}{/********************  Bits definition for RTC\_WUTR register  *****************/}}
\DoxyCodeLine{11866 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Pos              (0U)                                     }}
\DoxyCodeLine{11867 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT\_Msk              (0xFFFFUL << RTC\_WUTR\_WUT\_Pos)            }}
\DoxyCodeLine{11868 \textcolor{preprocessor}{\#define RTC\_WUTR\_WUT                  RTC\_WUTR\_WUT\_Msk                         }}
\DoxyCodeLine{11869 }
\DoxyCodeLine{11870 \textcolor{comment}{/********************  Bits definition for RTC\_CALIBR register  ***************/}}
\DoxyCodeLine{11871 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DCS\_Pos            (7U)                                     }}
\DoxyCodeLine{11872 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DCS\_Msk            (0x1UL << RTC\_CALIBR\_DCS\_Pos)             }}
\DoxyCodeLine{11873 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DCS                RTC\_CALIBR\_DCS\_Msk                       }}
\DoxyCodeLine{11874 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DC\_Pos             (0U)                                     }}
\DoxyCodeLine{11875 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DC\_Msk             (0x1FUL << RTC\_CALIBR\_DC\_Pos)             }}
\DoxyCodeLine{11876 \textcolor{preprocessor}{\#define RTC\_CALIBR\_DC                 RTC\_CALIBR\_DC\_Msk                        }}
\DoxyCodeLine{11877 }
\DoxyCodeLine{11878 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMAR register  ***************/}}
\DoxyCodeLine{11879 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Pos           (31U)                                    }}
\DoxyCodeLine{11880 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4\_Msk           (0x1UL << RTC\_ALRMAR\_MSK4\_Pos)            }}
\DoxyCodeLine{11881 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK4               RTC\_ALRMAR\_MSK4\_Msk                      }}
\DoxyCodeLine{11882 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Pos          (30U)                                    }}
\DoxyCodeLine{11883 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL\_Msk          (0x1UL << RTC\_ALRMAR\_WDSEL\_Pos)           }}
\DoxyCodeLine{11884 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_WDSEL              RTC\_ALRMAR\_WDSEL\_Msk                     }}
\DoxyCodeLine{11885 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Pos             (28U)                                    }}
\DoxyCodeLine{11886 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_Msk             (0x3UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{11887 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT                 RTC\_ALRMAR\_DT\_Msk                        }}
\DoxyCodeLine{11888 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_0               (0x1UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{11889 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DT\_1               (0x2UL << RTC\_ALRMAR\_DT\_Pos)              }}
\DoxyCodeLine{11890 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Pos             (24U)                                    }}
\DoxyCodeLine{11891 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_Msk             (0xFUL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{11892 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU                 RTC\_ALRMAR\_DU\_Msk                        }}
\DoxyCodeLine{11893 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_0               (0x1UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{11894 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_1               (0x2UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{11895 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_2               (0x4UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{11896 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_DU\_3               (0x8UL << RTC\_ALRMAR\_DU\_Pos)              }}
\DoxyCodeLine{11897 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Pos           (23U)                                    }}
\DoxyCodeLine{11898 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3\_Msk           (0x1UL << RTC\_ALRMAR\_MSK3\_Pos)            }}
\DoxyCodeLine{11899 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK3               RTC\_ALRMAR\_MSK3\_Msk                      }}
\DoxyCodeLine{11900 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Pos             (22U)                                    }}
\DoxyCodeLine{11901 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM\_Msk             (0x1UL << RTC\_ALRMAR\_PM\_Pos)              }}
\DoxyCodeLine{11902 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_PM                 RTC\_ALRMAR\_PM\_Msk                        }}
\DoxyCodeLine{11903 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Pos             (20U)                                    }}
\DoxyCodeLine{11904 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_Msk             (0x3UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{11905 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT                 RTC\_ALRMAR\_HT\_Msk                        }}
\DoxyCodeLine{11906 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_0               (0x1UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{11907 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HT\_1               (0x2UL << RTC\_ALRMAR\_HT\_Pos)              }}
\DoxyCodeLine{11908 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Pos             (16U)                                    }}
\DoxyCodeLine{11909 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_Msk             (0xFUL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{11910 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU                 RTC\_ALRMAR\_HU\_Msk                        }}
\DoxyCodeLine{11911 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_0               (0x1UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{11912 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_1               (0x2UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{11913 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_2               (0x4UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{11914 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_HU\_3               (0x8UL << RTC\_ALRMAR\_HU\_Pos)              }}
\DoxyCodeLine{11915 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Pos           (15U)                                    }}
\DoxyCodeLine{11916 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2\_Msk           (0x1UL << RTC\_ALRMAR\_MSK2\_Pos)            }}
\DoxyCodeLine{11917 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK2               RTC\_ALRMAR\_MSK2\_Msk                      }}
\DoxyCodeLine{11918 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Pos            (12U)                                    }}
\DoxyCodeLine{11919 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_Msk            (0x7UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{11920 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT                RTC\_ALRMAR\_MNT\_Msk                       }}
\DoxyCodeLine{11921 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_0              (0x1UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{11922 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_1              (0x2UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{11923 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNT\_2              (0x4UL << RTC\_ALRMAR\_MNT\_Pos)             }}
\DoxyCodeLine{11924 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Pos            (8U)                                     }}
\DoxyCodeLine{11925 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_Msk            (0xFUL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{11926 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU                RTC\_ALRMAR\_MNU\_Msk                       }}
\DoxyCodeLine{11927 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_0              (0x1UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{11928 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_1              (0x2UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{11929 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_2              (0x4UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{11930 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MNU\_3              (0x8UL << RTC\_ALRMAR\_MNU\_Pos)             }}
\DoxyCodeLine{11931 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Pos           (7U)                                     }}
\DoxyCodeLine{11932 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1\_Msk           (0x1UL << RTC\_ALRMAR\_MSK1\_Pos)            }}
\DoxyCodeLine{11933 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_MSK1               RTC\_ALRMAR\_MSK1\_Msk                      }}
\DoxyCodeLine{11934 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Pos             (4U)                                     }}
\DoxyCodeLine{11935 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_Msk             (0x7UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{11936 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST                 RTC\_ALRMAR\_ST\_Msk                        }}
\DoxyCodeLine{11937 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_0               (0x1UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{11938 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_1               (0x2UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{11939 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_ST\_2               (0x4UL << RTC\_ALRMAR\_ST\_Pos)              }}
\DoxyCodeLine{11940 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Pos             (0U)                                     }}
\DoxyCodeLine{11941 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_Msk             (0xFUL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{11942 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU                 RTC\_ALRMAR\_SU\_Msk                        }}
\DoxyCodeLine{11943 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_0               (0x1UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{11944 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_1               (0x2UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{11945 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_2               (0x4UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{11946 \textcolor{preprocessor}{\#define RTC\_ALRMAR\_SU\_3               (0x8UL << RTC\_ALRMAR\_SU\_Pos)              }}
\DoxyCodeLine{11948 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBR register  ***************/}}
\DoxyCodeLine{11949 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Pos           (31U)                                    }}
\DoxyCodeLine{11950 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4\_Msk           (0x1UL << RTC\_ALRMBR\_MSK4\_Pos)            }}
\DoxyCodeLine{11951 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK4               RTC\_ALRMBR\_MSK4\_Msk                      }}
\DoxyCodeLine{11952 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Pos          (30U)                                    }}
\DoxyCodeLine{11953 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL\_Msk          (0x1UL << RTC\_ALRMBR\_WDSEL\_Pos)           }}
\DoxyCodeLine{11954 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_WDSEL              RTC\_ALRMBR\_WDSEL\_Msk                     }}
\DoxyCodeLine{11955 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Pos             (28U)                                    }}
\DoxyCodeLine{11956 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_Msk             (0x3UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{11957 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT                 RTC\_ALRMBR\_DT\_Msk                        }}
\DoxyCodeLine{11958 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_0               (0x1UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{11959 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DT\_1               (0x2UL << RTC\_ALRMBR\_DT\_Pos)              }}
\DoxyCodeLine{11960 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Pos             (24U)                                    }}
\DoxyCodeLine{11961 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_Msk             (0xFUL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{11962 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU                 RTC\_ALRMBR\_DU\_Msk                        }}
\DoxyCodeLine{11963 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_0               (0x1UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{11964 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_1               (0x2UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{11965 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_2               (0x4UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{11966 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_DU\_3               (0x8UL << RTC\_ALRMBR\_DU\_Pos)              }}
\DoxyCodeLine{11967 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Pos           (23U)                                    }}
\DoxyCodeLine{11968 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3\_Msk           (0x1UL << RTC\_ALRMBR\_MSK3\_Pos)            }}
\DoxyCodeLine{11969 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK3               RTC\_ALRMBR\_MSK3\_Msk                      }}
\DoxyCodeLine{11970 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Pos             (22U)                                    }}
\DoxyCodeLine{11971 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM\_Msk             (0x1UL << RTC\_ALRMBR\_PM\_Pos)              }}
\DoxyCodeLine{11972 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_PM                 RTC\_ALRMBR\_PM\_Msk                        }}
\DoxyCodeLine{11973 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Pos             (20U)                                    }}
\DoxyCodeLine{11974 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_Msk             (0x3UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{11975 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT                 RTC\_ALRMBR\_HT\_Msk                        }}
\DoxyCodeLine{11976 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_0               (0x1UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{11977 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HT\_1               (0x2UL << RTC\_ALRMBR\_HT\_Pos)              }}
\DoxyCodeLine{11978 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Pos             (16U)                                    }}
\DoxyCodeLine{11979 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_Msk             (0xFUL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{11980 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU                 RTC\_ALRMBR\_HU\_Msk                        }}
\DoxyCodeLine{11981 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_0               (0x1UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{11982 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_1               (0x2UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{11983 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_2               (0x4UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{11984 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_HU\_3               (0x8UL << RTC\_ALRMBR\_HU\_Pos)              }}
\DoxyCodeLine{11985 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Pos           (15U)                                    }}
\DoxyCodeLine{11986 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2\_Msk           (0x1UL << RTC\_ALRMBR\_MSK2\_Pos)            }}
\DoxyCodeLine{11987 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK2               RTC\_ALRMBR\_MSK2\_Msk                      }}
\DoxyCodeLine{11988 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Pos            (12U)                                    }}
\DoxyCodeLine{11989 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_Msk            (0x7UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{11990 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT                RTC\_ALRMBR\_MNT\_Msk                       }}
\DoxyCodeLine{11991 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_0              (0x1UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{11992 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_1              (0x2UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{11993 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNT\_2              (0x4UL << RTC\_ALRMBR\_MNT\_Pos)             }}
\DoxyCodeLine{11994 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Pos            (8U)                                     }}
\DoxyCodeLine{11995 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_Msk            (0xFUL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{11996 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU                RTC\_ALRMBR\_MNU\_Msk                       }}
\DoxyCodeLine{11997 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_0              (0x1UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{11998 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_1              (0x2UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{11999 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_2              (0x4UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{12000 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MNU\_3              (0x8UL << RTC\_ALRMBR\_MNU\_Pos)             }}
\DoxyCodeLine{12001 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Pos           (7U)                                     }}
\DoxyCodeLine{12002 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1\_Msk           (0x1UL << RTC\_ALRMBR\_MSK1\_Pos)            }}
\DoxyCodeLine{12003 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_MSK1               RTC\_ALRMBR\_MSK1\_Msk                      }}
\DoxyCodeLine{12004 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Pos             (4U)                                     }}
\DoxyCodeLine{12005 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_Msk             (0x7UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{12006 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST                 RTC\_ALRMBR\_ST\_Msk                        }}
\DoxyCodeLine{12007 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_0               (0x1UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{12008 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_1               (0x2UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{12009 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_ST\_2               (0x4UL << RTC\_ALRMBR\_ST\_Pos)              }}
\DoxyCodeLine{12010 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Pos             (0U)                                     }}
\DoxyCodeLine{12011 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_Msk             (0xFUL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{12012 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU                 RTC\_ALRMBR\_SU\_Msk                        }}
\DoxyCodeLine{12013 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_0               (0x1UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{12014 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_1               (0x2UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{12015 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_2               (0x4UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{12016 \textcolor{preprocessor}{\#define RTC\_ALRMBR\_SU\_3               (0x8UL << RTC\_ALRMBR\_SU\_Pos)              }}
\DoxyCodeLine{12018 \textcolor{comment}{/********************  Bits definition for RTC\_WPR register  ******************/}}
\DoxyCodeLine{12019 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Pos               (0U)                                     }}
\DoxyCodeLine{12020 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY\_Msk               (0xFFUL << RTC\_WPR\_KEY\_Pos)               }}
\DoxyCodeLine{12021 \textcolor{preprocessor}{\#define RTC\_WPR\_KEY                   RTC\_WPR\_KEY\_Msk                          }}
\DoxyCodeLine{12022 }
\DoxyCodeLine{12023 \textcolor{comment}{/********************  Bits definition for RTC\_SSR register  ******************/}}
\DoxyCodeLine{12024 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Pos                (0U)                                     }}
\DoxyCodeLine{12025 \textcolor{preprocessor}{\#define RTC\_SSR\_SS\_Msk                (0xFFFFUL << RTC\_SSR\_SS\_Pos)              }}
\DoxyCodeLine{12026 \textcolor{preprocessor}{\#define RTC\_SSR\_SS                    RTC\_SSR\_SS\_Msk                           }}
\DoxyCodeLine{12027 }
\DoxyCodeLine{12028 \textcolor{comment}{/********************  Bits definition for RTC\_SHIFTR register  ***************/}}
\DoxyCodeLine{12029 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Pos          (0U)                                     }}
\DoxyCodeLine{12030 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS\_Msk          (0x7FFFUL << RTC\_SHIFTR\_SUBFS\_Pos)        }}
\DoxyCodeLine{12031 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_SUBFS              RTC\_SHIFTR\_SUBFS\_Msk                     }}
\DoxyCodeLine{12032 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Pos          (31U)                                    }}
\DoxyCodeLine{12033 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S\_Msk          (0x1UL << RTC\_SHIFTR\_ADD1S\_Pos)           }}
\DoxyCodeLine{12034 \textcolor{preprocessor}{\#define RTC\_SHIFTR\_ADD1S              RTC\_SHIFTR\_ADD1S\_Msk                     }}
\DoxyCodeLine{12035 }
\DoxyCodeLine{12036 \textcolor{comment}{/********************  Bits definition for RTC\_TSTR register  *****************/}}
\DoxyCodeLine{12037 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Pos               (22U)                                    }}
\DoxyCodeLine{12038 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM\_Msk               (0x1UL << RTC\_TSTR\_PM\_Pos)                }}
\DoxyCodeLine{12039 \textcolor{preprocessor}{\#define RTC\_TSTR\_PM                   RTC\_TSTR\_PM\_Msk                          }}
\DoxyCodeLine{12040 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Pos               (20U)                                    }}
\DoxyCodeLine{12041 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_Msk               (0x3UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{12042 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT                   RTC\_TSTR\_HT\_Msk                          }}
\DoxyCodeLine{12043 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_0                 (0x1UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{12044 \textcolor{preprocessor}{\#define RTC\_TSTR\_HT\_1                 (0x2UL << RTC\_TSTR\_HT\_Pos)                }}
\DoxyCodeLine{12045 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Pos               (16U)                                    }}
\DoxyCodeLine{12046 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_Msk               (0xFUL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{12047 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU                   RTC\_TSTR\_HU\_Msk                          }}
\DoxyCodeLine{12048 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_0                 (0x1UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{12049 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_1                 (0x2UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{12050 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_2                 (0x4UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{12051 \textcolor{preprocessor}{\#define RTC\_TSTR\_HU\_3                 (0x8UL << RTC\_TSTR\_HU\_Pos)                }}
\DoxyCodeLine{12052 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Pos              (12U)                                    }}
\DoxyCodeLine{12053 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_Msk              (0x7UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{12054 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT                  RTC\_TSTR\_MNT\_Msk                         }}
\DoxyCodeLine{12055 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_0                (0x1UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{12056 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_1                (0x2UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{12057 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNT\_2                (0x4UL << RTC\_TSTR\_MNT\_Pos)               }}
\DoxyCodeLine{12058 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Pos              (8U)                                     }}
\DoxyCodeLine{12059 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_Msk              (0xFUL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{12060 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU                  RTC\_TSTR\_MNU\_Msk                         }}
\DoxyCodeLine{12061 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_0                (0x1UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{12062 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_1                (0x2UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{12063 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_2                (0x4UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{12064 \textcolor{preprocessor}{\#define RTC\_TSTR\_MNU\_3                (0x8UL << RTC\_TSTR\_MNU\_Pos)               }}
\DoxyCodeLine{12065 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Pos               (4U)                                     }}
\DoxyCodeLine{12066 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_Msk               (0x7UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{12067 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST                   RTC\_TSTR\_ST\_Msk                          }}
\DoxyCodeLine{12068 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_0                 (0x1UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{12069 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_1                 (0x2UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{12070 \textcolor{preprocessor}{\#define RTC\_TSTR\_ST\_2                 (0x4UL << RTC\_TSTR\_ST\_Pos)                }}
\DoxyCodeLine{12071 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Pos               (0U)                                     }}
\DoxyCodeLine{12072 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_Msk               (0xFUL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{12073 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU                   RTC\_TSTR\_SU\_Msk                          }}
\DoxyCodeLine{12074 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_0                 (0x1UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{12075 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_1                 (0x2UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{12076 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_2                 (0x4UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{12077 \textcolor{preprocessor}{\#define RTC\_TSTR\_SU\_3                 (0x8UL << RTC\_TSTR\_SU\_Pos)                }}
\DoxyCodeLine{12079 \textcolor{comment}{/********************  Bits definition for RTC\_TSDR register  *****************/}}
\DoxyCodeLine{12080 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Pos              (13U)                                    }}
\DoxyCodeLine{12081 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_Msk              (0x7UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{12082 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU                  RTC\_TSDR\_WDU\_Msk                         }}
\DoxyCodeLine{12083 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_0                (0x1UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{12084 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_1                (0x2UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{12085 \textcolor{preprocessor}{\#define RTC\_TSDR\_WDU\_2                (0x4UL << RTC\_TSDR\_WDU\_Pos)               }}
\DoxyCodeLine{12086 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Pos               (12U)                                    }}
\DoxyCodeLine{12087 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT\_Msk               (0x1UL << RTC\_TSDR\_MT\_Pos)                }}
\DoxyCodeLine{12088 \textcolor{preprocessor}{\#define RTC\_TSDR\_MT                   RTC\_TSDR\_MT\_Msk                          }}
\DoxyCodeLine{12089 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Pos               (8U)                                     }}
\DoxyCodeLine{12090 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_Msk               (0xFUL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{12091 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU                   RTC\_TSDR\_MU\_Msk                          }}
\DoxyCodeLine{12092 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_0                 (0x1UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{12093 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_1                 (0x2UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{12094 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_2                 (0x4UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{12095 \textcolor{preprocessor}{\#define RTC\_TSDR\_MU\_3                 (0x8UL << RTC\_TSDR\_MU\_Pos)                }}
\DoxyCodeLine{12096 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Pos               (4U)                                     }}
\DoxyCodeLine{12097 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_Msk               (0x3UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{12098 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT                   RTC\_TSDR\_DT\_Msk                          }}
\DoxyCodeLine{12099 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_0                 (0x1UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{12100 \textcolor{preprocessor}{\#define RTC\_TSDR\_DT\_1                 (0x2UL << RTC\_TSDR\_DT\_Pos)                }}
\DoxyCodeLine{12101 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Pos               (0U)                                     }}
\DoxyCodeLine{12102 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_Msk               (0xFUL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{12103 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU                   RTC\_TSDR\_DU\_Msk                          }}
\DoxyCodeLine{12104 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_0                 (0x1UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{12105 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_1                 (0x2UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{12106 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_2                 (0x4UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{12107 \textcolor{preprocessor}{\#define RTC\_TSDR\_DU\_3                 (0x8UL << RTC\_TSDR\_DU\_Pos)                }}
\DoxyCodeLine{12109 \textcolor{comment}{/********************  Bits definition for RTC\_TSSSR register  ****************/}}
\DoxyCodeLine{12110 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Pos              (0U)                                     }}
\DoxyCodeLine{12111 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS\_Msk              (0xFFFFUL << RTC\_TSSSR\_SS\_Pos)            }}
\DoxyCodeLine{12112 \textcolor{preprocessor}{\#define RTC\_TSSSR\_SS                  RTC\_TSSSR\_SS\_Msk                         }}
\DoxyCodeLine{12113 }
\DoxyCodeLine{12114 \textcolor{comment}{/********************  Bits definition for RTC\_CAL register  *****************/}}
\DoxyCodeLine{12115 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Pos             (15U)                                    }}
\DoxyCodeLine{12116 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP\_Msk             (0x1UL << RTC\_CALR\_CALP\_Pos)              }}
\DoxyCodeLine{12117 \textcolor{preprocessor}{\#define RTC\_CALR\_CALP                 RTC\_CALR\_CALP\_Msk                        }}
\DoxyCodeLine{12118 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Pos            (14U)                                    }}
\DoxyCodeLine{12119 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8\_Msk            (0x1UL << RTC\_CALR\_CALW8\_Pos)             }}
\DoxyCodeLine{12120 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW8                RTC\_CALR\_CALW8\_Msk                       }}
\DoxyCodeLine{12121 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Pos           (13U)                                    }}
\DoxyCodeLine{12122 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16\_Msk           (0x1UL << RTC\_CALR\_CALW16\_Pos)            }}
\DoxyCodeLine{12123 \textcolor{preprocessor}{\#define RTC\_CALR\_CALW16               RTC\_CALR\_CALW16\_Msk                      }}
\DoxyCodeLine{12124 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Pos             (0U)                                     }}
\DoxyCodeLine{12125 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_Msk             (0x1FFUL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12126 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM                 RTC\_CALR\_CALM\_Msk                        }}
\DoxyCodeLine{12127 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_0               (0x001UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12128 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_1               (0x002UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12129 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_2               (0x004UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12130 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_3               (0x008UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12131 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_4               (0x010UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12132 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_5               (0x020UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12133 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_6               (0x040UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12134 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_7               (0x080UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12135 \textcolor{preprocessor}{\#define RTC\_CALR\_CALM\_8               (0x100UL << RTC\_CALR\_CALM\_Pos)            }}
\DoxyCodeLine{12137 \textcolor{comment}{/********************  Bits definition for RTC\_TAFCR register  ****************/}}
\DoxyCodeLine{12138 \textcolor{preprocessor}{\#define RTC\_TAFCR\_ALARMOUTTYPE\_Pos    (18U)                                    }}
\DoxyCodeLine{12139 \textcolor{preprocessor}{\#define RTC\_TAFCR\_ALARMOUTTYPE\_Msk    (0x1UL << RTC\_TAFCR\_ALARMOUTTYPE\_Pos)     }}
\DoxyCodeLine{12140 \textcolor{preprocessor}{\#define RTC\_TAFCR\_ALARMOUTTYPE        RTC\_TAFCR\_ALARMOUTTYPE\_Msk               }}
\DoxyCodeLine{12141 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TSINSEL\_Pos         (17U)                                    }}
\DoxyCodeLine{12142 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TSINSEL\_Msk         (0x1UL << RTC\_TAFCR\_TSINSEL\_Pos)          }}
\DoxyCodeLine{12143 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TSINSEL             RTC\_TAFCR\_TSINSEL\_Msk                    }}
\DoxyCodeLine{12144 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1INSEL\_Pos      (16U)                                    }}
\DoxyCodeLine{12145 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1INSEL\_Msk      (0x1UL << RTC\_TAFCR\_TAMP1INSEL\_Pos)        }}
\DoxyCodeLine{12146 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1INSEL          RTC\_TAFCR\_TAMP1INSEL\_Msk                  }}
\DoxyCodeLine{12147 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPUDIS\_Pos       (15U)                                    }}
\DoxyCodeLine{12148 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPUDIS\_Msk       (0x1UL << RTC\_TAFCR\_TAMPPUDIS\_Pos)        }}
\DoxyCodeLine{12149 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPUDIS           RTC\_TAFCR\_TAMPPUDIS\_Msk                  }}
\DoxyCodeLine{12150 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_Pos        (13U)                                    }}
\DoxyCodeLine{12151 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_Msk        (0x3UL << RTC\_TAFCR\_TAMPPRCH\_Pos)         }}
\DoxyCodeLine{12152 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH            RTC\_TAFCR\_TAMPPRCH\_Msk                   }}
\DoxyCodeLine{12153 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_0          (0x1UL << RTC\_TAFCR\_TAMPPRCH\_Pos)         }}
\DoxyCodeLine{12154 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPPRCH\_1          (0x2UL << RTC\_TAFCR\_TAMPPRCH\_Pos)         }}
\DoxyCodeLine{12155 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_Pos         (11U)                                    }}
\DoxyCodeLine{12156 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_Msk         (0x3UL << RTC\_TAFCR\_TAMPFLT\_Pos)          }}
\DoxyCodeLine{12157 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT             RTC\_TAFCR\_TAMPFLT\_Msk                    }}
\DoxyCodeLine{12158 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_0           (0x1UL << RTC\_TAFCR\_TAMPFLT\_Pos)          }}
\DoxyCodeLine{12159 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFLT\_1           (0x2UL << RTC\_TAFCR\_TAMPFLT\_Pos)          }}
\DoxyCodeLine{12160 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_Pos        (8U)                                     }}
\DoxyCodeLine{12161 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_Msk        (0x7UL << RTC\_TAFCR\_TAMPFREQ\_Pos)         }}
\DoxyCodeLine{12162 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ            RTC\_TAFCR\_TAMPFREQ\_Msk                   }}
\DoxyCodeLine{12163 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_0          (0x1UL << RTC\_TAFCR\_TAMPFREQ\_Pos)         }}
\DoxyCodeLine{12164 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_1          (0x2UL << RTC\_TAFCR\_TAMPFREQ\_Pos)         }}
\DoxyCodeLine{12165 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPFREQ\_2          (0x4UL << RTC\_TAFCR\_TAMPFREQ\_Pos)         }}
\DoxyCodeLine{12166 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPTS\_Pos          (7U)                                     }}
\DoxyCodeLine{12167 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPTS\_Msk          (0x1UL << RTC\_TAFCR\_TAMPTS\_Pos)           }}
\DoxyCodeLine{12168 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPTS              RTC\_TAFCR\_TAMPTS\_Msk                     }}
\DoxyCodeLine{12169 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2TRG\_Pos        (4U)                                     }}
\DoxyCodeLine{12170 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2TRG\_Msk        (0x1UL << RTC\_TAFCR\_TAMP2TRG\_Pos)         }}
\DoxyCodeLine{12171 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2TRG            RTC\_TAFCR\_TAMP2TRG\_Msk                   }}
\DoxyCodeLine{12172 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2E\_Pos          (3U)                                     }}
\DoxyCodeLine{12173 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2E\_Msk          (0x1UL << RTC\_TAFCR\_TAMP2E\_Pos)           }}
\DoxyCodeLine{12174 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP2E              RTC\_TAFCR\_TAMP2E\_Msk                     }}
\DoxyCodeLine{12175 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPIE\_Pos          (2U)                                     }}
\DoxyCodeLine{12176 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPIE\_Msk          (0x1UL << RTC\_TAFCR\_TAMPIE\_Pos)           }}
\DoxyCodeLine{12177 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPIE              RTC\_TAFCR\_TAMPIE\_Msk                     }}
\DoxyCodeLine{12178 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1TRG\_Pos        (1U)                                     }}
\DoxyCodeLine{12179 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1TRG\_Msk        (0x1UL << RTC\_TAFCR\_TAMP1TRG\_Pos)         }}
\DoxyCodeLine{12180 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1TRG            RTC\_TAFCR\_TAMP1TRG\_Msk                   }}
\DoxyCodeLine{12181 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1E\_Pos          (0U)                                     }}
\DoxyCodeLine{12182 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1E\_Msk          (0x1UL << RTC\_TAFCR\_TAMP1E\_Pos)           }}
\DoxyCodeLine{12183 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMP1E              RTC\_TAFCR\_TAMP1E\_Msk                     }}
\DoxyCodeLine{12184 }
\DoxyCodeLine{12185 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{12186 \textcolor{preprocessor}{\#define RTC\_TAFCR\_TAMPINSEL           RTC\_TAFCR\_TAMP1INSEL}}
\DoxyCodeLine{12187 }
\DoxyCodeLine{12188 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMASSR register  *************/}}
\DoxyCodeLine{12189 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Pos       (24U)                                    }}
\DoxyCodeLine{12190 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_Msk       (0xFUL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12191 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS           RTC\_ALRMASSR\_MASKSS\_Msk                  }}
\DoxyCodeLine{12192 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_0         (0x1UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12193 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_1         (0x2UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12194 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_2         (0x4UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12195 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_MASKSS\_3         (0x8UL << RTC\_ALRMASSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12196 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Pos           (0U)                                     }}
\DoxyCodeLine{12197 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS\_Msk           (0x7FFFUL << RTC\_ALRMASSR\_SS\_Pos)         }}
\DoxyCodeLine{12198 \textcolor{preprocessor}{\#define RTC\_ALRMASSR\_SS               RTC\_ALRMASSR\_SS\_Msk                      }}
\DoxyCodeLine{12199 }
\DoxyCodeLine{12200 \textcolor{comment}{/********************  Bits definition for RTC\_ALRMBSSR register  *************/}}
\DoxyCodeLine{12201 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Pos       (24U)                                    }}
\DoxyCodeLine{12202 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_Msk       (0xFUL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12203 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS           RTC\_ALRMBSSR\_MASKSS\_Msk                  }}
\DoxyCodeLine{12204 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_0         (0x1UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12205 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_1         (0x2UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12206 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_2         (0x4UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12207 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_MASKSS\_3         (0x8UL << RTC\_ALRMBSSR\_MASKSS\_Pos)        }}
\DoxyCodeLine{12208 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Pos           (0U)                                     }}
\DoxyCodeLine{12209 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS\_Msk           (0x7FFFUL << RTC\_ALRMBSSR\_SS\_Pos)         }}
\DoxyCodeLine{12210 \textcolor{preprocessor}{\#define RTC\_ALRMBSSR\_SS               RTC\_ALRMBSSR\_SS\_Msk                      }}
\DoxyCodeLine{12211 }
\DoxyCodeLine{12212 \textcolor{comment}{/********************  Bits definition for RTC\_BKP0R register  ****************/}}
\DoxyCodeLine{12213 \textcolor{preprocessor}{\#define RTC\_BKP0R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12214 \textcolor{preprocessor}{\#define RTC\_BKP0R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP0R\_Pos)           }}
\DoxyCodeLine{12215 \textcolor{preprocessor}{\#define RTC\_BKP0R                     RTC\_BKP0R\_Msk                            }}
\DoxyCodeLine{12216 }
\DoxyCodeLine{12217 \textcolor{comment}{/********************  Bits definition for RTC\_BKP1R register  ****************/}}
\DoxyCodeLine{12218 \textcolor{preprocessor}{\#define RTC\_BKP1R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12219 \textcolor{preprocessor}{\#define RTC\_BKP1R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP1R\_Pos)           }}
\DoxyCodeLine{12220 \textcolor{preprocessor}{\#define RTC\_BKP1R                     RTC\_BKP1R\_Msk                            }}
\DoxyCodeLine{12221 }
\DoxyCodeLine{12222 \textcolor{comment}{/********************  Bits definition for RTC\_BKP2R register  ****************/}}
\DoxyCodeLine{12223 \textcolor{preprocessor}{\#define RTC\_BKP2R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12224 \textcolor{preprocessor}{\#define RTC\_BKP2R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP2R\_Pos)           }}
\DoxyCodeLine{12225 \textcolor{preprocessor}{\#define RTC\_BKP2R                     RTC\_BKP2R\_Msk                            }}
\DoxyCodeLine{12226 }
\DoxyCodeLine{12227 \textcolor{comment}{/********************  Bits definition for RTC\_BKP3R register  ****************/}}
\DoxyCodeLine{12228 \textcolor{preprocessor}{\#define RTC\_BKP3R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12229 \textcolor{preprocessor}{\#define RTC\_BKP3R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP3R\_Pos)           }}
\DoxyCodeLine{12230 \textcolor{preprocessor}{\#define RTC\_BKP3R                     RTC\_BKP3R\_Msk                            }}
\DoxyCodeLine{12231 }
\DoxyCodeLine{12232 \textcolor{comment}{/********************  Bits definition for RTC\_BKP4R register  ****************/}}
\DoxyCodeLine{12233 \textcolor{preprocessor}{\#define RTC\_BKP4R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12234 \textcolor{preprocessor}{\#define RTC\_BKP4R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP4R\_Pos)           }}
\DoxyCodeLine{12235 \textcolor{preprocessor}{\#define RTC\_BKP4R                     RTC\_BKP4R\_Msk                            }}
\DoxyCodeLine{12236 }
\DoxyCodeLine{12237 \textcolor{comment}{/********************  Bits definition for RTC\_BKP5R register  ****************/}}
\DoxyCodeLine{12238 \textcolor{preprocessor}{\#define RTC\_BKP5R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12239 \textcolor{preprocessor}{\#define RTC\_BKP5R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP5R\_Pos)           }}
\DoxyCodeLine{12240 \textcolor{preprocessor}{\#define RTC\_BKP5R                     RTC\_BKP5R\_Msk                            }}
\DoxyCodeLine{12241 }
\DoxyCodeLine{12242 \textcolor{comment}{/********************  Bits definition for RTC\_BKP6R register  ****************/}}
\DoxyCodeLine{12243 \textcolor{preprocessor}{\#define RTC\_BKP6R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12244 \textcolor{preprocessor}{\#define RTC\_BKP6R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP6R\_Pos)           }}
\DoxyCodeLine{12245 \textcolor{preprocessor}{\#define RTC\_BKP6R                     RTC\_BKP6R\_Msk                            }}
\DoxyCodeLine{12246 }
\DoxyCodeLine{12247 \textcolor{comment}{/********************  Bits definition for RTC\_BKP7R register  ****************/}}
\DoxyCodeLine{12248 \textcolor{preprocessor}{\#define RTC\_BKP7R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12249 \textcolor{preprocessor}{\#define RTC\_BKP7R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP7R\_Pos)           }}
\DoxyCodeLine{12250 \textcolor{preprocessor}{\#define RTC\_BKP7R                     RTC\_BKP7R\_Msk                            }}
\DoxyCodeLine{12251 }
\DoxyCodeLine{12252 \textcolor{comment}{/********************  Bits definition for RTC\_BKP8R register  ****************/}}
\DoxyCodeLine{12253 \textcolor{preprocessor}{\#define RTC\_BKP8R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12254 \textcolor{preprocessor}{\#define RTC\_BKP8R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP8R\_Pos)           }}
\DoxyCodeLine{12255 \textcolor{preprocessor}{\#define RTC\_BKP8R                     RTC\_BKP8R\_Msk                            }}
\DoxyCodeLine{12256 }
\DoxyCodeLine{12257 \textcolor{comment}{/********************  Bits definition for RTC\_BKP9R register  ****************/}}
\DoxyCodeLine{12258 \textcolor{preprocessor}{\#define RTC\_BKP9R\_Pos                 (0U)                                     }}
\DoxyCodeLine{12259 \textcolor{preprocessor}{\#define RTC\_BKP9R\_Msk                 (0xFFFFFFFFUL << RTC\_BKP9R\_Pos)           }}
\DoxyCodeLine{12260 \textcolor{preprocessor}{\#define RTC\_BKP9R                     RTC\_BKP9R\_Msk                            }}
\DoxyCodeLine{12261 }
\DoxyCodeLine{12262 \textcolor{comment}{/********************  Bits definition for RTC\_BKP10R register  ***************/}}
\DoxyCodeLine{12263 \textcolor{preprocessor}{\#define RTC\_BKP10R\_Pos                (0U)                                     }}
\DoxyCodeLine{12264 \textcolor{preprocessor}{\#define RTC\_BKP10R\_Msk                (0xFFFFFFFFUL << RTC\_BKP10R\_Pos)          }}
\DoxyCodeLine{12265 \textcolor{preprocessor}{\#define RTC\_BKP10R                    RTC\_BKP10R\_Msk                           }}
\DoxyCodeLine{12266 }
\DoxyCodeLine{12267 \textcolor{comment}{/********************  Bits definition for RTC\_BKP11R register  ***************/}}
\DoxyCodeLine{12268 \textcolor{preprocessor}{\#define RTC\_BKP11R\_Pos                (0U)                                     }}
\DoxyCodeLine{12269 \textcolor{preprocessor}{\#define RTC\_BKP11R\_Msk                (0xFFFFFFFFUL << RTC\_BKP11R\_Pos)          }}
\DoxyCodeLine{12270 \textcolor{preprocessor}{\#define RTC\_BKP11R                    RTC\_BKP11R\_Msk                           }}
\DoxyCodeLine{12271 }
\DoxyCodeLine{12272 \textcolor{comment}{/********************  Bits definition for RTC\_BKP12R register  ***************/}}
\DoxyCodeLine{12273 \textcolor{preprocessor}{\#define RTC\_BKP12R\_Pos                (0U)                                     }}
\DoxyCodeLine{12274 \textcolor{preprocessor}{\#define RTC\_BKP12R\_Msk                (0xFFFFFFFFUL << RTC\_BKP12R\_Pos)          }}
\DoxyCodeLine{12275 \textcolor{preprocessor}{\#define RTC\_BKP12R                    RTC\_BKP12R\_Msk                           }}
\DoxyCodeLine{12276 }
\DoxyCodeLine{12277 \textcolor{comment}{/********************  Bits definition for RTC\_BKP13R register  ***************/}}
\DoxyCodeLine{12278 \textcolor{preprocessor}{\#define RTC\_BKP13R\_Pos                (0U)                                     }}
\DoxyCodeLine{12279 \textcolor{preprocessor}{\#define RTC\_BKP13R\_Msk                (0xFFFFFFFFUL << RTC\_BKP13R\_Pos)          }}
\DoxyCodeLine{12280 \textcolor{preprocessor}{\#define RTC\_BKP13R                    RTC\_BKP13R\_Msk                           }}
\DoxyCodeLine{12281 }
\DoxyCodeLine{12282 \textcolor{comment}{/********************  Bits definition for RTC\_BKP14R register  ***************/}}
\DoxyCodeLine{12283 \textcolor{preprocessor}{\#define RTC\_BKP14R\_Pos                (0U)                                     }}
\DoxyCodeLine{12284 \textcolor{preprocessor}{\#define RTC\_BKP14R\_Msk                (0xFFFFFFFFUL << RTC\_BKP14R\_Pos)          }}
\DoxyCodeLine{12285 \textcolor{preprocessor}{\#define RTC\_BKP14R                    RTC\_BKP14R\_Msk                           }}
\DoxyCodeLine{12286 }
\DoxyCodeLine{12287 \textcolor{comment}{/********************  Bits definition for RTC\_BKP15R register  ***************/}}
\DoxyCodeLine{12288 \textcolor{preprocessor}{\#define RTC\_BKP15R\_Pos                (0U)                                     }}
\DoxyCodeLine{12289 \textcolor{preprocessor}{\#define RTC\_BKP15R\_Msk                (0xFFFFFFFFUL << RTC\_BKP15R\_Pos)          }}
\DoxyCodeLine{12290 \textcolor{preprocessor}{\#define RTC\_BKP15R                    RTC\_BKP15R\_Msk                           }}
\DoxyCodeLine{12291 }
\DoxyCodeLine{12292 \textcolor{comment}{/********************  Bits definition for RTC\_BKP16R register  ***************/}}
\DoxyCodeLine{12293 \textcolor{preprocessor}{\#define RTC\_BKP16R\_Pos                (0U)                                     }}
\DoxyCodeLine{12294 \textcolor{preprocessor}{\#define RTC\_BKP16R\_Msk                (0xFFFFFFFFUL << RTC\_BKP16R\_Pos)          }}
\DoxyCodeLine{12295 \textcolor{preprocessor}{\#define RTC\_BKP16R                    RTC\_BKP16R\_Msk                           }}
\DoxyCodeLine{12296 }
\DoxyCodeLine{12297 \textcolor{comment}{/********************  Bits definition for RTC\_BKP17R register  ***************/}}
\DoxyCodeLine{12298 \textcolor{preprocessor}{\#define RTC\_BKP17R\_Pos                (0U)                                     }}
\DoxyCodeLine{12299 \textcolor{preprocessor}{\#define RTC\_BKP17R\_Msk                (0xFFFFFFFFUL << RTC\_BKP17R\_Pos)          }}
\DoxyCodeLine{12300 \textcolor{preprocessor}{\#define RTC\_BKP17R                    RTC\_BKP17R\_Msk                           }}
\DoxyCodeLine{12301 }
\DoxyCodeLine{12302 \textcolor{comment}{/********************  Bits definition for RTC\_BKP18R register  ***************/}}
\DoxyCodeLine{12303 \textcolor{preprocessor}{\#define RTC\_BKP18R\_Pos                (0U)                                     }}
\DoxyCodeLine{12304 \textcolor{preprocessor}{\#define RTC\_BKP18R\_Msk                (0xFFFFFFFFUL << RTC\_BKP18R\_Pos)          }}
\DoxyCodeLine{12305 \textcolor{preprocessor}{\#define RTC\_BKP18R                    RTC\_BKP18R\_Msk                           }}
\DoxyCodeLine{12306 }
\DoxyCodeLine{12307 \textcolor{comment}{/********************  Bits definition for RTC\_BKP19R register  ***************/}}
\DoxyCodeLine{12308 \textcolor{preprocessor}{\#define RTC\_BKP19R\_Pos                (0U)                                     }}
\DoxyCodeLine{12309 \textcolor{preprocessor}{\#define RTC\_BKP19R\_Msk                (0xFFFFFFFFUL << RTC\_BKP19R\_Pos)          }}
\DoxyCodeLine{12310 \textcolor{preprocessor}{\#define RTC\_BKP19R                    RTC\_BKP19R\_Msk                           }}
\DoxyCodeLine{12311 }
\DoxyCodeLine{12312 \textcolor{comment}{/******************** Number of backup registers ******************************/}}
\DoxyCodeLine{12313 \textcolor{preprocessor}{\#define RTC\_BKP\_NUMBER                       0x000000014U}}
\DoxyCodeLine{12314     }
\DoxyCodeLine{12315 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12316 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12317 \textcolor{comment}{/*                          Serial Audio Interface                            */}}
\DoxyCodeLine{12318 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12319 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12320 \textcolor{comment}{/********************  Bit definition for SAI\_GCR register  *******************/}}
\DoxyCodeLine{12321 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Pos         (0U)                                        }}
\DoxyCodeLine{12322 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_Msk         (0x3UL << SAI\_GCR\_SYNCIN\_Pos)                }}
\DoxyCodeLine{12323 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN             SAI\_GCR\_SYNCIN\_Msk                          }}
\DoxyCodeLine{12324 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_0           (0x1UL << SAI\_GCR\_SYNCIN\_Pos)                }}
\DoxyCodeLine{12325 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCIN\_1           (0x2UL << SAI\_GCR\_SYNCIN\_Pos)                }}
\DoxyCodeLine{12327 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Pos        (4U)                                        }}
\DoxyCodeLine{12328 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_Msk        (0x3UL << SAI\_GCR\_SYNCOUT\_Pos)               }}
\DoxyCodeLine{12329 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT            SAI\_GCR\_SYNCOUT\_Msk                         }}
\DoxyCodeLine{12330 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_0          (0x1UL << SAI\_GCR\_SYNCOUT\_Pos)               }}
\DoxyCodeLine{12331 \textcolor{preprocessor}{\#define SAI\_GCR\_SYNCOUT\_1          (0x2UL << SAI\_GCR\_SYNCOUT\_Pos)               }}
\DoxyCodeLine{12333 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR1 register  *******************/}}
\DoxyCodeLine{12334 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Pos          (0U)                                        }}
\DoxyCodeLine{12335 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_Msk          (0x3UL << SAI\_xCR1\_MODE\_Pos)                 }}
\DoxyCodeLine{12336 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE              SAI\_xCR1\_MODE\_Msk                           }}
\DoxyCodeLine{12337 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_0            (0x1UL << SAI\_xCR1\_MODE\_Pos)                 }}
\DoxyCodeLine{12338 \textcolor{preprocessor}{\#define SAI\_xCR1\_MODE\_1            (0x2UL << SAI\_xCR1\_MODE\_Pos)                 }}
\DoxyCodeLine{12340 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Pos        (2U)                                        }}
\DoxyCodeLine{12341 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_Msk        (0x3UL << SAI\_xCR1\_PRTCFG\_Pos)               }}
\DoxyCodeLine{12342 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG            SAI\_xCR1\_PRTCFG\_Msk                         }}
\DoxyCodeLine{12343 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_0          (0x1UL << SAI\_xCR1\_PRTCFG\_Pos)               }}
\DoxyCodeLine{12344 \textcolor{preprocessor}{\#define SAI\_xCR1\_PRTCFG\_1          (0x2UL << SAI\_xCR1\_PRTCFG\_Pos)               }}
\DoxyCodeLine{12346 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Pos            (5U)                                        }}
\DoxyCodeLine{12347 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_Msk            (0x7UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{12348 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS                SAI\_xCR1\_DS\_Msk                             }}
\DoxyCodeLine{12349 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_0              (0x1UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{12350 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_1              (0x2UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{12351 \textcolor{preprocessor}{\#define SAI\_xCR1\_DS\_2              (0x4UL << SAI\_xCR1\_DS\_Pos)                   }}
\DoxyCodeLine{12353 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Pos      (8U)                                        }}
\DoxyCodeLine{12354 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST\_Msk      (0x1UL << SAI\_xCR1\_LSBFIRST\_Pos)             }}
\DoxyCodeLine{12355 \textcolor{preprocessor}{\#define SAI\_xCR1\_LSBFIRST          SAI\_xCR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{12356 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Pos         (9U)                                        }}
\DoxyCodeLine{12357 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR\_Msk         (0x1UL << SAI\_xCR1\_CKSTR\_Pos)                }}
\DoxyCodeLine{12358 \textcolor{preprocessor}{\#define SAI\_xCR1\_CKSTR             SAI\_xCR1\_CKSTR\_Msk                          }}
\DoxyCodeLine{12360 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Pos        (10U)                                       }}
\DoxyCodeLine{12361 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_Msk        (0x3UL << SAI\_xCR1\_SYNCEN\_Pos)               }}
\DoxyCodeLine{12362 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN            SAI\_xCR1\_SYNCEN\_Msk                         }}
\DoxyCodeLine{12363 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_0          (0x1UL << SAI\_xCR1\_SYNCEN\_Pos)               }}
\DoxyCodeLine{12364 \textcolor{preprocessor}{\#define SAI\_xCR1\_SYNCEN\_1          (0x2UL << SAI\_xCR1\_SYNCEN\_Pos)               }}
\DoxyCodeLine{12366 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Pos          (12U)                                       }}
\DoxyCodeLine{12367 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO\_Msk          (0x1UL << SAI\_xCR1\_MONO\_Pos)                 }}
\DoxyCodeLine{12368 \textcolor{preprocessor}{\#define SAI\_xCR1\_MONO              SAI\_xCR1\_MONO\_Msk                           }}
\DoxyCodeLine{12369 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Pos       (13U)                                       }}
\DoxyCodeLine{12370 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV\_Msk       (0x1UL << SAI\_xCR1\_OUTDRIV\_Pos)              }}
\DoxyCodeLine{12371 \textcolor{preprocessor}{\#define SAI\_xCR1\_OUTDRIV           SAI\_xCR1\_OUTDRIV\_Msk                        }}
\DoxyCodeLine{12372 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Pos         (16U)                                       }}
\DoxyCodeLine{12373 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN\_Msk         (0x1UL << SAI\_xCR1\_SAIEN\_Pos)                }}
\DoxyCodeLine{12374 \textcolor{preprocessor}{\#define SAI\_xCR1\_SAIEN             SAI\_xCR1\_SAIEN\_Msk                          }}
\DoxyCodeLine{12375 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Pos         (17U)                                       }}
\DoxyCodeLine{12376 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN\_Msk         (0x1UL << SAI\_xCR1\_DMAEN\_Pos)                }}
\DoxyCodeLine{12377 \textcolor{preprocessor}{\#define SAI\_xCR1\_DMAEN             SAI\_xCR1\_DMAEN\_Msk                          }}
\DoxyCodeLine{12378 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Pos         (19U)                                       }}
\DoxyCodeLine{12379 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV\_Msk         (0x1UL << SAI\_xCR1\_NODIV\_Pos)                }}
\DoxyCodeLine{12380 \textcolor{preprocessor}{\#define SAI\_xCR1\_NODIV             SAI\_xCR1\_NODIV\_Msk                          }}
\DoxyCodeLine{12382 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Pos        (20U)                                       }}
\DoxyCodeLine{12383 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_Msk        (0xFUL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{12384 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV            SAI\_xCR1\_MCKDIV\_Msk                         }}
\DoxyCodeLine{12385 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_0          (0x1UL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{12386 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_1          (0x2UL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{12387 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_2          (0x4UL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{12388 \textcolor{preprocessor}{\#define SAI\_xCR1\_MCKDIV\_3          (0x8UL << SAI\_xCR1\_MCKDIV\_Pos)               }}
\DoxyCodeLine{12390 \textcolor{comment}{/*******************  Bit definition for SAI\_xCR2 register  *******************/}}
\DoxyCodeLine{12391 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Pos           (0U)                                        }}
\DoxyCodeLine{12392 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_Msk           (0x7UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{12393 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH               SAI\_xCR2\_FTH\_Msk                            }}
\DoxyCodeLine{12394 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_0             (0x1UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{12395 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_1             (0x2UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{12396 \textcolor{preprocessor}{\#define SAI\_xCR2\_FTH\_2             (0x4UL << SAI\_xCR2\_FTH\_Pos)                  }}
\DoxyCodeLine{12398 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Pos        (3U)                                        }}
\DoxyCodeLine{12399 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH\_Msk        (0x1UL << SAI\_xCR2\_FFLUSH\_Pos)               }}
\DoxyCodeLine{12400 \textcolor{preprocessor}{\#define SAI\_xCR2\_FFLUSH            SAI\_xCR2\_FFLUSH\_Msk                         }}
\DoxyCodeLine{12401 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Pos          (4U)                                        }}
\DoxyCodeLine{12402 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS\_Msk          (0x1UL << SAI\_xCR2\_TRIS\_Pos)                 }}
\DoxyCodeLine{12403 \textcolor{preprocessor}{\#define SAI\_xCR2\_TRIS              SAI\_xCR2\_TRIS\_Msk                           }}
\DoxyCodeLine{12404 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Pos          (5U)                                        }}
\DoxyCodeLine{12405 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE\_Msk          (0x1UL << SAI\_xCR2\_MUTE\_Pos)                 }}
\DoxyCodeLine{12406 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTE              SAI\_xCR2\_MUTE\_Msk                           }}
\DoxyCodeLine{12407 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Pos       (6U)                                        }}
\DoxyCodeLine{12408 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL\_Msk       (0x1UL << SAI\_xCR2\_MUTEVAL\_Pos)              }}
\DoxyCodeLine{12409 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTEVAL           SAI\_xCR2\_MUTEVAL\_Msk                        }}
\DoxyCodeLine{12411 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Pos       (7U)                                        }}
\DoxyCodeLine{12412 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_Msk       (0x3FUL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{12413 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT           SAI\_xCR2\_MUTECNT\_Msk                        }}
\DoxyCodeLine{12414 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_0         (0x01UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{12415 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_1         (0x02UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{12416 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_2         (0x04UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{12417 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_3         (0x08UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{12418 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_4         (0x10UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{12419 \textcolor{preprocessor}{\#define SAI\_xCR2\_MUTECNT\_5         (0x20UL << SAI\_xCR2\_MUTECNT\_Pos)             }}
\DoxyCodeLine{12421 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Pos           (13U)                                       }}
\DoxyCodeLine{12422 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL\_Msk           (0x1UL << SAI\_xCR2\_CPL\_Pos)                  }}
\DoxyCodeLine{12423 \textcolor{preprocessor}{\#define SAI\_xCR2\_CPL               SAI\_xCR2\_CPL\_Msk                            }}
\DoxyCodeLine{12425 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Pos          (14U)                                       }}
\DoxyCodeLine{12426 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_Msk          (0x3UL << SAI\_xCR2\_COMP\_Pos)                 }}
\DoxyCodeLine{12427 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP              SAI\_xCR2\_COMP\_Msk                           }}
\DoxyCodeLine{12428 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_0            (0x1UL << SAI\_xCR2\_COMP\_Pos)                 }}
\DoxyCodeLine{12429 \textcolor{preprocessor}{\#define SAI\_xCR2\_COMP\_1            (0x2UL << SAI\_xCR2\_COMP\_Pos)                 }}
\DoxyCodeLine{12431 \textcolor{comment}{/******************  Bit definition for SAI\_xFRCR register  *******************/}}
\DoxyCodeLine{12432 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Pos          (0U)                                        }}
\DoxyCodeLine{12433 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_Msk          (0xFFUL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12434 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL              SAI\_xFRCR\_FRL\_Msk                           }}
\DoxyCodeLine{12435 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_0            (0x01UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12436 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_1            (0x02UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12437 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_2            (0x04UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12438 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_3            (0x08UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12439 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_4            (0x10UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12440 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_5            (0x20UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12441 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_6            (0x40UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12442 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FRL\_7            (0x80UL << SAI\_xFRCR\_FRL\_Pos)                }}
\DoxyCodeLine{12444 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Pos        (8U)                                        }}
\DoxyCodeLine{12445 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_Msk        (0x7FUL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{12446 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL            SAI\_xFRCR\_FSALL\_Msk                         }}
\DoxyCodeLine{12447 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_0          (0x01UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{12448 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_1          (0x02UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{12449 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_2          (0x04UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{12450 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_3          (0x08UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{12451 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_4          (0x10UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{12452 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_5          (0x20UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{12453 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSALL\_6          (0x40UL << SAI\_xFRCR\_FSALL\_Pos)              }}
\DoxyCodeLine{12455 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Pos        (16U)                                       }}
\DoxyCodeLine{12456 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF\_Msk        (0x1UL << SAI\_xFRCR\_FSDEF\_Pos)               }}
\DoxyCodeLine{12457 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSDEF            SAI\_xFRCR\_FSDEF\_Msk                         }}
\DoxyCodeLine{12458 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Pos        (17U)                                       }}
\DoxyCodeLine{12459 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL\_Msk        (0x1UL << SAI\_xFRCR\_FSPOL\_Pos)               }}
\DoxyCodeLine{12460 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSPOL            SAI\_xFRCR\_FSPOL\_Msk                         }}
\DoxyCodeLine{12461 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Pos        (18U)                                       }}
\DoxyCodeLine{12462 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF\_Msk        (0x1UL << SAI\_xFRCR\_FSOFF\_Pos)               }}
\DoxyCodeLine{12463 \textcolor{preprocessor}{\#define SAI\_xFRCR\_FSOFF            SAI\_xFRCR\_FSOFF\_Msk                         }}
\DoxyCodeLine{12464 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{12465 \textcolor{preprocessor}{\#define  SAI\_xFRCR\_FSPO                   SAI\_xFRCR\_FSPOL}}
\DoxyCodeLine{12466 }
\DoxyCodeLine{12467 \textcolor{comment}{/******************  Bit definition for SAI\_xSLOTR register  *******************/}}
\DoxyCodeLine{12468 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Pos       (0U)                                        }}
\DoxyCodeLine{12469 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_Msk       (0x1FUL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{12470 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF           SAI\_xSLOTR\_FBOFF\_Msk                        }}
\DoxyCodeLine{12471 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_0         (0x01UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{12472 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_1         (0x02UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{12473 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_2         (0x04UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{12474 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_3         (0x08UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{12475 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_FBOFF\_4         (0x10UL << SAI\_xSLOTR\_FBOFF\_Pos)             }}
\DoxyCodeLine{12477 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Pos      (6U)                                        }}
\DoxyCodeLine{12478 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_Msk      (0x3UL << SAI\_xSLOTR\_SLOTSZ\_Pos)             }}
\DoxyCodeLine{12479 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ          SAI\_xSLOTR\_SLOTSZ\_Msk                       }}
\DoxyCodeLine{12480 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_0        (0x1UL << SAI\_xSLOTR\_SLOTSZ\_Pos)             }}
\DoxyCodeLine{12481 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTSZ\_1        (0x2UL << SAI\_xSLOTR\_SLOTSZ\_Pos)             }}
\DoxyCodeLine{12483 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Pos      (8U)                                        }}
\DoxyCodeLine{12484 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_Msk      (0xFUL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{12485 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT          SAI\_xSLOTR\_NBSLOT\_Msk                       }}
\DoxyCodeLine{12486 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_0        (0x1UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{12487 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_1        (0x2UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{12488 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_2        (0x4UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{12489 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_NBSLOT\_3        (0x8UL << SAI\_xSLOTR\_NBSLOT\_Pos)             }}
\DoxyCodeLine{12491 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Pos      (16U)                                       }}
\DoxyCodeLine{12492 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN\_Msk      (0xFFFFUL << SAI\_xSLOTR\_SLOTEN\_Pos)          }}
\DoxyCodeLine{12493 \textcolor{preprocessor}{\#define SAI\_xSLOTR\_SLOTEN          SAI\_xSLOTR\_SLOTEN\_Msk                       }}
\DoxyCodeLine{12495 \textcolor{comment}{/*******************  Bit definition for SAI\_xIMR register  *******************/}}
\DoxyCodeLine{12496 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Pos      (0U)                                        }}
\DoxyCodeLine{12497 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE\_Msk      (0x1UL << SAI\_xIMR\_OVRUDRIE\_Pos)             }}
\DoxyCodeLine{12498 \textcolor{preprocessor}{\#define SAI\_xIMR\_OVRUDRIE          SAI\_xIMR\_OVRUDRIE\_Msk                       }}
\DoxyCodeLine{12499 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Pos     (1U)                                        }}
\DoxyCodeLine{12500 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE\_Msk     (0x1UL << SAI\_xIMR\_MUTEDETIE\_Pos)            }}
\DoxyCodeLine{12501 \textcolor{preprocessor}{\#define SAI\_xIMR\_MUTEDETIE         SAI\_xIMR\_MUTEDETIE\_Msk                      }}
\DoxyCodeLine{12502 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Pos      (2U)                                        }}
\DoxyCodeLine{12503 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE\_Msk      (0x1UL << SAI\_xIMR\_WCKCFGIE\_Pos)             }}
\DoxyCodeLine{12504 \textcolor{preprocessor}{\#define SAI\_xIMR\_WCKCFGIE          SAI\_xIMR\_WCKCFGIE\_Msk                       }}
\DoxyCodeLine{12505 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Pos        (3U)                                        }}
\DoxyCodeLine{12506 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE\_Msk        (0x1UL << SAI\_xIMR\_FREQIE\_Pos)               }}
\DoxyCodeLine{12507 \textcolor{preprocessor}{\#define SAI\_xIMR\_FREQIE            SAI\_xIMR\_FREQIE\_Msk                         }}
\DoxyCodeLine{12508 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Pos       (4U)                                        }}
\DoxyCodeLine{12509 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE\_Msk       (0x1UL << SAI\_xIMR\_CNRDYIE\_Pos)              }}
\DoxyCodeLine{12510 \textcolor{preprocessor}{\#define SAI\_xIMR\_CNRDYIE           SAI\_xIMR\_CNRDYIE\_Msk                        }}
\DoxyCodeLine{12511 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Pos      (5U)                                        }}
\DoxyCodeLine{12512 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_AFSDETIE\_Pos)             }}
\DoxyCodeLine{12513 \textcolor{preprocessor}{\#define SAI\_xIMR\_AFSDETIE          SAI\_xIMR\_AFSDETIE\_Msk                       }}
\DoxyCodeLine{12514 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Pos      (6U)                                        }}
\DoxyCodeLine{12515 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE\_Msk      (0x1UL << SAI\_xIMR\_LFSDETIE\_Pos)             }}
\DoxyCodeLine{12516 \textcolor{preprocessor}{\#define SAI\_xIMR\_LFSDETIE          SAI\_xIMR\_LFSDETIE\_Msk                       }}
\DoxyCodeLine{12518 \textcolor{comment}{/********************  Bit definition for SAI\_xSR register  *******************/}}
\DoxyCodeLine{12519 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Pos         (0U)                                        }}
\DoxyCodeLine{12520 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR\_Msk         (0x1UL << SAI\_xSR\_OVRUDR\_Pos)                }}
\DoxyCodeLine{12521 \textcolor{preprocessor}{\#define SAI\_xSR\_OVRUDR             SAI\_xSR\_OVRUDR\_Msk                          }}
\DoxyCodeLine{12522 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Pos        (1U)                                        }}
\DoxyCodeLine{12523 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET\_Msk        (0x1UL << SAI\_xSR\_MUTEDET\_Pos)               }}
\DoxyCodeLine{12524 \textcolor{preprocessor}{\#define SAI\_xSR\_MUTEDET            SAI\_xSR\_MUTEDET\_Msk                         }}
\DoxyCodeLine{12525 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Pos         (2U)                                        }}
\DoxyCodeLine{12526 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG\_Msk         (0x1UL << SAI\_xSR\_WCKCFG\_Pos)                }}
\DoxyCodeLine{12527 \textcolor{preprocessor}{\#define SAI\_xSR\_WCKCFG             SAI\_xSR\_WCKCFG\_Msk                          }}
\DoxyCodeLine{12528 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Pos           (3U)                                        }}
\DoxyCodeLine{12529 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ\_Msk           (0x1UL << SAI\_xSR\_FREQ\_Pos)                  }}
\DoxyCodeLine{12530 \textcolor{preprocessor}{\#define SAI\_xSR\_FREQ               SAI\_xSR\_FREQ\_Msk                            }}
\DoxyCodeLine{12531 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Pos          (4U)                                        }}
\DoxyCodeLine{12532 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY\_Msk          (0x1UL << SAI\_xSR\_CNRDY\_Pos)                 }}
\DoxyCodeLine{12533 \textcolor{preprocessor}{\#define SAI\_xSR\_CNRDY              SAI\_xSR\_CNRDY\_Msk                           }}
\DoxyCodeLine{12534 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Pos         (5U)                                        }}
\DoxyCodeLine{12535 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET\_Msk         (0x1UL << SAI\_xSR\_AFSDET\_Pos)                }}
\DoxyCodeLine{12536 \textcolor{preprocessor}{\#define SAI\_xSR\_AFSDET             SAI\_xSR\_AFSDET\_Msk                          }}
\DoxyCodeLine{12537 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Pos         (6U)                                        }}
\DoxyCodeLine{12538 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET\_Msk         (0x1UL << SAI\_xSR\_LFSDET\_Pos)                }}
\DoxyCodeLine{12539 \textcolor{preprocessor}{\#define SAI\_xSR\_LFSDET             SAI\_xSR\_LFSDET\_Msk                          }}
\DoxyCodeLine{12541 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Pos           (16U)                                       }}
\DoxyCodeLine{12542 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_Msk           (0x7UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{12543 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL               SAI\_xSR\_FLVL\_Msk                            }}
\DoxyCodeLine{12544 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_0             (0x1UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{12545 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_1             (0x2UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{12546 \textcolor{preprocessor}{\#define SAI\_xSR\_FLVL\_2             (0x4UL << SAI\_xSR\_FLVL\_Pos)                  }}
\DoxyCodeLine{12548 \textcolor{comment}{/******************  Bit definition for SAI\_xCLRFR register  ******************/}}
\DoxyCodeLine{12549 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Pos     (0U)                                        }}
\DoxyCodeLine{12550 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR\_Msk     (0x1UL << SAI\_xCLRFR\_COVRUDR\_Pos)            }}
\DoxyCodeLine{12551 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_COVRUDR         SAI\_xCLRFR\_COVRUDR\_Msk                      }}
\DoxyCodeLine{12552 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Pos    (1U)                                        }}
\DoxyCodeLine{12553 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET\_Msk    (0x1UL << SAI\_xCLRFR\_CMUTEDET\_Pos)           }}
\DoxyCodeLine{12554 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CMUTEDET        SAI\_xCLRFR\_CMUTEDET\_Msk                     }}
\DoxyCodeLine{12555 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Pos     (2U)                                        }}
\DoxyCodeLine{12556 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG\_Msk     (0x1UL << SAI\_xCLRFR\_CWCKCFG\_Pos)            }}
\DoxyCodeLine{12557 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CWCKCFG         SAI\_xCLRFR\_CWCKCFG\_Msk                      }}
\DoxyCodeLine{12558 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Pos       (3U)                                        }}
\DoxyCodeLine{12559 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ\_Msk       (0x1UL << SAI\_xCLRFR\_CFREQ\_Pos)              }}
\DoxyCodeLine{12560 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CFREQ           SAI\_xCLRFR\_CFREQ\_Msk                        }}
\DoxyCodeLine{12561 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Pos      (4U)                                        }}
\DoxyCodeLine{12562 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY\_Msk      (0x1UL << SAI\_xCLRFR\_CCNRDY\_Pos)             }}
\DoxyCodeLine{12563 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CCNRDY          SAI\_xCLRFR\_CCNRDY\_Msk                       }}
\DoxyCodeLine{12564 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Pos     (5U)                                        }}
\DoxyCodeLine{12565 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CAFSDET\_Pos)            }}
\DoxyCodeLine{12566 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CAFSDET         SAI\_xCLRFR\_CAFSDET\_Msk                      }}
\DoxyCodeLine{12567 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Pos     (6U)                                        }}
\DoxyCodeLine{12568 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET\_Msk     (0x1UL << SAI\_xCLRFR\_CLFSDET\_Pos)            }}
\DoxyCodeLine{12569 \textcolor{preprocessor}{\#define SAI\_xCLRFR\_CLFSDET         SAI\_xCLRFR\_CLFSDET\_Msk                      }}
\DoxyCodeLine{12571 \textcolor{comment}{/******************  Bit definition for SAI\_xDR register  ******************/}}
\DoxyCodeLine{12572 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Pos           (0U)                                        }}
\DoxyCodeLine{12573 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA\_Msk           (0xFFFFFFFFUL << SAI\_xDR\_DATA\_Pos)           }}
\DoxyCodeLine{12574 \textcolor{preprocessor}{\#define SAI\_xDR\_DATA               SAI\_xDR\_DATA\_Msk                            }}
\DoxyCodeLine{12575 }
\DoxyCodeLine{12576 }
\DoxyCodeLine{12577 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12578 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12579 \textcolor{comment}{/*                          SD host Interface                                 */}}
\DoxyCodeLine{12580 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12581 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12582 \textcolor{comment}{/******************  Bit definition for SDIO\_POWER register  ******************/}}
\DoxyCodeLine{12583 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL\_Pos         (0U)                                    }}
\DoxyCodeLine{12584 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL\_Msk         (0x3UL << SDIO\_POWER\_PWRCTRL\_Pos)        }}
\DoxyCodeLine{12585 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL             SDIO\_POWER\_PWRCTRL\_Msk                  }}
\DoxyCodeLine{12586 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL\_0           (0x1UL << SDIO\_POWER\_PWRCTRL\_Pos)        }}
\DoxyCodeLine{12587 \textcolor{preprocessor}{\#define SDIO\_POWER\_PWRCTRL\_1           (0x2UL << SDIO\_POWER\_PWRCTRL\_Pos)        }}
\DoxyCodeLine{12589 \textcolor{comment}{/******************  Bit definition for SDIO\_CLKCR register  ******************/}}
\DoxyCodeLine{12590 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKDIV\_Pos          (0U)                                    }}
\DoxyCodeLine{12591 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKDIV\_Msk          (0xFFUL << SDIO\_CLKCR\_CLKDIV\_Pos)        }}
\DoxyCodeLine{12592 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKDIV              SDIO\_CLKCR\_CLKDIV\_Msk                   }}
\DoxyCodeLine{12593 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKEN\_Pos           (8U)                                    }}
\DoxyCodeLine{12594 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKEN\_Msk           (0x1UL << SDIO\_CLKCR\_CLKEN\_Pos)          }}
\DoxyCodeLine{12595 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_CLKEN               SDIO\_CLKCR\_CLKEN\_Msk                    }}
\DoxyCodeLine{12596 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_PWRSAV\_Pos          (9U)                                    }}
\DoxyCodeLine{12597 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_PWRSAV\_Msk          (0x1UL << SDIO\_CLKCR\_PWRSAV\_Pos)         }}
\DoxyCodeLine{12598 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_PWRSAV              SDIO\_CLKCR\_PWRSAV\_Msk                   }}
\DoxyCodeLine{12599 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_BYPASS\_Pos          (10U)                                   }}
\DoxyCodeLine{12600 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_BYPASS\_Msk          (0x1UL << SDIO\_CLKCR\_BYPASS\_Pos)         }}
\DoxyCodeLine{12601 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_BYPASS              SDIO\_CLKCR\_BYPASS\_Msk                   }}
\DoxyCodeLine{12603 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS\_Pos          (11U)                                   }}
\DoxyCodeLine{12604 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS\_Msk          (0x3UL << SDIO\_CLKCR\_WIDBUS\_Pos)         }}
\DoxyCodeLine{12605 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS              SDIO\_CLKCR\_WIDBUS\_Msk                   }}
\DoxyCodeLine{12606 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS\_0            (0x1UL << SDIO\_CLKCR\_WIDBUS\_Pos)         }}
\DoxyCodeLine{12607 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_WIDBUS\_1            (0x2UL << SDIO\_CLKCR\_WIDBUS\_Pos)         }}
\DoxyCodeLine{12609 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_NEGEDGE\_Pos         (13U)                                   }}
\DoxyCodeLine{12610 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_NEGEDGE\_Msk         (0x1UL << SDIO\_CLKCR\_NEGEDGE\_Pos)        }}
\DoxyCodeLine{12611 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_NEGEDGE             SDIO\_CLKCR\_NEGEDGE\_Msk                  }}
\DoxyCodeLine{12612 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_HWFC\_EN\_Pos         (14U)                                   }}
\DoxyCodeLine{12613 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_HWFC\_EN\_Msk         (0x1UL << SDIO\_CLKCR\_HWFC\_EN\_Pos)        }}
\DoxyCodeLine{12614 \textcolor{preprocessor}{\#define SDIO\_CLKCR\_HWFC\_EN             SDIO\_CLKCR\_HWFC\_EN\_Msk                  }}
\DoxyCodeLine{12616 \textcolor{comment}{/*******************  Bit definition for SDIO\_ARG register  *******************/}}
\DoxyCodeLine{12617 \textcolor{preprocessor}{\#define SDIO\_ARG\_CMDARG\_Pos            (0U)                                    }}
\DoxyCodeLine{12618 \textcolor{preprocessor}{\#define SDIO\_ARG\_CMDARG\_Msk            (0xFFFFFFFFUL << SDIO\_ARG\_CMDARG\_Pos)    }}
\DoxyCodeLine{12619 \textcolor{preprocessor}{\#define SDIO\_ARG\_CMDARG                SDIO\_ARG\_CMDARG\_Msk                     }}
\DoxyCodeLine{12621 \textcolor{comment}{/*******************  Bit definition for SDIO\_CMD register  *******************/}}
\DoxyCodeLine{12622 \textcolor{preprocessor}{\#define SDIO\_CMD\_CMDINDEX\_Pos          (0U)                                    }}
\DoxyCodeLine{12623 \textcolor{preprocessor}{\#define SDIO\_CMD\_CMDINDEX\_Msk          (0x3FUL << SDIO\_CMD\_CMDINDEX\_Pos)        }}
\DoxyCodeLine{12624 \textcolor{preprocessor}{\#define SDIO\_CMD\_CMDINDEX              SDIO\_CMD\_CMDINDEX\_Msk                   }}
\DoxyCodeLine{12626 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP\_Pos          (6U)                                    }}
\DoxyCodeLine{12627 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP\_Msk          (0x3UL << SDIO\_CMD\_WAITRESP\_Pos)         }}
\DoxyCodeLine{12628 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP              SDIO\_CMD\_WAITRESP\_Msk                   }}
\DoxyCodeLine{12629 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP\_0            (0x1UL << SDIO\_CMD\_WAITRESP\_Pos)         }}
\DoxyCodeLine{12630 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITRESP\_1            (0x2UL << SDIO\_CMD\_WAITRESP\_Pos)         }}
\DoxyCodeLine{12632 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITINT\_Pos           (8U)                                    }}
\DoxyCodeLine{12633 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITINT\_Msk           (0x1UL << SDIO\_CMD\_WAITINT\_Pos)          }}
\DoxyCodeLine{12634 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITINT               SDIO\_CMD\_WAITINT\_Msk                    }}
\DoxyCodeLine{12635 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITPEND\_Pos          (9U)                                    }}
\DoxyCodeLine{12636 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITPEND\_Msk          (0x1UL << SDIO\_CMD\_WAITPEND\_Pos)         }}
\DoxyCodeLine{12637 \textcolor{preprocessor}{\#define SDIO\_CMD\_WAITPEND              SDIO\_CMD\_WAITPEND\_Msk                   }}
\DoxyCodeLine{12638 \textcolor{preprocessor}{\#define SDIO\_CMD\_CPSMEN\_Pos            (10U)                                   }}
\DoxyCodeLine{12639 \textcolor{preprocessor}{\#define SDIO\_CMD\_CPSMEN\_Msk            (0x1UL << SDIO\_CMD\_CPSMEN\_Pos)           }}
\DoxyCodeLine{12640 \textcolor{preprocessor}{\#define SDIO\_CMD\_CPSMEN                SDIO\_CMD\_CPSMEN\_Msk                     }}
\DoxyCodeLine{12641 \textcolor{preprocessor}{\#define SDIO\_CMD\_SDIOSUSPEND\_Pos       (11U)                                   }}
\DoxyCodeLine{12642 \textcolor{preprocessor}{\#define SDIO\_CMD\_SDIOSUSPEND\_Msk       (0x1UL << SDIO\_CMD\_SDIOSUSPEND\_Pos)      }}
\DoxyCodeLine{12643 \textcolor{preprocessor}{\#define SDIO\_CMD\_SDIOSUSPEND           SDIO\_CMD\_SDIOSUSPEND\_Msk                }}
\DoxyCodeLine{12644 \textcolor{preprocessor}{\#define SDIO\_CMD\_ENCMDCOMPL\_Pos        (12U)                                   }}
\DoxyCodeLine{12645 \textcolor{preprocessor}{\#define SDIO\_CMD\_ENCMDCOMPL\_Msk        (0x1UL << SDIO\_CMD\_ENCMDCOMPL\_Pos)       }}
\DoxyCodeLine{12646 \textcolor{preprocessor}{\#define SDIO\_CMD\_ENCMDCOMPL            SDIO\_CMD\_ENCMDCOMPL\_Msk                 }}
\DoxyCodeLine{12647 \textcolor{preprocessor}{\#define SDIO\_CMD\_NIEN\_Pos              (13U)                                   }}
\DoxyCodeLine{12648 \textcolor{preprocessor}{\#define SDIO\_CMD\_NIEN\_Msk              (0x1UL << SDIO\_CMD\_NIEN\_Pos)             }}
\DoxyCodeLine{12649 \textcolor{preprocessor}{\#define SDIO\_CMD\_NIEN                  SDIO\_CMD\_NIEN\_Msk                       }}
\DoxyCodeLine{12650 \textcolor{preprocessor}{\#define SDIO\_CMD\_CEATACMD\_Pos          (14U)                                   }}
\DoxyCodeLine{12651 \textcolor{preprocessor}{\#define SDIO\_CMD\_CEATACMD\_Msk          (0x1UL << SDIO\_CMD\_CEATACMD\_Pos)         }}
\DoxyCodeLine{12652 \textcolor{preprocessor}{\#define SDIO\_CMD\_CEATACMD              SDIO\_CMD\_CEATACMD\_Msk                   }}
\DoxyCodeLine{12654 \textcolor{comment}{/*****************  Bit definition for SDIO\_RESPCMD register  *****************/}}
\DoxyCodeLine{12655 \textcolor{preprocessor}{\#define SDIO\_RESPCMD\_RESPCMD\_Pos       (0U)                                    }}
\DoxyCodeLine{12656 \textcolor{preprocessor}{\#define SDIO\_RESPCMD\_RESPCMD\_Msk       (0x3FUL << SDIO\_RESPCMD\_RESPCMD\_Pos)     }}
\DoxyCodeLine{12657 \textcolor{preprocessor}{\#define SDIO\_RESPCMD\_RESPCMD           SDIO\_RESPCMD\_RESPCMD\_Msk                }}
\DoxyCodeLine{12659 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP0 register  ******************/}}
\DoxyCodeLine{12660 \textcolor{preprocessor}{\#define SDIO\_RESP0\_CARDSTATUS0\_Pos     (0U)                                    }}
\DoxyCodeLine{12661 \textcolor{preprocessor}{\#define SDIO\_RESP0\_CARDSTATUS0\_Msk     (0xFFFFFFFFUL << SDIO\_RESP0\_CARDSTATUS0\_Pos) }}
\DoxyCodeLine{12662 \textcolor{preprocessor}{\#define SDIO\_RESP0\_CARDSTATUS0         SDIO\_RESP0\_CARDSTATUS0\_Msk              }}
\DoxyCodeLine{12664 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP1 register  ******************/}}
\DoxyCodeLine{12665 \textcolor{preprocessor}{\#define SDIO\_RESP1\_CARDSTATUS1\_Pos     (0U)                                    }}
\DoxyCodeLine{12666 \textcolor{preprocessor}{\#define SDIO\_RESP1\_CARDSTATUS1\_Msk     (0xFFFFFFFFUL << SDIO\_RESP1\_CARDSTATUS1\_Pos) }}
\DoxyCodeLine{12667 \textcolor{preprocessor}{\#define SDIO\_RESP1\_CARDSTATUS1         SDIO\_RESP1\_CARDSTATUS1\_Msk              }}
\DoxyCodeLine{12669 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP2 register  ******************/}}
\DoxyCodeLine{12670 \textcolor{preprocessor}{\#define SDIO\_RESP2\_CARDSTATUS2\_Pos     (0U)                                    }}
\DoxyCodeLine{12671 \textcolor{preprocessor}{\#define SDIO\_RESP2\_CARDSTATUS2\_Msk     (0xFFFFFFFFUL << SDIO\_RESP2\_CARDSTATUS2\_Pos) }}
\DoxyCodeLine{12672 \textcolor{preprocessor}{\#define SDIO\_RESP2\_CARDSTATUS2         SDIO\_RESP2\_CARDSTATUS2\_Msk              }}
\DoxyCodeLine{12674 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP3 register  ******************/}}
\DoxyCodeLine{12675 \textcolor{preprocessor}{\#define SDIO\_RESP3\_CARDSTATUS3\_Pos     (0U)                                    }}
\DoxyCodeLine{12676 \textcolor{preprocessor}{\#define SDIO\_RESP3\_CARDSTATUS3\_Msk     (0xFFFFFFFFUL << SDIO\_RESP3\_CARDSTATUS3\_Pos) }}
\DoxyCodeLine{12677 \textcolor{preprocessor}{\#define SDIO\_RESP3\_CARDSTATUS3         SDIO\_RESP3\_CARDSTATUS3\_Msk              }}
\DoxyCodeLine{12679 \textcolor{comment}{/******************  Bit definition for SDIO\_RESP4 register  ******************/}}
\DoxyCodeLine{12680 \textcolor{preprocessor}{\#define SDIO\_RESP4\_CARDSTATUS4\_Pos     (0U)                                    }}
\DoxyCodeLine{12681 \textcolor{preprocessor}{\#define SDIO\_RESP4\_CARDSTATUS4\_Msk     (0xFFFFFFFFUL << SDIO\_RESP4\_CARDSTATUS4\_Pos) }}
\DoxyCodeLine{12682 \textcolor{preprocessor}{\#define SDIO\_RESP4\_CARDSTATUS4         SDIO\_RESP4\_CARDSTATUS4\_Msk              }}
\DoxyCodeLine{12684 \textcolor{comment}{/******************  Bit definition for SDIO\_DTIMER register  *****************/}}
\DoxyCodeLine{12685 \textcolor{preprocessor}{\#define SDIO\_DTIMER\_DATATIME\_Pos       (0U)                                    }}
\DoxyCodeLine{12686 \textcolor{preprocessor}{\#define SDIO\_DTIMER\_DATATIME\_Msk       (0xFFFFFFFFUL << SDIO\_DTIMER\_DATATIME\_Pos) }}
\DoxyCodeLine{12687 \textcolor{preprocessor}{\#define SDIO\_DTIMER\_DATATIME           SDIO\_DTIMER\_DATATIME\_Msk                }}
\DoxyCodeLine{12689 \textcolor{comment}{/******************  Bit definition for SDIO\_DLEN register  *******************/}}
\DoxyCodeLine{12690 \textcolor{preprocessor}{\#define SDIO\_DLEN\_DATALENGTH\_Pos       (0U)                                    }}
\DoxyCodeLine{12691 \textcolor{preprocessor}{\#define SDIO\_DLEN\_DATALENGTH\_Msk       (0x1FFFFFFUL << SDIO\_DLEN\_DATALENGTH\_Pos) }}
\DoxyCodeLine{12692 \textcolor{preprocessor}{\#define SDIO\_DLEN\_DATALENGTH           SDIO\_DLEN\_DATALENGTH\_Msk                }}
\DoxyCodeLine{12694 \textcolor{comment}{/******************  Bit definition for SDIO\_DCTRL register  ******************/}}
\DoxyCodeLine{12695 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTEN\_Pos            (0U)                                    }}
\DoxyCodeLine{12696 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTEN\_Msk            (0x1UL << SDIO\_DCTRL\_DTEN\_Pos)           }}
\DoxyCodeLine{12697 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTEN                SDIO\_DCTRL\_DTEN\_Msk                     }}
\DoxyCodeLine{12698 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTDIR\_Pos           (1U)                                    }}
\DoxyCodeLine{12699 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTDIR\_Msk           (0x1UL << SDIO\_DCTRL\_DTDIR\_Pos)          }}
\DoxyCodeLine{12700 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTDIR               SDIO\_DCTRL\_DTDIR\_Msk                    }}
\DoxyCodeLine{12701 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTMODE\_Pos          (2U)                                    }}
\DoxyCodeLine{12702 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTMODE\_Msk          (0x1UL << SDIO\_DCTRL\_DTMODE\_Pos)         }}
\DoxyCodeLine{12703 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DTMODE              SDIO\_DCTRL\_DTMODE\_Msk                   }}
\DoxyCodeLine{12704 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DMAEN\_Pos           (3U)                                    }}
\DoxyCodeLine{12705 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DMAEN\_Msk           (0x1UL << SDIO\_DCTRL\_DMAEN\_Pos)          }}
\DoxyCodeLine{12706 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DMAEN               SDIO\_DCTRL\_DMAEN\_Msk                    }}
\DoxyCodeLine{12708 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_Pos      (4U)                                    }}
\DoxyCodeLine{12709 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_Msk      (0xFUL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{12710 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE          SDIO\_DCTRL\_DBLOCKSIZE\_Msk               }}
\DoxyCodeLine{12711 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_0        (0x1UL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{12712 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_1        (0x2UL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{12713 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_2        (0x4UL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{12714 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_DBLOCKSIZE\_3        (0x8UL << SDIO\_DCTRL\_DBLOCKSIZE\_Pos)     }}
\DoxyCodeLine{12716 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTART\_Pos         (8U)                                    }}
\DoxyCodeLine{12717 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTART\_Msk         (0x1UL << SDIO\_DCTRL\_RWSTART\_Pos)        }}
\DoxyCodeLine{12718 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTART             SDIO\_DCTRL\_RWSTART\_Msk                  }}
\DoxyCodeLine{12719 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTOP\_Pos          (9U)                                    }}
\DoxyCodeLine{12720 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTOP\_Msk          (0x1UL << SDIO\_DCTRL\_RWSTOP\_Pos)         }}
\DoxyCodeLine{12721 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWSTOP              SDIO\_DCTRL\_RWSTOP\_Msk                   }}
\DoxyCodeLine{12722 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWMOD\_Pos           (10U)                                   }}
\DoxyCodeLine{12723 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWMOD\_Msk           (0x1UL << SDIO\_DCTRL\_RWMOD\_Pos)          }}
\DoxyCodeLine{12724 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_RWMOD               SDIO\_DCTRL\_RWMOD\_Msk                    }}
\DoxyCodeLine{12725 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_SDIOEN\_Pos          (11U)                                   }}
\DoxyCodeLine{12726 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_SDIOEN\_Msk          (0x1UL << SDIO\_DCTRL\_SDIOEN\_Pos)         }}
\DoxyCodeLine{12727 \textcolor{preprocessor}{\#define SDIO\_DCTRL\_SDIOEN              SDIO\_DCTRL\_SDIOEN\_Msk                   }}
\DoxyCodeLine{12729 \textcolor{comment}{/******************  Bit definition for SDIO\_DCOUNT register  *****************/}}
\DoxyCodeLine{12730 \textcolor{preprocessor}{\#define SDIO\_DCOUNT\_DATACOUNT\_Pos      (0U)                                    }}
\DoxyCodeLine{12731 \textcolor{preprocessor}{\#define SDIO\_DCOUNT\_DATACOUNT\_Msk      (0x1FFFFFFUL << SDIO\_DCOUNT\_DATACOUNT\_Pos) }}
\DoxyCodeLine{12732 \textcolor{preprocessor}{\#define SDIO\_DCOUNT\_DATACOUNT          SDIO\_DCOUNT\_DATACOUNT\_Msk               }}
\DoxyCodeLine{12734 \textcolor{comment}{/******************  Bit definition for SDIO\_STA register  ********************/}}
\DoxyCodeLine{12735 \textcolor{preprocessor}{\#define SDIO\_STA\_CCRCFAIL\_Pos          (0U)                                    }}
\DoxyCodeLine{12736 \textcolor{preprocessor}{\#define SDIO\_STA\_CCRCFAIL\_Msk          (0x1UL << SDIO\_STA\_CCRCFAIL\_Pos)         }}
\DoxyCodeLine{12737 \textcolor{preprocessor}{\#define SDIO\_STA\_CCRCFAIL              SDIO\_STA\_CCRCFAIL\_Msk                   }}
\DoxyCodeLine{12738 \textcolor{preprocessor}{\#define SDIO\_STA\_DCRCFAIL\_Pos          (1U)                                    }}
\DoxyCodeLine{12739 \textcolor{preprocessor}{\#define SDIO\_STA\_DCRCFAIL\_Msk          (0x1UL << SDIO\_STA\_DCRCFAIL\_Pos)         }}
\DoxyCodeLine{12740 \textcolor{preprocessor}{\#define SDIO\_STA\_DCRCFAIL              SDIO\_STA\_DCRCFAIL\_Msk                   }}
\DoxyCodeLine{12741 \textcolor{preprocessor}{\#define SDIO\_STA\_CTIMEOUT\_Pos          (2U)                                    }}
\DoxyCodeLine{12742 \textcolor{preprocessor}{\#define SDIO\_STA\_CTIMEOUT\_Msk          (0x1UL << SDIO\_STA\_CTIMEOUT\_Pos)         }}
\DoxyCodeLine{12743 \textcolor{preprocessor}{\#define SDIO\_STA\_CTIMEOUT              SDIO\_STA\_CTIMEOUT\_Msk                   }}
\DoxyCodeLine{12744 \textcolor{preprocessor}{\#define SDIO\_STA\_DTIMEOUT\_Pos          (3U)                                    }}
\DoxyCodeLine{12745 \textcolor{preprocessor}{\#define SDIO\_STA\_DTIMEOUT\_Msk          (0x1UL << SDIO\_STA\_DTIMEOUT\_Pos)         }}
\DoxyCodeLine{12746 \textcolor{preprocessor}{\#define SDIO\_STA\_DTIMEOUT              SDIO\_STA\_DTIMEOUT\_Msk                   }}
\DoxyCodeLine{12747 \textcolor{preprocessor}{\#define SDIO\_STA\_TXUNDERR\_Pos          (4U)                                    }}
\DoxyCodeLine{12748 \textcolor{preprocessor}{\#define SDIO\_STA\_TXUNDERR\_Msk          (0x1UL << SDIO\_STA\_TXUNDERR\_Pos)         }}
\DoxyCodeLine{12749 \textcolor{preprocessor}{\#define SDIO\_STA\_TXUNDERR              SDIO\_STA\_TXUNDERR\_Msk                   }}
\DoxyCodeLine{12750 \textcolor{preprocessor}{\#define SDIO\_STA\_RXOVERR\_Pos           (5U)                                    }}
\DoxyCodeLine{12751 \textcolor{preprocessor}{\#define SDIO\_STA\_RXOVERR\_Msk           (0x1UL << SDIO\_STA\_RXOVERR\_Pos)          }}
\DoxyCodeLine{12752 \textcolor{preprocessor}{\#define SDIO\_STA\_RXOVERR               SDIO\_STA\_RXOVERR\_Msk                    }}
\DoxyCodeLine{12753 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDREND\_Pos           (6U)                                    }}
\DoxyCodeLine{12754 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDREND\_Msk           (0x1UL << SDIO\_STA\_CMDREND\_Pos)          }}
\DoxyCodeLine{12755 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDREND               SDIO\_STA\_CMDREND\_Msk                    }}
\DoxyCodeLine{12756 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDSENT\_Pos           (7U)                                    }}
\DoxyCodeLine{12757 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDSENT\_Msk           (0x1UL << SDIO\_STA\_CMDSENT\_Pos)          }}
\DoxyCodeLine{12758 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDSENT               SDIO\_STA\_CMDSENT\_Msk                    }}
\DoxyCodeLine{12759 \textcolor{preprocessor}{\#define SDIO\_STA\_DATAEND\_Pos           (8U)                                    }}
\DoxyCodeLine{12760 \textcolor{preprocessor}{\#define SDIO\_STA\_DATAEND\_Msk           (0x1UL << SDIO\_STA\_DATAEND\_Pos)          }}
\DoxyCodeLine{12761 \textcolor{preprocessor}{\#define SDIO\_STA\_DATAEND               SDIO\_STA\_DATAEND\_Msk                    }}
\DoxyCodeLine{12762 \textcolor{preprocessor}{\#define SDIO\_STA\_STBITERR\_Pos          (9U)                                    }}
\DoxyCodeLine{12763 \textcolor{preprocessor}{\#define SDIO\_STA\_STBITERR\_Msk          (0x1UL << SDIO\_STA\_STBITERR\_Pos)         }}
\DoxyCodeLine{12764 \textcolor{preprocessor}{\#define SDIO\_STA\_STBITERR              SDIO\_STA\_STBITERR\_Msk                   }}
\DoxyCodeLine{12765 \textcolor{preprocessor}{\#define SDIO\_STA\_DBCKEND\_Pos           (10U)                                   }}
\DoxyCodeLine{12766 \textcolor{preprocessor}{\#define SDIO\_STA\_DBCKEND\_Msk           (0x1UL << SDIO\_STA\_DBCKEND\_Pos)          }}
\DoxyCodeLine{12767 \textcolor{preprocessor}{\#define SDIO\_STA\_DBCKEND               SDIO\_STA\_DBCKEND\_Msk                    }}
\DoxyCodeLine{12768 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDACT\_Pos            (11U)                                   }}
\DoxyCodeLine{12769 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDACT\_Msk            (0x1UL << SDIO\_STA\_CMDACT\_Pos)           }}
\DoxyCodeLine{12770 \textcolor{preprocessor}{\#define SDIO\_STA\_CMDACT                SDIO\_STA\_CMDACT\_Msk                     }}
\DoxyCodeLine{12771 \textcolor{preprocessor}{\#define SDIO\_STA\_TXACT\_Pos             (12U)                                   }}
\DoxyCodeLine{12772 \textcolor{preprocessor}{\#define SDIO\_STA\_TXACT\_Msk             (0x1UL << SDIO\_STA\_TXACT\_Pos)            }}
\DoxyCodeLine{12773 \textcolor{preprocessor}{\#define SDIO\_STA\_TXACT                 SDIO\_STA\_TXACT\_Msk                      }}
\DoxyCodeLine{12774 \textcolor{preprocessor}{\#define SDIO\_STA\_RXACT\_Pos             (13U)                                   }}
\DoxyCodeLine{12775 \textcolor{preprocessor}{\#define SDIO\_STA\_RXACT\_Msk             (0x1UL << SDIO\_STA\_RXACT\_Pos)            }}
\DoxyCodeLine{12776 \textcolor{preprocessor}{\#define SDIO\_STA\_RXACT                 SDIO\_STA\_RXACT\_Msk                      }}
\DoxyCodeLine{12777 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOHE\_Pos          (14U)                                   }}
\DoxyCodeLine{12778 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOHE\_Msk          (0x1UL << SDIO\_STA\_TXFIFOHE\_Pos)         }}
\DoxyCodeLine{12779 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOHE              SDIO\_STA\_TXFIFOHE\_Msk                   }}
\DoxyCodeLine{12780 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOHF\_Pos          (15U)                                   }}
\DoxyCodeLine{12781 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOHF\_Msk          (0x1UL << SDIO\_STA\_RXFIFOHF\_Pos)         }}
\DoxyCodeLine{12782 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOHF              SDIO\_STA\_RXFIFOHF\_Msk                   }}
\DoxyCodeLine{12783 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOF\_Pos           (16U)                                   }}
\DoxyCodeLine{12784 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOF\_Msk           (0x1UL << SDIO\_STA\_TXFIFOF\_Pos)          }}
\DoxyCodeLine{12785 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOF               SDIO\_STA\_TXFIFOF\_Msk                    }}
\DoxyCodeLine{12786 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOF\_Pos           (17U)                                   }}
\DoxyCodeLine{12787 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOF\_Msk           (0x1UL << SDIO\_STA\_RXFIFOF\_Pos)          }}
\DoxyCodeLine{12788 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOF               SDIO\_STA\_RXFIFOF\_Msk                    }}
\DoxyCodeLine{12789 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOE\_Pos           (18U)                                   }}
\DoxyCodeLine{12790 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOE\_Msk           (0x1UL << SDIO\_STA\_TXFIFOE\_Pos)          }}
\DoxyCodeLine{12791 \textcolor{preprocessor}{\#define SDIO\_STA\_TXFIFOE               SDIO\_STA\_TXFIFOE\_Msk                    }}
\DoxyCodeLine{12792 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOE\_Pos           (19U)                                   }}
\DoxyCodeLine{12793 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOE\_Msk           (0x1UL << SDIO\_STA\_RXFIFOE\_Pos)          }}
\DoxyCodeLine{12794 \textcolor{preprocessor}{\#define SDIO\_STA\_RXFIFOE               SDIO\_STA\_RXFIFOE\_Msk                    }}
\DoxyCodeLine{12795 \textcolor{preprocessor}{\#define SDIO\_STA\_TXDAVL\_Pos            (20U)                                   }}
\DoxyCodeLine{12796 \textcolor{preprocessor}{\#define SDIO\_STA\_TXDAVL\_Msk            (0x1UL << SDIO\_STA\_TXDAVL\_Pos)           }}
\DoxyCodeLine{12797 \textcolor{preprocessor}{\#define SDIO\_STA\_TXDAVL                SDIO\_STA\_TXDAVL\_Msk                     }}
\DoxyCodeLine{12798 \textcolor{preprocessor}{\#define SDIO\_STA\_RXDAVL\_Pos            (21U)                                   }}
\DoxyCodeLine{12799 \textcolor{preprocessor}{\#define SDIO\_STA\_RXDAVL\_Msk            (0x1UL << SDIO\_STA\_RXDAVL\_Pos)           }}
\DoxyCodeLine{12800 \textcolor{preprocessor}{\#define SDIO\_STA\_RXDAVL                SDIO\_STA\_RXDAVL\_Msk                     }}
\DoxyCodeLine{12801 \textcolor{preprocessor}{\#define SDIO\_STA\_SDIOIT\_Pos            (22U)                                   }}
\DoxyCodeLine{12802 \textcolor{preprocessor}{\#define SDIO\_STA\_SDIOIT\_Msk            (0x1UL << SDIO\_STA\_SDIOIT\_Pos)           }}
\DoxyCodeLine{12803 \textcolor{preprocessor}{\#define SDIO\_STA\_SDIOIT                SDIO\_STA\_SDIOIT\_Msk                     }}
\DoxyCodeLine{12804 \textcolor{preprocessor}{\#define SDIO\_STA\_CEATAEND\_Pos          (23U)                                   }}
\DoxyCodeLine{12805 \textcolor{preprocessor}{\#define SDIO\_STA\_CEATAEND\_Msk          (0x1UL << SDIO\_STA\_CEATAEND\_Pos)         }}
\DoxyCodeLine{12806 \textcolor{preprocessor}{\#define SDIO\_STA\_CEATAEND              SDIO\_STA\_CEATAEND\_Msk                   }}
\DoxyCodeLine{12808 \textcolor{comment}{/*******************  Bit definition for SDIO\_ICR register  *******************/}}
\DoxyCodeLine{12809 \textcolor{preprocessor}{\#define SDIO\_ICR\_CCRCFAILC\_Pos         (0U)                                    }}
\DoxyCodeLine{12810 \textcolor{preprocessor}{\#define SDIO\_ICR\_CCRCFAILC\_Msk         (0x1UL << SDIO\_ICR\_CCRCFAILC\_Pos)        }}
\DoxyCodeLine{12811 \textcolor{preprocessor}{\#define SDIO\_ICR\_CCRCFAILC             SDIO\_ICR\_CCRCFAILC\_Msk                  }}
\DoxyCodeLine{12812 \textcolor{preprocessor}{\#define SDIO\_ICR\_DCRCFAILC\_Pos         (1U)                                    }}
\DoxyCodeLine{12813 \textcolor{preprocessor}{\#define SDIO\_ICR\_DCRCFAILC\_Msk         (0x1UL << SDIO\_ICR\_DCRCFAILC\_Pos)        }}
\DoxyCodeLine{12814 \textcolor{preprocessor}{\#define SDIO\_ICR\_DCRCFAILC             SDIO\_ICR\_DCRCFAILC\_Msk                  }}
\DoxyCodeLine{12815 \textcolor{preprocessor}{\#define SDIO\_ICR\_CTIMEOUTC\_Pos         (2U)                                    }}
\DoxyCodeLine{12816 \textcolor{preprocessor}{\#define SDIO\_ICR\_CTIMEOUTC\_Msk         (0x1UL << SDIO\_ICR\_CTIMEOUTC\_Pos)        }}
\DoxyCodeLine{12817 \textcolor{preprocessor}{\#define SDIO\_ICR\_CTIMEOUTC             SDIO\_ICR\_CTIMEOUTC\_Msk                  }}
\DoxyCodeLine{12818 \textcolor{preprocessor}{\#define SDIO\_ICR\_DTIMEOUTC\_Pos         (3U)                                    }}
\DoxyCodeLine{12819 \textcolor{preprocessor}{\#define SDIO\_ICR\_DTIMEOUTC\_Msk         (0x1UL << SDIO\_ICR\_DTIMEOUTC\_Pos)        }}
\DoxyCodeLine{12820 \textcolor{preprocessor}{\#define SDIO\_ICR\_DTIMEOUTC             SDIO\_ICR\_DTIMEOUTC\_Msk                  }}
\DoxyCodeLine{12821 \textcolor{preprocessor}{\#define SDIO\_ICR\_TXUNDERRC\_Pos         (4U)                                    }}
\DoxyCodeLine{12822 \textcolor{preprocessor}{\#define SDIO\_ICR\_TXUNDERRC\_Msk         (0x1UL << SDIO\_ICR\_TXUNDERRC\_Pos)        }}
\DoxyCodeLine{12823 \textcolor{preprocessor}{\#define SDIO\_ICR\_TXUNDERRC             SDIO\_ICR\_TXUNDERRC\_Msk                  }}
\DoxyCodeLine{12824 \textcolor{preprocessor}{\#define SDIO\_ICR\_RXOVERRC\_Pos          (5U)                                    }}
\DoxyCodeLine{12825 \textcolor{preprocessor}{\#define SDIO\_ICR\_RXOVERRC\_Msk          (0x1UL << SDIO\_ICR\_RXOVERRC\_Pos)         }}
\DoxyCodeLine{12826 \textcolor{preprocessor}{\#define SDIO\_ICR\_RXOVERRC              SDIO\_ICR\_RXOVERRC\_Msk                   }}
\DoxyCodeLine{12827 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDRENDC\_Pos          (6U)                                    }}
\DoxyCodeLine{12828 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDRENDC\_Msk          (0x1UL << SDIO\_ICR\_CMDRENDC\_Pos)         }}
\DoxyCodeLine{12829 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDRENDC              SDIO\_ICR\_CMDRENDC\_Msk                   }}
\DoxyCodeLine{12830 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDSENTC\_Pos          (7U)                                    }}
\DoxyCodeLine{12831 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDSENTC\_Msk          (0x1UL << SDIO\_ICR\_CMDSENTC\_Pos)         }}
\DoxyCodeLine{12832 \textcolor{preprocessor}{\#define SDIO\_ICR\_CMDSENTC              SDIO\_ICR\_CMDSENTC\_Msk                   }}
\DoxyCodeLine{12833 \textcolor{preprocessor}{\#define SDIO\_ICR\_DATAENDC\_Pos          (8U)                                    }}
\DoxyCodeLine{12834 \textcolor{preprocessor}{\#define SDIO\_ICR\_DATAENDC\_Msk          (0x1UL << SDIO\_ICR\_DATAENDC\_Pos)         }}
\DoxyCodeLine{12835 \textcolor{preprocessor}{\#define SDIO\_ICR\_DATAENDC              SDIO\_ICR\_DATAENDC\_Msk                   }}
\DoxyCodeLine{12836 \textcolor{preprocessor}{\#define SDIO\_ICR\_STBITERRC\_Pos         (9U)                                    }}
\DoxyCodeLine{12837 \textcolor{preprocessor}{\#define SDIO\_ICR\_STBITERRC\_Msk         (0x1UL << SDIO\_ICR\_STBITERRC\_Pos)        }}
\DoxyCodeLine{12838 \textcolor{preprocessor}{\#define SDIO\_ICR\_STBITERRC             SDIO\_ICR\_STBITERRC\_Msk                  }}
\DoxyCodeLine{12839 \textcolor{preprocessor}{\#define SDIO\_ICR\_DBCKENDC\_Pos          (10U)                                   }}
\DoxyCodeLine{12840 \textcolor{preprocessor}{\#define SDIO\_ICR\_DBCKENDC\_Msk          (0x1UL << SDIO\_ICR\_DBCKENDC\_Pos)         }}
\DoxyCodeLine{12841 \textcolor{preprocessor}{\#define SDIO\_ICR\_DBCKENDC              SDIO\_ICR\_DBCKENDC\_Msk                   }}
\DoxyCodeLine{12842 \textcolor{preprocessor}{\#define SDIO\_ICR\_SDIOITC\_Pos           (22U)                                   }}
\DoxyCodeLine{12843 \textcolor{preprocessor}{\#define SDIO\_ICR\_SDIOITC\_Msk           (0x1UL << SDIO\_ICR\_SDIOITC\_Pos)          }}
\DoxyCodeLine{12844 \textcolor{preprocessor}{\#define SDIO\_ICR\_SDIOITC               SDIO\_ICR\_SDIOITC\_Msk                    }}
\DoxyCodeLine{12845 \textcolor{preprocessor}{\#define SDIO\_ICR\_CEATAENDC\_Pos         (23U)                                   }}
\DoxyCodeLine{12846 \textcolor{preprocessor}{\#define SDIO\_ICR\_CEATAENDC\_Msk         (0x1UL << SDIO\_ICR\_CEATAENDC\_Pos)        }}
\DoxyCodeLine{12847 \textcolor{preprocessor}{\#define SDIO\_ICR\_CEATAENDC             SDIO\_ICR\_CEATAENDC\_Msk                  }}
\DoxyCodeLine{12849 \textcolor{comment}{/******************  Bit definition for SDIO\_MASK register  *******************/}}
\DoxyCodeLine{12850 \textcolor{preprocessor}{\#define SDIO\_MASK\_CCRCFAILIE\_Pos       (0U)                                    }}
\DoxyCodeLine{12851 \textcolor{preprocessor}{\#define SDIO\_MASK\_CCRCFAILIE\_Msk       (0x1UL << SDIO\_MASK\_CCRCFAILIE\_Pos)      }}
\DoxyCodeLine{12852 \textcolor{preprocessor}{\#define SDIO\_MASK\_CCRCFAILIE           SDIO\_MASK\_CCRCFAILIE\_Msk                }}
\DoxyCodeLine{12853 \textcolor{preprocessor}{\#define SDIO\_MASK\_DCRCFAILIE\_Pos       (1U)                                    }}
\DoxyCodeLine{12854 \textcolor{preprocessor}{\#define SDIO\_MASK\_DCRCFAILIE\_Msk       (0x1UL << SDIO\_MASK\_DCRCFAILIE\_Pos)      }}
\DoxyCodeLine{12855 \textcolor{preprocessor}{\#define SDIO\_MASK\_DCRCFAILIE           SDIO\_MASK\_DCRCFAILIE\_Msk                }}
\DoxyCodeLine{12856 \textcolor{preprocessor}{\#define SDIO\_MASK\_CTIMEOUTIE\_Pos       (2U)                                    }}
\DoxyCodeLine{12857 \textcolor{preprocessor}{\#define SDIO\_MASK\_CTIMEOUTIE\_Msk       (0x1UL << SDIO\_MASK\_CTIMEOUTIE\_Pos)      }}
\DoxyCodeLine{12858 \textcolor{preprocessor}{\#define SDIO\_MASK\_CTIMEOUTIE           SDIO\_MASK\_CTIMEOUTIE\_Msk                }}
\DoxyCodeLine{12859 \textcolor{preprocessor}{\#define SDIO\_MASK\_DTIMEOUTIE\_Pos       (3U)                                    }}
\DoxyCodeLine{12860 \textcolor{preprocessor}{\#define SDIO\_MASK\_DTIMEOUTIE\_Msk       (0x1UL << SDIO\_MASK\_DTIMEOUTIE\_Pos)      }}
\DoxyCodeLine{12861 \textcolor{preprocessor}{\#define SDIO\_MASK\_DTIMEOUTIE           SDIO\_MASK\_DTIMEOUTIE\_Msk                }}
\DoxyCodeLine{12862 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXUNDERRIE\_Pos       (4U)                                    }}
\DoxyCodeLine{12863 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXUNDERRIE\_Msk       (0x1UL << SDIO\_MASK\_TXUNDERRIE\_Pos)      }}
\DoxyCodeLine{12864 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXUNDERRIE           SDIO\_MASK\_TXUNDERRIE\_Msk                }}
\DoxyCodeLine{12865 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXOVERRIE\_Pos        (5U)                                    }}
\DoxyCodeLine{12866 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXOVERRIE\_Msk        (0x1UL << SDIO\_MASK\_RXOVERRIE\_Pos)       }}
\DoxyCodeLine{12867 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXOVERRIE            SDIO\_MASK\_RXOVERRIE\_Msk                 }}
\DoxyCodeLine{12868 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDRENDIE\_Pos        (6U)                                    }}
\DoxyCodeLine{12869 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDRENDIE\_Msk        (0x1UL << SDIO\_MASK\_CMDRENDIE\_Pos)       }}
\DoxyCodeLine{12870 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDRENDIE            SDIO\_MASK\_CMDRENDIE\_Msk                 }}
\DoxyCodeLine{12871 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDSENTIE\_Pos        (7U)                                    }}
\DoxyCodeLine{12872 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDSENTIE\_Msk        (0x1UL << SDIO\_MASK\_CMDSENTIE\_Pos)       }}
\DoxyCodeLine{12873 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDSENTIE            SDIO\_MASK\_CMDSENTIE\_Msk                 }}
\DoxyCodeLine{12874 \textcolor{preprocessor}{\#define SDIO\_MASK\_DATAENDIE\_Pos        (8U)                                    }}
\DoxyCodeLine{12875 \textcolor{preprocessor}{\#define SDIO\_MASK\_DATAENDIE\_Msk        (0x1UL << SDIO\_MASK\_DATAENDIE\_Pos)       }}
\DoxyCodeLine{12876 \textcolor{preprocessor}{\#define SDIO\_MASK\_DATAENDIE            SDIO\_MASK\_DATAENDIE\_Msk                 }}
\DoxyCodeLine{12877 \textcolor{preprocessor}{\#define SDIO\_MASK\_STBITERRIE\_Pos       (9U)                                    }}
\DoxyCodeLine{12878 \textcolor{preprocessor}{\#define SDIO\_MASK\_STBITERRIE\_Msk       (0x1UL << SDIO\_MASK\_STBITERRIE\_Pos)      }}
\DoxyCodeLine{12879 \textcolor{preprocessor}{\#define SDIO\_MASK\_STBITERRIE           SDIO\_MASK\_STBITERRIE\_Msk                }}
\DoxyCodeLine{12880 \textcolor{preprocessor}{\#define SDIO\_MASK\_DBCKENDIE\_Pos        (10U)                                   }}
\DoxyCodeLine{12881 \textcolor{preprocessor}{\#define SDIO\_MASK\_DBCKENDIE\_Msk        (0x1UL << SDIO\_MASK\_DBCKENDIE\_Pos)       }}
\DoxyCodeLine{12882 \textcolor{preprocessor}{\#define SDIO\_MASK\_DBCKENDIE            SDIO\_MASK\_DBCKENDIE\_Msk                 }}
\DoxyCodeLine{12883 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDACTIE\_Pos         (11U)                                   }}
\DoxyCodeLine{12884 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDACTIE\_Msk         (0x1UL << SDIO\_MASK\_CMDACTIE\_Pos)        }}
\DoxyCodeLine{12885 \textcolor{preprocessor}{\#define SDIO\_MASK\_CMDACTIE             SDIO\_MASK\_CMDACTIE\_Msk                  }}
\DoxyCodeLine{12886 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXACTIE\_Pos          (12U)                                   }}
\DoxyCodeLine{12887 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXACTIE\_Msk          (0x1UL << SDIO\_MASK\_TXACTIE\_Pos)         }}
\DoxyCodeLine{12888 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXACTIE              SDIO\_MASK\_TXACTIE\_Msk                   }}
\DoxyCodeLine{12889 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXACTIE\_Pos          (13U)                                   }}
\DoxyCodeLine{12890 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXACTIE\_Msk          (0x1UL << SDIO\_MASK\_RXACTIE\_Pos)         }}
\DoxyCodeLine{12891 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXACTIE              SDIO\_MASK\_RXACTIE\_Msk                   }}
\DoxyCodeLine{12892 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOHEIE\_Pos       (14U)                                   }}
\DoxyCodeLine{12893 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOHEIE\_Msk       (0x1UL << SDIO\_MASK\_TXFIFOHEIE\_Pos)      }}
\DoxyCodeLine{12894 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOHEIE           SDIO\_MASK\_TXFIFOHEIE\_Msk                }}
\DoxyCodeLine{12895 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOHFIE\_Pos       (15U)                                   }}
\DoxyCodeLine{12896 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOHFIE\_Msk       (0x1UL << SDIO\_MASK\_RXFIFOHFIE\_Pos)      }}
\DoxyCodeLine{12897 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOHFIE           SDIO\_MASK\_RXFIFOHFIE\_Msk                }}
\DoxyCodeLine{12898 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOFIE\_Pos        (16U)                                   }}
\DoxyCodeLine{12899 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOFIE\_Msk        (0x1UL << SDIO\_MASK\_TXFIFOFIE\_Pos)       }}
\DoxyCodeLine{12900 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOFIE            SDIO\_MASK\_TXFIFOFIE\_Msk                 }}
\DoxyCodeLine{12901 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOFIE\_Pos        (17U)                                   }}
\DoxyCodeLine{12902 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOFIE\_Msk        (0x1UL << SDIO\_MASK\_RXFIFOFIE\_Pos)       }}
\DoxyCodeLine{12903 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOFIE            SDIO\_MASK\_RXFIFOFIE\_Msk                 }}
\DoxyCodeLine{12904 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOEIE\_Pos        (18U)                                   }}
\DoxyCodeLine{12905 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOEIE\_Msk        (0x1UL << SDIO\_MASK\_TXFIFOEIE\_Pos)       }}
\DoxyCodeLine{12906 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXFIFOEIE            SDIO\_MASK\_TXFIFOEIE\_Msk                 }}
\DoxyCodeLine{12907 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOEIE\_Pos        (19U)                                   }}
\DoxyCodeLine{12908 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOEIE\_Msk        (0x1UL << SDIO\_MASK\_RXFIFOEIE\_Pos)       }}
\DoxyCodeLine{12909 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXFIFOEIE            SDIO\_MASK\_RXFIFOEIE\_Msk                 }}
\DoxyCodeLine{12910 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXDAVLIE\_Pos         (20U)                                   }}
\DoxyCodeLine{12911 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXDAVLIE\_Msk         (0x1UL << SDIO\_MASK\_TXDAVLIE\_Pos)        }}
\DoxyCodeLine{12912 \textcolor{preprocessor}{\#define SDIO\_MASK\_TXDAVLIE             SDIO\_MASK\_TXDAVLIE\_Msk                  }}
\DoxyCodeLine{12913 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXDAVLIE\_Pos         (21U)                                   }}
\DoxyCodeLine{12914 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXDAVLIE\_Msk         (0x1UL << SDIO\_MASK\_RXDAVLIE\_Pos)        }}
\DoxyCodeLine{12915 \textcolor{preprocessor}{\#define SDIO\_MASK\_RXDAVLIE             SDIO\_MASK\_RXDAVLIE\_Msk                  }}
\DoxyCodeLine{12916 \textcolor{preprocessor}{\#define SDIO\_MASK\_SDIOITIE\_Pos         (22U)                                   }}
\DoxyCodeLine{12917 \textcolor{preprocessor}{\#define SDIO\_MASK\_SDIOITIE\_Msk         (0x1UL << SDIO\_MASK\_SDIOITIE\_Pos)        }}
\DoxyCodeLine{12918 \textcolor{preprocessor}{\#define SDIO\_MASK\_SDIOITIE             SDIO\_MASK\_SDIOITIE\_Msk                  }}
\DoxyCodeLine{12919 \textcolor{preprocessor}{\#define SDIO\_MASK\_CEATAENDIE\_Pos       (23U)                                   }}
\DoxyCodeLine{12920 \textcolor{preprocessor}{\#define SDIO\_MASK\_CEATAENDIE\_Msk       (0x1UL << SDIO\_MASK\_CEATAENDIE\_Pos)      }}
\DoxyCodeLine{12921 \textcolor{preprocessor}{\#define SDIO\_MASK\_CEATAENDIE           SDIO\_MASK\_CEATAENDIE\_Msk                }}
\DoxyCodeLine{12923 \textcolor{comment}{/*****************  Bit definition for SDIO\_FIFOCNT register  *****************/}}
\DoxyCodeLine{12924 \textcolor{preprocessor}{\#define SDIO\_FIFOCNT\_FIFOCOUNT\_Pos     (0U)                                    }}
\DoxyCodeLine{12925 \textcolor{preprocessor}{\#define SDIO\_FIFOCNT\_FIFOCOUNT\_Msk     (0xFFFFFFUL << SDIO\_FIFOCNT\_FIFOCOUNT\_Pos) }}
\DoxyCodeLine{12926 \textcolor{preprocessor}{\#define SDIO\_FIFOCNT\_FIFOCOUNT         SDIO\_FIFOCNT\_FIFOCOUNT\_Msk              }}
\DoxyCodeLine{12928 \textcolor{comment}{/******************  Bit definition for SDIO\_FIFO register  *******************/}}
\DoxyCodeLine{12929 \textcolor{preprocessor}{\#define SDIO\_FIFO\_FIFODATA\_Pos         (0U)                                    }}
\DoxyCodeLine{12930 \textcolor{preprocessor}{\#define SDIO\_FIFO\_FIFODATA\_Msk         (0xFFFFFFFFUL << SDIO\_FIFO\_FIFODATA\_Pos) }}
\DoxyCodeLine{12931 \textcolor{preprocessor}{\#define SDIO\_FIFO\_FIFODATA             SDIO\_FIFO\_FIFODATA\_Msk                  }}
\DoxyCodeLine{12933 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12934 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12935 \textcolor{comment}{/*                        Serial Peripheral Interface                         */}}
\DoxyCodeLine{12936 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{12937 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{12938 \textcolor{preprocessor}{\#define SPI\_I2S\_FULLDUPLEX\_SUPPORT                                             }}
\DoxyCodeLine{12940 \textcolor{comment}{/*******************  Bit definition for SPI\_CR1 register  ********************/}}
\DoxyCodeLine{12941 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Pos            (0U)                                       }}
\DoxyCodeLine{12942 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA\_Msk            (0x1UL << SPI\_CR1\_CPHA\_Pos)                 }}
\DoxyCodeLine{12943 \textcolor{preprocessor}{\#define SPI\_CR1\_CPHA                SPI\_CR1\_CPHA\_Msk                           }}
\DoxyCodeLine{12944 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Pos            (1U)                                       }}
\DoxyCodeLine{12945 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL\_Msk            (0x1UL << SPI\_CR1\_CPOL\_Pos)                 }}
\DoxyCodeLine{12946 \textcolor{preprocessor}{\#define SPI\_CR1\_CPOL                SPI\_CR1\_CPOL\_Msk                           }}
\DoxyCodeLine{12947 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Pos            (2U)                                       }}
\DoxyCodeLine{12948 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR\_Msk            (0x1UL << SPI\_CR1\_MSTR\_Pos)                 }}
\DoxyCodeLine{12949 \textcolor{preprocessor}{\#define SPI\_CR1\_MSTR                SPI\_CR1\_MSTR\_Msk                           }}
\DoxyCodeLine{12951 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Pos              (3U)                                       }}
\DoxyCodeLine{12952 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_Msk              (0x7UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{12953 \textcolor{preprocessor}{\#define SPI\_CR1\_BR                  SPI\_CR1\_BR\_Msk                             }}
\DoxyCodeLine{12954 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_0                (0x1UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{12955 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_1                (0x2UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{12956 \textcolor{preprocessor}{\#define SPI\_CR1\_BR\_2                (0x4UL << SPI\_CR1\_BR\_Pos)                   }}
\DoxyCodeLine{12958 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Pos             (6U)                                       }}
\DoxyCodeLine{12959 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE\_Msk             (0x1UL << SPI\_CR1\_SPE\_Pos)                  }}
\DoxyCodeLine{12960 \textcolor{preprocessor}{\#define SPI\_CR1\_SPE                 SPI\_CR1\_SPE\_Msk                            }}
\DoxyCodeLine{12961 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Pos        (7U)                                       }}
\DoxyCodeLine{12962 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST\_Msk        (0x1UL << SPI\_CR1\_LSBFIRST\_Pos)             }}
\DoxyCodeLine{12963 \textcolor{preprocessor}{\#define SPI\_CR1\_LSBFIRST            SPI\_CR1\_LSBFIRST\_Msk                       }}
\DoxyCodeLine{12964 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Pos             (8U)                                       }}
\DoxyCodeLine{12965 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI\_Msk             (0x1UL << SPI\_CR1\_SSI\_Pos)                  }}
\DoxyCodeLine{12966 \textcolor{preprocessor}{\#define SPI\_CR1\_SSI                 SPI\_CR1\_SSI\_Msk                            }}
\DoxyCodeLine{12967 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Pos             (9U)                                       }}
\DoxyCodeLine{12968 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM\_Msk             (0x1UL << SPI\_CR1\_SSM\_Pos)                  }}
\DoxyCodeLine{12969 \textcolor{preprocessor}{\#define SPI\_CR1\_SSM                 SPI\_CR1\_SSM\_Msk                            }}
\DoxyCodeLine{12970 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Pos          (10U)                                      }}
\DoxyCodeLine{12971 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY\_Msk          (0x1UL << SPI\_CR1\_RXONLY\_Pos)               }}
\DoxyCodeLine{12972 \textcolor{preprocessor}{\#define SPI\_CR1\_RXONLY              SPI\_CR1\_RXONLY\_Msk                         }}
\DoxyCodeLine{12973 \textcolor{preprocessor}{\#define SPI\_CR1\_DFF\_Pos             (11U)                                      }}
\DoxyCodeLine{12974 \textcolor{preprocessor}{\#define SPI\_CR1\_DFF\_Msk             (0x1UL << SPI\_CR1\_DFF\_Pos)                  }}
\DoxyCodeLine{12975 \textcolor{preprocessor}{\#define SPI\_CR1\_DFF                 SPI\_CR1\_DFF\_Msk                            }}
\DoxyCodeLine{12976 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Pos         (12U)                                      }}
\DoxyCodeLine{12977 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT\_Msk         (0x1UL << SPI\_CR1\_CRCNEXT\_Pos)              }}
\DoxyCodeLine{12978 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCNEXT             SPI\_CR1\_CRCNEXT\_Msk                        }}
\DoxyCodeLine{12979 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Pos           (13U)                                      }}
\DoxyCodeLine{12980 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN\_Msk           (0x1UL << SPI\_CR1\_CRCEN\_Pos)                }}
\DoxyCodeLine{12981 \textcolor{preprocessor}{\#define SPI\_CR1\_CRCEN               SPI\_CR1\_CRCEN\_Msk                          }}
\DoxyCodeLine{12982 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Pos          (14U)                                      }}
\DoxyCodeLine{12983 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE\_Msk          (0x1UL << SPI\_CR1\_BIDIOE\_Pos)               }}
\DoxyCodeLine{12984 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIOE              SPI\_CR1\_BIDIOE\_Msk                         }}
\DoxyCodeLine{12985 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Pos        (15U)                                      }}
\DoxyCodeLine{12986 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE\_Msk        (0x1UL << SPI\_CR1\_BIDIMODE\_Pos)             }}
\DoxyCodeLine{12987 \textcolor{preprocessor}{\#define SPI\_CR1\_BIDIMODE            SPI\_CR1\_BIDIMODE\_Msk                       }}
\DoxyCodeLine{12989 \textcolor{comment}{/*******************  Bit definition for SPI\_CR2 register  ********************/}}
\DoxyCodeLine{12990 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Pos         (0U)                                       }}
\DoxyCodeLine{12991 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN\_Msk         (0x1UL << SPI\_CR2\_RXDMAEN\_Pos)              }}
\DoxyCodeLine{12992 \textcolor{preprocessor}{\#define SPI\_CR2\_RXDMAEN             SPI\_CR2\_RXDMAEN\_Msk                        }}
\DoxyCodeLine{12993 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Pos         (1U)                                       }}
\DoxyCodeLine{12994 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN\_Msk         (0x1UL << SPI\_CR2\_TXDMAEN\_Pos)              }}
\DoxyCodeLine{12995 \textcolor{preprocessor}{\#define SPI\_CR2\_TXDMAEN             SPI\_CR2\_TXDMAEN\_Msk                        }}
\DoxyCodeLine{12996 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Pos            (2U)                                       }}
\DoxyCodeLine{12997 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE\_Msk            (0x1UL << SPI\_CR2\_SSOE\_Pos)                 }}
\DoxyCodeLine{12998 \textcolor{preprocessor}{\#define SPI\_CR2\_SSOE                SPI\_CR2\_SSOE\_Msk                           }}
\DoxyCodeLine{12999 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Pos             (4U)                                       }}
\DoxyCodeLine{13000 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF\_Msk             (0x1UL << SPI\_CR2\_FRF\_Pos)                  }}
\DoxyCodeLine{13001 \textcolor{preprocessor}{\#define SPI\_CR2\_FRF                 SPI\_CR2\_FRF\_Msk                            }}
\DoxyCodeLine{13002 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Pos           (5U)                                       }}
\DoxyCodeLine{13003 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE\_Msk           (0x1UL << SPI\_CR2\_ERRIE\_Pos)                }}
\DoxyCodeLine{13004 \textcolor{preprocessor}{\#define SPI\_CR2\_ERRIE               SPI\_CR2\_ERRIE\_Msk                          }}
\DoxyCodeLine{13005 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Pos          (6U)                                       }}
\DoxyCodeLine{13006 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE\_Msk          (0x1UL << SPI\_CR2\_RXNEIE\_Pos)               }}
\DoxyCodeLine{13007 \textcolor{preprocessor}{\#define SPI\_CR2\_RXNEIE              SPI\_CR2\_RXNEIE\_Msk                         }}
\DoxyCodeLine{13008 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Pos           (7U)                                       }}
\DoxyCodeLine{13009 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE\_Msk           (0x1UL << SPI\_CR2\_TXEIE\_Pos)                }}
\DoxyCodeLine{13010 \textcolor{preprocessor}{\#define SPI\_CR2\_TXEIE               SPI\_CR2\_TXEIE\_Msk                          }}
\DoxyCodeLine{13012 \textcolor{comment}{/********************  Bit definition for SPI\_SR register  ********************/}}
\DoxyCodeLine{13013 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Pos             (0U)                                       }}
\DoxyCodeLine{13014 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE\_Msk             (0x1UL << SPI\_SR\_RXNE\_Pos)                  }}
\DoxyCodeLine{13015 \textcolor{preprocessor}{\#define SPI\_SR\_RXNE                 SPI\_SR\_RXNE\_Msk                            }}
\DoxyCodeLine{13016 \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Pos              (1U)                                       }}
\DoxyCodeLine{13017 \textcolor{preprocessor}{\#define SPI\_SR\_TXE\_Msk              (0x1UL << SPI\_SR\_TXE\_Pos)                   }}
\DoxyCodeLine{13018 \textcolor{preprocessor}{\#define SPI\_SR\_TXE                  SPI\_SR\_TXE\_Msk                             }}
\DoxyCodeLine{13019 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Pos           (2U)                                       }}
\DoxyCodeLine{13020 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE\_Msk           (0x1UL << SPI\_SR\_CHSIDE\_Pos)                }}
\DoxyCodeLine{13021 \textcolor{preprocessor}{\#define SPI\_SR\_CHSIDE               SPI\_SR\_CHSIDE\_Msk                          }}
\DoxyCodeLine{13022 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Pos              (3U)                                       }}
\DoxyCodeLine{13023 \textcolor{preprocessor}{\#define SPI\_SR\_UDR\_Msk              (0x1UL << SPI\_SR\_UDR\_Pos)                   }}
\DoxyCodeLine{13024 \textcolor{preprocessor}{\#define SPI\_SR\_UDR                  SPI\_SR\_UDR\_Msk                             }}
\DoxyCodeLine{13025 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Pos           (4U)                                       }}
\DoxyCodeLine{13026 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR\_Msk           (0x1UL << SPI\_SR\_CRCERR\_Pos)                }}
\DoxyCodeLine{13027 \textcolor{preprocessor}{\#define SPI\_SR\_CRCERR               SPI\_SR\_CRCERR\_Msk                          }}
\DoxyCodeLine{13028 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Pos             (5U)                                       }}
\DoxyCodeLine{13029 \textcolor{preprocessor}{\#define SPI\_SR\_MODF\_Msk             (0x1UL << SPI\_SR\_MODF\_Pos)                  }}
\DoxyCodeLine{13030 \textcolor{preprocessor}{\#define SPI\_SR\_MODF                 SPI\_SR\_MODF\_Msk                            }}
\DoxyCodeLine{13031 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Pos              (6U)                                       }}
\DoxyCodeLine{13032 \textcolor{preprocessor}{\#define SPI\_SR\_OVR\_Msk              (0x1UL << SPI\_SR\_OVR\_Pos)                   }}
\DoxyCodeLine{13033 \textcolor{preprocessor}{\#define SPI\_SR\_OVR                  SPI\_SR\_OVR\_Msk                             }}
\DoxyCodeLine{13034 \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Pos              (7U)                                       }}
\DoxyCodeLine{13035 \textcolor{preprocessor}{\#define SPI\_SR\_BSY\_Msk              (0x1UL << SPI\_SR\_BSY\_Pos)                   }}
\DoxyCodeLine{13036 \textcolor{preprocessor}{\#define SPI\_SR\_BSY                  SPI\_SR\_BSY\_Msk                             }}
\DoxyCodeLine{13037 \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Pos              (8U)                                       }}
\DoxyCodeLine{13038 \textcolor{preprocessor}{\#define SPI\_SR\_FRE\_Msk              (0x1UL << SPI\_SR\_FRE\_Pos)                   }}
\DoxyCodeLine{13039 \textcolor{preprocessor}{\#define SPI\_SR\_FRE                  SPI\_SR\_FRE\_Msk                             }}
\DoxyCodeLine{13041 \textcolor{comment}{/********************  Bit definition for SPI\_DR register  ********************/}}
\DoxyCodeLine{13042 \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Pos               (0U)                                       }}
\DoxyCodeLine{13043 \textcolor{preprocessor}{\#define SPI\_DR\_DR\_Msk               (0xFFFFUL << SPI\_DR\_DR\_Pos)                 }}
\DoxyCodeLine{13044 \textcolor{preprocessor}{\#define SPI\_DR\_DR                   SPI\_DR\_DR\_Msk                              }}
\DoxyCodeLine{13046 \textcolor{comment}{/*******************  Bit definition for SPI\_CRCPR register  ******************/}}
\DoxyCodeLine{13047 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Pos       (0U)                                       }}
\DoxyCodeLine{13048 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY\_Msk       (0xFFFFUL << SPI\_CRCPR\_CRCPOLY\_Pos)         }}
\DoxyCodeLine{13049 \textcolor{preprocessor}{\#define SPI\_CRCPR\_CRCPOLY           SPI\_CRCPR\_CRCPOLY\_Msk                      }}
\DoxyCodeLine{13051 \textcolor{comment}{/******************  Bit definition for SPI\_RXCRCR register  ******************/}}
\DoxyCodeLine{13052 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Pos        (0U)                                       }}
\DoxyCodeLine{13053 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC\_Msk        (0xFFFFUL << SPI\_RXCRCR\_RXCRC\_Pos)          }}
\DoxyCodeLine{13054 \textcolor{preprocessor}{\#define SPI\_RXCRCR\_RXCRC            SPI\_RXCRCR\_RXCRC\_Msk                       }}
\DoxyCodeLine{13056 \textcolor{comment}{/******************  Bit definition for SPI\_TXCRCR register  ******************/}}
\DoxyCodeLine{13057 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Pos        (0U)                                       }}
\DoxyCodeLine{13058 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC\_Msk        (0xFFFFUL << SPI\_TXCRCR\_TXCRC\_Pos)          }}
\DoxyCodeLine{13059 \textcolor{preprocessor}{\#define SPI\_TXCRCR\_TXCRC            SPI\_TXCRCR\_TXCRC\_Msk                       }}
\DoxyCodeLine{13061 \textcolor{comment}{/******************  Bit definition for SPI\_I2SCFGR register  *****************/}}
\DoxyCodeLine{13062 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Pos       (0U)                                       }}
\DoxyCodeLine{13063 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN\_Msk       (0x1UL << SPI\_I2SCFGR\_CHLEN\_Pos)            }}
\DoxyCodeLine{13064 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CHLEN           SPI\_I2SCFGR\_CHLEN\_Msk                      }}
\DoxyCodeLine{13066 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Pos      (1U)                                       }}
\DoxyCodeLine{13067 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_Msk      (0x3UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{13068 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN          SPI\_I2SCFGR\_DATLEN\_Msk                     }}
\DoxyCodeLine{13069 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_0        (0x1UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{13070 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_DATLEN\_1        (0x2UL << SPI\_I2SCFGR\_DATLEN\_Pos)           }}
\DoxyCodeLine{13072 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Pos       (3U)                                       }}
\DoxyCodeLine{13073 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL\_Msk       (0x1UL << SPI\_I2SCFGR\_CKPOL\_Pos)            }}
\DoxyCodeLine{13074 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_CKPOL           SPI\_I2SCFGR\_CKPOL\_Msk                      }}
\DoxyCodeLine{13076 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Pos      (4U)                                       }}
\DoxyCodeLine{13077 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{13078 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD          SPI\_I2SCFGR\_I2SSTD\_Msk                     }}
\DoxyCodeLine{13079 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_0        (0x1UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{13080 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SSTD\_1        (0x2UL << SPI\_I2SCFGR\_I2SSTD\_Pos)           }}
\DoxyCodeLine{13082 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Pos     (7U)                                       }}
\DoxyCodeLine{13083 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC\_Msk     (0x1UL << SPI\_I2SCFGR\_PCMSYNC\_Pos)          }}
\DoxyCodeLine{13084 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_PCMSYNC         SPI\_I2SCFGR\_PCMSYNC\_Msk                    }}
\DoxyCodeLine{13086 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Pos      (8U)                                       }}
\DoxyCodeLine{13087 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_Msk      (0x3UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{13088 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG          SPI\_I2SCFGR\_I2SCFG\_Msk                     }}
\DoxyCodeLine{13089 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_0        (0x1UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{13090 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SCFG\_1        (0x2UL << SPI\_I2SCFGR\_I2SCFG\_Pos)           }}
\DoxyCodeLine{13092 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Pos        (10U)                                      }}
\DoxyCodeLine{13093 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE\_Msk        (0x1UL << SPI\_I2SCFGR\_I2SE\_Pos)             }}
\DoxyCodeLine{13094 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SE            SPI\_I2SCFGR\_I2SE\_Msk                       }}
\DoxyCodeLine{13095 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Pos      (11U)                                      }}
\DoxyCodeLine{13096 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD\_Msk      (0x1UL << SPI\_I2SCFGR\_I2SMOD\_Pos)           }}
\DoxyCodeLine{13097 \textcolor{preprocessor}{\#define SPI\_I2SCFGR\_I2SMOD          SPI\_I2SCFGR\_I2SMOD\_Msk                     }}
\DoxyCodeLine{13099 \textcolor{comment}{/******************  Bit definition for SPI\_I2SPR register  *******************/}}
\DoxyCodeLine{13100 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Pos        (0U)                                       }}
\DoxyCodeLine{13101 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV\_Msk        (0xFFUL << SPI\_I2SPR\_I2SDIV\_Pos)            }}
\DoxyCodeLine{13102 \textcolor{preprocessor}{\#define SPI\_I2SPR\_I2SDIV            SPI\_I2SPR\_I2SDIV\_Msk                       }}
\DoxyCodeLine{13103 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Pos           (8U)                                       }}
\DoxyCodeLine{13104 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD\_Msk           (0x1UL << SPI\_I2SPR\_ODD\_Pos)                }}
\DoxyCodeLine{13105 \textcolor{preprocessor}{\#define SPI\_I2SPR\_ODD               SPI\_I2SPR\_ODD\_Msk                          }}
\DoxyCodeLine{13106 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Pos         (9U)                                       }}
\DoxyCodeLine{13107 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE\_Msk         (0x1UL << SPI\_I2SPR\_MCKOE\_Pos)              }}
\DoxyCodeLine{13108 \textcolor{preprocessor}{\#define SPI\_I2SPR\_MCKOE             SPI\_I2SPR\_MCKOE\_Msk                        }}
\DoxyCodeLine{13110 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13111 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13112 \textcolor{comment}{/*                                 SYSCFG                                     */}}
\DoxyCodeLine{13113 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13114 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13115 \textcolor{comment}{/******************  Bit definition for SYSCFG\_MEMRMP register  ***************/}}
\DoxyCodeLine{13116 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_Pos           (0U)                              }}
\DoxyCodeLine{13117 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_Msk           (0x7UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos) }}
\DoxyCodeLine{13118 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE               SYSCFG\_MEMRMP\_MEM\_MODE\_Msk        }}
\DoxyCodeLine{13119 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_0             (0x1UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos) }}
\DoxyCodeLine{13120 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_1             (0x2UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos) }}
\DoxyCodeLine{13121 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_MEM\_MODE\_2             (0x4UL << SYSCFG\_MEMRMP\_MEM\_MODE\_Pos) }}
\DoxyCodeLine{13122 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_UFB\_MODE\_Pos           (8U)                              }}
\DoxyCodeLine{13123 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_UFB\_MODE\_Msk           (0x1UL << SYSCFG\_MEMRMP\_UFB\_MODE\_Pos) }}
\DoxyCodeLine{13124 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_UFB\_MODE               SYSCFG\_MEMRMP\_UFB\_MODE\_Msk        }}
\DoxyCodeLine{13125 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC\_Pos            (10U)                             }}
\DoxyCodeLine{13126 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC\_Msk            (0x3UL << SYSCFG\_MEMRMP\_SWP\_FMC\_Pos) }}
\DoxyCodeLine{13127 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC                SYSCFG\_MEMRMP\_SWP\_FMC\_Msk         }}
\DoxyCodeLine{13128 \textcolor{preprocessor}{\#define SYSCFG\_MEMRMP\_SWP\_FMC\_0              (0x1UL << SYSCFG\_MEMRMP\_SWP\_FMC\_Pos) }}
\DoxyCodeLine{13129 \textcolor{comment}{/* Legacy Defines */}}
\DoxyCodeLine{13130 \textcolor{preprocessor}{\#define SYSCFG\_SWP\_FMC                  SYSCFG\_MEMRMP\_SWP\_FMC}}
\DoxyCodeLine{13131 \textcolor{comment}{/******************  Bit definition for SYSCFG\_PMC register  ******************/}}
\DoxyCodeLine{13132 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADCxDC2\_Pos               (16U)                             }}
\DoxyCodeLine{13133 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADCxDC2\_Msk               (0x7UL << SYSCFG\_PMC\_ADCxDC2\_Pos)  }}
\DoxyCodeLine{13134 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADCxDC2                   SYSCFG\_PMC\_ADCxDC2\_Msk            }}
\DoxyCodeLine{13135 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2\_Pos               (16U)                             }}
\DoxyCodeLine{13136 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2\_Msk               (0x1UL << SYSCFG\_PMC\_ADC1DC2\_Pos)  }}
\DoxyCodeLine{13137 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC1DC2                   SYSCFG\_PMC\_ADC1DC2\_Msk            }}
\DoxyCodeLine{13138 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC2DC2\_Pos               (17U)                             }}
\DoxyCodeLine{13139 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC2DC2\_Msk               (0x1UL << SYSCFG\_PMC\_ADC2DC2\_Pos)  }}
\DoxyCodeLine{13140 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC2DC2                   SYSCFG\_PMC\_ADC2DC2\_Msk            }}
\DoxyCodeLine{13141 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC3DC2\_Pos               (18U)                             }}
\DoxyCodeLine{13142 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC3DC2\_Msk               (0x1UL << SYSCFG\_PMC\_ADC3DC2\_Pos)  }}
\DoxyCodeLine{13143 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_ADC3DC2                   SYSCFG\_PMC\_ADC3DC2\_Msk            }}
\DoxyCodeLine{13144 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_MII\_RMII\_SEL\_Pos          (23U)                             }}
\DoxyCodeLine{13145 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_MII\_RMII\_SEL\_Msk          (0x1UL << SYSCFG\_PMC\_MII\_RMII\_SEL\_Pos) }}
\DoxyCodeLine{13146 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_MII\_RMII\_SEL              SYSCFG\_PMC\_MII\_RMII\_SEL\_Msk       }}
\DoxyCodeLine{13147 \textcolor{comment}{/* Old MII\_RMII\_SEL bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{13148 \textcolor{preprocessor}{\#define SYSCFG\_PMC\_MII\_RMII             SYSCFG\_PMC\_MII\_RMII\_SEL    }}
\DoxyCodeLine{13149 }
\DoxyCodeLine{13150 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR1 register  ***************/}}
\DoxyCodeLine{13151 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Pos             (0U)                              }}
\DoxyCodeLine{13152 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_Msk             (0xFUL << SYSCFG\_EXTICR1\_EXTI0\_Pos) }}
\DoxyCodeLine{13153 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0                 SYSCFG\_EXTICR1\_EXTI0\_Msk          }}
\DoxyCodeLine{13154 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Pos             (4U)                              }}
\DoxyCodeLine{13155 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_Msk             (0xFUL << SYSCFG\_EXTICR1\_EXTI1\_Pos) }}
\DoxyCodeLine{13156 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1                 SYSCFG\_EXTICR1\_EXTI1\_Msk          }}
\DoxyCodeLine{13157 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Pos             (8U)                              }}
\DoxyCodeLine{13158 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_Msk             (0xFUL << SYSCFG\_EXTICR1\_EXTI2\_Pos) }}
\DoxyCodeLine{13159 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2                 SYSCFG\_EXTICR1\_EXTI2\_Msk          }}
\DoxyCodeLine{13160 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Pos             (12U)                             }}
\DoxyCodeLine{13161 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_Msk             (0xFUL << SYSCFG\_EXTICR1\_EXTI3\_Pos) }}
\DoxyCodeLine{13162 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3                 SYSCFG\_EXTICR1\_EXTI3\_Msk          }}
\DoxyCodeLine{13166 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PA              0x0000U                           }}
\DoxyCodeLine{13167 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PB              0x0001U                           }}
\DoxyCodeLine{13168 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PC              0x0002U                           }}
\DoxyCodeLine{13169 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PD              0x0003U                           }}
\DoxyCodeLine{13170 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PE              0x0004U                           }}
\DoxyCodeLine{13171 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PF              0x0005U                           }}
\DoxyCodeLine{13172 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PG              0x0006U                           }}
\DoxyCodeLine{13173 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PH              0x0007U                           }}
\DoxyCodeLine{13174 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PI              0x0008U                           }}
\DoxyCodeLine{13175 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PJ              0x0009U                           }}
\DoxyCodeLine{13176 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI0\_PK              0x000AU                           }}
\DoxyCodeLine{13181 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PA              0x0000U                           }}
\DoxyCodeLine{13182 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PB              0x0010U                           }}
\DoxyCodeLine{13183 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PC              0x0020U                           }}
\DoxyCodeLine{13184 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PD              0x0030U                           }}
\DoxyCodeLine{13185 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PE              0x0040U                           }}
\DoxyCodeLine{13186 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PF              0x0050U                           }}
\DoxyCodeLine{13187 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PG              0x0060U                           }}
\DoxyCodeLine{13188 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PH              0x0070U                           }}
\DoxyCodeLine{13189 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PI              0x0080U                           }}
\DoxyCodeLine{13190 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PJ              0x0090U                           }}
\DoxyCodeLine{13191 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI1\_PK              0x00A0U                           }}
\DoxyCodeLine{13196 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PA              0x0000U                           }}
\DoxyCodeLine{13197 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PB              0x0100U                           }}
\DoxyCodeLine{13198 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PC              0x0200U                           }}
\DoxyCodeLine{13199 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PD              0x0300U                           }}
\DoxyCodeLine{13200 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PE              0x0400U                           }}
\DoxyCodeLine{13201 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PF              0x0500U                           }}
\DoxyCodeLine{13202 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PG              0x0600U                           }}
\DoxyCodeLine{13203 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PH              0x0700U                           }}
\DoxyCodeLine{13204 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PI              0x0800U                           }}
\DoxyCodeLine{13205 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PJ              0x0900U                           }}
\DoxyCodeLine{13206 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI2\_PK              0x0A00U                           }}
\DoxyCodeLine{13211 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PA              0x0000U                           }}
\DoxyCodeLine{13212 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PB              0x1000U                           }}
\DoxyCodeLine{13213 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PC              0x2000U                           }}
\DoxyCodeLine{13214 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PD              0x3000U                           }}
\DoxyCodeLine{13215 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PE              0x4000U                           }}
\DoxyCodeLine{13216 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PF              0x5000U                           }}
\DoxyCodeLine{13217 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PG              0x6000U                           }}
\DoxyCodeLine{13218 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PH              0x7000U                           }}
\DoxyCodeLine{13219 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PI              0x8000U                           }}
\DoxyCodeLine{13220 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PJ              0x9000U                           }}
\DoxyCodeLine{13221 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR1\_EXTI3\_PK              0xA000U                           }}
\DoxyCodeLine{13223 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR2 register  ***************/}}
\DoxyCodeLine{13224 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Pos             (0U)                              }}
\DoxyCodeLine{13225 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_Msk             (0xFUL << SYSCFG\_EXTICR2\_EXTI4\_Pos) }}
\DoxyCodeLine{13226 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4                 SYSCFG\_EXTICR2\_EXTI4\_Msk          }}
\DoxyCodeLine{13227 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Pos             (4U)                              }}
\DoxyCodeLine{13228 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_Msk             (0xFUL << SYSCFG\_EXTICR2\_EXTI5\_Pos) }}
\DoxyCodeLine{13229 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5                 SYSCFG\_EXTICR2\_EXTI5\_Msk          }}
\DoxyCodeLine{13230 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Pos             (8U)                              }}
\DoxyCodeLine{13231 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_Msk             (0xFUL << SYSCFG\_EXTICR2\_EXTI6\_Pos) }}
\DoxyCodeLine{13232 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6                 SYSCFG\_EXTICR2\_EXTI6\_Msk          }}
\DoxyCodeLine{13233 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Pos             (12U)                             }}
\DoxyCodeLine{13234 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_Msk             (0xFUL << SYSCFG\_EXTICR2\_EXTI7\_Pos) }}
\DoxyCodeLine{13235 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7                 SYSCFG\_EXTICR2\_EXTI7\_Msk          }}
\DoxyCodeLine{13240 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PA              0x0000U                           }}
\DoxyCodeLine{13241 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PB              0x0001U                           }}
\DoxyCodeLine{13242 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PC              0x0002U                           }}
\DoxyCodeLine{13243 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PD              0x0003U                           }}
\DoxyCodeLine{13244 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PE              0x0004U                           }}
\DoxyCodeLine{13245 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PF              0x0005U                           }}
\DoxyCodeLine{13246 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PG              0x0006U                           }}
\DoxyCodeLine{13247 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PH              0x0007U                           }}
\DoxyCodeLine{13248 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PI              0x0008U                           }}
\DoxyCodeLine{13249 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PJ              0x0009U                           }}
\DoxyCodeLine{13250 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI4\_PK              0x000AU                           }}
\DoxyCodeLine{13255 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PA              0x0000U                           }}
\DoxyCodeLine{13256 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PB              0x0010U                           }}
\DoxyCodeLine{13257 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PC              0x0020U                           }}
\DoxyCodeLine{13258 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PD              0x0030U                           }}
\DoxyCodeLine{13259 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PE              0x0040U                           }}
\DoxyCodeLine{13260 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PF              0x0050U                           }}
\DoxyCodeLine{13261 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PG              0x0060U                           }}
\DoxyCodeLine{13262 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PH              0x0070U                           }}
\DoxyCodeLine{13263 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PI              0x0080U                           }}
\DoxyCodeLine{13264 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PJ              0x0090U                           }}
\DoxyCodeLine{13265 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI5\_PK              0x00A0U                           }}
\DoxyCodeLine{13270 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PA              0x0000U                           }}
\DoxyCodeLine{13271 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PB              0x0100U                           }}
\DoxyCodeLine{13272 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PC              0x0200U                           }}
\DoxyCodeLine{13273 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PD              0x0300U                           }}
\DoxyCodeLine{13274 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PE              0x0400U                           }}
\DoxyCodeLine{13275 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PF              0x0500U                           }}
\DoxyCodeLine{13276 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PG              0x0600U                           }}
\DoxyCodeLine{13277 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PH              0x0700U                           }}
\DoxyCodeLine{13278 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PI              0x0800U                           }}
\DoxyCodeLine{13279 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PJ              0x0900U                           }}
\DoxyCodeLine{13280 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI6\_PK              0x0A00U                           }}
\DoxyCodeLine{13285 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PA              0x0000U                           }}
\DoxyCodeLine{13286 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PB              0x1000U                           }}
\DoxyCodeLine{13287 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PC              0x2000U                           }}
\DoxyCodeLine{13288 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PD              0x3000U                           }}
\DoxyCodeLine{13289 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PE              0x4000U                           }}
\DoxyCodeLine{13290 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PF              0x5000U                           }}
\DoxyCodeLine{13291 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PG              0x6000U                           }}
\DoxyCodeLine{13292 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PH              0x7000U                           }}
\DoxyCodeLine{13293 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PI              0x8000U                           }}
\DoxyCodeLine{13294 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PJ              0x9000U                           }}
\DoxyCodeLine{13295 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR2\_EXTI7\_PK              0xA000U                           }}
\DoxyCodeLine{13297 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR3 register  ***************/}}
\DoxyCodeLine{13298 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Pos             (0U)                              }}
\DoxyCodeLine{13299 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_Msk             (0xFUL << SYSCFG\_EXTICR3\_EXTI8\_Pos) }}
\DoxyCodeLine{13300 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8                 SYSCFG\_EXTICR3\_EXTI8\_Msk          }}
\DoxyCodeLine{13301 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Pos             (4U)                              }}
\DoxyCodeLine{13302 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_Msk             (0xFUL << SYSCFG\_EXTICR3\_EXTI9\_Pos) }}
\DoxyCodeLine{13303 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9                 SYSCFG\_EXTICR3\_EXTI9\_Msk          }}
\DoxyCodeLine{13304 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Pos            (8U)                              }}
\DoxyCodeLine{13305 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_Msk            (0xFUL << SYSCFG\_EXTICR3\_EXTI10\_Pos) }}
\DoxyCodeLine{13306 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10                SYSCFG\_EXTICR3\_EXTI10\_Msk         }}
\DoxyCodeLine{13307 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Pos            (12U)                             }}
\DoxyCodeLine{13308 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_Msk            (0xFUL << SYSCFG\_EXTICR3\_EXTI11\_Pos) }}
\DoxyCodeLine{13309 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11                SYSCFG\_EXTICR3\_EXTI11\_Msk         }}
\DoxyCodeLine{13314 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PA              0x0000U                           }}
\DoxyCodeLine{13315 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PB              0x0001U                           }}
\DoxyCodeLine{13316 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PC              0x0002U                           }}
\DoxyCodeLine{13317 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PD              0x0003U                           }}
\DoxyCodeLine{13318 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PE              0x0004U                           }}
\DoxyCodeLine{13319 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PF              0x0005U                           }}
\DoxyCodeLine{13320 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PG              0x0006U                           }}
\DoxyCodeLine{13321 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PH              0x0007U                           }}
\DoxyCodeLine{13322 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PI              0x0008U                           }}
\DoxyCodeLine{13323 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI8\_PJ              0x0009U                           }}
\DoxyCodeLine{13328 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PA              0x0000U                           }}
\DoxyCodeLine{13329 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PB              0x0010U                           }}
\DoxyCodeLine{13330 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PC              0x0020U                           }}
\DoxyCodeLine{13331 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PD              0x0030U                           }}
\DoxyCodeLine{13332 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PE              0x0040U                           }}
\DoxyCodeLine{13333 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PF              0x0050U                           }}
\DoxyCodeLine{13334 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PG              0x0060U                           }}
\DoxyCodeLine{13335 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PH              0x0070U                           }}
\DoxyCodeLine{13336 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PI              0x0080U                           }}
\DoxyCodeLine{13337 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI9\_PJ              0x0090U                           }}
\DoxyCodeLine{13342 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PA             0x0000U                           }}
\DoxyCodeLine{13343 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PB             0x0100U                           }}
\DoxyCodeLine{13344 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PC             0x0200U                           }}
\DoxyCodeLine{13345 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PD             0x0300U                           }}
\DoxyCodeLine{13346 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PE             0x0400U                           }}
\DoxyCodeLine{13347 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PF             0x0500U                           }}
\DoxyCodeLine{13348 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PG             0x0600U                           }}
\DoxyCodeLine{13349 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PH             0x0700U                           }}
\DoxyCodeLine{13350 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PI             0x0800U                           }}
\DoxyCodeLine{13351 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI10\_PJ             0x0900U                           }}
\DoxyCodeLine{13356 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PA             0x0000U                           }}
\DoxyCodeLine{13357 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PB             0x1000U                           }}
\DoxyCodeLine{13358 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PC             0x2000U                           }}
\DoxyCodeLine{13359 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PD             0x3000U                           }}
\DoxyCodeLine{13360 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PE             0x4000U                           }}
\DoxyCodeLine{13361 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PF             0x5000U                           }}
\DoxyCodeLine{13362 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PG             0x6000U                           }}
\DoxyCodeLine{13363 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PH             0x7000U                           }}
\DoxyCodeLine{13364 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PI             0x8000U                           }}
\DoxyCodeLine{13365 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR3\_EXTI11\_PJ             0x9000U                           }}
\DoxyCodeLine{13368 \textcolor{comment}{/*****************  Bit definition for SYSCFG\_EXTICR4 register  ***************/}}
\DoxyCodeLine{13369 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Pos            (0U)                              }}
\DoxyCodeLine{13370 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_Msk            (0xFUL << SYSCFG\_EXTICR4\_EXTI12\_Pos) }}
\DoxyCodeLine{13371 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12                SYSCFG\_EXTICR4\_EXTI12\_Msk         }}
\DoxyCodeLine{13372 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Pos            (4U)                              }}
\DoxyCodeLine{13373 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_Msk            (0xFUL << SYSCFG\_EXTICR4\_EXTI13\_Pos) }}
\DoxyCodeLine{13374 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13                SYSCFG\_EXTICR4\_EXTI13\_Msk         }}
\DoxyCodeLine{13375 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Pos            (8U)                              }}
\DoxyCodeLine{13376 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_Msk            (0xFUL << SYSCFG\_EXTICR4\_EXTI14\_Pos) }}
\DoxyCodeLine{13377 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14                SYSCFG\_EXTICR4\_EXTI14\_Msk         }}
\DoxyCodeLine{13378 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Pos            (12U)                             }}
\DoxyCodeLine{13379 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_Msk            (0xFUL << SYSCFG\_EXTICR4\_EXTI15\_Pos) }}
\DoxyCodeLine{13380 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15                SYSCFG\_EXTICR4\_EXTI15\_Msk         }}
\DoxyCodeLine{13385 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PA             0x0000U                           }}
\DoxyCodeLine{13386 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PB             0x0001U                           }}
\DoxyCodeLine{13387 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PC             0x0002U                           }}
\DoxyCodeLine{13388 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PD             0x0003U                           }}
\DoxyCodeLine{13389 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PE             0x0004U                           }}
\DoxyCodeLine{13390 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PF             0x0005U                           }}
\DoxyCodeLine{13391 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PG             0x0006U                           }}
\DoxyCodeLine{13392 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PH             0x0007U                           }}
\DoxyCodeLine{13393 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PI             0x0008U                           }}
\DoxyCodeLine{13394 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI12\_PJ             0x0009U                           }}
\DoxyCodeLine{13399 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PA             0x0000U                           }}
\DoxyCodeLine{13400 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PB             0x0010U                           }}
\DoxyCodeLine{13401 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PC             0x0020U                           }}
\DoxyCodeLine{13402 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PD             0x0030U                           }}
\DoxyCodeLine{13403 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PE             0x0040U                           }}
\DoxyCodeLine{13404 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PF             0x0050U                           }}
\DoxyCodeLine{13405 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PG             0x0060U                           }}
\DoxyCodeLine{13406 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PH             0x0070U                           }}
\DoxyCodeLine{13407 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PI             0x0008U                           }}
\DoxyCodeLine{13408 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI13\_PJ             0x0009U                           }}
\DoxyCodeLine{13413 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PA             0x0000U                           }}
\DoxyCodeLine{13414 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PB             0x0100U                           }}
\DoxyCodeLine{13415 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PC             0x0200U                           }}
\DoxyCodeLine{13416 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PD             0x0300U                           }}
\DoxyCodeLine{13417 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PE             0x0400U                           }}
\DoxyCodeLine{13418 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PF             0x0500U                           }}
\DoxyCodeLine{13419 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PG             0x0600U                           }}
\DoxyCodeLine{13420 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PH             0x0700U                           }}
\DoxyCodeLine{13421 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PI             0x0800U                           }}
\DoxyCodeLine{13422 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI14\_PJ             0x0900U                           }}
\DoxyCodeLine{13427 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PA             0x0000U                           }}
\DoxyCodeLine{13428 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PB             0x1000U                           }}
\DoxyCodeLine{13429 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PC             0x2000U                           }}
\DoxyCodeLine{13430 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PD             0x3000U                           }}
\DoxyCodeLine{13431 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PE             0x4000U                           }}
\DoxyCodeLine{13432 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PF             0x5000U                           }}
\DoxyCodeLine{13433 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PG             0x6000U                           }}
\DoxyCodeLine{13434 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PH             0x7000U                           }}
\DoxyCodeLine{13435 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PI             0x8000U                           }}
\DoxyCodeLine{13436 \textcolor{preprocessor}{\#define SYSCFG\_EXTICR4\_EXTI15\_PJ             0x9000U                           }}
\DoxyCodeLine{13438 \textcolor{comment}{/******************  Bit definition for SYSCFG\_CMPCR register  ****************/}}
\DoxyCodeLine{13439 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD\_Pos              (0U)                              }}
\DoxyCodeLine{13440 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD\_Msk              (0x1UL << SYSCFG\_CMPCR\_CMP\_PD\_Pos) }}
\DoxyCodeLine{13441 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_CMP\_PD                  SYSCFG\_CMPCR\_CMP\_PD\_Msk           }}
\DoxyCodeLine{13442 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY\_Pos               (8U)                              }}
\DoxyCodeLine{13443 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY\_Msk               (0x1UL << SYSCFG\_CMPCR\_READY\_Pos)  }}
\DoxyCodeLine{13444 \textcolor{preprocessor}{\#define SYSCFG\_CMPCR\_READY                   SYSCFG\_CMPCR\_READY\_Msk            }}
\DoxyCodeLine{13446 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13447 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13448 \textcolor{comment}{/*                                    TIM                                     */}}
\DoxyCodeLine{13449 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{13450 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{13451 \textcolor{comment}{/*******************  Bit definition for TIM\_CR1 register  ********************/}}
\DoxyCodeLine{13452 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Pos           (0U)                                         }}
\DoxyCodeLine{13453 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN\_Msk           (0x1UL << TIM\_CR1\_CEN\_Pos)                    }}
\DoxyCodeLine{13454 \textcolor{preprocessor}{\#define TIM\_CR1\_CEN               TIM\_CR1\_CEN\_Msk                              }}
\DoxyCodeLine{13455 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Pos          (1U)                                         }}
\DoxyCodeLine{13456 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS\_Msk          (0x1UL << TIM\_CR1\_UDIS\_Pos)                   }}
\DoxyCodeLine{13457 \textcolor{preprocessor}{\#define TIM\_CR1\_UDIS              TIM\_CR1\_UDIS\_Msk                             }}
\DoxyCodeLine{13458 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Pos           (2U)                                         }}
\DoxyCodeLine{13459 \textcolor{preprocessor}{\#define TIM\_CR1\_URS\_Msk           (0x1UL << TIM\_CR1\_URS\_Pos)                    }}
\DoxyCodeLine{13460 \textcolor{preprocessor}{\#define TIM\_CR1\_URS               TIM\_CR1\_URS\_Msk                              }}
\DoxyCodeLine{13461 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Pos           (3U)                                         }}
\DoxyCodeLine{13462 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM\_Msk           (0x1UL << TIM\_CR1\_OPM\_Pos)                    }}
\DoxyCodeLine{13463 \textcolor{preprocessor}{\#define TIM\_CR1\_OPM               TIM\_CR1\_OPM\_Msk                              }}
\DoxyCodeLine{13464 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Pos           (4U)                                         }}
\DoxyCodeLine{13465 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR\_Msk           (0x1UL << TIM\_CR1\_DIR\_Pos)                    }}
\DoxyCodeLine{13466 \textcolor{preprocessor}{\#define TIM\_CR1\_DIR               TIM\_CR1\_DIR\_Msk                              }}
\DoxyCodeLine{13468 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Pos           (5U)                                         }}
\DoxyCodeLine{13469 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_Msk           (0x3UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{13470 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS               TIM\_CR1\_CMS\_Msk                              }}
\DoxyCodeLine{13471 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_0             (0x1UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{13472 \textcolor{preprocessor}{\#define TIM\_CR1\_CMS\_1             (0x2UL << TIM\_CR1\_CMS\_Pos)                    }}
\DoxyCodeLine{13474 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Pos          (7U)                                         }}
\DoxyCodeLine{13475 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE\_Msk          (0x1UL << TIM\_CR1\_ARPE\_Pos)                   }}
\DoxyCodeLine{13476 \textcolor{preprocessor}{\#define TIM\_CR1\_ARPE              TIM\_CR1\_ARPE\_Msk                             }}
\DoxyCodeLine{13478 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Pos           (8U)                                         }}
\DoxyCodeLine{13479 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_Msk           (0x3UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{13480 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD               TIM\_CR1\_CKD\_Msk                              }}
\DoxyCodeLine{13481 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_0             (0x1UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{13482 \textcolor{preprocessor}{\#define TIM\_CR1\_CKD\_1             (0x2UL << TIM\_CR1\_CKD\_Pos)                    }}
\DoxyCodeLine{13484 \textcolor{comment}{/*******************  Bit definition for TIM\_CR2 register  ********************/}}
\DoxyCodeLine{13485 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Pos          (0U)                                         }}
\DoxyCodeLine{13486 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC\_Msk          (0x1UL << TIM\_CR2\_CCPC\_Pos)                   }}
\DoxyCodeLine{13487 \textcolor{preprocessor}{\#define TIM\_CR2\_CCPC              TIM\_CR2\_CCPC\_Msk                             }}
\DoxyCodeLine{13488 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Pos          (2U)                                         }}
\DoxyCodeLine{13489 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS\_Msk          (0x1UL << TIM\_CR2\_CCUS\_Pos)                   }}
\DoxyCodeLine{13490 \textcolor{preprocessor}{\#define TIM\_CR2\_CCUS              TIM\_CR2\_CCUS\_Msk                             }}
\DoxyCodeLine{13491 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Pos          (3U)                                         }}
\DoxyCodeLine{13492 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS\_Msk          (0x1UL << TIM\_CR2\_CCDS\_Pos)                   }}
\DoxyCodeLine{13493 \textcolor{preprocessor}{\#define TIM\_CR2\_CCDS              TIM\_CR2\_CCDS\_Msk                             }}
\DoxyCodeLine{13495 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Pos           (4U)                                         }}
\DoxyCodeLine{13496 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_Msk           (0x7UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{13497 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS               TIM\_CR2\_MMS\_Msk                              }}
\DoxyCodeLine{13498 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_0             (0x1UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{13499 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_1             (0x2UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{13500 \textcolor{preprocessor}{\#define TIM\_CR2\_MMS\_2             (0x4UL << TIM\_CR2\_MMS\_Pos)                    }}
\DoxyCodeLine{13502 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Pos          (7U)                                         }}
\DoxyCodeLine{13503 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S\_Msk          (0x1UL << TIM\_CR2\_TI1S\_Pos)                   }}
\DoxyCodeLine{13504 \textcolor{preprocessor}{\#define TIM\_CR2\_TI1S              TIM\_CR2\_TI1S\_Msk                             }}
\DoxyCodeLine{13505 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Pos          (8U)                                         }}
\DoxyCodeLine{13506 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1\_Msk          (0x1UL << TIM\_CR2\_OIS1\_Pos)                   }}
\DoxyCodeLine{13507 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1              TIM\_CR2\_OIS1\_Msk                             }}
\DoxyCodeLine{13508 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Pos         (9U)                                         }}
\DoxyCodeLine{13509 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N\_Msk         (0x1UL << TIM\_CR2\_OIS1N\_Pos)                  }}
\DoxyCodeLine{13510 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS1N             TIM\_CR2\_OIS1N\_Msk                            }}
\DoxyCodeLine{13511 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Pos          (10U)                                        }}
\DoxyCodeLine{13512 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2\_Msk          (0x1UL << TIM\_CR2\_OIS2\_Pos)                   }}
\DoxyCodeLine{13513 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2              TIM\_CR2\_OIS2\_Msk                             }}
\DoxyCodeLine{13514 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Pos         (11U)                                        }}
\DoxyCodeLine{13515 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N\_Msk         (0x1UL << TIM\_CR2\_OIS2N\_Pos)                  }}
\DoxyCodeLine{13516 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS2N             TIM\_CR2\_OIS2N\_Msk                            }}
\DoxyCodeLine{13517 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Pos          (12U)                                        }}
\DoxyCodeLine{13518 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3\_Msk          (0x1UL << TIM\_CR2\_OIS3\_Pos)                   }}
\DoxyCodeLine{13519 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3              TIM\_CR2\_OIS3\_Msk                             }}
\DoxyCodeLine{13520 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Pos         (13U)                                        }}
\DoxyCodeLine{13521 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N\_Msk         (0x1UL << TIM\_CR2\_OIS3N\_Pos)                  }}
\DoxyCodeLine{13522 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS3N             TIM\_CR2\_OIS3N\_Msk                            }}
\DoxyCodeLine{13523 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Pos          (14U)                                        }}
\DoxyCodeLine{13524 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4\_Msk          (0x1UL << TIM\_CR2\_OIS4\_Pos)                   }}
\DoxyCodeLine{13525 \textcolor{preprocessor}{\#define TIM\_CR2\_OIS4              TIM\_CR2\_OIS4\_Msk                             }}
\DoxyCodeLine{13527 \textcolor{comment}{/*******************  Bit definition for TIM\_SMCR register  *******************/}}
\DoxyCodeLine{13528 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Pos          (0U)                                         }}
\DoxyCodeLine{13529 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_Msk          (0x7UL << TIM\_SMCR\_SMS\_Pos)                   }}
\DoxyCodeLine{13530 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS              TIM\_SMCR\_SMS\_Msk                             }}
\DoxyCodeLine{13531 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_0            (0x1UL << TIM\_SMCR\_SMS\_Pos)                   }}
\DoxyCodeLine{13532 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_1            (0x2UL << TIM\_SMCR\_SMS\_Pos)                   }}
\DoxyCodeLine{13533 \textcolor{preprocessor}{\#define TIM\_SMCR\_SMS\_2            (0x4UL << TIM\_SMCR\_SMS\_Pos)                   }}
\DoxyCodeLine{13535 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Pos           (4U)                                         }}
\DoxyCodeLine{13536 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_Msk           (0x7UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{13537 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS               TIM\_SMCR\_TS\_Msk                              }}
\DoxyCodeLine{13538 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_0             (0x1UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{13539 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_1             (0x2UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{13540 \textcolor{preprocessor}{\#define TIM\_SMCR\_TS\_2             (0x4UL << TIM\_SMCR\_TS\_Pos)                    }}
\DoxyCodeLine{13542 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Pos          (7U)                                         }}
\DoxyCodeLine{13543 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM\_Msk          (0x1UL << TIM\_SMCR\_MSM\_Pos)                   }}
\DoxyCodeLine{13544 \textcolor{preprocessor}{\#define TIM\_SMCR\_MSM              TIM\_SMCR\_MSM\_Msk                             }}
\DoxyCodeLine{13546 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Pos          (8U)                                         }}
\DoxyCodeLine{13547 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_Msk          (0xFUL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{13548 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF              TIM\_SMCR\_ETF\_Msk                             }}
\DoxyCodeLine{13549 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_0            (0x1UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{13550 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_1            (0x2UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{13551 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_2            (0x4UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{13552 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETF\_3            (0x8UL << TIM\_SMCR\_ETF\_Pos)                   }}
\DoxyCodeLine{13554 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Pos         (12U)                                        }}
\DoxyCodeLine{13555 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_Msk         (0x3UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{13556 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS             TIM\_SMCR\_ETPS\_Msk                            }}
\DoxyCodeLine{13557 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_0           (0x1UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{13558 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETPS\_1           (0x2UL << TIM\_SMCR\_ETPS\_Pos)                  }}
\DoxyCodeLine{13560 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Pos          (14U)                                        }}
\DoxyCodeLine{13561 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE\_Msk          (0x1UL << TIM\_SMCR\_ECE\_Pos)                   }}
\DoxyCodeLine{13562 \textcolor{preprocessor}{\#define TIM\_SMCR\_ECE              TIM\_SMCR\_ECE\_Msk                             }}
\DoxyCodeLine{13563 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Pos          (15U)                                        }}
\DoxyCodeLine{13564 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP\_Msk          (0x1UL << TIM\_SMCR\_ETP\_Pos)                   }}
\DoxyCodeLine{13565 \textcolor{preprocessor}{\#define TIM\_SMCR\_ETP              TIM\_SMCR\_ETP\_Msk                             }}
\DoxyCodeLine{13567 \textcolor{comment}{/*******************  Bit definition for TIM\_DIER register  *******************/}}
\DoxyCodeLine{13568 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Pos          (0U)                                         }}
\DoxyCodeLine{13569 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE\_Msk          (0x1UL << TIM\_DIER\_UIE\_Pos)                   }}
\DoxyCodeLine{13570 \textcolor{preprocessor}{\#define TIM\_DIER\_UIE              TIM\_DIER\_UIE\_Msk                             }}
\DoxyCodeLine{13571 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Pos        (1U)                                         }}
\DoxyCodeLine{13572 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE\_Msk        (0x1UL << TIM\_DIER\_CC1IE\_Pos)                 }}
\DoxyCodeLine{13573 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1IE            TIM\_DIER\_CC1IE\_Msk                           }}
\DoxyCodeLine{13574 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Pos        (2U)                                         }}
\DoxyCodeLine{13575 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE\_Msk        (0x1UL << TIM\_DIER\_CC2IE\_Pos)                 }}
\DoxyCodeLine{13576 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2IE            TIM\_DIER\_CC2IE\_Msk                           }}
\DoxyCodeLine{13577 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Pos        (3U)                                         }}
\DoxyCodeLine{13578 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE\_Msk        (0x1UL << TIM\_DIER\_CC3IE\_Pos)                 }}
\DoxyCodeLine{13579 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3IE            TIM\_DIER\_CC3IE\_Msk                           }}
\DoxyCodeLine{13580 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Pos        (4U)                                         }}
\DoxyCodeLine{13581 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE\_Msk        (0x1UL << TIM\_DIER\_CC4IE\_Pos)                 }}
\DoxyCodeLine{13582 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4IE            TIM\_DIER\_CC4IE\_Msk                           }}
\DoxyCodeLine{13583 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Pos        (5U)                                         }}
\DoxyCodeLine{13584 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE\_Msk        (0x1UL << TIM\_DIER\_COMIE\_Pos)                 }}
\DoxyCodeLine{13585 \textcolor{preprocessor}{\#define TIM\_DIER\_COMIE            TIM\_DIER\_COMIE\_Msk                           }}
\DoxyCodeLine{13586 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Pos          (6U)                                         }}
\DoxyCodeLine{13587 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE\_Msk          (0x1UL << TIM\_DIER\_TIE\_Pos)                   }}
\DoxyCodeLine{13588 \textcolor{preprocessor}{\#define TIM\_DIER\_TIE              TIM\_DIER\_TIE\_Msk                             }}
\DoxyCodeLine{13589 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Pos          (7U)                                         }}
\DoxyCodeLine{13590 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE\_Msk          (0x1UL << TIM\_DIER\_BIE\_Pos)                   }}
\DoxyCodeLine{13591 \textcolor{preprocessor}{\#define TIM\_DIER\_BIE              TIM\_DIER\_BIE\_Msk                             }}
\DoxyCodeLine{13592 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Pos          (8U)                                         }}
\DoxyCodeLine{13593 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE\_Msk          (0x1UL << TIM\_DIER\_UDE\_Pos)                   }}
\DoxyCodeLine{13594 \textcolor{preprocessor}{\#define TIM\_DIER\_UDE              TIM\_DIER\_UDE\_Msk                             }}
\DoxyCodeLine{13595 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Pos        (9U)                                         }}
\DoxyCodeLine{13596 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE\_Msk        (0x1UL << TIM\_DIER\_CC1DE\_Pos)                 }}
\DoxyCodeLine{13597 \textcolor{preprocessor}{\#define TIM\_DIER\_CC1DE            TIM\_DIER\_CC1DE\_Msk                           }}
\DoxyCodeLine{13598 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Pos        (10U)                                        }}
\DoxyCodeLine{13599 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE\_Msk        (0x1UL << TIM\_DIER\_CC2DE\_Pos)                 }}
\DoxyCodeLine{13600 \textcolor{preprocessor}{\#define TIM\_DIER\_CC2DE            TIM\_DIER\_CC2DE\_Msk                           }}
\DoxyCodeLine{13601 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Pos        (11U)                                        }}
\DoxyCodeLine{13602 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE\_Msk        (0x1UL << TIM\_DIER\_CC3DE\_Pos)                 }}
\DoxyCodeLine{13603 \textcolor{preprocessor}{\#define TIM\_DIER\_CC3DE            TIM\_DIER\_CC3DE\_Msk                           }}
\DoxyCodeLine{13604 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Pos        (12U)                                        }}
\DoxyCodeLine{13605 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE\_Msk        (0x1UL << TIM\_DIER\_CC4DE\_Pos)                 }}
\DoxyCodeLine{13606 \textcolor{preprocessor}{\#define TIM\_DIER\_CC4DE            TIM\_DIER\_CC4DE\_Msk                           }}
\DoxyCodeLine{13607 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Pos        (13U)                                        }}
\DoxyCodeLine{13608 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE\_Msk        (0x1UL << TIM\_DIER\_COMDE\_Pos)                 }}
\DoxyCodeLine{13609 \textcolor{preprocessor}{\#define TIM\_DIER\_COMDE            TIM\_DIER\_COMDE\_Msk                           }}
\DoxyCodeLine{13610 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Pos          (14U)                                        }}
\DoxyCodeLine{13611 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE\_Msk          (0x1UL << TIM\_DIER\_TDE\_Pos)                   }}
\DoxyCodeLine{13612 \textcolor{preprocessor}{\#define TIM\_DIER\_TDE              TIM\_DIER\_TDE\_Msk                             }}
\DoxyCodeLine{13614 \textcolor{comment}{/********************  Bit definition for TIM\_SR register  ********************/}}
\DoxyCodeLine{13615 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Pos            (0U)                                         }}
\DoxyCodeLine{13616 \textcolor{preprocessor}{\#define TIM\_SR\_UIF\_Msk            (0x1UL << TIM\_SR\_UIF\_Pos)                     }}
\DoxyCodeLine{13617 \textcolor{preprocessor}{\#define TIM\_SR\_UIF                TIM\_SR\_UIF\_Msk                               }}
\DoxyCodeLine{13618 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Pos          (1U)                                         }}
\DoxyCodeLine{13619 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF\_Msk          (0x1UL << TIM\_SR\_CC1IF\_Pos)                   }}
\DoxyCodeLine{13620 \textcolor{preprocessor}{\#define TIM\_SR\_CC1IF              TIM\_SR\_CC1IF\_Msk                             }}
\DoxyCodeLine{13621 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Pos          (2U)                                         }}
\DoxyCodeLine{13622 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF\_Msk          (0x1UL << TIM\_SR\_CC2IF\_Pos)                   }}
\DoxyCodeLine{13623 \textcolor{preprocessor}{\#define TIM\_SR\_CC2IF              TIM\_SR\_CC2IF\_Msk                             }}
\DoxyCodeLine{13624 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Pos          (3U)                                         }}
\DoxyCodeLine{13625 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF\_Msk          (0x1UL << TIM\_SR\_CC3IF\_Pos)                   }}
\DoxyCodeLine{13626 \textcolor{preprocessor}{\#define TIM\_SR\_CC3IF              TIM\_SR\_CC3IF\_Msk                             }}
\DoxyCodeLine{13627 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Pos          (4U)                                         }}
\DoxyCodeLine{13628 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF\_Msk          (0x1UL << TIM\_SR\_CC4IF\_Pos)                   }}
\DoxyCodeLine{13629 \textcolor{preprocessor}{\#define TIM\_SR\_CC4IF              TIM\_SR\_CC4IF\_Msk                             }}
\DoxyCodeLine{13630 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Pos          (5U)                                         }}
\DoxyCodeLine{13631 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF\_Msk          (0x1UL << TIM\_SR\_COMIF\_Pos)                   }}
\DoxyCodeLine{13632 \textcolor{preprocessor}{\#define TIM\_SR\_COMIF              TIM\_SR\_COMIF\_Msk                             }}
\DoxyCodeLine{13633 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Pos            (6U)                                         }}
\DoxyCodeLine{13634 \textcolor{preprocessor}{\#define TIM\_SR\_TIF\_Msk            (0x1UL << TIM\_SR\_TIF\_Pos)                     }}
\DoxyCodeLine{13635 \textcolor{preprocessor}{\#define TIM\_SR\_TIF                TIM\_SR\_TIF\_Msk                               }}
\DoxyCodeLine{13636 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Pos            (7U)                                         }}
\DoxyCodeLine{13637 \textcolor{preprocessor}{\#define TIM\_SR\_BIF\_Msk            (0x1UL << TIM\_SR\_BIF\_Pos)                     }}
\DoxyCodeLine{13638 \textcolor{preprocessor}{\#define TIM\_SR\_BIF                TIM\_SR\_BIF\_Msk                               }}
\DoxyCodeLine{13639 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Pos          (9U)                                         }}
\DoxyCodeLine{13640 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF\_Msk          (0x1UL << TIM\_SR\_CC1OF\_Pos)                   }}
\DoxyCodeLine{13641 \textcolor{preprocessor}{\#define TIM\_SR\_CC1OF              TIM\_SR\_CC1OF\_Msk                             }}
\DoxyCodeLine{13642 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Pos          (10U)                                        }}
\DoxyCodeLine{13643 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF\_Msk          (0x1UL << TIM\_SR\_CC2OF\_Pos)                   }}
\DoxyCodeLine{13644 \textcolor{preprocessor}{\#define TIM\_SR\_CC2OF              TIM\_SR\_CC2OF\_Msk                             }}
\DoxyCodeLine{13645 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Pos          (11U)                                        }}
\DoxyCodeLine{13646 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF\_Msk          (0x1UL << TIM\_SR\_CC3OF\_Pos)                   }}
\DoxyCodeLine{13647 \textcolor{preprocessor}{\#define TIM\_SR\_CC3OF              TIM\_SR\_CC3OF\_Msk                             }}
\DoxyCodeLine{13648 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Pos          (12U)                                        }}
\DoxyCodeLine{13649 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF\_Msk          (0x1UL << TIM\_SR\_CC4OF\_Pos)                   }}
\DoxyCodeLine{13650 \textcolor{preprocessor}{\#define TIM\_SR\_CC4OF              TIM\_SR\_CC4OF\_Msk                             }}
\DoxyCodeLine{13652 \textcolor{comment}{/*******************  Bit definition for TIM\_EGR register  ********************/}}
\DoxyCodeLine{13653 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Pos            (0U)                                         }}
\DoxyCodeLine{13654 \textcolor{preprocessor}{\#define TIM\_EGR\_UG\_Msk            (0x1UL << TIM\_EGR\_UG\_Pos)                     }}
\DoxyCodeLine{13655 \textcolor{preprocessor}{\#define TIM\_EGR\_UG                TIM\_EGR\_UG\_Msk                               }}
\DoxyCodeLine{13656 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Pos          (1U)                                         }}
\DoxyCodeLine{13657 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G\_Msk          (0x1UL << TIM\_EGR\_CC1G\_Pos)                   }}
\DoxyCodeLine{13658 \textcolor{preprocessor}{\#define TIM\_EGR\_CC1G              TIM\_EGR\_CC1G\_Msk                             }}
\DoxyCodeLine{13659 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Pos          (2U)                                         }}
\DoxyCodeLine{13660 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G\_Msk          (0x1UL << TIM\_EGR\_CC2G\_Pos)                   }}
\DoxyCodeLine{13661 \textcolor{preprocessor}{\#define TIM\_EGR\_CC2G              TIM\_EGR\_CC2G\_Msk                             }}
\DoxyCodeLine{13662 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Pos          (3U)                                         }}
\DoxyCodeLine{13663 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G\_Msk          (0x1UL << TIM\_EGR\_CC3G\_Pos)                   }}
\DoxyCodeLine{13664 \textcolor{preprocessor}{\#define TIM\_EGR\_CC3G              TIM\_EGR\_CC3G\_Msk                             }}
\DoxyCodeLine{13665 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Pos          (4U)                                         }}
\DoxyCodeLine{13666 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G\_Msk          (0x1UL << TIM\_EGR\_CC4G\_Pos)                   }}
\DoxyCodeLine{13667 \textcolor{preprocessor}{\#define TIM\_EGR\_CC4G              TIM\_EGR\_CC4G\_Msk                             }}
\DoxyCodeLine{13668 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Pos          (5U)                                         }}
\DoxyCodeLine{13669 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG\_Msk          (0x1UL << TIM\_EGR\_COMG\_Pos)                   }}
\DoxyCodeLine{13670 \textcolor{preprocessor}{\#define TIM\_EGR\_COMG              TIM\_EGR\_COMG\_Msk                             }}
\DoxyCodeLine{13671 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Pos            (6U)                                         }}
\DoxyCodeLine{13672 \textcolor{preprocessor}{\#define TIM\_EGR\_TG\_Msk            (0x1UL << TIM\_EGR\_TG\_Pos)                     }}
\DoxyCodeLine{13673 \textcolor{preprocessor}{\#define TIM\_EGR\_TG                TIM\_EGR\_TG\_Msk                               }}
\DoxyCodeLine{13674 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Pos            (7U)                                         }}
\DoxyCodeLine{13675 \textcolor{preprocessor}{\#define TIM\_EGR\_BG\_Msk            (0x1UL << TIM\_EGR\_BG\_Pos)                     }}
\DoxyCodeLine{13676 \textcolor{preprocessor}{\#define TIM\_EGR\_BG                TIM\_EGR\_BG\_Msk                               }}
\DoxyCodeLine{13678 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR1 register  *******************/}}
\DoxyCodeLine{13679 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Pos        (0U)                                         }}
\DoxyCodeLine{13680 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_Msk        (0x3UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{13681 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S            TIM\_CCMR1\_CC1S\_Msk                           }}
\DoxyCodeLine{13682 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_0          (0x1UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{13683 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC1S\_1          (0x2UL << TIM\_CCMR1\_CC1S\_Pos)                 }}
\DoxyCodeLine{13685 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Pos       (2U)                                         }}
\DoxyCodeLine{13686 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE\_Msk       (0x1UL << TIM\_CCMR1\_OC1FE\_Pos)                }}
\DoxyCodeLine{13687 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1FE           TIM\_CCMR1\_OC1FE\_Msk                          }}
\DoxyCodeLine{13688 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Pos       (3U)                                         }}
\DoxyCodeLine{13689 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE\_Msk       (0x1UL << TIM\_CCMR1\_OC1PE\_Pos)                }}
\DoxyCodeLine{13690 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1PE           TIM\_CCMR1\_OC1PE\_Msk                          }}
\DoxyCodeLine{13692 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Pos        (4U)                                         }}
\DoxyCodeLine{13693 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_Msk        (0x7UL << TIM\_CCMR1\_OC1M\_Pos)                 }}
\DoxyCodeLine{13694 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M            TIM\_CCMR1\_OC1M\_Msk                           }}
\DoxyCodeLine{13695 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_0          (0x1UL << TIM\_CCMR1\_OC1M\_Pos)                 }}
\DoxyCodeLine{13696 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_1          (0x2UL << TIM\_CCMR1\_OC1M\_Pos)                 }}
\DoxyCodeLine{13697 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1M\_2          (0x4UL << TIM\_CCMR1\_OC1M\_Pos)                 }}
\DoxyCodeLine{13699 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Pos       (7U)                                         }}
\DoxyCodeLine{13700 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE\_Msk       (0x1UL << TIM\_CCMR1\_OC1CE\_Pos)                }}
\DoxyCodeLine{13701 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC1CE           TIM\_CCMR1\_OC1CE\_Msk                          }}
\DoxyCodeLine{13703 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Pos        (8U)                                         }}
\DoxyCodeLine{13704 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_Msk        (0x3UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{13705 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S            TIM\_CCMR1\_CC2S\_Msk                           }}
\DoxyCodeLine{13706 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_0          (0x1UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{13707 \textcolor{preprocessor}{\#define TIM\_CCMR1\_CC2S\_1          (0x2UL << TIM\_CCMR1\_CC2S\_Pos)                 }}
\DoxyCodeLine{13709 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Pos       (10U)                                        }}
\DoxyCodeLine{13710 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE\_Msk       (0x1UL << TIM\_CCMR1\_OC2FE\_Pos)                }}
\DoxyCodeLine{13711 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2FE           TIM\_CCMR1\_OC2FE\_Msk                          }}
\DoxyCodeLine{13712 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Pos       (11U)                                        }}
\DoxyCodeLine{13713 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE\_Msk       (0x1UL << TIM\_CCMR1\_OC2PE\_Pos)                }}
\DoxyCodeLine{13714 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2PE           TIM\_CCMR1\_OC2PE\_Msk                          }}
\DoxyCodeLine{13716 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Pos        (12U)                                        }}
\DoxyCodeLine{13717 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_Msk        (0x7UL << TIM\_CCMR1\_OC2M\_Pos)                 }}
\DoxyCodeLine{13718 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M            TIM\_CCMR1\_OC2M\_Msk                           }}
\DoxyCodeLine{13719 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_0          (0x1UL << TIM\_CCMR1\_OC2M\_Pos)                 }}
\DoxyCodeLine{13720 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_1          (0x2UL << TIM\_CCMR1\_OC2M\_Pos)                 }}
\DoxyCodeLine{13721 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2M\_2          (0x4UL << TIM\_CCMR1\_OC2M\_Pos)                 }}
\DoxyCodeLine{13723 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Pos       (15U)                                        }}
\DoxyCodeLine{13724 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE\_Msk       (0x1UL << TIM\_CCMR1\_OC2CE\_Pos)                }}
\DoxyCodeLine{13725 \textcolor{preprocessor}{\#define TIM\_CCMR1\_OC2CE           TIM\_CCMR1\_OC2CE\_Msk                          }}
\DoxyCodeLine{13727 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{13728 }
\DoxyCodeLine{13729 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Pos      (2U)                                         }}
\DoxyCodeLine{13730 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{13731 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC          TIM\_CCMR1\_IC1PSC\_Msk                         }}
\DoxyCodeLine{13732 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_0        (0x1UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{13733 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1PSC\_1        (0x2UL << TIM\_CCMR1\_IC1PSC\_Pos)               }}
\DoxyCodeLine{13735 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Pos        (4U)                                         }}
\DoxyCodeLine{13736 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_Msk        (0xFUL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{13737 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F            TIM\_CCMR1\_IC1F\_Msk                           }}
\DoxyCodeLine{13738 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_0          (0x1UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{13739 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_1          (0x2UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{13740 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_2          (0x4UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{13741 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC1F\_3          (0x8UL << TIM\_CCMR1\_IC1F\_Pos)                 }}
\DoxyCodeLine{13743 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Pos      (10U)                                        }}
\DoxyCodeLine{13744 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_Msk      (0x3UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{13745 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC          TIM\_CCMR1\_IC2PSC\_Msk                         }}
\DoxyCodeLine{13746 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_0        (0x1UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{13747 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2PSC\_1        (0x2UL << TIM\_CCMR1\_IC2PSC\_Pos)               }}
\DoxyCodeLine{13749 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Pos        (12U)                                        }}
\DoxyCodeLine{13750 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_Msk        (0xFUL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{13751 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F            TIM\_CCMR1\_IC2F\_Msk                           }}
\DoxyCodeLine{13752 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_0          (0x1UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{13753 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_1          (0x2UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{13754 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_2          (0x4UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{13755 \textcolor{preprocessor}{\#define TIM\_CCMR1\_IC2F\_3          (0x8UL << TIM\_CCMR1\_IC2F\_Pos)                 }}
\DoxyCodeLine{13757 \textcolor{comment}{/******************  Bit definition for TIM\_CCMR2 register  *******************/}}
\DoxyCodeLine{13758 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Pos        (0U)                                         }}
\DoxyCodeLine{13759 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_Msk        (0x3UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{13760 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S            TIM\_CCMR2\_CC3S\_Msk                           }}
\DoxyCodeLine{13761 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_0          (0x1UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{13762 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC3S\_1          (0x2UL << TIM\_CCMR2\_CC3S\_Pos)                 }}
\DoxyCodeLine{13764 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Pos       (2U)                                         }}
\DoxyCodeLine{13765 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE\_Msk       (0x1UL << TIM\_CCMR2\_OC3FE\_Pos)                }}
\DoxyCodeLine{13766 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3FE           TIM\_CCMR2\_OC3FE\_Msk                          }}
\DoxyCodeLine{13767 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Pos       (3U)                                         }}
\DoxyCodeLine{13768 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE\_Msk       (0x1UL << TIM\_CCMR2\_OC3PE\_Pos)                }}
\DoxyCodeLine{13769 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3PE           TIM\_CCMR2\_OC3PE\_Msk                          }}
\DoxyCodeLine{13771 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Pos        (4U)                                         }}
\DoxyCodeLine{13772 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_Msk        (0x7UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{13773 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M            TIM\_CCMR2\_OC3M\_Msk                           }}
\DoxyCodeLine{13774 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_0          (0x1UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{13775 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_1          (0x2UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{13776 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3M\_2          (0x4UL << TIM\_CCMR2\_OC3M\_Pos)                 }}
\DoxyCodeLine{13778 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Pos       (7U)                                         }}
\DoxyCodeLine{13779 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE\_Msk       (0x1UL << TIM\_CCMR2\_OC3CE\_Pos)                }}
\DoxyCodeLine{13780 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC3CE           TIM\_CCMR2\_OC3CE\_Msk                          }}
\DoxyCodeLine{13782 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Pos        (8U)                                         }}
\DoxyCodeLine{13783 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_Msk        (0x3UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{13784 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S            TIM\_CCMR2\_CC4S\_Msk                           }}
\DoxyCodeLine{13785 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_0          (0x1UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{13786 \textcolor{preprocessor}{\#define TIM\_CCMR2\_CC4S\_1          (0x2UL << TIM\_CCMR2\_CC4S\_Pos)                 }}
\DoxyCodeLine{13788 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Pos       (10U)                                        }}
\DoxyCodeLine{13789 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE\_Msk       (0x1UL << TIM\_CCMR2\_OC4FE\_Pos)                }}
\DoxyCodeLine{13790 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4FE           TIM\_CCMR2\_OC4FE\_Msk                          }}
\DoxyCodeLine{13791 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Pos       (11U)                                        }}
\DoxyCodeLine{13792 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE\_Msk       (0x1UL << TIM\_CCMR2\_OC4PE\_Pos)                }}
\DoxyCodeLine{13793 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4PE           TIM\_CCMR2\_OC4PE\_Msk                          }}
\DoxyCodeLine{13795 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Pos        (12U)                                        }}
\DoxyCodeLine{13796 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_Msk        (0x7UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{13797 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M            TIM\_CCMR2\_OC4M\_Msk                           }}
\DoxyCodeLine{13798 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_0          (0x1UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{13799 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_1          (0x2UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{13800 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4M\_2          (0x4UL << TIM\_CCMR2\_OC4M\_Pos)                 }}
\DoxyCodeLine{13802 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Pos       (15U)                                        }}
\DoxyCodeLine{13803 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE\_Msk       (0x1UL << TIM\_CCMR2\_OC4CE\_Pos)                }}
\DoxyCodeLine{13804 \textcolor{preprocessor}{\#define TIM\_CCMR2\_OC4CE           TIM\_CCMR2\_OC4CE\_Msk                          }}
\DoxyCodeLine{13806 \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{13807 }
\DoxyCodeLine{13808 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Pos      (2U)                                         }}
\DoxyCodeLine{13809 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{13810 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC          TIM\_CCMR2\_IC3PSC\_Msk                         }}
\DoxyCodeLine{13811 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_0        (0x1UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{13812 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3PSC\_1        (0x2UL << TIM\_CCMR2\_IC3PSC\_Pos)               }}
\DoxyCodeLine{13814 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Pos        (4U)                                         }}
\DoxyCodeLine{13815 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_Msk        (0xFUL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{13816 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F            TIM\_CCMR2\_IC3F\_Msk                           }}
\DoxyCodeLine{13817 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_0          (0x1UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{13818 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_1          (0x2UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{13819 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_2          (0x4UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{13820 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC3F\_3          (0x8UL << TIM\_CCMR2\_IC3F\_Pos)                 }}
\DoxyCodeLine{13822 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Pos      (10U)                                        }}
\DoxyCodeLine{13823 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_Msk      (0x3UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{13824 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC          TIM\_CCMR2\_IC4PSC\_Msk                         }}
\DoxyCodeLine{13825 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_0        (0x1UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{13826 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4PSC\_1        (0x2UL << TIM\_CCMR2\_IC4PSC\_Pos)               }}
\DoxyCodeLine{13828 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Pos        (12U)                                        }}
\DoxyCodeLine{13829 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_Msk        (0xFUL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{13830 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F            TIM\_CCMR2\_IC4F\_Msk                           }}
\DoxyCodeLine{13831 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_0          (0x1UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{13832 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_1          (0x2UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{13833 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_2          (0x4UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{13834 \textcolor{preprocessor}{\#define TIM\_CCMR2\_IC4F\_3          (0x8UL << TIM\_CCMR2\_IC4F\_Pos)                 }}
\DoxyCodeLine{13836 \textcolor{comment}{/*******************  Bit definition for TIM\_CCER register  *******************/}}
\DoxyCodeLine{13837 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Pos         (0U)                                         }}
\DoxyCodeLine{13838 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E\_Msk         (0x1UL << TIM\_CCER\_CC1E\_Pos)                  }}
\DoxyCodeLine{13839 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1E             TIM\_CCER\_CC1E\_Msk                            }}
\DoxyCodeLine{13840 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Pos         (1U)                                         }}
\DoxyCodeLine{13841 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P\_Msk         (0x1UL << TIM\_CCER\_CC1P\_Pos)                  }}
\DoxyCodeLine{13842 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1P             TIM\_CCER\_CC1P\_Msk                            }}
\DoxyCodeLine{13843 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Pos        (2U)                                         }}
\DoxyCodeLine{13844 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE\_Msk        (0x1UL << TIM\_CCER\_CC1NE\_Pos)                 }}
\DoxyCodeLine{13845 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NE            TIM\_CCER\_CC1NE\_Msk                           }}
\DoxyCodeLine{13846 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Pos        (3U)                                         }}
\DoxyCodeLine{13847 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP\_Msk        (0x1UL << TIM\_CCER\_CC1NP\_Pos)                 }}
\DoxyCodeLine{13848 \textcolor{preprocessor}{\#define TIM\_CCER\_CC1NP            TIM\_CCER\_CC1NP\_Msk                           }}
\DoxyCodeLine{13849 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Pos         (4U)                                         }}
\DoxyCodeLine{13850 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E\_Msk         (0x1UL << TIM\_CCER\_CC2E\_Pos)                  }}
\DoxyCodeLine{13851 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2E             TIM\_CCER\_CC2E\_Msk                            }}
\DoxyCodeLine{13852 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Pos         (5U)                                         }}
\DoxyCodeLine{13853 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P\_Msk         (0x1UL << TIM\_CCER\_CC2P\_Pos)                  }}
\DoxyCodeLine{13854 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2P             TIM\_CCER\_CC2P\_Msk                            }}
\DoxyCodeLine{13855 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Pos        (6U)                                         }}
\DoxyCodeLine{13856 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE\_Msk        (0x1UL << TIM\_CCER\_CC2NE\_Pos)                 }}
\DoxyCodeLine{13857 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NE            TIM\_CCER\_CC2NE\_Msk                           }}
\DoxyCodeLine{13858 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Pos        (7U)                                         }}
\DoxyCodeLine{13859 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP\_Msk        (0x1UL << TIM\_CCER\_CC2NP\_Pos)                 }}
\DoxyCodeLine{13860 \textcolor{preprocessor}{\#define TIM\_CCER\_CC2NP            TIM\_CCER\_CC2NP\_Msk                           }}
\DoxyCodeLine{13861 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Pos         (8U)                                         }}
\DoxyCodeLine{13862 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E\_Msk         (0x1UL << TIM\_CCER\_CC3E\_Pos)                  }}
\DoxyCodeLine{13863 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3E             TIM\_CCER\_CC3E\_Msk                            }}
\DoxyCodeLine{13864 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Pos         (9U)                                         }}
\DoxyCodeLine{13865 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P\_Msk         (0x1UL << TIM\_CCER\_CC3P\_Pos)                  }}
\DoxyCodeLine{13866 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3P             TIM\_CCER\_CC3P\_Msk                            }}
\DoxyCodeLine{13867 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Pos        (10U)                                        }}
\DoxyCodeLine{13868 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE\_Msk        (0x1UL << TIM\_CCER\_CC3NE\_Pos)                 }}
\DoxyCodeLine{13869 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NE            TIM\_CCER\_CC3NE\_Msk                           }}
\DoxyCodeLine{13870 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Pos        (11U)                                        }}
\DoxyCodeLine{13871 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP\_Msk        (0x1UL << TIM\_CCER\_CC3NP\_Pos)                 }}
\DoxyCodeLine{13872 \textcolor{preprocessor}{\#define TIM\_CCER\_CC3NP            TIM\_CCER\_CC3NP\_Msk                           }}
\DoxyCodeLine{13873 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Pos         (12U)                                        }}
\DoxyCodeLine{13874 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E\_Msk         (0x1UL << TIM\_CCER\_CC4E\_Pos)                  }}
\DoxyCodeLine{13875 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4E             TIM\_CCER\_CC4E\_Msk                            }}
\DoxyCodeLine{13876 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Pos         (13U)                                        }}
\DoxyCodeLine{13877 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P\_Msk         (0x1UL << TIM\_CCER\_CC4P\_Pos)                  }}
\DoxyCodeLine{13878 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4P             TIM\_CCER\_CC4P\_Msk                            }}
\DoxyCodeLine{13879 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Pos        (15U)                                        }}
\DoxyCodeLine{13880 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP\_Msk        (0x1UL << TIM\_CCER\_CC4NP\_Pos)                 }}
\DoxyCodeLine{13881 \textcolor{preprocessor}{\#define TIM\_CCER\_CC4NP            TIM\_CCER\_CC4NP\_Msk                           }}
\DoxyCodeLine{13883 \textcolor{comment}{/*******************  Bit definition for TIM\_CNT register  ********************/}}
\DoxyCodeLine{13884 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Pos           (0U)                                             }}
\DoxyCodeLine{13885 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT\_Msk           (0xFFFFFFFFUL << TIM\_CNT\_CNT\_Pos)                 }}
\DoxyCodeLine{13886 \textcolor{preprocessor}{\#define TIM\_CNT\_CNT               TIM\_CNT\_CNT\_Msk                                  }}
\DoxyCodeLine{13888 \textcolor{comment}{/*******************  Bit definition for TIM\_PSC register  ********************/}}
\DoxyCodeLine{13889 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Pos           (0U)                                         }}
\DoxyCodeLine{13890 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC\_Msk           (0xFFFFUL << TIM\_PSC\_PSC\_Pos)                 }}
\DoxyCodeLine{13891 \textcolor{preprocessor}{\#define TIM\_PSC\_PSC               TIM\_PSC\_PSC\_Msk                              }}
\DoxyCodeLine{13893 \textcolor{comment}{/*******************  Bit definition for TIM\_ARR register  ********************/}}
\DoxyCodeLine{13894 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Pos           (0U)                                         }}
\DoxyCodeLine{13895 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR\_Msk           (0xFFFFFFFFUL << TIM\_ARR\_ARR\_Pos)             }}
\DoxyCodeLine{13896 \textcolor{preprocessor}{\#define TIM\_ARR\_ARR               TIM\_ARR\_ARR\_Msk                              }}
\DoxyCodeLine{13898 \textcolor{comment}{/*******************  Bit definition for TIM\_RCR register  ********************/}}
\DoxyCodeLine{13899 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Pos           (0U)                                         }}
\DoxyCodeLine{13900 \textcolor{preprocessor}{\#define TIM\_RCR\_REP\_Msk           (0xFFUL << TIM\_RCR\_REP\_Pos)                   }}
\DoxyCodeLine{13901 \textcolor{preprocessor}{\#define TIM\_RCR\_REP               TIM\_RCR\_REP\_Msk                              }}
\DoxyCodeLine{13903 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR1 register  *******************/}}
\DoxyCodeLine{13904 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Pos         (0U)                                         }}
\DoxyCodeLine{13905 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1\_Msk         (0xFFFFUL << TIM\_CCR1\_CCR1\_Pos)               }}
\DoxyCodeLine{13906 \textcolor{preprocessor}{\#define TIM\_CCR1\_CCR1             TIM\_CCR1\_CCR1\_Msk                            }}
\DoxyCodeLine{13908 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR2 register  *******************/}}
\DoxyCodeLine{13909 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Pos         (0U)                                         }}
\DoxyCodeLine{13910 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2\_Msk         (0xFFFFUL << TIM\_CCR2\_CCR2\_Pos)               }}
\DoxyCodeLine{13911 \textcolor{preprocessor}{\#define TIM\_CCR2\_CCR2             TIM\_CCR2\_CCR2\_Msk                            }}
\DoxyCodeLine{13913 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR3 register  *******************/}}
\DoxyCodeLine{13914 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Pos         (0U)                                         }}
\DoxyCodeLine{13915 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3\_Msk         (0xFFFFUL << TIM\_CCR3\_CCR3\_Pos)               }}
\DoxyCodeLine{13916 \textcolor{preprocessor}{\#define TIM\_CCR3\_CCR3             TIM\_CCR3\_CCR3\_Msk                            }}
\DoxyCodeLine{13918 \textcolor{comment}{/*******************  Bit definition for TIM\_CCR4 register  *******************/}}
\DoxyCodeLine{13919 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Pos         (0U)                                         }}
\DoxyCodeLine{13920 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4\_Msk         (0xFFFFUL << TIM\_CCR4\_CCR4\_Pos)               }}
\DoxyCodeLine{13921 \textcolor{preprocessor}{\#define TIM\_CCR4\_CCR4             TIM\_CCR4\_CCR4\_Msk                            }}
\DoxyCodeLine{13923 \textcolor{comment}{/*******************  Bit definition for TIM\_BDTR register  *******************/}}
\DoxyCodeLine{13924 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Pos          (0U)                                         }}
\DoxyCodeLine{13925 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_Msk          (0xFFUL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13926 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG              TIM\_BDTR\_DTG\_Msk                             }}
\DoxyCodeLine{13927 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_0            (0x01UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13928 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_1            (0x02UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13929 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_2            (0x04UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13930 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_3            (0x08UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13931 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_4            (0x10UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13932 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_5            (0x20UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13933 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_6            (0x40UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13934 \textcolor{preprocessor}{\#define TIM\_BDTR\_DTG\_7            (0x80UL << TIM\_BDTR\_DTG\_Pos)                  }}
\DoxyCodeLine{13936 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Pos         (8U)                                         }}
\DoxyCodeLine{13937 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_Msk         (0x3UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{13938 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK             TIM\_BDTR\_LOCK\_Msk                            }}
\DoxyCodeLine{13939 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_0           (0x1UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{13940 \textcolor{preprocessor}{\#define TIM\_BDTR\_LOCK\_1           (0x2UL << TIM\_BDTR\_LOCK\_Pos)                  }}
\DoxyCodeLine{13942 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Pos         (10U)                                        }}
\DoxyCodeLine{13943 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI\_Msk         (0x1UL << TIM\_BDTR\_OSSI\_Pos)                  }}
\DoxyCodeLine{13944 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSI             TIM\_BDTR\_OSSI\_Msk                            }}
\DoxyCodeLine{13945 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Pos         (11U)                                        }}
\DoxyCodeLine{13946 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR\_Msk         (0x1UL << TIM\_BDTR\_OSSR\_Pos)                  }}
\DoxyCodeLine{13947 \textcolor{preprocessor}{\#define TIM\_BDTR\_OSSR             TIM\_BDTR\_OSSR\_Msk                            }}
\DoxyCodeLine{13948 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Pos          (12U)                                        }}
\DoxyCodeLine{13949 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE\_Msk          (0x1UL << TIM\_BDTR\_BKE\_Pos)                   }}
\DoxyCodeLine{13950 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKE              TIM\_BDTR\_BKE\_Msk                             }}
\DoxyCodeLine{13951 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Pos          (13U)                                        }}
\DoxyCodeLine{13952 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP\_Msk          (0x1UL << TIM\_BDTR\_BKP\_Pos)                   }}
\DoxyCodeLine{13953 \textcolor{preprocessor}{\#define TIM\_BDTR\_BKP              TIM\_BDTR\_BKP\_Msk                             }}
\DoxyCodeLine{13954 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Pos          (14U)                                        }}
\DoxyCodeLine{13955 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE\_Msk          (0x1UL << TIM\_BDTR\_AOE\_Pos)                   }}
\DoxyCodeLine{13956 \textcolor{preprocessor}{\#define TIM\_BDTR\_AOE              TIM\_BDTR\_AOE\_Msk                             }}
\DoxyCodeLine{13957 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Pos          (15U)                                        }}
\DoxyCodeLine{13958 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE\_Msk          (0x1UL << TIM\_BDTR\_MOE\_Pos)                   }}
\DoxyCodeLine{13959 \textcolor{preprocessor}{\#define TIM\_BDTR\_MOE              TIM\_BDTR\_MOE\_Msk                             }}
\DoxyCodeLine{13961 \textcolor{comment}{/*******************  Bit definition for TIM\_DCR register  ********************/}}
\DoxyCodeLine{13962 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Pos           (0U)                                         }}
\DoxyCodeLine{13963 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_Msk           (0x1FUL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{13964 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA               TIM\_DCR\_DBA\_Msk                              }}
\DoxyCodeLine{13965 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_0             (0x01UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{13966 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_1             (0x02UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{13967 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_2             (0x04UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{13968 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_3             (0x08UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{13969 \textcolor{preprocessor}{\#define TIM\_DCR\_DBA\_4             (0x10UL << TIM\_DCR\_DBA\_Pos)                   }}
\DoxyCodeLine{13971 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Pos           (8U)                                         }}
\DoxyCodeLine{13972 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_Msk           (0x1FUL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{13973 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL               TIM\_DCR\_DBL\_Msk                              }}
\DoxyCodeLine{13974 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_0             (0x01UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{13975 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_1             (0x02UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{13976 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_2             (0x04UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{13977 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_3             (0x08UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{13978 \textcolor{preprocessor}{\#define TIM\_DCR\_DBL\_4             (0x10UL << TIM\_DCR\_DBL\_Pos)                   }}
\DoxyCodeLine{13980 \textcolor{comment}{/*******************  Bit definition for TIM\_DMAR register  *******************/}}
\DoxyCodeLine{13981 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Pos         (0U)                                         }}
\DoxyCodeLine{13982 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB\_Msk         (0xFFFFUL << TIM\_DMAR\_DMAB\_Pos)               }}
\DoxyCodeLine{13983 \textcolor{preprocessor}{\#define TIM\_DMAR\_DMAB             TIM\_DMAR\_DMAB\_Msk                            }}
\DoxyCodeLine{13985 \textcolor{comment}{/*******************  Bit definition for TIM\_OR register  *********************/}}
\DoxyCodeLine{13986 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP\_Pos        (0U)                                          }}
\DoxyCodeLine{13987 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP\_Msk        (0x3UL << TIM\_OR\_TI1\_RMP\_Pos)                 }}
\DoxyCodeLine{13988 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP            TIM\_OR\_TI1\_RMP\_Msk                           }}
\DoxyCodeLine{13989 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP\_0          (0x1UL << TIM\_OR\_TI1\_RMP\_Pos)                 }}
\DoxyCodeLine{13990 \textcolor{preprocessor}{\#define TIM\_OR\_TI1\_RMP\_1          (0x2UL << TIM\_OR\_TI1\_RMP\_Pos)                 }}
\DoxyCodeLine{13992 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_Pos        (6U)                                         }}
\DoxyCodeLine{13993 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_Msk        (0x3UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{13994 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP            TIM\_OR\_TI4\_RMP\_Msk                           }}
\DoxyCodeLine{13995 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_0          (0x1UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{13996 \textcolor{preprocessor}{\#define TIM\_OR\_TI4\_RMP\_1          (0x2UL << TIM\_OR\_TI4\_RMP\_Pos)                 }}
\DoxyCodeLine{13997 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_Pos       (10U)                                        }}
\DoxyCodeLine{13998 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_Msk       (0x3UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{13999 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP           TIM\_OR\_ITR1\_RMP\_Msk                          }}
\DoxyCodeLine{14000 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_0         (0x1UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{14001 \textcolor{preprocessor}{\#define TIM\_OR\_ITR1\_RMP\_1         (0x2UL << TIM\_OR\_ITR1\_RMP\_Pos)                }}
\DoxyCodeLine{14004 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14005 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14006 \textcolor{comment}{/*         Universal Synchronous Asynchronous Receiver Transmitter            */}}
\DoxyCodeLine{14007 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14008 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14009 \textcolor{comment}{/*******************  Bit definition for USART\_SR register  *******************/}}
\DoxyCodeLine{14010 \textcolor{preprocessor}{\#define USART\_SR\_PE\_Pos               (0U)                                     }}
\DoxyCodeLine{14011 \textcolor{preprocessor}{\#define USART\_SR\_PE\_Msk               (0x1UL << USART\_SR\_PE\_Pos)                }}
\DoxyCodeLine{14012 \textcolor{preprocessor}{\#define USART\_SR\_PE                   USART\_SR\_PE\_Msk                          }}
\DoxyCodeLine{14013 \textcolor{preprocessor}{\#define USART\_SR\_FE\_Pos               (1U)                                     }}
\DoxyCodeLine{14014 \textcolor{preprocessor}{\#define USART\_SR\_FE\_Msk               (0x1UL << USART\_SR\_FE\_Pos)                }}
\DoxyCodeLine{14015 \textcolor{preprocessor}{\#define USART\_SR\_FE                   USART\_SR\_FE\_Msk                          }}
\DoxyCodeLine{14016 \textcolor{preprocessor}{\#define USART\_SR\_NE\_Pos               (2U)                                     }}
\DoxyCodeLine{14017 \textcolor{preprocessor}{\#define USART\_SR\_NE\_Msk               (0x1UL << USART\_SR\_NE\_Pos)                }}
\DoxyCodeLine{14018 \textcolor{preprocessor}{\#define USART\_SR\_NE                   USART\_SR\_NE\_Msk                          }}
\DoxyCodeLine{14019 \textcolor{preprocessor}{\#define USART\_SR\_ORE\_Pos              (3U)                                     }}
\DoxyCodeLine{14020 \textcolor{preprocessor}{\#define USART\_SR\_ORE\_Msk              (0x1UL << USART\_SR\_ORE\_Pos)               }}
\DoxyCodeLine{14021 \textcolor{preprocessor}{\#define USART\_SR\_ORE                  USART\_SR\_ORE\_Msk                         }}
\DoxyCodeLine{14022 \textcolor{preprocessor}{\#define USART\_SR\_IDLE\_Pos             (4U)                                     }}
\DoxyCodeLine{14023 \textcolor{preprocessor}{\#define USART\_SR\_IDLE\_Msk             (0x1UL << USART\_SR\_IDLE\_Pos)              }}
\DoxyCodeLine{14024 \textcolor{preprocessor}{\#define USART\_SR\_IDLE                 USART\_SR\_IDLE\_Msk                        }}
\DoxyCodeLine{14025 \textcolor{preprocessor}{\#define USART\_SR\_RXNE\_Pos             (5U)                                     }}
\DoxyCodeLine{14026 \textcolor{preprocessor}{\#define USART\_SR\_RXNE\_Msk             (0x1UL << USART\_SR\_RXNE\_Pos)              }}
\DoxyCodeLine{14027 \textcolor{preprocessor}{\#define USART\_SR\_RXNE                 USART\_SR\_RXNE\_Msk                        }}
\DoxyCodeLine{14028 \textcolor{preprocessor}{\#define USART\_SR\_TC\_Pos               (6U)                                     }}
\DoxyCodeLine{14029 \textcolor{preprocessor}{\#define USART\_SR\_TC\_Msk               (0x1UL << USART\_SR\_TC\_Pos)                }}
\DoxyCodeLine{14030 \textcolor{preprocessor}{\#define USART\_SR\_TC                   USART\_SR\_TC\_Msk                          }}
\DoxyCodeLine{14031 \textcolor{preprocessor}{\#define USART\_SR\_TXE\_Pos              (7U)                                     }}
\DoxyCodeLine{14032 \textcolor{preprocessor}{\#define USART\_SR\_TXE\_Msk              (0x1UL << USART\_SR\_TXE\_Pos)               }}
\DoxyCodeLine{14033 \textcolor{preprocessor}{\#define USART\_SR\_TXE                  USART\_SR\_TXE\_Msk                         }}
\DoxyCodeLine{14034 \textcolor{preprocessor}{\#define USART\_SR\_LBD\_Pos              (8U)                                     }}
\DoxyCodeLine{14035 \textcolor{preprocessor}{\#define USART\_SR\_LBD\_Msk              (0x1UL << USART\_SR\_LBD\_Pos)               }}
\DoxyCodeLine{14036 \textcolor{preprocessor}{\#define USART\_SR\_LBD                  USART\_SR\_LBD\_Msk                         }}
\DoxyCodeLine{14037 \textcolor{preprocessor}{\#define USART\_SR\_CTS\_Pos              (9U)                                     }}
\DoxyCodeLine{14038 \textcolor{preprocessor}{\#define USART\_SR\_CTS\_Msk              (0x1UL << USART\_SR\_CTS\_Pos)               }}
\DoxyCodeLine{14039 \textcolor{preprocessor}{\#define USART\_SR\_CTS                  USART\_SR\_CTS\_Msk                         }}
\DoxyCodeLine{14041 \textcolor{comment}{/*******************  Bit definition for USART\_DR register  *******************/}}
\DoxyCodeLine{14042 \textcolor{preprocessor}{\#define USART\_DR\_DR\_Pos               (0U)                                     }}
\DoxyCodeLine{14043 \textcolor{preprocessor}{\#define USART\_DR\_DR\_Msk               (0x1FFUL << USART\_DR\_DR\_Pos)              }}
\DoxyCodeLine{14044 \textcolor{preprocessor}{\#define USART\_DR\_DR                   USART\_DR\_DR\_Msk                          }}
\DoxyCodeLine{14046 \textcolor{comment}{/******************  Bit definition for USART\_BRR register  *******************/}}
\DoxyCodeLine{14047 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Fraction\_Pos    (0U)                                     }}
\DoxyCodeLine{14048 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Fraction\_Msk    (0xFUL << USART\_BRR\_DIV\_Fraction\_Pos)     }}
\DoxyCodeLine{14049 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Fraction        USART\_BRR\_DIV\_Fraction\_Msk               }}
\DoxyCodeLine{14050 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Mantissa\_Pos    (4U)                                     }}
\DoxyCodeLine{14051 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Mantissa\_Msk    (0xFFFUL << USART\_BRR\_DIV\_Mantissa\_Pos)   }}
\DoxyCodeLine{14052 \textcolor{preprocessor}{\#define USART\_BRR\_DIV\_Mantissa        USART\_BRR\_DIV\_Mantissa\_Msk               }}
\DoxyCodeLine{14054 \textcolor{comment}{/******************  Bit definition for USART\_CR1 register  *******************/}}
\DoxyCodeLine{14055 \textcolor{preprocessor}{\#define USART\_CR1\_SBK\_Pos             (0U)                                     }}
\DoxyCodeLine{14056 \textcolor{preprocessor}{\#define USART\_CR1\_SBK\_Msk             (0x1UL << USART\_CR1\_SBK\_Pos)              }}
\DoxyCodeLine{14057 \textcolor{preprocessor}{\#define USART\_CR1\_SBK                 USART\_CR1\_SBK\_Msk                        }}
\DoxyCodeLine{14058 \textcolor{preprocessor}{\#define USART\_CR1\_RWU\_Pos             (1U)                                     }}
\DoxyCodeLine{14059 \textcolor{preprocessor}{\#define USART\_CR1\_RWU\_Msk             (0x1UL << USART\_CR1\_RWU\_Pos)              }}
\DoxyCodeLine{14060 \textcolor{preprocessor}{\#define USART\_CR1\_RWU                 USART\_CR1\_RWU\_Msk                        }}
\DoxyCodeLine{14061 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Pos              (2U)                                     }}
\DoxyCodeLine{14062 \textcolor{preprocessor}{\#define USART\_CR1\_RE\_Msk              (0x1UL << USART\_CR1\_RE\_Pos)               }}
\DoxyCodeLine{14063 \textcolor{preprocessor}{\#define USART\_CR1\_RE                  USART\_CR1\_RE\_Msk                         }}
\DoxyCodeLine{14064 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Pos              (3U)                                     }}
\DoxyCodeLine{14065 \textcolor{preprocessor}{\#define USART\_CR1\_TE\_Msk              (0x1UL << USART\_CR1\_TE\_Pos)               }}
\DoxyCodeLine{14066 \textcolor{preprocessor}{\#define USART\_CR1\_TE                  USART\_CR1\_TE\_Msk                         }}
\DoxyCodeLine{14067 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Pos          (4U)                                     }}
\DoxyCodeLine{14068 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE\_Msk          (0x1UL << USART\_CR1\_IDLEIE\_Pos)           }}
\DoxyCodeLine{14069 \textcolor{preprocessor}{\#define USART\_CR1\_IDLEIE              USART\_CR1\_IDLEIE\_Msk                     }}
\DoxyCodeLine{14070 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Pos          (5U)                                     }}
\DoxyCodeLine{14071 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE\_Msk          (0x1UL << USART\_CR1\_RXNEIE\_Pos)           }}
\DoxyCodeLine{14072 \textcolor{preprocessor}{\#define USART\_CR1\_RXNEIE              USART\_CR1\_RXNEIE\_Msk                     }}
\DoxyCodeLine{14073 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Pos            (6U)                                     }}
\DoxyCodeLine{14074 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE\_Msk            (0x1UL << USART\_CR1\_TCIE\_Pos)             }}
\DoxyCodeLine{14075 \textcolor{preprocessor}{\#define USART\_CR1\_TCIE                USART\_CR1\_TCIE\_Msk                       }}
\DoxyCodeLine{14076 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Pos           (7U)                                     }}
\DoxyCodeLine{14077 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE\_Msk           (0x1UL << USART\_CR1\_TXEIE\_Pos)            }}
\DoxyCodeLine{14078 \textcolor{preprocessor}{\#define USART\_CR1\_TXEIE               USART\_CR1\_TXEIE\_Msk                      }}
\DoxyCodeLine{14079 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Pos            (8U)                                     }}
\DoxyCodeLine{14080 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE\_Msk            (0x1UL << USART\_CR1\_PEIE\_Pos)             }}
\DoxyCodeLine{14081 \textcolor{preprocessor}{\#define USART\_CR1\_PEIE                USART\_CR1\_PEIE\_Msk                       }}
\DoxyCodeLine{14082 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Pos              (9U)                                     }}
\DoxyCodeLine{14083 \textcolor{preprocessor}{\#define USART\_CR1\_PS\_Msk              (0x1UL << USART\_CR1\_PS\_Pos)               }}
\DoxyCodeLine{14084 \textcolor{preprocessor}{\#define USART\_CR1\_PS                  USART\_CR1\_PS\_Msk                         }}
\DoxyCodeLine{14085 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Pos             (10U)                                    }}
\DoxyCodeLine{14086 \textcolor{preprocessor}{\#define USART\_CR1\_PCE\_Msk             (0x1UL << USART\_CR1\_PCE\_Pos)              }}
\DoxyCodeLine{14087 \textcolor{preprocessor}{\#define USART\_CR1\_PCE                 USART\_CR1\_PCE\_Msk                        }}
\DoxyCodeLine{14088 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Pos            (11U)                                    }}
\DoxyCodeLine{14089 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE\_Msk            (0x1UL << USART\_CR1\_WAKE\_Pos)             }}
\DoxyCodeLine{14090 \textcolor{preprocessor}{\#define USART\_CR1\_WAKE                USART\_CR1\_WAKE\_Msk                       }}
\DoxyCodeLine{14091 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Pos               (12U)                                    }}
\DoxyCodeLine{14092 \textcolor{preprocessor}{\#define USART\_CR1\_M\_Msk               (0x1UL << USART\_CR1\_M\_Pos)                }}
\DoxyCodeLine{14093 \textcolor{preprocessor}{\#define USART\_CR1\_M                   USART\_CR1\_M\_Msk                          }}
\DoxyCodeLine{14094 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Pos              (13U)                                    }}
\DoxyCodeLine{14095 \textcolor{preprocessor}{\#define USART\_CR1\_UE\_Msk              (0x1UL << USART\_CR1\_UE\_Pos)               }}
\DoxyCodeLine{14096 \textcolor{preprocessor}{\#define USART\_CR1\_UE                  USART\_CR1\_UE\_Msk                         }}
\DoxyCodeLine{14097 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Pos           (15U)                                    }}
\DoxyCodeLine{14098 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8\_Msk           (0x1UL << USART\_CR1\_OVER8\_Pos)            }}
\DoxyCodeLine{14099 \textcolor{preprocessor}{\#define USART\_CR1\_OVER8               USART\_CR1\_OVER8\_Msk                      }}
\DoxyCodeLine{14101 \textcolor{comment}{/******************  Bit definition for USART\_CR2 register  *******************/}}
\DoxyCodeLine{14102 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Pos             (0U)                                     }}
\DoxyCodeLine{14103 \textcolor{preprocessor}{\#define USART\_CR2\_ADD\_Msk             (0xFUL << USART\_CR2\_ADD\_Pos)              }}
\DoxyCodeLine{14104 \textcolor{preprocessor}{\#define USART\_CR2\_ADD                 USART\_CR2\_ADD\_Msk                        }}
\DoxyCodeLine{14105 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Pos            (5U)                                     }}
\DoxyCodeLine{14106 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL\_Msk            (0x1UL << USART\_CR2\_LBDL\_Pos)             }}
\DoxyCodeLine{14107 \textcolor{preprocessor}{\#define USART\_CR2\_LBDL                USART\_CR2\_LBDL\_Msk                       }}
\DoxyCodeLine{14108 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Pos           (6U)                                     }}
\DoxyCodeLine{14109 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE\_Msk           (0x1UL << USART\_CR2\_LBDIE\_Pos)            }}
\DoxyCodeLine{14110 \textcolor{preprocessor}{\#define USART\_CR2\_LBDIE               USART\_CR2\_LBDIE\_Msk                      }}
\DoxyCodeLine{14111 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Pos            (8U)                                     }}
\DoxyCodeLine{14112 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL\_Msk            (0x1UL << USART\_CR2\_LBCL\_Pos)             }}
\DoxyCodeLine{14113 \textcolor{preprocessor}{\#define USART\_CR2\_LBCL                USART\_CR2\_LBCL\_Msk                       }}
\DoxyCodeLine{14114 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Pos            (9U)                                     }}
\DoxyCodeLine{14115 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA\_Msk            (0x1UL << USART\_CR2\_CPHA\_Pos)             }}
\DoxyCodeLine{14116 \textcolor{preprocessor}{\#define USART\_CR2\_CPHA                USART\_CR2\_CPHA\_Msk                       }}
\DoxyCodeLine{14117 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Pos            (10U)                                    }}
\DoxyCodeLine{14118 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL\_Msk            (0x1UL << USART\_CR2\_CPOL\_Pos)             }}
\DoxyCodeLine{14119 \textcolor{preprocessor}{\#define USART\_CR2\_CPOL                USART\_CR2\_CPOL\_Msk                       }}
\DoxyCodeLine{14120 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Pos           (11U)                                    }}
\DoxyCodeLine{14121 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN\_Msk           (0x1UL << USART\_CR2\_CLKEN\_Pos)            }}
\DoxyCodeLine{14122 \textcolor{preprocessor}{\#define USART\_CR2\_CLKEN               USART\_CR2\_CLKEN\_Msk                      }}
\DoxyCodeLine{14124 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Pos            (12U)                                    }}
\DoxyCodeLine{14125 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_Msk            (0x3UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{14126 \textcolor{preprocessor}{\#define USART\_CR2\_STOP                USART\_CR2\_STOP\_Msk                       }}
\DoxyCodeLine{14127 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_0              (0x1UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{14128 \textcolor{preprocessor}{\#define USART\_CR2\_STOP\_1              (0x2UL << USART\_CR2\_STOP\_Pos)             }}
\DoxyCodeLine{14130 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Pos           (14U)                                    }}
\DoxyCodeLine{14131 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN\_Msk           (0x1UL << USART\_CR2\_LINEN\_Pos)            }}
\DoxyCodeLine{14132 \textcolor{preprocessor}{\#define USART\_CR2\_LINEN               USART\_CR2\_LINEN\_Msk                      }}
\DoxyCodeLine{14134 \textcolor{comment}{/******************  Bit definition for USART\_CR3 register  *******************/}}
\DoxyCodeLine{14135 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Pos             (0U)                                     }}
\DoxyCodeLine{14136 \textcolor{preprocessor}{\#define USART\_CR3\_EIE\_Msk             (0x1UL << USART\_CR3\_EIE\_Pos)              }}
\DoxyCodeLine{14137 \textcolor{preprocessor}{\#define USART\_CR3\_EIE                 USART\_CR3\_EIE\_Msk                        }}
\DoxyCodeLine{14138 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Pos            (1U)                                     }}
\DoxyCodeLine{14139 \textcolor{preprocessor}{\#define USART\_CR3\_IREN\_Msk            (0x1UL << USART\_CR3\_IREN\_Pos)             }}
\DoxyCodeLine{14140 \textcolor{preprocessor}{\#define USART\_CR3\_IREN                USART\_CR3\_IREN\_Msk                       }}
\DoxyCodeLine{14141 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Pos            (2U)                                     }}
\DoxyCodeLine{14142 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP\_Msk            (0x1UL << USART\_CR3\_IRLP\_Pos)             }}
\DoxyCodeLine{14143 \textcolor{preprocessor}{\#define USART\_CR3\_IRLP                USART\_CR3\_IRLP\_Msk                       }}
\DoxyCodeLine{14144 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Pos           (3U)                                     }}
\DoxyCodeLine{14145 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL\_Msk           (0x1UL << USART\_CR3\_HDSEL\_Pos)            }}
\DoxyCodeLine{14146 \textcolor{preprocessor}{\#define USART\_CR3\_HDSEL               USART\_CR3\_HDSEL\_Msk                      }}
\DoxyCodeLine{14147 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Pos            (4U)                                     }}
\DoxyCodeLine{14148 \textcolor{preprocessor}{\#define USART\_CR3\_NACK\_Msk            (0x1UL << USART\_CR3\_NACK\_Pos)             }}
\DoxyCodeLine{14149 \textcolor{preprocessor}{\#define USART\_CR3\_NACK                USART\_CR3\_NACK\_Msk                       }}
\DoxyCodeLine{14150 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Pos            (5U)                                     }}
\DoxyCodeLine{14151 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN\_Msk            (0x1UL << USART\_CR3\_SCEN\_Pos)             }}
\DoxyCodeLine{14152 \textcolor{preprocessor}{\#define USART\_CR3\_SCEN                USART\_CR3\_SCEN\_Msk                       }}
\DoxyCodeLine{14153 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Pos            (6U)                                     }}
\DoxyCodeLine{14154 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR\_Msk            (0x1UL << USART\_CR3\_DMAR\_Pos)             }}
\DoxyCodeLine{14155 \textcolor{preprocessor}{\#define USART\_CR3\_DMAR                USART\_CR3\_DMAR\_Msk                       }}
\DoxyCodeLine{14156 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Pos            (7U)                                     }}
\DoxyCodeLine{14157 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT\_Msk            (0x1UL << USART\_CR3\_DMAT\_Pos)             }}
\DoxyCodeLine{14158 \textcolor{preprocessor}{\#define USART\_CR3\_DMAT                USART\_CR3\_DMAT\_Msk                       }}
\DoxyCodeLine{14159 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Pos            (8U)                                     }}
\DoxyCodeLine{14160 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE\_Msk            (0x1UL << USART\_CR3\_RTSE\_Pos)             }}
\DoxyCodeLine{14161 \textcolor{preprocessor}{\#define USART\_CR3\_RTSE                USART\_CR3\_RTSE\_Msk                       }}
\DoxyCodeLine{14162 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Pos            (9U)                                     }}
\DoxyCodeLine{14163 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE\_Msk            (0x1UL << USART\_CR3\_CTSE\_Pos)             }}
\DoxyCodeLine{14164 \textcolor{preprocessor}{\#define USART\_CR3\_CTSE                USART\_CR3\_CTSE\_Msk                       }}
\DoxyCodeLine{14165 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Pos           (10U)                                    }}
\DoxyCodeLine{14166 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE\_Msk           (0x1UL << USART\_CR3\_CTSIE\_Pos)            }}
\DoxyCodeLine{14167 \textcolor{preprocessor}{\#define USART\_CR3\_CTSIE               USART\_CR3\_CTSIE\_Msk                      }}
\DoxyCodeLine{14168 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Pos          (11U)                                    }}
\DoxyCodeLine{14169 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT\_Msk          (0x1UL << USART\_CR3\_ONEBIT\_Pos)           }}
\DoxyCodeLine{14170 \textcolor{preprocessor}{\#define USART\_CR3\_ONEBIT              USART\_CR3\_ONEBIT\_Msk                     }}
\DoxyCodeLine{14172 \textcolor{comment}{/******************  Bit definition for USART\_GTPR register  ******************/}}
\DoxyCodeLine{14173 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Pos            (0U)                                     }}
\DoxyCodeLine{14174 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_Msk            (0xFFUL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14175 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC                USART\_GTPR\_PSC\_Msk                       }}
\DoxyCodeLine{14176 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_0              (0x01UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14177 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_1              (0x02UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14178 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_2              (0x04UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14179 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_3              (0x08UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14180 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_4              (0x10UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14181 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_5              (0x20UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14182 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_6              (0x40UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14183 \textcolor{preprocessor}{\#define USART\_GTPR\_PSC\_7              (0x80UL << USART\_GTPR\_PSC\_Pos)            }}
\DoxyCodeLine{14185 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Pos             (8U)                                     }}
\DoxyCodeLine{14186 \textcolor{preprocessor}{\#define USART\_GTPR\_GT\_Msk             (0xFFUL << USART\_GTPR\_GT\_Pos)             }}
\DoxyCodeLine{14187 \textcolor{preprocessor}{\#define USART\_GTPR\_GT                 USART\_GTPR\_GT\_Msk                        }}
\DoxyCodeLine{14189 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14190 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14191 \textcolor{comment}{/*                            Window WATCHDOG                                 */}}
\DoxyCodeLine{14192 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14193 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14194 \textcolor{comment}{/*******************  Bit definition for WWDG\_CR register  ********************/}}
\DoxyCodeLine{14195 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Pos           (0U)                                           }}
\DoxyCodeLine{14196 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_Msk           (0x7FUL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{14197 \textcolor{preprocessor}{\#define WWDG\_CR\_T               WWDG\_CR\_T\_Msk                                  }}
\DoxyCodeLine{14198 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_0             (0x01UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{14199 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_1             (0x02UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{14200 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_2             (0x04UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{14201 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_3             (0x08UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{14202 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_4             (0x10UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{14203 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_5             (0x20UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{14204 \textcolor{preprocessor}{\#define WWDG\_CR\_T\_6             (0x40UL << WWDG\_CR\_T\_Pos)                       }}
\DoxyCodeLine{14205 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{14206 \textcolor{preprocessor}{\#define  WWDG\_CR\_T0                          WWDG\_CR\_T\_0}}
\DoxyCodeLine{14207 \textcolor{preprocessor}{\#define  WWDG\_CR\_T1                          WWDG\_CR\_T\_1}}
\DoxyCodeLine{14208 \textcolor{preprocessor}{\#define  WWDG\_CR\_T2                          WWDG\_CR\_T\_2}}
\DoxyCodeLine{14209 \textcolor{preprocessor}{\#define  WWDG\_CR\_T3                          WWDG\_CR\_T\_3}}
\DoxyCodeLine{14210 \textcolor{preprocessor}{\#define  WWDG\_CR\_T4                          WWDG\_CR\_T\_4}}
\DoxyCodeLine{14211 \textcolor{preprocessor}{\#define  WWDG\_CR\_T5                          WWDG\_CR\_T\_5}}
\DoxyCodeLine{14212 \textcolor{preprocessor}{\#define  WWDG\_CR\_T6                          WWDG\_CR\_T\_6}}
\DoxyCodeLine{14213 }
\DoxyCodeLine{14214 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Pos        (7U)                                           }}
\DoxyCodeLine{14215 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA\_Msk        (0x1UL << WWDG\_CR\_WDGA\_Pos)                     }}
\DoxyCodeLine{14216 \textcolor{preprocessor}{\#define WWDG\_CR\_WDGA            WWDG\_CR\_WDGA\_Msk                               }}
\DoxyCodeLine{14218 \textcolor{comment}{/*******************  Bit definition for WWDG\_CFR register  *******************/}}
\DoxyCodeLine{14219 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Pos          (0U)                                           }}
\DoxyCodeLine{14220 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_Msk          (0x7FUL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{14221 \textcolor{preprocessor}{\#define WWDG\_CFR\_W              WWDG\_CFR\_W\_Msk                                 }}
\DoxyCodeLine{14222 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_0            (0x01UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{14223 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_1            (0x02UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{14224 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_2            (0x04UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{14225 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_3            (0x08UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{14226 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_4            (0x10UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{14227 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_5            (0x20UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{14228 \textcolor{preprocessor}{\#define WWDG\_CFR\_W\_6            (0x40UL << WWDG\_CFR\_W\_Pos)                      }}
\DoxyCodeLine{14229 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{14230 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W0                         WWDG\_CFR\_W\_0}}
\DoxyCodeLine{14231 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W1                         WWDG\_CFR\_W\_1}}
\DoxyCodeLine{14232 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W2                         WWDG\_CFR\_W\_2}}
\DoxyCodeLine{14233 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W3                         WWDG\_CFR\_W\_3}}
\DoxyCodeLine{14234 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W4                         WWDG\_CFR\_W\_4}}
\DoxyCodeLine{14235 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W5                         WWDG\_CFR\_W\_5}}
\DoxyCodeLine{14236 \textcolor{preprocessor}{\#define  WWDG\_CFR\_W6                         WWDG\_CFR\_W\_6}}
\DoxyCodeLine{14237 }
\DoxyCodeLine{14238 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Pos      (7U)                                           }}
\DoxyCodeLine{14239 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_Msk      (0x3UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{14240 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB          WWDG\_CFR\_WDGTB\_Msk                             }}
\DoxyCodeLine{14241 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_0        (0x1UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{14242 \textcolor{preprocessor}{\#define WWDG\_CFR\_WDGTB\_1        (0x2UL << WWDG\_CFR\_WDGTB\_Pos)                   }}
\DoxyCodeLine{14243 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{14244 \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB0                     WWDG\_CFR\_WDGTB\_0}}
\DoxyCodeLine{14245 \textcolor{preprocessor}{\#define  WWDG\_CFR\_WDGTB1                     WWDG\_CFR\_WDGTB\_1}}
\DoxyCodeLine{14246 }
\DoxyCodeLine{14247 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Pos        (9U)                                           }}
\DoxyCodeLine{14248 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI\_Msk        (0x1UL << WWDG\_CFR\_EWI\_Pos)                     }}
\DoxyCodeLine{14249 \textcolor{preprocessor}{\#define WWDG\_CFR\_EWI            WWDG\_CFR\_EWI\_Msk                               }}
\DoxyCodeLine{14251 \textcolor{comment}{/*******************  Bit definition for WWDG\_SR register  ********************/}}
\DoxyCodeLine{14252 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Pos        (0U)                                           }}
\DoxyCodeLine{14253 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF\_Msk        (0x1UL << WWDG\_SR\_EWIF\_Pos)                     }}
\DoxyCodeLine{14254 \textcolor{preprocessor}{\#define WWDG\_SR\_EWIF            WWDG\_SR\_EWIF\_Msk                               }}
\DoxyCodeLine{14257 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14258 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14259 \textcolor{comment}{/*                                DBG                                         */}}
\DoxyCodeLine{14260 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14261 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14262 \textcolor{comment}{/********************  Bit definition for DBGMCU\_IDCODE register  *************/}}
\DoxyCodeLine{14263 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Pos                     (0U)                      }}
\DoxyCodeLine{14264 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID\_Msk                     (0xFFFUL << DBGMCU\_IDCODE\_DEV\_ID\_Pos) }}
\DoxyCodeLine{14265 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_DEV\_ID                         DBGMCU\_IDCODE\_DEV\_ID\_Msk  }}
\DoxyCodeLine{14266 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Pos                     (16U)                     }}
\DoxyCodeLine{14267 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID\_Msk                     (0xFFFFUL << DBGMCU\_IDCODE\_REV\_ID\_Pos) }}
\DoxyCodeLine{14268 \textcolor{preprocessor}{\#define DBGMCU\_IDCODE\_REV\_ID                         DBGMCU\_IDCODE\_REV\_ID\_Msk  }}
\DoxyCodeLine{14269 }
\DoxyCodeLine{14270 \textcolor{comment}{/********************  Bit definition for DBGMCU\_CR register  *****************/}}
\DoxyCodeLine{14271 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Pos                      (0U)                      }}
\DoxyCodeLine{14272 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP\_Msk                      (0x1UL << DBGMCU\_CR\_DBG\_SLEEP\_Pos) }}
\DoxyCodeLine{14273 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_SLEEP                          DBGMCU\_CR\_DBG\_SLEEP\_Msk   }}
\DoxyCodeLine{14274 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Pos                       (1U)                      }}
\DoxyCodeLine{14275 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP\_Msk                       (0x1UL << DBGMCU\_CR\_DBG\_STOP\_Pos) }}
\DoxyCodeLine{14276 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STOP                           DBGMCU\_CR\_DBG\_STOP\_Msk    }}
\DoxyCodeLine{14277 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Pos                    (2U)                      }}
\DoxyCodeLine{14278 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY\_Msk                    (0x1UL << DBGMCU\_CR\_DBG\_STANDBY\_Pos) }}
\DoxyCodeLine{14279 \textcolor{preprocessor}{\#define DBGMCU\_CR\_DBG\_STANDBY                        DBGMCU\_CR\_DBG\_STANDBY\_Msk }}
\DoxyCodeLine{14280 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Pos                     (5U)                      }}
\DoxyCodeLine{14281 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN\_Msk                     (0x1UL << DBGMCU\_CR\_TRACE\_IOEN\_Pos) }}
\DoxyCodeLine{14282 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_IOEN                         DBGMCU\_CR\_TRACE\_IOEN\_Msk  }}
\DoxyCodeLine{14283 }
\DoxyCodeLine{14284 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Pos                     (6U)                      }}
\DoxyCodeLine{14285 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_Msk                     (0x3UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{14286 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE                         DBGMCU\_CR\_TRACE\_MODE\_Msk  }}
\DoxyCodeLine{14287 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_0                       (0x1UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{14288 \textcolor{preprocessor}{\#define DBGMCU\_CR\_TRACE\_MODE\_1                       (0x2UL << DBGMCU\_CR\_TRACE\_MODE\_Pos) }}
\DoxyCodeLine{14290 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB1\_FZ register  ************/}}
\DoxyCodeLine{14291 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos             (0U)                      }}
\DoxyCodeLine{14292 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos) }}
\DoxyCodeLine{14293 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk }}
\DoxyCodeLine{14294 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos             (1U)                      }}
\DoxyCodeLine{14295 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos) }}
\DoxyCodeLine{14296 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk }}
\DoxyCodeLine{14297 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Pos             (2U)                      }}
\DoxyCodeLine{14298 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Pos) }}
\DoxyCodeLine{14299 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Msk }}
\DoxyCodeLine{14300 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos             (3U)                      }}
\DoxyCodeLine{14301 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos) }}
\DoxyCodeLine{14302 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk }}
\DoxyCodeLine{14303 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos             (4U)                      }}
\DoxyCodeLine{14304 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos) }}
\DoxyCodeLine{14305 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk }}
\DoxyCodeLine{14306 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Pos             (5U)                      }}
\DoxyCodeLine{14307 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Pos) }}
\DoxyCodeLine{14308 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Msk }}
\DoxyCodeLine{14309 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Pos            (6U)                      }}
\DoxyCodeLine{14310 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Msk            (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Pos) }}
\DoxyCodeLine{14311 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP                DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Msk }}
\DoxyCodeLine{14312 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Pos            (7U)                      }}
\DoxyCodeLine{14313 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Msk            (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Pos) }}
\DoxyCodeLine{14314 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP                DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Msk }}
\DoxyCodeLine{14315 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Pos            (8U)                      }}
\DoxyCodeLine{14316 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Msk            (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Pos) }}
\DoxyCodeLine{14317 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP                DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Msk }}
\DoxyCodeLine{14318 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos              (10U)                     }}
\DoxyCodeLine{14319 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk              (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos) }}
\DoxyCodeLine{14320 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP                  DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk }}
\DoxyCodeLine{14321 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos             (11U)                     }}
\DoxyCodeLine{14322 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos) }}
\DoxyCodeLine{14323 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk }}
\DoxyCodeLine{14324 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos             (12U)                     }}
\DoxyCodeLine{14325 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos) }}
\DoxyCodeLine{14326 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk }}
\DoxyCodeLine{14327 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos    (21U)                     }}
\DoxyCodeLine{14328 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{14329 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk }}
\DoxyCodeLine{14330 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos    (22U)                     }}
\DoxyCodeLine{14331 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{14332 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk }}
\DoxyCodeLine{14333 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Pos    (23U)                     }}
\DoxyCodeLine{14334 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Msk    (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Pos) }}
\DoxyCodeLine{14335 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT        DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Msk }}
\DoxyCodeLine{14336 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Pos             (25U)                     }}
\DoxyCodeLine{14337 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Pos) }}
\DoxyCodeLine{14338 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Msk }}
\DoxyCodeLine{14339 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Pos             (26U)                     }}
\DoxyCodeLine{14340 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Msk             (0x1UL << DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Pos) }}
\DoxyCodeLine{14341 \textcolor{preprocessor}{\#define DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP                 DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Msk }}
\DoxyCodeLine{14342 \textcolor{comment}{/* Old IWDGSTOP bit definition, maintained for legacy purpose */}}
\DoxyCodeLine{14343 \textcolor{preprocessor}{\#define  DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP           DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}}
\DoxyCodeLine{14344 }
\DoxyCodeLine{14345 \textcolor{comment}{/********************  Bit definition for DBGMCU\_APB2\_FZ register  ************/}}
\DoxyCodeLine{14346 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos             (0U)                      }}
\DoxyCodeLine{14347 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk             (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos) }}
\DoxyCodeLine{14348 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP                 DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk }}
\DoxyCodeLine{14349 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Pos             (1U)                      }}
\DoxyCodeLine{14350 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Msk             (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Pos) }}
\DoxyCodeLine{14351 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP                 DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Msk }}
\DoxyCodeLine{14352 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos             (16U)                     }}
\DoxyCodeLine{14353 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk             (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos) }}
\DoxyCodeLine{14354 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP                 DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk }}
\DoxyCodeLine{14355 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Pos            (17U)                     }}
\DoxyCodeLine{14356 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Msk            (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Pos) }}
\DoxyCodeLine{14357 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP                DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Msk }}
\DoxyCodeLine{14358 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos            (18U)                     }}
\DoxyCodeLine{14359 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk            (0x1UL << DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos) }}
\DoxyCodeLine{14360 \textcolor{preprocessor}{\#define DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP                DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk }}
\DoxyCodeLine{14361 }
\DoxyCodeLine{14362 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14363 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14364 \textcolor{comment}{/*                Ethernet MAC Registers bits definitions                     */}}
\DoxyCodeLine{14365 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{14366 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14367 \textcolor{comment}{/* Bit definition for Ethernet MAC Control Register register */}}
\DoxyCodeLine{14368 \textcolor{preprocessor}{\#define ETH\_MACCR\_WD\_Pos                              (23U)                    }}
\DoxyCodeLine{14369 \textcolor{preprocessor}{\#define ETH\_MACCR\_WD\_Msk                              (0x1UL << ETH\_MACCR\_WD\_Pos) }}
\DoxyCodeLine{14370 \textcolor{preprocessor}{\#define ETH\_MACCR\_WD                                  ETH\_MACCR\_WD\_Msk         }\textcolor{comment}{/* Watchdog disable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14371 \textcolor{preprocessor}{\#define ETH\_MACCR\_JD\_Pos                              (22U)                    }}
\DoxyCodeLine{14372 \textcolor{preprocessor}{\#define ETH\_MACCR\_JD\_Msk                              (0x1UL << ETH\_MACCR\_JD\_Pos) }}
\DoxyCodeLine{14373 \textcolor{preprocessor}{\#define ETH\_MACCR\_JD                                  ETH\_MACCR\_JD\_Msk         }\textcolor{comment}{/* Jabber disable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14374 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_Pos                             (17U)                    }}
\DoxyCodeLine{14375 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_Msk                             (0x7UL << ETH\_MACCR\_IFG\_Pos) }}
\DoxyCodeLine{14376 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG                                 ETH\_MACCR\_IFG\_Msk        }\textcolor{comment}{/* Inter-\/frame gap */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14377 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_96Bit                           0x00000000U              }\textcolor{comment}{/* Minimum IFG between frames during transmission is 96Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14378 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_88Bit                           0x00020000U              }\textcolor{comment}{/* Minimum IFG between frames during transmission is 88Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14379 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_80Bit                           0x00040000U              }\textcolor{comment}{/* Minimum IFG between frames during transmission is 80Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14380 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_72Bit                           0x00060000U              }\textcolor{comment}{/* Minimum IFG between frames during transmission is 72Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14381 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_64Bit                           0x00080000U              }\textcolor{comment}{/* Minimum IFG between frames during transmission is 64Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14382 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_56Bit                           0x000A0000U              }\textcolor{comment}{/* Minimum IFG between frames during transmission is 56Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14383 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_48Bit                           0x000C0000U              }\textcolor{comment}{/* Minimum IFG between frames during transmission is 48Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14384 \textcolor{preprocessor}{\#define ETH\_MACCR\_IFG\_40Bit                           0x000E0000U              }\textcolor{comment}{/* Minimum IFG between frames during transmission is 40Bit */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14385 \textcolor{preprocessor}{\#define ETH\_MACCR\_CSD\_Pos                             (16U)                    }}
\DoxyCodeLine{14386 \textcolor{preprocessor}{\#define ETH\_MACCR\_CSD\_Msk                             (0x1UL << ETH\_MACCR\_CSD\_Pos) }}
\DoxyCodeLine{14387 \textcolor{preprocessor}{\#define ETH\_MACCR\_CSD                                 ETH\_MACCR\_CSD\_Msk        }\textcolor{comment}{/* Carrier sense disable (during transmission) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14388 \textcolor{preprocessor}{\#define ETH\_MACCR\_FES\_Pos                             (14U)                    }}
\DoxyCodeLine{14389 \textcolor{preprocessor}{\#define ETH\_MACCR\_FES\_Msk                             (0x1UL << ETH\_MACCR\_FES\_Pos) }}
\DoxyCodeLine{14390 \textcolor{preprocessor}{\#define ETH\_MACCR\_FES                                 ETH\_MACCR\_FES\_Msk        }\textcolor{comment}{/* Fast ethernet speed */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14391 \textcolor{preprocessor}{\#define ETH\_MACCR\_ROD\_Pos                             (13U)                    }}
\DoxyCodeLine{14392 \textcolor{preprocessor}{\#define ETH\_MACCR\_ROD\_Msk                             (0x1UL << ETH\_MACCR\_ROD\_Pos) }}
\DoxyCodeLine{14393 \textcolor{preprocessor}{\#define ETH\_MACCR\_ROD                                 ETH\_MACCR\_ROD\_Msk        }\textcolor{comment}{/* Receive own disable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14394 \textcolor{preprocessor}{\#define ETH\_MACCR\_LM\_Pos                              (12U)                    }}
\DoxyCodeLine{14395 \textcolor{preprocessor}{\#define ETH\_MACCR\_LM\_Msk                              (0x1UL << ETH\_MACCR\_LM\_Pos) }}
\DoxyCodeLine{14396 \textcolor{preprocessor}{\#define ETH\_MACCR\_LM                                  ETH\_MACCR\_LM\_Msk         }\textcolor{comment}{/* loopback mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14397 \textcolor{preprocessor}{\#define ETH\_MACCR\_DM\_Pos                              (11U)                    }}
\DoxyCodeLine{14398 \textcolor{preprocessor}{\#define ETH\_MACCR\_DM\_Msk                              (0x1UL << ETH\_MACCR\_DM\_Pos) }}
\DoxyCodeLine{14399 \textcolor{preprocessor}{\#define ETH\_MACCR\_DM                                  ETH\_MACCR\_DM\_Msk         }\textcolor{comment}{/* Duplex mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14400 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPCO\_Pos                            (10U)                    }}
\DoxyCodeLine{14401 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPCO\_Msk                            (0x1UL << ETH\_MACCR\_IPCO\_Pos) }}
\DoxyCodeLine{14402 \textcolor{preprocessor}{\#define ETH\_MACCR\_IPCO                                ETH\_MACCR\_IPCO\_Msk       }\textcolor{comment}{/* IP Checksum offload */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14403 \textcolor{preprocessor}{\#define ETH\_MACCR\_RD\_Pos                              (9U)                     }}
\DoxyCodeLine{14404 \textcolor{preprocessor}{\#define ETH\_MACCR\_RD\_Msk                              (0x1UL << ETH\_MACCR\_RD\_Pos) }}
\DoxyCodeLine{14405 \textcolor{preprocessor}{\#define ETH\_MACCR\_RD                                  ETH\_MACCR\_RD\_Msk         }\textcolor{comment}{/* Retry disable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14406 \textcolor{preprocessor}{\#define ETH\_MACCR\_APCS\_Pos                            (7U)                     }}
\DoxyCodeLine{14407 \textcolor{preprocessor}{\#define ETH\_MACCR\_APCS\_Msk                            (0x1UL << ETH\_MACCR\_APCS\_Pos) }}
\DoxyCodeLine{14408 \textcolor{preprocessor}{\#define ETH\_MACCR\_APCS                                ETH\_MACCR\_APCS\_Msk       }\textcolor{comment}{/* Automatic Pad/CRC stripping */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14409 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_Pos                              (5U)                     }}
\DoxyCodeLine{14410 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_Msk                              (0x3UL << ETH\_MACCR\_BL\_Pos) }}
\DoxyCodeLine{14411 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL                                  ETH\_MACCR\_BL\_Msk         }\textcolor{comment}{/* Back-\/off limit: random integer number (r) of slot time delays before rescheduling}}
\DoxyCodeLine{14412 \textcolor{comment}{                                                       a transmission attempt during retries after a collision: 0 =< r <2\string^k */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14413 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_10                               0x00000000U              }\textcolor{comment}{/* k = min (n, 10) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14414 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_8                                0x00000020U              }\textcolor{comment}{/* k = min (n, 8) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14415 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_4                                0x00000040U              }\textcolor{comment}{/* k = min (n, 4) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14416 \textcolor{preprocessor}{\#define ETH\_MACCR\_BL\_1                                0x00000060U              }\textcolor{comment}{/* k = min (n, 1) */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{14417 \textcolor{preprocessor}{\#define ETH\_MACCR\_DC\_Pos                              (4U)                     }}
\DoxyCodeLine{14418 \textcolor{preprocessor}{\#define ETH\_MACCR\_DC\_Msk                              (0x1UL << ETH\_MACCR\_DC\_Pos) }}
\DoxyCodeLine{14419 \textcolor{preprocessor}{\#define ETH\_MACCR\_DC                                  ETH\_MACCR\_DC\_Msk         }\textcolor{comment}{/* Defferal check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14420 \textcolor{preprocessor}{\#define ETH\_MACCR\_TE\_Pos                              (3U)                     }}
\DoxyCodeLine{14421 \textcolor{preprocessor}{\#define ETH\_MACCR\_TE\_Msk                              (0x1UL << ETH\_MACCR\_TE\_Pos) }}
\DoxyCodeLine{14422 \textcolor{preprocessor}{\#define ETH\_MACCR\_TE                                  ETH\_MACCR\_TE\_Msk         }\textcolor{comment}{/* Transmitter enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14423 \textcolor{preprocessor}{\#define ETH\_MACCR\_RE\_Pos                              (2U)                     }}
\DoxyCodeLine{14424 \textcolor{preprocessor}{\#define ETH\_MACCR\_RE\_Msk                              (0x1UL << ETH\_MACCR\_RE\_Pos) }}
\DoxyCodeLine{14425 \textcolor{preprocessor}{\#define ETH\_MACCR\_RE                                  ETH\_MACCR\_RE\_Msk         }\textcolor{comment}{/* Receiver enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14426 }
\DoxyCodeLine{14427 \textcolor{comment}{/* Bit definition for Ethernet MAC Frame Filter Register */}}
\DoxyCodeLine{14428 \textcolor{preprocessor}{\#define ETH\_MACFFR\_RA\_Pos                             (31U)                    }}
\DoxyCodeLine{14429 \textcolor{preprocessor}{\#define ETH\_MACFFR\_RA\_Msk                             (0x1UL << ETH\_MACFFR\_RA\_Pos) }}
\DoxyCodeLine{14430 \textcolor{preprocessor}{\#define ETH\_MACFFR\_RA                                 ETH\_MACFFR\_RA\_Msk        }\textcolor{comment}{/* Receive all */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14431 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HPF\_Pos                            (10U)                    }}
\DoxyCodeLine{14432 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HPF\_Msk                            (0x1UL << ETH\_MACFFR\_HPF\_Pos) }}
\DoxyCodeLine{14433 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HPF                                ETH\_MACFFR\_HPF\_Msk       }\textcolor{comment}{/* Hash or perfect filter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14434 \textcolor{preprocessor}{\#define ETH\_MACFFR\_SAF\_Pos                            (9U)                     }}
\DoxyCodeLine{14435 \textcolor{preprocessor}{\#define ETH\_MACFFR\_SAF\_Msk                            (0x1UL << ETH\_MACFFR\_SAF\_Pos) }}
\DoxyCodeLine{14436 \textcolor{preprocessor}{\#define ETH\_MACFFR\_SAF                                ETH\_MACFFR\_SAF\_Msk       }\textcolor{comment}{/* Source address filter enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14437 \textcolor{preprocessor}{\#define ETH\_MACFFR\_SAIF\_Pos                           (8U)                     }}
\DoxyCodeLine{14438 \textcolor{preprocessor}{\#define ETH\_MACFFR\_SAIF\_Msk                           (0x1UL << ETH\_MACFFR\_SAIF\_Pos) }}
\DoxyCodeLine{14439 \textcolor{preprocessor}{\#define ETH\_MACFFR\_SAIF                               ETH\_MACFFR\_SAIF\_Msk      }\textcolor{comment}{/* SA inverse filtering */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{14440 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_Pos                            (6U)                     }}
\DoxyCodeLine{14441 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_Msk                            (0x3UL << ETH\_MACFFR\_PCF\_Pos) }}
\DoxyCodeLine{14442 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF                                ETH\_MACFFR\_PCF\_Msk       }\textcolor{comment}{/* Pass control frames: 3 cases */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14443 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_BlockAll\_Pos                   (6U)                     }}
\DoxyCodeLine{14444 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_BlockAll\_Msk                   (0x1UL << ETH\_MACFFR\_PCF\_BlockAll\_Pos) }}
\DoxyCodeLine{14445 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_BlockAll                       ETH\_MACFFR\_PCF\_BlockAll\_Msk }\textcolor{comment}{/* MAC filters all control frames from reaching the application */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14446 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_ForwardAll\_Pos                 (7U)                     }}
\DoxyCodeLine{14447 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_ForwardAll\_Msk                 (0x1UL << ETH\_MACFFR\_PCF\_ForwardAll\_Pos) }}
\DoxyCodeLine{14448 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_ForwardAll                     ETH\_MACFFR\_PCF\_ForwardAll\_Msk }\textcolor{comment}{/* MAC forwards all control frames to application even if they fail the Address Filter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14449 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\_Pos    (6U)                     }}
\DoxyCodeLine{14450 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\_Msk    (0x3UL << ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\_Pos) }}
\DoxyCodeLine{14451 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter        ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\_Msk }\textcolor{comment}{/* MAC forwards control frames that pass the Address Filter. */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{14452 \textcolor{preprocessor}{\#define ETH\_MACFFR\_BFD\_Pos                            (5U)                     }}
\DoxyCodeLine{14453 \textcolor{preprocessor}{\#define ETH\_MACFFR\_BFD\_Msk                            (0x1UL << ETH\_MACFFR\_BFD\_Pos) }}
\DoxyCodeLine{14454 \textcolor{preprocessor}{\#define ETH\_MACFFR\_BFD                                ETH\_MACFFR\_BFD\_Msk       }\textcolor{comment}{/* Broadcast frame disable */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{14455 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PAM\_Pos                            (4U)                     }}
\DoxyCodeLine{14456 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PAM\_Msk                            (0x1UL << ETH\_MACFFR\_PAM\_Pos) }}
\DoxyCodeLine{14457 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PAM                                ETH\_MACFFR\_PAM\_Msk       }\textcolor{comment}{/* Pass all mutlicast */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14458 \textcolor{preprocessor}{\#define ETH\_MACFFR\_DAIF\_Pos                           (3U)                     }}
\DoxyCodeLine{14459 \textcolor{preprocessor}{\#define ETH\_MACFFR\_DAIF\_Msk                           (0x1UL << ETH\_MACFFR\_DAIF\_Pos) }}
\DoxyCodeLine{14460 \textcolor{preprocessor}{\#define ETH\_MACFFR\_DAIF                               ETH\_MACFFR\_DAIF\_Msk      }\textcolor{comment}{/* DA Inverse filtering */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14461 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HM\_Pos                             (2U)                     }}
\DoxyCodeLine{14462 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HM\_Msk                             (0x1UL << ETH\_MACFFR\_HM\_Pos) }}
\DoxyCodeLine{14463 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HM                                 ETH\_MACFFR\_HM\_Msk        }\textcolor{comment}{/* Hash multicast */}\textcolor{preprocessor}{ }}
\DoxyCodeLine{14464 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HU\_Pos                             (1U)                     }}
\DoxyCodeLine{14465 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HU\_Msk                             (0x1UL << ETH\_MACFFR\_HU\_Pos) }}
\DoxyCodeLine{14466 \textcolor{preprocessor}{\#define ETH\_MACFFR\_HU                                 ETH\_MACFFR\_HU\_Msk        }\textcolor{comment}{/* Hash unicast */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14467 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PM\_Pos                             (0U)                     }}
\DoxyCodeLine{14468 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PM\_Msk                             (0x1UL << ETH\_MACFFR\_PM\_Pos) }}
\DoxyCodeLine{14469 \textcolor{preprocessor}{\#define ETH\_MACFFR\_PM                                 ETH\_MACFFR\_PM\_Msk        }\textcolor{comment}{/* Promiscuous mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14470 }
\DoxyCodeLine{14471 \textcolor{comment}{/* Bit definition for Ethernet MAC Hash Table High Register */}}
\DoxyCodeLine{14472 \textcolor{preprocessor}{\#define ETH\_MACHTHR\_HTH\_Pos                           (0U)                     }}
\DoxyCodeLine{14473 \textcolor{preprocessor}{\#define ETH\_MACHTHR\_HTH\_Msk                           (0xFFFFFFFFUL << ETH\_MACHTHR\_HTH\_Pos) }}
\DoxyCodeLine{14474 \textcolor{preprocessor}{\#define ETH\_MACHTHR\_HTH                               ETH\_MACHTHR\_HTH\_Msk      }\textcolor{comment}{/* Hash table high */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14475 }
\DoxyCodeLine{14476 \textcolor{comment}{/* Bit definition for Ethernet MAC Hash Table Low Register */}}
\DoxyCodeLine{14477 \textcolor{preprocessor}{\#define ETH\_MACHTLR\_HTL\_Pos                           (0U)                     }}
\DoxyCodeLine{14478 \textcolor{preprocessor}{\#define ETH\_MACHTLR\_HTL\_Msk                           (0xFFFFFFFFUL << ETH\_MACHTLR\_HTL\_Pos) }}
\DoxyCodeLine{14479 \textcolor{preprocessor}{\#define ETH\_MACHTLR\_HTL                               ETH\_MACHTLR\_HTL\_Msk      }\textcolor{comment}{/* Hash table low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14480 }
\DoxyCodeLine{14481 \textcolor{comment}{/* Bit definition for Ethernet MAC MII Address Register */}}
\DoxyCodeLine{14482 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_PA\_Pos                           (11U)                    }}
\DoxyCodeLine{14483 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_PA\_Msk                           (0x1FUL << ETH\_MACMIIAR\_PA\_Pos) }}
\DoxyCodeLine{14484 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_PA                               ETH\_MACMIIAR\_PA\_Msk      }\textcolor{comment}{/* Physical layer address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14485 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MR\_Pos                           (6U)                     }}
\DoxyCodeLine{14486 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MR\_Msk                           (0x1FUL << ETH\_MACMIIAR\_MR\_Pos) }}
\DoxyCodeLine{14487 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MR                               ETH\_MACMIIAR\_MR\_Msk      }\textcolor{comment}{/* MII register in the selected PHY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14488 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Pos                           (2U)                     }}
\DoxyCodeLine{14489 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Msk                           (0x7UL << ETH\_MACMIIAR\_CR\_Pos) }}
\DoxyCodeLine{14490 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR                               ETH\_MACMIIAR\_CR\_Msk      }\textcolor{comment}{/* CR clock range: 6 cases */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14491 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div42                         0x00000000U              }\textcolor{comment}{/* HCLK:60-\/100 MHz; MDC clock= HCLK/42   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14492 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div62\_Pos                     (2U)                     }}
\DoxyCodeLine{14493 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div62\_Msk                     (0x1UL << ETH\_MACMIIAR\_CR\_Div62\_Pos) }}
\DoxyCodeLine{14494 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div62                         ETH\_MACMIIAR\_CR\_Div62\_Msk }\textcolor{comment}{/* HCLK:100-\/150 MHz; MDC clock= HCLK/62  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14495 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div16\_Pos                     (3U)                     }}
\DoxyCodeLine{14496 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div16\_Msk                     (0x1UL << ETH\_MACMIIAR\_CR\_Div16\_Pos) }}
\DoxyCodeLine{14497 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div16                         ETH\_MACMIIAR\_CR\_Div16\_Msk }\textcolor{comment}{/* HCLK:20-\/35 MHz; MDC clock= HCLK/16    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14498 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div26\_Pos                     (2U)                     }}
\DoxyCodeLine{14499 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div26\_Msk                     (0x3UL << ETH\_MACMIIAR\_CR\_Div26\_Pos) }}
\DoxyCodeLine{14500 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div26                         ETH\_MACMIIAR\_CR\_Div26\_Msk }\textcolor{comment}{/* HCLK:35-\/60 MHz; MDC clock= HCLK/26    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14501 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div102\_Pos                    (4U)                     }}
\DoxyCodeLine{14502 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div102\_Msk                    (0x1UL << ETH\_MACMIIAR\_CR\_Div102\_Pos) }}
\DoxyCodeLine{14503 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_CR\_Div102                        ETH\_MACMIIAR\_CR\_Div102\_Msk }\textcolor{comment}{/* HCLK:150-\/168 MHz; MDC clock= HCLK/102 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14504 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MW\_Pos                           (1U)                     }}
\DoxyCodeLine{14505 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MW\_Msk                           (0x1UL << ETH\_MACMIIAR\_MW\_Pos) }}
\DoxyCodeLine{14506 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MW                               ETH\_MACMIIAR\_MW\_Msk      }\textcolor{comment}{/* MII write */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14507 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MB\_Pos                           (0U)                     }}
\DoxyCodeLine{14508 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MB\_Msk                           (0x1UL << ETH\_MACMIIAR\_MB\_Pos) }}
\DoxyCodeLine{14509 \textcolor{preprocessor}{\#define ETH\_MACMIIAR\_MB                               ETH\_MACMIIAR\_MB\_Msk      }\textcolor{comment}{/* MII busy  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14510 }
\DoxyCodeLine{14511 \textcolor{comment}{/* Bit definition for Ethernet MAC MII Data Register */}}
\DoxyCodeLine{14512 \textcolor{preprocessor}{\#define ETH\_MACMIIDR\_MD\_Pos                           (0U)                     }}
\DoxyCodeLine{14513 \textcolor{preprocessor}{\#define ETH\_MACMIIDR\_MD\_Msk                           (0xFFFFUL << ETH\_MACMIIDR\_MD\_Pos) }}
\DoxyCodeLine{14514 \textcolor{preprocessor}{\#define ETH\_MACMIIDR\_MD                               ETH\_MACMIIDR\_MD\_Msk      }\textcolor{comment}{/* MII data: read/write data from/to PHY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14515 }
\DoxyCodeLine{14516 \textcolor{comment}{/* Bit definition for Ethernet MAC Flow Control Register */}}
\DoxyCodeLine{14517 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PT\_Pos                             (16U)                    }}
\DoxyCodeLine{14518 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PT\_Msk                             (0xFFFFUL << ETH\_MACFCR\_PT\_Pos) }}
\DoxyCodeLine{14519 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PT                                 ETH\_MACFCR\_PT\_Msk        }\textcolor{comment}{/* Pause time */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14520 \textcolor{preprocessor}{\#define ETH\_MACFCR\_ZQPD\_Pos                           (7U)                     }}
\DoxyCodeLine{14521 \textcolor{preprocessor}{\#define ETH\_MACFCR\_ZQPD\_Msk                           (0x1UL << ETH\_MACFCR\_ZQPD\_Pos) }}
\DoxyCodeLine{14522 \textcolor{preprocessor}{\#define ETH\_MACFCR\_ZQPD                               ETH\_MACFCR\_ZQPD\_Msk      }\textcolor{comment}{/* Zero-\/quanta pause disable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14523 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Pos                            (4U)                     }}
\DoxyCodeLine{14524 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Msk                            (0x3UL << ETH\_MACFCR\_PLT\_Pos) }}
\DoxyCodeLine{14525 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT                                ETH\_MACFCR\_PLT\_Msk       }\textcolor{comment}{/* Pause low threshold: 4 cases */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14526 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus4                         0x00000000U              }\textcolor{comment}{/* Pause time minus 4 slot times   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14527 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus28\_Pos                    (4U)                     }}
\DoxyCodeLine{14528 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus28\_Msk                    (0x1UL << ETH\_MACFCR\_PLT\_Minus28\_Pos) }}
\DoxyCodeLine{14529 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus28                        ETH\_MACFCR\_PLT\_Minus28\_Msk }\textcolor{comment}{/* Pause time minus 28 slot times  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14530 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus144\_Pos                   (5U)                     }}
\DoxyCodeLine{14531 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus144\_Msk                   (0x1UL << ETH\_MACFCR\_PLT\_Minus144\_Pos) }}
\DoxyCodeLine{14532 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus144                       ETH\_MACFCR\_PLT\_Minus144\_Msk }\textcolor{comment}{/* Pause time minus 144 slot times */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14533 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus256\_Pos                   (4U)                     }}
\DoxyCodeLine{14534 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus256\_Msk                   (0x3UL << ETH\_MACFCR\_PLT\_Minus256\_Pos) }}
\DoxyCodeLine{14535 \textcolor{preprocessor}{\#define ETH\_MACFCR\_PLT\_Minus256                       ETH\_MACFCR\_PLT\_Minus256\_Msk }\textcolor{comment}{/* Pause time minus 256 slot times */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14536 \textcolor{preprocessor}{\#define ETH\_MACFCR\_UPFD\_Pos                           (3U)                     }}
\DoxyCodeLine{14537 \textcolor{preprocessor}{\#define ETH\_MACFCR\_UPFD\_Msk                           (0x1UL << ETH\_MACFCR\_UPFD\_Pos) }}
\DoxyCodeLine{14538 \textcolor{preprocessor}{\#define ETH\_MACFCR\_UPFD                               ETH\_MACFCR\_UPFD\_Msk      }\textcolor{comment}{/* Unicast pause frame detect */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14539 \textcolor{preprocessor}{\#define ETH\_MACFCR\_RFCE\_Pos                           (2U)                     }}
\DoxyCodeLine{14540 \textcolor{preprocessor}{\#define ETH\_MACFCR\_RFCE\_Msk                           (0x1UL << ETH\_MACFCR\_RFCE\_Pos) }}
\DoxyCodeLine{14541 \textcolor{preprocessor}{\#define ETH\_MACFCR\_RFCE                               ETH\_MACFCR\_RFCE\_Msk      }\textcolor{comment}{/* Receive flow control enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14542 \textcolor{preprocessor}{\#define ETH\_MACFCR\_TFCE\_Pos                           (1U)                     }}
\DoxyCodeLine{14543 \textcolor{preprocessor}{\#define ETH\_MACFCR\_TFCE\_Msk                           (0x1UL << ETH\_MACFCR\_TFCE\_Pos) }}
\DoxyCodeLine{14544 \textcolor{preprocessor}{\#define ETH\_MACFCR\_TFCE                               ETH\_MACFCR\_TFCE\_Msk      }\textcolor{comment}{/* Transmit flow control enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14545 \textcolor{preprocessor}{\#define ETH\_MACFCR\_FCBBPA\_Pos                         (0U)                     }}
\DoxyCodeLine{14546 \textcolor{preprocessor}{\#define ETH\_MACFCR\_FCBBPA\_Msk                         (0x1UL << ETH\_MACFCR\_FCBBPA\_Pos) }}
\DoxyCodeLine{14547 \textcolor{preprocessor}{\#define ETH\_MACFCR\_FCBBPA                             ETH\_MACFCR\_FCBBPA\_Msk    }\textcolor{comment}{/* Flow control busy/backpressure activate */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14548 }
\DoxyCodeLine{14549 \textcolor{comment}{/* Bit definition for Ethernet MAC VLAN Tag Register */}}
\DoxyCodeLine{14550 \textcolor{preprocessor}{\#define ETH\_MACVLANTR\_VLANTC\_Pos                      (16U)                    }}
\DoxyCodeLine{14551 \textcolor{preprocessor}{\#define ETH\_MACVLANTR\_VLANTC\_Msk                      (0x1UL << ETH\_MACVLANTR\_VLANTC\_Pos) }}
\DoxyCodeLine{14552 \textcolor{preprocessor}{\#define ETH\_MACVLANTR\_VLANTC                          ETH\_MACVLANTR\_VLANTC\_Msk }\textcolor{comment}{/* 12-\/bit VLAN tag comparison */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14553 \textcolor{preprocessor}{\#define ETH\_MACVLANTR\_VLANTI\_Pos                      (0U)                     }}
\DoxyCodeLine{14554 \textcolor{preprocessor}{\#define ETH\_MACVLANTR\_VLANTI\_Msk                      (0xFFFFUL << ETH\_MACVLANTR\_VLANTI\_Pos) }}
\DoxyCodeLine{14555 \textcolor{preprocessor}{\#define ETH\_MACVLANTR\_VLANTI                          ETH\_MACVLANTR\_VLANTI\_Msk }\textcolor{comment}{/* VLAN tag identifier (for receive frames) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14556 }
\DoxyCodeLine{14557 \textcolor{comment}{/* Bit definition for Ethernet MAC Remote Wake-\/UpFrame Filter Register */} }
\DoxyCodeLine{14558 \textcolor{preprocessor}{\#define ETH\_MACRWUFFR\_D\_Pos                           (0U)                     }}
\DoxyCodeLine{14559 \textcolor{preprocessor}{\#define ETH\_MACRWUFFR\_D\_Msk                           (0xFFFFFFFFUL << ETH\_MACRWUFFR\_D\_Pos) }}
\DoxyCodeLine{14560 \textcolor{preprocessor}{\#define ETH\_MACRWUFFR\_D                               ETH\_MACRWUFFR\_D\_Msk      }\textcolor{comment}{/* Wake-\/up frame filter register data */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14561 \textcolor{comment}{/* Eight sequential Writes to this address (offset 0x28) will write all Wake-\/UpFrame Filter Registers.}}
\DoxyCodeLine{14562 \textcolor{comment}{   Eight sequential Reads from this address (offset 0x28) will read all Wake-\/UpFrame Filter Registers. */}}
\DoxyCodeLine{14563 \textcolor{comment}{/* Wake-\/UpFrame Filter Reg0 : Filter 0 Byte Mask}}
\DoxyCodeLine{14564 \textcolor{comment}{   Wake-\/UpFrame Filter Reg1 : Filter 1 Byte Mask}}
\DoxyCodeLine{14565 \textcolor{comment}{   Wake-\/UpFrame Filter Reg2 : Filter 2 Byte Mask}}
\DoxyCodeLine{14566 \textcolor{comment}{   Wake-\/UpFrame Filter Reg3 : Filter 3 Byte Mask}}
\DoxyCodeLine{14567 \textcolor{comment}{   Wake-\/UpFrame Filter Reg4 : RSVD -\/ Filter3 Command -\/ RSVD -\/ Filter2 Command -\/ }}
\DoxyCodeLine{14568 \textcolor{comment}{                              RSVD -\/ Filter1 Command -\/ RSVD -\/ Filter0 Command}}
\DoxyCodeLine{14569 \textcolor{comment}{   Wake-\/UpFrame Filter Re5 : Filter3 Offset -\/ Filter2 Offset -\/ Filter1 Offset -\/ Filter0 Offset}}
\DoxyCodeLine{14570 \textcolor{comment}{   Wake-\/UpFrame Filter Re6 : Filter1 CRC16 -\/ Filter0 CRC16}}
\DoxyCodeLine{14571 \textcolor{comment}{   Wake-\/UpFrame Filter Re7 : Filter3 CRC16 -\/ Filter2 CRC16 */}}
\DoxyCodeLine{14572 }
\DoxyCodeLine{14573 \textcolor{comment}{/* Bit definition for Ethernet MAC PMT Control and Status Register */} }
\DoxyCodeLine{14574 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFFRPR\_Pos                      (31U)                    }}
\DoxyCodeLine{14575 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFFRPR\_Msk                      (0x1UL << ETH\_MACPMTCSR\_WFFRPR\_Pos) }}
\DoxyCodeLine{14576 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFFRPR                          ETH\_MACPMTCSR\_WFFRPR\_Msk }\textcolor{comment}{/* Wake-\/Up Frame Filter Register Pointer Reset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14577 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_GU\_Pos                          (9U)                     }}
\DoxyCodeLine{14578 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_GU\_Msk                          (0x1UL << ETH\_MACPMTCSR\_GU\_Pos) }}
\DoxyCodeLine{14579 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_GU                              ETH\_MACPMTCSR\_GU\_Msk     }\textcolor{comment}{/* Global Unicast                              */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14580 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFR\_Pos                         (6U)                     }}
\DoxyCodeLine{14581 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFR\_Msk                         (0x1UL << ETH\_MACPMTCSR\_WFR\_Pos) }}
\DoxyCodeLine{14582 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFR                             ETH\_MACPMTCSR\_WFR\_Msk    }\textcolor{comment}{/* Wake-\/Up Frame Received                      */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14583 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_MPR\_Pos                         (5U)                     }}
\DoxyCodeLine{14584 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_MPR\_Msk                         (0x1UL << ETH\_MACPMTCSR\_MPR\_Pos) }}
\DoxyCodeLine{14585 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_MPR                             ETH\_MACPMTCSR\_MPR\_Msk    }\textcolor{comment}{/* Magic Packet Received                       */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14586 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFE\_Pos                         (2U)                     }}
\DoxyCodeLine{14587 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFE\_Msk                         (0x1UL << ETH\_MACPMTCSR\_WFE\_Pos) }}
\DoxyCodeLine{14588 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_WFE                             ETH\_MACPMTCSR\_WFE\_Msk    }\textcolor{comment}{/* Wake-\/Up Frame Enable                        */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14589 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_MPE\_Pos                         (1U)                     }}
\DoxyCodeLine{14590 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_MPE\_Msk                         (0x1UL << ETH\_MACPMTCSR\_MPE\_Pos) }}
\DoxyCodeLine{14591 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_MPE                             ETH\_MACPMTCSR\_MPE\_Msk    }\textcolor{comment}{/* Magic Packet Enable                         */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14592 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_PD\_Pos                          (0U)                     }}
\DoxyCodeLine{14593 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_PD\_Msk                          (0x1UL << ETH\_MACPMTCSR\_PD\_Pos) }}
\DoxyCodeLine{14594 \textcolor{preprocessor}{\#define ETH\_MACPMTCSR\_PD                              ETH\_MACPMTCSR\_PD\_Msk     }\textcolor{comment}{/* Power Down                                  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14595 }
\DoxyCodeLine{14596 \textcolor{comment}{/* Bit definition for Ethernet MAC debug Register */}}
\DoxyCodeLine{14597 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFF\_Pos                           (25U)                    }}
\DoxyCodeLine{14598 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFF\_Msk                           (0x1UL << ETH\_MACDBGR\_TFF\_Pos) }}
\DoxyCodeLine{14599 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFF                               ETH\_MACDBGR\_TFF\_Msk      }\textcolor{comment}{/* Tx FIFO full                                                            */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14600 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFNE\_Pos                          (24U)                    }}
\DoxyCodeLine{14601 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFNE\_Msk                          (0x1UL << ETH\_MACDBGR\_TFNE\_Pos) }}
\DoxyCodeLine{14602 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFNE                              ETH\_MACDBGR\_TFNE\_Msk     }\textcolor{comment}{/* Tx FIFO not empty                                                       */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14603 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFWA\_Pos                          (22U)                    }}
\DoxyCodeLine{14604 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFWA\_Msk                          (0x1UL << ETH\_MACDBGR\_TFWA\_Pos) }}
\DoxyCodeLine{14605 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFWA                              ETH\_MACDBGR\_TFWA\_Msk     }\textcolor{comment}{/* Tx FIFO write active                                                    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14606 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_Pos                          (20U)                    }}
\DoxyCodeLine{14607 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_Msk                          (0x3UL << ETH\_MACDBGR\_TFRS\_Pos) }}
\DoxyCodeLine{14608 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS                              ETH\_MACDBGR\_TFRS\_Msk     }\textcolor{comment}{/* Tx FIFO read status mask                                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14609 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_WRITING\_Pos                  (20U)                    }}
\DoxyCodeLine{14610 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_WRITING\_Msk                  (0x3UL << ETH\_MACDBGR\_TFRS\_WRITING\_Pos) }}
\DoxyCodeLine{14611 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_WRITING                      ETH\_MACDBGR\_TFRS\_WRITING\_Msk }\textcolor{comment}{/* Writing the received TxStatus or flushing the TxFIFO                    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14612 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_WAITING\_Pos                  (21U)                    }}
\DoxyCodeLine{14613 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_WAITING\_Msk                  (0x1UL << ETH\_MACDBGR\_TFRS\_WAITING\_Pos) }}
\DoxyCodeLine{14614 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_WAITING                      ETH\_MACDBGR\_TFRS\_WAITING\_Msk }\textcolor{comment}{/* Waiting for TxStatus from MAC transmitter                               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14615 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_READ\_Pos                     (20U)                    }}
\DoxyCodeLine{14616 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_READ\_Msk                     (0x1UL << ETH\_MACDBGR\_TFRS\_READ\_Pos) }}
\DoxyCodeLine{14617 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_READ                         ETH\_MACDBGR\_TFRS\_READ\_Msk }\textcolor{comment}{/* Read state (transferring data to the MAC transmitter)                   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14618 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_TFRS\_IDLE                         0x00000000U              }\textcolor{comment}{/* Idle state                                                              */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14619 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTP\_Pos                           (19U)                    }}
\DoxyCodeLine{14620 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTP\_Msk                           (0x1UL << ETH\_MACDBGR\_MTP\_Pos) }}
\DoxyCodeLine{14621 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTP                               ETH\_MACDBGR\_MTP\_Msk      }\textcolor{comment}{/* MAC transmitter in pause                                                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14622 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_Pos                         (17U)                    }}
\DoxyCodeLine{14623 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_Msk                         (0x3UL << ETH\_MACDBGR\_MTFCS\_Pos) }}
\DoxyCodeLine{14624 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS                             ETH\_MACDBGR\_MTFCS\_Msk    }\textcolor{comment}{/* MAC transmit frame controller status mask                               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14625 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_TRANSFERRING\_Pos            (17U)                    }}
\DoxyCodeLine{14626 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_TRANSFERRING\_Msk            (0x3UL << ETH\_MACDBGR\_MTFCS\_TRANSFERRING\_Pos) }}
\DoxyCodeLine{14627 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_TRANSFERRING                ETH\_MACDBGR\_MTFCS\_TRANSFERRING\_Msk }\textcolor{comment}{/* Transferring input frame for transmission                               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14628 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\_Pos           (18U)                    }}
\DoxyCodeLine{14629 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\_Msk           (0x1UL << ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\_Pos) }}
\DoxyCodeLine{14630 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_GENERATINGPCF               ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\_Msk }\textcolor{comment}{/* Generating and transmitting a Pause control frame (in full duplex mode) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14631 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_WAITING\_Pos                 (17U)                    }}
\DoxyCodeLine{14632 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_WAITING\_Msk                 (0x1UL << ETH\_MACDBGR\_MTFCS\_WAITING\_Pos) }}
\DoxyCodeLine{14633 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_WAITING                     ETH\_MACDBGR\_MTFCS\_WAITING\_Msk }\textcolor{comment}{/* Waiting for Status of previous frame or IFG/backoff period to be over   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14634 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MTFCS\_IDLE                        0x00000000U              }\textcolor{comment}{/* Idle                                                                    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14635 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MMTEA\_Pos                         (16U)                    }}
\DoxyCodeLine{14636 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MMTEA\_Msk                         (0x1UL << ETH\_MACDBGR\_MMTEA\_Pos) }}
\DoxyCodeLine{14637 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MMTEA                             ETH\_MACDBGR\_MMTEA\_Msk    }\textcolor{comment}{/* MAC MII transmit engine active                                          */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14638 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_Pos                          (8U)                     }}
\DoxyCodeLine{14639 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_Msk                          (0x3UL << ETH\_MACDBGR\_RFFL\_Pos) }}
\DoxyCodeLine{14640 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL                              ETH\_MACDBGR\_RFFL\_Msk     }\textcolor{comment}{/* Rx FIFO fill level mask                                                 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14641 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_FULL\_Pos                     (8U)                     }}
\DoxyCodeLine{14642 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_FULL\_Msk                     (0x3UL << ETH\_MACDBGR\_RFFL\_FULL\_Pos) }}
\DoxyCodeLine{14643 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_FULL                         ETH\_MACDBGR\_RFFL\_FULL\_Msk }\textcolor{comment}{/* RxFIFO full                                                             */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14644 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_ABOVEFCT\_Pos                 (9U)                     }}
\DoxyCodeLine{14645 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_ABOVEFCT\_Msk                 (0x1UL << ETH\_MACDBGR\_RFFL\_ABOVEFCT\_Pos) }}
\DoxyCodeLine{14646 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_ABOVEFCT                     ETH\_MACDBGR\_RFFL\_ABOVEFCT\_Msk }\textcolor{comment}{/* RxFIFO fill-\/level above flow-\/control activate threshold                 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14647 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_BELOWFCT\_Pos                 (8U)                     }}
\DoxyCodeLine{14648 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_BELOWFCT\_Msk                 (0x1UL << ETH\_MACDBGR\_RFFL\_BELOWFCT\_Pos) }}
\DoxyCodeLine{14649 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_BELOWFCT                     ETH\_MACDBGR\_RFFL\_BELOWFCT\_Msk }\textcolor{comment}{/* RxFIFO fill-\/level below flow-\/control de-\/activate threshold              */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14650 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFFL\_EMPTY                        0x00000000U              }\textcolor{comment}{/* RxFIFO empty                                                            */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14651 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_Pos                         (5U)                     }}
\DoxyCodeLine{14652 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_Msk                         (0x3UL << ETH\_MACDBGR\_RFRCS\_Pos) }}
\DoxyCodeLine{14653 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS                             ETH\_MACDBGR\_RFRCS\_Msk    }\textcolor{comment}{/* Rx FIFO read controller status mask                                     */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14654 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_FLUSHING\_Pos                (5U)                     }}
\DoxyCodeLine{14655 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_FLUSHING\_Msk                (0x3UL << ETH\_MACDBGR\_RFRCS\_FLUSHING\_Pos) }}
\DoxyCodeLine{14656 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_FLUSHING                    ETH\_MACDBGR\_RFRCS\_FLUSHING\_Msk }\textcolor{comment}{/* Flushing the frame data and status                                      */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14657 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_STATUSREADING\_Pos           (6U)                     }}
\DoxyCodeLine{14658 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_STATUSREADING\_Msk           (0x1UL << ETH\_MACDBGR\_RFRCS\_STATUSREADING\_Pos) }}
\DoxyCodeLine{14659 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_STATUSREADING               ETH\_MACDBGR\_RFRCS\_STATUSREADING\_Msk }\textcolor{comment}{/* Reading frame status (or time-\/stamp)                                    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14660 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_DATAREADING\_Pos             (5U)                     }}
\DoxyCodeLine{14661 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_DATAREADING\_Msk             (0x1UL << ETH\_MACDBGR\_RFRCS\_DATAREADING\_Pos) }}
\DoxyCodeLine{14662 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_DATAREADING                 ETH\_MACDBGR\_RFRCS\_DATAREADING\_Msk }\textcolor{comment}{/* Reading frame data                                                      */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14663 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFRCS\_IDLE                        0x00000000U              }\textcolor{comment}{/* IDLE state                                                              */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14664 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFWRA\_Pos                         (4U)                     }}
\DoxyCodeLine{14665 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFWRA\_Msk                         (0x1UL << ETH\_MACDBGR\_RFWRA\_Pos) }}
\DoxyCodeLine{14666 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_RFWRA                             ETH\_MACDBGR\_RFWRA\_Msk    }\textcolor{comment}{/* Rx FIFO write controller active                                         */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14667 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MSFRWCS\_Pos                       (1U)                     }}
\DoxyCodeLine{14668 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MSFRWCS\_Msk                       (0x3UL << ETH\_MACDBGR\_MSFRWCS\_Pos) }}
\DoxyCodeLine{14669 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MSFRWCS                           ETH\_MACDBGR\_MSFRWCS\_Msk  }\textcolor{comment}{/* MAC small FIFO read / write controllers status  mask                    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14670 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MSFRWCS\_1                         (0x2UL << ETH\_MACDBGR\_MSFRWCS\_Pos) }}
\DoxyCodeLine{14671 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MSFRWCS\_0                         (0x1UL << ETH\_MACDBGR\_MSFRWCS\_Pos) }}
\DoxyCodeLine{14672 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MMRPEA\_Pos                        (0U)                     }}
\DoxyCodeLine{14673 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MMRPEA\_Msk                        (0x1UL << ETH\_MACDBGR\_MMRPEA\_Pos) }}
\DoxyCodeLine{14674 \textcolor{preprocessor}{\#define ETH\_MACDBGR\_MMRPEA                            ETH\_MACDBGR\_MMRPEA\_Msk   }\textcolor{comment}{/* MAC MII receive protocol engine active                                  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14675 }
\DoxyCodeLine{14676 \textcolor{comment}{/* Bit definition for Ethernet MAC Status Register */}}
\DoxyCodeLine{14677 \textcolor{preprocessor}{\#define ETH\_MACSR\_TSTS\_Pos                            (9U)                     }}
\DoxyCodeLine{14678 \textcolor{preprocessor}{\#define ETH\_MACSR\_TSTS\_Msk                            (0x1UL << ETH\_MACSR\_TSTS\_Pos) }}
\DoxyCodeLine{14679 \textcolor{preprocessor}{\#define ETH\_MACSR\_TSTS                                ETH\_MACSR\_TSTS\_Msk       }\textcolor{comment}{/* Time stamp trigger status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14680 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMCTS\_Pos                           (6U)                     }}
\DoxyCodeLine{14681 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMCTS\_Msk                           (0x1UL << ETH\_MACSR\_MMCTS\_Pos) }}
\DoxyCodeLine{14682 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMCTS                               ETH\_MACSR\_MMCTS\_Msk      }\textcolor{comment}{/* MMC transmit status       */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14683 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMMCRS\_Pos                          (5U)                     }}
\DoxyCodeLine{14684 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMMCRS\_Msk                          (0x1UL << ETH\_MACSR\_MMMCRS\_Pos) }}
\DoxyCodeLine{14685 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMMCRS                              ETH\_MACSR\_MMMCRS\_Msk     }\textcolor{comment}{/* MMC receive status        */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14686 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMCS\_Pos                            (4U)                     }}
\DoxyCodeLine{14687 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMCS\_Msk                            (0x1UL << ETH\_MACSR\_MMCS\_Pos) }}
\DoxyCodeLine{14688 \textcolor{preprocessor}{\#define ETH\_MACSR\_MMCS                                ETH\_MACSR\_MMCS\_Msk       }\textcolor{comment}{/* MMC status                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14689 \textcolor{preprocessor}{\#define ETH\_MACSR\_PMTS\_Pos                            (3U)                     }}
\DoxyCodeLine{14690 \textcolor{preprocessor}{\#define ETH\_MACSR\_PMTS\_Msk                            (0x1UL << ETH\_MACSR\_PMTS\_Pos) }}
\DoxyCodeLine{14691 \textcolor{preprocessor}{\#define ETH\_MACSR\_PMTS                                ETH\_MACSR\_PMTS\_Msk       }\textcolor{comment}{/* PMT status                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14692 }
\DoxyCodeLine{14693 \textcolor{comment}{/* Bit definition for Ethernet MAC Interrupt Mask Register */}}
\DoxyCodeLine{14694 \textcolor{preprocessor}{\#define ETH\_MACIMR\_TSTIM\_Pos                          (9U)                     }}
\DoxyCodeLine{14695 \textcolor{preprocessor}{\#define ETH\_MACIMR\_TSTIM\_Msk                          (0x1UL << ETH\_MACIMR\_TSTIM\_Pos) }}
\DoxyCodeLine{14696 \textcolor{preprocessor}{\#define ETH\_MACIMR\_TSTIM                              ETH\_MACIMR\_TSTIM\_Msk     }\textcolor{comment}{/* Time stamp trigger interrupt mask */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14697 \textcolor{preprocessor}{\#define ETH\_MACIMR\_PMTIM\_Pos                          (3U)                     }}
\DoxyCodeLine{14698 \textcolor{preprocessor}{\#define ETH\_MACIMR\_PMTIM\_Msk                          (0x1UL << ETH\_MACIMR\_PMTIM\_Pos) }}
\DoxyCodeLine{14699 \textcolor{preprocessor}{\#define ETH\_MACIMR\_PMTIM                              ETH\_MACIMR\_PMTIM\_Msk     }\textcolor{comment}{/* PMT interrupt mask                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14700 }
\DoxyCodeLine{14701 \textcolor{comment}{/* Bit definition for Ethernet MAC Address0 High Register */}}
\DoxyCodeLine{14702 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_MACA0H\_Pos                        (0U)                     }}
\DoxyCodeLine{14703 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_MACA0H\_Msk                        (0xFFFFUL << ETH\_MACA0HR\_MACA0H\_Pos) }}
\DoxyCodeLine{14704 \textcolor{preprocessor}{\#define ETH\_MACA0HR\_MACA0H                            ETH\_MACA0HR\_MACA0H\_Msk   }\textcolor{comment}{/* MAC address0 high */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14705 }
\DoxyCodeLine{14706 \textcolor{comment}{/* Bit definition for Ethernet MAC Address0 Low Register */}}
\DoxyCodeLine{14707 \textcolor{preprocessor}{\#define ETH\_MACA0LR\_MACA0L\_Pos                        (0U)                     }}
\DoxyCodeLine{14708 \textcolor{preprocessor}{\#define ETH\_MACA0LR\_MACA0L\_Msk                        (0xFFFFFFFFUL << ETH\_MACA0LR\_MACA0L\_Pos) }}
\DoxyCodeLine{14709 \textcolor{preprocessor}{\#define ETH\_MACA0LR\_MACA0L                            ETH\_MACA0LR\_MACA0L\_Msk   }\textcolor{comment}{/* MAC address0 low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14710 }
\DoxyCodeLine{14711 \textcolor{comment}{/* Bit definition for Ethernet MAC Address1 High Register */}}
\DoxyCodeLine{14712 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_AE\_Pos                            (31U)                    }}
\DoxyCodeLine{14713 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_AE\_Msk                            (0x1UL << ETH\_MACA1HR\_AE\_Pos) }}
\DoxyCodeLine{14714 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_AE                                ETH\_MACA1HR\_AE\_Msk       }\textcolor{comment}{/* Address enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14715 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_SA\_Pos                            (30U)                    }}
\DoxyCodeLine{14716 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_SA\_Msk                            (0x1UL << ETH\_MACA1HR\_SA\_Pos) }}
\DoxyCodeLine{14717 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_SA                                ETH\_MACA1HR\_SA\_Msk       }\textcolor{comment}{/* Source address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14718 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_Pos                           (24U)                    }}
\DoxyCodeLine{14719 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_Msk                           (0x3FUL << ETH\_MACA1HR\_MBC\_Pos) }}
\DoxyCodeLine{14720 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC                               ETH\_MACA1HR\_MBC\_Msk      }\textcolor{comment}{/* Mask byte control: bits to mask for comparison of the MAC Address bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14721 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_HBits15\_8                     0x20000000U              }\textcolor{comment}{/* Mask MAC Address high reg bits [15:8] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14722 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_HBits7\_0                      0x10000000U              }\textcolor{comment}{/* Mask MAC Address high reg bits [7:0]  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14723 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_LBits31\_24                    0x08000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [31:24] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14724 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_LBits23\_16                    0x04000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [23:16] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14725 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_LBits15\_8                     0x02000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [15:8]  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14726 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MBC\_LBits7\_0                      0x01000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [7:0]   */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14727 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MACA1H\_Pos                        (0U)                     }}
\DoxyCodeLine{14728 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MACA1H\_Msk                        (0xFFFFUL << ETH\_MACA1HR\_MACA1H\_Pos) }}
\DoxyCodeLine{14729 \textcolor{preprocessor}{\#define ETH\_MACA1HR\_MACA1H                            ETH\_MACA1HR\_MACA1H\_Msk   }\textcolor{comment}{/* MAC address1 high */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14730 }
\DoxyCodeLine{14731 \textcolor{comment}{/* Bit definition for Ethernet MAC Address1 Low Register */}}
\DoxyCodeLine{14732 \textcolor{preprocessor}{\#define ETH\_MACA1LR\_MACA1L\_Pos                        (0U)                     }}
\DoxyCodeLine{14733 \textcolor{preprocessor}{\#define ETH\_MACA1LR\_MACA1L\_Msk                        (0xFFFFFFFFUL << ETH\_MACA1LR\_MACA1L\_Pos) }}
\DoxyCodeLine{14734 \textcolor{preprocessor}{\#define ETH\_MACA1LR\_MACA1L                            ETH\_MACA1LR\_MACA1L\_Msk   }\textcolor{comment}{/* MAC address1 low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14735 }
\DoxyCodeLine{14736 \textcolor{comment}{/* Bit definition for Ethernet MAC Address2 High Register */}}
\DoxyCodeLine{14737 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_AE\_Pos                            (31U)                    }}
\DoxyCodeLine{14738 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_AE\_Msk                            (0x1UL << ETH\_MACA2HR\_AE\_Pos) }}
\DoxyCodeLine{14739 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_AE                                ETH\_MACA2HR\_AE\_Msk       }\textcolor{comment}{/* Address enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14740 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_SA\_Pos                            (30U)                    }}
\DoxyCodeLine{14741 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_SA\_Msk                            (0x1UL << ETH\_MACA2HR\_SA\_Pos) }}
\DoxyCodeLine{14742 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_SA                                ETH\_MACA2HR\_SA\_Msk       }\textcolor{comment}{/* Source address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14743 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_Pos                           (24U)                    }}
\DoxyCodeLine{14744 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_Msk                           (0x3FUL << ETH\_MACA2HR\_MBC\_Pos) }}
\DoxyCodeLine{14745 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC                               ETH\_MACA2HR\_MBC\_Msk      }\textcolor{comment}{/* Mask byte control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14746 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_HBits15\_8                     0x20000000U              }\textcolor{comment}{/* Mask MAC Address high reg bits [15:8] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14747 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_HBits7\_0                      0x10000000U              }\textcolor{comment}{/* Mask MAC Address high reg bits [7:0]  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14748 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_LBits31\_24                    0x08000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [31:24] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14749 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_LBits23\_16                    0x04000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [23:16] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14750 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_LBits15\_8                     0x02000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [15:8]  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14751 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MBC\_LBits7\_0                      0x01000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [70]    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14752 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MACA2H\_Pos                        (0U)                     }}
\DoxyCodeLine{14753 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MACA2H\_Msk                        (0xFFFFUL << ETH\_MACA2HR\_MACA2H\_Pos) }}
\DoxyCodeLine{14754 \textcolor{preprocessor}{\#define ETH\_MACA2HR\_MACA2H                            ETH\_MACA2HR\_MACA2H\_Msk   }\textcolor{comment}{/* MAC address1 high */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14755 }
\DoxyCodeLine{14756 \textcolor{comment}{/* Bit definition for Ethernet MAC Address2 Low Register */}}
\DoxyCodeLine{14757 \textcolor{preprocessor}{\#define ETH\_MACA2LR\_MACA2L\_Pos                        (0U)                     }}
\DoxyCodeLine{14758 \textcolor{preprocessor}{\#define ETH\_MACA2LR\_MACA2L\_Msk                        (0xFFFFFFFFUL << ETH\_MACA2LR\_MACA2L\_Pos) }}
\DoxyCodeLine{14759 \textcolor{preprocessor}{\#define ETH\_MACA2LR\_MACA2L                            ETH\_MACA2LR\_MACA2L\_Msk   }\textcolor{comment}{/* MAC address2 low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14760 }
\DoxyCodeLine{14761 \textcolor{comment}{/* Bit definition for Ethernet MAC Address3 High Register */}}
\DoxyCodeLine{14762 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_AE\_Pos                            (31U)                    }}
\DoxyCodeLine{14763 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_AE\_Msk                            (0x1UL << ETH\_MACA3HR\_AE\_Pos) }}
\DoxyCodeLine{14764 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_AE                                ETH\_MACA3HR\_AE\_Msk       }\textcolor{comment}{/* Address enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14765 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_SA\_Pos                            (30U)                    }}
\DoxyCodeLine{14766 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_SA\_Msk                            (0x1UL << ETH\_MACA3HR\_SA\_Pos) }}
\DoxyCodeLine{14767 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_SA                                ETH\_MACA3HR\_SA\_Msk       }\textcolor{comment}{/* Source address */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14768 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_Pos                           (24U)                    }}
\DoxyCodeLine{14769 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_Msk                           (0x3FUL << ETH\_MACA3HR\_MBC\_Pos) }}
\DoxyCodeLine{14770 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC                               ETH\_MACA3HR\_MBC\_Msk      }\textcolor{comment}{/* Mask byte control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14771 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_HBits15\_8                     0x20000000U              }\textcolor{comment}{/* Mask MAC Address high reg bits [15:8] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14772 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_HBits7\_0                      0x10000000U              }\textcolor{comment}{/* Mask MAC Address high reg bits [7:0]  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14773 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_LBits31\_24                    0x08000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [31:24] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14774 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_LBits23\_16                    0x04000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [23:16] */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14775 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_LBits15\_8                     0x02000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [15:8]  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14776 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MBC\_LBits7\_0                      0x01000000U              }\textcolor{comment}{/* Mask MAC Address low reg bits [70]    */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14777 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MACA3H\_Pos                        (0U)                     }}
\DoxyCodeLine{14778 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MACA3H\_Msk                        (0xFFFFUL << ETH\_MACA3HR\_MACA3H\_Pos) }}
\DoxyCodeLine{14779 \textcolor{preprocessor}{\#define ETH\_MACA3HR\_MACA3H                            ETH\_MACA3HR\_MACA3H\_Msk   }\textcolor{comment}{/* MAC address3 high */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14780 }
\DoxyCodeLine{14781 \textcolor{comment}{/* Bit definition for Ethernet MAC Address3 Low Register */}}
\DoxyCodeLine{14782 \textcolor{preprocessor}{\#define ETH\_MACA3LR\_MACA3L\_Pos                        (0U)                     }}
\DoxyCodeLine{14783 \textcolor{preprocessor}{\#define ETH\_MACA3LR\_MACA3L\_Msk                        (0xFFFFFFFFUL << ETH\_MACA3LR\_MACA3L\_Pos) }}
\DoxyCodeLine{14784 \textcolor{preprocessor}{\#define ETH\_MACA3LR\_MACA3L                            ETH\_MACA3LR\_MACA3L\_Msk   }\textcolor{comment}{/* MAC address3 low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14785 }
\DoxyCodeLine{14786 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14787 \textcolor{comment}{/*                Ethernet MMC Registers bits definition                      */}}
\DoxyCodeLine{14788 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14789 }
\DoxyCodeLine{14790 \textcolor{comment}{/* Bit definition for Ethernet MMC Contol Register */}}
\DoxyCodeLine{14791 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCFHP\_Pos                           (5U)                     }}
\DoxyCodeLine{14792 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCFHP\_Msk                           (0x1UL << ETH\_MMCCR\_MCFHP\_Pos) }}
\DoxyCodeLine{14793 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCFHP                               ETH\_MMCCR\_MCFHP\_Msk      }\textcolor{comment}{/* MMC counter Full-\/Half preset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14794 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCP\_Pos                             (4U)                     }}
\DoxyCodeLine{14795 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCP\_Msk                             (0x1UL << ETH\_MMCCR\_MCP\_Pos) }}
\DoxyCodeLine{14796 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCP                                 ETH\_MMCCR\_MCP\_Msk        }\textcolor{comment}{/* MMC counter preset           */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14797 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCF\_Pos                             (3U)                     }}
\DoxyCodeLine{14798 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCF\_Msk                             (0x1UL << ETH\_MMCCR\_MCF\_Pos) }}
\DoxyCodeLine{14799 \textcolor{preprocessor}{\#define ETH\_MMCCR\_MCF                                 ETH\_MMCCR\_MCF\_Msk        }\textcolor{comment}{/* MMC Counter Freeze           */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14800 \textcolor{preprocessor}{\#define ETH\_MMCCR\_ROR\_Pos                             (2U)                     }}
\DoxyCodeLine{14801 \textcolor{preprocessor}{\#define ETH\_MMCCR\_ROR\_Msk                             (0x1UL << ETH\_MMCCR\_ROR\_Pos) }}
\DoxyCodeLine{14802 \textcolor{preprocessor}{\#define ETH\_MMCCR\_ROR                                 ETH\_MMCCR\_ROR\_Msk        }\textcolor{comment}{/* Reset on Read                */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14803 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CSR\_Pos                             (1U)                     }}
\DoxyCodeLine{14804 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CSR\_Msk                             (0x1UL << ETH\_MMCCR\_CSR\_Pos) }}
\DoxyCodeLine{14805 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CSR                                 ETH\_MMCCR\_CSR\_Msk        }\textcolor{comment}{/* Counter Stop Rollover        */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14806 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CR\_Pos                              (0U)                     }}
\DoxyCodeLine{14807 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CR\_Msk                              (0x1UL << ETH\_MMCCR\_CR\_Pos) }}
\DoxyCodeLine{14808 \textcolor{preprocessor}{\#define ETH\_MMCCR\_CR                                  ETH\_MMCCR\_CR\_Msk         }\textcolor{comment}{/* Counters Reset               */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14809 }
\DoxyCodeLine{14810 \textcolor{comment}{/* Bit definition for Ethernet MMC Receive Interrupt Register */}}
\DoxyCodeLine{14811 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RGUFS\_Pos                          (17U)                    }}
\DoxyCodeLine{14812 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RGUFS\_Msk                          (0x1UL << ETH\_MMCRIR\_RGUFS\_Pos) }}
\DoxyCodeLine{14813 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RGUFS                              ETH\_MMCRIR\_RGUFS\_Msk     }\textcolor{comment}{/* Set when Rx good unicast frames counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14814 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RFAES\_Pos                          (6U)                     }}
\DoxyCodeLine{14815 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RFAES\_Msk                          (0x1UL << ETH\_MMCRIR\_RFAES\_Pos) }}
\DoxyCodeLine{14816 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RFAES                              ETH\_MMCRIR\_RFAES\_Msk     }\textcolor{comment}{/* Set when Rx alignment error counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14817 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RFCES\_Pos                          (5U)                     }}
\DoxyCodeLine{14818 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RFCES\_Msk                          (0x1UL << ETH\_MMCRIR\_RFCES\_Pos) }}
\DoxyCodeLine{14819 \textcolor{preprocessor}{\#define ETH\_MMCRIR\_RFCES                              ETH\_MMCRIR\_RFCES\_Msk     }\textcolor{comment}{/* Set when Rx crc error counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14820 }
\DoxyCodeLine{14821 \textcolor{comment}{/* Bit definition for Ethernet MMC Transmit Interrupt Register */}}
\DoxyCodeLine{14822 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFS\_Pos                           (21U)                    }}
\DoxyCodeLine{14823 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFS\_Msk                           (0x1UL << ETH\_MMCTIR\_TGFS\_Pos) }}
\DoxyCodeLine{14824 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFS                               ETH\_MMCTIR\_TGFS\_Msk      }\textcolor{comment}{/* Set when Tx good frame count counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14825 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFMSCS\_Pos                        (15U)                    }}
\DoxyCodeLine{14826 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFMSCS\_Msk                        (0x1UL << ETH\_MMCTIR\_TGFMSCS\_Pos) }}
\DoxyCodeLine{14827 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFMSCS                            ETH\_MMCTIR\_TGFMSCS\_Msk   }\textcolor{comment}{/* Set when Tx good multi col counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14828 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFSCS\_Pos                         (14U)                    }}
\DoxyCodeLine{14829 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFSCS\_Msk                         (0x1UL << ETH\_MMCTIR\_TGFSCS\_Pos) }}
\DoxyCodeLine{14830 \textcolor{preprocessor}{\#define ETH\_MMCTIR\_TGFSCS                             ETH\_MMCTIR\_TGFSCS\_Msk    }\textcolor{comment}{/* Set when Tx good single col counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14831 }
\DoxyCodeLine{14832 \textcolor{comment}{/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */}}
\DoxyCodeLine{14833 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RGUFM\_Pos                         (17U)                    }}
\DoxyCodeLine{14834 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RGUFM\_Msk                         (0x1UL << ETH\_MMCRIMR\_RGUFM\_Pos) }}
\DoxyCodeLine{14835 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RGUFM                             ETH\_MMCRIMR\_RGUFM\_Msk    }\textcolor{comment}{/* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14836 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RFAEM\_Pos                         (6U)                     }}
\DoxyCodeLine{14837 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RFAEM\_Msk                         (0x1UL << ETH\_MMCRIMR\_RFAEM\_Pos) }}
\DoxyCodeLine{14838 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RFAEM                             ETH\_MMCRIMR\_RFAEM\_Msk    }\textcolor{comment}{/* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14839 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RFCEM\_Pos                         (5U)                     }}
\DoxyCodeLine{14840 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RFCEM\_Msk                         (0x1UL << ETH\_MMCRIMR\_RFCEM\_Pos) }}
\DoxyCodeLine{14841 \textcolor{preprocessor}{\#define ETH\_MMCRIMR\_RFCEM                             ETH\_MMCRIMR\_RFCEM\_Msk    }\textcolor{comment}{/* Mask the interrupt when Rx crc error counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14842 }
\DoxyCodeLine{14843 \textcolor{comment}{/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */}}
\DoxyCodeLine{14844 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFM\_Pos                          (21U)                    }}
\DoxyCodeLine{14845 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFM\_Msk                          (0x1UL << ETH\_MMCTIMR\_TGFM\_Pos) }}
\DoxyCodeLine{14846 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFM                              ETH\_MMCTIMR\_TGFM\_Msk     }\textcolor{comment}{/* Mask the interrupt when Tx good frame count counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14847 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFMSCM\_Pos                       (15U)                    }}
\DoxyCodeLine{14848 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFMSCM\_Msk                       (0x1UL << ETH\_MMCTIMR\_TGFMSCM\_Pos) }}
\DoxyCodeLine{14849 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFMSCM                           ETH\_MMCTIMR\_TGFMSCM\_Msk  }\textcolor{comment}{/* Mask the interrupt when Tx good multi col counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14850 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFSCM\_Pos                        (14U)                    }}
\DoxyCodeLine{14851 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFSCM\_Msk                        (0x1UL << ETH\_MMCTIMR\_TGFSCM\_Pos) }}
\DoxyCodeLine{14852 \textcolor{preprocessor}{\#define ETH\_MMCTIMR\_TGFSCM                            ETH\_MMCTIMR\_TGFSCM\_Msk   }\textcolor{comment}{/* Mask the interrupt when Tx good single col counter reaches half the maximum value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14853 }
\DoxyCodeLine{14854 \textcolor{comment}{/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */}}
\DoxyCodeLine{14855 \textcolor{preprocessor}{\#define ETH\_MMCTGFSCCR\_TGFSCC\_Pos                     (0U)                     }}
\DoxyCodeLine{14856 \textcolor{preprocessor}{\#define ETH\_MMCTGFSCCR\_TGFSCC\_Msk                     (0xFFFFFFFFUL << ETH\_MMCTGFSCCR\_TGFSCC\_Pos) }}
\DoxyCodeLine{14857 \textcolor{preprocessor}{\#define ETH\_MMCTGFSCCR\_TGFSCC                         ETH\_MMCTGFSCCR\_TGFSCC\_Msk }\textcolor{comment}{/* Number of successfully transmitted frames after a single collision in Half-\/duplex mode. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14858 }
\DoxyCodeLine{14859 \textcolor{comment}{/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */}}
\DoxyCodeLine{14860 \textcolor{preprocessor}{\#define ETH\_MMCTGFMSCCR\_TGFMSCC\_Pos                   (0U)                     }}
\DoxyCodeLine{14861 \textcolor{preprocessor}{\#define ETH\_MMCTGFMSCCR\_TGFMSCC\_Msk                   (0xFFFFFFFFUL << ETH\_MMCTGFMSCCR\_TGFMSCC\_Pos) }}
\DoxyCodeLine{14862 \textcolor{preprocessor}{\#define ETH\_MMCTGFMSCCR\_TGFMSCC                       ETH\_MMCTGFMSCCR\_TGFMSCC\_Msk }\textcolor{comment}{/* Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14863 }
\DoxyCodeLine{14864 \textcolor{comment}{/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */}}
\DoxyCodeLine{14865 \textcolor{preprocessor}{\#define ETH\_MMCTGFCR\_TGFC\_Pos                         (0U)                     }}
\DoxyCodeLine{14866 \textcolor{preprocessor}{\#define ETH\_MMCTGFCR\_TGFC\_Msk                         (0xFFFFFFFFUL << ETH\_MMCTGFCR\_TGFC\_Pos) }}
\DoxyCodeLine{14867 \textcolor{preprocessor}{\#define ETH\_MMCTGFCR\_TGFC                             ETH\_MMCTGFCR\_TGFC\_Msk    }\textcolor{comment}{/* Number of good frames transmitted. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14868 }
\DoxyCodeLine{14869 \textcolor{comment}{/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */}}
\DoxyCodeLine{14870 \textcolor{preprocessor}{\#define ETH\_MMCRFCECR\_RFCEC\_Pos                       (0U)                     }}
\DoxyCodeLine{14871 \textcolor{preprocessor}{\#define ETH\_MMCRFCECR\_RFCEC\_Msk                       (0xFFFFFFFFUL << ETH\_MMCRFCECR\_RFCEC\_Pos) }}
\DoxyCodeLine{14872 \textcolor{preprocessor}{\#define ETH\_MMCRFCECR\_RFCEC                           ETH\_MMCRFCECR\_RFCEC\_Msk  }\textcolor{comment}{/* Number of frames received with CRC error. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14873 }
\DoxyCodeLine{14874 \textcolor{comment}{/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */}}
\DoxyCodeLine{14875 \textcolor{preprocessor}{\#define ETH\_MMCRFAECR\_RFAEC\_Pos                       (0U)                     }}
\DoxyCodeLine{14876 \textcolor{preprocessor}{\#define ETH\_MMCRFAECR\_RFAEC\_Msk                       (0xFFFFFFFFUL << ETH\_MMCRFAECR\_RFAEC\_Pos) }}
\DoxyCodeLine{14877 \textcolor{preprocessor}{\#define ETH\_MMCRFAECR\_RFAEC                           ETH\_MMCRFAECR\_RFAEC\_Msk  }\textcolor{comment}{/* Number of frames received with alignment (dribble) error */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14878 }
\DoxyCodeLine{14879 \textcolor{comment}{/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */}}
\DoxyCodeLine{14880 \textcolor{preprocessor}{\#define ETH\_MMCRGUFCR\_RGUFC\_Pos                       (0U)                     }}
\DoxyCodeLine{14881 \textcolor{preprocessor}{\#define ETH\_MMCRGUFCR\_RGUFC\_Msk                       (0xFFFFFFFFUL << ETH\_MMCRGUFCR\_RGUFC\_Pos) }}
\DoxyCodeLine{14882 \textcolor{preprocessor}{\#define ETH\_MMCRGUFCR\_RGUFC                           ETH\_MMCRGUFCR\_RGUFC\_Msk  }\textcolor{comment}{/* Number of good unicast frames received. */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14883 }
\DoxyCodeLine{14884 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14885 \textcolor{comment}{/*               Ethernet PTP Registers bits definition                       */}}
\DoxyCodeLine{14886 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14887 }
\DoxyCodeLine{14888 \textcolor{comment}{/* Bit definition for Ethernet PTP Time Stamp Contol Register */}}
\DoxyCodeLine{14889 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSCNT\_Pos                         (16U)                    }}
\DoxyCodeLine{14890 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSCNT\_Msk                         (0x3UL << ETH\_PTPTSCR\_TSCNT\_Pos) }}
\DoxyCodeLine{14891 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSCNT                             ETH\_PTPTSCR\_TSCNT\_Msk    }\textcolor{comment}{/* Time stamp clock node type */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14892 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSMRME\_Pos                       (15U)                    }}
\DoxyCodeLine{14893 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSMRME\_Msk                       (0x1UL << ETH\_PTPTSSR\_TSSMRME\_Pos) }}
\DoxyCodeLine{14894 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSMRME                           ETH\_PTPTSSR\_TSSMRME\_Msk  }\textcolor{comment}{/* Time stamp snapshot for message relevant to master enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14895 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSEME\_Pos                        (14U)                    }}
\DoxyCodeLine{14896 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSEME\_Msk                        (0x1UL << ETH\_PTPTSSR\_TSSEME\_Pos) }}
\DoxyCodeLine{14897 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSEME                            ETH\_PTPTSSR\_TSSEME\_Msk   }\textcolor{comment}{/* Time stamp snapshot for event message enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14898 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSIPV4FE\_Pos                     (13U)                    }}
\DoxyCodeLine{14899 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSIPV4FE\_Msk                     (0x1UL << ETH\_PTPTSSR\_TSSIPV4FE\_Pos) }}
\DoxyCodeLine{14900 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSIPV4FE                         ETH\_PTPTSSR\_TSSIPV4FE\_Msk }\textcolor{comment}{/* Time stamp snapshot for IPv4 frames enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14901 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSIPV6FE\_Pos                     (12U)                    }}
\DoxyCodeLine{14902 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSIPV6FE\_Msk                     (0x1UL << ETH\_PTPTSSR\_TSSIPV6FE\_Pos) }}
\DoxyCodeLine{14903 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSIPV6FE                         ETH\_PTPTSSR\_TSSIPV6FE\_Msk }\textcolor{comment}{/* Time stamp snapshot for IPv6 frames enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14904 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSPTPOEFE\_Pos                    (11U)                    }}
\DoxyCodeLine{14905 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSPTPOEFE\_Msk                    (0x1UL << ETH\_PTPTSSR\_TSSPTPOEFE\_Pos) }}
\DoxyCodeLine{14906 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSPTPOEFE                        ETH\_PTPTSSR\_TSSPTPOEFE\_Msk }\textcolor{comment}{/* Time stamp snapshot for PTP over ethernet frames enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14907 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSPTPPSV2E\_Pos                    (10U)                    }}
\DoxyCodeLine{14908 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSPTPPSV2E\_Msk                    (0x1UL << ETH\_PTPTSSR\_TSPTPPSV2E\_Pos) }}
\DoxyCodeLine{14909 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSPTPPSV2E                        ETH\_PTPTSSR\_TSPTPPSV2E\_Msk }\textcolor{comment}{/* Time stamp PTP packet snooping for version2 format enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14910 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSSR\_Pos                         (9U)                     }}
\DoxyCodeLine{14911 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSSR\_Msk                         (0x1UL << ETH\_PTPTSSR\_TSSSR\_Pos) }}
\DoxyCodeLine{14912 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSSR                             ETH\_PTPTSSR\_TSSSR\_Msk    }\textcolor{comment}{/* Time stamp Sub-\/seconds rollover */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14913 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSARFE\_Pos                       (8U)                     }}
\DoxyCodeLine{14914 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSARFE\_Msk                       (0x1UL << ETH\_PTPTSSR\_TSSARFE\_Pos) }}
\DoxyCodeLine{14915 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSARFE                           ETH\_PTPTSSR\_TSSARFE\_Msk  }\textcolor{comment}{/* Time stamp snapshot for all received frames enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14916 }
\DoxyCodeLine{14917 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSARU\_Pos                         (5U)                     }}
\DoxyCodeLine{14918 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSARU\_Msk                         (0x1UL << ETH\_PTPTSCR\_TSARU\_Pos) }}
\DoxyCodeLine{14919 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSARU                             ETH\_PTPTSCR\_TSARU\_Msk    }\textcolor{comment}{/* Addend register update */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14920 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSITE\_Pos                         (4U)                     }}
\DoxyCodeLine{14921 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSITE\_Msk                         (0x1UL << ETH\_PTPTSCR\_TSITE\_Pos) }}
\DoxyCodeLine{14922 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSITE                             ETH\_PTPTSCR\_TSITE\_Msk    }\textcolor{comment}{/* Time stamp interrupt trigger enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14923 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSSTU\_Pos                         (3U)                     }}
\DoxyCodeLine{14924 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSSTU\_Msk                         (0x1UL << ETH\_PTPTSCR\_TSSTU\_Pos) }}
\DoxyCodeLine{14925 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSSTU                             ETH\_PTPTSCR\_TSSTU\_Msk    }\textcolor{comment}{/* Time stamp update */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14926 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSSTI\_Pos                         (2U)                     }}
\DoxyCodeLine{14927 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSSTI\_Msk                         (0x1UL << ETH\_PTPTSCR\_TSSTI\_Pos) }}
\DoxyCodeLine{14928 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSSTI                             ETH\_PTPTSCR\_TSSTI\_Msk    }\textcolor{comment}{/* Time stamp initialize */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14929 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSFCU\_Pos                         (1U)                     }}
\DoxyCodeLine{14930 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSFCU\_Msk                         (0x1UL << ETH\_PTPTSCR\_TSFCU\_Pos) }}
\DoxyCodeLine{14931 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSFCU                             ETH\_PTPTSCR\_TSFCU\_Msk    }\textcolor{comment}{/* Time stamp fine or coarse update */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14932 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSE\_Pos                           (0U)                     }}
\DoxyCodeLine{14933 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSE\_Msk                           (0x1UL << ETH\_PTPTSCR\_TSE\_Pos) }}
\DoxyCodeLine{14934 \textcolor{preprocessor}{\#define ETH\_PTPTSCR\_TSE                               ETH\_PTPTSCR\_TSE\_Msk      }\textcolor{comment}{/* Time stamp enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14935 }
\DoxyCodeLine{14936 \textcolor{comment}{/* Bit definition for Ethernet PTP Sub-\/Second Increment Register */}}
\DoxyCodeLine{14937 \textcolor{preprocessor}{\#define ETH\_PTPSSIR\_STSSI\_Pos                         (0U)                     }}
\DoxyCodeLine{14938 \textcolor{preprocessor}{\#define ETH\_PTPSSIR\_STSSI\_Msk                         (0xFFUL << ETH\_PTPSSIR\_STSSI\_Pos) }}
\DoxyCodeLine{14939 \textcolor{preprocessor}{\#define ETH\_PTPSSIR\_STSSI                             ETH\_PTPSSIR\_STSSI\_Msk    }\textcolor{comment}{/* System time Sub-\/second increment value */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14940 }
\DoxyCodeLine{14941 \textcolor{comment}{/* Bit definition for Ethernet PTP Time Stamp High Register */}}
\DoxyCodeLine{14942 \textcolor{preprocessor}{\#define ETH\_PTPTSHR\_STS\_Pos                           (0U)                     }}
\DoxyCodeLine{14943 \textcolor{preprocessor}{\#define ETH\_PTPTSHR\_STS\_Msk                           (0xFFFFFFFFUL << ETH\_PTPTSHR\_STS\_Pos) }}
\DoxyCodeLine{14944 \textcolor{preprocessor}{\#define ETH\_PTPTSHR\_STS                               ETH\_PTPTSHR\_STS\_Msk      }\textcolor{comment}{/* System Time second */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14945 }
\DoxyCodeLine{14946 \textcolor{comment}{/* Bit definition for Ethernet PTP Time Stamp Low Register */}}
\DoxyCodeLine{14947 \textcolor{preprocessor}{\#define ETH\_PTPTSLR\_STPNS\_Pos                         (31U)                    }}
\DoxyCodeLine{14948 \textcolor{preprocessor}{\#define ETH\_PTPTSLR\_STPNS\_Msk                         (0x1UL << ETH\_PTPTSLR\_STPNS\_Pos) }}
\DoxyCodeLine{14949 \textcolor{preprocessor}{\#define ETH\_PTPTSLR\_STPNS                             ETH\_PTPTSLR\_STPNS\_Msk    }\textcolor{comment}{/* System Time Positive or negative time */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14950 \textcolor{preprocessor}{\#define ETH\_PTPTSLR\_STSS\_Pos                          (0U)                     }}
\DoxyCodeLine{14951 \textcolor{preprocessor}{\#define ETH\_PTPTSLR\_STSS\_Msk                          (0x7FFFFFFFUL << ETH\_PTPTSLR\_STSS\_Pos) }}
\DoxyCodeLine{14952 \textcolor{preprocessor}{\#define ETH\_PTPTSLR\_STSS                              ETH\_PTPTSLR\_STSS\_Msk     }\textcolor{comment}{/* System Time sub-\/seconds */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14953 }
\DoxyCodeLine{14954 \textcolor{comment}{/* Bit definition for Ethernet PTP Time Stamp High Update Register */}}
\DoxyCodeLine{14955 \textcolor{preprocessor}{\#define ETH\_PTPTSHUR\_TSUS\_Pos                         (0U)                     }}
\DoxyCodeLine{14956 \textcolor{preprocessor}{\#define ETH\_PTPTSHUR\_TSUS\_Msk                         (0xFFFFFFFFUL << ETH\_PTPTSHUR\_TSUS\_Pos) }}
\DoxyCodeLine{14957 \textcolor{preprocessor}{\#define ETH\_PTPTSHUR\_TSUS                             ETH\_PTPTSHUR\_TSUS\_Msk    }\textcolor{comment}{/* Time stamp update seconds */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14958 }
\DoxyCodeLine{14959 \textcolor{comment}{/* Bit definition for Ethernet PTP Time Stamp Low Update Register */}}
\DoxyCodeLine{14960 \textcolor{preprocessor}{\#define ETH\_PTPTSLUR\_TSUPNS\_Pos                       (31U)                    }}
\DoxyCodeLine{14961 \textcolor{preprocessor}{\#define ETH\_PTPTSLUR\_TSUPNS\_Msk                       (0x1UL << ETH\_PTPTSLUR\_TSUPNS\_Pos) }}
\DoxyCodeLine{14962 \textcolor{preprocessor}{\#define ETH\_PTPTSLUR\_TSUPNS                           ETH\_PTPTSLUR\_TSUPNS\_Msk  }\textcolor{comment}{/* Time stamp update Positive or negative time */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14963 \textcolor{preprocessor}{\#define ETH\_PTPTSLUR\_TSUSS\_Pos                        (0U)                     }}
\DoxyCodeLine{14964 \textcolor{preprocessor}{\#define ETH\_PTPTSLUR\_TSUSS\_Msk                        (0x7FFFFFFFUL << ETH\_PTPTSLUR\_TSUSS\_Pos) }}
\DoxyCodeLine{14965 \textcolor{preprocessor}{\#define ETH\_PTPTSLUR\_TSUSS                            ETH\_PTPTSLUR\_TSUSS\_Msk   }\textcolor{comment}{/* Time stamp update sub-\/seconds */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14966 }
\DoxyCodeLine{14967 \textcolor{comment}{/* Bit definition for Ethernet PTP Time Stamp Addend Register */}}
\DoxyCodeLine{14968 \textcolor{preprocessor}{\#define ETH\_PTPTSAR\_TSA\_Pos                           (0U)                     }}
\DoxyCodeLine{14969 \textcolor{preprocessor}{\#define ETH\_PTPTSAR\_TSA\_Msk                           (0xFFFFFFFFUL << ETH\_PTPTSAR\_TSA\_Pos) }}
\DoxyCodeLine{14970 \textcolor{preprocessor}{\#define ETH\_PTPTSAR\_TSA                               ETH\_PTPTSAR\_TSA\_Msk      }\textcolor{comment}{/* Time stamp addend */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14971 }
\DoxyCodeLine{14972 \textcolor{comment}{/* Bit definition for Ethernet PTP Target Time High Register */}}
\DoxyCodeLine{14973 \textcolor{preprocessor}{\#define ETH\_PTPTTHR\_TTSH\_Pos                          (0U)                     }}
\DoxyCodeLine{14974 \textcolor{preprocessor}{\#define ETH\_PTPTTHR\_TTSH\_Msk                          (0xFFFFFFFFUL << ETH\_PTPTTHR\_TTSH\_Pos) }}
\DoxyCodeLine{14975 \textcolor{preprocessor}{\#define ETH\_PTPTTHR\_TTSH                              ETH\_PTPTTHR\_TTSH\_Msk     }\textcolor{comment}{/* Target time stamp high */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14976 }
\DoxyCodeLine{14977 \textcolor{comment}{/* Bit definition for Ethernet PTP Target Time Low Register */}}
\DoxyCodeLine{14978 \textcolor{preprocessor}{\#define ETH\_PTPTTLR\_TTSL\_Pos                          (0U)                     }}
\DoxyCodeLine{14979 \textcolor{preprocessor}{\#define ETH\_PTPTTLR\_TTSL\_Msk                          (0xFFFFFFFFUL << ETH\_PTPTTLR\_TTSL\_Pos) }}
\DoxyCodeLine{14980 \textcolor{preprocessor}{\#define ETH\_PTPTTLR\_TTSL                              ETH\_PTPTTLR\_TTSL\_Msk     }\textcolor{comment}{/* Target time stamp low */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14981 }
\DoxyCodeLine{14982 \textcolor{comment}{/* Bit definition for Ethernet PTP Time Stamp Status Register */}}
\DoxyCodeLine{14983 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSTTR\_Pos                         (5U)                     }}
\DoxyCodeLine{14984 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSTTR\_Msk                         (0x1UL << ETH\_PTPTSSR\_TSTTR\_Pos) }}
\DoxyCodeLine{14985 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSTTR                             ETH\_PTPTSSR\_TSTTR\_Msk    }\textcolor{comment}{/* Time stamp target time reached */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14986 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSO\_Pos                          (4U)                     }}
\DoxyCodeLine{14987 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSO\_Msk                          (0x1UL << ETH\_PTPTSSR\_TSSO\_Pos) }}
\DoxyCodeLine{14988 \textcolor{preprocessor}{\#define ETH\_PTPTSSR\_TSSO                              ETH\_PTPTSSR\_TSSO\_Msk     }\textcolor{comment}{/* Time stamp seconds overflow */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14989 }
\DoxyCodeLine{14990 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14991 \textcolor{comment}{/*                 Ethernet DMA Registers bits definition                     */}}
\DoxyCodeLine{14992 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{14993 }
\DoxyCodeLine{14994 \textcolor{comment}{/* Bit definition for Ethernet DMA Bus Mode Register */}}
\DoxyCodeLine{14995 \textcolor{preprocessor}{\#define ETH\_DMABMR\_AAB\_Pos                            (25U)                    }}
\DoxyCodeLine{14996 \textcolor{preprocessor}{\#define ETH\_DMABMR\_AAB\_Msk                            (0x1UL << ETH\_DMABMR\_AAB\_Pos) }}
\DoxyCodeLine{14997 \textcolor{preprocessor}{\#define ETH\_DMABMR\_AAB                                ETH\_DMABMR\_AAB\_Msk       }\textcolor{comment}{/* Address-\/Aligned beats */}\textcolor{preprocessor}{}}
\DoxyCodeLine{14998 \textcolor{preprocessor}{\#define ETH\_DMABMR\_FPM\_Pos                            (24U)                    }}
\DoxyCodeLine{14999 \textcolor{preprocessor}{\#define ETH\_DMABMR\_FPM\_Msk                            (0x1UL << ETH\_DMABMR\_FPM\_Pos) }}
\DoxyCodeLine{15000 \textcolor{preprocessor}{\#define ETH\_DMABMR\_FPM                                ETH\_DMABMR\_FPM\_Msk       }\textcolor{comment}{/* 4xPBL mode */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15001 \textcolor{preprocessor}{\#define ETH\_DMABMR\_USP\_Pos                            (23U)                    }}
\DoxyCodeLine{15002 \textcolor{preprocessor}{\#define ETH\_DMABMR\_USP\_Msk                            (0x1UL << ETH\_DMABMR\_USP\_Pos) }}
\DoxyCodeLine{15003 \textcolor{preprocessor}{\#define ETH\_DMABMR\_USP                                ETH\_DMABMR\_USP\_Msk       }\textcolor{comment}{/* Use separate PBL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15004 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_Pos                            (17U)                    }}
\DoxyCodeLine{15005 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_Msk                            (0x3FUL << ETH\_DMABMR\_RDP\_Pos) }}
\DoxyCodeLine{15006 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP                                ETH\_DMABMR\_RDP\_Msk       }\textcolor{comment}{/* RxDMA PBL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15007 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_1Beat                          0x00020000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15008 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_2Beat                          0x00040000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15009 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_4Beat                          0x00080000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15010 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_8Beat                          0x00100000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15011 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_16Beat                         0x00200000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15012 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_32Beat                         0x00400000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 32 */}\textcolor{preprocessor}{                }}
\DoxyCodeLine{15013 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_4xPBL\_4Beat                    0x01020000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15014 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_4xPBL\_8Beat                    0x01040000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15015 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_4xPBL\_16Beat                   0x01080000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15016 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_4xPBL\_32Beat                   0x01100000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15017 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_4xPBL\_64Beat                   0x01200000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 64 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15018 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RDP\_4xPBL\_128Beat                  0x01400000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one RxDMA transaction is 128 */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{15019 \textcolor{preprocessor}{\#define ETH\_DMABMR\_FB\_Pos                             (16U)                    }}
\DoxyCodeLine{15020 \textcolor{preprocessor}{\#define ETH\_DMABMR\_FB\_Msk                             (0x1UL << ETH\_DMABMR\_FB\_Pos) }}
\DoxyCodeLine{15021 \textcolor{preprocessor}{\#define ETH\_DMABMR\_FB                                 ETH\_DMABMR\_FB\_Msk        }\textcolor{comment}{/* Fixed Burst */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15022 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RTPR\_Pos                           (14U)                    }}
\DoxyCodeLine{15023 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RTPR\_Msk                           (0x3UL << ETH\_DMABMR\_RTPR\_Pos) }}
\DoxyCodeLine{15024 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RTPR                               ETH\_DMABMR\_RTPR\_Msk      }\textcolor{comment}{/* Rx Tx priority ratio */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15025 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RTPR\_1\_1                           0x00000000U              }\textcolor{comment}{/* Rx Tx priority ratio */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15026 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RTPR\_2\_1                           0x00004000U              }\textcolor{comment}{/* Rx Tx priority ratio */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15027 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RTPR\_3\_1                           0x00008000U              }\textcolor{comment}{/* Rx Tx priority ratio */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15028 \textcolor{preprocessor}{\#define ETH\_DMABMR\_RTPR\_4\_1                           0x0000C000U              }\textcolor{comment}{/* Rx Tx priority ratio */}\textcolor{preprocessor}{  }}
\DoxyCodeLine{15029 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_Pos                            (8U)                     }}
\DoxyCodeLine{15030 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_Msk                            (0x3FUL << ETH\_DMABMR\_PBL\_Pos) }}
\DoxyCodeLine{15031 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL                                ETH\_DMABMR\_PBL\_Msk       }\textcolor{comment}{/* Programmable burst length */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15032 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_1Beat                          0x00000100U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15033 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_2Beat                          0x00000200U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15034 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_4Beat                          0x00000400U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15035 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_8Beat                          0x00000800U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15036 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_16Beat                         0x00001000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15037 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_32Beat                         0x00002000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */}\textcolor{preprocessor}{                }}
\DoxyCodeLine{15038 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_4xPBL\_4Beat                    0x01000100U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15039 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_4xPBL\_8Beat                    0x01000200U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15040 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_4xPBL\_16Beat                   0x01000400U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15041 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_4xPBL\_32Beat                   0x01000800U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15042 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_4xPBL\_64Beat                   0x01001000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15043 \textcolor{preprocessor}{\#define ETH\_DMABMR\_PBL\_4xPBL\_128Beat                  0x01002000U              }\textcolor{comment}{/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15044 \textcolor{preprocessor}{\#define ETH\_DMABMR\_EDE\_Pos                            (7U)                     }}
\DoxyCodeLine{15045 \textcolor{preprocessor}{\#define ETH\_DMABMR\_EDE\_Msk                            (0x1UL << ETH\_DMABMR\_EDE\_Pos) }}
\DoxyCodeLine{15046 \textcolor{preprocessor}{\#define ETH\_DMABMR\_EDE                                ETH\_DMABMR\_EDE\_Msk       }\textcolor{comment}{/* Enhanced Descriptor Enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15047 \textcolor{preprocessor}{\#define ETH\_DMABMR\_DSL\_Pos                            (2U)                     }}
\DoxyCodeLine{15048 \textcolor{preprocessor}{\#define ETH\_DMABMR\_DSL\_Msk                            (0x1FUL << ETH\_DMABMR\_DSL\_Pos) }}
\DoxyCodeLine{15049 \textcolor{preprocessor}{\#define ETH\_DMABMR\_DSL                                ETH\_DMABMR\_DSL\_Msk       }\textcolor{comment}{/* Descriptor Skip Length */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15050 \textcolor{preprocessor}{\#define ETH\_DMABMR\_DA\_Pos                             (1U)                     }}
\DoxyCodeLine{15051 \textcolor{preprocessor}{\#define ETH\_DMABMR\_DA\_Msk                             (0x1UL << ETH\_DMABMR\_DA\_Pos) }}
\DoxyCodeLine{15052 \textcolor{preprocessor}{\#define ETH\_DMABMR\_DA                                 ETH\_DMABMR\_DA\_Msk        }\textcolor{comment}{/* DMA arbitration scheme */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15053 \textcolor{preprocessor}{\#define ETH\_DMABMR\_SR\_Pos                             (0U)                     }}
\DoxyCodeLine{15054 \textcolor{preprocessor}{\#define ETH\_DMABMR\_SR\_Msk                             (0x1UL << ETH\_DMABMR\_SR\_Pos) }}
\DoxyCodeLine{15055 \textcolor{preprocessor}{\#define ETH\_DMABMR\_SR                                 ETH\_DMABMR\_SR\_Msk        }\textcolor{comment}{/* Software reset */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15056 }
\DoxyCodeLine{15057 \textcolor{comment}{/* Bit definition for Ethernet DMA Transmit Poll Demand Register */}}
\DoxyCodeLine{15058 \textcolor{preprocessor}{\#define ETH\_DMATPDR\_TPD\_Pos                           (0U)                     }}
\DoxyCodeLine{15059 \textcolor{preprocessor}{\#define ETH\_DMATPDR\_TPD\_Msk                           (0xFFFFFFFFUL << ETH\_DMATPDR\_TPD\_Pos) }}
\DoxyCodeLine{15060 \textcolor{preprocessor}{\#define ETH\_DMATPDR\_TPD                               ETH\_DMATPDR\_TPD\_Msk      }\textcolor{comment}{/* Transmit poll demand */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15061 }
\DoxyCodeLine{15062 \textcolor{comment}{/* Bit definition for Ethernet DMA Receive Poll Demand Register */}}
\DoxyCodeLine{15063 \textcolor{preprocessor}{\#define ETH\_DMARPDR\_RPD\_Pos                           (0U)                     }}
\DoxyCodeLine{15064 \textcolor{preprocessor}{\#define ETH\_DMARPDR\_RPD\_Msk                           (0xFFFFFFFFUL << ETH\_DMARPDR\_RPD\_Pos) }}
\DoxyCodeLine{15065 \textcolor{preprocessor}{\#define ETH\_DMARPDR\_RPD                               ETH\_DMARPDR\_RPD\_Msk      }\textcolor{comment}{/* Receive poll demand  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15066 }
\DoxyCodeLine{15067 \textcolor{comment}{/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */}}
\DoxyCodeLine{15068 \textcolor{preprocessor}{\#define ETH\_DMARDLAR\_SRL\_Pos                          (0U)                     }}
\DoxyCodeLine{15069 \textcolor{preprocessor}{\#define ETH\_DMARDLAR\_SRL\_Msk                          (0xFFFFFFFFUL << ETH\_DMARDLAR\_SRL\_Pos) }}
\DoxyCodeLine{15070 \textcolor{preprocessor}{\#define ETH\_DMARDLAR\_SRL                              ETH\_DMARDLAR\_SRL\_Msk     }\textcolor{comment}{/* Start of receive list */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15071 }
\DoxyCodeLine{15072 \textcolor{comment}{/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */}}
\DoxyCodeLine{15073 \textcolor{preprocessor}{\#define ETH\_DMATDLAR\_STL\_Pos                          (0U)                     }}
\DoxyCodeLine{15074 \textcolor{preprocessor}{\#define ETH\_DMATDLAR\_STL\_Msk                          (0xFFFFFFFFUL << ETH\_DMATDLAR\_STL\_Pos) }}
\DoxyCodeLine{15075 \textcolor{preprocessor}{\#define ETH\_DMATDLAR\_STL                              ETH\_DMATDLAR\_STL\_Msk     }\textcolor{comment}{/* Start of transmit list */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15076 }
\DoxyCodeLine{15077 \textcolor{comment}{/* Bit definition for Ethernet DMA Status Register */}}
\DoxyCodeLine{15078 \textcolor{preprocessor}{\#define ETH\_DMASR\_TSTS\_Pos                            (29U)                    }}
\DoxyCodeLine{15079 \textcolor{preprocessor}{\#define ETH\_DMASR\_TSTS\_Msk                            (0x1UL << ETH\_DMASR\_TSTS\_Pos) }}
\DoxyCodeLine{15080 \textcolor{preprocessor}{\#define ETH\_DMASR\_TSTS                                ETH\_DMASR\_TSTS\_Msk       }\textcolor{comment}{/* Time-\/stamp trigger status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15081 \textcolor{preprocessor}{\#define ETH\_DMASR\_PMTS\_Pos                            (28U)                    }}
\DoxyCodeLine{15082 \textcolor{preprocessor}{\#define ETH\_DMASR\_PMTS\_Msk                            (0x1UL << ETH\_DMASR\_PMTS\_Pos) }}
\DoxyCodeLine{15083 \textcolor{preprocessor}{\#define ETH\_DMASR\_PMTS                                ETH\_DMASR\_PMTS\_Msk       }\textcolor{comment}{/* PMT status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15084 \textcolor{preprocessor}{\#define ETH\_DMASR\_MMCS\_Pos                            (27U)                    }}
\DoxyCodeLine{15085 \textcolor{preprocessor}{\#define ETH\_DMASR\_MMCS\_Msk                            (0x1UL << ETH\_DMASR\_MMCS\_Pos) }}
\DoxyCodeLine{15086 \textcolor{preprocessor}{\#define ETH\_DMASR\_MMCS                                ETH\_DMASR\_MMCS\_Msk       }\textcolor{comment}{/* MMC status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15087 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_Pos                             (23U)                    }}
\DoxyCodeLine{15088 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_Msk                             (0x7UL << ETH\_DMASR\_EBS\_Pos) }}
\DoxyCodeLine{15089 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS                                 ETH\_DMASR\_EBS\_Msk        }\textcolor{comment}{/* Error bits status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15090   \textcolor{comment}{/* combination with EBS[2:0] for GetFlagStatus function */}}
\DoxyCodeLine{15091 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_DescAccess\_Pos                  (25U)                    }}
\DoxyCodeLine{15092 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_DescAccess\_Msk                  (0x1UL << ETH\_DMASR\_EBS\_DescAccess\_Pos) }}
\DoxyCodeLine{15093 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_DescAccess                      ETH\_DMASR\_EBS\_DescAccess\_Msk }\textcolor{comment}{/* Error bits 0-\/data buffer, 1-\/desc. access */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15094 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_ReadTransf\_Pos                  (24U)                    }}
\DoxyCodeLine{15095 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_ReadTransf\_Msk                  (0x1UL << ETH\_DMASR\_EBS\_ReadTransf\_Pos) }}
\DoxyCodeLine{15096 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_ReadTransf                      ETH\_DMASR\_EBS\_ReadTransf\_Msk }\textcolor{comment}{/* Error bits 0-\/write trnsf, 1-\/read transfr */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15097 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_DataTransfTx\_Pos                (23U)                    }}
\DoxyCodeLine{15098 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_DataTransfTx\_Msk                (0x1UL << ETH\_DMASR\_EBS\_DataTransfTx\_Pos) }}
\DoxyCodeLine{15099 \textcolor{preprocessor}{\#define ETH\_DMASR\_EBS\_DataTransfTx                    ETH\_DMASR\_EBS\_DataTransfTx\_Msk }\textcolor{comment}{/* Error bits 0-\/Rx DMA, 1-\/Tx DMA */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15100 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Pos                             (20U)                    }}
\DoxyCodeLine{15101 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Msk                             (0x7UL << ETH\_DMASR\_TPS\_Pos) }}
\DoxyCodeLine{15102 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS                                 ETH\_DMASR\_TPS\_Msk        }\textcolor{comment}{/* Transmit process state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15103 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Stopped                         0x00000000U              }\textcolor{comment}{/* Stopped -\/ Reset or Stop Tx Command issued  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15104 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Fetching\_Pos                    (20U)                    }}
\DoxyCodeLine{15105 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Fetching\_Msk                    (0x1UL << ETH\_DMASR\_TPS\_Fetching\_Pos) }}
\DoxyCodeLine{15106 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Fetching                        ETH\_DMASR\_TPS\_Fetching\_Msk }\textcolor{comment}{/* Running -\/ fetching the Tx descriptor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15107 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Waiting\_Pos                     (21U)                    }}
\DoxyCodeLine{15108 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Waiting\_Msk                     (0x1UL << ETH\_DMASR\_TPS\_Waiting\_Pos) }}
\DoxyCodeLine{15109 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Waiting                         ETH\_DMASR\_TPS\_Waiting\_Msk }\textcolor{comment}{/* Running -\/ waiting for status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15110 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Reading\_Pos                     (20U)                    }}
\DoxyCodeLine{15111 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Reading\_Msk                     (0x3UL << ETH\_DMASR\_TPS\_Reading\_Pos) }}
\DoxyCodeLine{15112 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Reading                         ETH\_DMASR\_TPS\_Reading\_Msk }\textcolor{comment}{/* Running -\/ reading the data from host memory */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15113 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Suspended\_Pos                   (21U)                    }}
\DoxyCodeLine{15114 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Suspended\_Msk                   (0x3UL << ETH\_DMASR\_TPS\_Suspended\_Pos) }}
\DoxyCodeLine{15115 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Suspended                       ETH\_DMASR\_TPS\_Suspended\_Msk }\textcolor{comment}{/* Suspended -\/ Tx Descriptor unavailable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15116 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Closing\_Pos                     (20U)                    }}
\DoxyCodeLine{15117 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Closing\_Msk                     (0x7UL << ETH\_DMASR\_TPS\_Closing\_Pos) }}
\DoxyCodeLine{15118 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPS\_Closing                         ETH\_DMASR\_TPS\_Closing\_Msk }\textcolor{comment}{/* Running -\/ closing Rx descriptor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15119 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Pos                             (17U)                    }}
\DoxyCodeLine{15120 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Msk                             (0x7UL << ETH\_DMASR\_RPS\_Pos) }}
\DoxyCodeLine{15121 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS                                 ETH\_DMASR\_RPS\_Msk        }\textcolor{comment}{/* Receive process state */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15122 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Stopped                         0x00000000U              }\textcolor{comment}{/* Stopped -\/ Reset or Stop Rx Command issued */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15123 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Fetching\_Pos                    (17U)                    }}
\DoxyCodeLine{15124 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Fetching\_Msk                    (0x1UL << ETH\_DMASR\_RPS\_Fetching\_Pos) }}
\DoxyCodeLine{15125 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Fetching                        ETH\_DMASR\_RPS\_Fetching\_Msk }\textcolor{comment}{/* Running -\/ fetching the Rx descriptor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15126 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Waiting\_Pos                     (17U)                    }}
\DoxyCodeLine{15127 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Waiting\_Msk                     (0x3UL << ETH\_DMASR\_RPS\_Waiting\_Pos) }}
\DoxyCodeLine{15128 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Waiting                         ETH\_DMASR\_RPS\_Waiting\_Msk }\textcolor{comment}{/* Running -\/ waiting for packet */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15129 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Suspended\_Pos                   (19U)                    }}
\DoxyCodeLine{15130 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Suspended\_Msk                   (0x1UL << ETH\_DMASR\_RPS\_Suspended\_Pos) }}
\DoxyCodeLine{15131 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Suspended                       ETH\_DMASR\_RPS\_Suspended\_Msk }\textcolor{comment}{/* Suspended -\/ Rx Descriptor unavailable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15132 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Closing\_Pos                     (17U)                    }}
\DoxyCodeLine{15133 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Closing\_Msk                     (0x5UL << ETH\_DMASR\_RPS\_Closing\_Pos) }}
\DoxyCodeLine{15134 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Closing                         ETH\_DMASR\_RPS\_Closing\_Msk }\textcolor{comment}{/* Running -\/ closing descriptor */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15135 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Queuing\_Pos                     (17U)                    }}
\DoxyCodeLine{15136 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Queuing\_Msk                     (0x7UL << ETH\_DMASR\_RPS\_Queuing\_Pos) }}
\DoxyCodeLine{15137 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPS\_Queuing                         ETH\_DMASR\_RPS\_Queuing\_Msk }\textcolor{comment}{/* Running -\/ queuing the receive frame into host memory */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15138 \textcolor{preprocessor}{\#define ETH\_DMASR\_NIS\_Pos                             (16U)                    }}
\DoxyCodeLine{15139 \textcolor{preprocessor}{\#define ETH\_DMASR\_NIS\_Msk                             (0x1UL << ETH\_DMASR\_NIS\_Pos) }}
\DoxyCodeLine{15140 \textcolor{preprocessor}{\#define ETH\_DMASR\_NIS                                 ETH\_DMASR\_NIS\_Msk        }\textcolor{comment}{/* Normal interrupt summary */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15141 \textcolor{preprocessor}{\#define ETH\_DMASR\_AIS\_Pos                             (15U)                    }}
\DoxyCodeLine{15142 \textcolor{preprocessor}{\#define ETH\_DMASR\_AIS\_Msk                             (0x1UL << ETH\_DMASR\_AIS\_Pos) }}
\DoxyCodeLine{15143 \textcolor{preprocessor}{\#define ETH\_DMASR\_AIS                                 ETH\_DMASR\_AIS\_Msk        }\textcolor{comment}{/* Abnormal interrupt summary */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15144 \textcolor{preprocessor}{\#define ETH\_DMASR\_ERS\_Pos                             (14U)                    }}
\DoxyCodeLine{15145 \textcolor{preprocessor}{\#define ETH\_DMASR\_ERS\_Msk                             (0x1UL << ETH\_DMASR\_ERS\_Pos) }}
\DoxyCodeLine{15146 \textcolor{preprocessor}{\#define ETH\_DMASR\_ERS                                 ETH\_DMASR\_ERS\_Msk        }\textcolor{comment}{/* Early receive status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15147 \textcolor{preprocessor}{\#define ETH\_DMASR\_FBES\_Pos                            (13U)                    }}
\DoxyCodeLine{15148 \textcolor{preprocessor}{\#define ETH\_DMASR\_FBES\_Msk                            (0x1UL << ETH\_DMASR\_FBES\_Pos) }}
\DoxyCodeLine{15149 \textcolor{preprocessor}{\#define ETH\_DMASR\_FBES                                ETH\_DMASR\_FBES\_Msk       }\textcolor{comment}{/* Fatal bus error status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15150 \textcolor{preprocessor}{\#define ETH\_DMASR\_ETS\_Pos                             (10U)                    }}
\DoxyCodeLine{15151 \textcolor{preprocessor}{\#define ETH\_DMASR\_ETS\_Msk                             (0x1UL << ETH\_DMASR\_ETS\_Pos) }}
\DoxyCodeLine{15152 \textcolor{preprocessor}{\#define ETH\_DMASR\_ETS                                 ETH\_DMASR\_ETS\_Msk        }\textcolor{comment}{/* Early transmit status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15153 \textcolor{preprocessor}{\#define ETH\_DMASR\_RWTS\_Pos                            (9U)                     }}
\DoxyCodeLine{15154 \textcolor{preprocessor}{\#define ETH\_DMASR\_RWTS\_Msk                            (0x1UL << ETH\_DMASR\_RWTS\_Pos) }}
\DoxyCodeLine{15155 \textcolor{preprocessor}{\#define ETH\_DMASR\_RWTS                                ETH\_DMASR\_RWTS\_Msk       }\textcolor{comment}{/* Receive watchdog timeout status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15156 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPSS\_Pos                            (8U)                     }}
\DoxyCodeLine{15157 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPSS\_Msk                            (0x1UL << ETH\_DMASR\_RPSS\_Pos) }}
\DoxyCodeLine{15158 \textcolor{preprocessor}{\#define ETH\_DMASR\_RPSS                                ETH\_DMASR\_RPSS\_Msk       }\textcolor{comment}{/* Receive process stopped status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15159 \textcolor{preprocessor}{\#define ETH\_DMASR\_RBUS\_Pos                            (7U)                     }}
\DoxyCodeLine{15160 \textcolor{preprocessor}{\#define ETH\_DMASR\_RBUS\_Msk                            (0x1UL << ETH\_DMASR\_RBUS\_Pos) }}
\DoxyCodeLine{15161 \textcolor{preprocessor}{\#define ETH\_DMASR\_RBUS                                ETH\_DMASR\_RBUS\_Msk       }\textcolor{comment}{/* Receive buffer unavailable status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15162 \textcolor{preprocessor}{\#define ETH\_DMASR\_RS\_Pos                              (6U)                     }}
\DoxyCodeLine{15163 \textcolor{preprocessor}{\#define ETH\_DMASR\_RS\_Msk                              (0x1UL << ETH\_DMASR\_RS\_Pos) }}
\DoxyCodeLine{15164 \textcolor{preprocessor}{\#define ETH\_DMASR\_RS                                  ETH\_DMASR\_RS\_Msk         }\textcolor{comment}{/* Receive status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15165 \textcolor{preprocessor}{\#define ETH\_DMASR\_TUS\_Pos                             (5U)                     }}
\DoxyCodeLine{15166 \textcolor{preprocessor}{\#define ETH\_DMASR\_TUS\_Msk                             (0x1UL << ETH\_DMASR\_TUS\_Pos) }}
\DoxyCodeLine{15167 \textcolor{preprocessor}{\#define ETH\_DMASR\_TUS                                 ETH\_DMASR\_TUS\_Msk        }\textcolor{comment}{/* Transmit underflow status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15168 \textcolor{preprocessor}{\#define ETH\_DMASR\_ROS\_Pos                             (4U)                     }}
\DoxyCodeLine{15169 \textcolor{preprocessor}{\#define ETH\_DMASR\_ROS\_Msk                             (0x1UL << ETH\_DMASR\_ROS\_Pos) }}
\DoxyCodeLine{15170 \textcolor{preprocessor}{\#define ETH\_DMASR\_ROS                                 ETH\_DMASR\_ROS\_Msk        }\textcolor{comment}{/* Receive overflow status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15171 \textcolor{preprocessor}{\#define ETH\_DMASR\_TJTS\_Pos                            (3U)                     }}
\DoxyCodeLine{15172 \textcolor{preprocessor}{\#define ETH\_DMASR\_TJTS\_Msk                            (0x1UL << ETH\_DMASR\_TJTS\_Pos) }}
\DoxyCodeLine{15173 \textcolor{preprocessor}{\#define ETH\_DMASR\_TJTS                                ETH\_DMASR\_TJTS\_Msk       }\textcolor{comment}{/* Transmit jabber timeout status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15174 \textcolor{preprocessor}{\#define ETH\_DMASR\_TBUS\_Pos                            (2U)                     }}
\DoxyCodeLine{15175 \textcolor{preprocessor}{\#define ETH\_DMASR\_TBUS\_Msk                            (0x1UL << ETH\_DMASR\_TBUS\_Pos) }}
\DoxyCodeLine{15176 \textcolor{preprocessor}{\#define ETH\_DMASR\_TBUS                                ETH\_DMASR\_TBUS\_Msk       }\textcolor{comment}{/* Transmit buffer unavailable status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15177 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPSS\_Pos                            (1U)                     }}
\DoxyCodeLine{15178 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPSS\_Msk                            (0x1UL << ETH\_DMASR\_TPSS\_Pos) }}
\DoxyCodeLine{15179 \textcolor{preprocessor}{\#define ETH\_DMASR\_TPSS                                ETH\_DMASR\_TPSS\_Msk       }\textcolor{comment}{/* Transmit process stopped status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15180 \textcolor{preprocessor}{\#define ETH\_DMASR\_TS\_Pos                              (0U)                     }}
\DoxyCodeLine{15181 \textcolor{preprocessor}{\#define ETH\_DMASR\_TS\_Msk                              (0x1UL << ETH\_DMASR\_TS\_Pos) }}
\DoxyCodeLine{15182 \textcolor{preprocessor}{\#define ETH\_DMASR\_TS                                  ETH\_DMASR\_TS\_Msk         }\textcolor{comment}{/* Transmit status */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15183 }
\DoxyCodeLine{15184 \textcolor{comment}{/* Bit definition for Ethernet DMA Operation Mode Register */}}
\DoxyCodeLine{15185 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_DTCEFD\_Pos                         (26U)                    }}
\DoxyCodeLine{15186 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_DTCEFD\_Msk                         (0x1UL << ETH\_DMAOMR\_DTCEFD\_Pos) }}
\DoxyCodeLine{15187 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_DTCEFD                             ETH\_DMAOMR\_DTCEFD\_Msk    }\textcolor{comment}{/* Disable Dropping of TCP/IP checksum error frames */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15188 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RSF\_Pos                            (25U)                    }}
\DoxyCodeLine{15189 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RSF\_Msk                            (0x1UL << ETH\_DMAOMR\_RSF\_Pos) }}
\DoxyCodeLine{15190 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RSF                                ETH\_DMAOMR\_RSF\_Msk       }\textcolor{comment}{/* Receive store and forward */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15191 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_DFRF\_Pos                           (24U)                    }}
\DoxyCodeLine{15192 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_DFRF\_Msk                           (0x1UL << ETH\_DMAOMR\_DFRF\_Pos) }}
\DoxyCodeLine{15193 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_DFRF                               ETH\_DMAOMR\_DFRF\_Msk      }\textcolor{comment}{/* Disable flushing of received frames */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15194 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TSF\_Pos                            (21U)                    }}
\DoxyCodeLine{15195 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TSF\_Msk                            (0x1UL << ETH\_DMAOMR\_TSF\_Pos) }}
\DoxyCodeLine{15196 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TSF                                ETH\_DMAOMR\_TSF\_Msk       }\textcolor{comment}{/* Transmit store and forward */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15197 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FTF\_Pos                            (20U)                    }}
\DoxyCodeLine{15198 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FTF\_Msk                            (0x1UL << ETH\_DMAOMR\_FTF\_Pos) }}
\DoxyCodeLine{15199 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FTF                                ETH\_DMAOMR\_FTF\_Msk       }\textcolor{comment}{/* Flush transmit FIFO */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15200 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_Pos                            (14U)                    }}
\DoxyCodeLine{15201 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_Msk                            (0x7UL << ETH\_DMAOMR\_TTC\_Pos) }}
\DoxyCodeLine{15202 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC                                ETH\_DMAOMR\_TTC\_Msk       }\textcolor{comment}{/* Transmit threshold control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15203 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_64Bytes                        0x00000000U              }\textcolor{comment}{/* threshold level of the MTL Transmit FIFO is 64 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15204 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_128Bytes                       0x00004000U              }\textcolor{comment}{/* threshold level of the MTL Transmit FIFO is 128 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15205 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_192Bytes                       0x00008000U              }\textcolor{comment}{/* threshold level of the MTL Transmit FIFO is 192 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15206 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_256Bytes                       0x0000C000U              }\textcolor{comment}{/* threshold level of the MTL Transmit FIFO is 256 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15207 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_40Bytes                        0x00010000U              }\textcolor{comment}{/* threshold level of the MTL Transmit FIFO is 40 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15208 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_32Bytes                        0x00014000U              }\textcolor{comment}{/* threshold level of the MTL Transmit FIFO is 32 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15209 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_24Bytes                        0x00018000U              }\textcolor{comment}{/* threshold level of the MTL Transmit FIFO is 24 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15210 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_TTC\_16Bytes                        0x0001C000U              }\textcolor{comment}{/* threshold level of the MTL Transmit FIFO is 16 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15211 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_ST\_Pos                             (13U)                    }}
\DoxyCodeLine{15212 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_ST\_Msk                             (0x1UL << ETH\_DMAOMR\_ST\_Pos) }}
\DoxyCodeLine{15213 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_ST                                 ETH\_DMAOMR\_ST\_Msk        }\textcolor{comment}{/* Start/stop transmission command */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15214 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FEF\_Pos                            (7U)                     }}
\DoxyCodeLine{15215 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FEF\_Msk                            (0x1UL << ETH\_DMAOMR\_FEF\_Pos) }}
\DoxyCodeLine{15216 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FEF                                ETH\_DMAOMR\_FEF\_Msk       }\textcolor{comment}{/* Forward error frames */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15217 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FUGF\_Pos                           (6U)                     }}
\DoxyCodeLine{15218 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FUGF\_Msk                           (0x1UL << ETH\_DMAOMR\_FUGF\_Pos) }}
\DoxyCodeLine{15219 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_FUGF                               ETH\_DMAOMR\_FUGF\_Msk      }\textcolor{comment}{/* Forward undersized good frames */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15220 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RTC\_Pos                            (3U)                     }}
\DoxyCodeLine{15221 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RTC\_Msk                            (0x3UL << ETH\_DMAOMR\_RTC\_Pos) }}
\DoxyCodeLine{15222 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RTC                                ETH\_DMAOMR\_RTC\_Msk       }\textcolor{comment}{/* receive threshold control */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15223 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RTC\_64Bytes                        0x00000000U              }\textcolor{comment}{/* threshold level of the MTL Receive FIFO is 64 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15224 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RTC\_32Bytes                        0x00000008U              }\textcolor{comment}{/* threshold level of the MTL Receive FIFO is 32 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15225 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RTC\_96Bytes                        0x00000010U              }\textcolor{comment}{/* threshold level of the MTL Receive FIFO is 96 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15226 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_RTC\_128Bytes                       0x00000018U              }\textcolor{comment}{/* threshold level of the MTL Receive FIFO is 128 Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15227 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_OSF\_Pos                            (2U)                     }}
\DoxyCodeLine{15228 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_OSF\_Msk                            (0x1UL << ETH\_DMAOMR\_OSF\_Pos) }}
\DoxyCodeLine{15229 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_OSF                                ETH\_DMAOMR\_OSF\_Msk       }\textcolor{comment}{/* operate on second frame */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15230 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_SR\_Pos                             (1U)                     }}
\DoxyCodeLine{15231 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_SR\_Msk                             (0x1UL << ETH\_DMAOMR\_SR\_Pos) }}
\DoxyCodeLine{15232 \textcolor{preprocessor}{\#define ETH\_DMAOMR\_SR                                 ETH\_DMAOMR\_SR\_Msk        }\textcolor{comment}{/* Start/stop receive */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15233 }
\DoxyCodeLine{15234 \textcolor{comment}{/* Bit definition for Ethernet DMA Interrupt Enable Register */}}
\DoxyCodeLine{15235 \textcolor{preprocessor}{\#define ETH\_DMAIER\_NISE\_Pos                           (16U)                    }}
\DoxyCodeLine{15236 \textcolor{preprocessor}{\#define ETH\_DMAIER\_NISE\_Msk                           (0x1UL << ETH\_DMAIER\_NISE\_Pos) }}
\DoxyCodeLine{15237 \textcolor{preprocessor}{\#define ETH\_DMAIER\_NISE                               ETH\_DMAIER\_NISE\_Msk      }\textcolor{comment}{/* Normal interrupt summary enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15238 \textcolor{preprocessor}{\#define ETH\_DMAIER\_AISE\_Pos                           (15U)                    }}
\DoxyCodeLine{15239 \textcolor{preprocessor}{\#define ETH\_DMAIER\_AISE\_Msk                           (0x1UL << ETH\_DMAIER\_AISE\_Pos) }}
\DoxyCodeLine{15240 \textcolor{preprocessor}{\#define ETH\_DMAIER\_AISE                               ETH\_DMAIER\_AISE\_Msk      }\textcolor{comment}{/* Abnormal interrupt summary enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15241 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ERIE\_Pos                           (14U)                    }}
\DoxyCodeLine{15242 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ERIE\_Msk                           (0x1UL << ETH\_DMAIER\_ERIE\_Pos) }}
\DoxyCodeLine{15243 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ERIE                               ETH\_DMAIER\_ERIE\_Msk      }\textcolor{comment}{/* Early receive interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15244 \textcolor{preprocessor}{\#define ETH\_DMAIER\_FBEIE\_Pos                          (13U)                    }}
\DoxyCodeLine{15245 \textcolor{preprocessor}{\#define ETH\_DMAIER\_FBEIE\_Msk                          (0x1UL << ETH\_DMAIER\_FBEIE\_Pos) }}
\DoxyCodeLine{15246 \textcolor{preprocessor}{\#define ETH\_DMAIER\_FBEIE                              ETH\_DMAIER\_FBEIE\_Msk     }\textcolor{comment}{/* Fatal bus error interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15247 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ETIE\_Pos                           (10U)                    }}
\DoxyCodeLine{15248 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ETIE\_Msk                           (0x1UL << ETH\_DMAIER\_ETIE\_Pos) }}
\DoxyCodeLine{15249 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ETIE                               ETH\_DMAIER\_ETIE\_Msk      }\textcolor{comment}{/* Early transmit interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15250 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RWTIE\_Pos                          (9U)                     }}
\DoxyCodeLine{15251 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RWTIE\_Msk                          (0x1UL << ETH\_DMAIER\_RWTIE\_Pos) }}
\DoxyCodeLine{15252 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RWTIE                              ETH\_DMAIER\_RWTIE\_Msk     }\textcolor{comment}{/* Receive watchdog timeout interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15253 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RPSIE\_Pos                          (8U)                     }}
\DoxyCodeLine{15254 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RPSIE\_Msk                          (0x1UL << ETH\_DMAIER\_RPSIE\_Pos) }}
\DoxyCodeLine{15255 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RPSIE                              ETH\_DMAIER\_RPSIE\_Msk     }\textcolor{comment}{/* Receive process stopped interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15256 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RBUIE\_Pos                          (7U)                     }}
\DoxyCodeLine{15257 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RBUIE\_Msk                          (0x1UL << ETH\_DMAIER\_RBUIE\_Pos) }}
\DoxyCodeLine{15258 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RBUIE                              ETH\_DMAIER\_RBUIE\_Msk     }\textcolor{comment}{/* Receive buffer unavailable interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15259 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RIE\_Pos                            (6U)                     }}
\DoxyCodeLine{15260 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RIE\_Msk                            (0x1UL << ETH\_DMAIER\_RIE\_Pos) }}
\DoxyCodeLine{15261 \textcolor{preprocessor}{\#define ETH\_DMAIER\_RIE                                ETH\_DMAIER\_RIE\_Msk       }\textcolor{comment}{/* Receive interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15262 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TUIE\_Pos                           (5U)                     }}
\DoxyCodeLine{15263 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TUIE\_Msk                           (0x1UL << ETH\_DMAIER\_TUIE\_Pos) }}
\DoxyCodeLine{15264 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TUIE                               ETH\_DMAIER\_TUIE\_Msk      }\textcolor{comment}{/* Transmit Underflow interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15265 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ROIE\_Pos                           (4U)                     }}
\DoxyCodeLine{15266 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ROIE\_Msk                           (0x1UL << ETH\_DMAIER\_ROIE\_Pos) }}
\DoxyCodeLine{15267 \textcolor{preprocessor}{\#define ETH\_DMAIER\_ROIE                               ETH\_DMAIER\_ROIE\_Msk      }\textcolor{comment}{/* Receive Overflow interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15268 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TJTIE\_Pos                          (3U)                     }}
\DoxyCodeLine{15269 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TJTIE\_Msk                          (0x1UL << ETH\_DMAIER\_TJTIE\_Pos) }}
\DoxyCodeLine{15270 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TJTIE                              ETH\_DMAIER\_TJTIE\_Msk     }\textcolor{comment}{/* Transmit jabber timeout interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15271 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TBUIE\_Pos                          (2U)                     }}
\DoxyCodeLine{15272 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TBUIE\_Msk                          (0x1UL << ETH\_DMAIER\_TBUIE\_Pos) }}
\DoxyCodeLine{15273 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TBUIE                              ETH\_DMAIER\_TBUIE\_Msk     }\textcolor{comment}{/* Transmit buffer unavailable interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15274 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TPSIE\_Pos                          (1U)                     }}
\DoxyCodeLine{15275 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TPSIE\_Msk                          (0x1UL << ETH\_DMAIER\_TPSIE\_Pos) }}
\DoxyCodeLine{15276 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TPSIE                              ETH\_DMAIER\_TPSIE\_Msk     }\textcolor{comment}{/* Transmit process stopped interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15277 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TIE\_Pos                            (0U)                     }}
\DoxyCodeLine{15278 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TIE\_Msk                            (0x1UL << ETH\_DMAIER\_TIE\_Pos) }}
\DoxyCodeLine{15279 \textcolor{preprocessor}{\#define ETH\_DMAIER\_TIE                                ETH\_DMAIER\_TIE\_Msk       }\textcolor{comment}{/* Transmit interrupt enable */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15280 }
\DoxyCodeLine{15281 \textcolor{comment}{/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */}}
\DoxyCodeLine{15282 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_OFOC\_Pos                        (28U)                    }}
\DoxyCodeLine{15283 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_OFOC\_Msk                        (0x1UL << ETH\_DMAMFBOCR\_OFOC\_Pos) }}
\DoxyCodeLine{15284 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_OFOC                            ETH\_DMAMFBOCR\_OFOC\_Msk   }\textcolor{comment}{/* Overflow bit for FIFO overflow counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15285 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_MFA\_Pos                         (17U)                    }}
\DoxyCodeLine{15286 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_MFA\_Msk                         (0x7FFUL << ETH\_DMAMFBOCR\_MFA\_Pos) }}
\DoxyCodeLine{15287 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_MFA                             ETH\_DMAMFBOCR\_MFA\_Msk    }\textcolor{comment}{/* Number of frames missed by the application */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15288 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_OMFC\_Pos                        (16U)                    }}
\DoxyCodeLine{15289 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_OMFC\_Msk                        (0x1UL << ETH\_DMAMFBOCR\_OMFC\_Pos) }}
\DoxyCodeLine{15290 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_OMFC                            ETH\_DMAMFBOCR\_OMFC\_Msk   }\textcolor{comment}{/* Overflow bit for missed frame counter */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15291 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_MFC\_Pos                         (0U)                     }}
\DoxyCodeLine{15292 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_MFC\_Msk                         (0xFFFFUL << ETH\_DMAMFBOCR\_MFC\_Pos) }}
\DoxyCodeLine{15293 \textcolor{preprocessor}{\#define ETH\_DMAMFBOCR\_MFC                             ETH\_DMAMFBOCR\_MFC\_Msk    }\textcolor{comment}{/* Number of frames missed by the controller */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15294 }
\DoxyCodeLine{15295 \textcolor{comment}{/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */}}
\DoxyCodeLine{15296 \textcolor{preprocessor}{\#define ETH\_DMACHTDR\_HTDAP\_Pos                        (0U)                     }}
\DoxyCodeLine{15297 \textcolor{preprocessor}{\#define ETH\_DMACHTDR\_HTDAP\_Msk                        (0xFFFFFFFFUL << ETH\_DMACHTDR\_HTDAP\_Pos) }}
\DoxyCodeLine{15298 \textcolor{preprocessor}{\#define ETH\_DMACHTDR\_HTDAP                            ETH\_DMACHTDR\_HTDAP\_Msk   }\textcolor{comment}{/* Host transmit descriptor address pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15299 }
\DoxyCodeLine{15300 \textcolor{comment}{/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */}}
\DoxyCodeLine{15301 \textcolor{preprocessor}{\#define ETH\_DMACHRDR\_HRDAP\_Pos                        (0U)                     }}
\DoxyCodeLine{15302 \textcolor{preprocessor}{\#define ETH\_DMACHRDR\_HRDAP\_Msk                        (0xFFFFFFFFUL << ETH\_DMACHRDR\_HRDAP\_Pos) }}
\DoxyCodeLine{15303 \textcolor{preprocessor}{\#define ETH\_DMACHRDR\_HRDAP                            ETH\_DMACHRDR\_HRDAP\_Msk   }\textcolor{comment}{/* Host receive descriptor address pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15304 }
\DoxyCodeLine{15305 \textcolor{comment}{/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */}}
\DoxyCodeLine{15306 \textcolor{preprocessor}{\#define ETH\_DMACHTBAR\_HTBAP\_Pos                       (0U)                     }}
\DoxyCodeLine{15307 \textcolor{preprocessor}{\#define ETH\_DMACHTBAR\_HTBAP\_Msk                       (0xFFFFFFFFUL << ETH\_DMACHTBAR\_HTBAP\_Pos) }}
\DoxyCodeLine{15308 \textcolor{preprocessor}{\#define ETH\_DMACHTBAR\_HTBAP                           ETH\_DMACHTBAR\_HTBAP\_Msk  }\textcolor{comment}{/* Host transmit buffer address pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15309 }
\DoxyCodeLine{15310 \textcolor{comment}{/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */}}
\DoxyCodeLine{15311 \textcolor{preprocessor}{\#define ETH\_DMACHRBAR\_HRBAP\_Pos                       (0U)                     }}
\DoxyCodeLine{15312 \textcolor{preprocessor}{\#define ETH\_DMACHRBAR\_HRBAP\_Msk                       (0xFFFFFFFFUL << ETH\_DMACHRBAR\_HRBAP\_Pos) }}
\DoxyCodeLine{15313 \textcolor{preprocessor}{\#define ETH\_DMACHRBAR\_HRBAP                           ETH\_DMACHRBAR\_HRBAP\_Msk  }\textcolor{comment}{/* Host receive buffer address pointer */}\textcolor{preprocessor}{}}
\DoxyCodeLine{15314 }
\DoxyCodeLine{15315 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15316 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{15317 \textcolor{comment}{/*                                       USB\_OTG                              */}}
\DoxyCodeLine{15318 \textcolor{comment}{/*                                                                            */}}
\DoxyCodeLine{15319 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{15320 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GOTGCTL register  ***********/}}
\DoxyCodeLine{15321 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS\_Pos               (0U)                          }}
\DoxyCodeLine{15322 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_SRQSCS\_Pos) }}
\DoxyCodeLine{15323 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQSCS                   USB\_OTG\_GOTGCTL\_SRQSCS\_Msk    }}
\DoxyCodeLine{15324 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ\_Pos                  (1U)                          }}
\DoxyCodeLine{15325 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ\_Msk                  (0x1UL << USB\_OTG\_GOTGCTL\_SRQ\_Pos) }}
\DoxyCodeLine{15326 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_SRQ                      USB\_OTG\_GOTGCTL\_SRQ\_Msk       }}
\DoxyCodeLine{15327 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS\_Pos               (8U)                          }}
\DoxyCodeLine{15328 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_HNGSCS\_Pos) }}
\DoxyCodeLine{15329 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNGSCS                   USB\_OTG\_GOTGCTL\_HNGSCS\_Msk    }}
\DoxyCodeLine{15330 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ\_Pos                (9U)                          }}
\DoxyCodeLine{15331 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_HNPRQ\_Pos) }}
\DoxyCodeLine{15332 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HNPRQ                    USB\_OTG\_GOTGCTL\_HNPRQ\_Msk     }}
\DoxyCodeLine{15333 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos              (10U)                         }}
\DoxyCodeLine{15334 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk              (0x1UL << USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos) }}
\DoxyCodeLine{15335 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_HSHNPEN                  USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk   }}
\DoxyCodeLine{15336 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN\_Pos               (11U)                         }}
\DoxyCodeLine{15337 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_DHNPEN\_Pos) }}
\DoxyCodeLine{15338 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DHNPEN                   USB\_OTG\_GOTGCTL\_DHNPEN\_Msk    }}
\DoxyCodeLine{15339 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS\_Pos               (16U)                         }}
\DoxyCodeLine{15340 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS\_Msk               (0x1UL << USB\_OTG\_GOTGCTL\_CIDSTS\_Pos) }}
\DoxyCodeLine{15341 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_CIDSTS                   USB\_OTG\_GOTGCTL\_CIDSTS\_Msk    }}
\DoxyCodeLine{15342 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT\_Pos                 (17U)                         }}
\DoxyCodeLine{15343 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT\_Msk                 (0x1UL << USB\_OTG\_GOTGCTL\_DBCT\_Pos) }}
\DoxyCodeLine{15344 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_DBCT                     USB\_OTG\_GOTGCTL\_DBCT\_Msk      }}
\DoxyCodeLine{15345 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD\_Pos                (18U)                         }}
\DoxyCodeLine{15346 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_ASVLD\_Pos) }}
\DoxyCodeLine{15347 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_ASVLD                    USB\_OTG\_GOTGCTL\_ASVLD\_Msk     }}
\DoxyCodeLine{15348 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSVLD\_Pos                (19U)                         }}
\DoxyCodeLine{15349 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSVLD\_Msk                (0x1UL << USB\_OTG\_GOTGCTL\_BSVLD\_Pos) }}
\DoxyCodeLine{15350 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGCTL\_BSVLD                    USB\_OTG\_GOTGCTL\_BSVLD\_Msk     }}
\DoxyCodeLine{15352 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCFG register  ********************/}}
\DoxyCodeLine{15353 }
\DoxyCodeLine{15354 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_Pos                 (0U)                          }}
\DoxyCodeLine{15355 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_Msk                 (0x3UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{15356 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS                     USB\_OTG\_HCFG\_FSLSPCS\_Msk      }}
\DoxyCodeLine{15357 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_0                   (0x1UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{15358 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSPCS\_1                   (0x2UL << USB\_OTG\_HCFG\_FSLSPCS\_Pos) }}
\DoxyCodeLine{15359 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS\_Pos                   (2U)                          }}
\DoxyCodeLine{15360 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS\_Msk                   (0x1UL << USB\_OTG\_HCFG\_FSLSS\_Pos) }}
\DoxyCodeLine{15361 \textcolor{preprocessor}{\#define USB\_OTG\_HCFG\_FSLSS                       USB\_OTG\_HCFG\_FSLSS\_Msk        }}
\DoxyCodeLine{15363 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DCFG register  ********************/}}
\DoxyCodeLine{15364 }
\DoxyCodeLine{15365 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_Pos                    (0U)                          }}
\DoxyCodeLine{15366 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_Msk                    (0x3UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{15367 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD                        USB\_OTG\_DCFG\_DSPD\_Msk         }}
\DoxyCodeLine{15368 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_0                      (0x1UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{15369 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DSPD\_1                      (0x2UL << USB\_OTG\_DCFG\_DSPD\_Pos) }}
\DoxyCodeLine{15370 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK\_Pos                (2U)                          }}
\DoxyCodeLine{15371 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK\_Msk                (0x1UL << USB\_OTG\_DCFG\_NZLSOHSK\_Pos) }}
\DoxyCodeLine{15372 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_NZLSOHSK                    USB\_OTG\_DCFG\_NZLSOHSK\_Msk     }}
\DoxyCodeLine{15374 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_Pos                     (4U)                          }}
\DoxyCodeLine{15375 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_Msk                     (0x7FUL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{15376 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD                         USB\_OTG\_DCFG\_DAD\_Msk          }}
\DoxyCodeLine{15377 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_0                       (0x01UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{15378 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_1                       (0x02UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{15379 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_2                       (0x04UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{15380 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_3                       (0x08UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{15381 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_4                       (0x10UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{15382 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_5                       (0x20UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{15383 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_DAD\_6                       (0x40UL << USB\_OTG\_DCFG\_DAD\_Pos) }}
\DoxyCodeLine{15385 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_Pos                   (11U)                         }}
\DoxyCodeLine{15386 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_Msk                   (0x3UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{15387 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL                       USB\_OTG\_DCFG\_PFIVL\_Msk        }}
\DoxyCodeLine{15388 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_0                     (0x1UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{15389 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PFIVL\_1                     (0x2UL << USB\_OTG\_DCFG\_PFIVL\_Pos) }}
\DoxyCodeLine{15391 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_XCVRDLY\_Pos                 (14U)                         }}
\DoxyCodeLine{15392 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_XCVRDLY\_Msk                 (0x1UL << USB\_OTG\_DCFG\_XCVRDLY\_Pos) }}
\DoxyCodeLine{15393 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_XCVRDLY                     USB\_OTG\_DCFG\_XCVRDLY\_Msk        }}
\DoxyCodeLine{15395 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_ERRATIM\_Pos                 (15U)                         }}
\DoxyCodeLine{15396 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_ERRATIM\_Msk                 (0x1UL << USB\_OTG\_DCFG\_ERRATIM\_Pos) }}
\DoxyCodeLine{15397 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_ERRATIM                     USB\_OTG\_DCFG\_ERRATIM\_Msk        }}
\DoxyCodeLine{15399 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_Pos               (24U)                         }}
\DoxyCodeLine{15400 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_Msk               (0x3UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{15401 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL                   USB\_OTG\_DCFG\_PERSCHIVL\_Msk    }}
\DoxyCodeLine{15402 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_0                 (0x1UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{15403 \textcolor{preprocessor}{\#define USB\_OTG\_DCFG\_PERSCHIVL\_1                 (0x2UL << USB\_OTG\_DCFG\_PERSCHIVL\_Pos) }}
\DoxyCodeLine{15405 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_PCGCR register  ********************/}}
\DoxyCodeLine{15406 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK\_Pos                (0U)                          }}
\DoxyCodeLine{15407 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK\_Msk                (0x1UL << USB\_OTG\_PCGCR\_STPPCLK\_Pos) }}
\DoxyCodeLine{15408 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_STPPCLK                    USB\_OTG\_PCGCR\_STPPCLK\_Msk     }}
\DoxyCodeLine{15409 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK\_Pos               (1U)                          }}
\DoxyCodeLine{15410 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK\_Msk               (0x1UL << USB\_OTG\_PCGCR\_GATEHCLK\_Pos) }}
\DoxyCodeLine{15411 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_GATEHCLK                   USB\_OTG\_PCGCR\_GATEHCLK\_Msk    }}
\DoxyCodeLine{15412 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP\_Pos                (4U)                          }}
\DoxyCodeLine{15413 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP\_Msk                (0x1UL << USB\_OTG\_PCGCR\_PHYSUSP\_Pos) }}
\DoxyCodeLine{15414 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCR\_PHYSUSP                    USB\_OTG\_PCGCR\_PHYSUSP\_Msk     }}
\DoxyCodeLine{15416 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GOTGINT register  ********************/}}
\DoxyCodeLine{15417 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET\_Pos                (2U)                          }}
\DoxyCodeLine{15418 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET\_Msk                (0x1UL << USB\_OTG\_GOTGINT\_SEDET\_Pos) }}
\DoxyCodeLine{15419 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SEDET                    USB\_OTG\_GOTGINT\_SEDET\_Msk     }}
\DoxyCodeLine{15420 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG\_Pos              (8U)                          }}
\DoxyCodeLine{15421 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_SRSSCHG\_Pos) }}
\DoxyCodeLine{15422 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_SRSSCHG                  USB\_OTG\_GOTGINT\_SRSSCHG\_Msk   }}
\DoxyCodeLine{15423 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG\_Pos              (9U)                          }}
\DoxyCodeLine{15424 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_HNSSCHG\_Pos) }}
\DoxyCodeLine{15425 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNSSCHG                  USB\_OTG\_GOTGINT\_HNSSCHG\_Msk   }}
\DoxyCodeLine{15426 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET\_Pos               (17U)                         }}
\DoxyCodeLine{15427 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_HNGDET\_Pos) }}
\DoxyCodeLine{15428 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_HNGDET                   USB\_OTG\_GOTGINT\_HNGDET\_Msk    }}
\DoxyCodeLine{15429 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG\_Pos              (18U)                         }}
\DoxyCodeLine{15430 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG\_Msk              (0x1UL << USB\_OTG\_GOTGINT\_ADTOCHG\_Pos) }}
\DoxyCodeLine{15431 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_ADTOCHG                  USB\_OTG\_GOTGINT\_ADTOCHG\_Msk   }}
\DoxyCodeLine{15432 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE\_Pos               (19U)                         }}
\DoxyCodeLine{15433 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE\_Msk               (0x1UL << USB\_OTG\_GOTGINT\_DBCDNE\_Pos) }}
\DoxyCodeLine{15434 \textcolor{preprocessor}{\#define USB\_OTG\_GOTGINT\_DBCDNE                   USB\_OTG\_GOTGINT\_DBCDNE\_Msk    }}
\DoxyCodeLine{15436 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DCTL register  ********************/}}
\DoxyCodeLine{15437 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG\_Pos                  (0U)                          }}
\DoxyCodeLine{15438 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG\_Msk                  (0x1UL << USB\_OTG\_DCTL\_RWUSIG\_Pos) }}
\DoxyCodeLine{15439 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_RWUSIG                      USB\_OTG\_DCTL\_RWUSIG\_Msk       }}
\DoxyCodeLine{15440 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS\_Pos                    (1U)                          }}
\DoxyCodeLine{15441 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS\_Msk                    (0x1UL << USB\_OTG\_DCTL\_SDIS\_Pos) }}
\DoxyCodeLine{15442 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SDIS                        USB\_OTG\_DCTL\_SDIS\_Msk         }}
\DoxyCodeLine{15443 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS\_Pos                  (2U)                          }}
\DoxyCodeLine{15444 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS\_Msk                  (0x1UL << USB\_OTG\_DCTL\_GINSTS\_Pos) }}
\DoxyCodeLine{15445 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GINSTS                      USB\_OTG\_DCTL\_GINSTS\_Msk       }}
\DoxyCodeLine{15446 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS\_Pos                  (3U)                          }}
\DoxyCodeLine{15447 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS\_Msk                  (0x1UL << USB\_OTG\_DCTL\_GONSTS\_Pos) }}
\DoxyCodeLine{15448 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_GONSTS                      USB\_OTG\_DCTL\_GONSTS\_Msk       }}
\DoxyCodeLine{15450 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_Pos                    (4U)                          }}
\DoxyCodeLine{15451 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_Msk                    (0x7UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{15452 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL                        USB\_OTG\_DCTL\_TCTL\_Msk         }}
\DoxyCodeLine{15453 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_0                      (0x1UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{15454 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_1                      (0x2UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{15455 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_TCTL\_2                      (0x4UL << USB\_OTG\_DCTL\_TCTL\_Pos) }}
\DoxyCodeLine{15456 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK\_Pos                  (7U)                          }}
\DoxyCodeLine{15457 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_SGINAK\_Pos) }}
\DoxyCodeLine{15458 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGINAK                      USB\_OTG\_DCTL\_SGINAK\_Msk       }}
\DoxyCodeLine{15459 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK\_Pos                  (8U)                          }}
\DoxyCodeLine{15460 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_CGINAK\_Pos) }}
\DoxyCodeLine{15461 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGINAK                      USB\_OTG\_DCTL\_CGINAK\_Msk       }}
\DoxyCodeLine{15462 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK\_Pos                  (9U)                          }}
\DoxyCodeLine{15463 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_SGONAK\_Pos) }}
\DoxyCodeLine{15464 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_SGONAK                      USB\_OTG\_DCTL\_SGONAK\_Msk       }}
\DoxyCodeLine{15465 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK\_Pos                  (10U)                         }}
\DoxyCodeLine{15466 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK\_Msk                  (0x1UL << USB\_OTG\_DCTL\_CGONAK\_Pos) }}
\DoxyCodeLine{15467 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_CGONAK                      USB\_OTG\_DCTL\_CGONAK\_Msk       }}
\DoxyCodeLine{15468 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE\_Pos                (11U)                         }}
\DoxyCodeLine{15469 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE\_Msk                (0x1UL << USB\_OTG\_DCTL\_POPRGDNE\_Pos) }}
\DoxyCodeLine{15470 \textcolor{preprocessor}{\#define USB\_OTG\_DCTL\_POPRGDNE                    USB\_OTG\_DCTL\_POPRGDNE\_Msk     }}
\DoxyCodeLine{15472 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HFIR register  ********************/}}
\DoxyCodeLine{15473 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL\_Pos                   (0U)                          }}
\DoxyCodeLine{15474 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL\_Msk                   (0xFFFFUL << USB\_OTG\_HFIR\_FRIVL\_Pos) }}
\DoxyCodeLine{15475 \textcolor{preprocessor}{\#define USB\_OTG\_HFIR\_FRIVL                       USB\_OTG\_HFIR\_FRIVL\_Msk        }}
\DoxyCodeLine{15477 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HFNUM register  ********************/}}
\DoxyCodeLine{15478 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM\_Pos                  (0U)                          }}
\DoxyCodeLine{15479 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM\_Msk                  (0xFFFFUL << USB\_OTG\_HFNUM\_FRNUM\_Pos) }}
\DoxyCodeLine{15480 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FRNUM                      USB\_OTG\_HFNUM\_FRNUM\_Msk       }}
\DoxyCodeLine{15481 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM\_Pos                  (16U)                         }}
\DoxyCodeLine{15482 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM\_Msk                  (0xFFFFUL << USB\_OTG\_HFNUM\_FTREM\_Pos) }}
\DoxyCodeLine{15483 \textcolor{preprocessor}{\#define USB\_OTG\_HFNUM\_FTREM                      USB\_OTG\_HFNUM\_FTREM\_Msk       }}
\DoxyCodeLine{15485 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DSTS register  ********************/}}
\DoxyCodeLine{15486 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS\_Pos                 (0U)                          }}
\DoxyCodeLine{15487 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS\_Msk                 (0x1UL << USB\_OTG\_DSTS\_SUSPSTS\_Pos) }}
\DoxyCodeLine{15488 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_SUSPSTS                     USB\_OTG\_DSTS\_SUSPSTS\_Msk      }}
\DoxyCodeLine{15490 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_Pos                 (1U)                          }}
\DoxyCodeLine{15491 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_Msk                 (0x3UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{15492 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD                     USB\_OTG\_DSTS\_ENUMSPD\_Msk      }}
\DoxyCodeLine{15493 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_0                   (0x1UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{15494 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_ENUMSPD\_1                   (0x2UL << USB\_OTG\_DSTS\_ENUMSPD\_Pos) }}
\DoxyCodeLine{15495 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR\_Pos                    (3U)                          }}
\DoxyCodeLine{15496 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR\_Msk                    (0x1UL << USB\_OTG\_DSTS\_EERR\_Pos) }}
\DoxyCodeLine{15497 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_EERR                        USB\_OTG\_DSTS\_EERR\_Msk         }}
\DoxyCodeLine{15498 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF\_Pos                   (8U)                          }}
\DoxyCodeLine{15499 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF\_Msk                   (0x3FFFUL << USB\_OTG\_DSTS\_FNSOF\_Pos) }}
\DoxyCodeLine{15500 \textcolor{preprocessor}{\#define USB\_OTG\_DSTS\_FNSOF                       USB\_OTG\_DSTS\_FNSOF\_Msk        }}
\DoxyCodeLine{15502 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GAHBCFG register  ********************/}}
\DoxyCodeLine{15503 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT\_Pos                 (0U)                          }}
\DoxyCodeLine{15504 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT\_Msk                 (0x1UL << USB\_OTG\_GAHBCFG\_GINT\_Pos) }}
\DoxyCodeLine{15505 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_GINT                     USB\_OTG\_GAHBCFG\_GINT\_Msk      }}
\DoxyCodeLine{15506 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos              (1U)                          }}
\DoxyCodeLine{15507 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk              (0xFUL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{15508 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN                  USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk   }}
\DoxyCodeLine{15509 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_0                (0x0UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{15510 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_1                (0x1UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{15511 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_2                (0x3UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{15512 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_3                (0x5UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{15513 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_HBSTLEN\_4                (0x7UL << USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos) }}
\DoxyCodeLine{15514 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN\_Pos                (5U)                          }}
\DoxyCodeLine{15515 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN\_Msk                (0x1UL << USB\_OTG\_GAHBCFG\_DMAEN\_Pos) }}
\DoxyCodeLine{15516 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_DMAEN                    USB\_OTG\_GAHBCFG\_DMAEN\_Msk     }}
\DoxyCodeLine{15517 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL\_Pos              (7U)                          }}
\DoxyCodeLine{15518 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL\_Msk              (0x1UL << USB\_OTG\_GAHBCFG\_TXFELVL\_Pos) }}
\DoxyCodeLine{15519 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_TXFELVL                  USB\_OTG\_GAHBCFG\_TXFELVL\_Msk   }}
\DoxyCodeLine{15520 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos             (8U)                          }}
\DoxyCodeLine{15521 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk             (0x1UL << USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos) }}
\DoxyCodeLine{15522 \textcolor{preprocessor}{\#define USB\_OTG\_GAHBCFG\_PTXFELVL                 USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk  }}
\DoxyCodeLine{15524 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GUSBCFG register  ********************/}}
\DoxyCodeLine{15525 }
\DoxyCodeLine{15526 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_Pos                (0U)                          }}
\DoxyCodeLine{15527 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_Msk                (0x7UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{15528 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL                    USB\_OTG\_GUSBCFG\_TOCAL\_Msk     }}
\DoxyCodeLine{15529 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_0                  (0x1UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{15530 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_1                  (0x2UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{15531 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TOCAL\_2                  (0x4UL << USB\_OTG\_GUSBCFG\_TOCAL\_Pos) }}
\DoxyCodeLine{15532 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL\_Pos               (6U)                          }}
\DoxyCodeLine{15533 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_PHYSEL\_Pos) }}
\DoxyCodeLine{15534 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYSEL                   USB\_OTG\_GUSBCFG\_PHYSEL\_Msk    }}
\DoxyCodeLine{15535 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP\_Pos               (8U)                          }}
\DoxyCodeLine{15536 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_SRPCAP\_Pos) }}
\DoxyCodeLine{15537 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_SRPCAP                   USB\_OTG\_GUSBCFG\_SRPCAP\_Msk    }}
\DoxyCodeLine{15538 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP\_Pos               (9U)                          }}
\DoxyCodeLine{15539 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_HNPCAP\_Pos) }}
\DoxyCodeLine{15540 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_HNPCAP                   USB\_OTG\_GUSBCFG\_HNPCAP\_Msk    }}
\DoxyCodeLine{15541 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_Pos                 (10U)                         }}
\DoxyCodeLine{15542 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_Msk                 (0xFUL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{15543 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT                     USB\_OTG\_GUSBCFG\_TRDT\_Msk      }}
\DoxyCodeLine{15544 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_0                   (0x1UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{15545 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_1                   (0x2UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{15546 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_2                   (0x4UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{15547 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TRDT\_3                   (0x8UL << USB\_OTG\_GUSBCFG\_TRDT\_Pos) }}
\DoxyCodeLine{15548 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos              (15U)                         }}
\DoxyCodeLine{15549 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos) }}
\DoxyCodeLine{15550 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PHYLPCS                  USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk   }}
\DoxyCodeLine{15551 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos             (17U)                         }}
\DoxyCodeLine{15552 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk             (0x1UL << USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos) }}
\DoxyCodeLine{15553 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIFSLS                 USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk  }}
\DoxyCodeLine{15554 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR\_Pos               (18U)                         }}
\DoxyCodeLine{15555 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_ULPIAR\_Pos) }}
\DoxyCodeLine{15556 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIAR                   USB\_OTG\_GUSBCFG\_ULPIAR\_Msk    }}
\DoxyCodeLine{15557 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM\_Pos              (19U)                         }}
\DoxyCodeLine{15558 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_ULPICSM\_Pos) }}
\DoxyCodeLine{15559 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPICSM                  USB\_OTG\_GUSBCFG\_ULPICSM\_Msk   }}
\DoxyCodeLine{15560 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos           (20U)                         }}
\DoxyCodeLine{15561 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk           (0x1UL << USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos) }}
\DoxyCodeLine{15562 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSD               USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk }}
\DoxyCodeLine{15563 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos           (21U)                         }}
\DoxyCodeLine{15564 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk           (0x1UL << USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos) }}
\DoxyCodeLine{15565 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIEVBUSI               USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk }}
\DoxyCodeLine{15566 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS\_Pos                (22U)                         }}
\DoxyCodeLine{15567 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_TSDPS\_Pos) }}
\DoxyCodeLine{15568 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_TSDPS                    USB\_OTG\_GUSBCFG\_TSDPS\_Msk     }}
\DoxyCodeLine{15569 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI\_Pos                 (23U)                         }}
\DoxyCodeLine{15570 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI\_Msk                 (0x1UL << USB\_OTG\_GUSBCFG\_PCCI\_Pos) }}
\DoxyCodeLine{15571 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PCCI                     USB\_OTG\_GUSBCFG\_PCCI\_Msk      }}
\DoxyCodeLine{15572 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI\_Pos                 (24U)                         }}
\DoxyCodeLine{15573 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI\_Msk                 (0x1UL << USB\_OTG\_GUSBCFG\_PTCI\_Pos) }}
\DoxyCodeLine{15574 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_PTCI                     USB\_OTG\_GUSBCFG\_PTCI\_Msk      }}
\DoxyCodeLine{15575 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos              (25U)                         }}
\DoxyCodeLine{15576 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk              (0x1UL << USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos) }}
\DoxyCodeLine{15577 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_ULPIIPD                  USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk   }}
\DoxyCodeLine{15578 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD\_Pos                (29U)                         }}
\DoxyCodeLine{15579 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_FHMOD\_Pos) }}
\DoxyCodeLine{15580 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FHMOD                    USB\_OTG\_GUSBCFG\_FHMOD\_Msk     }}
\DoxyCodeLine{15581 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD\_Pos                (30U)                         }}
\DoxyCodeLine{15582 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD\_Msk                (0x1UL << USB\_OTG\_GUSBCFG\_FDMOD\_Pos) }}
\DoxyCodeLine{15583 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_FDMOD                    USB\_OTG\_GUSBCFG\_FDMOD\_Msk     }}
\DoxyCodeLine{15584 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT\_Pos               (31U)                         }}
\DoxyCodeLine{15585 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT\_Msk               (0x1UL << USB\_OTG\_GUSBCFG\_CTXPKT\_Pos) }}
\DoxyCodeLine{15586 \textcolor{preprocessor}{\#define USB\_OTG\_GUSBCFG\_CTXPKT                   USB\_OTG\_GUSBCFG\_CTXPKT\_Msk    }}
\DoxyCodeLine{15588 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRSTCTL register  ********************/}}
\DoxyCodeLine{15589 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST\_Pos                (0U)                          }}
\DoxyCodeLine{15590 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_CSRST\_Pos) }}
\DoxyCodeLine{15591 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_CSRST                    USB\_OTG\_GRSTCTL\_CSRST\_Msk     }}
\DoxyCodeLine{15592 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST\_Pos                (1U)                          }}
\DoxyCodeLine{15593 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_HSRST\_Pos) }}
\DoxyCodeLine{15594 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_HSRST                    USB\_OTG\_GRSTCTL\_HSRST\_Msk     }}
\DoxyCodeLine{15595 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST\_Pos                (2U)                          }}
\DoxyCodeLine{15596 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST\_Msk                (0x1UL << USB\_OTG\_GRSTCTL\_FCRST\_Pos) }}
\DoxyCodeLine{15597 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_FCRST                    USB\_OTG\_GRSTCTL\_FCRST\_Msk     }}
\DoxyCodeLine{15598 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos              (4U)                          }}
\DoxyCodeLine{15599 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk              (0x1UL << USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos) }}
\DoxyCodeLine{15600 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_RXFFLSH                  USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk   }}
\DoxyCodeLine{15601 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos              (5U)                          }}
\DoxyCodeLine{15602 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk              (0x1UL << USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos) }}
\DoxyCodeLine{15603 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFFLSH                  USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk   }}
\DoxyCodeLine{15606 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_Pos               (6U)                          }}
\DoxyCodeLine{15607 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_Msk               (0x1FUL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{15608 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM                   USB\_OTG\_GRSTCTL\_TXFNUM\_Msk    }}
\DoxyCodeLine{15609 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_0                 (0x01UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{15610 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_1                 (0x02UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{15611 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_2                 (0x04UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{15612 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_3                 (0x08UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{15613 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_TXFNUM\_4                 (0x10UL << USB\_OTG\_GRSTCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{15614 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ\_Pos               (30U)                         }}
\DoxyCodeLine{15615 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ\_Msk               (0x1UL << USB\_OTG\_GRSTCTL\_DMAREQ\_Pos) }}
\DoxyCodeLine{15616 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_DMAREQ                   USB\_OTG\_GRSTCTL\_DMAREQ\_Msk    }}
\DoxyCodeLine{15617 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL\_Pos               (31U)                         }}
\DoxyCodeLine{15618 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL\_Msk               (0x1UL << USB\_OTG\_GRSTCTL\_AHBIDL\_Pos) }}
\DoxyCodeLine{15619 \textcolor{preprocessor}{\#define USB\_OTG\_GRSTCTL\_AHBIDL                   USB\_OTG\_GRSTCTL\_AHBIDL\_Msk    }}
\DoxyCodeLine{15621 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPMSK register  ********************/}}
\DoxyCodeLine{15622 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM\_Pos                (0U)                          }}
\DoxyCodeLine{15623 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM\_Msk                (0x1UL << USB\_OTG\_DIEPMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{15624 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_XFRCM                    USB\_OTG\_DIEPMSK\_XFRCM\_Msk     }}
\DoxyCodeLine{15625 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM\_Pos                 (1U)                          }}
\DoxyCodeLine{15626 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM\_Msk                 (0x1UL << USB\_OTG\_DIEPMSK\_EPDM\_Pos) }}
\DoxyCodeLine{15627 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_EPDM                     USB\_OTG\_DIEPMSK\_EPDM\_Msk      }}
\DoxyCodeLine{15628 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM\_Pos                  (3U)                          }}
\DoxyCodeLine{15629 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM\_Msk                  (0x1UL << USB\_OTG\_DIEPMSK\_TOM\_Pos) }}
\DoxyCodeLine{15630 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TOM                      USB\_OTG\_DIEPMSK\_TOM\_Msk       }}
\DoxyCodeLine{15631 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos            (4U)                          }}
\DoxyCodeLine{15632 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk            (0x1UL << USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{15633 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_ITTXFEMSK                USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{15634 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM\_Pos              (5U)                          }}
\DoxyCodeLine{15635 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM\_Msk              (0x1UL << USB\_OTG\_DIEPMSK\_INEPNMM\_Pos) }}
\DoxyCodeLine{15636 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNMM                  USB\_OTG\_DIEPMSK\_INEPNMM\_Msk   }}
\DoxyCodeLine{15637 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM\_Pos              (6U)                          }}
\DoxyCodeLine{15638 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM\_Msk              (0x1UL << USB\_OTG\_DIEPMSK\_INEPNEM\_Pos) }}
\DoxyCodeLine{15639 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_INEPNEM                  USB\_OTG\_DIEPMSK\_INEPNEM\_Msk   }}
\DoxyCodeLine{15640 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM\_Pos               (8U)                          }}
\DoxyCodeLine{15641 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM\_Msk               (0x1UL << USB\_OTG\_DIEPMSK\_TXFURM\_Pos) }}
\DoxyCodeLine{15642 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_TXFURM                   USB\_OTG\_DIEPMSK\_TXFURM\_Msk    }}
\DoxyCodeLine{15643 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM\_Pos                  (9U)                          }}
\DoxyCodeLine{15644 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM\_Msk                  (0x1UL << USB\_OTG\_DIEPMSK\_BIM\_Pos) }}
\DoxyCodeLine{15645 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPMSK\_BIM                      USB\_OTG\_DIEPMSK\_BIM\_Msk       }}
\DoxyCodeLine{15647 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPTXSTS register  ********************/}}
\DoxyCodeLine{15648 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos             (0U)                          }}
\DoxyCodeLine{15649 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk             (0xFFFFUL << USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos) }}
\DoxyCodeLine{15650 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXFSAVL                 USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk  }}
\DoxyCodeLine{15651 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos              (16U)                         }}
\DoxyCodeLine{15652 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk              (0xFFUL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15653 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV                  USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk   }}
\DoxyCodeLine{15654 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_0                (0x01UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15655 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_1                (0x02UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15656 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_2                (0x04UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15657 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_3                (0x08UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15658 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_4                (0x10UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15659 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_5                (0x20UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15660 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_6                (0x40UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15661 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQSAV\_7                (0x80UL << USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos) }}
\DoxyCodeLine{15663 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos              (24U)                         }}
\DoxyCodeLine{15664 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk              (0xFFUL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15665 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP                  USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk   }}
\DoxyCodeLine{15666 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_0                (0x01UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15667 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_1                (0x02UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15668 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_2                (0x04UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15669 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_3                (0x08UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15670 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_4                (0x10UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15671 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_5                (0x20UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15672 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_6                (0x40UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15673 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXSTS\_PTXQTOP\_7                (0x80UL << USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos) }}
\DoxyCodeLine{15675 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HAINT register  ********************/}}
\DoxyCodeLine{15676 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT\_Pos                  (0U)                          }}
\DoxyCodeLine{15677 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT\_Msk                  (0xFFFFUL << USB\_OTG\_HAINT\_HAINT\_Pos) }}
\DoxyCodeLine{15678 \textcolor{preprocessor}{\#define USB\_OTG\_HAINT\_HAINT                      USB\_OTG\_HAINT\_HAINT\_Msk       }}
\DoxyCodeLine{15680 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPMSK register  ********************/}}
\DoxyCodeLine{15681 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM\_Pos                (0U)                          }}
\DoxyCodeLine{15682 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{15683 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_XFRCM                    USB\_OTG\_DOEPMSK\_XFRCM\_Msk     }}
\DoxyCodeLine{15684 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM\_Pos                 (1U)                          }}
\DoxyCodeLine{15685 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_EPDM\_Pos) }}
\DoxyCodeLine{15686 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_EPDM                     USB\_OTG\_DOEPMSK\_EPDM\_Msk      }}
\DoxyCodeLine{15687 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM\_Pos              (2U)}}
\DoxyCodeLine{15688 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM\_Msk              (0x1UL << USB\_OTG\_DOEPMSK\_AHBERRM\_Pos) }}
\DoxyCodeLine{15689 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_AHBERRM                  USB\_OTG\_DOEPMSK\_AHBERRM\_Msk   }}
\DoxyCodeLine{15690 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM\_Pos                (3U)                          }}
\DoxyCodeLine{15691 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_STUPM\_Pos) }}
\DoxyCodeLine{15692 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_STUPM                    USB\_OTG\_DOEPMSK\_STUPM\_Msk     }}
\DoxyCodeLine{15693 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM\_Pos               (4U)                          }}
\DoxyCodeLine{15694 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM\_Msk               (0x1UL << USB\_OTG\_DOEPMSK\_OTEPDM\_Pos) }}
\DoxyCodeLine{15695 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPDM                   USB\_OTG\_DOEPMSK\_OTEPDM\_Msk    }}
\DoxyCodeLine{15696 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos             (5U)                          }}
\DoxyCodeLine{15697 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk             (0x1UL << USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos) }}
\DoxyCodeLine{15698 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OTEPSPRM                 USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk  }}
\DoxyCodeLine{15699 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos              (6U)                          }}
\DoxyCodeLine{15700 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk              (0x1UL << USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos) }}
\DoxyCodeLine{15701 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_B2BSTUP                  USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk   }}
\DoxyCodeLine{15702 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM\_Pos                 (8U)                          }}
\DoxyCodeLine{15703 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_OPEM\_Pos) }}
\DoxyCodeLine{15704 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_OPEM                     USB\_OTG\_DOEPMSK\_OPEM\_Msk      }}
\DoxyCodeLine{15705 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM\_Pos                 (9U)                          }}
\DoxyCodeLine{15706 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_BOIM\_Pos) }}
\DoxyCodeLine{15707 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BOIM                     USB\_OTG\_DOEPMSK\_BOIM\_Msk      }}
\DoxyCodeLine{15708 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM\_Pos                (12U)}}
\DoxyCodeLine{15709 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_BERRM\_Pos) }}
\DoxyCodeLine{15710 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_BERRM                    USB\_OTG\_DOEPMSK\_BERRM\_Msk      }}
\DoxyCodeLine{15711 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM\_Pos                 (13U)}}
\DoxyCodeLine{15712 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM\_Msk                 (0x1UL << USB\_OTG\_DOEPMSK\_NAKM\_Pos) }}
\DoxyCodeLine{15713 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NAKM                     USB\_OTG\_DOEPMSK\_NAKM\_Msk      }}
\DoxyCodeLine{15714 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM\_Pos                (14U)}}
\DoxyCodeLine{15715 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM\_Msk                (0x1UL << USB\_OTG\_DOEPMSK\_NYETM\_Pos) }}
\DoxyCodeLine{15716 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPMSK\_NYETM                    USB\_OTG\_DOEPMSK\_NYETM\_Msk     }}
\DoxyCodeLine{15717 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GINTSTS register  ********************/}}
\DoxyCodeLine{15718 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD\_Pos                 (0U)                          }}
\DoxyCodeLine{15719 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_CMOD\_Pos) }}
\DoxyCodeLine{15720 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CMOD                     USB\_OTG\_GINTSTS\_CMOD\_Msk      }}
\DoxyCodeLine{15721 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS\_Pos                 (1U)                          }}
\DoxyCodeLine{15722 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_MMIS\_Pos) }}
\DoxyCodeLine{15723 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_MMIS                     USB\_OTG\_GINTSTS\_MMIS\_Msk      }}
\DoxyCodeLine{15724 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT\_Pos               (2U)                          }}
\DoxyCodeLine{15725 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_OTGINT\_Pos) }}
\DoxyCodeLine{15726 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OTGINT                   USB\_OTG\_GINTSTS\_OTGINT\_Msk    }}
\DoxyCodeLine{15727 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF\_Pos                  (3U)                          }}
\DoxyCodeLine{15728 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF\_Msk                  (0x1UL << USB\_OTG\_GINTSTS\_SOF\_Pos) }}
\DoxyCodeLine{15729 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SOF                      USB\_OTG\_GINTSTS\_SOF\_Msk       }}
\DoxyCodeLine{15730 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL\_Pos               (4U)                          }}
\DoxyCodeLine{15731 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_RXFLVL\_Pos) }}
\DoxyCodeLine{15732 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_RXFLVL                   USB\_OTG\_GINTSTS\_RXFLVL\_Msk    }}
\DoxyCodeLine{15733 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE\_Pos               (5U)                          }}
\DoxyCodeLine{15734 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_NPTXFE\_Pos) }}
\DoxyCodeLine{15735 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_NPTXFE                   USB\_OTG\_GINTSTS\_NPTXFE\_Msk    }}
\DoxyCodeLine{15736 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF\_Pos             (6U)                          }}
\DoxyCodeLine{15737 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF\_Msk             (0x1UL << USB\_OTG\_GINTSTS\_GINAKEFF\_Pos) }}
\DoxyCodeLine{15738 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_GINAKEFF                 USB\_OTG\_GINTSTS\_GINAKEFF\_Msk  }}
\DoxyCodeLine{15739 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos           (7U)                          }}
\DoxyCodeLine{15740 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk           (0x1UL << USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos) }}
\DoxyCodeLine{15741 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_BOUTNAKEFF               USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk }}
\DoxyCodeLine{15742 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP\_Pos                (10U)                         }}
\DoxyCodeLine{15743 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_ESUSP\_Pos) }}
\DoxyCodeLine{15744 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ESUSP                    USB\_OTG\_GINTSTS\_ESUSP\_Msk     }}
\DoxyCodeLine{15745 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP\_Pos              (11U)                         }}
\DoxyCodeLine{15746 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_USBSUSP\_Pos) }}
\DoxyCodeLine{15747 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBSUSP                  USB\_OTG\_GINTSTS\_USBSUSP\_Msk   }}
\DoxyCodeLine{15748 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST\_Pos               (12U)                         }}
\DoxyCodeLine{15749 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_USBRST\_Pos) }}
\DoxyCodeLine{15750 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_USBRST                   USB\_OTG\_GINTSTS\_USBRST\_Msk    }}
\DoxyCodeLine{15751 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE\_Pos              (13U)                         }}
\DoxyCodeLine{15752 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_ENUMDNE\_Pos) }}
\DoxyCodeLine{15753 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ENUMDNE                  USB\_OTG\_GINTSTS\_ENUMDNE\_Msk   }}
\DoxyCodeLine{15754 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP\_Pos              (14U)                         }}
\DoxyCodeLine{15755 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_ISOODRP\_Pos) }}
\DoxyCodeLine{15756 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_ISOODRP                  USB\_OTG\_GINTSTS\_ISOODRP\_Msk   }}
\DoxyCodeLine{15757 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF\_Pos                 (15U)                         }}
\DoxyCodeLine{15758 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF\_Msk                 (0x1UL << USB\_OTG\_GINTSTS\_EOPF\_Pos) }}
\DoxyCodeLine{15759 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_EOPF                     USB\_OTG\_GINTSTS\_EOPF\_Msk      }}
\DoxyCodeLine{15760 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT\_Pos               (18U)                         }}
\DoxyCodeLine{15761 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_IEPINT\_Pos) }}
\DoxyCodeLine{15762 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IEPINT                   USB\_OTG\_GINTSTS\_IEPINT\_Msk    }}
\DoxyCodeLine{15763 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT\_Pos               (19U)                         }}
\DoxyCodeLine{15764 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_OEPINT\_Pos) }}
\DoxyCodeLine{15765 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_OEPINT                   USB\_OTG\_GINTSTS\_OEPINT\_Msk    }}
\DoxyCodeLine{15766 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR\_Pos             (20U)                         }}
\DoxyCodeLine{15767 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR\_Msk             (0x1UL << USB\_OTG\_GINTSTS\_IISOIXFR\_Pos) }}
\DoxyCodeLine{15768 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_IISOIXFR                 USB\_OTG\_GINTSTS\_IISOIXFR\_Msk  }}
\DoxyCodeLine{15769 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos    (21U)                         }}
\DoxyCodeLine{15770 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk    (0x1UL << USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos) }}
\DoxyCodeLine{15771 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT        USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk }}
\DoxyCodeLine{15772 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos            (22U)                         }}
\DoxyCodeLine{15773 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk            (0x1UL << USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos) }}
\DoxyCodeLine{15774 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DATAFSUSP                USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk }}
\DoxyCodeLine{15775 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT\_Pos              (24U)                         }}
\DoxyCodeLine{15776 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_HPRTINT\_Pos) }}
\DoxyCodeLine{15777 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HPRTINT                  USB\_OTG\_GINTSTS\_HPRTINT\_Msk   }}
\DoxyCodeLine{15778 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT\_Pos                (25U)                         }}
\DoxyCodeLine{15779 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_HCINT\_Pos) }}
\DoxyCodeLine{15780 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_HCINT                    USB\_OTG\_GINTSTS\_HCINT\_Msk     }}
\DoxyCodeLine{15781 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE\_Pos                (26U)                         }}
\DoxyCodeLine{15782 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE\_Msk                (0x1UL << USB\_OTG\_GINTSTS\_PTXFE\_Pos) }}
\DoxyCodeLine{15783 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_PTXFE                    USB\_OTG\_GINTSTS\_PTXFE\_Msk     }}
\DoxyCodeLine{15784 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG\_Pos              (28U)                         }}
\DoxyCodeLine{15785 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_CIDSCHG\_Pos) }}
\DoxyCodeLine{15786 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_CIDSCHG                  USB\_OTG\_GINTSTS\_CIDSCHG\_Msk   }}
\DoxyCodeLine{15787 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT\_Pos              (29U)                         }}
\DoxyCodeLine{15788 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT\_Msk              (0x1UL << USB\_OTG\_GINTSTS\_DISCINT\_Pos) }}
\DoxyCodeLine{15789 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_DISCINT                  USB\_OTG\_GINTSTS\_DISCINT\_Msk   }}
\DoxyCodeLine{15790 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT\_Pos               (30U)                         }}
\DoxyCodeLine{15791 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_SRQINT\_Pos) }}
\DoxyCodeLine{15792 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_SRQINT                   USB\_OTG\_GINTSTS\_SRQINT\_Msk    }}
\DoxyCodeLine{15793 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT\_Pos               (31U)                         }}
\DoxyCodeLine{15794 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT\_Msk               (0x1UL << USB\_OTG\_GINTSTS\_WKUINT\_Pos) }}
\DoxyCodeLine{15795 \textcolor{preprocessor}{\#define USB\_OTG\_GINTSTS\_WKUINT                   USB\_OTG\_GINTSTS\_WKUINT\_Msk    }}
\DoxyCodeLine{15797 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GINTMSK register  ********************/}}
\DoxyCodeLine{15798 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM\_Pos                (1U)                          }}
\DoxyCodeLine{15799 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_MMISM\_Pos) }}
\DoxyCodeLine{15800 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_MMISM                    USB\_OTG\_GINTMSK\_MMISM\_Msk     }}
\DoxyCodeLine{15801 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT\_Pos               (2U)                          }}
\DoxyCodeLine{15802 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_OTGINT\_Pos) }}
\DoxyCodeLine{15803 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OTGINT                   USB\_OTG\_GINTMSK\_OTGINT\_Msk    }}
\DoxyCodeLine{15804 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM\_Pos                 (3U)                          }}
\DoxyCodeLine{15805 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_SOFM\_Pos) }}
\DoxyCodeLine{15806 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SOFM                     USB\_OTG\_GINTMSK\_SOFM\_Msk      }}
\DoxyCodeLine{15807 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM\_Pos              (4U)                          }}
\DoxyCodeLine{15808 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_RXFLVLM\_Pos) }}
\DoxyCodeLine{15809 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_RXFLVLM                  USB\_OTG\_GINTMSK\_RXFLVLM\_Msk   }}
\DoxyCodeLine{15810 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM\_Pos              (5U)                          }}
\DoxyCodeLine{15811 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_NPTXFEM\_Pos) }}
\DoxyCodeLine{15812 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_NPTXFEM                  USB\_OTG\_GINTMSK\_NPTXFEM\_Msk   }}
\DoxyCodeLine{15813 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos            (6U)                          }}
\DoxyCodeLine{15814 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos) }}
\DoxyCodeLine{15815 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GINAKEFFM                USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk }}
\DoxyCodeLine{15816 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos            (7U)                          }}
\DoxyCodeLine{15817 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos) }}
\DoxyCodeLine{15818 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_GONAKEFFM                USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk }}
\DoxyCodeLine{15819 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM\_Pos               (10U)                         }}
\DoxyCodeLine{15820 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_ESUSPM\_Pos) }}
\DoxyCodeLine{15821 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ESUSPM                   USB\_OTG\_GINTMSK\_ESUSPM\_Msk    }}
\DoxyCodeLine{15822 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM\_Pos             (11U)                         }}
\DoxyCodeLine{15823 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_USBSUSPM\_Pos) }}
\DoxyCodeLine{15824 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBSUSPM                 USB\_OTG\_GINTMSK\_USBSUSPM\_Msk  }}
\DoxyCodeLine{15825 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST\_Pos               (12U)                         }}
\DoxyCodeLine{15826 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_USBRST\_Pos) }}
\DoxyCodeLine{15827 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_USBRST                   USB\_OTG\_GINTMSK\_USBRST\_Msk    }}
\DoxyCodeLine{15828 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos             (13U)                         }}
\DoxyCodeLine{15829 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos) }}
\DoxyCodeLine{15830 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ENUMDNEM                 USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk  }}
\DoxyCodeLine{15831 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM\_Pos             (14U)                         }}
\DoxyCodeLine{15832 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_ISOODRPM\_Pos) }}
\DoxyCodeLine{15833 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_ISOODRPM                 USB\_OTG\_GINTMSK\_ISOODRPM\_Msk  }}
\DoxyCodeLine{15834 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM\_Pos                (15U)                         }}
\DoxyCodeLine{15835 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_EOPFM\_Pos) }}
\DoxyCodeLine{15836 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EOPFM                    USB\_OTG\_GINTMSK\_EOPFM\_Msk     }}
\DoxyCodeLine{15837 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM\_Pos               (17U)                         }}
\DoxyCodeLine{15838 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_EPMISM\_Pos) }}
\DoxyCodeLine{15839 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_EPMISM                   USB\_OTG\_GINTMSK\_EPMISM\_Msk    }}
\DoxyCodeLine{15840 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT\_Pos               (18U)                         }}
\DoxyCodeLine{15841 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_IEPINT\_Pos) }}
\DoxyCodeLine{15842 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IEPINT                   USB\_OTG\_GINTMSK\_IEPINT\_Msk    }}
\DoxyCodeLine{15843 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT\_Pos               (19U)                         }}
\DoxyCodeLine{15844 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_OEPINT\_Pos) }}
\DoxyCodeLine{15845 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_OEPINT                   USB\_OTG\_GINTMSK\_OEPINT\_Msk    }}
\DoxyCodeLine{15846 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos            (20U)                         }}
\DoxyCodeLine{15847 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk            (0x1UL << USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos) }}
\DoxyCodeLine{15848 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_IISOIXFRM                USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk }}
\DoxyCodeLine{15849 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos      (21U)                         }}
\DoxyCodeLine{15850 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk      (0x1UL << USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos) }}
\DoxyCodeLine{15851 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM          USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk }}
\DoxyCodeLine{15852 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM\_Pos               (22U)                         }}
\DoxyCodeLine{15853 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_FSUSPM\_Pos) }}
\DoxyCodeLine{15854 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_FSUSPM                   USB\_OTG\_GINTMSK\_FSUSPM\_Msk    }}
\DoxyCodeLine{15855 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM\_Pos                (24U)                         }}
\DoxyCodeLine{15856 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_PRTIM\_Pos) }}
\DoxyCodeLine{15857 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PRTIM                    USB\_OTG\_GINTMSK\_PRTIM\_Msk     }}
\DoxyCodeLine{15858 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM\_Pos                 (25U)                         }}
\DoxyCodeLine{15859 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_HCIM\_Pos) }}
\DoxyCodeLine{15860 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_HCIM                     USB\_OTG\_GINTMSK\_HCIM\_Msk      }}
\DoxyCodeLine{15861 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM\_Pos               (26U)                         }}
\DoxyCodeLine{15862 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM\_Msk               (0x1UL << USB\_OTG\_GINTMSK\_PTXFEM\_Pos) }}
\DoxyCodeLine{15863 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_PTXFEM                   USB\_OTG\_GINTMSK\_PTXFEM\_Msk    }}
\DoxyCodeLine{15864 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos             (28U)                         }}
\DoxyCodeLine{15865 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk             (0x1UL << USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos) }}
\DoxyCodeLine{15866 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_CIDSCHGM                 USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk  }}
\DoxyCodeLine{15867 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT\_Pos              (29U)                         }}
\DoxyCodeLine{15868 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT\_Msk              (0x1UL << USB\_OTG\_GINTMSK\_DISCINT\_Pos) }}
\DoxyCodeLine{15869 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_DISCINT                  USB\_OTG\_GINTMSK\_DISCINT\_Msk   }}
\DoxyCodeLine{15870 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM\_Pos                (30U)                         }}
\DoxyCodeLine{15871 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM\_Msk                (0x1UL << USB\_OTG\_GINTMSK\_SRQIM\_Pos) }}
\DoxyCodeLine{15872 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_SRQIM                    USB\_OTG\_GINTMSK\_SRQIM\_Msk     }}
\DoxyCodeLine{15873 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM\_Pos                 (31U)                         }}
\DoxyCodeLine{15874 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM\_Msk                 (0x1UL << USB\_OTG\_GINTMSK\_WUIM\_Pos) }}
\DoxyCodeLine{15875 \textcolor{preprocessor}{\#define USB\_OTG\_GINTMSK\_WUIM                     USB\_OTG\_GINTMSK\_WUIM\_Msk      }}
\DoxyCodeLine{15877 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DAINT register  ********************/}}
\DoxyCodeLine{15878 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT\_Pos                 (0U)                          }}
\DoxyCodeLine{15879 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT\_Msk                 (0xFFFFUL << USB\_OTG\_DAINT\_IEPINT\_Pos) }}
\DoxyCodeLine{15880 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_IEPINT                     USB\_OTG\_DAINT\_IEPINT\_Msk      }}
\DoxyCodeLine{15881 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT\_Pos                 (16U)                         }}
\DoxyCodeLine{15882 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT\_Msk                 (0xFFFFUL << USB\_OTG\_DAINT\_OEPINT\_Pos) }}
\DoxyCodeLine{15883 \textcolor{preprocessor}{\#define USB\_OTG\_DAINT\_OEPINT                     USB\_OTG\_DAINT\_OEPINT\_Msk      }}
\DoxyCodeLine{15885 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HAINTMSK register  ********************/}}
\DoxyCodeLine{15886 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM\_Pos              (0U)                          }}
\DoxyCodeLine{15887 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM\_Msk              (0xFFFFUL << USB\_OTG\_HAINTMSK\_HAINTM\_Pos) }}
\DoxyCodeLine{15888 \textcolor{preprocessor}{\#define USB\_OTG\_HAINTMSK\_HAINTM                  USB\_OTG\_HAINTMSK\_HAINTM\_Msk   }}
\DoxyCodeLine{15890 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXSTSP register  ********************/}}
\DoxyCodeLine{15891 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM\_Pos                (0U)                          }}
\DoxyCodeLine{15892 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM\_Msk                (0xFUL << USB\_OTG\_GRXSTSP\_EPNUM\_Pos) }}
\DoxyCodeLine{15893 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_EPNUM                    USB\_OTG\_GRXSTSP\_EPNUM\_Msk     }}
\DoxyCodeLine{15894 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT\_Pos                 (4U)                          }}
\DoxyCodeLine{15895 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT\_Msk                 (0x7FFUL << USB\_OTG\_GRXSTSP\_BCNT\_Pos) }}
\DoxyCodeLine{15896 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_BCNT                     USB\_OTG\_GRXSTSP\_BCNT\_Msk      }}
\DoxyCodeLine{15897 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID\_Pos                 (15U)                         }}
\DoxyCodeLine{15898 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID\_Msk                 (0x3UL << USB\_OTG\_GRXSTSP\_DPID\_Pos) }}
\DoxyCodeLine{15899 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_DPID                     USB\_OTG\_GRXSTSP\_DPID\_Msk      }}
\DoxyCodeLine{15900 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS\_Pos               (17U)                         }}
\DoxyCodeLine{15901 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS\_Msk               (0xFUL << USB\_OTG\_GRXSTSP\_PKTSTS\_Pos) }}
\DoxyCodeLine{15902 \textcolor{preprocessor}{\#define USB\_OTG\_GRXSTSP\_PKTSTS                   USB\_OTG\_GRXSTSP\_PKTSTS\_Msk    }}
\DoxyCodeLine{15904 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DAINTMSK register  ********************/}}
\DoxyCodeLine{15905 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM\_Pos                (0U)                          }}
\DoxyCodeLine{15906 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM\_Msk                (0xFFFFUL << USB\_OTG\_DAINTMSK\_IEPM\_Pos) }}
\DoxyCodeLine{15907 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_IEPM                    USB\_OTG\_DAINTMSK\_IEPM\_Msk     }}
\DoxyCodeLine{15908 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM\_Pos                (16U)                         }}
\DoxyCodeLine{15909 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM\_Msk                (0xFFFFUL << USB\_OTG\_DAINTMSK\_OEPM\_Pos) }}
\DoxyCodeLine{15910 \textcolor{preprocessor}{\#define USB\_OTG\_DAINTMSK\_OEPM                    USB\_OTG\_DAINTMSK\_OEPM\_Msk     }}
\DoxyCodeLine{15912 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GRXFSIZ register  ********************/}}
\DoxyCodeLine{15913 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD\_Pos                 (0U)                          }}
\DoxyCodeLine{15914 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD\_Msk                 (0xFFFFUL << USB\_OTG\_GRXFSIZ\_RXFD\_Pos) }}
\DoxyCodeLine{15915 \textcolor{preprocessor}{\#define USB\_OTG\_GRXFSIZ\_RXFD                     USB\_OTG\_GRXFSIZ\_RXFD\_Msk      }}
\DoxyCodeLine{15917 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DVBUSDIS register  ********************/}}
\DoxyCodeLine{15918 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos              (0U)                          }}
\DoxyCodeLine{15919 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk              (0xFFFFUL << USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos) }}
\DoxyCodeLine{15920 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSDIS\_VBUSDT                  USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk   }}
\DoxyCodeLine{15922 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{15923 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA\_Pos                      (0U)                          }}
\DoxyCodeLine{15924 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA\_Msk                      (0xFFFFUL << USB\_OTG\_NPTXFSA\_Pos) }}
\DoxyCodeLine{15925 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFSA                          USB\_OTG\_NPTXFSA\_Msk           }}
\DoxyCodeLine{15926 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD\_Pos                       (16U)                         }}
\DoxyCodeLine{15927 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD\_Msk                       (0xFFFFUL << USB\_OTG\_NPTXFD\_Pos) }}
\DoxyCodeLine{15928 \textcolor{preprocessor}{\#define USB\_OTG\_NPTXFD                           USB\_OTG\_NPTXFD\_Msk            }}
\DoxyCodeLine{15929 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA\_Pos                       (0U)                          }}
\DoxyCodeLine{15930 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA\_Msk                       (0xFFFFUL << USB\_OTG\_TX0FSA\_Pos) }}
\DoxyCodeLine{15931 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FSA                           USB\_OTG\_TX0FSA\_Msk            }}
\DoxyCodeLine{15932 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD\_Pos                        (16U)                         }}
\DoxyCodeLine{15933 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD\_Msk                        (0xFFFFUL << USB\_OTG\_TX0FD\_Pos) }}
\DoxyCodeLine{15934 \textcolor{preprocessor}{\#define USB\_OTG\_TX0FD                            USB\_OTG\_TX0FD\_Msk             }}
\DoxyCodeLine{15936 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DVBUSPULSE register  ********************/}}
\DoxyCodeLine{15937 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos            (0U)                          }}
\DoxyCodeLine{15938 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk            (0xFFFUL << USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos) }}
\DoxyCodeLine{15939 \textcolor{preprocessor}{\#define USB\_OTG\_DVBUSPULSE\_DVBUSP                USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk }}
\DoxyCodeLine{15941 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GNPTXSTS register  ********************/}}
\DoxyCodeLine{15942 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos            (0U)                          }}
\DoxyCodeLine{15943 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk            (0xFFFFUL << USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos) }}
\DoxyCodeLine{15944 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXFSAV                USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk }}
\DoxyCodeLine{15946 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos            (16U)                         }}
\DoxyCodeLine{15947 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk            (0xFFUL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15948 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV                USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk }}
\DoxyCodeLine{15949 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0              (0x01UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15950 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1              (0x02UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15951 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2              (0x04UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15952 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3              (0x08UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15953 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4              (0x10UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15954 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5              (0x20UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15955 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6              (0x40UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15956 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7              (0x80UL << USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos) }}
\DoxyCodeLine{15958 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos            (24U)                         }}
\DoxyCodeLine{15959 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk            (0x7FUL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{15960 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP                USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk }}
\DoxyCodeLine{15961 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0              (0x01UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{15962 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1              (0x02UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{15963 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2              (0x04UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{15964 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3              (0x08UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{15965 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4              (0x10UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{15966 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5              (0x20UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{15967 \textcolor{preprocessor}{\#define USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6              (0x40UL << USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos) }}
\DoxyCodeLine{15969 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DTHRCTL register  ********************/}}
\DoxyCodeLine{15970 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos          (0U)                          }}
\DoxyCodeLine{15971 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk          (0x1UL << USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos) }}
\DoxyCodeLine{15972 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_NONISOTHREN              USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk }}
\DoxyCodeLine{15973 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos             (1U)                          }}
\DoxyCodeLine{15974 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk             (0x1UL << USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos) }}
\DoxyCodeLine{15975 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ISOTHREN                 USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk  }}
\DoxyCodeLine{15977 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos             (2U)                          }}
\DoxyCodeLine{15978 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk             (0x1FFUL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15979 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN                 USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk  }}
\DoxyCodeLine{15980 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_0               (0x001UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15981 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_1               (0x002UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15982 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_2               (0x004UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15983 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_3               (0x008UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15984 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_4               (0x010UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15985 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_5               (0x020UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15986 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_6               (0x040UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15987 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_7               (0x080UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15988 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_TXTHRLEN\_8               (0x100UL << USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos) }}
\DoxyCodeLine{15989 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN\_Pos              (16U)                         }}
\DoxyCodeLine{15990 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN\_Msk              (0x1UL << USB\_OTG\_DTHRCTL\_RXTHREN\_Pos) }}
\DoxyCodeLine{15991 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHREN                  USB\_OTG\_DTHRCTL\_RXTHREN\_Msk   }}
\DoxyCodeLine{15993 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos             (17U)                         }}
\DoxyCodeLine{15994 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk             (0x1FFUL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{15995 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN                 USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk  }}
\DoxyCodeLine{15996 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_0               (0x001UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{15997 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_1               (0x002UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{15998 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_2               (0x004UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{15999 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_3               (0x008UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{16000 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_4               (0x010UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{16001 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_5               (0x020UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{16002 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_6               (0x040UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{16003 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_7               (0x080UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{16004 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_RXTHRLEN\_8               (0x100UL << USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos) }}
\DoxyCodeLine{16005 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN\_Pos                (27U)                         }}
\DoxyCodeLine{16006 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN\_Msk                (0x1UL << USB\_OTG\_DTHRCTL\_ARPEN\_Pos) }}
\DoxyCodeLine{16007 \textcolor{preprocessor}{\#define USB\_OTG\_DTHRCTL\_ARPEN                    USB\_OTG\_DTHRCTL\_ARPEN\_Msk     }}
\DoxyCodeLine{16009 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPEMPMSK register  ********************/}}
\DoxyCodeLine{16010 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos         (0U)                          }}
\DoxyCodeLine{16011 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk         (0xFFFFUL << USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos) }}
\DoxyCodeLine{16012 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEMPMSK\_INEPTXFEM             USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk }}
\DoxyCodeLine{16014 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DEACHINT register  ********************/}}
\DoxyCodeLine{16015 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT\_Pos             (1U)                          }}
\DoxyCodeLine{16016 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT\_Msk             (0x1UL << USB\_OTG\_DEACHINT\_IEP1INT\_Pos) }}
\DoxyCodeLine{16017 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_IEP1INT                 USB\_OTG\_DEACHINT\_IEP1INT\_Msk  }}
\DoxyCodeLine{16018 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT\_Pos             (17U)                         }}
\DoxyCodeLine{16019 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT\_Msk             (0x1UL << USB\_OTG\_DEACHINT\_OEP1INT\_Pos) }}
\DoxyCodeLine{16020 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINT\_OEP1INT                 USB\_OTG\_DEACHINT\_OEP1INT\_Msk  }}
\DoxyCodeLine{16022 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_GCCFG register  ********************/}}
\DoxyCodeLine{16023 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN\_Pos                 (16U)                         }}
\DoxyCodeLine{16024 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN\_Msk                 (0x1UL << USB\_OTG\_GCCFG\_PWRDWN\_Pos) }}
\DoxyCodeLine{16025 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_PWRDWN                     USB\_OTG\_GCCFG\_PWRDWN\_Msk      }}
\DoxyCodeLine{16026 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_I2CPADEN\_Pos               (17U)                         }}
\DoxyCodeLine{16027 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_I2CPADEN\_Msk               (0x1UL << USB\_OTG\_GCCFG\_I2CPADEN\_Pos) }}
\DoxyCodeLine{16028 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_I2CPADEN                   USB\_OTG\_GCCFG\_I2CPADEN\_Msk    }}
\DoxyCodeLine{16029 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSASEN\_Pos               (18U)                         }}
\DoxyCodeLine{16030 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSASEN\_Msk               (0x1UL << USB\_OTG\_GCCFG\_VBUSASEN\_Pos) }}
\DoxyCodeLine{16031 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSASEN                   USB\_OTG\_GCCFG\_VBUSASEN\_Msk    }}
\DoxyCodeLine{16032 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSBSEN\_Pos               (19U)                         }}
\DoxyCodeLine{16033 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSBSEN\_Msk               (0x1UL << USB\_OTG\_GCCFG\_VBUSBSEN\_Pos) }}
\DoxyCodeLine{16034 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_VBUSBSEN                   USB\_OTG\_GCCFG\_VBUSBSEN\_Msk    }}
\DoxyCodeLine{16035 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SOFOUTEN\_Pos               (20U)                         }}
\DoxyCodeLine{16036 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SOFOUTEN\_Msk               (0x1UL << USB\_OTG\_GCCFG\_SOFOUTEN\_Pos) }}
\DoxyCodeLine{16037 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_SOFOUTEN                   USB\_OTG\_GCCFG\_SOFOUTEN\_Msk    }}
\DoxyCodeLine{16038 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_NOVBUSSENS\_Pos             (21U)                         }}
\DoxyCodeLine{16039 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_NOVBUSSENS\_Msk             (0x1UL << USB\_OTG\_GCCFG\_NOVBUSSENS\_Pos) }}
\DoxyCodeLine{16040 \textcolor{preprocessor}{\#define USB\_OTG\_GCCFG\_NOVBUSSENS                 USB\_OTG\_GCCFG\_NOVBUSSENS\_Msk  }}
\DoxyCodeLine{16042 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_DEACHINTMSK register  ********************/}}
\DoxyCodeLine{16043 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos         (1U)                          }}
\DoxyCodeLine{16044 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk         (0x1UL << USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos) }}
\DoxyCodeLine{16045 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_IEP1INTM             USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk }}
\DoxyCodeLine{16046 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos         (17U)                         }}
\DoxyCodeLine{16047 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk         (0x1UL << USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos) }}
\DoxyCodeLine{16048 \textcolor{preprocessor}{\#define USB\_OTG\_DEACHINTMSK\_OEP1INTM             USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk }}
\DoxyCodeLine{16050 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_CID register  ********************/}}
\DoxyCodeLine{16051 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID\_Pos               (0U)                          }}
\DoxyCodeLine{16052 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID\_Msk               (0xFFFFFFFFUL << USB\_OTG\_CID\_PRODUCT\_ID\_Pos) }}
\DoxyCodeLine{16053 \textcolor{preprocessor}{\#define USB\_OTG\_CID\_PRODUCT\_ID                   USB\_OTG\_CID\_PRODUCT\_ID\_Msk    }}
\DoxyCodeLine{16055 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{16056 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos           (0U)                          }}
\DoxyCodeLine{16057 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk           (0x1UL << USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos) }}
\DoxyCodeLine{16058 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_XFRCM               USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk }}
\DoxyCodeLine{16059 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos            (1U)                          }}
\DoxyCodeLine{16060 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk            (0x1UL << USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos) }}
\DoxyCodeLine{16061 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_EPDM                USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk }}
\DoxyCodeLine{16062 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos             (3U)                          }}
\DoxyCodeLine{16063 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk             (0x1UL << USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos) }}
\DoxyCodeLine{16064 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TOM                 USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk  }}
\DoxyCodeLine{16065 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos       (4U)                          }}
\DoxyCodeLine{16066 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk       (0x1UL << USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{16067 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK           USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{16068 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos         (5U)                          }}
\DoxyCodeLine{16069 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk         (0x1UL << USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos) }}
\DoxyCodeLine{16070 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNMM             USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk }}
\DoxyCodeLine{16071 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos         (6U)                          }}
\DoxyCodeLine{16072 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk         (0x1UL << USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos) }}
\DoxyCodeLine{16073 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_INEPNEM             USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk }}
\DoxyCodeLine{16074 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos          (8U)                          }}
\DoxyCodeLine{16075 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk          (0x1UL << USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos) }}
\DoxyCodeLine{16076 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_TXFURM              USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk }}
\DoxyCodeLine{16077 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos             (9U)                          }}
\DoxyCodeLine{16078 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk             (0x1UL << USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos) }}
\DoxyCodeLine{16079 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_BIM                 USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk  }}
\DoxyCodeLine{16080 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos            (13U)                         }}
\DoxyCodeLine{16081 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk            (0x1UL << USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos) }}
\DoxyCodeLine{16082 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPEACHMSK1\_NAKM                USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk }}
\DoxyCodeLine{16084 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPRT register  ********************/}}
\DoxyCodeLine{16085 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS\_Pos                   (0U)                          }}
\DoxyCodeLine{16086 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PCSTS\_Pos) }}
\DoxyCodeLine{16087 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCSTS                       USB\_OTG\_HPRT\_PCSTS\_Msk        }}
\DoxyCodeLine{16088 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET\_Pos                   (1U)                          }}
\DoxyCodeLine{16089 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PCDET\_Pos) }}
\DoxyCodeLine{16090 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PCDET                       USB\_OTG\_HPRT\_PCDET\_Msk        }}
\DoxyCodeLine{16091 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA\_Pos                    (2U)                          }}
\DoxyCodeLine{16092 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PENA\_Pos) }}
\DoxyCodeLine{16093 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENA                        USB\_OTG\_HPRT\_PENA\_Msk         }}
\DoxyCodeLine{16094 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG\_Pos                 (3U)                          }}
\DoxyCodeLine{16095 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG\_Msk                 (0x1UL << USB\_OTG\_HPRT\_PENCHNG\_Pos) }}
\DoxyCodeLine{16096 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PENCHNG                     USB\_OTG\_HPRT\_PENCHNG\_Msk      }}
\DoxyCodeLine{16097 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA\_Pos                    (4U)                          }}
\DoxyCodeLine{16098 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA\_Msk                    (0x1UL << USB\_OTG\_HPRT\_POCA\_Pos) }}
\DoxyCodeLine{16099 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCA                        USB\_OTG\_HPRT\_POCA\_Msk         }}
\DoxyCodeLine{16100 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG\_Pos                 (5U)                          }}
\DoxyCodeLine{16101 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG\_Msk                 (0x1UL << USB\_OTG\_HPRT\_POCCHNG\_Pos) }}
\DoxyCodeLine{16102 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_POCCHNG                     USB\_OTG\_HPRT\_POCCHNG\_Msk      }}
\DoxyCodeLine{16103 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES\_Pos                    (6U)                          }}
\DoxyCodeLine{16104 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PRES\_Pos) }}
\DoxyCodeLine{16105 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRES                        USB\_OTG\_HPRT\_PRES\_Msk         }}
\DoxyCodeLine{16106 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP\_Pos                   (7U)                          }}
\DoxyCodeLine{16107 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP\_Msk                   (0x1UL << USB\_OTG\_HPRT\_PSUSP\_Pos) }}
\DoxyCodeLine{16108 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSUSP                       USB\_OTG\_HPRT\_PSUSP\_Msk        }}
\DoxyCodeLine{16109 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST\_Pos                    (8U)                          }}
\DoxyCodeLine{16110 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PRST\_Pos) }}
\DoxyCodeLine{16111 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PRST                        USB\_OTG\_HPRT\_PRST\_Msk         }}
\DoxyCodeLine{16113 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_Pos                   (10U)                         }}
\DoxyCodeLine{16114 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_Msk                   (0x3UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{16115 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS                       USB\_OTG\_HPRT\_PLSTS\_Msk        }}
\DoxyCodeLine{16116 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_0                     (0x1UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{16117 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PLSTS\_1                     (0x2UL << USB\_OTG\_HPRT\_PLSTS\_Pos) }}
\DoxyCodeLine{16118 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR\_Pos                    (12U)                         }}
\DoxyCodeLine{16119 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR\_Msk                    (0x1UL << USB\_OTG\_HPRT\_PPWR\_Pos) }}
\DoxyCodeLine{16120 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PPWR                        USB\_OTG\_HPRT\_PPWR\_Msk         }}
\DoxyCodeLine{16122 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_Pos                   (13U)                         }}
\DoxyCodeLine{16123 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_Msk                   (0xFUL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{16124 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL                       USB\_OTG\_HPRT\_PTCTL\_Msk        }}
\DoxyCodeLine{16125 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_0                     (0x1UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{16126 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_1                     (0x2UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{16127 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_2                     (0x4UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{16128 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PTCTL\_3                     (0x8UL << USB\_OTG\_HPRT\_PTCTL\_Pos) }}
\DoxyCodeLine{16130 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_Pos                    (17U)                         }}
\DoxyCodeLine{16131 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_Msk                    (0x3UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{16132 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD                        USB\_OTG\_HPRT\_PSPD\_Msk         }}
\DoxyCodeLine{16133 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_0                      (0x1UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{16134 \textcolor{preprocessor}{\#define USB\_OTG\_HPRT\_PSPD\_1                      (0x2UL << USB\_OTG\_HPRT\_PSPD\_Pos) }}
\DoxyCodeLine{16136 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPEACHMSK1 register  ********************/}}
\DoxyCodeLine{16137 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos           (0U)                          }}
\DoxyCodeLine{16138 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos) }}
\DoxyCodeLine{16139 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_XFRCM               USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk }}
\DoxyCodeLine{16140 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos            (1U)                          }}
\DoxyCodeLine{16141 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk            (0x1UL << USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos) }}
\DoxyCodeLine{16142 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_EPDM                USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk }}
\DoxyCodeLine{16143 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos             (3U)                          }}
\DoxyCodeLine{16144 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk             (0x1UL << USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos) }}
\DoxyCodeLine{16145 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TOM                 USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk  }}
\DoxyCodeLine{16146 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos       (4U)                          }}
\DoxyCodeLine{16147 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk       (0x1UL << USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos) }}
\DoxyCodeLine{16148 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK           USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk }}
\DoxyCodeLine{16149 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos         (5U)                          }}
\DoxyCodeLine{16150 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk         (0x1UL << USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos) }}
\DoxyCodeLine{16151 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNMM             USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk }}
\DoxyCodeLine{16152 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos         (6U)                          }}
\DoxyCodeLine{16153 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk         (0x1UL << USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos) }}
\DoxyCodeLine{16154 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_INEPNEM             USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk }}
\DoxyCodeLine{16155 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos          (8U)                          }}
\DoxyCodeLine{16156 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk          (0x1UL << USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos) }}
\DoxyCodeLine{16157 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_TXFURM              USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk }}
\DoxyCodeLine{16158 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos             (9U)                          }}
\DoxyCodeLine{16159 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk             (0x1UL << USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos) }}
\DoxyCodeLine{16160 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BIM                 USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk  }}
\DoxyCodeLine{16161 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos           (12U)                         }}
\DoxyCodeLine{16162 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos) }}
\DoxyCodeLine{16163 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_BERRM               USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk }}
\DoxyCodeLine{16164 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos            (13U)                         }}
\DoxyCodeLine{16165 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk            (0x1UL << USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos) }}
\DoxyCodeLine{16166 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NAKM                USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk }}
\DoxyCodeLine{16167 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos           (14U)                         }}
\DoxyCodeLine{16168 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk           (0x1UL << USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos) }}
\DoxyCodeLine{16169 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPEACHMSK1\_NYETM               USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk }}
\DoxyCodeLine{16171 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HPTXFSIZ register  ********************/}}
\DoxyCodeLine{16172 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos               (0U)                          }}
\DoxyCodeLine{16173 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk               (0xFFFFUL << USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos) }}
\DoxyCodeLine{16174 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXSA                   USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk    }}
\DoxyCodeLine{16175 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos               (16U)                         }}
\DoxyCodeLine{16176 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk               (0xFFFFUL << USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos) }}
\DoxyCodeLine{16177 \textcolor{preprocessor}{\#define USB\_OTG\_HPTXFSIZ\_PTXFD                   USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk    }}
\DoxyCodeLine{16179 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPCTL register  ********************/}}
\DoxyCodeLine{16180 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ\_Pos                (0U)                          }}
\DoxyCodeLine{16181 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ\_Msk                (0x7FFUL << USB\_OTG\_DIEPCTL\_MPSIZ\_Pos) }}
\DoxyCodeLine{16182 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_MPSIZ                    USB\_OTG\_DIEPCTL\_MPSIZ\_Msk     }}
\DoxyCodeLine{16183 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP\_Pos               (15U)                         }}
\DoxyCodeLine{16184 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP\_Msk               (0x1UL << USB\_OTG\_DIEPCTL\_USBAEP\_Pos) }}
\DoxyCodeLine{16185 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_USBAEP                   USB\_OTG\_DIEPCTL\_USBAEP\_Msk    }}
\DoxyCodeLine{16186 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos           (16U)                         }}
\DoxyCodeLine{16187 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk           (0x1UL << USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos) }}
\DoxyCodeLine{16188 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EONUM\_DPID               USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk }}
\DoxyCodeLine{16189 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS\_Pos               (17U)                         }}
\DoxyCodeLine{16190 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS\_Msk               (0x1UL << USB\_OTG\_DIEPCTL\_NAKSTS\_Pos) }}
\DoxyCodeLine{16191 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_NAKSTS                   USB\_OTG\_DIEPCTL\_NAKSTS\_Msk    }}
\DoxyCodeLine{16193 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_Pos                (18U)                         }}
\DoxyCodeLine{16194 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_Msk                (0x3UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{16195 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP                    USB\_OTG\_DIEPCTL\_EPTYP\_Msk     }}
\DoxyCodeLine{16196 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_0                  (0x1UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{16197 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPTYP\_1                  (0x2UL << USB\_OTG\_DIEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{16198 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL\_Pos                (21U)                         }}
\DoxyCodeLine{16199 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_STALL\_Pos) }}
\DoxyCodeLine{16200 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_STALL                    USB\_OTG\_DIEPCTL\_STALL\_Msk     }}
\DoxyCodeLine{16202 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_Pos               (22U)                         }}
\DoxyCodeLine{16203 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_Msk               (0xFUL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{16204 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM                   USB\_OTG\_DIEPCTL\_TXFNUM\_Msk    }}
\DoxyCodeLine{16205 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_0                 (0x1UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{16206 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_1                 (0x2UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{16207 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_2                 (0x4UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{16208 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_TXFNUM\_3                 (0x8UL << USB\_OTG\_DIEPCTL\_TXFNUM\_Pos) }}
\DoxyCodeLine{16209 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK\_Pos                 (26U)                         }}
\DoxyCodeLine{16210 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK\_Msk                 (0x1UL << USB\_OTG\_DIEPCTL\_CNAK\_Pos) }}
\DoxyCodeLine{16211 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_CNAK                     USB\_OTG\_DIEPCTL\_CNAK\_Msk      }}
\DoxyCodeLine{16212 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK\_Pos                 (27U)                         }}
\DoxyCodeLine{16213 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK\_Msk                 (0x1UL << USB\_OTG\_DIEPCTL\_SNAK\_Pos) }}
\DoxyCodeLine{16214 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SNAK                     USB\_OTG\_DIEPCTL\_SNAK\_Msk      }}
\DoxyCodeLine{16215 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos       (28U)                         }}
\DoxyCodeLine{16216 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk       (0x1UL << USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos) }}
\DoxyCodeLine{16217 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM           USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk }}
\DoxyCodeLine{16218 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM\_Pos              (29U)                         }}
\DoxyCodeLine{16219 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM\_Msk              (0x1UL << USB\_OTG\_DIEPCTL\_SODDFRM\_Pos) }}
\DoxyCodeLine{16220 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_SODDFRM                  USB\_OTG\_DIEPCTL\_SODDFRM\_Msk   }}
\DoxyCodeLine{16221 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS\_Pos                (30U)                         }}
\DoxyCodeLine{16222 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_EPDIS\_Pos) }}
\DoxyCodeLine{16223 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPDIS                    USB\_OTG\_DIEPCTL\_EPDIS\_Msk     }}
\DoxyCodeLine{16224 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA\_Pos                (31U)                         }}
\DoxyCodeLine{16225 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA\_Msk                (0x1UL << USB\_OTG\_DIEPCTL\_EPENA\_Pos) }}
\DoxyCodeLine{16226 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPCTL\_EPENA                    USB\_OTG\_DIEPCTL\_EPENA\_Msk     }}
\DoxyCodeLine{16228 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCCHAR register  ********************/}}
\DoxyCodeLine{16229 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ\_Pos                 (0U)                          }}
\DoxyCodeLine{16230 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ\_Msk                 (0x7FFUL << USB\_OTG\_HCCHAR\_MPSIZ\_Pos) }}
\DoxyCodeLine{16231 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MPSIZ                     USB\_OTG\_HCCHAR\_MPSIZ\_Msk      }}
\DoxyCodeLine{16233 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_Pos                 (11U)                         }}
\DoxyCodeLine{16234 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_Msk                 (0xFUL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{16235 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM                     USB\_OTG\_HCCHAR\_EPNUM\_Msk      }}
\DoxyCodeLine{16236 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_0                   (0x1UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{16237 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_1                   (0x2UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{16238 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_2                   (0x4UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{16239 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPNUM\_3                   (0x8UL << USB\_OTG\_HCCHAR\_EPNUM\_Pos) }}
\DoxyCodeLine{16240 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR\_Pos                 (15U)                         }}
\DoxyCodeLine{16241 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_EPDIR\_Pos) }}
\DoxyCodeLine{16242 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPDIR                     USB\_OTG\_HCCHAR\_EPDIR\_Msk      }}
\DoxyCodeLine{16243 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV\_Pos                 (17U)                         }}
\DoxyCodeLine{16244 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_LSDEV\_Pos) }}
\DoxyCodeLine{16245 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_LSDEV                     USB\_OTG\_HCCHAR\_LSDEV\_Msk      }}
\DoxyCodeLine{16247 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_Pos                 (18U)                         }}
\DoxyCodeLine{16248 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_Msk                 (0x3UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{16249 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP                     USB\_OTG\_HCCHAR\_EPTYP\_Msk      }}
\DoxyCodeLine{16250 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_0                   (0x1UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{16251 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_EPTYP\_1                   (0x2UL << USB\_OTG\_HCCHAR\_EPTYP\_Pos) }}
\DoxyCodeLine{16253 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_Pos                    (20U)                         }}
\DoxyCodeLine{16254 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_Msk                    (0x3UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{16255 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC                        USB\_OTG\_HCCHAR\_MC\_Msk         }}
\DoxyCodeLine{16256 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_0                      (0x1UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{16257 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_MC\_1                      (0x2UL << USB\_OTG\_HCCHAR\_MC\_Pos) }}
\DoxyCodeLine{16259 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_Pos                   (22U)                         }}
\DoxyCodeLine{16260 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_Msk                   (0x7FUL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{16261 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD                       USB\_OTG\_HCCHAR\_DAD\_Msk        }}
\DoxyCodeLine{16262 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_0                     (0x01UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{16263 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_1                     (0x02UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{16264 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_2                     (0x04UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{16265 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_3                     (0x08UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{16266 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_4                     (0x10UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{16267 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_5                     (0x20UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{16268 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_DAD\_6                     (0x40UL << USB\_OTG\_HCCHAR\_DAD\_Pos) }}
\DoxyCodeLine{16269 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM\_Pos                (29U)                         }}
\DoxyCodeLine{16270 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM\_Msk                (0x1UL << USB\_OTG\_HCCHAR\_ODDFRM\_Pos) }}
\DoxyCodeLine{16271 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_ODDFRM                    USB\_OTG\_HCCHAR\_ODDFRM\_Msk     }}
\DoxyCodeLine{16272 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS\_Pos                 (30U)                         }}
\DoxyCodeLine{16273 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_CHDIS\_Pos) }}
\DoxyCodeLine{16274 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHDIS                     USB\_OTG\_HCCHAR\_CHDIS\_Msk      }}
\DoxyCodeLine{16275 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA\_Pos                 (31U)                         }}
\DoxyCodeLine{16276 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA\_Msk                 (0x1UL << USB\_OTG\_HCCHAR\_CHENA\_Pos) }}
\DoxyCodeLine{16277 \textcolor{preprocessor}{\#define USB\_OTG\_HCCHAR\_CHENA                     USB\_OTG\_HCCHAR\_CHENA\_Msk      }}
\DoxyCodeLine{16279 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCSPLT register  ********************/}}
\DoxyCodeLine{16280 }
\DoxyCodeLine{16281 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_Pos               (0U)                          }}
\DoxyCodeLine{16282 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_Msk               (0x7FUL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{16283 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR                   USB\_OTG\_HCSPLT\_PRTADDR\_Msk    }}
\DoxyCodeLine{16284 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_0                 (0x01UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{16285 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_1                 (0x02UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{16286 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_2                 (0x04UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{16287 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_3                 (0x08UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{16288 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_4                 (0x10UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{16289 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_5                 (0x20UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{16290 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_PRTADDR\_6                 (0x40UL << USB\_OTG\_HCSPLT\_PRTADDR\_Pos) }}
\DoxyCodeLine{16292 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_Pos               (7U)                          }}
\DoxyCodeLine{16293 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_Msk               (0x7FUL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{16294 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR                   USB\_OTG\_HCSPLT\_HUBADDR\_Msk    }}
\DoxyCodeLine{16295 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_0                 (0x01UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{16296 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_1                 (0x02UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{16297 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_2                 (0x04UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{16298 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_3                 (0x08UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{16299 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_4                 (0x10UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{16300 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_5                 (0x20UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{16301 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_HUBADDR\_6                 (0x40UL << USB\_OTG\_HCSPLT\_HUBADDR\_Pos) }}
\DoxyCodeLine{16303 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_Pos               (14U)                         }}
\DoxyCodeLine{16304 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_Msk               (0x3UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{16305 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS                   USB\_OTG\_HCSPLT\_XACTPOS\_Msk    }}
\DoxyCodeLine{16306 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_0                 (0x1UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{16307 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_XACTPOS\_1                 (0x2UL << USB\_OTG\_HCSPLT\_XACTPOS\_Pos) }}
\DoxyCodeLine{16308 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos             (16U)                         }}
\DoxyCodeLine{16309 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk             (0x1UL << USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos) }}
\DoxyCodeLine{16310 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_COMPLSPLT                 USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk  }}
\DoxyCodeLine{16311 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN\_Pos               (31U)                         }}
\DoxyCodeLine{16312 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN\_Msk               (0x1UL << USB\_OTG\_HCSPLT\_SPLITEN\_Pos) }}
\DoxyCodeLine{16313 \textcolor{preprocessor}{\#define USB\_OTG\_HCSPLT\_SPLITEN                   USB\_OTG\_HCSPLT\_SPLITEN\_Msk    }}
\DoxyCodeLine{16315 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCINT register  ********************/}}
\DoxyCodeLine{16316 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC\_Pos                   (0U)                          }}
\DoxyCodeLine{16317 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC\_Msk                   (0x1UL << USB\_OTG\_HCINT\_XFRC\_Pos) }}
\DoxyCodeLine{16318 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_XFRC                       USB\_OTG\_HCINT\_XFRC\_Msk        }}
\DoxyCodeLine{16319 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH\_Pos                    (1U)                          }}
\DoxyCodeLine{16320 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH\_Msk                    (0x1UL << USB\_OTG\_HCINT\_CHH\_Pos) }}
\DoxyCodeLine{16321 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_CHH                        USB\_OTG\_HCINT\_CHH\_Msk         }}
\DoxyCodeLine{16322 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR\_Pos                 (2U)                          }}
\DoxyCodeLine{16323 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR\_Msk                 (0x1UL << USB\_OTG\_HCINT\_AHBERR\_Pos) }}
\DoxyCodeLine{16324 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_AHBERR                     USB\_OTG\_HCINT\_AHBERR\_Msk      }}
\DoxyCodeLine{16325 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL\_Pos                  (3U)                          }}
\DoxyCodeLine{16326 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL\_Msk                  (0x1UL << USB\_OTG\_HCINT\_STALL\_Pos) }}
\DoxyCodeLine{16327 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_STALL                      USB\_OTG\_HCINT\_STALL\_Msk       }}
\DoxyCodeLine{16328 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK\_Pos                    (4U)                          }}
\DoxyCodeLine{16329 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK\_Msk                    (0x1UL << USB\_OTG\_HCINT\_NAK\_Pos) }}
\DoxyCodeLine{16330 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NAK                        USB\_OTG\_HCINT\_NAK\_Msk         }}
\DoxyCodeLine{16331 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK\_Pos                    (5U)                          }}
\DoxyCodeLine{16332 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK\_Msk                    (0x1UL << USB\_OTG\_HCINT\_ACK\_Pos) }}
\DoxyCodeLine{16333 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_ACK                        USB\_OTG\_HCINT\_ACK\_Msk         }}
\DoxyCodeLine{16334 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET\_Pos                   (6U)                          }}
\DoxyCodeLine{16335 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET\_Msk                   (0x1UL << USB\_OTG\_HCINT\_NYET\_Pos) }}
\DoxyCodeLine{16336 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_NYET                       USB\_OTG\_HCINT\_NYET\_Msk        }}
\DoxyCodeLine{16337 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR\_Pos                  (7U)                          }}
\DoxyCodeLine{16338 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_TXERR\_Pos) }}
\DoxyCodeLine{16339 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_TXERR                      USB\_OTG\_HCINT\_TXERR\_Msk       }}
\DoxyCodeLine{16340 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR\_Pos                  (8U)                          }}
\DoxyCodeLine{16341 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_BBERR\_Pos) }}
\DoxyCodeLine{16342 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_BBERR                      USB\_OTG\_HCINT\_BBERR\_Msk       }}
\DoxyCodeLine{16343 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR\_Pos                  (9U)                          }}
\DoxyCodeLine{16344 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_FRMOR\_Pos) }}
\DoxyCodeLine{16345 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_FRMOR                      USB\_OTG\_HCINT\_FRMOR\_Msk       }}
\DoxyCodeLine{16346 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR\_Pos                  (10U)                         }}
\DoxyCodeLine{16347 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR\_Msk                  (0x1UL << USB\_OTG\_HCINT\_DTERR\_Pos) }}
\DoxyCodeLine{16348 \textcolor{preprocessor}{\#define USB\_OTG\_HCINT\_DTERR                      USB\_OTG\_HCINT\_DTERR\_Msk       }}
\DoxyCodeLine{16350 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPINT register  ********************/}}
\DoxyCodeLine{16351 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC\_Pos                 (0U)                          }}
\DoxyCodeLine{16352 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_XFRC\_Pos) }}
\DoxyCodeLine{16353 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_XFRC                     USB\_OTG\_DIEPINT\_XFRC\_Msk      }}
\DoxyCodeLine{16354 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD\_Pos               (1U)                          }}
\DoxyCodeLine{16355 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_EPDISD\_Pos) }}
\DoxyCodeLine{16356 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_EPDISD                   USB\_OTG\_DIEPINT\_EPDISD\_Msk    }}
\DoxyCodeLine{16357 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR\_Pos               (2U)}}
\DoxyCodeLine{16358 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_AHBERR\_Pos) }}
\DoxyCodeLine{16359 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_AHBERR                   USB\_OTG\_DIEPINT\_AHBERR\_Msk   }}
\DoxyCodeLine{16360 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC\_Pos                  (3U)                          }}
\DoxyCodeLine{16361 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_TOC\_Pos) }}
\DoxyCodeLine{16362 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TOC                      USB\_OTG\_DIEPINT\_TOC\_Msk       }}
\DoxyCodeLine{16363 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE\_Pos               (4U)                          }}
\DoxyCodeLine{16364 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_ITTXFE\_Pos) }}
\DoxyCodeLine{16365 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_ITTXFE                   USB\_OTG\_DIEPINT\_ITTXFE\_Msk    }}
\DoxyCodeLine{16366 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM\_Pos               (5U)}}
\DoxyCodeLine{16367 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_INEPNM\_Pos) }}
\DoxyCodeLine{16368 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNM                   USB\_OTG\_DIEPINT\_INEPNM\_Msk   }}
\DoxyCodeLine{16369 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE\_Pos               (6U)                          }}
\DoxyCodeLine{16370 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE\_Msk               (0x1UL << USB\_OTG\_DIEPINT\_INEPNE\_Pos) }}
\DoxyCodeLine{16371 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_INEPNE                   USB\_OTG\_DIEPINT\_INEPNE\_Msk    }}
\DoxyCodeLine{16372 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE\_Pos                 (7U)                          }}
\DoxyCodeLine{16373 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_TXFE\_Pos) }}
\DoxyCodeLine{16374 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFE                     USB\_OTG\_DIEPINT\_TXFE\_Msk      }}
\DoxyCodeLine{16375 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos           (8U)                          }}
\DoxyCodeLine{16376 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk           (0x1UL << USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos) }}
\DoxyCodeLine{16377 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_TXFIFOUDRN               USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk }}
\DoxyCodeLine{16378 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA\_Pos                  (9U)                          }}
\DoxyCodeLine{16379 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_BNA\_Pos) }}
\DoxyCodeLine{16380 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BNA                      USB\_OTG\_DIEPINT\_BNA\_Msk       }}
\DoxyCodeLine{16381 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos            (11U)                         }}
\DoxyCodeLine{16382 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk            (0x1UL << USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos) }}
\DoxyCodeLine{16383 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_PKTDRPSTS                USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk }}
\DoxyCodeLine{16384 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR\_Pos                 (12U)                         }}
\DoxyCodeLine{16385 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR\_Msk                 (0x1UL << USB\_OTG\_DIEPINT\_BERR\_Pos) }}
\DoxyCodeLine{16386 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_BERR                     USB\_OTG\_DIEPINT\_BERR\_Msk      }}
\DoxyCodeLine{16387 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK\_Pos                  (13U)                         }}
\DoxyCodeLine{16388 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK\_Msk                  (0x1UL << USB\_OTG\_DIEPINT\_NAK\_Pos) }}
\DoxyCodeLine{16389 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPINT\_NAK                      USB\_OTG\_DIEPINT\_NAK\_Msk       }}
\DoxyCodeLine{16391 \textcolor{comment}{/********************  Bit definition forUSB\_OTG\_HCINTMSK register  ********************/}}
\DoxyCodeLine{16392 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM\_Pos               (0U)                          }}
\DoxyCodeLine{16393 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM\_Msk               (0x1UL << USB\_OTG\_HCINTMSK\_XFRCM\_Pos) }}
\DoxyCodeLine{16394 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_XFRCM                   USB\_OTG\_HCINTMSK\_XFRCM\_Msk    }}
\DoxyCodeLine{16395 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM\_Pos                (1U)                          }}
\DoxyCodeLine{16396 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_CHHM\_Pos) }}
\DoxyCodeLine{16397 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_CHHM                    USB\_OTG\_HCINTMSK\_CHHM\_Msk     }}
\DoxyCodeLine{16398 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR\_Pos              (2U)                          }}
\DoxyCodeLine{16399 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_AHBERR\_Pos) }}
\DoxyCodeLine{16400 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_AHBERR                  USB\_OTG\_HCINTMSK\_AHBERR\_Msk   }}
\DoxyCodeLine{16401 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM\_Pos              (3U)                          }}
\DoxyCodeLine{16402 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_STALLM\_Pos) }}
\DoxyCodeLine{16403 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_STALLM                  USB\_OTG\_HCINTMSK\_STALLM\_Msk   }}
\DoxyCodeLine{16404 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM\_Pos                (4U)                          }}
\DoxyCodeLine{16405 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_NAKM\_Pos) }}
\DoxyCodeLine{16406 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NAKM                    USB\_OTG\_HCINTMSK\_NAKM\_Msk     }}
\DoxyCodeLine{16407 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM\_Pos                (5U)                          }}
\DoxyCodeLine{16408 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_ACKM\_Pos) }}
\DoxyCodeLine{16409 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_ACKM                    USB\_OTG\_HCINTMSK\_ACKM\_Msk     }}
\DoxyCodeLine{16410 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET\_Pos                (6U)                          }}
\DoxyCodeLine{16411 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET\_Msk                (0x1UL << USB\_OTG\_HCINTMSK\_NYET\_Pos) }}
\DoxyCodeLine{16412 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_NYET                    USB\_OTG\_HCINTMSK\_NYET\_Msk     }}
\DoxyCodeLine{16413 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM\_Pos              (7U)                          }}
\DoxyCodeLine{16414 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_TXERRM\_Pos) }}
\DoxyCodeLine{16415 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_TXERRM                  USB\_OTG\_HCINTMSK\_TXERRM\_Msk   }}
\DoxyCodeLine{16416 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM\_Pos              (8U)                          }}
\DoxyCodeLine{16417 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_BBERRM\_Pos) }}
\DoxyCodeLine{16418 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_BBERRM                  USB\_OTG\_HCINTMSK\_BBERRM\_Msk   }}
\DoxyCodeLine{16419 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM\_Pos              (9U)                          }}
\DoxyCodeLine{16420 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_FRMORM\_Pos) }}
\DoxyCodeLine{16421 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_FRMORM                  USB\_OTG\_HCINTMSK\_FRMORM\_Msk   }}
\DoxyCodeLine{16422 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM\_Pos              (10U)                         }}
\DoxyCodeLine{16423 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM\_Msk              (0x1UL << USB\_OTG\_HCINTMSK\_DTERRM\_Pos) }}
\DoxyCodeLine{16424 \textcolor{preprocessor}{\#define USB\_OTG\_HCINTMSK\_DTERRM                  USB\_OTG\_HCINTMSK\_DTERRM\_Msk   }}
\DoxyCodeLine{16426 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTSIZ register  ********************/}}
\DoxyCodeLine{16427 }
\DoxyCodeLine{16428 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos              (0U)                          }}
\DoxyCodeLine{16429 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk              (0x7FFFFUL << USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{16430 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_XFRSIZ                  USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk   }}
\DoxyCodeLine{16431 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos              (19U)                         }}
\DoxyCodeLine{16432 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk              (0x3FFUL << USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{16433 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_PKTCNT                  USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk   }}
\DoxyCodeLine{16434 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos              (29U)                         }}
\DoxyCodeLine{16435 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk              (0x3UL << USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos) }}
\DoxyCodeLine{16436 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTSIZ\_MULCNT                  USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk   }}
\DoxyCodeLine{16437 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCTSIZ register  ********************/}}
\DoxyCodeLine{16438 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos                (0U)                          }}
\DoxyCodeLine{16439 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk                (0x7FFFFUL << USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{16440 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_XFRSIZ                    USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk     }}
\DoxyCodeLine{16441 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT\_Pos                (19U)                         }}
\DoxyCodeLine{16442 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT\_Msk                (0x3FFUL << USB\_OTG\_HCTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{16443 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_PKTCNT                    USB\_OTG\_HCTSIZ\_PKTCNT\_Msk     }}
\DoxyCodeLine{16444 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING\_Pos                (31U)                         }}
\DoxyCodeLine{16445 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING\_Msk                (0x1UL << USB\_OTG\_HCTSIZ\_DOPING\_Pos) }}
\DoxyCodeLine{16446 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DOPING                    USB\_OTG\_HCTSIZ\_DOPING\_Msk     }}
\DoxyCodeLine{16447 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_Pos                  (29U)                         }}
\DoxyCodeLine{16448 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_Msk                  (0x3UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{16449 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID                      USB\_OTG\_HCTSIZ\_DPID\_Msk       }}
\DoxyCodeLine{16450 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_0                    (0x1UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{16451 \textcolor{preprocessor}{\#define USB\_OTG\_HCTSIZ\_DPID\_1                    (0x2UL << USB\_OTG\_HCTSIZ\_DPID\_Pos) }}
\DoxyCodeLine{16453 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPDMA register  ********************/}}
\DoxyCodeLine{16454 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR\_Pos              (0U)                          }}
\DoxyCodeLine{16455 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR\_Msk              (0xFFFFFFFFUL << USB\_OTG\_DIEPDMA\_DMAADDR\_Pos) }}
\DoxyCodeLine{16456 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPDMA\_DMAADDR                  USB\_OTG\_DIEPDMA\_DMAADDR\_Msk   }}
\DoxyCodeLine{16458 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_HCDMA register  ********************/}}
\DoxyCodeLine{16459 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR\_Pos                (0U)                          }}
\DoxyCodeLine{16460 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR\_Msk                (0xFFFFFFFFUL << USB\_OTG\_HCDMA\_DMAADDR\_Pos) }}
\DoxyCodeLine{16461 \textcolor{preprocessor}{\#define USB\_OTG\_HCDMA\_DMAADDR                    USB\_OTG\_HCDMA\_DMAADDR\_Msk     }}
\DoxyCodeLine{16463 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DTXFSTS register  ********************/}}
\DoxyCodeLine{16464 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos            (0U)                          }}
\DoxyCodeLine{16465 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk            (0xFFFFUL << USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos) }}
\DoxyCodeLine{16466 \textcolor{preprocessor}{\#define USB\_OTG\_DTXFSTS\_INEPTFSAV                USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk }}
\DoxyCodeLine{16468 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DIEPTXF register  ********************/}}
\DoxyCodeLine{16469 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos             (0U)                          }}
\DoxyCodeLine{16470 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk             (0xFFFFUL << USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos) }}
\DoxyCodeLine{16471 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXSA                 USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk  }}
\DoxyCodeLine{16472 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos             (16U)                         }}
\DoxyCodeLine{16473 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk             (0xFFFFUL << USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos) }}
\DoxyCodeLine{16474 \textcolor{preprocessor}{\#define USB\_OTG\_DIEPTXF\_INEPTXFD                 USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk  }}
\DoxyCodeLine{16476 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPCTL register  ********************/}}
\DoxyCodeLine{16477 }
\DoxyCodeLine{16478 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ\_Pos                (0U)                          }}
\DoxyCodeLine{16479 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ\_Msk                (0x7FFUL << USB\_OTG\_DOEPCTL\_MPSIZ\_Pos) }}
\DoxyCodeLine{16480 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_MPSIZ                    USB\_OTG\_DOEPCTL\_MPSIZ\_Msk               }}
\DoxyCodeLine{16481 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP\_Pos               (15U)                         }}
\DoxyCodeLine{16482 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP\_Msk               (0x1UL << USB\_OTG\_DOEPCTL\_USBAEP\_Pos) }}
\DoxyCodeLine{16483 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_USBAEP                   USB\_OTG\_DOEPCTL\_USBAEP\_Msk    }}
\DoxyCodeLine{16484 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS\_Pos               (17U)                         }}
\DoxyCodeLine{16485 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS\_Msk               (0x1UL << USB\_OTG\_DOEPCTL\_NAKSTS\_Pos) }}
\DoxyCodeLine{16486 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_NAKSTS                   USB\_OTG\_DOEPCTL\_NAKSTS\_Msk    }}
\DoxyCodeLine{16487 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos       (28U)                         }}
\DoxyCodeLine{16488 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk       (0x1UL << USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos) }}
\DoxyCodeLine{16489 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM           USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk }}
\DoxyCodeLine{16490 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM\_Pos              (29U)                         }}
\DoxyCodeLine{16491 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM\_Msk              (0x1UL << USB\_OTG\_DOEPCTL\_SODDFRM\_Pos) }}
\DoxyCodeLine{16492 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SODDFRM                  USB\_OTG\_DOEPCTL\_SODDFRM\_Msk   }}
\DoxyCodeLine{16493 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_Pos                (18U)                         }}
\DoxyCodeLine{16494 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_Msk                (0x3UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{16495 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP                    USB\_OTG\_DOEPCTL\_EPTYP\_Msk     }}
\DoxyCodeLine{16496 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_0                  (0x1UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{16497 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPTYP\_1                  (0x2UL << USB\_OTG\_DOEPCTL\_EPTYP\_Pos) }}
\DoxyCodeLine{16498 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM\_Pos                 (20U)                         }}
\DoxyCodeLine{16499 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_SNPM\_Pos) }}
\DoxyCodeLine{16500 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNPM                     USB\_OTG\_DOEPCTL\_SNPM\_Msk      }}
\DoxyCodeLine{16501 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL\_Pos                (21U)                         }}
\DoxyCodeLine{16502 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_STALL\_Pos) }}
\DoxyCodeLine{16503 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_STALL                    USB\_OTG\_DOEPCTL\_STALL\_Msk     }}
\DoxyCodeLine{16504 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK\_Pos                 (26U)                         }}
\DoxyCodeLine{16505 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_CNAK\_Pos) }}
\DoxyCodeLine{16506 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_CNAK                     USB\_OTG\_DOEPCTL\_CNAK\_Msk      }}
\DoxyCodeLine{16507 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK\_Pos                 (27U)                         }}
\DoxyCodeLine{16508 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK\_Msk                 (0x1UL << USB\_OTG\_DOEPCTL\_SNAK\_Pos) }}
\DoxyCodeLine{16509 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_SNAK                     USB\_OTG\_DOEPCTL\_SNAK\_Msk      }}
\DoxyCodeLine{16510 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS\_Pos                (30U)                         }}
\DoxyCodeLine{16511 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_EPDIS\_Pos) }}
\DoxyCodeLine{16512 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPDIS                    USB\_OTG\_DOEPCTL\_EPDIS\_Msk     }}
\DoxyCodeLine{16513 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA\_Pos                (31U)                         }}
\DoxyCodeLine{16514 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA\_Msk                (0x1UL << USB\_OTG\_DOEPCTL\_EPENA\_Pos) }}
\DoxyCodeLine{16515 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPCTL\_EPENA                    USB\_OTG\_DOEPCTL\_EPENA\_Msk     }}
\DoxyCodeLine{16517 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPINT register  ********************/}}
\DoxyCodeLine{16518 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC\_Pos                 (0U)                          }}
\DoxyCodeLine{16519 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_XFRC\_Pos) }}
\DoxyCodeLine{16520 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_XFRC                     USB\_OTG\_DOEPINT\_XFRC\_Msk      }}
\DoxyCodeLine{16521 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD\_Pos               (1U)                          }}
\DoxyCodeLine{16522 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD\_Msk               (0x1UL << USB\_OTG\_DOEPINT\_EPDISD\_Pos) }}
\DoxyCodeLine{16523 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_EPDISD                   USB\_OTG\_DOEPINT\_EPDISD\_Msk    }}
\DoxyCodeLine{16524 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR\_Pos               (2U)}}
\DoxyCodeLine{16525 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR\_Msk               (0x1UL << USB\_OTG\_DOEPINT\_AHBERR\_Pos) }}
\DoxyCodeLine{16526 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_AHBERR                   USB\_OTG\_DOEPINT\_AHBERR\_Msk   }}
\DoxyCodeLine{16527 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP\_Pos                 (3U)                          }}
\DoxyCodeLine{16528 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_STUP\_Pos) }}
\DoxyCodeLine{16529 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STUP                     USB\_OTG\_DOEPINT\_STUP\_Msk      }}
\DoxyCodeLine{16530 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS\_Pos              (4U)                          }}
\DoxyCodeLine{16531 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_OTEPDIS\_Pos) }}
\DoxyCodeLine{16532 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPDIS                  USB\_OTG\_DOEPINT\_OTEPDIS\_Msk   }}
\DoxyCodeLine{16533 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR\_Pos              (5U)                          }}
\DoxyCodeLine{16534 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_OTEPSPR\_Pos) }}
\DoxyCodeLine{16535 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OTEPSPR                  USB\_OTG\_DOEPINT\_OTEPSPR\_Msk   }}
\DoxyCodeLine{16536 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP\_Pos              (6U)                          }}
\DoxyCodeLine{16537 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_B2BSTUP\_Pos) }}
\DoxyCodeLine{16538 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_B2BSTUP                  USB\_OTG\_DOEPINT\_B2BSTUP\_Msk   }}
\DoxyCodeLine{16539 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos            (8U)}}
\DoxyCodeLine{16540 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk            (0x1UL << USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos) }}
\DoxyCodeLine{16541 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_OUTPKTERR                USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk   }}
\DoxyCodeLine{16542 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK\_Pos                  (13U)}}
\DoxyCodeLine{16543 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK\_Msk                  (0x1UL << USB\_OTG\_DOEPINT\_NAK\_Pos) }}
\DoxyCodeLine{16544 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NAK                      USB\_OTG\_DOEPINT\_NAK\_Msk   }}
\DoxyCodeLine{16545 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET\_Pos                 (14U)                         }}
\DoxyCodeLine{16546 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET\_Msk                 (0x1UL << USB\_OTG\_DOEPINT\_NYET\_Pos) }}
\DoxyCodeLine{16547 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_NYET                     USB\_OTG\_DOEPINT\_NYET\_Msk      }}
\DoxyCodeLine{16548 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX\_Pos              (15U)}}
\DoxyCodeLine{16549 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX\_Msk              (0x1UL << USB\_OTG\_DOEPINT\_STPKTRX\_Pos) }}
\DoxyCodeLine{16550 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPINT\_STPKTRX                  USB\_OTG\_DOEPINT\_STPKTRX\_Msk   }}
\DoxyCodeLine{16551 \textcolor{comment}{/********************  Bit definition for USB\_OTG\_DOEPTSIZ register  ********************/}}
\DoxyCodeLine{16552 }
\DoxyCodeLine{16553 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos              (0U)                          }}
\DoxyCodeLine{16554 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk              (0x7FFFFUL << USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos) }}
\DoxyCodeLine{16555 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_XFRSIZ                  USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk   }}
\DoxyCodeLine{16556 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos              (19U)                         }}
\DoxyCodeLine{16557 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk              (0x3FFUL << USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos) }}
\DoxyCodeLine{16558 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_PKTCNT                  USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk   }}
\DoxyCodeLine{16560 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos             (29U)                         }}
\DoxyCodeLine{16561 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk             (0x3UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{16562 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT                 USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk  }}
\DoxyCodeLine{16563 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_0               (0x1UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{16564 \textcolor{preprocessor}{\#define USB\_OTG\_DOEPTSIZ\_STUPCNT\_1               (0x2UL << USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos) }}
\DoxyCodeLine{16566 \textcolor{comment}{/********************  Bit definition for PCGCCTL register  ********************/}}
\DoxyCodeLine{16567 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK\_Pos              (0U)                          }}
\DoxyCodeLine{16568 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_STOPCLK\_Pos) }}
\DoxyCodeLine{16569 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_STOPCLK                  USB\_OTG\_PCGCCTL\_STOPCLK\_Msk   }}
\DoxyCodeLine{16570 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK\_Pos              (1U)                          }}
\DoxyCodeLine{16571 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_GATECLK\_Pos) }}
\DoxyCodeLine{16572 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_GATECLK                  USB\_OTG\_PCGCCTL\_GATECLK\_Msk   }}
\DoxyCodeLine{16573 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos              (4U)                          }}
\DoxyCodeLine{16574 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk              (0x1UL << USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos) }}
\DoxyCodeLine{16575 \textcolor{preprocessor}{\#define USB\_OTG\_PCGCCTL\_PHYSUSP                  USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk   }}
\DoxyCodeLine{16577 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{16578 \textcolor{comment}{/********************  Bit definition for OTG register  ********************/}}
\DoxyCodeLine{16579 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_Pos                        (0U)                          }}
\DoxyCodeLine{16580 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_Msk                        (0xFUL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{16581 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM                            USB\_OTG\_CHNUM\_Msk             }}
\DoxyCodeLine{16582 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_0                          (0x1UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{16583 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_1                          (0x2UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{16584 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_2                          (0x4UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{16585 \textcolor{preprocessor}{\#define USB\_OTG\_CHNUM\_3                          (0x8UL << USB\_OTG\_CHNUM\_Pos)   }}
\DoxyCodeLine{16586 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT\_Pos                         (4U)                          }}
\DoxyCodeLine{16587 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT\_Msk                         (0x7FFUL << USB\_OTG\_BCNT\_Pos)  }}
\DoxyCodeLine{16588 \textcolor{preprocessor}{\#define USB\_OTG\_BCNT                             USB\_OTG\_BCNT\_Msk              }}
\DoxyCodeLine{16590 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_Pos                         (15U)                         }}
\DoxyCodeLine{16591 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_Msk                         (0x3UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{16592 \textcolor{preprocessor}{\#define USB\_OTG\_DPID                             USB\_OTG\_DPID\_Msk              }}
\DoxyCodeLine{16593 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_0                           (0x1UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{16594 \textcolor{preprocessor}{\#define USB\_OTG\_DPID\_1                           (0x2UL << USB\_OTG\_DPID\_Pos)    }}
\DoxyCodeLine{16596 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_Pos                       (17U)                         }}
\DoxyCodeLine{16597 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_Msk                       (0xFUL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{16598 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS                           USB\_OTG\_PKTSTS\_Msk            }}
\DoxyCodeLine{16599 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_0                         (0x1UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{16600 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_1                         (0x2UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{16601 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_2                         (0x4UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{16602 \textcolor{preprocessor}{\#define USB\_OTG\_PKTSTS\_3                         (0x8UL << USB\_OTG\_PKTSTS\_Pos)  }}
\DoxyCodeLine{16604 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_Pos                        (0U)                          }}
\DoxyCodeLine{16605 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_Msk                        (0xFUL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{16606 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM                            USB\_OTG\_EPNUM\_Msk             }}
\DoxyCodeLine{16607 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_0                          (0x1UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{16608 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_1                          (0x2UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{16609 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_2                          (0x4UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{16610 \textcolor{preprocessor}{\#define USB\_OTG\_EPNUM\_3                          (0x8UL << USB\_OTG\_EPNUM\_Pos)   }}
\DoxyCodeLine{16612 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_Pos                       (21U)                         }}
\DoxyCodeLine{16613 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_Msk                       (0xFUL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{16614 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM                           USB\_OTG\_FRMNUM\_Msk            }}
\DoxyCodeLine{16615 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_0                         (0x1UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{16616 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_1                         (0x2UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{16617 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_2                         (0x4UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{16618 \textcolor{preprocessor}{\#define USB\_OTG\_FRMNUM\_3                         (0x8UL << USB\_OTG\_FRMNUM\_Pos)  }}
\DoxyCodeLine{16631 \textcolor{comment}{/******************************* ADC Instances ********************************/}}
\DoxyCodeLine{16632 \textcolor{preprocessor}{\#define IS\_ADC\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \(\backslash\)}}
\DoxyCodeLine{16633 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC2) || \(\backslash\)}}
\DoxyCodeLine{16634 \textcolor{preprocessor}{                                       ((INSTANCE) == ADC3))}}
\DoxyCodeLine{16635 }
\DoxyCodeLine{16636 \textcolor{preprocessor}{\#define IS\_ADC\_MULTIMODE\_MASTER\_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)}}
\DoxyCodeLine{16637 }
\DoxyCodeLine{16638 \textcolor{preprocessor}{\#define IS\_ADC\_COMMON\_INSTANCE(INSTANCE) ((INSTANCE) == ADC123\_COMMON)}}
\DoxyCodeLine{16639 }
\DoxyCodeLine{16640 \textcolor{comment}{/******************************* CAN Instances ********************************/}}
\DoxyCodeLine{16641 \textcolor{preprocessor}{\#define IS\_CAN\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \(\backslash\)}}
\DoxyCodeLine{16642 \textcolor{preprocessor}{                                       ((INSTANCE) == CAN2))}}
\DoxyCodeLine{16643 \textcolor{comment}{/******************************* CRC Instances ********************************/}}
\DoxyCodeLine{16644 \textcolor{preprocessor}{\#define IS\_CRC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == CRC)}}
\DoxyCodeLine{16645 }
\DoxyCodeLine{16646 \textcolor{comment}{/******************************* DAC Instances ********************************/}}
\DoxyCodeLine{16647 \textcolor{preprocessor}{\#define IS\_DAC\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)}}
\DoxyCodeLine{16648 }
\DoxyCodeLine{16649 \textcolor{comment}{/******************************* DCMI Instances *******************************/}}
\DoxyCodeLine{16650 \textcolor{preprocessor}{\#define IS\_DCMI\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == DCMI)}}
\DoxyCodeLine{16651 }
\DoxyCodeLine{16652 \textcolor{comment}{/******************************* DMA2D Instances *******************************/}}
\DoxyCodeLine{16653 \textcolor{preprocessor}{\#define IS\_DMA2D\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == DMA2D)}}
\DoxyCodeLine{16654 }
\DoxyCodeLine{16655 \textcolor{comment}{/******************************** DMA Instances *******************************/}}
\DoxyCodeLine{16656 \textcolor{preprocessor}{\#define IS\_DMA\_STREAM\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == DMA1\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{16657 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{16658 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{16659 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{16660 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{16661 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{16662 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{16663 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA1\_Stream7) || \(\backslash\)}}
\DoxyCodeLine{16664 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream0) || \(\backslash\)}}
\DoxyCodeLine{16665 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream1) || \(\backslash\)}}
\DoxyCodeLine{16666 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream2) || \(\backslash\)}}
\DoxyCodeLine{16667 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream3) || \(\backslash\)}}
\DoxyCodeLine{16668 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream4) || \(\backslash\)}}
\DoxyCodeLine{16669 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream5) || \(\backslash\)}}
\DoxyCodeLine{16670 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream6) || \(\backslash\)}}
\DoxyCodeLine{16671 \textcolor{preprocessor}{                                              ((INSTANCE) == DMA2\_Stream7))}}
\DoxyCodeLine{16672 }
\DoxyCodeLine{16673 \textcolor{comment}{/******************************* GPIO Instances *******************************/}}
\DoxyCodeLine{16674 \textcolor{preprocessor}{\#define IS\_GPIO\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \(\backslash\)}}
\DoxyCodeLine{16675 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOB) || \(\backslash\)}}
\DoxyCodeLine{16676 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOC) || \(\backslash\)}}
\DoxyCodeLine{16677 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOD) || \(\backslash\)}}
\DoxyCodeLine{16678 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOE) || \(\backslash\)}}
\DoxyCodeLine{16679 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOF) || \(\backslash\)}}
\DoxyCodeLine{16680 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOG) || \(\backslash\)}}
\DoxyCodeLine{16681 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOH) || \(\backslash\)}}
\DoxyCodeLine{16682 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOI) || \(\backslash\)}}
\DoxyCodeLine{16683 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOJ) || \(\backslash\)}}
\DoxyCodeLine{16684 \textcolor{preprocessor}{                                        ((INSTANCE) == GPIOK))}}
\DoxyCodeLine{16685 }
\DoxyCodeLine{16686 \textcolor{comment}{/******************************** I2C Instances *******************************/}}
\DoxyCodeLine{16687 \textcolor{preprocessor}{\#define IS\_I2C\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \(\backslash\)}}
\DoxyCodeLine{16688 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C2) || \(\backslash\)}}
\DoxyCodeLine{16689 \textcolor{preprocessor}{                                       ((INSTANCE) == I2C3))}}
\DoxyCodeLine{16690 }
\DoxyCodeLine{16691 \textcolor{comment}{/******************************* SMBUS Instances ******************************/}}
\DoxyCodeLine{16692 \textcolor{preprocessor}{\#define IS\_SMBUS\_ALL\_INSTANCE         IS\_I2C\_ALL\_INSTANCE}}
\DoxyCodeLine{16693 }
\DoxyCodeLine{16694 \textcolor{comment}{/******************************** I2S Instances *******************************/}}
\DoxyCodeLine{16695 }
\DoxyCodeLine{16696 \textcolor{preprocessor}{\#define IS\_I2S\_ALL\_INSTANCE(INSTANCE)  (((INSTANCE) == SPI2) || \(\backslash\)}}
\DoxyCodeLine{16697 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI3))}}
\DoxyCodeLine{16698 }
\DoxyCodeLine{16699 \textcolor{comment}{/*************************** I2S Extended Instances ***************************/}}
\DoxyCodeLine{16700 \textcolor{preprocessor}{\#define IS\_I2S\_EXT\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \(\backslash\)}}
\DoxyCodeLine{16701 \textcolor{preprocessor}{                                           ((INSTANCE) == I2S3ext))}}
\DoxyCodeLine{16702 \textcolor{comment}{/* Legacy Defines */}}
\DoxyCodeLine{16703 \textcolor{preprocessor}{\#define IS\_I2S\_ALL\_INSTANCE\_EXT    IS\_I2S\_EXT\_ALL\_INSTANCE}}
\DoxyCodeLine{16704 }
\DoxyCodeLine{16705 \textcolor{comment}{/****************************** LTDC Instances ********************************/}}
\DoxyCodeLine{16706 \textcolor{preprocessor}{\#define IS\_LTDC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == LTDC)}}
\DoxyCodeLine{16707 \textcolor{comment}{/******************************* RNG Instances ********************************/}}
\DoxyCodeLine{16708 \textcolor{preprocessor}{\#define IS\_RNG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)}}
\DoxyCodeLine{16709 }
\DoxyCodeLine{16710 \textcolor{comment}{/****************************** RTC Instances *********************************/}}
\DoxyCodeLine{16711 \textcolor{preprocessor}{\#define IS\_RTC\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)}}
\DoxyCodeLine{16712 }
\DoxyCodeLine{16713 \textcolor{comment}{/******************************* SAI Instances ********************************/}}
\DoxyCodeLine{16714 \textcolor{preprocessor}{\#define IS\_SAI\_ALL\_INSTANCE(PERIPH) (((PERIPH) == SAI1\_Block\_A) || \(\backslash\)}}
\DoxyCodeLine{16715 \textcolor{preprocessor}{                                     ((PERIPH) == SAI1\_Block\_B))}}
\DoxyCodeLine{16716 \textcolor{comment}{/* Legacy define */}}
\DoxyCodeLine{16717 }
\DoxyCodeLine{16718 \textcolor{preprocessor}{\#define IS\_SAI\_BLOCK\_PERIPH IS\_SAI\_ALL\_INSTANCE}}
\DoxyCodeLine{16719 }
\DoxyCodeLine{16720 \textcolor{comment}{/******************************** SPI Instances *******************************/}}
\DoxyCodeLine{16721 \textcolor{preprocessor}{\#define IS\_SPI\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == SPI1)  || \(\backslash\)}}
\DoxyCodeLine{16722 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI2)  || \(\backslash\)}}
\DoxyCodeLine{16723 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI3)  || \(\backslash\)}}
\DoxyCodeLine{16724 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI4)  || \(\backslash\)}}
\DoxyCodeLine{16725 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI5)  || \(\backslash\)}}
\DoxyCodeLine{16726 \textcolor{preprocessor}{                                       ((INSTANCE) == SPI6))}}
\DoxyCodeLine{16727 }
\DoxyCodeLine{16728 }
\DoxyCodeLine{16729 \textcolor{comment}{/****************** TIM Instances : All supported instances *******************/}}
\DoxyCodeLine{16730 \textcolor{preprocessor}{\#define IS\_TIM\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{16731 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16732 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16733 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16734 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16735 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM6) || \(\backslash\)}}
\DoxyCodeLine{16736 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM7) || \(\backslash\)}}
\DoxyCodeLine{16737 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{16738 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{16739 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM10)|| \(\backslash\)}}
\DoxyCodeLine{16740 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM11)|| \(\backslash\)}}
\DoxyCodeLine{16741 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM12)|| \(\backslash\)}}
\DoxyCodeLine{16742 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM13)|| \(\backslash\)}}
\DoxyCodeLine{16743 \textcolor{preprocessor}{                                    ((INSTANCE) == TIM14))}}
\DoxyCodeLine{16744 }
\DoxyCodeLine{16745 \textcolor{comment}{/************* TIM Instances : at least 1 capture/compare channel *************/}}
\DoxyCodeLine{16746 \textcolor{preprocessor}{\#define IS\_TIM\_CC1\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{16747 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{16748 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{16749 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{16750 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{16751 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8)  || \(\backslash\)}}
\DoxyCodeLine{16752 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM9)  || \(\backslash\)}}
\DoxyCodeLine{16753 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM10) || \(\backslash\)}}
\DoxyCodeLine{16754 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM11) || \(\backslash\)}}
\DoxyCodeLine{16755 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM12) || \(\backslash\)}}
\DoxyCodeLine{16756 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM13) || \(\backslash\)}}
\DoxyCodeLine{16757 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM14))}}
\DoxyCodeLine{16758 }
\DoxyCodeLine{16759 \textcolor{comment}{/************ TIM Instances : at least 2 capture/compare channels *************/}}
\DoxyCodeLine{16760 \textcolor{preprocessor}{\#define IS\_TIM\_CC2\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16761 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16762 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16763 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16764 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16765 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{16766 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{16767 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM12)) }}
\DoxyCodeLine{16768 }
\DoxyCodeLine{16769 \textcolor{comment}{/************ TIM Instances : at least 3 capture/compare channels *************/}}
\DoxyCodeLine{16770 \textcolor{preprocessor}{\#define IS\_TIM\_CC3\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16771 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16772 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16773 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16774 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16775 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16776 }
\DoxyCodeLine{16777 \textcolor{comment}{/************ TIM Instances : at least 4 capture/compare channels *************/}}
\DoxyCodeLine{16778 \textcolor{preprocessor}{\#define IS\_TIM\_CC4\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16779 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16780 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16781 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16782 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16783 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16784 }
\DoxyCodeLine{16785 \textcolor{comment}{/******************** TIM Instances : Advanced-\/control timers *****************/}}
\DoxyCodeLine{16786 \textcolor{preprocessor}{\#define IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16787 \textcolor{preprocessor}{                                           ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16788 }
\DoxyCodeLine{16789 \textcolor{comment}{/******************* TIM Instances : Timer input XOR function *****************/}}
\DoxyCodeLine{16790 \textcolor{preprocessor}{\#define IS\_TIM\_XOR\_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16791 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16792 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16793 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16794 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16795 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16796 }
\DoxyCodeLine{16797 \textcolor{comment}{/****************** TIM Instances : DMA requests generation (UDE) *************/}}
\DoxyCodeLine{16798 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16799 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16800 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16801 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16802 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16803 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM6) || \(\backslash\)}}
\DoxyCodeLine{16804 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM7) || \(\backslash\)}}
\DoxyCodeLine{16805 \textcolor{preprocessor}{                                       ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16806 }
\DoxyCodeLine{16807 \textcolor{comment}{/************ TIM Instances : DMA requests generation (CCxDE) *****************/}}
\DoxyCodeLine{16808 \textcolor{preprocessor}{\#define IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16809 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16810 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16811 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16812 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16813 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16814 }
\DoxyCodeLine{16815 \textcolor{comment}{/************ TIM Instances : DMA requests generation (COMDE) *****************/}}
\DoxyCodeLine{16816 \textcolor{preprocessor}{\#define IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16817 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16818 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16819 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16820 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16821 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16822 }
\DoxyCodeLine{16823 \textcolor{comment}{/******************** TIM Instances : DMA burst feature ***********************/}}
\DoxyCodeLine{16824 \textcolor{preprocessor}{\#define IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16825 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16826 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16827 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16828 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16829 \textcolor{preprocessor}{                                             ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16830 }
\DoxyCodeLine{16831 \textcolor{comment}{/****** TIM Instances : master mode available (TIMx\_CR2.MMS available )********/}}
\DoxyCodeLine{16832 \textcolor{preprocessor}{\#define IS\_TIM\_MASTER\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{16833 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{16834 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM3)  || \(\backslash\)}}
\DoxyCodeLine{16835 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM4)  || \(\backslash\)}}
\DoxyCodeLine{16836 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{16837 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM6)  || \(\backslash\)}}
\DoxyCodeLine{16838 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM7)  || \(\backslash\)}}
\DoxyCodeLine{16839 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16840 }
\DoxyCodeLine{16841 \textcolor{comment}{/*********** TIM Instances : Slave mode available (TIMx\_SMCR available )*******/}}
\DoxyCodeLine{16842 \textcolor{preprocessor}{\#define IS\_TIM\_SLAVE\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16843 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16844 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16845 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16846 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16847 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{16848 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{16849 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM12))}}
\DoxyCodeLine{16850 \textcolor{comment}{/********************** TIM Instances : 32 bit Counter ************************/}}
\DoxyCodeLine{16851 \textcolor{preprocessor}{\#define IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16852 \textcolor{preprocessor}{                                              ((INSTANCE) == TIM5))}}
\DoxyCodeLine{16853 }
\DoxyCodeLine{16854 \textcolor{comment}{/***************** TIM Instances : external trigger input availabe ************/}}
\DoxyCodeLine{16855 \textcolor{preprocessor}{\#define IS\_TIM\_ETR\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16856 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16857 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16858 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16859 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16860 \textcolor{preprocessor}{                                        ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16861 }
\DoxyCodeLine{16862 \textcolor{comment}{/****************** TIM Instances : remapping capability **********************/}}
\DoxyCodeLine{16863 \textcolor{preprocessor}{\#define IS\_TIM\_REMAP\_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \(\backslash\)}}
\DoxyCodeLine{16864 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM5)  || \(\backslash\)}}
\DoxyCodeLine{16865 \textcolor{preprocessor}{                                         ((INSTANCE) == TIM11))}}
\DoxyCodeLine{16866 }
\DoxyCodeLine{16867 \textcolor{comment}{/******************* TIM Instances : output(s) available **********************/}}
\DoxyCodeLine{16868 \textcolor{preprocessor}{\#define IS\_TIM\_CCX\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{16869 \textcolor{preprocessor}{    ((((INSTANCE) == TIM1) \&\&                  \(\backslash\)}}
\DoxyCodeLine{16870 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{16871 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{16872 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{16873 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{16874 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16875 \textcolor{preprocessor}{    (((INSTANCE) == TIM2) \&\&                   \(\backslash\)}}
\DoxyCodeLine{16876 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{16877 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{16878 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{16879 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{16880 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16881 \textcolor{preprocessor}{    (((INSTANCE) == TIM3) \&\&                   \(\backslash\)}}
\DoxyCodeLine{16882 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{16883 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{16884 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{16885 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{16886 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16887 \textcolor{preprocessor}{    (((INSTANCE) == TIM4) \&\&                   \(\backslash\)}}
\DoxyCodeLine{16888 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{16889 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{16890 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{16891 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{16892 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16893 \textcolor{preprocessor}{    (((INSTANCE) == TIM5) \&\&                   \(\backslash\)}}
\DoxyCodeLine{16894 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{16895 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{16896 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{16897 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{16898 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16899 \textcolor{preprocessor}{    (((INSTANCE) == TIM8) \&\&                   \(\backslash\)}}
\DoxyCodeLine{16900 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{16901 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||          \(\backslash\)}}
\DoxyCodeLine{16902 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3) ||          \(\backslash\)}}
\DoxyCodeLine{16903 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_4)))           \(\backslash\)}}
\DoxyCodeLine{16904 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16905 \textcolor{preprocessor}{    (((INSTANCE) == TIM9) \&\&                   \(\backslash\)}}
\DoxyCodeLine{16906 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{16907 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{16908 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16909 \textcolor{preprocessor}{    (((INSTANCE) == TIM10) \&\&                  \(\backslash\)}}
\DoxyCodeLine{16910 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{16911 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16912 \textcolor{preprocessor}{    (((INSTANCE) == TIM11) \&\&                  \(\backslash\)}}
\DoxyCodeLine{16913 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{16914 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16915 \textcolor{preprocessor}{    (((INSTANCE) == TIM12) \&\&                  \(\backslash\)}}
\DoxyCodeLine{16916 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||          \(\backslash\)}}
\DoxyCodeLine{16917 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2)))           \(\backslash\)}}
\DoxyCodeLine{16918 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16919 \textcolor{preprocessor}{    (((INSTANCE) == TIM13) \&\&                  \(\backslash\)}}
\DoxyCodeLine{16920 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1)))           \(\backslash\)}}
\DoxyCodeLine{16921 \textcolor{preprocessor}{    ||                                         \(\backslash\)}}
\DoxyCodeLine{16922 \textcolor{preprocessor}{    (((INSTANCE) == TIM14) \&\&                  \(\backslash\)}}
\DoxyCodeLine{16923 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{16924 }
\DoxyCodeLine{16925 \textcolor{comment}{/************ TIM Instances : complementary output(s) available ***************/}}
\DoxyCodeLine{16926 \textcolor{preprocessor}{\#define IS\_TIM\_CCXN\_INSTANCE(INSTANCE, CHANNEL) \(\backslash\)}}
\DoxyCodeLine{16927 \textcolor{preprocessor}{   ((((INSTANCE) == TIM1) \&\&                    \(\backslash\)}}
\DoxyCodeLine{16928 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{16929 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{16930 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3)))            \(\backslash\)}}
\DoxyCodeLine{16931 \textcolor{preprocessor}{    ||                                          \(\backslash\)}}
\DoxyCodeLine{16932 \textcolor{preprocessor}{    (((INSTANCE) == TIM8) \&\&                    \(\backslash\)}}
\DoxyCodeLine{16933 \textcolor{preprocessor}{     (((CHANNEL) == TIM\_CHANNEL\_1) ||           \(\backslash\)}}
\DoxyCodeLine{16934 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_2) ||           \(\backslash\)}}
\DoxyCodeLine{16935 \textcolor{preprocessor}{      ((CHANNEL) == TIM\_CHANNEL\_3))))}}
\DoxyCodeLine{16936 }
\DoxyCodeLine{16937 \textcolor{comment}{/****************** TIM Instances : supporting counting mode selection ********/}}
\DoxyCodeLine{16938 \textcolor{preprocessor}{\#define IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16939 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16940 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16941 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16942 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16943 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16944 }
\DoxyCodeLine{16945 \textcolor{comment}{/****************** TIM Instances : supporting clock division *****************/}}
\DoxyCodeLine{16946 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)  || \(\backslash\)}}
\DoxyCodeLine{16947 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16948 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16949 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16950 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16951 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{16952 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{16953 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM10)|| \(\backslash\)}}
\DoxyCodeLine{16954 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM11)|| \(\backslash\)}}
\DoxyCodeLine{16955 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM12)|| \(\backslash\)}}
\DoxyCodeLine{16956 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM13)|| \(\backslash\)}}
\DoxyCodeLine{16957 \textcolor{preprocessor}{                                                  ((INSTANCE) == TIM14))}}
\DoxyCodeLine{16958 }
\DoxyCodeLine{16959 \textcolor{comment}{/****************** TIM Instances : supporting commutation event generation ***/}}
\DoxyCodeLine{16960 \textcolor{preprocessor}{\#define IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \(\backslash\)}}
\DoxyCodeLine{16961 \textcolor{preprocessor}{                                                     ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16962 }
\DoxyCodeLine{16963 }
\DoxyCodeLine{16964 \textcolor{comment}{/****************** TIM Instances : supporting OCxREF clear *******************/}}
\DoxyCodeLine{16965 \textcolor{preprocessor}{\#define IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16966 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16967 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16968 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16969 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16970 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16971 }
\DoxyCodeLine{16972 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/}}
\DoxyCodeLine{16973 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16974 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16975 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16976 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16977 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16978 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{16979 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{16980 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM12))}}
\DoxyCodeLine{16981 }
\DoxyCodeLine{16982 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/}}
\DoxyCodeLine{16983 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16984 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16985 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16986 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16987 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16988 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8))}}
\DoxyCodeLine{16989 }
\DoxyCodeLine{16990 \textcolor{comment}{/****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/}}
\DoxyCodeLine{16991 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{16992 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{16993 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{16994 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{16995 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{16996 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{16997 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{16998 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM12))}}
\DoxyCodeLine{16999 }
\DoxyCodeLine{17000 \textcolor{comment}{/********** TIM Instances : supporting internal trigger inputs(ITRX) *********/}}
\DoxyCodeLine{17001 \textcolor{preprocessor}{\#define IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17002 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{17003 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{17004 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{17005 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{17006 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{17007 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{17008 \textcolor{preprocessor}{                                                        ((INSTANCE) == TIM12))}}
\DoxyCodeLine{17009 }
\DoxyCodeLine{17010 \textcolor{comment}{/****************** TIM Instances : supporting repetition counter *************/}}
\DoxyCodeLine{17011 \textcolor{preprocessor}{\#define IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17012 \textcolor{preprocessor}{                                                       ((INSTANCE) == TIM8))}}
\DoxyCodeLine{17013 }
\DoxyCodeLine{17014 \textcolor{comment}{/****************** TIM Instances : supporting encoder interface **************/}}
\DoxyCodeLine{17015 \textcolor{preprocessor}{\#define IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17016 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{17017 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{17018 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{17019 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{17020 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM8) || \(\backslash\)}}
\DoxyCodeLine{17021 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM9) || \(\backslash\)}}
\DoxyCodeLine{17022 \textcolor{preprocessor}{                                                      ((INSTANCE) == TIM12))}}
\DoxyCodeLine{17023 \textcolor{comment}{/****************** TIM Instances : supporting Hall sensor interface **********/}}
\DoxyCodeLine{17024 \textcolor{preprocessor}{\#define IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17025 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM2) || \(\backslash\)}}
\DoxyCodeLine{17026 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM3) || \(\backslash\)}}
\DoxyCodeLine{17027 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM4) || \(\backslash\)}}
\DoxyCodeLine{17028 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM5) || \(\backslash\)}}
\DoxyCodeLine{17029 \textcolor{preprocessor}{                                                          ((INSTANCE) == TIM8))}}
\DoxyCodeLine{17030 \textcolor{comment}{/****************** TIM Instances : supporting the break function *************/}}
\DoxyCodeLine{17031 \textcolor{preprocessor}{\#define IS\_TIM\_BREAK\_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \(\backslash\)}}
\DoxyCodeLine{17032 \textcolor{preprocessor}{                                          ((INSTANCE) == TIM8))}}
\DoxyCodeLine{17033 }
\DoxyCodeLine{17034 \textcolor{comment}{/******************** USART Instances : Synchronous mode **********************/}}
\DoxyCodeLine{17035 \textcolor{preprocessor}{\#define IS\_USART\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{17036 \textcolor{preprocessor}{                                     ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{17037 \textcolor{preprocessor}{                                     ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{17038 \textcolor{preprocessor}{                                     ((INSTANCE) == USART6))}}
\DoxyCodeLine{17039 }
\DoxyCodeLine{17040 \textcolor{comment}{/******************** UART Instances : Half-\/Duplex mode **********************/}}
\DoxyCodeLine{17041 \textcolor{preprocessor}{\#define IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{17042 \textcolor{preprocessor}{                                               ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{17043 \textcolor{preprocessor}{                                               ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{17044 \textcolor{preprocessor}{                                               ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{17045 \textcolor{preprocessor}{                                               ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{17046 \textcolor{preprocessor}{                                               ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{17047 \textcolor{preprocessor}{                                               ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{17048 \textcolor{preprocessor}{                                               ((INSTANCE) == UART8))}}
\DoxyCodeLine{17049 }
\DoxyCodeLine{17050 \textcolor{comment}{/* Legacy defines */}}
\DoxyCodeLine{17051 \textcolor{preprocessor}{\#define IS\_UART\_INSTANCE          IS\_UART\_HALFDUPLEX\_INSTANCE}}
\DoxyCodeLine{17052 }
\DoxyCodeLine{17053 \textcolor{comment}{/****************** UART Instances : Hardware Flow control ********************/}}
\DoxyCodeLine{17054 \textcolor{preprocessor}{\#define IS\_UART\_HWFLOW\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{17055 \textcolor{preprocessor}{                                           ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{17056 \textcolor{preprocessor}{                                           ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{17057 \textcolor{preprocessor}{                                           ((INSTANCE) == USART6))}}
\DoxyCodeLine{17058 \textcolor{comment}{/******************** UART Instances : LIN mode **********************/}}
\DoxyCodeLine{17059 \textcolor{preprocessor}{\#define IS\_UART\_LIN\_INSTANCE          IS\_UART\_HALFDUPLEX\_INSTANCE}}
\DoxyCodeLine{17060 }
\DoxyCodeLine{17061 \textcolor{comment}{/********************* UART Instances : Smart card mode ***********************/}}
\DoxyCodeLine{17062 \textcolor{preprocessor}{\#define IS\_SMARTCARD\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{17063 \textcolor{preprocessor}{                                         ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{17064 \textcolor{preprocessor}{                                         ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{17065 \textcolor{preprocessor}{                                         ((INSTANCE) == USART6))}}
\DoxyCodeLine{17066 }
\DoxyCodeLine{17067 \textcolor{comment}{/*********************** UART Instances : IRDA mode ***************************/}}
\DoxyCodeLine{17068 \textcolor{preprocessor}{\#define IS\_IRDA\_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \(\backslash\)}}
\DoxyCodeLine{17069 \textcolor{preprocessor}{                                    ((INSTANCE) == USART2) || \(\backslash\)}}
\DoxyCodeLine{17070 \textcolor{preprocessor}{                                    ((INSTANCE) == USART3) || \(\backslash\)}}
\DoxyCodeLine{17071 \textcolor{preprocessor}{                                    ((INSTANCE) == UART4)  || \(\backslash\)}}
\DoxyCodeLine{17072 \textcolor{preprocessor}{                                    ((INSTANCE) == UART5)  || \(\backslash\)}}
\DoxyCodeLine{17073 \textcolor{preprocessor}{                                    ((INSTANCE) == USART6) || \(\backslash\)}}
\DoxyCodeLine{17074 \textcolor{preprocessor}{                                    ((INSTANCE) == UART7)  || \(\backslash\)}}
\DoxyCodeLine{17075 \textcolor{preprocessor}{                                    ((INSTANCE) == UART8))                                     }}
\DoxyCodeLine{17076 }
\DoxyCodeLine{17077 \textcolor{comment}{/*********************** PCD Instances ****************************************/}}
\DoxyCodeLine{17078 \textcolor{preprocessor}{\#define IS\_PCD\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == USB\_OTG\_FS) || \(\backslash\)}}
\DoxyCodeLine{17079 \textcolor{preprocessor}{                                       ((INSTANCE) == USB\_OTG\_HS))}}
\DoxyCodeLine{17080 }
\DoxyCodeLine{17081 \textcolor{comment}{/*********************** HCD Instances ****************************************/}}
\DoxyCodeLine{17082 \textcolor{preprocessor}{\#define IS\_HCD\_ALL\_INSTANCE(INSTANCE) (((INSTANCE) == USB\_OTG\_FS) || \(\backslash\)}}
\DoxyCodeLine{17083 \textcolor{preprocessor}{                                       ((INSTANCE) == USB\_OTG\_HS))}}
\DoxyCodeLine{17084 }
\DoxyCodeLine{17085 \textcolor{comment}{/****************************** SDIO Instances ********************************/}}
\DoxyCodeLine{17086 \textcolor{preprocessor}{\#define IS\_SDIO\_ALL\_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)}}
\DoxyCodeLine{17087 }
\DoxyCodeLine{17088 \textcolor{comment}{/****************************** IWDG Instances ********************************/}}
\DoxyCodeLine{17089 \textcolor{preprocessor}{\#define IS\_IWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)}}
\DoxyCodeLine{17090 }
\DoxyCodeLine{17091 \textcolor{comment}{/****************************** WWDG Instances ********************************/}}
\DoxyCodeLine{17092 \textcolor{preprocessor}{\#define IS\_WWDG\_ALL\_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)}}
\DoxyCodeLine{17093 }
\DoxyCodeLine{17094 \textcolor{comment}{/****************************** USB Exported Constants ************************/}}
\DoxyCodeLine{17095 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_HOST\_MAX\_CHANNEL\_NBR                8U}}
\DoxyCodeLine{17096 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_MAX\_IN\_ENDPOINTS                    4U    }\textcolor{comment}{/* Including EP0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{17097 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_MAX\_OUT\_ENDPOINTS                   4U    }\textcolor{comment}{/* Including EP0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{17098 \textcolor{preprocessor}{\#define USB\_OTG\_FS\_TOTAL\_FIFO\_SIZE                     1280U }\textcolor{comment}{/* in Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{17099 }
\DoxyCodeLine{17100 \textcolor{comment}{/*}}
\DoxyCodeLine{17101 \textcolor{comment}{ * @brief Specific devices reset values definitions}}
\DoxyCodeLine{17102 \textcolor{comment}{ */}}
\DoxyCodeLine{17103 \textcolor{preprocessor}{\#define RCC\_PLLCFGR\_RST\_VALUE              0x24003010U}}
\DoxyCodeLine{17104 \textcolor{preprocessor}{\#define RCC\_PLLI2SCFGR\_RST\_VALUE           0x24003000U}}
\DoxyCodeLine{17105 \textcolor{preprocessor}{\#define RCC\_PLLSAICFGR\_RST\_VALUE           0x24003000U}}
\DoxyCodeLine{17106 }
\DoxyCodeLine{17107 \textcolor{preprocessor}{\#define RCC\_MAX\_FREQUENCY           180000000U         }}
\DoxyCodeLine{17108 \textcolor{preprocessor}{\#define RCC\_MAX\_FREQUENCY\_SCALE1    RCC\_MAX\_FREQUENCY  }}
\DoxyCodeLine{17109 \textcolor{preprocessor}{\#define RCC\_MAX\_FREQUENCY\_SCALE2    168000000U         }}
\DoxyCodeLine{17110 \textcolor{preprocessor}{\#define RCC\_MAX\_FREQUENCY\_SCALE3    120000000U         }}
\DoxyCodeLine{17111 \textcolor{preprocessor}{\#define RCC\_PLLVCO\_OUTPUT\_MIN       100000000U       }}
\DoxyCodeLine{17112 \textcolor{preprocessor}{\#define RCC\_PLLVCO\_INPUT\_MIN           950000U       }}
\DoxyCodeLine{17113 \textcolor{preprocessor}{\#define RCC\_PLLVCO\_INPUT\_MAX          2100000U       }}
\DoxyCodeLine{17114 \textcolor{preprocessor}{\#define RCC\_PLLVCO\_OUTPUT\_MAX       432000000U       }}
\DoxyCodeLine{17116 \textcolor{preprocessor}{\#define RCC\_PLLN\_MIN\_VALUE                 50U}}
\DoxyCodeLine{17117 \textcolor{preprocessor}{\#define RCC\_PLLN\_MAX\_VALUE                432U}}
\DoxyCodeLine{17118 }
\DoxyCodeLine{17119 \textcolor{preprocessor}{\#define FLASH\_SCALE1\_LATENCY1\_FREQ   30000000U      }}
\DoxyCodeLine{17120 \textcolor{preprocessor}{\#define FLASH\_SCALE1\_LATENCY2\_FREQ   60000000U      }}
\DoxyCodeLine{17121 \textcolor{preprocessor}{\#define FLASH\_SCALE1\_LATENCY3\_FREQ   90000000U      }}
\DoxyCodeLine{17122 \textcolor{preprocessor}{\#define FLASH\_SCALE1\_LATENCY4\_FREQ   120000000U     }}
\DoxyCodeLine{17123 \textcolor{preprocessor}{\#define FLASH\_SCALE1\_LATENCY5\_FREQ   150000000U     }}
\DoxyCodeLine{17125 \textcolor{preprocessor}{\#define FLASH\_SCALE2\_LATENCY1\_FREQ   30000000U      }}
\DoxyCodeLine{17126 \textcolor{preprocessor}{\#define FLASH\_SCALE2\_LATENCY2\_FREQ   60000000U      }}
\DoxyCodeLine{17127 \textcolor{preprocessor}{\#define FLASH\_SCALE2\_LATENCY3\_FREQ   90000000U      }}
\DoxyCodeLine{17128 \textcolor{preprocessor}{\#define FLASH\_SCALE2\_LATENCY4\_FREQ   12000000U      }}
\DoxyCodeLine{17129 \textcolor{preprocessor}{\#define FLASH\_SCALE2\_LATENCY5\_FREQ   150000000U     }}
\DoxyCodeLine{17131 \textcolor{preprocessor}{\#define FLASH\_SCALE3\_LATENCY1\_FREQ   30000000U      }}
\DoxyCodeLine{17132 \textcolor{preprocessor}{\#define FLASH\_SCALE3\_LATENCY2\_FREQ   60000000U      }}
\DoxyCodeLine{17133 \textcolor{preprocessor}{\#define FLASH\_SCALE3\_LATENCY3\_FREQ   90000000U      }}
\DoxyCodeLine{17135 \textcolor{preprocessor}{\#define USB\_OTG\_HS\_HOST\_MAX\_CHANNEL\_NBR                12U}}
\DoxyCodeLine{17136 \textcolor{preprocessor}{\#define USB\_OTG\_HS\_MAX\_IN\_ENDPOINTS                    6U    }\textcolor{comment}{/* Including EP0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{17137 \textcolor{preprocessor}{\#define USB\_OTG\_HS\_MAX\_OUT\_ENDPOINTS                   6U    }\textcolor{comment}{/* Including EP0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{17138 \textcolor{preprocessor}{\#define USB\_OTG\_HS\_TOTAL\_FIFO\_SIZE                     4096U }\textcolor{comment}{/* in Bytes */}\textcolor{preprocessor}{}}
\DoxyCodeLine{17139 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17140 \textcolor{comment}{/*  For a painless codes migration between the STM32F4xx device product       */}}
\DoxyCodeLine{17141 \textcolor{comment}{/*  lines, the aliases defined below are put in place to overcome the         */}}
\DoxyCodeLine{17142 \textcolor{comment}{/*  differences in the interrupt handlers and IRQn definitions.               */}}
\DoxyCodeLine{17143 \textcolor{comment}{/*  No need to update developed interrupt code when moving across             */}}
\DoxyCodeLine{17144 \textcolor{comment}{/*  product lines within the same STM32F4 Family                              */}}
\DoxyCodeLine{17145 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{17146 \textcolor{comment}{/* Aliases for \_\_IRQn */}}
\DoxyCodeLine{17147 \textcolor{preprocessor}{\#define FSMC\_IRQn              FMC\_IRQn}}
\DoxyCodeLine{17148 }
\DoxyCodeLine{17149 \textcolor{comment}{/* Aliases for \_\_IRQHandler */}}
\DoxyCodeLine{17150 \textcolor{preprocessor}{\#define FSMC\_IRQHandler        FMC\_IRQHandler}}
\DoxyCodeLine{17151 }
\DoxyCodeLine{17164 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{17165 \}}
\DoxyCodeLine{17166 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_cplusplus */}\textcolor{preprocessor}{}}
\DoxyCodeLine{17167 }
\DoxyCodeLine{17168 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_STM32F429xx\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{17169 }
\DoxyCodeLine{17170 }
\DoxyCodeLine{17171 }
\DoxyCodeLine{17172 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
