<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PA_Architecture.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PA_Core_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PA_Core_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="coreTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="coreTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="coreTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="coreTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1599479388" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1599479388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599481323" xil_pn:in_ck="5750817476856254639" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1599481323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ArithmaticUnit.v"/>
      <outfile xil_pn:name="BranchUnit.v"/>
      <outfile xil_pn:name="Decode.v"/>
      <outfile xil_pn:name="ExecUnit.v"/>
      <outfile xil_pn:name="Fetch.v"/>
      <outfile xil_pn:name="InstructionDispatch.v"/>
      <outfile xil_pn:name="PA_Core.v"/>
      <outfile xil_pn:name="Parser.v"/>
      <outfile xil_pn:name="RegController.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="RegisterFrameUnit.v"/>
      <outfile xil_pn:name="coreTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1599481088" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8570492515952116448" xil_pn:start_ts="1599481088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599481088" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7443515589720792286" xil_pn:start_ts="1599481088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599480158" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1686170920237104625" xil_pn:start_ts="1599480158">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599481323" xil_pn:in_ck="5750817476856254639" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1599481323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ArithmaticUnit.v"/>
      <outfile xil_pn:name="BranchUnit.v"/>
      <outfile xil_pn:name="Decode.v"/>
      <outfile xil_pn:name="ExecUnit.v"/>
      <outfile xil_pn:name="Fetch.v"/>
      <outfile xil_pn:name="InstructionDispatch.v"/>
      <outfile xil_pn:name="PA_Core.v"/>
      <outfile xil_pn:name="Parser.v"/>
      <outfile xil_pn:name="RegController.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="RegisterFrameUnit.v"/>
      <outfile xil_pn:name="coreTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1599481324" xil_pn:in_ck="5750817476856254639" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="568116697053546337" xil_pn:start_ts="1599481323">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="coreTest_beh.prj"/>
      <outfile xil_pn:name="coreTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1599481376" xil_pn:in_ck="7529012689661071392" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5034280445053730044" xil_pn:start_ts="1599481376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="coreTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
