***********************************************************************************************************************
*                                            MICROCONTROLLER CONFIGURATION                                            *
***********************************************************************************************************************

Register 'CONFIG1H' at 0x300001 set to 0x38
  setting 'FCMEN' set to 0x0 ("Disabled")
  setting 'FOSC' set to 0x8 ("Internal RC oscillator")
  setting 'IESO' set to 0x0 ("Disabled")
  setting 'PLLCFG' set to 0x10 ("Enabled")

Register 'CONFIG1L' at 0x300000 set to 0x33
  setting 'INTOSCSEL' set to 0x0 ("LF-INTOSC in Low-power mode during Sleep")
  setting 'RETEN' set to 0x1 ("Disabled")
  setting 'SOSCSEL' set to 0x10 ("Digital (SCLKI) mode")
  setting 'XINST' set to 0x0 ("Disabled")

Register 'CONFIG2H' at 0x300003 set to 0x0
  setting 'WDTEN' set to 0x0 ("WDT disabled in hardware; SWDTEN bit disabled")
  setting 'WDTPS' set to 0x0 ("1:1")

Register 'CONFIG2L' at 0x300002 set to 0x59
  setting 'BOREN' set to 0x0 ("Disabled in hardware, SBOREN disabled")
  setting 'BORPWR' set to 0x40 ("BORMV set to high power level")
  setting 'BORV' set to 0x18 ("1.8V")
  setting 'PWRTEN' set to 0x1 ("Disabled")

Register 'CONFIG3H' at 0x300005 set to 0x76
  setting 'CANMX' set to 0x0 ("ECAN TX and RX pins are located on RC6 and RC7, respectively")
  setting 'MCLRE' set to 0x0 ("MCLR Disabled, RG5 Enabled")
  setting 'MSSPMSK' set to 0x0 ("5 bit address masking mode")

Register 'CONFIG4L' at 0x300006 set to 0xEE
  setting 'BBSIZ' set to 0x0 ("1K word Boot Block size")
  setting 'DEBUG' set to 0x80 ("Disabled")
  setting 'STVREN' set to 0x0 ("Disabled")

Register 'CONFIG5H' at 0x300009 set to 0xFF
  setting 'CPB' set to 0x40 ("Disabled")
  setting 'CPD' set to 0x80 ("Disabled")

Register 'CONFIG5L' at 0x300008 set to 0xF
  setting 'CP0' set to 0x1 ("Disabled")
  setting 'CP1' set to 0x2 ("Disabled")
  setting 'CP2' set to 0x4 ("Disabled")
  setting 'CP3' set to 0x8 ("Disabled")

Register 'CONFIG6H' at 0x30000B set to 0xFF
  setting 'WRTB' set to 0x40 ("Disabled")
  setting 'WRTC' set to 0x20 ("Disabled")
  setting 'WRTD' set to 0x80 ("Disabled")

Register 'CONFIG6L' at 0x30000A set to 0xF
  setting 'WRT0' set to 0x1 ("Disabled")
  setting 'WRT1' set to 0x2 ("Disabled")
  setting 'WRT2' set to 0x4 ("Disabled")
  setting 'WRT3' set to 0x8 ("Disabled")

Register 'CONFIG7H' at 0x30000D set to 0x7F
  setting 'EBTRB' set to 0x40 ("Disabled")

Register 'CONFIG7L' at 0x30000C set to 0xF
  setting 'EBTR0' set to 0x1 ("Disabled")
  setting 'EBTR1' set to 0x2 ("Disabled")
  setting 'EBTR2' set to 0x4 ("Disabled")
  setting 'EBTR3' set to 0x8 ("Disabled")

***********************************************************************************************************************
*                                                 DECLARED VARIABLES                                                  *
***********************************************************************************************************************

                                Variable Address
                                attente0 0x0
                                attente1 0x1
                                attente2 0x2

***********************************************************************************************************************
*                                                      CONSTANTS                                                      *
***********************************************************************************************************************

                                Constant Value
                                RAM_SIZE 3648
                                ROM_SIZE 65536

***********************************************************************************************************************
*                                          INTERMEDIATE BLOCK REPRESENTATION                                          *
***********************************************************************************************************************

LABEL .START, ORG 0x0:
  (JUMP main)

LABEL main:
  BSF OSCCON, 4
  BSF OSCTUNE, 6
  MOVLB 0xF
  CLRF ANCON0
  CLRF ANCON1
  SETF LATC
  CLRF TRISC
  BCF INTCON2, 7
  SETF WPUB
  SETF TRISB
  CLRF TRISA
  (JUMP .L0)

LABEL .L0:
  MOVLW 0xF9 ; 249
  MOVWF TRISA
  MOVLW 0x4 ; 4
  MOVWF LATA
  RCALL attente
  MOVLW 0xF9 ; 249
  MOVWF TRISA
  MOVLW 0x2 ; 2
  MOVWF LATA
  RCALL attente
  MOVLW 0xFC ; 252
  MOVWF TRISA
  MOVLW 0x1 ; 1
  MOVWF LATA
  RCALL attente
  MOVLW 0xFC ; 252
  MOVWF TRISA
  MOVLW 0x2 ; 2
  MOVWF LATA
  RCALL attente
  MOVLW 0x9F ; 159
  MOVWF TRISA
  MOVLW 0x20 ; 32
  MOVWF LATA
  RCALL attente
  MOVLW 0x9F ; 159
  MOVWF TRISA
  MOVLW 0x40 ; 64
  MOVWF LATA
  RCALL attente
  MOVLW 0x3F ; 63
  MOVWF TRISA
  MOVLW 0x40 ; 64
  MOVWF LATA
  RCALL attente
  MOVLW 0x3F ; 63
  MOVWF TRISA
  MOVLW 0x80 ; 128
  MOVWF LATA
  RCALL attente
  JUMP .L0

LABEL attente:
  MOVLW 0xA ; 10
  MOVWF attente0
  (JUMP .L1)

LABEL .L1:
  attente0 Z ? JUMP .L3 : JUMP .L2

LABEL .L2:
  DECF attente0, F
  SETF attente1
  (JUMP .L4)

LABEL .L4:
  attente1 Z ? JUMP .L6 : JUMP .L5

LABEL .L5:
  DECF attente1, F
  SETF attente2
  (JUMP .L7)

LABEL .L7:
  attente2 Z ? JUMP .L9 : JUMP .L8

LABEL .L8:
  DECF attente2, F
  JUMP .L7

LABEL .L9:
  JUMP .L4

LABEL .L6:
  JUMP .L1

LABEL .L3:
  RETURN

LABEL _computed_goto_4:
  ADDWF WREG, W
  (JUMP _computed_goto_2)

LABEL _computed_goto_2:
  ADDWF WREG, W
  ADDWF TOSL, F
  MOVLW 0x0 ; 0
  ADDWFC TOSH, F
  ADDWFC TOSU, F
  RETURN

***********************************************************************************************************************
*                                          BLOCK REPRESENTATION OPTIMIZATION                                          *
***********************************************************************************************************************

Optimization flags:
  [D] Dead code elimination: always enabled
  [E] Empty routine elimination: enabled
  [e] In Computed RCALL, empty routine call replaced by BLANK: enabled
  [I] Call to one instruction routine replaced by instruction: enabled
  [i] In Computed RCALL, rcall to one instruction routine replaced by instruction: enabled
  [J] JSR followed by RETURN replaced by JUMP: enabled
  [M] MOVLW followed by RETURN replaced by RETLW: enabled
  [P] JUMP propagation: always enabled
  [R] Call to RETLW replaced by MOVLW: enabled
  [U] Useless test elimination: always enabled

--- Pass 1 (15 blocks)
  [P] .L1: JUMP .L3 -> RETURN
  [P] .L4: JUMP .L6 -> JUMP .L1
  [P] .L7: JUMP .L9 -> JUMP .L4
  [D] _computed_goto_4: not referenced, deleted
  [D] _computed_goto_2: not referenced, deleted

--- Pass 2 (13 blocks)
  [D] .L9: not referenced, deleted
  [D] .L6: not referenced, deleted
  [D] .L3: not referenced, deleted

--- Pass 3 (10 blocks)
  No optimization.

***********************************************************************************************************************
*                                     OPTIMIZED INTERMEDIATE BLOCK REPRESENTATION                                     *
***********************************************************************************************************************

LABEL .START, ORG 0x0:
  (JUMP main)

LABEL main:
  BSF OSCCON, 4
  BSF OSCTUNE, 6
  MOVLB 0xF
  CLRF ANCON0
  CLRF ANCON1
  SETF LATC
  CLRF TRISC
  BCF INTCON2, 7
  SETF WPUB
  SETF TRISB
  CLRF TRISA
  (JUMP .L0)

LABEL .L0:
  MOVLW 0xF9 ; 249
  MOVWF TRISA
  MOVLW 0x4 ; 4
  MOVWF LATA
  RCALL attente
  MOVLW 0xF9 ; 249
  MOVWF TRISA
  MOVLW 0x2 ; 2
  MOVWF LATA
  RCALL attente
  MOVLW 0xFC ; 252
  MOVWF TRISA
  MOVLW 0x1 ; 1
  MOVWF LATA
  RCALL attente
  MOVLW 0xFC ; 252
  MOVWF TRISA
  MOVLW 0x2 ; 2
  MOVWF LATA
  RCALL attente
  MOVLW 0x9F ; 159
  MOVWF TRISA
  MOVLW 0x20 ; 32
  MOVWF LATA
  RCALL attente
  MOVLW 0x9F ; 159
  MOVWF TRISA
  MOVLW 0x40 ; 64
  MOVWF LATA
  RCALL attente
  MOVLW 0x3F ; 63
  MOVWF TRISA
  MOVLW 0x40 ; 64
  MOVWF LATA
  RCALL attente
  MOVLW 0x3F ; 63
  MOVWF TRISA
  MOVLW 0x80 ; 128
  MOVWF LATA
  RCALL attente
  JUMP .L0

LABEL attente:
  MOVLW 0xA ; 10
  MOVWF attente0
  (JUMP .L1)

LABEL .L1:
  attente0 Z ? RETURN : JUMP .L2

LABEL .L2:
  DECF attente0, F
  SETF attente1
  (JUMP .L4)

LABEL .L4:
  attente1 Z ? JUMP .L1 : JUMP .L5

LABEL .L5:
  DECF attente1, F
  SETF attente2
  (JUMP .L7)

LABEL .L7:
  attente2 Z ? JUMP .L4 : JUMP .L8

LABEL .L8:
  DECF attente2, F
  JUMP .L7

***********************************************************************************************************************
*                                             BLOCK ORDERING OPTIMIZATION                                             *
***********************************************************************************************************************

Block ordering optimization:
  count before optimization: 4
  count after optimization: 4

***********************************************************************************************************************
*                                 ORDERED OPTIMIZED INTERMEDIATE BLOCK REPRESENTATION                                 *
***********************************************************************************************************************

LABEL .START, ORG 0x0:
  (JUMP main)

LABEL main:
  BSF OSCCON, 4
  BSF OSCTUNE, 6
  MOVLB 0xF
  CLRF ANCON0
  CLRF ANCON1
  SETF LATC
  CLRF TRISC
  BCF INTCON2, 7
  SETF WPUB
  SETF TRISB
  CLRF TRISA
  (JUMP .L0)

LABEL .L0:
  MOVLW 0xF9 ; 249
  MOVWF TRISA
  MOVLW 0x4 ; 4
  MOVWF LATA
  RCALL attente
  MOVLW 0xF9 ; 249
  MOVWF TRISA
  MOVLW 0x2 ; 2
  MOVWF LATA
  RCALL attente
  MOVLW 0xFC ; 252
  MOVWF TRISA
  MOVLW 0x1 ; 1
  MOVWF LATA
  RCALL attente
  MOVLW 0xFC ; 252
  MOVWF TRISA
  MOVLW 0x2 ; 2
  MOVWF LATA
  RCALL attente
  MOVLW 0x9F ; 159
  MOVWF TRISA
  MOVLW 0x20 ; 32
  MOVWF LATA
  RCALL attente
  MOVLW 0x9F ; 159
  MOVWF TRISA
  MOVLW 0x40 ; 64
  MOVWF LATA
  RCALL attente
  MOVLW 0x3F ; 63
  MOVWF TRISA
  MOVLW 0x40 ; 64
  MOVWF LATA
  RCALL attente
  MOVLW 0x3F ; 63
  MOVWF TRISA
  MOVLW 0x80 ; 128
  MOVWF LATA
  RCALL attente
  JUMP .L0

LABEL attente:
  MOVLW 0xA ; 10
  MOVWF attente0
  (JUMP .L1)

LABEL .L1:
  attente0 Z ? RETURN : JUMP .L2

LABEL .L2:
  DECF attente0, F
  SETF attente1
  (JUMP .L4)

LABEL .L4:
  attente1 Z ? JUMP .L1 : JUMP .L5

LABEL .L5:
  DECF attente1, F
  SETF attente2
  (JUMP .L7)

LABEL .L7:
  attente2 Z ? JUMP .L4 : JUMP .L8

LABEL .L8:
  DECF attente2, F
  JUMP .L7

***********************************************************************************************************************
*                                            CLUSTER ORDERING OPTIMIZATION                                            *
***********************************************************************************************************************

Cluster ordering optimization (5 clusters):

Pass 1:

***********************************************************************************************************************
*                                                RELATIVES RESOLUTION                                                 *
***********************************************************************************************************************

Pass 1:
  No conversion.

***********************************************************************************************************************
*                                                 STACK COMPUTATIONS                                                  *
***********************************************************************************************************************

Levels Routine
     1 .START
     0 attente

***********************************************************************************************************************
*                                                   CODE GENERATION                                                   *
***********************************************************************************************************************

Addr.  Code       Duration    Assembly                                           Intermediate Representation
00000                         ORG 0x0                                            LABEL .START, ORG 0x0
00000                         .START:                                            
00000                                                                            (JUMP main)

Addr.  Code       Duration    Assembly                                           Intermediate Representation
00000                         main:                                              LABEL main
00000  88D3                       BSF OSCCON, 4                                  BSF OSCCON, 4
00002  8C9B                       BSF OSCTUNE, 6                                 BSF OSCTUNE, 6
00004  010F                       MOVLB 0xF                                      MOVLB 0xF
00006  6B5D                       CLRF ANCON0                                    CLRF ANCON0
00008  6B5C                       CLRF ANCON1                                    CLRF ANCON1
0000A  688B                       SETF LATC                                      SETF LATC
0000C  6A94                       CLRF TRISC                                     CLRF TRISC
0000E  9EF1                       BCF INTCON2, 7                                 BCF INTCON2, 7
00010  695B                       SETF WPUB                                      SETF WPUB
00012  6893                       SETF TRISB                                     SETF TRISB
00014  6A92                       CLRF TRISA                                     CLRF TRISA
00016                                                                            (JUMP .L0)

Addr.  Code       Duration    Assembly                                           Intermediate Representation
00016                         .L0:                                               LABEL .L0
00016  0EF9                       MOVLW 0xF9 ; 249                               MOVLW 0xF9 ; 249
00018  6E92                       MOVWF TRISA                                    MOVWF TRISA
0001A  0E04                       MOVLW 0x4 ; 4                                  MOVLW 0x4 ; 4
0001C  6E89                       MOVWF LATA                                     MOVWF LATA
0001E  D824                       RCALL attente                                  RCALL attente
00020  0EF9                       MOVLW 0xF9 ; 249                               MOVLW 0xF9 ; 249
00022  6E92                       MOVWF TRISA                                    MOVWF TRISA
00024  0E02                       MOVLW 0x2 ; 2                                  MOVLW 0x2 ; 2
00026  6E89                       MOVWF LATA                                     MOVWF LATA
00028  D81F                       RCALL attente                                  RCALL attente
0002A  0EFC                       MOVLW 0xFC ; 252                               MOVLW 0xFC ; 252
0002C  6E92                       MOVWF TRISA                                    MOVWF TRISA
0002E  0E01                       MOVLW 0x1 ; 1                                  MOVLW 0x1 ; 1
00030  6E89                       MOVWF LATA                                     MOVWF LATA
00032  D81A                       RCALL attente                                  RCALL attente
00034  0EFC                       MOVLW 0xFC ; 252                               MOVLW 0xFC ; 252
00036  6E92                       MOVWF TRISA                                    MOVWF TRISA
00038  0E02                       MOVLW 0x2 ; 2                                  MOVLW 0x2 ; 2
0003A  6E89                       MOVWF LATA                                     MOVWF LATA
0003C  D815                       RCALL attente                                  RCALL attente
0003E  0E9F                       MOVLW 0x9F ; 159                               MOVLW 0x9F ; 159
00040  6E92                       MOVWF TRISA                                    MOVWF TRISA
00042  0E20                       MOVLW 0x20 ; 32                                MOVLW 0x20 ; 32
00044  6E89                       MOVWF LATA                                     MOVWF LATA
00046  D810                       RCALL attente                                  RCALL attente
00048  0E9F                       MOVLW 0x9F ; 159                               MOVLW 0x9F ; 159
0004A  6E92                       MOVWF TRISA                                    MOVWF TRISA
0004C  0E40                       MOVLW 0x40 ; 64                                MOVLW 0x40 ; 64
0004E  6E89                       MOVWF LATA                                     MOVWF LATA
00050  D80B                       RCALL attente                                  RCALL attente
00052  0E3F                       MOVLW 0x3F ; 63                                MOVLW 0x3F ; 63
00054  6E92                       MOVWF TRISA                                    MOVWF TRISA
00056  0E40                       MOVLW 0x40 ; 64                                MOVLW 0x40 ; 64
00058  6E89                       MOVWF LATA                                     MOVWF LATA
0005A  D806                       RCALL attente                                  RCALL attente
0005C  0E3F                       MOVLW 0x3F ; 63                                MOVLW 0x3F ; 63
0005E  6E92                       MOVWF TRISA                                    MOVWF TRISA
00060  0E80                       MOVLW 0x80 ; 128                               MOVLW 0x80 ; 128
00062  6E89                       MOVWF LATA                                     MOVWF LATA
00064  D801                       RCALL attente                                  RCALL attente
00066  D7D7                       BRA .L0                                        JUMP .L0

Addr.  Code       Duration    Assembly                                           Intermediate Representation
00068                         attente:                                           LABEL attente
00068  0E0A                       MOVLW 0xA ; 10                                 MOVLW 0xA ; 10
0006A  6E00                       MOVWF attente0                                 MOVWF attente0
0006C                                                                            (JUMP .L1)

Addr.  Code       Duration    Assembly                                           Intermediate Representation
0006C                         .L1:                                               LABEL .L1
0006C  6600                       TSTFSZ attente0                                attente0 Z ? RETURN : JUMP .L2
0006E  D001                       BRA .L2                                        
00070  0012                       RETURN                                         

Addr.  Code       Duration    Assembly                                           Intermediate Representation
00072                         .L2:                                               LABEL .L2
00072  0600                       DECF attente0, F                               DECF attente0, F
00074  6801                       SETF attente1                                  SETF attente1
00076                                                                            (JUMP .L4)

Addr.  Code       Duration    Assembly                                           Intermediate Representation
00076                         .L4:                                               LABEL .L4
00076  6601                       TSTFSZ attente1                                attente1 Z ? JUMP .L1 : JUMP .L5
00078  D001                       BRA .L5                                        
0007A  D7F8                       BRA .L1                                        

Addr.  Code       Duration    Assembly                                           Intermediate Representation
0007C                         .L5:                                               LABEL .L5
0007C  0601                       DECF attente1, F                               DECF attente1, F
0007E  6802                       SETF attente2                                  SETF attente2
00080                                                                            (JUMP .L7)

Addr.  Code       Duration    Assembly                                           Intermediate Representation
00080                         .L7:                                               LABEL .L7
00080  6602                       TSTFSZ attente2                                attente2 Z ? JUMP .L4 : JUMP .L8
00082  D001                       BRA .L8                                        
00084  D7F8                       BRA .L4                                        

Addr.  Code       Duration    Assembly                                           Intermediate Representation
00086                         .L8:                                               LABEL .L8
00086  0602                       DECF attente2, F                               DECF attente2, F
00088  D7FB                       BRA .L7                                        JUMP .L7

***********************************************************************************************************************
*                                                       TIMINGS                                                       *
***********************************************************************************************************************

                                                                                               Label: min ... max

***********************************************************************************************************************

