{"vcs1":{"timestamp_begin":1727637571.384128670, "rt":1.91, "ut":0.76, "st":0.38}}
{"vcselab":{"timestamp_begin":1727637573.379578474, "rt":1.03, "ut":0.25, "st":0.05}}
{"link":{"timestamp_begin":1727637574.481118408, "rt":0.50, "ut":0.28, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1727637570.757404421}
{"VCS_COMP_START_TIME": 1727637570.757404421}
{"VCS_COMP_END_TIME": 1727637582.435308400}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 352716}}
{"stitch_vcselab": {"peak_mem": 225800}}
