# CMOS Inverter â€” Cadence Virtuoso Design & Layout
Schematic and layout implementation of a CMOS inverter in Cadence Virtuoso. Includes symbol, testbench, transient simulations, DRC/LVS-verified layout and comparison of schematic vs. layout timing
