##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for clockPulseCount
		4.3::Critical Path Report for clockShift
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. clockShift:R)
		5.2::Critical Path Report for (clockPulseCount:R vs. clockPulseCount:R)
		5.3::Critical Path Report for (clockShift:R vs. clockShift:R)
		5.4::Critical Path Report for (clockShift(fixed-function):R vs. clockShift:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                   | Frequency: 146.68 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                       | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                       | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                | N/A                    | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                   | N/A                    | Target: 48.00 MHz  | 
Clock: CyXTAL_32kHz                | N/A                    | Target: 0.03 MHz   | 
Clock: clockButtonRead             | N/A                    | Target: 0.03 MHz   | 
Clock: clockPulseCount             | Frequency: 42.64 MHz   | Target: 0.03 MHz   | 
Clock: clockShift                  | Frequency: 57.79 MHz   | Target: 0.03 MHz   | 
Clock: clockShift(fixed-function)  | N/A                    | Target: 0.03 MHz   | 
Clock: clockShift(routed)          | N/A                    | Target: 0.03 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                   clockShift       20833.3          14016       N/A              N/A         N/A              N/A         N/A              N/A         
clockPulseCount             clockPulseCount  3.05e+007        30476551    N/A              N/A         N/A              N/A         N/A              N/A         
clockShift                  clockShift       3.05e+007        30482697    N/A              N/A         N/A              N/A         N/A              N/A         
clockShift(fixed-function)  clockShift       3.05e+007        30476049    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name               Clock to Out  Clock Name:Phase              
----------------------  ------------  ----------------------------  
pinCalibrateOut(0)_PAD  25991         clockShift:R                  
pinClock(0)_PAD         18600         clockShift(routed):R          
pinClock(0)_PAD         18600         clockShift(routed):F          
pinShift_Load(0)_PAD    35610         clockShift(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 146.68 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinCalibrateIn(0)_SYNC/out
Path End       : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 14016p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1464 vs. clockShift:R#2)   20833
- Setup time                                           -3500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           3318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinCalibrateIn(0)_SYNC/clock                                synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
pinCalibrateIn(0)_SYNC/out                          synccell        1020   1020  14016  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell1   2298   3318  14016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for clockPulseCount
*********************************************
Clock: clockPulseCount
Frequency: 42.64 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30476551p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17259
-------------------------------------   ----- 
End-of-path arrival time (ps)           17259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   2300   2300  30476551  RISE       1
\counterANTPlus:CounterUDB:reload\/main_2               macrocell10     4732   7032  30476551  RISE       1
\counterANTPlus:CounterUDB:reload\/q                    macrocell10     3350  10382  30476551  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   6877  17259  30476551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for clockShift
****************************************
Clock: clockShift
Frequency: 57.79 MHz | Target: 0.03 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \shiftregSender:bSR:load_reg\/q
Path End       : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 30482697p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (clockShift:R#1 vs. clockShift:R#2)   30500000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       30493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11293
-------------------------------------   ----- 
End-of-path arrival time (ps)           11293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:load_reg\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\shiftregSender:bSR:load_reg\/q                    macrocell17     1250   1250  30482697  RISE       1
\shiftregSender:bSR:status_0\/main_1               macrocell1      2298   3548  30482697  RISE       1
\shiftregSender:bSR:status_0\/q                    macrocell1      3350   6898  30482697  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell2   4395  11293  30482697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. clockShift:R)
************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinCalibrateIn(0)_SYNC/out
Path End       : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 14016p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1464 vs. clockShift:R#2)   20833
- Setup time                                           -3500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           3318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinCalibrateIn(0)_SYNC/clock                                synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
pinCalibrateIn(0)_SYNC/out                          synccell        1020   1020  14016  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell1   2298   3318  14016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1


5.2::Critical Path Report for (clockPulseCount:R vs. clockPulseCount:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30476551p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17259
-------------------------------------   ----- 
End-of-path arrival time (ps)           17259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   2300   2300  30476551  RISE       1
\counterANTPlus:CounterUDB:reload\/main_2               macrocell10     4732   7032  30476551  RISE       1
\counterANTPlus:CounterUDB:reload\/q                    macrocell10     3350  10382  30476551  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   6877  17259  30476551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (clockShift:R vs. clockShift:R)
*************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \shiftregSender:bSR:load_reg\/q
Path End       : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 30482697p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (clockShift:R#1 vs. clockShift:R#2)   30500000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       30493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11293
-------------------------------------   ----- 
End-of-path arrival time (ps)           11293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:load_reg\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\shiftregSender:bSR:load_reg\/q                    macrocell17     1250   1250  30482697  RISE       1
\shiftregSender:bSR:status_0\/main_1               macrocell1      2298   3548  30482697  RISE       1
\shiftregSender:bSR:status_0\/q                    macrocell1      3350   6898  30482697  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell2   4395  11293  30482697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock              datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (clockShift(fixed-function):R vs. clockShift:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterShift:CounterHW\/tc
Path End       : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 30476049p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (clockShift(fixed-function):R#1 vs. clockShift:R#2)   30500000
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       30493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17941
-------------------------------------   ----- 
End-of-path arrival time (ps)           17941
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\counterShift:CounterHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterShift:CounterHW\/tc                        timercell       1000   1000  30476049  RISE       1
\shiftregSender:bSR:status_0\/main_0               macrocell1      9196  10196  30476049  RISE       1
\shiftregSender:bSR:status_0\/q                    macrocell1      3350  13546  30476049  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell2   4395  17941  30476049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : pinCalibrateIn(0)_SYNC/out
Path End       : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 14016p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1464 vs. clockShift:R#2)   20833
- Setup time                                           -3500
----------------------------------------------------   ----- 
End-of-path required time (ps)                         17333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3318
-------------------------------------   ---- 
End-of-path arrival time (ps)           3318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
pinCalibrateIn(0)_SYNC/clock                                synccell            0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
pinCalibrateIn(0)_SYNC/out                          synccell        1020   1020  14016  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/route_si  datapathcell1   2298   3318  14016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterShift:CounterHW\/tc
Path End       : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_1
Capture Clock  : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 30476049p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (clockShift(fixed-function):R#1 vs. clockShift:R#2)   30500000
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       30493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17941
-------------------------------------   ----- 
End-of-path arrival time (ps)           17941
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\counterShift:CounterHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterShift:CounterHW\/tc                        timercell       1000   1000  30476049  RISE       1
\shiftregSender:bSR:status_0\/main_0               macrocell1      9196  10196  30476049  RISE       1
\shiftregSender:bSR:status_0\/q                    macrocell1      3350  13546  30476049  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_1  datapathcell2   4395  17941  30476049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30476551p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17259
-------------------------------------   ----- 
End-of-path arrival time (ps)           17259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   2300   2300  30476551  RISE       1
\counterANTPlus:CounterUDB:reload\/main_2               macrocell10     4732   7032  30476551  RISE       1
\counterANTPlus:CounterUDB:reload\/q                    macrocell10     3350  10382  30476551  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   6877  17259  30476551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterPolarC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \counterPolarC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30477509p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16301
-------------------------------------   ----- 
End-of-path arrival time (ps)           16301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_749/q                                              macrocell31     1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/main_1            macrocell3      3419   4669  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/q                 macrocell3      3350   8019  30477509  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell3   8282  16301  30477509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterPolarS:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \counterPolarS:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30477771p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21729
-------------------------------------   ----- 
End-of-path arrival time (ps)           21729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
Net_749/q                                           macrocell31    1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/main_1         macrocell3     3419   4669  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/q              macrocell3     3350   8019  30477509  RISE       1
\counterPolarS:CounterUDB:sSTSReg:stsreg\/status_4  statusicell4  13710  21729  30477771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterANTPlus:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \counterANTPlus:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30478684p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20816
-------------------------------------   ----- 
End-of-path arrival time (ps)           20816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
Net_749/q                                            macrocell31    1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/main_1          macrocell3     3419   4669  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/q               macrocell3     3350   8019  30477509  RISE       1
\counterANTPlus:CounterUDB:sSTSReg:stsreg\/status_4  statusicell5  12797  20816  30478684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterShift:CounterHW\/tc
Path End       : \shiftregSender:bSR:StsReg\/status_0
Capture Clock  : \shiftregSender:bSR:StsReg\/clock
Path slack     : 30480049p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (clockShift(fixed-function):R#1 vs. clockShift:R#2)   30500000
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19451
-------------------------------------   ----- 
End-of-path arrival time (ps)           19451
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\counterShift:CounterHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\counterShift:CounterHW\/tc           timercell      1000   1000  30476049  RISE       1
\shiftregSender:bSR:status_0\/main_0  macrocell1     9196  10196  30476049  RISE       1
\shiftregSender:bSR:status_0\/q       macrocell1     3350  13546  30476049  RISE       1
\shiftregSender:bSR:StsReg\/status_0  statusicell2   5906  19451  30480049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:StsReg\/clock                          statusicell2        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterPolarC:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \counterPolarC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30480342p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19158
-------------------------------------   ----- 
End-of-path arrival time (ps)           19158
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
Net_749/q                                           macrocell31    1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/main_1         macrocell3     3419   4669  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/q              macrocell3     3350   8019  30477509  RISE       1
\counterPolarC:CounterUDB:sSTSReg:stsreg\/status_4  statusicell3  11139  19158  30480342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sSTSReg:stsreg\/clock            statusicell3        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarS:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \counterPolarS:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \counterPolarS:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30480455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13355
-------------------------------------   ----- 
End-of-path arrival time (ps)           13355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell4        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarS:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell4    1210   1210  30480455  RISE       1
\counterPolarS:CounterUDB:count_enable\/main_1         macrocell9      4390   5600  30480455  RISE       1
\counterPolarS:CounterUDB:count_enable\/q              macrocell9      3350   8950  30480455  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   4405  13355  30480455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterPolarC:CounterUDB:sC8:counterdp:u0\/f0_load
Capture Clock  : \counterPolarC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30480569p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16301
-------------------------------------   ----- 
End-of-path arrival time (ps)           16301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_749/q                                            macrocell31     1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/main_1          macrocell3      3419   4669  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/q               macrocell3      3350   8019  30477509  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/f0_load  datapathcell3   8282  16301  30480569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterPolarS:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \counterPolarS:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30482865p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10945
-------------------------------------   ----- 
End-of-path arrival time (ps)           10945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_749/q                                              macrocell31     1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/main_1            macrocell3      3419   4669  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/q                 macrocell3      3350   8019  30477509  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2926  10945  30482865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:count_stored_i\/q
Path End       : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30483254p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10556
-------------------------------------   ----- 
End-of-path arrival time (ps)           10556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:count_stored_i\/clock_0         macrocell27         0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:count_stored_i\/q            macrocell27     1250   1250  30483254  RISE       1
\counterANTPlus:CounterUDB:count_enable\/main_2         macrocell13     2299   3549  30483254  RISE       1
\counterANTPlus:CounterUDB:count_enable\/q              macrocell13     3350   6899  30483254  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   3658  10556  30483254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarC:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \counterPolarC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \counterPolarC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30483312p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sCTRLReg:ctrlreg\/clock          controlcell3        0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarC:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell3    1210   1210  30483312  RISE       1
\counterPolarC:CounterUDB:count_enable\/main_1         macrocell6      3640   4850  30483312  RISE       1
\counterPolarC:CounterUDB:count_enable\/q              macrocell6      3350   8200  30483312  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell3   2298  10498  30483312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30484290p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -4230
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2850   6350  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   5130  11480  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  11480  30484290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/f0_load
Capture Clock  : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30485007p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11863
-------------------------------------   ----- 
End-of-path arrival time (ps)           11863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_749/q                                             macrocell31     1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/main_1           macrocell3      3419   4669  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/q                macrocell3      3350   8019  30477509  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/f0_load  datapathcell5   3844  11863  30485007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterShift:CounterHW\/tc
Path End       : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/f1_load
Capture Clock  : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 30485485p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (clockShift(fixed-function):R#1 vs. clockShift:R#2)   30500000
- Setup time                                                            -2850
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       30497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11665
-------------------------------------   ----- 
End-of-path arrival time (ps)           11665
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\counterShift:CounterHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterShift:CounterHW\/tc                        timercell       1000   1000  30476049  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/f1_load  datapathcell1  10665  11665  30485485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterShift:CounterHW\/tc
Path End       : \shiftregSender:bSR:load_reg\/main_0
Capture Clock  : \shiftregSender:bSR:load_reg\/clock_0
Path slack     : 30485732p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (clockShift(fixed-function):R#1 vs. clockShift:R#2)   30500000
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       30496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10758
-------------------------------------   ----- 
End-of-path arrival time (ps)           10758
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\counterShift:CounterHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\counterShift:CounterHW\/tc           timercell     1000   1000  30476049  RISE       1
\shiftregSender:bSR:load_reg\/main_0  macrocell17   9758  10758  30485732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:load_reg\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterPolarS:CounterUDB:sC8:counterdp:u0\/f0_load
Capture Clock  : \counterPolarS:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 30485925p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3130
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10945
-------------------------------------   ----- 
End-of-path arrival time (ps)           10945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
Net_749/q                                            macrocell31     1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/main_1          macrocell3      3419   4669  30477509  RISE       1
\counterPolarC:CounterUDB:hwCapture\/q               macrocell3      3350   8019  30477509  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/f0_load  datapathcell4   2926  10945  30485925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterANTPlus:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \counterANTPlus:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30486332p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13168
-------------------------------------   ----- 
End-of-path arrival time (ps)           13168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300  30476551  RISE       1
\counterANTPlus:CounterUDB:status_2\/main_0            macrocell12     3843   6143  30486332  RISE       1
\counterANTPlus:CounterUDB:status_2\/q                 macrocell12     3350   9493  30486332  RISE       1
\counterANTPlus:CounterUDB:sSTSReg:stsreg\/status_2    statusicell5    3675  13168  30486332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterPolarC:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \counterPolarC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30486509p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12991
-------------------------------------   ----- 
End-of-path arrival time (ps)           12991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell3   2300   2300  30486509  RISE       1
\counterPolarC:CounterUDB:status_2\/main_0            macrocell5      3661   5961  30486509  RISE       1
\counterPolarC:CounterUDB:status_2\/q                 macrocell5      3350   9311  30486509  RISE       1
\counterPolarC:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    3680  12991  30486509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sSTSReg:stsreg\/clock            statusicell3        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMPulseCapture:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWMPulseCapture:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30487538p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11962
-------------------------------------   ----- 
End-of-path arrival time (ps)           11962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  30484290  RISE       1
\PWMPulseCapture:PWMUDB:status_2\/main_1          macrocell14     2854   6354  30487538  RISE       1
\PWMPulseCapture:PWMUDB:status_2\/q               macrocell14     3350   9704  30487538  RISE       1
\PWMPulseCapture:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2258  11962  30487538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:genblk8:stsreg\/clock              statusicell6        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30487589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6060
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   2851   6351  30487589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell7       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30487590p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6060
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6    760    760  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0    760  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2740   3500  30484290  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   2850   6350  30487590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:runmode_enable\/q
Path End       : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30487753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6060
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:runmode_enable\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:runmode_enable\/q         macrocell28     1250   1250  30485107  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   4937   6187  30487753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell7       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:runmode_enable\/q
Path End       : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30488407p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -6060
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5533
-------------------------------------   ---- 
End-of-path arrival time (ps)           5533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:runmode_enable\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:runmode_enable\/q         macrocell28     1250   1250  30485107  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   4283   5533  30488407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \counterANTPlus:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \counterANTPlus:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30488782p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10718
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   2430   2430  30488782  RISE       1
\counterANTPlus:CounterUDB:status_0\/main_0            macrocell11     2611   5041  30488782  RISE       1
\counterANTPlus:CounterUDB:status_0\/q                 macrocell11     3350   8391  30488782  RISE       1
\counterANTPlus:CounterUDB:sSTSReg:stsreg\/status_0    statusicell5    2327  10718  30488782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarS:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterPolarS:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \counterPolarS:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30488914p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10586
-------------------------------------   ----- 
End-of-path arrival time (ps)           10586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarS:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  30488914  RISE       1
\counterPolarS:CounterUDB:status_2\/main_0            macrocell8      2617   4917  30488914  RISE       1
\counterPolarS:CounterUDB:status_2\/q                 macrocell8      3350   8267  30488914  RISE       1
\counterPolarS:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2318  10586  30488914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarC:CounterUDB:prevCompare\/q
Path End       : \counterPolarC:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \counterPolarC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30488920p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:prevCompare\/clock_0             macrocell20         0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\counterPolarC:CounterUDB:prevCompare\/q            macrocell20    1250   1250  30488920  RISE       1
\counterPolarC:CounterUDB:status_0\/main_1          macrocell4     3653   4903  30488920  RISE       1
\counterPolarC:CounterUDB:status_0\/q               macrocell4     3350   8253  30488920  RISE       1
\counterPolarC:CounterUDB:sSTSReg:stsreg\/status_0  statusicell3   2327  10580  30488920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sSTSReg:stsreg\/clock            statusicell3        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_749/main_1
Capture Clock  : Net_749/clock_0
Path slack     : 30489737p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  30489737  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  30489737  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  30489737  RISE       1
Net_749/main_1                                   macrocell31     3003   6753  30489737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMPulseCapture:PWMUDB:status_0\/main_1
Capture Clock  : \PWMPulseCapture:PWMUDB:status_0\/clock_0
Path slack     : 30489746p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6744
-------------------------------------   ---- 
End-of-path arrival time (ps)           6744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  30489737  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  30489737  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  30489737  RISE       1
\PWMPulseCapture:PWMUDB:status_0\/main_1         macrocell30     2994   6744  30489746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:status_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \shiftregReceiver:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 30489854p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (clockShift:R#1 vs. clockShift:R#2)   30500000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       30493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregReceiver:bSR:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\shiftregReceiver:bSR:SyncCtl:CtrlReg\/control_0     controlcell1    1210   1210  30489854  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell1   2926   4136  30489854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregReceiver:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell1       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWMPulseCapture:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWMPulseCapture:PWMUDB:prevCompare1\/clock_0
Path slack     : 30489879p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   1520   1520  30489737  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   1520  30489737  RISE       1
\PWMPulseCapture:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   2230   3750  30489737  RISE       1
\PWMPulseCapture:PWMUDB:prevCompare1\/main_0     macrocell29     2861   6611  30489879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:prevCompare1\/clock_0              macrocell29         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \counterPolarC:CounterUDB:prevCompare\/main_0
Capture Clock  : \counterPolarC:CounterUDB:prevCompare\/clock_0
Path slack     : 30490060p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6430
-------------------------------------   ---- 
End-of-path arrival time (ps)           6430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell3   2430   2430  30489066  RISE       1
\counterPolarC:CounterUDB:prevCompare\/main_0         macrocell20     4000   6430  30490060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:prevCompare\/clock_0             macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarS:CounterUDB:prevCompare\/q
Path End       : \counterPolarS:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \counterPolarS:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30490279p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9221
-------------------------------------   ---- 
End-of-path arrival time (ps)           9221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:prevCompare\/clock_0             macrocell23         0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\counterPolarS:CounterUDB:prevCompare\/q            macrocell23    1250   1250  30490279  RISE       1
\counterPolarS:CounterUDB:status_0\/main_1          macrocell7     2298   3548  30490279  RISE       1
\counterPolarS:CounterUDB:status_0\/q               macrocell7     3350   6898  30490279  RISE       1
\counterPolarS:CounterUDB:sSTSReg:stsreg\/status_0  statusicell4   2323   9221  30490279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:runmode_enable\/q
Path End       : Net_749/main_0
Capture Clock  : Net_749/clock_0
Path slack     : 30490292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6198
-------------------------------------   ---- 
End-of-path arrival time (ps)           6198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:runmode_enable\/clock_0            macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:runmode_enable\/q  macrocell28   1250   1250  30485107  RISE       1
Net_749/main_0                             macrocell31   4948   6198  30490292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterANTPlus:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \counterANTPlus:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 30490356p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   2300   2300  30476551  RISE       1
\counterANTPlus:CounterUDB:overflow_reg_i\/main_0      macrocell25     3834   6134  30490356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:overflow_reg_i\/clock_0         macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \shiftregSender:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 30490489p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (clockShift:R#1 vs. clockShift:R#2)   30500000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       30493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:SyncCtl:CtrlReg\/clock                 controlcell2        0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\shiftregSender:bSR:SyncCtl:CtrlReg\/control_0     controlcell2    1210   1210  30490489  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell2   2291   3501  30490489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregSender:bSR:sC8:BShiftRegDp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterPolarC:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \counterPolarC:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 30490529p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5961
-------------------------------------   ---- 
End-of-path arrival time (ps)           5961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell3   2300   2300  30486509  RISE       1
\counterPolarC:CounterUDB:overflow_reg_i\/main_0      macrocell19     3661   5961  30490529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:overflow_reg_i\/clock_0          macrocell19         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarS:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \counterPolarS:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \counterPolarS:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 30490797p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarS:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  30488914  RISE       1
\counterPolarS:CounterUDB:overflow_reg_i\/main_0      macrocell22     3393   5693  30490797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:overflow_reg_i\/clock_0          macrocell22         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \counterANTPlus:CounterUDB:prevCompare\/main_0
Capture Clock  : \counterANTPlus:CounterUDB:prevCompare\/clock_0
Path slack     : 30491460p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   2430   2430  30488782  RISE       1
\counterANTPlus:CounterUDB:prevCompare\/main_0         macrocell26     2600   5030  30491460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:prevCompare\/clock_0            macrocell26         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarC:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \counterPolarC:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \counterPolarC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30491666p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7834
-------------------------------------   ---- 
End-of-path arrival time (ps)           7834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sC8:counterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarC:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell3   2290   2290  30491666  RISE       1
\counterPolarC:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    5544   7834  30491666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:sSTSReg:stsreg\/clock            statusicell3        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterANTPlus:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \counterANTPlus:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \counterANTPlus:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30491672p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7828
-------------------------------------   ---- 
End-of-path arrival time (ps)           7828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterANTPlus:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290  30491672  RISE       1
\counterANTPlus:CounterUDB:sSTSReg:stsreg\/status_1   statusicell5    5538   7828  30491672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterANTPlus:CounterUDB:sSTSReg:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterShift:CounterHW\/tc
Path End       : \shiftregReceiver:bSR:StsReg\/status_1
Capture Clock  : \shiftregReceiver:bSR:StsReg\/clock
Path slack     : 30491776p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (clockShift(fixed-function):R#1 vs. clockShift:R#2)   30500000
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       30499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\counterShift:CounterHW\/clock                                timercell           0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\counterShift:CounterHW\/tc             timercell      1000   1000  30476049  RISE       1
\shiftregReceiver:bSR:StsReg\/status_1  statusicell1   6724   7724  30491776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\shiftregReceiver:bSR:StsReg\/clock                        statusicell1        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_749/q
Path End       : \counterPolarC:CounterUDB:prevCapture\/main_0
Capture Clock  : \counterPolarC:CounterUDB:prevCapture\/clock_0
Path slack     : 30492714p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
Net_749/q                                      macrocell31   1250   1250  30477509  RISE       1
\counterPolarC:CounterUDB:prevCapture\/main_0  macrocell18   2526   3776  30492714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarC:CounterUDB:prevCapture\/clock_0             macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWMPulseCapture:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWMPulseCapture:PWMUDB:runmode_enable\/clock_0
Path slack     : 30492997p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:genblk1:ctrlreg\/clock             controlcell6        0      0  RISE       1

Data path
pin name                                            model name    delay     AT     slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  30492997  RISE       1
\PWMPulseCapture:PWMUDB:runmode_enable\/main_0      macrocell28    2283   3493  30492997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:runmode_enable\/clock_0            macrocell28         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:prevCompare1\/q
Path End       : \PWMPulseCapture:PWMUDB:status_0\/main_0
Capture Clock  : \PWMPulseCapture:PWMUDB:status_0\/clock_0
Path slack     : 30492998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:prevCompare1\/clock_0              macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:prevCompare1\/q   macrocell29   1250   1250  30492998  RISE       1
\PWMPulseCapture:PWMUDB:status_0\/main_0  macrocell30   2242   3492  30492998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:status_0\/clock_0                  macrocell30         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \counterPolarS:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \counterPolarS:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \counterPolarS:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 30493044p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6456
-------------------------------------   ---- 
End-of-path arrival time (ps)           6456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sC8:counterdp:u0\/clock          datapathcell4       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\counterPolarS:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  30493044  RISE       1
\counterPolarS:CounterUDB:sSTSReg:stsreg\/status_1   statusicell4    4166   6456  30493044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\counterPolarS:CounterUDB:sSTSReg:stsreg\/clock            statusicell4        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWMPulseCapture:PWMUDB:status_0\/q
Path End       : \PWMPulseCapture:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWMPulseCapture:PWMUDB:genblk8:stsreg\/clock
Path slack     : 30495987p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (clockPulseCount:R#1 vs. clockPulseCount:R#2)   30500000
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 30499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:status_0\/clock_0                  macrocell30         0      0  RISE       1

Data path
pin name                                          model name    delay     AT     slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWMPulseCapture:PWMUDB:status_0\/q               macrocell30    1250   1250  30495987  RISE       1
\PWMPulseCapture:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2263   3513  30495987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWMPulseCapture:PWMUDB:genblk8:stsreg\/clock              statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

