var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"nucleo_g431re_ihm07m1","ref":false,"files":[{"name":"ert_main.c","type":"source","group":"main","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"主文件","code":"/*\r\n * File: ert_main.c\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"nucleo_g431re_ihm07m1.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"MW_target_hardware_resources.h\"\r\n\r\nvolatile int IsrOverrun = 0;\r\nboolean_T isRateRunning[3] = { 0, 0, 0 };\r\n\r\nboolean_T need2runFlags[3] = { 0, 0, 0 };\r\n\r\nvoid rt_OneStep(void)\r\n{\r\n  boolean_T eventFlags[3];\r\n  int_T i;\r\n\r\n  /* Check base rate for overrun */\r\n  if (isRateRunning[0]++) {\r\n    IsrOverrun = 1;\r\n    isRateRunning[0]--;                /* allow future iterations to succeed*/\r\n    return;\r\n  }\r\n\r\n  /*\r\n   * For a bare-board target (i.e., no operating system), the rates\r\n   * that execute this base step are buffered locally to allow for\r\n   * overlapping preemption.\r\n   */\r\n  nucleo_g431re_ihm07m1_SetEventsForThisBaseStep(eventFlags);\r\n  __enable_irq();\r\n  nucleo_g431re_ihm07m1_step0();\r\n\r\n  /* Get model outputs here */\r\n  __disable_irq();\r\n  isRateRunning[0]--;\r\n  for (i = 1; i < 3; i++) {\r\n    if (eventFlags[i]) {\r\n      if (need2runFlags[i]++) {\r\n        IsrOverrun = 1;\r\n        need2runFlags[i]--;            /* allow future iterations to succeed*/\r\n        break;\r\n      }\r\n    }\r\n  }\r\n\r\n  for (i = 1; i < 3; i++) {\r\n    if (isRateRunning[i]) {\r\n      /* Yield to higher priority*/\r\n      return;\r\n    }\r\n\r\n    if (need2runFlags[i]) {\r\n      isRateRunning[i]++;\r\n      __enable_irq();\r\n\r\n      /* Step the model for subrate \"i\" */\r\n      switch (i)\r\n      {\r\n       case 1 :\r\n        nucleo_g431re_ihm07m1_step1();\r\n\r\n        /* Get model outputs here */\r\n        break;\r\n\r\n       case 2 :\r\n        nucleo_g431re_ihm07m1_step2();\r\n\r\n        /* Get model outputs here */\r\n        break;\r\n\r\n       default :\r\n        break;\r\n      }\r\n\r\n      __disable_irq();\r\n      need2runFlags[i]--;\r\n      isRateRunning[i]--;\r\n    }\r\n  }\r\n}\r\n\r\nvolatile boolean_T stopRequested;\r\nvolatile boolean_T runModel;\r\nint main(int argc, char **argv)\r\n{\r\n  float modelBaseRate = 0.0001;\r\n  float systemClock = 170.0;\r\n\r\n  /* Initialize variables */\r\n  stopRequested = false;\r\n  runModel = false;\r\n  MW_EnableNVICPeripheral();\r\n\r\n#if !defined(MW_FREERTOS) && defined(MW_MULTI_TASKING_MODE) && (MW_MULTI_TASKING_MODE == 1)\r\n\r\n  MW_ASM (\" SVC #1\");\r\n\r\n#endif\r\n\r\n  ;\r\n\r\n  // Peripheral initialization imported from STM32CubeMX project;\r\n  HAL_Init();\r\n  SystemClock_Config();\r\n  PeriphCommonClock_Config();\r\n  MX_GPIO_Init();\r\n  MX_DMA_Init();\r\n  MX_ADC1_Init();\r\n  MX_ADC2_Init();\r\n  MX_LPUART1_UART_Init();\r\n  MX_TIM1_Init();\r\n  rtmSetErrorStatus(nucleo_g431re_ihm07m1_M, 0);\r\n  nucleo_g431re_ihm07m1_configure_interrupts();\r\n  nucleo_g431re_ihm07m1_initialize();\r\n  __disable_irq();\r\n  ARMCM_SysTick_Config(modelBaseRate);\r\n  runModel =\r\n    rtmGetErrorStatus(nucleo_g431re_ihm07m1_M) == (NULL);\r\n  __enable_irq();\r\n  __enable_irq();\r\n  while (runModel) {\r\n    stopRequested = !(\r\n                      rtmGetErrorStatus(nucleo_g431re_ihm07m1_M) == (NULL));\r\n    if (stopRequested) {\r\n      SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;\r\n    }\r\n\r\n    ;\r\n  }\r\n\r\n  /* Terminate model */\r\n  nucleo_g431re_ihm07m1_terminate();\r\n\r\n#if !defined(MW_FREERTOS) && !defined(USE_RTX)\r\n\r\n  (void) systemClock;\r\n\r\n#endif\r\n\r\n  ;\r\n  nucleo_g431re_ihm07m1_unconfigure_interrupts();\r\n  MW_DisableNVICPeripheral();\r\n  __disable_irq();\r\n  return 0;\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"nucleo_g431re_ihm07m1.c","type":"source","group":"model","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: nucleo_g431re_ihm07m1.c\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"nucleo_g431re_ihm07m1.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"nucleo_g431re_ihm07m1_types.h\"\r\n#include \"nucleo_g431re_ihm07m1_private.h\"\r\n#include \"arm_math.h\"\r\n#include <math.h>\r\n#include \"mw_cmsis.h\"\r\n#include \"stm_adc_ll.h\"\r\n#include <stddef.h>\r\n#include \"stm_timer_ll.h\"\r\n#include \"zero_crossing_types.h\"\r\n#include <string.h>\r\n#include \"rt_nonfinite.h\"\r\n#include \"rt_defines.h\"\r\n\r\n/* Block signals (default storage) */\r\nBlockIO_nucleo_g431re_ihm07m1 nucleo_g431re_ihm07m1_B;\r\n\r\n/* Block states (default storage) */\r\nD_Work_nucleo_g431re_ihm07m1 nucleo_g431re_ihm07m1_DWork;\r\n\r\n/* Previous zero-crossings (trigger) states */\r\nPrevZCSigStates_nucleo_g431re_i nucleo_g431re_ih_PrevZCSigState;\r\n\r\n/* Real-time model */\r\nstatic RT_MODEL_nucleo_g431re_ihm07m1 nucleo_g431re_ihm07m1_M_;\r\nRT_MODEL_nucleo_g431re_ihm07m1 *const nucleo_g431re_ihm07m1_M =\r\n  &nucleo_g431re_ihm07m1_M_;\r\n\r\n/* Forward declaration for local functions */\r\nstatic void nucleo_g431re__SystemCore_setup(stm32cube_blocks_AnalogInput_nu *obj);\r\n\r\n/* Forward declaration for local functions */\r\nstatic void nucleo_g431_UARTWrite_setupImpl(stm32cube_blocks_UARTWrite_nucl *obj);\r\nstatic void nucleo_g431r_SystemCore_setup_h(stm32cube_blocks_AnalogInput_nu *obj);\r\nstatic void nucleo_g431_PWMOutput_setupImpl(stm32cube_blocks_PWMOutput_nucl *obj);\r\n\r\n/* Forward declaration for local functions */\r\nstatic void nucleo_g431r_SystemCore_setup_f(stm32cube_blocks_UARTRead_nucle *obj);\r\nstatic void rate_monotonic_scheduler(void);\r\n\r\n/*\r\n * Set which subrates need to run this base step (base rate always runs).\r\n * This function must be called prior to calling the model step function\r\n * in order to remember which rates need to run this base step.  The\r\n * buffering of events allows for overlapping preemption.\r\n */\r\nvoid nucleo_g431re_ihm07m1_SetEventsForThisBaseStep(boolean_T *eventFlags)\r\n{\r\n  /* Task runs when its counter is zero, computed via rtmStepTask macro */\r\n  eventFlags[1] = ((boolean_T)rtmStepTask(nucleo_g431re_ihm07m1_M, 1));\r\n  eventFlags[2] = ((boolean_T)rtmStepTask(nucleo_g431re_ihm07m1_M, 2));\r\n}\r\n\r\n/*\r\n *         This function updates active task flag for each subrate\r\n *         and rate transition flags for tasks that exchange data.\r\n *         The function assumes rate-monotonic multitasking scheduler.\r\n *         The function must be called at model base rate so that\r\n *         the generated code self-manages all its subrates and rate\r\n *         transition flags.\r\n */\r\nstatic void rate_monotonic_scheduler(void)\r\n{\r\n  /* Compute which subrates run during the next base time step.  Subrates\r\n   * are an integer multiple of the base rate counter.  Therefore, the subtask\r\n   * counter is reset when it reaches its limit (zero means run).\r\n   */\r\n  (nucleo_g431re_ihm07m1_M->Timing.TaskCounters.TID[1])++;\r\n  if ((nucleo_g431re_ihm07m1_M->Timing.TaskCounters.TID[1]) > 4) {/* Sample time: [0.0005s, 0.0s] */\r\n    nucleo_g431re_ihm07m1_M->Timing.TaskCounters.TID[1] = 0;\r\n  }\r\n\r\n  (nucleo_g431re_ihm07m1_M->Timing.TaskCounters.TID[2])++;\r\n  if ((nucleo_g431re_ihm07m1_M->Timing.TaskCounters.TID[2]) > 4999) {/* Sample time: [0.5s, 0.0s] */\r\n    nucleo_g431re_ihm07m1_M->Timing.TaskCounters.TID[2] = 0;\r\n  }\r\n}\r\n\r\nstatic void nucleo_g431re__SystemCore_setup(stm32cube_blocks_AnalogInput_nu *obj)\r\n{\r\n  void * internalBufferPtr;\r\n  ADC_Type_T adcStructLoc;\r\n  obj->isSetupComplete = false;\r\n\r\n  /* Start for MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n  obj->isInitialized = 1;\r\n  internalBufferPtr = (void *)(NULL);\r\n\r\n  /* Start for MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n  adcStructLoc.RegularNoOfConversion = 0U;\r\n  adcStructLoc.InternalBufferPtr = internalBufferPtr;\r\n\r\n  /* Start for MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n  adcStructLoc.peripheralPtr = ADC2;\r\n  adcStructLoc.dmaPeripheralPtr = NULL;\r\n  adcStructLoc.dmastream = 0;\r\n  adcStructLoc.DataTransferMode = ADC_DR_TRANSFER;\r\n  adcStructLoc.DmaTransferMode = ADC_DMA_TRANSFER_LIMITED;\r\n  adcStructLoc.InternalBufferSize = 3U;\r\n  adcStructLoc.InjectedNoOfConversion = 3U;\r\n  obj->ADCHandle = ADC_Handle_Init(&adcStructLoc, ADC_INTERRUPT_MODE, 0,\r\n    ADC_READ, LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS);\r\n  enableADCAutomaticCalibrationOffset(obj->ADCHandle, 2);\r\n  enableADC(obj->ADCHandle);\r\n  startADCConversionForExternalTrigger(obj->ADCHandle, 0);\r\n  obj->isSetupComplete = true;\r\n}\r\n\r\nreal32_T rt_atan2f_snf(real32_T u0, real32_T u1)\r\n{\r\n  real32_T y;\r\n  if (rtIsNaNF(u0) || rtIsNaNF(u1)) {\r\n    y = (rtNaNF);\r\n  } else if (rtIsInfF(u0) && rtIsInfF(u1)) {\r\n    int32_T tmp;\r\n    int32_T tmp_0;\r\n    if (u1 > 0.0F) {\r\n      tmp = 1;\r\n    } else {\r\n      tmp = -1;\r\n    }\r\n\r\n    if (u0 > 0.0F) {\r\n      tmp_0 = 1;\r\n    } else {\r\n      tmp_0 = -1;\r\n    }\r\n\r\n    y = atan2f((real32_T)tmp_0, (real32_T)tmp);\r\n  } else if (u1 == 0.0F) {\r\n    if (u0 > 0.0F) {\r\n      y = RT_PIF / 2.0F;\r\n    } else if (u0 < 0.0F) {\r\n      y = -(RT_PIF / 2.0F);\r\n    } else {\r\n      y = 0.0F;\r\n    }\r\n  } else {\r\n    y = atan2f(u0, u1);\r\n  }\r\n\r\n  return y;\r\n}\r\n\r\n/*\r\n * Output and update for atomic system:\r\n *    '<S33>/atan2'\r\n *    '<S34>/atan2'\r\n */\r\nvoid nucleo_g431re_ihm07m1_atan2(real32_T rtu_A, real32_T rtu_B, uint16_T\r\n  rtp_outputUnit, rtB_atan2_nucleo_g431re_ihm07m1 *localB)\r\n{\r\n  /* Trigonometry: '<S35>/Atan2' */\r\n  localB->Atan2 = rt_atan2f_snf(rtu_A, rtu_B);\r\n\r\n  /* Switch: '<S35>/Switch' incorporates:\r\n   *  Constant: '<S35>/Constant'\r\n   */\r\n  if (rtp_outputUnit > 1) {\r\n    /* Outputs for Atomic SubSystem: '<S35>/Per Unit' */\r\n    /* Gain: '<S38>/Gain' */\r\n    localB->Gain = 0.159154937F * localB->Atan2;\r\n\r\n    /* Switch: '<S38>/Switch' */\r\n    if (localB->Gain >= 0.0F) {\r\n      /* Switch: '<S38>/Switch' */\r\n      localB->Switch_g = localB->Gain;\r\n    } else {\r\n      /* Bias: '<S38>/Bias' */\r\n      localB->Bias = localB->Gain + 1.0F;\r\n\r\n      /* Switch: '<S38>/Switch' */\r\n      localB->Switch_g = localB->Bias;\r\n    }\r\n\r\n    /* End of Switch: '<S38>/Switch' */\r\n    /* End of Outputs for SubSystem: '<S35>/Per Unit' */\r\n\r\n    /* Switch: '<S35>/Switch' */\r\n    localB->Switch = localB->Switch_g;\r\n  } else {\r\n    /* Switch: '<S35>/Switch' */\r\n    localB->Switch = localB->Atan2;\r\n  }\r\n\r\n  /* End of Switch: '<S35>/Switch' */\r\n\r\n  /* AlgorithmDescriptorDelegate generated from: '<S35>/a16' */\r\n  localB->algDD = localB->Switch;\r\n}\r\n\r\n/*\r\n * Output and update for atomic system:\r\n *    '<S67>/Two phase CRL wrap'\r\n *    '<S73>/Two phase CRL wrap'\r\n *    '<S99>/Two phase CRL wrap'\r\n */\r\nvoid nucleo_g431_TwophaseCRLwrap(real32_T rtu_a, real32_T rtu_b,\r\n  rtB_TwophaseCRLwrap_nucleo_g431 *localB)\r\n{\r\n  /* AlgorithmDescriptorDelegate generated from: '<S68>/a16' */\r\n  arm_clarke_f32(rtu_a, rtu_b, &localB->algDD_o1, &localB->algDD_o2);\r\n}\r\n\r\n/*\r\n * Output and update for atomic system:\r\n *    '<S65>/Two inputs CRL'\r\n *    '<S72>/Two inputs CRL'\r\n */\r\nvoid nucleo_g431re__TwoinputsCRL(real32_T rtu_Alpha, real32_T rtu_Beta, real32_T\r\n  rtu_sine, real32_T rtu_cos, rtB_TwoinputsCRL_nucleo_g431re_ *localB)\r\n{\r\n  /* AlgorithmDescriptorDelegate generated from: '<S69>/a16' */\r\n  arm_park_f32(rtu_Alpha, rtu_Beta, &localB->algDD_o1, &localB->algDD_o2,\r\n               rtu_sine, rtu_cos);\r\n}\r\n\r\n/*\r\n * Output and update for atomic system:\r\n *    '<S77>/Two inputs CRL'\r\n *    '<S89>/Two inputs CRL'\r\n */\r\nvoid nucleo_g431r_TwoinputsCRL_j(real32_T rtu_Ds, real32_T rtu_Qs, real32_T\r\n  rtu_sin, real32_T rtu_cos, rtB_TwoinputsCRL_nucleo_g431r_d *localB)\r\n{\r\n  /* AlgorithmDescriptorDelegate generated from: '<S78>/a16' */\r\n  arm_inv_park_f32(rtu_Ds, rtu_Qs, &localB->algDD_o1, &localB->algDD_o2, rtu_sin,\r\n                   rtu_cos);\r\n}\r\n\r\n/*\r\n * Output and update for action system:\r\n *    '<S95>/If Action Subsystem'\r\n *    '<S237>/If Action Subsystem'\r\n *    '<S247>/If Action Subsystem'\r\n *    '<S252>/If Action Subsystem'\r\n */\r\nvoid nucleo_g4_IfActionSubsystem(real32_T rtu_In1, real32_T *rty_Out1,\r\n  rtB_IfActionSubsystem_nucleo_g4 *localB)\r\n{\r\n  /* DataTypeConversion: '<S97>/Convert_uint16' */\r\n  localB->Convert_uint16 = (int16_T)floorf(rtu_In1);\r\n\r\n  /* DataTypeConversion: '<S97>/Convert_back' */\r\n  localB->Convert_back = localB->Convert_uint16;\r\n\r\n  /* Sum: '<S97>/Sum' */\r\n  *rty_Out1 = rtu_In1 - localB->Convert_back;\r\n}\r\n\r\n/*\r\n * Output and update for action system:\r\n *    '<S95>/If Action Subsystem1'\r\n *    '<S237>/If Action Subsystem1'\r\n *    '<S247>/If Action Subsystem1'\r\n *    '<S252>/If Action Subsystem1'\r\n */\r\nvoid nucleo_g_IfActionSubsystem1(real32_T rtu_In1, real32_T *rty_Out1,\r\n  rtB_IfActionSubsystem1_nucleo_g *localB)\r\n{\r\n  /* DataTypeConversion: '<S98>/Convert_uint16' */\r\n  localB->Convert_uint16 = (int16_T)rtu_In1;\r\n\r\n  /* DataTypeConversion: '<S98>/Convert_back' */\r\n  localB->Convert_back = localB->Convert_uint16;\r\n\r\n  /* Sum: '<S98>/Sum' */\r\n  *rty_Out1 = rtu_In1 - localB->Convert_back;\r\n}\r\n\r\n/*\r\n * Output and update for enable system:\r\n *    '<S85>/Accumulate'\r\n *    '<S232>/Accumulate'\r\n *    '<S242>/Accumulate'\r\n */\r\nvoid nucleo_g431re_ih_Accumulate(boolean_T rtu_Enable, real32_T rtu_Theta,\r\n  real32_T rtu_Theta_e_prev, rtB_Accumulate_nucleo_g431re_ih *localB,\r\n  rtDW_Accumulate_nucleo_g431re_i *localDW)\r\n{\r\n  /* Outputs for Enabled SubSystem: '<S85>/Accumulate' incorporates:\r\n   *  EnablePort: '<S101>/Enable'\r\n   */\r\n  if (rtu_Enable) {\r\n    /* Delay: '<S101>/Delay' */\r\n    localB->Delay = localDW->Delay_DSTATE;\r\n\r\n    /* Outputs for Enabled SubSystem: '<S101>/Subsystem' incorporates:\r\n     *  EnablePort: '<S102>/Enable'\r\n     */\r\n    if (localB->Delay) {\r\n      /* SignalConversion generated from: '<S102>/Input' */\r\n      localB->Input = rtu_Theta;\r\n    }\r\n\r\n    /* End of Outputs for SubSystem: '<S101>/Subsystem' */\r\n\r\n    /* Sum: '<S101>/Add' */\r\n    localB->Add = localB->Input + rtu_Theta_e_prev;\r\n\r\n    /* DataTypeConversion: '<S101>/Data Type Conversion' */\r\n    localB->DataTypeConversion = (int16_T)floorf(localB->Add);\r\n\r\n    /* DataTypeConversion: '<S101>/Data Type Conversion1' */\r\n    localB->DataTypeConversion1 = localB->DataTypeConversion;\r\n\r\n    /* Sum: '<S101>/Add1' */\r\n    localB->Add1 = localB->Add - localB->DataTypeConversion1;\r\n\r\n    /* Update for Delay: '<S101>/Delay' incorporates:\r\n     *  Constant: '<S101>/Constant'\r\n     */\r\n    localDW->Delay_DSTATE = true;\r\n  }\r\n\r\n  /* End of Outputs for SubSystem: '<S85>/Accumulate' */\r\n}\r\n\r\nstatic void nucleo_g431_UARTWrite_setupImpl(stm32cube_blocks_UARTWrite_nucl *obj)\r\n{\r\n  uint8_T * txBufferPtr;\r\n  UART_Type_T b;\r\n\r\n  /* Start for MATLABSystem: '<S306>/UART//USART Write' */\r\n  obj->UARTInternalBuffer = GET_LPUART1_TRANSMIT_BUFFER();\r\n  txBufferPtr = obj->UARTInternalBuffer;\r\n  b.enableRxOrTx = 2U;\r\n  b.mode = UART_TX_DMA_MODE;\r\n  b.peripheralPtr = LPUART1;\r\n  b.txdmaPeripheralPtr = DMA1;\r\n  b.txdmastream = LL_DMA_CHANNEL_2;\r\n  b.buffer.txBufferSize = 128U;\r\n  b.buffer.txBufferPtr = txBufferPtr;\r\n  obj->UARTHandle = MW_LPUART_Initialize(&b);\r\n}\r\n\r\nstatic void nucleo_g431r_SystemCore_setup_h(stm32cube_blocks_AnalogInput_nu *obj)\r\n{\r\n  void * internalBufferPtr;\r\n  ADC_Type_T adcStructLoc;\r\n  obj->isSetupComplete = false;\r\n\r\n  /* Start for MATLABSystem: '<S271>/Analog to Digital Converter' */\r\n  obj->isInitialized = 1;\r\n  internalBufferPtr = (void *)(NULL);\r\n\r\n  /* Start for MATLABSystem: '<S271>/Analog to Digital Converter' */\r\n  adcStructLoc.RegularNoOfConversion = 0U;\r\n  adcStructLoc.InternalBufferPtr = internalBufferPtr;\r\n\r\n  /* Start for MATLABSystem: '<S271>/Analog to Digital Converter' */\r\n  adcStructLoc.peripheralPtr = ADC1;\r\n  adcStructLoc.dmaPeripheralPtr = NULL;\r\n  adcStructLoc.dmastream = 0;\r\n  adcStructLoc.DataTransferMode = ADC_DR_TRANSFER;\r\n  adcStructLoc.DmaTransferMode = ADC_DMA_TRANSFER_LIMITED;\r\n  adcStructLoc.InternalBufferSize = 3U;\r\n  adcStructLoc.InjectedNoOfConversion = 3U;\r\n  obj->ADCHandle = ADC_Handle_Init(&adcStructLoc, ADC_INTERRUPT_MODE, 0,\r\n    ADC_READ, LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS);\r\n  enableADCAutomaticCalibrationOffset(obj->ADCHandle, 2);\r\n  enableADC(obj->ADCHandle);\r\n  startADCConversionForExternalTrigger(obj->ADCHandle, 0);\r\n  obj->isSetupComplete = true;\r\n}\r\n\r\nstatic void nucleo_g431_PWMOutput_setupImpl(stm32cube_blocks_PWMOutput_nucl *obj)\r\n{\r\n  TIM_Type_T b;\r\n  boolean_T isSlaveModeTriggerEnabled;\r\n\r\n  /* Start for MATLABSystem: '<S275>/PWM Output' */\r\n  b.PeripheralPtr = TIM1;\r\n  b.isCenterAlignedMode = false;\r\n\r\n  /* Start for MATLABSystem: '<S275>/PWM Output' */\r\n  b.repetitionCounter = 0U;\r\n  obj->TimerHandle = Timer_Handle_Init(&b);\r\n  enableTimerInterrupts(obj->TimerHandle, 0);\r\n  enableTimerChannel1(obj->TimerHandle, ENABLE_CH);\r\n  enableTimerChannel2(obj->TimerHandle, ENABLE_CH);\r\n  enableTimerChannel3(obj->TimerHandle, ENABLE_CH);\r\n  isSlaveModeTriggerEnabled = isSlaveTriggerModeEnabled(obj->TimerHandle);\r\n  if (!isSlaveModeTriggerEnabled) {\r\n    /* Start for MATLABSystem: '<S275>/PWM Output' */\r\n    enableCounter(obj->TimerHandle, true);\r\n  }\r\n}\r\n\r\nstatic void nucleo_g431r_SystemCore_setup_f(stm32cube_blocks_UARTRead_nucle *obj)\r\n{\r\n  uint8_T * rxBufferPtr;\r\n  UART_Type_T b;\r\n\r\n  /* Start for MATLABSystem: '<S320>/UART//USART Read' */\r\n  obj->isInitialized = 1;\r\n  obj->UARTInternalBuffer = GET_LPUART1_RECEIVE_BUFFER();\r\n  rxBufferPtr = obj->UARTInternalBuffer;\r\n  b.enableRxOrTx = 1.0;\r\n\r\n  /* Start for MATLABSystem: '<S320>/UART//USART Read' */\r\n  b.mode = UART_RX_DMA_MODE;\r\n  b.peripheralPtr = LPUART1;\r\n  b.rxdmaPeripheralPtr = DMA1;\r\n  b.rxdmastream = LL_DMA_CHANNEL_1;\r\n  b.disableDMAIntOnError = false;\r\n\r\n  /* Start for MATLABSystem: '<S320>/UART//USART Read' */\r\n  b.buffer.rxBufferSize = 1024U;\r\n  b.buffer.rxBufferPtr = rxBufferPtr;\r\n  obj->UARTHandle = MW_LPUART_Initialize(&b);\r\n  obj->isSetupComplete = true;\r\n}\r\n\r\n/* Model step function for TID0 */\r\nvoid nucleo_g431re_ihm07m1_step0(void) /* Sample time: [0.0001s, 0.0s] */\r\n{\r\n  {                                    /* Sample time: [0.0001s, 0.0s] */\r\n    rate_monotonic_scheduler();\r\n  }\r\n}\r\n\r\n/* Model step function for TID1 */\r\nvoid nucleo_g431re_ihm07m1_step1(void) /* Sample time: [0.0005s, 0.0s] */\r\n{\r\n  int32_T y;\r\n  real32_T tmp[2];\r\n  real32_T u0;\r\n  uint32_T dataBytesToRead;\r\n  uint32_T receivedLength;\r\n  uint16_T status;\r\n\r\n  /* MATLABSystem: '<S320>/UART//USART Read' */\r\n  dataBytesToRead = getBytesToBeReadFromBuffer\r\n    (nucleo_g431re_ihm07m1_DWork.obj_e.UARTHandle, 8U, 0U);\r\n  if (dataBytesToRead > 0U) {\r\n    y = (int32_T)(dataBytesToRead % 4U);\r\n    receivedLength = dataBytesToRead - (uint32_T)y;\r\n    if (receivedLength > dataBytesToRead) {\r\n      receivedLength = 0U;\r\n    }\r\n\r\n    dataBytesToRead = receivedLength;\r\n    status = MW_LPUART_ReceiveUsingBuffer\r\n      (nucleo_g431re_ihm07m1_DWork.obj_e.UARTHandle, &tmp[0], dataBytesToRead,\r\n       &receivedLength);\r\n  } else {\r\n    status = MW_LPUART_GetReadErrorStatus\r\n      (nucleo_g431re_ihm07m1_DWork.obj_e.UARTHandle);\r\n  }\r\n\r\n  if (dataBytesToRead < 8U) {\r\n    status |= 1;\r\n  }\r\n\r\n  /* MATLABSystem: '<S320>/UART//USART Read' */\r\n  nucleo_g431re_ihm07m1_B.UARTUSARTRead_o1[0] = tmp[0];\r\n  nucleo_g431re_ihm07m1_B.UARTUSARTRead_o1[1] = tmp[1];\r\n\r\n  /* MATLABSystem: '<S320>/UART//USART Read' */\r\n  nucleo_g431re_ihm07m1_B.UARTUSARTRead_o2 = status;\r\n\r\n  /* RelationalOperator: '<S342>/Compare' incorporates:\r\n   *  Constant: '<S342>/Constant'\r\n   */\r\n  nucleo_g431re_ihm07m1_B.Compare = (nucleo_g431re_ihm07m1_B.UARTUSARTRead_o2 ==\r\n    0);\r\n\r\n  /* Outputs for Enabled SubSystem: '<S320>/Enabled Subsystem' incorporates:\r\n   *  EnablePort: '<S343>/Enable'\r\n   */\r\n  if (nucleo_g431re_ihm07m1_B.Compare) {\r\n    /* SignalConversion generated from: '<S343>/In1' incorporates:\r\n     *  MATLABSystem: '<S320>/UART//USART Read'\r\n     */\r\n    nucleo_g431re_ihm07m1_B.In1[0] = nucleo_g431re_ihm07m1_B.UARTUSARTRead_o1[0];\r\n    nucleo_g431re_ihm07m1_B.In1[1] = nucleo_g431re_ihm07m1_B.UARTUSARTRead_o1[1];\r\n  }\r\n\r\n  /* End of Outputs for SubSystem: '<S320>/Enabled Subsystem' */\r\n\r\n  /* DataTypeConversion: '<S320>/Data Type Conversion2' */\r\n  nucleo_g431re_ihm07m1_B.DataTypeConversion2 = (uint32_T)\r\n    nucleo_g431re_ihm07m1_B.In1[1];\r\n\r\n  /* SwitchCase: '<S6>/Switch Case' */\r\n  switch ((int32_T)nucleo_g431re_ihm07m1_B.DataTypeConversion2) {\r\n   case 1:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem' incorporates:\r\n     *  ActionPort: '<S321>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S321>/Data Store Write1' */\r\n    nucleo_g431re_ihm07m1_DWork.I_rated = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem' */\r\n    break;\r\n\r\n   case 2:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem2' incorporates:\r\n     *  ActionPort: '<S331>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S331>/Data Store Write2' */\r\n    nucleo_g431re_ihm07m1_DWork.V_rated = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem2' */\r\n    break;\r\n\r\n   case 3:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem3' incorporates:\r\n     *  ActionPort: '<S335>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S335>/Data Store Write4' */\r\n    nucleo_g431re_ihm07m1_DWork.speed_rated = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem3' */\r\n    break;\r\n\r\n   case 4:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem4' incorporates:\r\n     *  ActionPort: '<S336>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S336>/Data Store Write3' */\r\n    nucleo_g431re_ihm07m1_DWork.pole_pairs = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem4' */\r\n    break;\r\n\r\n   case 5:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem6' incorporates:\r\n     *  ActionPort: '<S338>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S338>/Data Store Write3' */\r\n    nucleo_g431re_ihm07m1_DWork.RsMeasTestTime = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem6' */\r\n    break;\r\n\r\n   case 6:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem7' incorporates:\r\n     *  ActionPort: '<S339>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S339>/Data Store Write3' */\r\n    nucleo_g431re_ihm07m1_DWork.R_board = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem7' */\r\n    break;\r\n\r\n   case 7:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem8' incorporates:\r\n     *  ActionPort: '<S340>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S340>/Data Store Write3' */\r\n    nucleo_g431re_ihm07m1_DWork.currentPU_RWV = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem8' */\r\n    break;\r\n\r\n   case 8:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem9' incorporates:\r\n     *  ActionPort: '<S341>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S341>/Data Store Write3' */\r\n    nucleo_g431re_ihm07m1_DWork.sigma = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem9' */\r\n    break;\r\n\r\n   case 9:\r\n    break;\r\n\r\n   case 10:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem5' incorporates:\r\n     *  ActionPort: '<S337>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S337>/Data Store Write3' */\r\n    nucleo_g431re_ihm07m1_DWork.inverter_V_max = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem5' */\r\n    break;\r\n\r\n   case 13:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem13' incorporates:\r\n     *  ActionPort: '<S324>/Action Port'\r\n     */\r\n    /* Saturate: '<S324>/Saturation' */\r\n    u0 = nucleo_g431re_ihm07m1_B.In1[0];\r\n    if (u0 > 0.5F) {\r\n      /* Saturate: '<S324>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_i = 0.5F;\r\n    } else if (u0 < 0.01F) {\r\n      /* Saturate: '<S324>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_i = 0.01F;\r\n    } else {\r\n      /* Saturate: '<S324>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_i = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S324>/Saturation' */\r\n\r\n    /* DataStoreWrite: '<S324>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.Vd_ref_OL = nucleo_g431re_ihm07m1_B.Saturation_i;\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem13' */\r\n    break;\r\n\r\n   case 14:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem14' incorporates:\r\n     *  ActionPort: '<S325>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S325>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.freq_low = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem14' */\r\n    break;\r\n\r\n   case 15:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem15' incorporates:\r\n     *  ActionPort: '<S326>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S326>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.freq_high = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem15' */\r\n    break;\r\n\r\n   case 16:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem16' incorporates:\r\n     *  ActionPort: '<S327>/Action Port'\r\n     */\r\n    /* DataStoreWrite: '<S327>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.freq_step = nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem16' */\r\n    break;\r\n\r\n   case 17:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem17' incorporates:\r\n     *  ActionPort: '<S328>/Action Port'\r\n     */\r\n    /* Saturate: '<S328>/Saturation' */\r\n    u0 = nucleo_g431re_ihm07m1_B.In1[0];\r\n    if (u0 > 0.5F) {\r\n      /* Saturate: '<S328>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_j = 0.5F;\r\n    } else if (u0 < 0.01F) {\r\n      /* Saturate: '<S328>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_j = 0.01F;\r\n    } else {\r\n      /* Saturate: '<S328>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_j = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S328>/Saturation' */\r\n\r\n    /* DataStoreWrite: '<S328>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.Vd_dc = nucleo_g431re_ihm07m1_B.Saturation_j;\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem17' */\r\n    break;\r\n\r\n   case 18:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem18' incorporates:\r\n     *  ActionPort: '<S329>/Action Port'\r\n     */\r\n    /* Saturate: '<S329>/Saturation' */\r\n    u0 = nucleo_g431re_ihm07m1_B.In1[0];\r\n    if (u0 > 0.9F) {\r\n      /* Saturate: '<S329>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_h = 0.9F;\r\n    } else if (u0 < 0.001F) {\r\n      /* Saturate: '<S329>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_h = 0.001F;\r\n    } else {\r\n      /* Saturate: '<S329>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_h = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S329>/Saturation' */\r\n\r\n    /* DataStoreWrite: '<S329>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.Vdq_amp = nucleo_g431re_ihm07m1_B.Saturation_h;\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem18' */\r\n    break;\r\n\r\n   case 19:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem19' incorporates:\r\n     *  ActionPort: '<S330>/Action Port'\r\n     */\r\n    /* Saturate: '<S330>/Saturation' */\r\n    u0 = nucleo_g431re_ihm07m1_B.In1[0];\r\n    if (u0 > 0.5F) {\r\n      /* Saturate: '<S330>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_d = 0.5F;\r\n    } else if (u0 < 0.05F) {\r\n      /* Saturate: '<S330>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_d = 0.05F;\r\n    } else {\r\n      /* Saturate: '<S330>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_d = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S330>/Saturation' */\r\n\r\n    /* DataStoreWrite: '<S330>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.Iq_ref_CL = nucleo_g431re_ihm07m1_B.Saturation_d;\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem19' */\r\n    break;\r\n\r\n   case 20:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem20' incorporates:\r\n     *  ActionPort: '<S332>/Action Port'\r\n     */\r\n    /* Saturate: '<S332>/Saturation' */\r\n    u0 = nucleo_g431re_ihm07m1_B.In1[0];\r\n    if (u0 > 1.0F) {\r\n      /* Saturate: '<S332>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_fo = 1.0F;\r\n    } else if (u0 < 0.1F) {\r\n      /* Saturate: '<S332>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_fo = 0.1F;\r\n    } else {\r\n      /* Saturate: '<S332>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_fo = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S332>/Saturation' */\r\n\r\n    /* DataStoreWrite: '<S332>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.under_voltage_limit =\r\n      nucleo_g431re_ihm07m1_B.Saturation_fo;\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem20' */\r\n    break;\r\n\r\n   case 21:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem21' incorporates:\r\n     *  ActionPort: '<S333>/Action Port'\r\n     */\r\n    /* Saturate: '<S333>/Saturation' */\r\n    u0 = nucleo_g431re_ihm07m1_B.In1[0];\r\n    if (u0 > 1.2F) {\r\n      /* Saturate: '<S333>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_f = 1.2F;\r\n    } else if (u0 < 0.2F) {\r\n      /* Saturate: '<S333>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_f = 0.2F;\r\n    } else {\r\n      /* Saturate: '<S333>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation_f = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S333>/Saturation' */\r\n\r\n    /* DataStoreWrite: '<S333>/Data Store Write' */\r\n    nucleo_g431re_ihm07m1_DWork.over_current_limit =\r\n      nucleo_g431re_ihm07m1_B.Saturation_f;\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem21' */\r\n    break;\r\n\r\n   case 22:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem22' incorporates:\r\n     *  ActionPort: '<S334>/Action Port'\r\n     */\r\n    /* Saturate: '<S334>/Saturation' */\r\n    u0 = nucleo_g431re_ihm07m1_B.In1[0];\r\n    if (u0 > 0.7F) {\r\n      /* Saturate: '<S334>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation = 0.7F;\r\n    } else if (u0 < 0.25F) {\r\n      /* Saturate: '<S334>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation = 0.25F;\r\n    } else {\r\n      /* Saturate: '<S334>/Saturation' */\r\n      nucleo_g431re_ihm07m1_B.Saturation = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S334>/Saturation' */\r\n\r\n    /* DataStoreWrite: '<S334>/Data Store Write1' */\r\n    nucleo_g431re_ihm07m1_DWork.inertia_end_speed =\r\n      nucleo_g431re_ihm07m1_B.Saturation;\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem22' */\r\n    break;\r\n\r\n   case 23:\r\n    /* Outputs for IfAction SubSystem: '<S6>/Switch Case Action Subsystem10' incorporates:\r\n     *  ActionPort: '<S322>/Action Port'\r\n     */\r\n    /* DataTypeConversion: '<S322>/Data Type Conversion' */\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion = (uint32_T)\r\n      nucleo_g431re_ihm07m1_B.In1[0];\r\n\r\n    /* S-Function (sfix_bitop): '<S347>/Bitwise AND1' incorporates:\r\n     *  Constant: '<S347>/Constant1'\r\n     */\r\n    nucleo_g431re_ihm07m1_B.BitwiseAND1 =\r\n      nucleo_g431re_ihm07m1_B.DataTypeConversion & 65280U;\r\n\r\n    /* ArithShift: '<S347>/Shift Arithmetic' incorporates:\r\n     *  S-Function (sfix_bitop): '<S347>/Bitwise AND1'\r\n     */\r\n    nucleo_g431re_ihm07m1_B.ShiftArithmetic =\r\n      nucleo_g431re_ihm07m1_B.BitwiseAND1 >> 8;\r\n\r\n    /* DataTypeConversion: '<S347>/Data Type Conversion1' */\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion1 = (real32_T)\r\n      nucleo_g431re_ihm07m1_B.ShiftArithmetic;\r\n\r\n    /* DataStoreWrite: '<S322>/Data Store Write1' */\r\n    nucleo_g431re_ihm07m1_DWork.selSig1 =\r\n      nucleo_g431re_ihm07m1_B.DataTypeConversion1;\r\n\r\n    /* S-Function (sfix_bitop): '<S347>/Bitwise AND2' incorporates:\r\n     *  Constant: '<S347>/Constant2'\r\n     */\r\n    nucleo_g431re_ihm07m1_B.BitwiseAND2 =\r\n      nucleo_g431re_ihm07m1_B.DataTypeConversion & 254U;\r\n\r\n    /* ArithShift: '<S347>/Shift Arithmetic1' incorporates:\r\n     *  S-Function (sfix_bitop): '<S347>/Bitwise AND2'\r\n     */\r\n    nucleo_g431re_ihm07m1_B.ShiftArithmetic1 =\r\n      nucleo_g431re_ihm07m1_B.BitwiseAND2 >> 1;\r\n\r\n    /* DataTypeConversion: '<S347>/Data Type Conversion2' */\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion2_n = (real32_T)\r\n      nucleo_g431re_ihm07m1_B.ShiftArithmetic1;\r\n\r\n    /* DataStoreWrite: '<S322>/Data Store Write2' */\r\n    nucleo_g431re_ihm07m1_DWork.selSig2 =\r\n      nucleo_g431re_ihm07m1_B.DataTypeConversion2_n;\r\n\r\n    /* S-Function (sfix_bitop): '<S347>/Bitwise AND' incorporates:\r\n     *  Constant: '<S347>/Constant3'\r\n     */\r\n    nucleo_g431re_ihm07m1_B.BitwiseAND =\r\n      nucleo_g431re_ihm07m1_B.DataTypeConversion & 1U;\r\n\r\n    /* UnitDelay: '<S347>/Unit Delay' */\r\n    nucleo_g431re_ihm07m1_B.UnitDelay =\r\n      nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_n;\r\n\r\n    /* RelationalOperator: '<S347>/Relational Operator' */\r\n    nucleo_g431re_ihm07m1_B.RelationalOperator =\r\n      (nucleo_g431re_ihm07m1_B.UnitDelay != nucleo_g431re_ihm07m1_B.BitwiseAND);\r\n\r\n    /* Switch: '<S347>/Switch' */\r\n    if (nucleo_g431re_ihm07m1_B.RelationalOperator) {\r\n      /* Switch: '<S347>/Switch' */\r\n      nucleo_g431re_ihm07m1_B.Switch = (real32_T)\r\n        nucleo_g431re_ihm07m1_B.BitwiseAND;\r\n    } else {\r\n      /* DataStoreRead: '<S347>/Data Store Read' */\r\n      nucleo_g431re_ihm07m1_B.DataStoreRead =\r\n        nucleo_g431re_ihm07m1_DWork.testEnableFromHost;\r\n\r\n      /* Switch: '<S347>/Switch' */\r\n      nucleo_g431re_ihm07m1_B.Switch = nucleo_g431re_ihm07m1_B.DataStoreRead;\r\n    }\r\n\r\n    /* End of Switch: '<S347>/Switch' */\r\n\r\n    /* DataStoreWrite: '<S322>/Data Store Write3' */\r\n    nucleo_g431re_ihm07m1_DWork.testEnableFromHost =\r\n      nucleo_g431re_ihm07m1_B.Switch;\r\n\r\n    /* Update for UnitDelay: '<S347>/Unit Delay' */\r\n    nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_n =\r\n      nucleo_g431re_ihm07m1_B.BitwiseAND;\r\n\r\n    /* End of Outputs for SubSystem: '<S6>/Switch Case Action Subsystem10' */\r\n    break;\r\n\r\n   default:\r\n    /* no actions */\r\n    break;\r\n  }\r\n\r\n  /* End of SwitchCase: '<S6>/Switch Case' */\r\n}\r\n\r\n/* Model step function for TID2 */\r\nvoid nucleo_g431re_ihm07m1_step2(void) /* Sample time: [0.5s, 0.0s] */\r\n{\r\n  GPIO_TypeDef * portNameLoc;\r\n  int32_T c;\r\n\r\n  /* UnitDelay: '<S4>/Unit Delay' */\r\n  nucleo_g431re_ihm07m1_B.UnitDelay_m =\r\n    nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_h;\r\n\r\n  /* MATLABSystem: '<S316>/Digital Port Write' */\r\n  portNameLoc = GPIOA;\r\n  if (nucleo_g431re_ihm07m1_B.UnitDelay_m) {\r\n    c = 32;\r\n  } else {\r\n    c = 0;\r\n  }\r\n\r\n  LL_GPIO_SetOutputPin(portNameLoc, (uint32_T)c);\r\n  LL_GPIO_ResetOutputPin(portNameLoc, ~(uint32_T)c & 32U);\r\n\r\n  /* End of MATLABSystem: '<S316>/Digital Port Write' */\r\n\r\n  /* Logic: '<S4>/NOT' */\r\n  nucleo_g431re_ihm07m1_B.NOT = !nucleo_g431re_ihm07m1_B.UnitDelay_m;\r\n\r\n  /* Update for UnitDelay: '<S4>/Unit Delay' */\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_h = nucleo_g431re_ihm07m1_B.NOT;\r\n}\r\n\r\n/* Model initialize function */\r\nvoid nucleo_g431re_ihm07m1_initialize(void)\r\n{\r\n  /* Registration code */\r\n\r\n  /* initialize real-time model */\r\n  (void) memset((void *)nucleo_g431re_ihm07m1_M, 0,\r\n                sizeof(RT_MODEL_nucleo_g431re_ihm07m1));\r\n\r\n  /* block I/O */\r\n  (void) memset(((void *) &nucleo_g431re_ihm07m1_B), 0,\r\n                sizeof(BlockIO_nucleo_g431re_ihm07m1));\r\n\r\n  {\r\n    int32_T i;\r\n    for (i = 0; i < 5; i++) {\r\n      nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[i] = 0.0F;\r\n    }\r\n\r\n    for (i = 0; i < 10; i++) {\r\n      nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[i] = 0.0F;\r\n    }\r\n\r\n    for (i = 0; i < 6; i++) {\r\n      nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[i] = 0.0F;\r\n    }\r\n\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion2_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation_fo = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation_d = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation_i = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UARTUSARTRead_o1[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UARTUSARTRead_o1[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.In1[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.In1[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay3 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion4[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion4[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion4[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion4[3] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.count_to_PU[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.count_to_PU[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.count_to_PU[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.count_to_PU[3] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Vab = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Vca = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum3 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Va = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Vbc = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum4 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Vb = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay3_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay4 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay9 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_h[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_h[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_e[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_e[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum6[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum6[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_e[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_e[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_c[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_c[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_o[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_o[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_b[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_b[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1_i[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1_i[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum6_p[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum6_p[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_i = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Scaling = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum3_i = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Delay_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead3 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Scaling1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_m = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_ej[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_ej[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_io = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1_io = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum6_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum3_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_d = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Delay_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_im = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum1_o = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_b[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_b[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_oq = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1_c = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum6_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_d = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Merge_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.indexing = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup[3] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum3_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion1_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum4_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum5 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_e = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum6_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_o = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead1_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion4_f[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion4_f[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.count_to_PU1[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.count_to_PU1[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay2_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_g[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_g[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_o = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_nf = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_em = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_e = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_m = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay1_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_c[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_c[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.MultiportSwitch[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.MultiportSwitch[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_oc = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead1_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_ct = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Divide = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_g0 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_c[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_c[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Divide_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead1_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead2_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead3_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead4 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead5 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead6 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead7 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead8 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead9 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead2_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay8 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.curTime = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_ad = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead3_e = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead4_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead5_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead8_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead7_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead1_km = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead6_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead9_e = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.inverter_V_max = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead10 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay4_m = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.PWM_Enable = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_o[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_o[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_o[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_e = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Vq = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TmpSignalConversionAtBytePackIn[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TmpSignalConversionAtBytePackIn[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.estimatedParameter = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_lx = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead1_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Abs = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Abs1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_ms = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.derating = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Merge_c = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum2_d = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_pz = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Divide_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_by = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Divide1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.testNumOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.injFreqOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.refSignalOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.refSignalOut1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.estimatedParameterOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.testEnableOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.estParIdxOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Kp_iOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Ki_iOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.PhaseDiff = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add_k[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add_k[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add_k[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.PWM_Counter_Period[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.PWM_Counter_Period[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.PWM_Counter_Period[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.sqrt3_by_two = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.one_by_two = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.add_c = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.add_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Min = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Max = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.one_by_two_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add3 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_a[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_a[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_a[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_ll = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Merge_c5 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Merge_i = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IndexVector_b[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IndexVector_b[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.OutportBufferForRefVq = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.indexing_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion1_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum2_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_j[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_j[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_j[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_j[3] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum3_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum4_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.indexing_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion1_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum2_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_g[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_g[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_g[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_g[3] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum3_d = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_cm = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum4_hf = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_oe = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead_ga = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead4_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_i = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_o = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add_ge = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum1_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Add1_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead1_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.PProdOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Integrator = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.PProdOut_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Integrator_i = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_c = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Saturation_jy = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_lw = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_lr = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum1_e = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Merge_b[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Merge_b[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead2_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DeadZone = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_oa = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IProdOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_i = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DeadZone_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IProdOut_c = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_o = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_l5[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_l5[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.SquareRoot = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_b[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_b[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_cx = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product2_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Merge_d = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_d3 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Switch1_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sqrt = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_c = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Eps = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead4_n = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.rpm2freq01xspeed_rated = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead2_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_fr = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Frequency = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Vbyf = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead3_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataStoreRead4_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product2_k = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Divide_o = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Correction_Factor_sinePWM = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Amplitude = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnaryMinus = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.position_increment = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.scaleIn = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.UnitDelay_gn = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.scaleOut = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Eps_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.convert_pu = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Merge_h = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.indexing_kt = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_p[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_p[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_p[2] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Lookup_p[3] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum3_bh = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.DataTypeConversion1_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum2_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product_cg = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum4_p = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum5_l = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Product1_kj = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum6_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Ka = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.one_by_two_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.sqrt3_by_two_e = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.add_b_d = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Kb = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.add_c_f = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Kc = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Kalpha = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Kbeta = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Divide_j = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sample_Time = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Sum_kc = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_o[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Gain_o[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IfActionSubsystem1.Convert_back = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IfActionSubsystem.Convert_back = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IfActionSubsystem1_a.Convert_back = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IfActionSubsystem_h.Convert_back = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate_k.Add = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate_k.DataTypeConversion1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate_k.Add1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate_k.Input = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IfActionSubsystem1_b.Convert_back = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IfActionSubsystem_d.Convert_back = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate_f.Add = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate_f.DataTypeConversion1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate_f.Add1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate_f.Input = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate.Add = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate.DataTypeConversion1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate.Add1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.Accumulate.Input = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_o.a_plus_2b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_o.one_by_sqrt3 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_o.algDD_o1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_o.algDD_o2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IfActionSubsystem1_g.Convert_back = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.IfActionSubsystem_b.Convert_back = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.qcos = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.dsin = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.sum_beta = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.dcos = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.qsin = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.sum_alpha = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.Switch[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.Switch[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.algDD_o1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.algDD_o2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.qcos = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.dsin = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.sum_beta = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.dcos = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.qsin = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.sum_alpha = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.Switch[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.Switch[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.acos_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.bsin = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.sum_Ds = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.bcos = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.asin_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.sum_Qs = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.Switch[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.Switch[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k.a_plus_2b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k.one_by_sqrt3 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k.algDD_o1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k.algDD_o2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.acos_b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.bsin = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.sum_Ds = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.bcos = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.asin_a = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.sum_Qs = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.Switch[0] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.Switch[1] = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.algDD_o1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwoinputsCRL.algDD_o2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap.a_plus_2b = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap.one_by_sqrt3 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap.algDD_o1 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.TwophaseCRLwrap.algDD_o2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_e.Atan2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_e.Switch = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_e.algDD = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_e.Gain = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_e.Switch_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_e.Bias = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_n.Atan2 = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_n.Switch = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_n.algDD = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_n.Gain = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_n.Switch_g = 0.0F;\r\n    nucleo_g431re_ihm07m1_B.atan2_n.Bias = 0.0F;\r\n  }\r\n\r\n  /* states (dwork) */\r\n  (void) memset((void *)&nucleo_g431re_ihm07m1_DWork, 0,\r\n                sizeof(D_Work_nucleo_g431re_ihm07m1));\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay3_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay3_DSTATE_i = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay4_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay9_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_a[0] = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_a[1] = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay1_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay2_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_d[0] = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_d[1] = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Delay_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_m = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Delay_DSTATE_h = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_b = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay2_DSTATE_m = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_i = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_f = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay1_DSTATE_m = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_c = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay8_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay4_DSTATE_n = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_e = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_o = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_j = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE_c = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_ba = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.V_rated = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.speed_rated = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.pole_pairs = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.RsMeasTestTime = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.selSig2 = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.selSig1 = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.sigma = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.R_board = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.inverter_V_max = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Vd_ref_OL = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.freq_low = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.freq_high = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.freq_step = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Vd_dc = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Vdq_amp = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Iq_ref_CL = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.under_voltage_limit = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.over_current_limit = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.inertia_end_speed = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.testEnableFromHost = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.currentPU_RWV = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.I_rated = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Rs = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Ld = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Lq = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Bemf = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.J = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.B = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Kp_i = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Ki_i = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.errorID = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.PhaseDiffValid = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Ia_avg_cal = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Ib_avg_cal = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.errorID_m = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.estParIdx = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.phaseDiffRad = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLd = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLq = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.flagNextVal = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.delay = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.estimatedParameter = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.voltagePU_RWV = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Kp_i_d = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Ki_i_d = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.PhaseDiffVal = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.testNum = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.testEnable = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.injFreq = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.lambda = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.speed_radPerSec = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.estL = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.numWaves = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.refSignal = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.refSignal1 = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.savedTimeInstance = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.timeInstance1 = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.sinIdx = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.count1 = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.count3 = 0.0F;\r\n\r\n  {\r\n    int32_T i;\r\n    for (i = 0; i < 1000; i++) {\r\n      nucleo_g431re_ihm07m1_DWork.arraySine[i] = 0.0F;\r\n    }\r\n  }\r\n\r\n  nucleo_g431re_ihm07m1_DWork.max = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.min = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig1 = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig2 = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig1Prev = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig2Prev = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig1Mean = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig2Mean = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig3Mean = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig4Mean = 0.0F;\r\n  nucleo_g431re_ihm07m1_DWork.Sig5Mean = 0.0F;\r\n\r\n  {\r\n    TIM_Type_T b;\r\n    uint32_T freq;\r\n    boolean_T isSlaveModeTriggerEnabled;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory10' */\r\n    nucleo_g431re_ihm07m1_DWork.V_rated = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory11' */\r\n    nucleo_g431re_ihm07m1_DWork.speed_rated = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory12' */\r\n    nucleo_g431re_ihm07m1_DWork.pole_pairs = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory13' */\r\n    nucleo_g431re_ihm07m1_DWork.RsMeasTestTime = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory14' */\r\n    nucleo_g431re_ihm07m1_DWork.selSig2 = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory15' */\r\n    nucleo_g431re_ihm07m1_DWork.selSig1 = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory18' */\r\n    nucleo_g431re_ihm07m1_DWork.sigma = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory20' */\r\n    nucleo_g431re_ihm07m1_DWork.R_board = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory28' */\r\n    nucleo_g431re_ihm07m1_DWork.inverter_V_max = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory31' */\r\n    nucleo_g431re_ihm07m1_DWork.Vd_ref_OL = 0.1F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory32' */\r\n    nucleo_g431re_ihm07m1_DWork.freq_low = 400.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory33' */\r\n    nucleo_g431re_ihm07m1_DWork.freq_high = 1000.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory34' */\r\n    nucleo_g431re_ihm07m1_DWork.freq_step = 10.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory35' */\r\n    nucleo_g431re_ihm07m1_DWork.Vd_dc = 0.1F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory36' */\r\n    nucleo_g431re_ihm07m1_DWork.Vdq_amp = 0.05F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory37' */\r\n    nucleo_g431re_ihm07m1_DWork.Iq_ref_CL = 0.2F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory38' */\r\n    nucleo_g431re_ihm07m1_DWork.under_voltage_limit = 0.8F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory39' */\r\n    nucleo_g431re_ihm07m1_DWork.over_current_limit = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory41' */\r\n    nucleo_g431re_ihm07m1_DWork.inertia_end_speed = 0.25F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory7' */\r\n    nucleo_g431re_ihm07m1_DWork.testEnableFromHost = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory8' */\r\n    nucleo_g431re_ihm07m1_DWork.currentPU_RWV = 0.1F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory9' */\r\n    nucleo_g431re_ihm07m1_DWork.I_rated = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory' */\r\n    nucleo_g431re_ihm07m1_DWork.Rs = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory16' */\r\n    nucleo_g431re_ihm07m1_DWork.Ld = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory17' */\r\n    nucleo_g431re_ihm07m1_DWork.Lq = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory19' */\r\n    nucleo_g431re_ihm07m1_DWork.Bemf = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory21' */\r\n    nucleo_g431re_ihm07m1_DWork.J = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory22' */\r\n    nucleo_g431re_ihm07m1_DWork.B = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory30' */\r\n    nucleo_g431re_ihm07m1_DWork.disableOL = true;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory5' */\r\n    nucleo_g431re_ihm07m1_DWork.Ia_avg_cal = 1.0F;\r\n\r\n    /* Start for DataStoreMemory: '<Root>/Data Store Memory6' */\r\n    nucleo_g431re_ihm07m1_DWork.Ib_avg_cal = 1.0F;\r\n    nucleo_g431re_ih_PrevZCSigState.TriggeredSubsystem_Trig_ZCE =\r\n      UNINITIALIZED_ZCSIG;\r\n    nucleo_g431re_ih_PrevZCSigState.SaveToMemory_Trig_ZCE = UNINITIALIZED_ZCSIG;\r\n    nucleo_g431re_ih_PrevZCSigState.Delay_Reset_ZCE = UNINITIALIZED_ZCSIG;\r\n    nucleo_g431re_ih_PrevZCSigState.Delay_Reset_ZCE_l = UNINITIALIZED_ZCSIG;\r\n\r\n    /* SystemInitialize for S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' incorporates:\r\n     *  SubSystem: '<Root>/Function-Call Subsystem'\r\n     */\r\n    /* System initialize for function-call system: '<Root>/Function-Call Subsystem' */\r\n\r\n    /* Start for MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n    nucleo_g431re_ihm07m1_DWork.obj_h.isInitialized = 0;\r\n    nucleo_g431re_ihm07m1_DWork.obj_h.matlabCodegenIsDeleted = false;\r\n    nucleo_g431re_ihm07m1_DWork.objisempty_m0 = true;\r\n    nucleo_g431re__SystemCore_setup(&nucleo_g431re_ihm07m1_DWork.obj_h);\r\n\r\n    /* SystemInitialize for S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' incorporates:\r\n     *  SubSystem: '<Root>/Alogrithm'\r\n     */\r\n    /* System initialize for function-call system: '<Root>/Alogrithm' */\r\n    {\r\n      int32_T i;\r\n\r\n      /* InitializeConditions for UnitDelay: '<S13>/Unit Delay9' */\r\n      nucleo_g431re_ihm07m1_DWork.UnitDelay9_DSTATE = 1.0F;\r\n\r\n      /* InitializeConditions for Delay: '<S37>/Delay' */\r\n      nucleo_g431re_ihm07m1_DWork.Delay_DSTATE = 0.0F;\r\n\r\n      /* InitializeConditions for Delay: '<S36>/Delay' */\r\n      nucleo_g431re_ihm07m1_DWork.Delay_DSTATE_h = 0.0F;\r\n\r\n      /* InitializeConditions for Delay: '<S50>/Delay' */\r\n      nucleo_g431re_ihm07m1_DWork.CircBufIdx = 0U;\r\n\r\n      /* InitializeConditions for UnitDelay: '<S301>/Unit Delay' */\r\n      nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_oq = true;\r\n\r\n      /* SystemInitialize for Enabled SubSystem: '<S60>/Control' */\r\n      /* InitializeConditions for DiscreteIntegrator: '<S210>/Integrator' */\r\n      nucleo_g431re_ihm07m1_DWork.Integrator_PrevResetState = 0;\r\n      nucleo_g431re_ihm07m1_DWork.Integrator_IC_LOADING = 1U;\r\n\r\n      /* InitializeConditions for DiscreteIntegrator: '<S158>/Integrator' */\r\n      nucleo_g431re_ihm07m1_DWork.Integrator_PrevResetState_k = 0;\r\n      nucleo_g431re_ihm07m1_DWork.Integrator_IC_LOADING_g = 1U;\r\n\r\n      /* SystemInitialize for Merge: '<S106>/Merge' */\r\n      nucleo_g431re_ihm07m1_B.Merge_b[0] = 0.0F;\r\n      nucleo_g431re_ihm07m1_B.Merge_b[1] = 0.0F;\r\n\r\n      /* End of SystemInitialize for SubSystem: '<S60>/Control' */\r\n\r\n      /* SystemInitialize for MATLAB Function: '<S13>/MATLAB Function' */\r\n      nucleo_g431re_ihm07m1_DWork.voltagePU_RWV_not_empty = false;\r\n      nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.errorID_m = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.estParIdx = 20.0F;\r\n      nucleo_g431re_ihm07m1_DWork.phaseDiffRad = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLd = 1.0F;\r\n      nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLq = 1.0F;\r\n      nucleo_g431re_ihm07m1_DWork.flagNextVal = 1.0F;\r\n      nucleo_g431re_ihm07m1_DWork.delay = 1.0F;\r\n      nucleo_g431re_ihm07m1_DWork.estimatedParameter = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Kp_i_d = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Ki_i_d = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.PhaseDiffVal = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.testNum = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.testEnable = 1.0F;\r\n      nucleo_g431re_ihm07m1_DWork.injFreq = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.lambda = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.speed_radPerSec = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.estL = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.numWaves = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.refSignal = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.refSignal1 = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.savedTimeInstance = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.timeInstance1 = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.sinIdx = 1.0F;\r\n      nucleo_g431re_ihm07m1_DWork.count1 = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.count3 = 0.0F;\r\n      for (i = 0; i < 1000; i++) {\r\n        nucleo_g431re_ihm07m1_DWork.arraySine[i] = 0.0F;\r\n      }\r\n\r\n      nucleo_g431re_ihm07m1_DWork.max = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.min = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig1 = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig2 = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig1Prev = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig2Prev = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig1Mean = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig2Mean = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig3Mean = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig4Mean = 0.0F;\r\n      nucleo_g431re_ihm07m1_DWork.Sig5Mean = 0.0F;\r\n\r\n      /* End of SystemInitialize for MATLAB Function: '<S13>/MATLAB Function' */\r\n\r\n      /* SystemInitialize for Iterator SubSystem: '<S300>/While Iterator Subsystem' */\r\n      /* Start for MATLABSystem: '<S306>/UART//USART Write' */\r\n      nucleo_g431re_ihm07m1_DWork.obj_o.matlabCodegenIsDeleted = false;\r\n      nucleo_g431re_ihm07m1_DWork.objisempty_a = true;\r\n      nucleo_g431re_ihm07m1_DWork.obj_o.isSetupComplete = false;\r\n      nucleo_g431re_ihm07m1_DWork.obj_o.isInitialized = 1;\r\n      nucleo_g431_UARTWrite_setupImpl(&nucleo_g431re_ihm07m1_DWork.obj_o);\r\n      nucleo_g431re_ihm07m1_DWork.obj_o.isSetupComplete = true;\r\n\r\n      /* End of SystemInitialize for SubSystem: '<S300>/While Iterator Subsystem' */\r\n\r\n      /* SystemInitialize for Triggered SubSystem: '<S15>/SaveToMemory' */\r\n      /* SystemInitialize for SignalConversion generated from: '<S287>/estParIdx' incorporates:\r\n       *  Outport: '<S287>/Idx'\r\n       */\r\n      nucleo_g431re_ihm07m1_B.estParIdx = 20U;\r\n\r\n      /* End of SystemInitialize for SubSystem: '<S15>/SaveToMemory' */\r\n\r\n      /* Start for MATLABSystem: '<S271>/Analog to Digital Converter' */\r\n      nucleo_g431re_ihm07m1_DWork.obj.isInitialized = 0;\r\n      nucleo_g431re_ihm07m1_DWork.obj.matlabCodegenIsDeleted = false;\r\n      nucleo_g431re_ihm07m1_DWork.objisempty_e = true;\r\n      nucleo_g431r_SystemCore_setup_h(&nucleo_g431re_ihm07m1_DWork.obj);\r\n\r\n      /* Start for MATLABSystem: '<S265>/Digital Port Write' */\r\n      nucleo_g431re_ihm07m1_DWork.objisempty_m = true;\r\n      nucleo_g431re_ihm07m1_DWork.obj_g.isInitialized = 1;\r\n\r\n      /* Start for MATLABSystem: '<S275>/PWM Output' */\r\n      nucleo_g431re_ihm07m1_DWork.obj_f.matlabCodegenIsDeleted = false;\r\n      nucleo_g431re_ihm07m1_DWork.objisempty_h = true;\r\n      nucleo_g431re_ihm07m1_DWork.obj_f.isSetupComplete = false;\r\n      nucleo_g431re_ihm07m1_DWork.obj_f.isInitialized = 1;\r\n      nucleo_g431_PWMOutput_setupImpl(&nucleo_g431re_ihm07m1_DWork.obj_f);\r\n      nucleo_g431re_ihm07m1_DWork.obj_f.isSetupComplete = true;\r\n    }\r\n\r\n    /* SystemInitialize for Atomic SubSystem: '<Root>/Initialize Function' */\r\n    /* Start for MATLABSystem: '<S319>/PWM Output' */\r\n    nucleo_g431re_ihm07m1_DWork.obj_a.matlabCodegenIsDeleted = false;\r\n    nucleo_g431re_ihm07m1_DWork.objisempty_o = true;\r\n    nucleo_g431re_ihm07m1_DWork.obj_a.isInitialized = 1;\r\n    b.PeripheralPtr = TIM1;\r\n    b.isCenterAlignedMode = false;\r\n    b.repetitionCounter = 0U;\r\n    nucleo_g431re_ihm07m1_DWork.obj_a.TimerHandle = Timer_Handle_Init(&b);\r\n    enableTimerInterrupts(nucleo_g431re_ihm07m1_DWork.obj_a.TimerHandle, 0);\r\n    isSlaveModeTriggerEnabled = isSlaveTriggerModeEnabled\r\n      (nucleo_g431re_ihm07m1_DWork.obj_a.TimerHandle);\r\n    if (!isSlaveModeTriggerEnabled) {\r\n      enableCounter(nucleo_g431re_ihm07m1_DWork.obj_a.TimerHandle, true);\r\n    }\r\n\r\n    nucleo_g431re_ihm07m1_DWork.obj_a.isSetupComplete = true;\r\n\r\n    /* End of SystemInitialize for SubSystem: '<Root>/Initialize Function' */\r\n\r\n    /* Start for MATLABSystem: '<S320>/UART//USART Read' */\r\n    nucleo_g431re_ihm07m1_DWork.obj_e.isInitialized = 0;\r\n    nucleo_g431re_ihm07m1_DWork.obj_e.matlabCodegenIsDeleted = false;\r\n    nucleo_g431re_ihm07m1_DWork.objisempty = true;\r\n    nucleo_g431r_SystemCore_setup_f(&nucleo_g431re_ihm07m1_DWork.obj_e);\r\n\r\n    /* Start for MATLABSystem: '<S316>/Digital Port Write' */\r\n    nucleo_g431re_ihm07m1_DWork.objisempty_c = true;\r\n    nucleo_g431re_ihm07m1_DWork.obj_k.isInitialized = 1;\r\n\r\n    /* Outputs for Atomic SubSystem: '<Root>/Initialize Function' */\r\n    /* MATLABSystem: '<S319>/PWM Output' incorporates:\r\n     *  Constant: '<S5>/Constant'\r\n     */\r\n    freq = checkFrequencyAndDutyCycleLimits\r\n      (nucleo_g431re_ihm07m1_DWork.obj_a.TimerHandle, 8500U);\r\n    setFrequencyAccToInput(nucleo_g431re_ihm07m1_DWork.obj_a.TimerHandle, freq);\r\n\r\n    /* End of Outputs for SubSystem: '<Root>/Initialize Function' */\r\n  }\r\n}\r\n\r\n/* Model terminate function */\r\nvoid nucleo_g431re_ihm07m1_terminate(void)\r\n{\r\n  /* End of Terminate for S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' */\r\n\r\n  /* Terminate for S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' incorporates:\r\n   *  SubSystem: '<Root>/Function-Call Subsystem'\r\n   */\r\n  /* Termination for function-call system: '<Root>/Function-Call Subsystem' */\r\n\r\n  /* Terminate for MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n  if (!nucleo_g431re_ihm07m1_DWork.obj_h.matlabCodegenIsDeleted) {\r\n    nucleo_g431re_ihm07m1_DWork.obj_h.matlabCodegenIsDeleted = true;\r\n    if ((nucleo_g431re_ihm07m1_DWork.obj_h.isInitialized == 1) &&\r\n        nucleo_g431re_ihm07m1_DWork.obj_h.isSetupComplete) {\r\n      ADC_Handle_Deinit(nucleo_g431re_ihm07m1_DWork.obj_h.ADCHandle,\r\n                        ADC_INTERRUPT_MODE, 0);\r\n    }\r\n  }\r\n\r\n  /* End of Terminate for MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n\r\n  /* Terminate for S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' incorporates:\r\n   *  SubSystem: '<Root>/Alogrithm'\r\n   */\r\n  /* Termination for function-call system: '<Root>/Alogrithm' */\r\n\r\n  /* Terminate for MATLABSystem: '<S271>/Analog to Digital Converter' */\r\n  if (!nucleo_g431re_ihm07m1_DWork.obj.matlabCodegenIsDeleted) {\r\n    nucleo_g431re_ihm07m1_DWork.obj.matlabCodegenIsDeleted = true;\r\n    if ((nucleo_g431re_ihm07m1_DWork.obj.isInitialized == 1) &&\r\n        nucleo_g431re_ihm07m1_DWork.obj.isSetupComplete) {\r\n      ADC_Handle_Deinit(nucleo_g431re_ihm07m1_DWork.obj.ADCHandle,\r\n                        ADC_INTERRUPT_MODE, 0);\r\n    }\r\n  }\r\n\r\n  /* End of Terminate for MATLABSystem: '<S271>/Analog to Digital Converter' */\r\n\r\n  /* Terminate for MATLABSystem: '<S275>/PWM Output' */\r\n  if (!nucleo_g431re_ihm07m1_DWork.obj_f.matlabCodegenIsDeleted) {\r\n    nucleo_g431re_ihm07m1_DWork.obj_f.matlabCodegenIsDeleted = true;\r\n    if ((nucleo_g431re_ihm07m1_DWork.obj_f.isInitialized == 1) &&\r\n        nucleo_g431re_ihm07m1_DWork.obj_f.isSetupComplete) {\r\n      disableCounter(nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle);\r\n      disableTimerInterrupts(nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle, 0);\r\n      disableTimerChannel1(nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle,\r\n                           ENABLE_CH);\r\n      disableTimerChannel2(nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle,\r\n                           ENABLE_CH);\r\n      disableTimerChannel3(nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle,\r\n                           ENABLE_CH);\r\n    }\r\n  }\r\n\r\n  /* End of Terminate for MATLABSystem: '<S275>/PWM Output' */\r\n\r\n  /* Terminate for Iterator SubSystem: '<S300>/While Iterator Subsystem' */\r\n  /* Terminate for MATLABSystem: '<S306>/UART//USART Write' */\r\n  if (!nucleo_g431re_ihm07m1_DWork.obj_o.matlabCodegenIsDeleted) {\r\n    nucleo_g431re_ihm07m1_DWork.obj_o.matlabCodegenIsDeleted = true;\r\n    if ((nucleo_g431re_ihm07m1_DWork.obj_o.isInitialized == 1) &&\r\n        nucleo_g431re_ihm07m1_DWork.obj_o.isSetupComplete) {\r\n      MW_LPUART_DeInit(nucleo_g431re_ihm07m1_DWork.obj_o.UARTHandle);\r\n    }\r\n  }\r\n\r\n  /* End of Terminate for MATLABSystem: '<S306>/UART//USART Write' */\r\n  /* End of Terminate for SubSystem: '<S300>/While Iterator Subsystem' */\r\n\r\n  /* End of Terminate for S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' */\r\n\r\n  /* Terminate for MATLABSystem: '<S320>/UART//USART Read' */\r\n  if (!nucleo_g431re_ihm07m1_DWork.obj_e.matlabCodegenIsDeleted) {\r\n    nucleo_g431re_ihm07m1_DWork.obj_e.matlabCodegenIsDeleted = true;\r\n    if ((nucleo_g431re_ihm07m1_DWork.obj_e.isInitialized == 1) &&\r\n        nucleo_g431re_ihm07m1_DWork.obj_e.isSetupComplete) {\r\n      MW_LPUART_DeInit(nucleo_g431re_ihm07m1_DWork.obj_e.UARTHandle);\r\n    }\r\n  }\r\n\r\n  /* End of Terminate for MATLABSystem: '<S320>/UART//USART Read' */\r\n\r\n  /* Terminate for Atomic SubSystem: '<Root>/Initialize Function' */\r\n  /* Terminate for MATLABSystem: '<S319>/PWM Output' */\r\n  if (!nucleo_g431re_ihm07m1_DWork.obj_a.matlabCodegenIsDeleted) {\r\n    nucleo_g431re_ihm07m1_DWork.obj_a.matlabCodegenIsDeleted = true;\r\n    if ((nucleo_g431re_ihm07m1_DWork.obj_a.isInitialized == 1) &&\r\n        nucleo_g431re_ihm07m1_DWork.obj_a.isSetupComplete) {\r\n      disableCounter(nucleo_g431re_ihm07m1_DWork.obj_a.TimerHandle);\r\n      disableTimerInterrupts(nucleo_g431re_ihm07m1_DWork.obj_a.TimerHandle, 0);\r\n    }\r\n  }\r\n\r\n  /* End of Terminate for MATLABSystem: '<S319>/PWM Output' */\r\n  /* End of Terminate for SubSystem: '<Root>/Initialize Function' */\r\n}\r\n\r\nvoid nucleo_g431re_ihm07m1_configure_interrupts(void)\r\n{\r\n  /* Register interrupt service routine */\r\n  MW_NVIC_ConfigureIRQ(33,&ADC1_2_IRQHandler,2);\r\n  MW_NVIC_EnableIRQ(33);\r\n}\r\n\r\n/* Hardware Interrupt Block: '<S313>/Hardware Interrupt' */\r\nvoid ADC1_2_IRQHandler(void)\r\n{\r\n  /* Event: ADC1 Inj EoCS */\r\n  /* Check event ADC1 Inj EoCS occurred */\r\n  if (0 != (\r\n#if defined(MW_ADC1_ENABLED) && (defined(MW_ADC1_INJ_IRQ_ENABLED) && (MW_ADC1_INJ_IRQ_ENABLED==1))\r\n            (0 != LL_ADC_IsEnabledIT_JEOS(ADC1)) && (0 != ADC_IsActiveFlagJEOS\r\n        (&(MW_ADC1_VAR)))\r\n#else\r\n            (0 != LL_ADC_IsEnabledIT_JEOS(ADC1)) && (0 !=\r\n        LL_ADC_IsActiveFlag_JEOS(ADC1))\r\n#endif\r\n            )) {\r\n    /* Clear occurred ADC1 Inj EoCS event */\r\n    LL_ADC_ClearFlag_JEOS(ADC1);\r\n    if (1 == runModel) {\r\n      {\r\n        /* S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' */\r\n\r\n        /* Output and update for function-call system: '<Root>/Function-Call Subsystem' */\r\n        {\r\n          uint16_T tmp[3];\r\n\r\n          /* MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n          injectedReadADCIntr(nucleo_g431re_ihm07m1_DWork.obj_h.ADCHandle,\r\n                              ADC_READ, &tmp[0]);\r\n\r\n          /* MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n          nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter_c[0] = tmp[0];\r\n          nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter_c[1] = tmp[1];\r\n          nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter_c[2] = tmp[2];\r\n        }\r\n\r\n        /* End of Outputs for S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' */\r\n      }\r\n    }\r\n  }\r\n\r\n  /* Event: ADC2 Inj EoCS */\r\n  /* Check event ADC2 Inj EoCS occurred */\r\n  if (0 != (\r\n#if defined(MW_ADC2_ENABLED) && (defined(MW_ADC2_INJ_IRQ_ENABLED) && (MW_ADC2_INJ_IRQ_ENABLED==1))\r\n            (0 != LL_ADC_IsEnabledIT_JEOS(ADC2)) && (0 != ADC_IsActiveFlagJEOS\r\n        (&(MW_ADC2_VAR)))\r\n#else\r\n            (0 != LL_ADC_IsEnabledIT_JEOS(ADC2)) && (0 !=\r\n        LL_ADC_IsActiveFlag_JEOS(ADC2))\r\n#endif\r\n            )) {\r\n    /* Clear occurred ADC2 Inj EoCS event */\r\n    LL_ADC_ClearFlag_JEOS(ADC2);\r\n    if (1 == runModel) {\r\n      {\r\n        /* S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' */\r\n\r\n        /* Output and update for function-call system: '<Root>/Alogrithm' */\r\n        {\r\n          GPIO_TypeDef * portNameLoc;\r\n          int32_T i;\r\n          real32_T Bias;\r\n          real32_T Product;\r\n          real32_T timeInstance2;\r\n          uint32_T pinWriteLoc;\r\n          uint32_T sentLength;\r\n          int16_T s306_iter;\r\n          uint16_T tmp[3];\r\n          uint16_T DataTypeConversion_a;\r\n          boolean_T zcEvent;\r\n          ZCEventType zcEvent_p;\r\n\r\n          /* user code (Output function Body for TID4) */\r\n\r\n          /* System '<Root>/Alogrithm' */\r\n          LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_8);\r\n\r\n          /* UnitDelay: '<S13>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_a =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE;\r\n\r\n          /* RelationalOperator: '<S80>/Compare' incorporates:\r\n           *  Constant: '<S80>/Constant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Compare_h =\r\n            (nucleo_g431re_ihm07m1_B.UnitDelay_a >= 4.0F);\r\n\r\n          /* Logic: '<S59>/NOT' */\r\n          nucleo_g431re_ihm07m1_B.NOT_g = !nucleo_g431re_ihm07m1_B.Compare_h;\r\n\r\n          /* DataStoreWrite: '<S59>/Data Store Write' */\r\n          nucleo_g431re_ihm07m1_DWork.disableOL = nucleo_g431re_ihm07m1_B.NOT_g;\r\n\r\n          /* UnitDelay: '<S59>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_i =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_g;\r\n\r\n          /* UnitDelay: '<S13>/Unit Delay3' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay3 =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay3_DSTATE;\r\n\r\n          /* Outputs for Enabled SubSystem: '<S59>/Open Loop Start-Up' incorporates:\r\n           *  EnablePort: '<S81>/Enable1'\r\n           */\r\n          if (nucleo_g431re_ihm07m1_B.Compare_h) {\r\n            nucleo_g431re_ihm07m1_DWork.OpenLoopStartUp_MODE = true;\r\n\r\n            /* Logic: '<S86>/NOT' */\r\n            nucleo_g431re_ihm07m1_B.NOT_fm =\r\n              !nucleo_g431re_ihm07m1_B.UnitDelay_i;\r\n\r\n            /* DiscreteIntegrator: '<S86>/Ramp Generator' */\r\n            if (nucleo_g431re_ihm07m1_B.NOT_fm) {\r\n              nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE = 0.0F;\r\n            }\r\n\r\n            /* DiscreteIntegrator: '<S86>/Ramp Generator' */\r\n            nucleo_g431re_ihm07m1_B.Eps =\r\n              nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE;\r\n\r\n            /* RelationalOperator: '<S84>/Compare' incorporates:\r\n             *  Constant: '<S84>/Constant'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Compare_i = (nucleo_g431re_ihm07m1_B.Eps >=\r\n              0.99F);\r\n\r\n            /* Logic: '<S81>/AND' */\r\n            nucleo_g431re_ihm07m1_B.AND_j = (nucleo_g431re_ihm07m1_B.Compare_i &&\r\n              nucleo_g431re_ihm07m1_B.UnitDelay_i);\r\n\r\n            /* DataStoreWrite: '<S81>/Data Store Write' */\r\n            nucleo_g431re_ihm07m1_DWork.EnClosedLoop =\r\n              nucleo_g431re_ihm07m1_B.AND_j;\r\n\r\n            /* DataStoreRead: '<S81>/Data Store Read4' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead4_n =\r\n              nucleo_g431re_ihm07m1_DWork.speed_rated;\r\n\r\n            /* Gain: '<S81>/rpm2freq (0.1xspeed_rated)' */\r\n            nucleo_g431re_ihm07m1_B.rpm2freq01xspeed_rated = 0.00166666671F *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead4_n;\r\n\r\n            /* DataStoreRead: '<S81>/Data Store Read2' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead2_j =\r\n              nucleo_g431re_ihm07m1_DWork.pole_pairs;\r\n\r\n            /* Product: '<S81>/Product1' */\r\n            nucleo_g431re_ihm07m1_B.Product1_k =\r\n              nucleo_g431re_ihm07m1_B.rpm2freq01xspeed_rated *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead2_j;\r\n\r\n            /* Product: '<S81>/Product' */\r\n            nucleo_g431re_ihm07m1_B.Product_fr =\r\n              nucleo_g431re_ihm07m1_B.Product1_k * nucleo_g431re_ihm07m1_B.Eps;\r\n\r\n            /* Abs: '<S81>/Abs' */\r\n            nucleo_g431re_ihm07m1_B.Frequency = fabsf\r\n              (nucleo_g431re_ihm07m1_B.Product_fr);\r\n\r\n            /* Gain: '<S87>/V-by-f' */\r\n            nucleo_g431re_ihm07m1_B.Vbyf = 60.0F *\r\n              nucleo_g431re_ihm07m1_B.Frequency;\r\n\r\n            /* DataStoreRead: '<S87>/Data Store Read3' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead3_b =\r\n              nucleo_g431re_ihm07m1_DWork.pole_pairs;\r\n\r\n            /* DataStoreRead: '<S87>/Data Store Read4' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead4_a =\r\n              nucleo_g431re_ihm07m1_DWork.speed_rated;\r\n\r\n            /* Product: '<S87>/Product2' */\r\n            nucleo_g431re_ihm07m1_B.Product2_k =\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead3_b *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead4_a;\r\n\r\n            /* Product: '<S87>/Divide' */\r\n            nucleo_g431re_ihm07m1_B.Divide_o = nucleo_g431re_ihm07m1_B.Vbyf /\r\n              nucleo_g431re_ihm07m1_B.Product2_k;\r\n\r\n            /* Gain: '<S81>/Correction_Factor_sinePWM' */\r\n            nucleo_g431re_ihm07m1_B.Correction_Factor_sinePWM = 1.15470052F *\r\n              nucleo_g431re_ihm07m1_B.Divide_o;\r\n\r\n            /* Saturate: '<S81>/Saturation1' */\r\n            Bias = nucleo_g431re_ihm07m1_B.Correction_Factor_sinePWM;\r\n            if (Bias > 0.95F) {\r\n              /* Saturate: '<S81>/Saturation1' */\r\n              nucleo_g431re_ihm07m1_B.Amplitude = 0.95F;\r\n            } else if (Bias < 0.1F) {\r\n              /* Saturate: '<S81>/Saturation1' */\r\n              nucleo_g431re_ihm07m1_B.Amplitude = 0.1F;\r\n            } else {\r\n              /* Saturate: '<S81>/Saturation1' */\r\n              nucleo_g431re_ihm07m1_B.Amplitude = Bias;\r\n            }\r\n\r\n            /* End of Saturate: '<S81>/Saturation1' */\r\n\r\n            /* UnaryMinus: '<S82>/Unary Minus' */\r\n            nucleo_g431re_ihm07m1_B.UnaryMinus =\r\n              -nucleo_g431re_ihm07m1_B.Amplitude;\r\n\r\n            /* Gain: '<S81>/position_increment' */\r\n            nucleo_g431re_ihm07m1_B.position_increment = 0.000628318521F *\r\n              nucleo_g431re_ihm07m1_B.Frequency;\r\n\r\n            /* Gain: '<S85>/scaleIn' */\r\n            nucleo_g431re_ihm07m1_B.scaleIn = 0.159154937F *\r\n              nucleo_g431re_ihm07m1_B.position_increment;\r\n\r\n            /* UnitDelay: '<S85>/Unit Delay' */\r\n            nucleo_g431re_ihm07m1_B.UnitDelay_gn =\r\n              nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_ba;\r\n\r\n            /* Logic: '<S85>/NOT' */\r\n            nucleo_g431re_ihm07m1_B.NOT_d = true;\r\n\r\n            /* Outputs for Enabled SubSystem: '<S85>/Accumulate' */\r\n            nucleo_g431re_ih_Accumulate(true, nucleo_g431re_ihm07m1_B.scaleIn,\r\n              nucleo_g431re_ihm07m1_B.UnitDelay_gn,\r\n              &nucleo_g431re_ihm07m1_B.Accumulate,\r\n              &nucleo_g431re_ihm07m1_DWork.Accumulate);\r\n\r\n            /* End of Outputs for SubSystem: '<S85>/Accumulate' */\r\n\r\n            /* Gain: '<S85>/scaleOut' */\r\n            nucleo_g431re_ihm07m1_B.scaleOut = 6.28318548F *\r\n              nucleo_g431re_ihm07m1_B.Accumulate.Add1;\r\n\r\n            /* Switch: '<S81>/Direction' */\r\n            if (nucleo_g431re_ihm07m1_B.UnitDelay3 > 0.0F) {\r\n              /* Switch: '<S81>/Direction' */\r\n              nucleo_g431re_ihm07m1_B.Eps_h = nucleo_g431re_ihm07m1_B.scaleOut;\r\n            } else {\r\n              /* Sum: '<S81>/Sum' incorporates:\r\n               *  Constant: '<S81>/ '\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Sum_kc = 6.28318548F -\r\n                nucleo_g431re_ihm07m1_B.scaleOut;\r\n\r\n              /* Switch: '<S81>/Direction' */\r\n              nucleo_g431re_ihm07m1_B.Eps_h = nucleo_g431re_ihm07m1_B.Sum_kc;\r\n            }\r\n\r\n            /* End of Switch: '<S81>/Direction' */\r\n\r\n            /* Gain: '<S95>/convert_pu' */\r\n            nucleo_g431re_ihm07m1_B.convert_pu = 0.159154937F *\r\n              nucleo_g431re_ihm07m1_B.Eps_h;\r\n\r\n            /* RelationalOperator: '<S96>/Compare' incorporates:\r\n             *  Constant: '<S96>/Constant'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Compare_ek =\r\n              (nucleo_g431re_ihm07m1_B.convert_pu < 0.0F);\r\n\r\n            /* DataTypeConversion: '<S95>/Data Type Conversion' */\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_no =\r\n              nucleo_g431re_ihm07m1_B.Compare_ek;\r\n\r\n            /* If: '<S95>/If' */\r\n            if (nucleo_g431re_ihm07m1_B.DataTypeConversion_no > 0) {\r\n              /* Outputs for IfAction SubSystem: '<S95>/If Action Subsystem' incorporates:\r\n               *  ActionPort: '<S97>/Action Port'\r\n               */\r\n              nucleo_g4_IfActionSubsystem(nucleo_g431re_ihm07m1_B.convert_pu,\r\n                &nucleo_g431re_ihm07m1_B.Merge_h,\r\n                &nucleo_g431re_ihm07m1_B.IfActionSubsystem_b);\r\n\r\n              /* End of Outputs for SubSystem: '<S95>/If Action Subsystem' */\r\n            } else {\r\n              /* Outputs for IfAction SubSystem: '<S95>/If Action Subsystem1' incorporates:\r\n               *  ActionPort: '<S98>/Action Port'\r\n               */\r\n              nucleo_g_IfActionSubsystem1(nucleo_g431re_ihm07m1_B.convert_pu,\r\n                &nucleo_g431re_ihm07m1_B.Merge_h,\r\n                &nucleo_g431re_ihm07m1_B.IfActionSubsystem1_g);\r\n\r\n              /* End of Outputs for SubSystem: '<S95>/If Action Subsystem1' */\r\n            }\r\n\r\n            /* End of If: '<S95>/If' */\r\n\r\n            /* Gain: '<S90>/indexing' */\r\n            nucleo_g431re_ihm07m1_B.indexing_kt = 800.0F *\r\n              nucleo_g431re_ihm07m1_B.Merge_h;\r\n\r\n            /* DataTypeConversion: '<S90>/Get_Integer' */\r\n            nucleo_g431re_ihm07m1_B.Get_Integer_g = (uint16_T)\r\n              nucleo_g431re_ihm07m1_B.indexing_kt;\r\n\r\n            /* Sum: '<S90>/Sum' incorporates:\r\n             *  Constant: '<S90>/offset'\r\n             */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_g + 1U;\r\n            nucleo_g431re_ihm07m1_B.Sum_ot[0] = pinWriteLoc;\r\n\r\n            /* Selector: '<S90>/Lookup' incorporates:\r\n             *  Constant: '<S90>/sine_table_values'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Lookup_p[0] =\r\n              nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n            /* Sum: '<S90>/Sum' */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_g;\r\n            nucleo_g431re_ihm07m1_B.Sum_ot[1] = pinWriteLoc;\r\n\r\n            /* Selector: '<S90>/Lookup' incorporates:\r\n             *  Constant: '<S90>/sine_table_values'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Lookup_p[1] =\r\n              nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n            /* Sum: '<S90>/Sum' incorporates:\r\n             *  Constant: '<S90>/offset'\r\n             */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_g + 201U;\r\n            nucleo_g431re_ihm07m1_B.Sum_ot[2] = pinWriteLoc;\r\n\r\n            /* Selector: '<S90>/Lookup' incorporates:\r\n             *  Constant: '<S90>/sine_table_values'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Lookup_p[2] =\r\n              nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n            /* Sum: '<S90>/Sum' incorporates:\r\n             *  Constant: '<S90>/offset'\r\n             */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_g + 200U;\r\n            nucleo_g431re_ihm07m1_B.Sum_ot[3] = pinWriteLoc;\r\n\r\n            /* Selector: '<S90>/Lookup' incorporates:\r\n             *  Constant: '<S90>/sine_table_values'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Lookup_p[3] =\r\n              nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n            /* Sum: '<S94>/Sum3' */\r\n            nucleo_g431re_ihm07m1_B.Sum3_bh = nucleo_g431re_ihm07m1_B.Lookup_p[0]\r\n              - nucleo_g431re_ihm07m1_B.Lookup_p[1];\r\n\r\n            /* DataTypeConversion: '<S90>/Data Type Conversion1' */\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion1_g =\r\n              nucleo_g431re_ihm07m1_B.Get_Integer_g;\r\n\r\n            /* Sum: '<S90>/Sum2' */\r\n            nucleo_g431re_ihm07m1_B.Sum2_g = nucleo_g431re_ihm07m1_B.indexing_kt\r\n              - nucleo_g431re_ihm07m1_B.DataTypeConversion1_g;\r\n\r\n            /* Product: '<S94>/Product' */\r\n            nucleo_g431re_ihm07m1_B.Product_cg = nucleo_g431re_ihm07m1_B.Sum3_bh\r\n              * nucleo_g431re_ihm07m1_B.Sum2_g;\r\n\r\n            /* Sum: '<S94>/Sum4' */\r\n            nucleo_g431re_ihm07m1_B.Sum4_p = nucleo_g431re_ihm07m1_B.Product_cg\r\n              + nucleo_g431re_ihm07m1_B.Lookup_p[1];\r\n\r\n            /* Sum: '<S94>/Sum5' */\r\n            nucleo_g431re_ihm07m1_B.Sum5_l = nucleo_g431re_ihm07m1_B.Lookup_p[2]\r\n              - nucleo_g431re_ihm07m1_B.Lookup_p[3];\r\n\r\n            /* Product: '<S94>/Product1' */\r\n            nucleo_g431re_ihm07m1_B.Product1_kj = nucleo_g431re_ihm07m1_B.Sum5_l\r\n              * nucleo_g431re_ihm07m1_B.Sum2_g;\r\n\r\n            /* Sum: '<S94>/Sum6' */\r\n            nucleo_g431re_ihm07m1_B.Sum6_b = nucleo_g431re_ihm07m1_B.Product1_kj\r\n              + nucleo_g431re_ihm07m1_B.Lookup_p[3];\r\n\r\n            /* Outputs for Atomic SubSystem: '<S89>/Two inputs CRL' */\r\n            /* Constant: '<S82>/Constant' */\r\n            nucleo_g431r_TwoinputsCRL_j(0.0F, nucleo_g431re_ihm07m1_B.UnaryMinus,\r\n              nucleo_g431re_ihm07m1_B.Sum4_p, nucleo_g431re_ihm07m1_B.Sum6_b,\r\n              &nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou);\r\n\r\n            /* End of Outputs for SubSystem: '<S89>/Two inputs CRL' */\r\n\r\n            /* Gain: '<S91>/Ka' */\r\n            nucleo_g431re_ihm07m1_B.Ka =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.algDD_o1;\r\n\r\n            /* Gain: '<S91>/one_by_two' */\r\n            nucleo_g431re_ihm07m1_B.one_by_two_g = 0.5F *\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.algDD_o1;\r\n\r\n            /* Gain: '<S91>/sqrt3_by_two' */\r\n            nucleo_g431re_ihm07m1_B.sqrt3_by_two_e = 0.866025388F *\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_ou.algDD_o2;\r\n\r\n            /* Sum: '<S91>/add_b' */\r\n            nucleo_g431re_ihm07m1_B.add_b_d =\r\n              nucleo_g431re_ihm07m1_B.sqrt3_by_two_e -\r\n              nucleo_g431re_ihm07m1_B.one_by_two_g;\r\n\r\n            /* Gain: '<S91>/Kb' */\r\n            nucleo_g431re_ihm07m1_B.Kb = nucleo_g431re_ihm07m1_B.add_b_d;\r\n\r\n            /* Sum: '<S91>/add_c' */\r\n            nucleo_g431re_ihm07m1_B.add_c_f = (0.0F -\r\n              nucleo_g431re_ihm07m1_B.one_by_two_g) -\r\n              nucleo_g431re_ihm07m1_B.sqrt3_by_two_e;\r\n\r\n            /* Gain: '<S91>/Kc' */\r\n            nucleo_g431re_ihm07m1_B.Kc = nucleo_g431re_ihm07m1_B.add_c_f;\r\n\r\n            /* Outputs for Atomic SubSystem: '<S99>/Two phase CRL wrap' */\r\n            nucleo_g431_TwophaseCRLwrap(nucleo_g431re_ihm07m1_B.Ka,\r\n              nucleo_g431re_ihm07m1_B.Kb,\r\n              &nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_o);\r\n\r\n            /* End of Outputs for SubSystem: '<S99>/Two phase CRL wrap' */\r\n\r\n            /* Gain: '<S99>/Kalpha' */\r\n            nucleo_g431re_ihm07m1_B.Kalpha =\r\n              nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_o.algDD_o1;\r\n\r\n            /* Gain: '<S99>/Kbeta' */\r\n            nucleo_g431re_ihm07m1_B.Kbeta =\r\n              nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_o.algDD_o2;\r\n\r\n            /* Product: '<S86>/Divide' incorporates:\r\n             *  Constant: '<S81>/Ramp_Time (sec)'\r\n             *  Constant: '<S86>/One'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Divide_j = 0.333333343F;\r\n\r\n            /* Gain: '<S86>/Sample_Time' */\r\n            nucleo_g431re_ihm07m1_B.Sample_Time = 3.33333337E-5F;\r\n\r\n            /* Update for DiscreteIntegrator: '<S86>/Ramp Generator' */\r\n            nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE += 3.33333337E-5F;\r\n            if (nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE > 1.0F) {\r\n              nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE = 1.0F;\r\n            } else if (nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE < 0.0F)\r\n            {\r\n              nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE = 0.0F;\r\n            }\r\n\r\n            /* End of Update for DiscreteIntegrator: '<S86>/Ramp Generator' */\r\n\r\n            /* Update for UnitDelay: '<S85>/Unit Delay' */\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_ba =\r\n              nucleo_g431re_ihm07m1_B.Accumulate.Add1;\r\n          } else if (nucleo_g431re_ihm07m1_DWork.OpenLoopStartUp_MODE) {\r\n            /* Disable for DiscreteIntegrator: '<S86>/Ramp Generator' */\r\n            nucleo_g431re_ihm07m1_DWork.RampGenerator_DSTATE =\r\n              nucleo_g431re_ihm07m1_B.Eps;\r\n            nucleo_g431re_ihm07m1_DWork.OpenLoopStartUp_MODE = false;\r\n          }\r\n\r\n          /* End of Outputs for SubSystem: '<S59>/Open Loop Start-Up' */\r\n\r\n          /* MATLABSystem: '<S271>/Analog to Digital Converter' */\r\n          injectedReadADCIntr(nucleo_g431re_ihm07m1_DWork.obj.ADCHandle,\r\n                              ADC_READ, &tmp[0]);\r\n\r\n          /* MATLABSystem: '<S271>/Analog to Digital Converter' */\r\n          nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter[0] = tmp[0];\r\n          nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter[1] = tmp[1];\r\n          nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter[2] = tmp[2];\r\n\r\n          /* DataTypeConversion: '<S20>/Data Type Conversion4' */\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion4[0] =\r\n            nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter_c[0];\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion4[1] =\r\n            nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter[2];\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion4[2] =\r\n            nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter_c[1];\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion4[3] =\r\n            nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter_c[2];\r\n\r\n          /* Gain: '<S20>/count_to_PU' */\r\n          nucleo_g431re_ihm07m1_B.count_to_PU[0] = 0.000244140625F *\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion4[0];\r\n          nucleo_g431re_ihm07m1_B.count_to_PU[1] = 0.000244140625F *\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion4[1];\r\n          nucleo_g431re_ihm07m1_B.count_to_PU[2] = 0.000244140625F *\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion4[2];\r\n          nucleo_g431re_ihm07m1_B.count_to_PU[3] = 0.000244140625F *\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion4[3];\r\n\r\n          /* Sum: '<S66>/Sum' */\r\n          nucleo_g431re_ihm07m1_B.Vab = nucleo_g431re_ihm07m1_B.count_to_PU[0] -\r\n            nucleo_g431re_ihm07m1_B.count_to_PU[1];\r\n\r\n          /* Sum: '<S66>/Sum2' */\r\n          nucleo_g431re_ihm07m1_B.Vca = nucleo_g431re_ihm07m1_B.count_to_PU[2] -\r\n            nucleo_g431re_ihm07m1_B.count_to_PU[0];\r\n\r\n          /* Sum: '<S66>/Sum3' */\r\n          nucleo_g431re_ihm07m1_B.Sum3 = nucleo_g431re_ihm07m1_B.Vab -\r\n            nucleo_g431re_ihm07m1_B.Vca;\r\n\r\n          /* Gain: '<S66>/Gain2' */\r\n          nucleo_g431re_ihm07m1_B.Va = 0.333333343F *\r\n            nucleo_g431re_ihm07m1_B.Sum3;\r\n\r\n          /* Sum: '<S66>/Sum1' */\r\n          nucleo_g431re_ihm07m1_B.Vbc = nucleo_g431re_ihm07m1_B.count_to_PU[1] -\r\n            nucleo_g431re_ihm07m1_B.count_to_PU[2];\r\n\r\n          /* Sum: '<S66>/Sum4' */\r\n          nucleo_g431re_ihm07m1_B.Sum4 = nucleo_g431re_ihm07m1_B.Vbc -\r\n            nucleo_g431re_ihm07m1_B.Vab;\r\n\r\n          /* Gain: '<S66>/Gain3' */\r\n          nucleo_g431re_ihm07m1_B.Vb = 0.333333343F *\r\n            nucleo_g431re_ihm07m1_B.Sum4;\r\n\r\n          /* Outputs for Atomic SubSystem: '<S67>/Two phase CRL wrap' */\r\n          nucleo_g431_TwophaseCRLwrap(nucleo_g431re_ihm07m1_B.Va,\r\n            nucleo_g431re_ihm07m1_B.Vb, &nucleo_g431re_ihm07m1_B.TwophaseCRLwrap);\r\n\r\n          /* End of Outputs for SubSystem: '<S67>/Two phase CRL wrap' */\r\n\r\n          /* UnitDelay: '<S19>/Unit Delay3' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay3_b =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay3_DSTATE_i;\r\n\r\n          /* UnitDelay: '<S19>/Unit Delay4' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay4 =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay4_DSTATE;\r\n\r\n          /* UnitDelay: '<S13>/Unit Delay9' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay9 =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay9_DSTATE;\r\n\r\n          /* DataTypeConversion: '<S18>/Data Type Conversion1' */\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion1_p = (uint16_T)\r\n            nucleo_g431re_ihm07m1_B.UnitDelay9;\r\n\r\n          /* Switch: '<S18>/Switch' */\r\n          if (nucleo_g431re_ihm07m1_B.DataTypeConversion1_p > 0) {\r\n            /* Switch: '<S18>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_h[0] =\r\n              nucleo_g431re_ihm07m1_B.UnitDelay3_b;\r\n            nucleo_g431re_ihm07m1_B.Switch_h[1] =\r\n              nucleo_g431re_ihm07m1_B.UnitDelay4;\r\n          } else {\r\n            /* Gain: '<S18>/Gain' */\r\n            nucleo_g431re_ihm07m1_B.Gain_o[0] = 3.64904594F *\r\n              nucleo_g431re_ihm07m1_B.TwophaseCRLwrap.algDD_o1;\r\n            nucleo_g431re_ihm07m1_B.Gain_o[1] = 3.64904594F *\r\n              nucleo_g431re_ihm07m1_B.TwophaseCRLwrap.algDD_o2;\r\n\r\n            /* Switch: '<S18>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_h[0] =\r\n              nucleo_g431re_ihm07m1_B.Gain_o[0];\r\n            nucleo_g431re_ihm07m1_B.Switch_h[1] =\r\n              nucleo_g431re_ihm07m1_B.Gain_o[1];\r\n          }\r\n\r\n          /* End of Switch: '<S18>/Switch' */\r\n\r\n          /* Switch: '<S24>/Switch1' incorporates:\r\n           *  Constant: '<S24>/FilterConstant'\r\n           *  Constant: '<S24>/OneMinusFilterConstant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Switch1[0] = 0.01F;\r\n          nucleo_g431re_ihm07m1_B.Switch1[1] = 0.99F;\r\n\r\n          /* UnitDelay: '<S19>/Unit Delay1' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay1 =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay1_DSTATE;\r\n\r\n          /* UnitDelay: '<S19>/Unit Delay2' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay2 =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay2_DSTATE;\r\n\r\n          /* Switch: '<S28>/Switch1' incorporates:\r\n           *  Constant: '<S28>/FilterConstant'\r\n           *  Constant: '<S28>/OneMinusFilterConstant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Switch1_e[0] = 0.01F;\r\n          nucleo_g431re_ihm07m1_B.Switch1_e[1] = 0.99F;\r\n\r\n          /* Product: '<S31>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_c[0] =\r\n            nucleo_g431re_ihm07m1_B.UnitDelay1 * 0.01F;\r\n          nucleo_g431re_ihm07m1_B.Product_c[1] =\r\n            nucleo_g431re_ihm07m1_B.UnitDelay2 * 0.01F;\r\n\r\n          /* Product: '<S27>/Product' */\r\n          Bias = nucleo_g431re_ihm07m1_B.Switch_h[0];\r\n\r\n          /* Product: '<S27>/Product' */\r\n          Product = Bias * 0.01F;\r\n          nucleo_g431re_ihm07m1_B.Product[0] = Product;\r\n\r\n          /* UnitDelay: '<S27>/Unit Delay' */\r\n          timeInstance2 = nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_a[0];\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_e[0] = timeInstance2;\r\n\r\n          /* Product: '<S27>/Product1' */\r\n          timeInstance2 *= 0.99F;\r\n          nucleo_g431re_ihm07m1_B.Product1[0] = timeInstance2;\r\n\r\n          /* Sum: '<S27>/Add1' */\r\n          Product += timeInstance2;\r\n          nucleo_g431re_ihm07m1_B.Add1[0] = Product;\r\n\r\n          /* Sum: '<S21>/Sum6' */\r\n          nucleo_g431re_ihm07m1_B.Sum6[0] = Bias - Product;\r\n\r\n          /* UnitDelay: '<S31>/Unit Delay' */\r\n          Bias = nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_d[0];\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_o[0] = Bias;\r\n\r\n          /* Product: '<S31>/Product1' */\r\n          Bias *= 0.99F;\r\n          nucleo_g431re_ihm07m1_B.Product1_b[0] = Bias;\r\n\r\n          /* Sum: '<S31>/Add1' */\r\n          nucleo_g431re_ihm07m1_B.Add1_i[0] = nucleo_g431re_ihm07m1_B.Product_c\r\n            [0] + Bias;\r\n\r\n          /* Product: '<S27>/Product' */\r\n          Bias = nucleo_g431re_ihm07m1_B.Switch_h[1];\r\n\r\n          /* Product: '<S27>/Product' */\r\n          Product = Bias * 0.01F;\r\n          nucleo_g431re_ihm07m1_B.Product[1] = Product;\r\n\r\n          /* UnitDelay: '<S27>/Unit Delay' */\r\n          timeInstance2 = nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_a[1];\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_e[1] = timeInstance2;\r\n\r\n          /* Product: '<S27>/Product1' */\r\n          timeInstance2 *= 0.99F;\r\n          nucleo_g431re_ihm07m1_B.Product1[1] = timeInstance2;\r\n\r\n          /* Sum: '<S27>/Add1' */\r\n          Product += timeInstance2;\r\n          nucleo_g431re_ihm07m1_B.Add1[1] = Product;\r\n\r\n          /* Sum: '<S21>/Sum6' */\r\n          nucleo_g431re_ihm07m1_B.Sum6[1] = Bias - Product;\r\n\r\n          /* UnitDelay: '<S31>/Unit Delay' */\r\n          Bias = nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_d[1];\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_o[1] = Bias;\r\n\r\n          /* Product: '<S31>/Product1' */\r\n          Bias *= 0.99F;\r\n          nucleo_g431re_ihm07m1_B.Product1_b[1] = Bias;\r\n\r\n          /* Sum: '<S31>/Add1' */\r\n          nucleo_g431re_ihm07m1_B.Add1_i[1] = nucleo_g431re_ihm07m1_B.Product_c\r\n            [1] + Bias;\r\n\r\n          /* Sum: '<S22>/Sum6' */\r\n          nucleo_g431re_ihm07m1_B.Sum6_p[0] = nucleo_g431re_ihm07m1_B.UnitDelay1\r\n            - nucleo_g431re_ihm07m1_B.Add1_i[0];\r\n          nucleo_g431re_ihm07m1_B.Sum6_p[1] = nucleo_g431re_ihm07m1_B.UnitDelay2\r\n            - nucleo_g431re_ihm07m1_B.Add1_i[1];\r\n\r\n          /* DataStoreRead: '<S7>/Data Store Read2' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead2 =\r\n            nucleo_g431re_ihm07m1_DWork.currentPU_RWV;\r\n\r\n          /* DataStoreRead: '<S7>/Data Store Read' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead_n =\r\n            nucleo_g431re_ihm07m1_DWork.Rs;\r\n\r\n          /* Product: '<S18>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_i =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead2 *\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead_n;\r\n\r\n          /* DataStoreRead: '<S7>/Data Store Read1' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead1 =\r\n            nucleo_g431re_ihm07m1_DWork.V_rated;\r\n\r\n          /* Gain: '<S7>/Gain' */\r\n          nucleo_g431re_ihm07m1_B.Gain = 0.577350259F *\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead1;\r\n\r\n          /* Product: '<S18>/Scaling' */\r\n          nucleo_g431re_ihm07m1_B.Scaling = nucleo_g431re_ihm07m1_B.Product_i /\r\n            nucleo_g431re_ihm07m1_B.Gain;\r\n\r\n          /* Product: '<S45>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_l = nucleo_g431re_ihm07m1_B.Sum6_p[1] *\r\n            nucleo_g431re_ihm07m1_B.Scaling;\r\n\r\n          /* Sum: '<S37>/Sum3' */\r\n          nucleo_g431re_ihm07m1_B.Sum3_i = nucleo_g431re_ihm07m1_B.Sum6[1] -\r\n            nucleo_g431re_ihm07m1_B.Product_l;\r\n\r\n          /* Gain: '<S37>/Gain' */\r\n          nucleo_g431re_ihm07m1_B.Gain_l = (real32_T)(0.0001 *\r\n            nucleo_g431re_ihm07m1_B.Sum3_i);\r\n\r\n          /* RelationalOperator: '<S32>/Compare' incorporates:\r\n           *  Constant: '<S32>/Constant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Compare_g =\r\n            (nucleo_g431re_ihm07m1_B.UnitDelay_a >= 4.0F);\r\n\r\n          /* Logic: '<S23>/NOT' */\r\n          nucleo_g431re_ihm07m1_B.NOT_h = !nucleo_g431re_ihm07m1_B.Compare_g;\r\n\r\n          /* Delay: '<S37>/Delay' */\r\n          zcEvent = (((nucleo_g431re_ih_PrevZCSigState.Delay_Reset_ZCE ==\r\n                       POS_ZCSIG) != (int32_T)nucleo_g431re_ihm07m1_B.NOT_h) &&\r\n                     (nucleo_g431re_ih_PrevZCSigState.Delay_Reset_ZCE !=\r\n                      UNINITIALIZED_ZCSIG));\r\n          if (zcEvent || nucleo_g431re_ihm07m1_B.NOT_h) {\r\n            nucleo_g431re_ihm07m1_DWork.Delay_DSTATE = 0.0F;\r\n          }\r\n\r\n          nucleo_g431re_ih_PrevZCSigState.Delay_Reset_ZCE =\r\n            nucleo_g431re_ihm07m1_B.NOT_h;\r\n\r\n          /* Delay: '<S37>/Delay' */\r\n          nucleo_g431re_ihm07m1_B.Delay_j =\r\n            nucleo_g431re_ihm07m1_DWork.Delay_DSTATE;\r\n\r\n          /* Sum: '<S37>/Sum' */\r\n          nucleo_g431re_ihm07m1_B.Sum_k = nucleo_g431re_ihm07m1_B.Gain_l +\r\n            nucleo_g431re_ihm07m1_B.Delay_j;\r\n\r\n          /* DataStoreRead: '<S7>/Data Store Read3' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead3 =\r\n            nucleo_g431re_ihm07m1_DWork.Ld;\r\n\r\n          /* Product: '<S18>/Product1' */\r\n          nucleo_g431re_ihm07m1_B.Product1_g =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead2 *\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead3;\r\n\r\n          /* Product: '<S18>/Scaling1' */\r\n          nucleo_g431re_ihm07m1_B.Scaling1 = nucleo_g431re_ihm07m1_B.Product1_g /\r\n            nucleo_g431re_ihm07m1_B.Gain;\r\n\r\n          /* Product: '<S37>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_m = nucleo_g431re_ihm07m1_B.Sum6_p[1] *\r\n            nucleo_g431re_ihm07m1_B.Scaling1;\r\n\r\n          /* Sum: '<S37>/Sum1' */\r\n          nucleo_g431re_ihm07m1_B.Sum1 = nucleo_g431re_ihm07m1_B.Sum_k -\r\n            nucleo_g431re_ihm07m1_B.Product_m;\r\n\r\n          /* Switch: '<S44>/Switch1' incorporates:\r\n           *  Constant: '<S44>/FilterConstant'\r\n           *  Constant: '<S44>/OneMinusFilterConstant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Switch1_ej[0] = 0.002F;\r\n          nucleo_g431re_ihm07m1_B.Switch1_ej[1] = 0.998F;\r\n\r\n          /* Product: '<S48>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_io = nucleo_g431re_ihm07m1_B.Sum1 *\r\n            0.002F;\r\n\r\n          /* UnitDelay: '<S48>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_g =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_m;\r\n\r\n          /* Product: '<S48>/Product1' */\r\n          nucleo_g431re_ihm07m1_B.Product1_p = 0.998F *\r\n            nucleo_g431re_ihm07m1_B.UnitDelay_g;\r\n\r\n          /* Sum: '<S48>/Add1' */\r\n          nucleo_g431re_ihm07m1_B.Add1_io = nucleo_g431re_ihm07m1_B.Product_io +\r\n            nucleo_g431re_ihm07m1_B.Product1_p;\r\n\r\n          /* Sum: '<S37>/Sum6' */\r\n          nucleo_g431re_ihm07m1_B.Sum6_l = nucleo_g431re_ihm07m1_B.Sum1 -\r\n            nucleo_g431re_ihm07m1_B.Add1_io;\r\n\r\n          /* Product: '<S40>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_k = nucleo_g431re_ihm07m1_B.Sum6_p[0] *\r\n            nucleo_g431re_ihm07m1_B.Scaling;\r\n\r\n          /* Sum: '<S36>/Sum3' */\r\n          nucleo_g431re_ihm07m1_B.Sum3_h = nucleo_g431re_ihm07m1_B.Sum6[0] -\r\n            nucleo_g431re_ihm07m1_B.Product_k;\r\n\r\n          /* Gain: '<S36>/Gain' */\r\n          nucleo_g431re_ihm07m1_B.Gain_d = (real32_T)(0.0001 *\r\n            nucleo_g431re_ihm07m1_B.Sum3_h);\r\n\r\n          /* Delay: '<S36>/Delay' */\r\n          zcEvent = (((nucleo_g431re_ih_PrevZCSigState.Delay_Reset_ZCE_l ==\r\n                       POS_ZCSIG) != (int32_T)nucleo_g431re_ihm07m1_B.NOT_h) &&\r\n                     (nucleo_g431re_ih_PrevZCSigState.Delay_Reset_ZCE_l !=\r\n                      UNINITIALIZED_ZCSIG));\r\n          if (zcEvent || nucleo_g431re_ihm07m1_B.NOT_h) {\r\n            nucleo_g431re_ihm07m1_DWork.Delay_DSTATE_h = 0.0F;\r\n          }\r\n\r\n          nucleo_g431re_ih_PrevZCSigState.Delay_Reset_ZCE_l =\r\n            nucleo_g431re_ihm07m1_B.NOT_h;\r\n\r\n          /* Delay: '<S36>/Delay' */\r\n          nucleo_g431re_ihm07m1_B.Delay_b =\r\n            nucleo_g431re_ihm07m1_DWork.Delay_DSTATE_h;\r\n\r\n          /* Sum: '<S36>/Sum' */\r\n          nucleo_g431re_ihm07m1_B.Sum_h = nucleo_g431re_ihm07m1_B.Gain_d +\r\n            nucleo_g431re_ihm07m1_B.Delay_b;\r\n\r\n          /* Product: '<S36>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_im = nucleo_g431re_ihm07m1_B.Sum6_p[0]\r\n            * nucleo_g431re_ihm07m1_B.Scaling1;\r\n\r\n          /* Sum: '<S36>/Sum1' */\r\n          nucleo_g431re_ihm07m1_B.Sum1_o = nucleo_g431re_ihm07m1_B.Sum_h -\r\n            nucleo_g431re_ihm07m1_B.Product_im;\r\n\r\n          /* Switch: '<S39>/Switch1' incorporates:\r\n           *  Constant: '<S39>/FilterConstant'\r\n           *  Constant: '<S39>/OneMinusFilterConstant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Switch1_b[0] = 0.002F;\r\n          nucleo_g431re_ihm07m1_B.Switch1_b[1] = 0.998F;\r\n\r\n          /* Product: '<S43>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_a = nucleo_g431re_ihm07m1_B.Sum1_o *\r\n            0.002F;\r\n\r\n          /* UnitDelay: '<S43>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_oq =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_b;\r\n\r\n          /* Product: '<S43>/Product1' */\r\n          nucleo_g431re_ihm07m1_B.Product1_h = 0.998F *\r\n            nucleo_g431re_ihm07m1_B.UnitDelay_oq;\r\n\r\n          /* Sum: '<S43>/Add1' */\r\n          nucleo_g431re_ihm07m1_B.Add1_c = nucleo_g431re_ihm07m1_B.Product_a +\r\n            nucleo_g431re_ihm07m1_B.Product1_h;\r\n\r\n          /* Sum: '<S36>/Sum6' */\r\n          nucleo_g431re_ihm07m1_B.Sum6_h = nucleo_g431re_ihm07m1_B.Sum1_o -\r\n            nucleo_g431re_ihm07m1_B.Add1_c;\r\n\r\n          /* Outputs for Atomic SubSystem: '<S33>/atan2' */\r\n          nucleo_g431re_ihm07m1_atan2(nucleo_g431re_ihm07m1_B.Sum6_l,\r\n            nucleo_g431re_ihm07m1_B.Sum6_h, 2, &nucleo_g431re_ihm07m1_B.atan2_n);\r\n\r\n          /* End of Outputs for SubSystem: '<S33>/atan2' */\r\n\r\n          /* Switch: '<S19>/Switch' */\r\n          if (nucleo_g431re_ihm07m1_B.UnitDelay_a >= 4.0F) {\r\n            /* Switch: '<S19>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_d =\r\n              nucleo_g431re_ihm07m1_B.atan2_n.algDD;\r\n          } else {\r\n            /* Switch: '<S19>/Switch' incorporates:\r\n             *  Constant: '<S10>/Ref_pos'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Switch_d = 0.0F;\r\n          }\r\n\r\n          /* End of Switch: '<S19>/Switch' */\r\n\r\n          /* RelationalOperator: '<S253>/Compare' incorporates:\r\n           *  Constant: '<S253>/Constant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Compare_j = (nucleo_g431re_ihm07m1_B.Switch_d <\r\n            0.0F);\r\n\r\n          /* DataTypeConversion: '<S252>/Data Type Conversion' */\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion_bv =\r\n            nucleo_g431re_ihm07m1_B.Compare_j;\r\n\r\n          /* If: '<S252>/If' */\r\n          if (nucleo_g431re_ihm07m1_B.DataTypeConversion_bv > 0) {\r\n            /* Outputs for IfAction SubSystem: '<S252>/If Action Subsystem' incorporates:\r\n             *  ActionPort: '<S254>/Action Port'\r\n             */\r\n            nucleo_g4_IfActionSubsystem(nucleo_g431re_ihm07m1_B.Switch_d,\r\n              &nucleo_g431re_ihm07m1_B.Merge_p,\r\n              &nucleo_g431re_ihm07m1_B.IfActionSubsystem);\r\n\r\n            /* End of Outputs for SubSystem: '<S252>/If Action Subsystem' */\r\n          } else {\r\n            /* Outputs for IfAction SubSystem: '<S252>/If Action Subsystem1' incorporates:\r\n             *  ActionPort: '<S255>/Action Port'\r\n             */\r\n            nucleo_g_IfActionSubsystem1(nucleo_g431re_ihm07m1_B.Switch_d,\r\n              &nucleo_g431re_ihm07m1_B.Merge_p,\r\n              &nucleo_g431re_ihm07m1_B.IfActionSubsystem1);\r\n\r\n            /* End of Outputs for SubSystem: '<S252>/If Action Subsystem1' */\r\n          }\r\n\r\n          /* End of If: '<S252>/If' */\r\n\r\n          /* Gain: '<S62>/indexing' */\r\n          nucleo_g431re_ihm07m1_B.indexing = 800.0F *\r\n            nucleo_g431re_ihm07m1_B.Merge_p;\r\n\r\n          /* DataTypeConversion: '<S62>/Get_Integer' */\r\n          nucleo_g431re_ihm07m1_B.Get_Integer = (uint16_T)\r\n            nucleo_g431re_ihm07m1_B.indexing;\r\n\r\n          /* Sum: '<S62>/Sum' incorporates:\r\n           *  Constant: '<S62>/offset'\r\n           */\r\n          pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer + 1U;\r\n          nucleo_g431re_ihm07m1_B.Sum[0] = pinWriteLoc;\r\n\r\n          /* Selector: '<S62>/Lookup' incorporates:\r\n           *  Constant: '<S62>/sine_table_values'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Lookup[0] =\r\n            nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n          /* Sum: '<S62>/Sum' */\r\n          pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer;\r\n          nucleo_g431re_ihm07m1_B.Sum[1] = pinWriteLoc;\r\n\r\n          /* Selector: '<S62>/Lookup' incorporates:\r\n           *  Constant: '<S62>/sine_table_values'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Lookup[1] =\r\n            nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n          /* Sum: '<S62>/Sum' incorporates:\r\n           *  Constant: '<S62>/offset'\r\n           */\r\n          pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer + 201U;\r\n          nucleo_g431re_ihm07m1_B.Sum[2] = pinWriteLoc;\r\n\r\n          /* Selector: '<S62>/Lookup' incorporates:\r\n           *  Constant: '<S62>/sine_table_values'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Lookup[2] =\r\n            nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n          /* Sum: '<S62>/Sum' incorporates:\r\n           *  Constant: '<S62>/offset'\r\n           */\r\n          pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer + 200U;\r\n          nucleo_g431re_ihm07m1_B.Sum[3] = pinWriteLoc;\r\n\r\n          /* Selector: '<S62>/Lookup' incorporates:\r\n           *  Constant: '<S62>/sine_table_values'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Lookup[3] =\r\n            nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n          /* Sum: '<S251>/Sum3' */\r\n          nucleo_g431re_ihm07m1_B.Sum3_f = nucleo_g431re_ihm07m1_B.Lookup[0] -\r\n            nucleo_g431re_ihm07m1_B.Lookup[1];\r\n\r\n          /* DataTypeConversion: '<S62>/Data Type Conversion1' */\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion1_f =\r\n            nucleo_g431re_ihm07m1_B.Get_Integer;\r\n\r\n          /* Sum: '<S62>/Sum2' */\r\n          nucleo_g431re_ihm07m1_B.Sum2 = nucleo_g431re_ihm07m1_B.indexing -\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion1_f;\r\n\r\n          /* Product: '<S251>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_b = nucleo_g431re_ihm07m1_B.Sum3_f *\r\n            nucleo_g431re_ihm07m1_B.Sum2;\r\n\r\n          /* Sum: '<S251>/Sum4' */\r\n          nucleo_g431re_ihm07m1_B.Sum4_h = nucleo_g431re_ihm07m1_B.Product_b +\r\n            nucleo_g431re_ihm07m1_B.Lookup[1];\r\n\r\n          /* Sum: '<S251>/Sum5' */\r\n          nucleo_g431re_ihm07m1_B.Sum5 = nucleo_g431re_ihm07m1_B.Lookup[2] -\r\n            nucleo_g431re_ihm07m1_B.Lookup[3];\r\n\r\n          /* Product: '<S251>/Product1' */\r\n          nucleo_g431re_ihm07m1_B.Product1_e = nucleo_g431re_ihm07m1_B.Sum5 *\r\n            nucleo_g431re_ihm07m1_B.Sum2;\r\n\r\n          /* Sum: '<S251>/Sum6' */\r\n          nucleo_g431re_ihm07m1_B.Sum6_f = nucleo_g431re_ihm07m1_B.Product1_e +\r\n            nucleo_g431re_ihm07m1_B.Lookup[3];\r\n\r\n          /* Outputs for Atomic SubSystem: '<S65>/Two inputs CRL' */\r\n          nucleo_g431re__TwoinputsCRL\r\n            (nucleo_g431re_ihm07m1_B.TwophaseCRLwrap.algDD_o1,\r\n             nucleo_g431re_ihm07m1_B.TwophaseCRLwrap.algDD_o2,\r\n             nucleo_g431re_ihm07m1_B.Sum4_h, nucleo_g431re_ihm07m1_B.Sum6_f,\r\n             &nucleo_g431re_ihm07m1_B.TwoinputsCRL);\r\n\r\n          /* End of Outputs for SubSystem: '<S65>/Two inputs CRL' */\r\n\r\n          /* DataStoreRead: '<S17>/Data Store Read' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead_o =\r\n            nucleo_g431re_ihm07m1_DWork.Ia_avg_cal;\r\n\r\n          /* DataTypeConversion: '<S17>/Data Type Conversion2' */\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion2_a = (int32_T)\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead_o;\r\n\r\n          /* DataStoreRead: '<S17>/Data Store Read1' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead1_p =\r\n            nucleo_g431re_ihm07m1_DWork.Ib_avg_cal;\r\n\r\n          /* DataTypeConversion: '<S17>/Data Type Conversion3' */\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion3 = (int32_T)\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead1_p;\r\n\r\n          /* DataTypeConversion: '<S17>/Data Type Conversion' */\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion_o[0] =\r\n            nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter[0];\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion_o[1] =\r\n            nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter[1];\r\n\r\n          /* Sum: '<S17>/Add' */\r\n          nucleo_g431re_ihm07m1_B.Add_b[0] =\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_o[0] -\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion2_a;\r\n          nucleo_g431re_ihm07m1_B.Add_b[1] =\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_o[1] -\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion3;\r\n\r\n          /* DataTypeConversion: '<S17>/Data Type Conversion4' */\r\n          Bias = (real32_T)nucleo_g431re_ihm07m1_B.Add_b[0];\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion4_f[0] = Bias;\r\n\r\n          /* Gain: '<S17>/count_to_PU1' */\r\n          nucleo_g431re_ihm07m1_B.count_to_PU1[0] = -0.00048828125F * Bias;\r\n\r\n          /* DataTypeConversion: '<S17>/Data Type Conversion4' */\r\n          Bias = (real32_T)nucleo_g431re_ihm07m1_B.Add_b[1];\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion4_f[1] = Bias;\r\n\r\n          /* Gain: '<S17>/count_to_PU1' */\r\n          nucleo_g431re_ihm07m1_B.count_to_PU1[1] = -0.00048828125F * Bias;\r\n\r\n          /* Outputs for Atomic SubSystem: '<S73>/Two phase CRL wrap' */\r\n          nucleo_g431_TwophaseCRLwrap(nucleo_g431re_ihm07m1_B.count_to_PU1[0],\r\n            nucleo_g431re_ihm07m1_B.count_to_PU1[1],\r\n            &nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k);\r\n\r\n          /* End of Outputs for SubSystem: '<S73>/Two phase CRL wrap' */\r\n\r\n          /* Outputs for Atomic SubSystem: '<S72>/Two inputs CRL' */\r\n          nucleo_g431re__TwoinputsCRL\r\n            (nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k.algDD_o1,\r\n             nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k.algDD_o2,\r\n             nucleo_g431re_ihm07m1_B.Sum4_h, nucleo_g431re_ihm07m1_B.Sum6_f,\r\n             &nucleo_g431re_ihm07m1_B.TwoinputsCRL_o);\r\n\r\n          /* End of Outputs for SubSystem: '<S72>/Two inputs CRL' */\r\n\r\n          /* DataStoreRead: '<S19>/Data Store Read1' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead1_jd =\r\n            nucleo_g431re_ihm07m1_DWork.EnClosedLoop;\r\n\r\n          /* DataStoreRead: '<S19>/Data Store Read2' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead2_c =\r\n            nucleo_g431re_ihm07m1_DWork.disableOL;\r\n\r\n          /* UnitDelay: '<S13>/Unit Delay2' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay2_g =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay2_DSTATE_m;\r\n\r\n          /* UnitDelay: '<S1>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_n =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_i;\r\n\r\n          /* Switch: '<S9>/Switch1' incorporates:\r\n           *  Constant: '<S9>/FilterConstant'\r\n           *  Constant: '<S9>/OneMinusFilterConstant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Switch1_g[0] = 0.02F;\r\n          nucleo_g431re_ihm07m1_B.Switch1_g[1] = 0.98F;\r\n\r\n          /* Product: '<S268>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_o =\r\n            nucleo_g431re_ihm07m1_B.UnitDelay_n * 0.02F;\r\n\r\n          /* UnitDelay: '<S268>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_nf =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_f;\r\n\r\n          /* Product: '<S268>/Product1' */\r\n          nucleo_g431re_ihm07m1_B.Product1_em = 0.98F *\r\n            nucleo_g431re_ihm07m1_B.UnitDelay_nf;\r\n\r\n          /* Sum: '<S268>/Add1' */\r\n          nucleo_g431re_ihm07m1_B.Add1_k = nucleo_g431re_ihm07m1_B.Product_o +\r\n            nucleo_g431re_ihm07m1_B.Product1_em;\r\n\r\n          /* DataStoreRead: '<S1>/Data Store Read' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead_k =\r\n            nucleo_g431re_ihm07m1_DWork.testEnableFromHost;\r\n\r\n          /* Product: '<S1>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_e =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead_k *\r\n            nucleo_g431re_ihm07m1_B.UnitDelay9;\r\n\r\n          /* RelationalOperator: '<S280>/Compare' incorporates:\r\n           *  Constant: '<S280>/Constant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Compare_c =\r\n            (nucleo_g431re_ihm07m1_B.UnitDelay_a >= 4.0F);\r\n\r\n          /* Outputs for Enabled SubSystem: '<S14>/Torque_control_with_speed_limit' incorporates:\r\n           *  EnablePort: '<S281>/Enable'\r\n           */\r\n          if (nucleo_g431re_ihm07m1_B.Compare_c) {\r\n            /* DataStoreRead: '<S281>/Data Store Read' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead_g =\r\n              nucleo_g431re_ihm07m1_DWork.I_rated;\r\n\r\n            /* DataStoreRead: '<S281>/Data Store Read1' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead1_j =\r\n              nucleo_g431re_ihm07m1_DWork.currentPU_RWV;\r\n\r\n            /* Abs: '<S282>/Abs' */\r\n            nucleo_g431re_ihm07m1_B.Abs = fabsf(nucleo_g431re_ihm07m1_B.Add1_k);\r\n\r\n            /* Abs: '<S282>/Abs1' */\r\n            nucleo_g431re_ihm07m1_B.Abs1 = fabsf\r\n              (nucleo_g431re_ihm07m1_B.UnitDelay3);\r\n\r\n            /* Product: '<S282>/Product' incorporates:\r\n             *  Constant: '<S282>/One_minus_derating'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Product_ms = nucleo_g431re_ihm07m1_B.Abs1 *\r\n              0.1F;\r\n\r\n            /* RelationalOperator: '<S283>/Compare' incorporates:\r\n             *  Constant: '<S283>/Constant'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Compare_cl =\r\n              (nucleo_g431re_ihm07m1_B.Product_ms > 0.0F);\r\n\r\n            /* DataTypeConversion: '<S282>/Data Type Conversion' */\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_n =\r\n              nucleo_g431re_ihm07m1_B.Compare_cl;\r\n\r\n            /* Gain: '<S282>/derating' */\r\n            nucleo_g431re_ihm07m1_B.derating = 0.9F *\r\n              nucleo_g431re_ihm07m1_B.Abs1;\r\n\r\n            /* Sum: '<S282>/Sum' */\r\n            nucleo_g431re_ihm07m1_B.Sum_b = nucleo_g431re_ihm07m1_B.Abs -\r\n              nucleo_g431re_ihm07m1_B.derating;\r\n\r\n            /* If: '<S282>/If' */\r\n            if (nucleo_g431re_ihm07m1_B.DataTypeConversion_n > 0) {\r\n              /* Outputs for IfAction SubSystem: '<S282>/If Action Subsystem' incorporates:\r\n               *  ActionPort: '<S285>/Action Port'\r\n               */\r\n              /* Product: '<S285>/Divide1' */\r\n              nucleo_g431re_ihm07m1_B.Divide1 = nucleo_g431re_ihm07m1_B.Sum_b /\r\n                nucleo_g431re_ihm07m1_B.Product_ms;\r\n\r\n              /* Saturate: '<S285>/Saturation' */\r\n              Bias = nucleo_g431re_ihm07m1_B.Divide1;\r\n              if (Bias > 1.0F) {\r\n                /* Merge: '<S282>/Merge' */\r\n                nucleo_g431re_ihm07m1_B.Merge_c = 1.0F;\r\n              } else if (Bias < 0.0F) {\r\n                /* Merge: '<S282>/Merge' */\r\n                nucleo_g431re_ihm07m1_B.Merge_c = 0.0F;\r\n              } else {\r\n                /* Merge: '<S282>/Merge' */\r\n                nucleo_g431re_ihm07m1_B.Merge_c = Bias;\r\n              }\r\n\r\n              /* End of Saturate: '<S285>/Saturation' */\r\n              /* End of Outputs for SubSystem: '<S282>/If Action Subsystem' */\r\n            } else {\r\n              /* Outputs for IfAction SubSystem: '<S282>/Handle divide by 0' incorporates:\r\n               *  ActionPort: '<S284>/Action Port'\r\n               */\r\n              /* Merge: '<S282>/Merge' incorporates:\r\n               *  Constant: '<S282>/Const'\r\n               *  SignalConversion generated from: '<S284>/In1'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Merge_c = 1.0F;\r\n\r\n              /* End of Outputs for SubSystem: '<S282>/Handle divide by 0' */\r\n            }\r\n\r\n            /* End of If: '<S282>/If' */\r\n\r\n            /* Sum: '<S282>/Sum2' incorporates:\r\n             *  Constant: '<S282>/One'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Sum2_d = 1.0F -\r\n              nucleo_g431re_ihm07m1_B.Merge_c;\r\n\r\n            /* Product: '<S281>/Product1' */\r\n            nucleo_g431re_ihm07m1_B.Product1_pz =\r\n              nucleo_g431re_ihm07m1_B.UnitDelay2_g *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead_g;\r\n\r\n            /* Product: '<S281>/Divide' */\r\n            nucleo_g431re_ihm07m1_B.Divide_n =\r\n              nucleo_g431re_ihm07m1_B.Product1_pz /\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead1_j;\r\n\r\n            /* Product: '<S281>/Product' */\r\n            nucleo_g431re_ihm07m1_B.Product_by =\r\n              nucleo_g431re_ihm07m1_B.Divide_n * nucleo_g431re_ihm07m1_B.Sum2_d *\r\n              nucleo_g431re_ihm07m1_B.Product_e;\r\n          }\r\n\r\n          /* End of Outputs for SubSystem: '<S14>/Torque_control_with_speed_limit' */\r\n\r\n          /* Switch: '<S14>/Switch' */\r\n          if (nucleo_g431re_ihm07m1_B.UnitDelay_a >= 4.0F) {\r\n            /* Switch: '<S14>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_m =\r\n              nucleo_g431re_ihm07m1_B.Product_by;\r\n          } else {\r\n            /* Switch: '<S14>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_m =\r\n              nucleo_g431re_ihm07m1_B.UnitDelay3;\r\n          }\r\n\r\n          /* End of Switch: '<S14>/Switch' */\r\n\r\n          /* RelationalOperator: '<S103>/Compare' incorporates:\r\n           *  Constant: '<S103>/Constant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Compare_e =\r\n            (nucleo_g431re_ihm07m1_B.UnitDelay_a >= 4.0F);\r\n\r\n          /* Outputs for Enabled SubSystem: '<S60>/Control' incorporates:\r\n           *  EnablePort: '<S104>/Enable'\r\n           */\r\n          if (nucleo_g431re_ihm07m1_B.Compare_e) {\r\n            /* DataStoreRead: '<S104>/Data Store Read3' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead3_d =\r\n              nucleo_g431re_ihm07m1_DWork.EnClosedLoop;\r\n\r\n            /* DataStoreRead: '<S104>/Data Store Read' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead_ga =\r\n              nucleo_g431re_ihm07m1_DWork.testEnableFromHost;\r\n\r\n            /* Logic: '<S104>/AND' */\r\n            nucleo_g431re_ihm07m1_B.AND =\r\n              (nucleo_g431re_ihm07m1_B.DataStoreRead3_d &&\r\n               (nucleo_g431re_ihm07m1_B.DataStoreRead_ga != 0.0F));\r\n\r\n            /* DataStoreRead: '<S104>/Data Store Read4' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead4_j =\r\n              nucleo_g431re_ihm07m1_DWork.Kp_i;\r\n\r\n            /* Sum: '<S104>/Sum' incorporates:\r\n             *  Constant: '<S104>/Id Desired'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Sum_i = 0.0F -\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o1;\r\n\r\n            /* Product: '<S104>/Product1' */\r\n            nucleo_g431re_ihm07m1_B.Product1_o =\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead4_j *\r\n              nucleo_g431re_ihm07m1_B.Sum_i;\r\n\r\n            /* Sum: '<S104>/Add' */\r\n            nucleo_g431re_ihm07m1_B.Add_ge =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL.algDD_o1 -\r\n              nucleo_g431re_ihm07m1_B.Product1_o;\r\n\r\n            /* Sum: '<S104>/Sum1' */\r\n            nucleo_g431re_ihm07m1_B.Sum1_j = nucleo_g431re_ihm07m1_B.Switch_m -\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o2;\r\n\r\n            /* Product: '<S104>/Product2' */\r\n            nucleo_g431re_ihm07m1_B.Product2 =\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead4_j *\r\n              nucleo_g431re_ihm07m1_B.Sum1_j;\r\n\r\n            /* Sum: '<S104>/Add1' */\r\n            nucleo_g431re_ihm07m1_B.Add1_a =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL.algDD_o2 -\r\n              nucleo_g431re_ihm07m1_B.Product2;\r\n\r\n            /* Switch: '<S111>/Switch1' incorporates:\r\n             *  Constant: '<S111>/ChosenMethod'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Switch1_cp = 3U;\r\n\r\n            /* DataStoreRead: '<S104>/Data Store Read1' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead1_g =\r\n              nucleo_g431re_ihm07m1_DWork.Kp_i;\r\n\r\n            /* Product: '<S215>/PProd Out' */\r\n            nucleo_g431re_ihm07m1_B.PProdOut = nucleo_g431re_ihm07m1_B.Sum1_j *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead1_g;\r\n\r\n            /* Logic: '<S104>/NOT' */\r\n            nucleo_g431re_ihm07m1_B.NOT_fd = !nucleo_g431re_ihm07m1_B.AND;\r\n\r\n            /* DiscreteIntegrator: '<S210>/Integrator' */\r\n            if (nucleo_g431re_ihm07m1_DWork.Integrator_IC_LOADING != 0) {\r\n              nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE =\r\n                nucleo_g431re_ihm07m1_B.Add1_a;\r\n            }\r\n\r\n            if (nucleo_g431re_ihm07m1_B.NOT_fd ||\r\n                (nucleo_g431re_ihm07m1_DWork.Integrator_PrevResetState != 0)) {\r\n              nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE =\r\n                nucleo_g431re_ihm07m1_B.Add1_a;\r\n            }\r\n\r\n            /* DiscreteIntegrator: '<S210>/Integrator' */\r\n            nucleo_g431re_ihm07m1_B.Integrator =\r\n              nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE;\r\n\r\n            /* Sum: '<S219>/Sum' */\r\n            nucleo_g431re_ihm07m1_B.Sum_j = nucleo_g431re_ihm07m1_B.PProdOut +\r\n              nucleo_g431re_ihm07m1_B.Integrator;\r\n\r\n            /* Saturate: '<S217>/Saturation' */\r\n            Bias = nucleo_g431re_ihm07m1_B.Sum_j;\r\n            if (Bias > 1.0F) {\r\n              /* Saturate: '<S217>/Saturation' */\r\n              nucleo_g431re_ihm07m1_B.Saturation_g = 1.0F;\r\n            } else if (Bias < -1.0F) {\r\n              /* Saturate: '<S217>/Saturation' */\r\n              nucleo_g431re_ihm07m1_B.Saturation_g = -1.0F;\r\n            } else {\r\n              /* Saturate: '<S217>/Saturation' */\r\n              nucleo_g431re_ihm07m1_B.Saturation_g = Bias;\r\n            }\r\n\r\n            /* End of Saturate: '<S217>/Saturation' */\r\n\r\n            /* Product: '<S163>/PProd Out' */\r\n            nucleo_g431re_ihm07m1_B.PProdOut_k = nucleo_g431re_ihm07m1_B.Sum_i *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead1_g;\r\n\r\n            /* DiscreteIntegrator: '<S158>/Integrator' */\r\n            if (nucleo_g431re_ihm07m1_DWork.Integrator_IC_LOADING_g != 0) {\r\n              nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE_c =\r\n                nucleo_g431re_ihm07m1_B.Add_ge;\r\n            }\r\n\r\n            if (nucleo_g431re_ihm07m1_B.NOT_fd ||\r\n                (nucleo_g431re_ihm07m1_DWork.Integrator_PrevResetState_k != 0))\r\n            {\r\n              nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE_c =\r\n                nucleo_g431re_ihm07m1_B.Add_ge;\r\n            }\r\n\r\n            /* DiscreteIntegrator: '<S158>/Integrator' */\r\n            nucleo_g431re_ihm07m1_B.Integrator_i =\r\n              nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE_c;\r\n\r\n            /* Sum: '<S167>/Sum' */\r\n            nucleo_g431re_ihm07m1_B.Sum_c = nucleo_g431re_ihm07m1_B.PProdOut_k +\r\n              nucleo_g431re_ihm07m1_B.Integrator_i;\r\n\r\n            /* Saturate: '<S165>/Saturation' */\r\n            Bias = nucleo_g431re_ihm07m1_B.Sum_c;\r\n            if (Bias > 1.0F) {\r\n              /* Saturate: '<S165>/Saturation' */\r\n              nucleo_g431re_ihm07m1_B.Saturation_jy = 1.0F;\r\n            } else if (Bias < -1.0F) {\r\n              /* Saturate: '<S165>/Saturation' */\r\n              nucleo_g431re_ihm07m1_B.Saturation_jy = -1.0F;\r\n            } else {\r\n              /* Saturate: '<S165>/Saturation' */\r\n              nucleo_g431re_ihm07m1_B.Saturation_jy = Bias;\r\n            }\r\n\r\n            /* End of Saturate: '<S165>/Saturation' */\r\n\r\n            /* Switch: '<S111>/Switch' incorporates:\r\n             *  Constant: '<S111>/Constant3'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Switch_p = 0.95F;\r\n\r\n            /* Product: '<S111>/Product' */\r\n            nucleo_g431re_ihm07m1_B.Product_lw = 0.9025F;\r\n\r\n            /* Product: '<S112>/Product' */\r\n            nucleo_g431re_ihm07m1_B.Product_lr =\r\n              nucleo_g431re_ihm07m1_B.Saturation_jy *\r\n              nucleo_g431re_ihm07m1_B.Saturation_jy;\r\n\r\n            /* Product: '<S112>/Product1' */\r\n            nucleo_g431re_ihm07m1_B.Product1_n =\r\n              nucleo_g431re_ihm07m1_B.Saturation_g *\r\n              nucleo_g431re_ihm07m1_B.Saturation_g;\r\n\r\n            /* Sum: '<S112>/Sum1' */\r\n            nucleo_g431re_ihm07m1_B.Sum1_e = nucleo_g431re_ihm07m1_B.Product_lr\r\n              + nucleo_g431re_ihm07m1_B.Product1_n;\r\n\r\n            /* Outputs for IfAction SubSystem: '<S106>/D-Q Equivalence' incorporates:\r\n             *  ActionPort: '<S109>/Action Port'\r\n             */\r\n            /* If: '<S106>/If' incorporates:\r\n             *  DataTypeConversion: '<S109>/Data Type Conversion'\r\n             *  RelationalOperator: '<S109>/Relational Operator'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.RelationalOperator_o =\r\n              (nucleo_g431re_ihm07m1_B.Sum1_e > 0.9025F);\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_l =\r\n              nucleo_g431re_ihm07m1_B.RelationalOperator_o;\r\n\r\n            /* If: '<S109>/If' incorporates:\r\n             *  If: '<S106>/If'\r\n             */\r\n            if (nucleo_g431re_ihm07m1_B.DataTypeConversion_l != 0) {\r\n              /* Outputs for IfAction SubSystem: '<S109>/Limiter' incorporates:\r\n               *  ActionPort: '<S113>/Action Port'\r\n               */\r\n              /* Product: '<S113>/Product' */\r\n              nucleo_g431re_ihm07m1_B.Product_l5[0] =\r\n                nucleo_g431re_ihm07m1_B.Saturation_jy * 0.95F;\r\n              nucleo_g431re_ihm07m1_B.Product_l5[1] =\r\n                nucleo_g431re_ihm07m1_B.Saturation_g * 0.95F;\r\n\r\n              /* Sqrt: '<S113>/Square Root' */\r\n              mw_arm_sqrt_f32(&nucleo_g431re_ihm07m1_B.Sum1_e,\r\n                              &nucleo_g431re_ihm07m1_B.SquareRoot, 1U);\r\n\r\n              /* Switch: '<S113>/Switch' */\r\n              if (nucleo_g431re_ihm07m1_B.SquareRoot != 0.0F) {\r\n                /* Switch: '<S113>/Switch' */\r\n                nucleo_g431re_ihm07m1_B.Switch_a =\r\n                  nucleo_g431re_ihm07m1_B.SquareRoot;\r\n              } else {\r\n                /* Switch: '<S113>/Switch' incorporates:\r\n                 *  Constant: '<S113>/Constant'\r\n                 */\r\n                nucleo_g431re_ihm07m1_B.Switch_a = 1.0F;\r\n              }\r\n\r\n              /* End of Switch: '<S113>/Switch' */\r\n\r\n              /* Merge: '<S106>/Merge' incorporates:\r\n               *  Product: '<S113>/Divide'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Merge_b[0] =\r\n                nucleo_g431re_ihm07m1_B.Product_l5[0] /\r\n                nucleo_g431re_ihm07m1_B.Switch_a;\r\n              nucleo_g431re_ihm07m1_B.Merge_b[1] =\r\n                nucleo_g431re_ihm07m1_B.Product_l5[1] /\r\n                nucleo_g431re_ihm07m1_B.Switch_a;\r\n\r\n              /* End of Outputs for SubSystem: '<S109>/Limiter' */\r\n            } else {\r\n              /* Outputs for IfAction SubSystem: '<S109>/Passthrough' incorporates:\r\n               *  ActionPort: '<S114>/Action Port'\r\n               */\r\n              /* Merge: '<S106>/Merge' incorporates:\r\n               *  SignalConversion generated from: '<S114>/dqRef'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Merge_b[0] =\r\n                nucleo_g431re_ihm07m1_B.Saturation_jy;\r\n              nucleo_g431re_ihm07m1_B.Merge_b[1] =\r\n                nucleo_g431re_ihm07m1_B.Saturation_g;\r\n\r\n              /* End of Outputs for SubSystem: '<S109>/Passthrough' */\r\n            }\r\n\r\n            /* End of If: '<S109>/If' */\r\n            /* End of Outputs for SubSystem: '<S106>/D-Q Equivalence' */\r\n\r\n            /* DataStoreRead: '<S104>/Data Store Read2' */\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead2_n =\r\n              nucleo_g431re_ihm07m1_DWork.Ki_i;\r\n\r\n            /* DeadZone: '<S150>/DeadZone' */\r\n            if (nucleo_g431re_ihm07m1_B.Sum_c > 1.0F) {\r\n              /* DeadZone: '<S150>/DeadZone' */\r\n              nucleo_g431re_ihm07m1_B.DeadZone = nucleo_g431re_ihm07m1_B.Sum_c -\r\n                1.0F;\r\n            } else if (nucleo_g431re_ihm07m1_B.Sum_c >= -1.0F) {\r\n              /* DeadZone: '<S150>/DeadZone' */\r\n              nucleo_g431re_ihm07m1_B.DeadZone = 0.0F;\r\n            } else {\r\n              /* DeadZone: '<S150>/DeadZone' */\r\n              nucleo_g431re_ihm07m1_B.DeadZone = nucleo_g431re_ihm07m1_B.Sum_c -\r\n                -1.0F;\r\n            }\r\n\r\n            /* End of DeadZone: '<S150>/DeadZone' */\r\n\r\n            /* RelationalOperator: '<S148>/Relational Operator' incorporates:\r\n             *  Constant: '<S148>/Clamping_zero'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.RelationalOperator_k =\r\n              (nucleo_g431re_ihm07m1_B.DeadZone != 0.0F);\r\n\r\n            /* RelationalOperator: '<S148>/fix for DT propagation issue' incorporates:\r\n             *  Constant: '<S148>/Clamping_zero'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.fixforDTpropagationissue =\r\n              (nucleo_g431re_ihm07m1_B.DeadZone > 0.0F);\r\n\r\n            /* Switch: '<S148>/Switch1' */\r\n            if (nucleo_g431re_ihm07m1_B.fixforDTpropagationissue) {\r\n              /* Switch: '<S148>/Switch1' incorporates:\r\n               *  Constant: '<S148>/Constant'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch1_j = 1;\r\n            } else {\r\n              /* Switch: '<S148>/Switch1' incorporates:\r\n               *  Constant: '<S148>/Constant2'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch1_j = -1;\r\n            }\r\n\r\n            /* End of Switch: '<S148>/Switch1' */\r\n\r\n            /* Product: '<S104>/Product' incorporates:\r\n             *  Constant: '<S104>/Ts'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Product_oa = 0.0001F *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead2_n;\r\n\r\n            /* Product: '<S155>/IProd Out' */\r\n            nucleo_g431re_ihm07m1_B.IProdOut = nucleo_g431re_ihm07m1_B.Sum_i *\r\n              nucleo_g431re_ihm07m1_B.Product_oa;\r\n\r\n            /* RelationalOperator: '<S148>/fix for DT propagation issue1' incorporates:\r\n             *  Constant: '<S148>/Clamping_zero'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.fixforDTpropagationissue1 =\r\n              (nucleo_g431re_ihm07m1_B.IProdOut > 0.0F);\r\n\r\n            /* Switch: '<S148>/Switch2' */\r\n            if (nucleo_g431re_ihm07m1_B.fixforDTpropagationissue1) {\r\n              /* Switch: '<S148>/Switch2' incorporates:\r\n               *  Constant: '<S148>/Constant3'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch2_n = 1;\r\n            } else {\r\n              /* Switch: '<S148>/Switch2' incorporates:\r\n               *  Constant: '<S148>/Constant4'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch2_n = -1;\r\n            }\r\n\r\n            /* End of Switch: '<S148>/Switch2' */\r\n\r\n            /* RelationalOperator: '<S148>/Equal1' */\r\n            nucleo_g431re_ihm07m1_B.Equal1 = (nucleo_g431re_ihm07m1_B.Switch1_j ==\r\n              nucleo_g431re_ihm07m1_B.Switch2_n);\r\n\r\n            /* Logic: '<S148>/AND3' */\r\n            nucleo_g431re_ihm07m1_B.AND3 =\r\n              (nucleo_g431re_ihm07m1_B.RelationalOperator_k &&\r\n               nucleo_g431re_ihm07m1_B.Equal1);\r\n\r\n            /* Switch: '<S148>/Switch' */\r\n            if (nucleo_g431re_ihm07m1_B.AND3) {\r\n              /* Switch: '<S148>/Switch' incorporates:\r\n               *  Constant: '<S148>/Constant1'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch_i = 0.0F;\r\n            } else {\r\n              /* Switch: '<S148>/Switch' */\r\n              nucleo_g431re_ihm07m1_B.Switch_i =\r\n                nucleo_g431re_ihm07m1_B.IProdOut;\r\n            }\r\n\r\n            /* End of Switch: '<S148>/Switch' */\r\n\r\n            /* DeadZone: '<S202>/DeadZone' */\r\n            if (nucleo_g431re_ihm07m1_B.Sum_j > 1.0F) {\r\n              /* DeadZone: '<S202>/DeadZone' */\r\n              nucleo_g431re_ihm07m1_B.DeadZone_p = nucleo_g431re_ihm07m1_B.Sum_j\r\n                - 1.0F;\r\n            } else if (nucleo_g431re_ihm07m1_B.Sum_j >= -1.0F) {\r\n              /* DeadZone: '<S202>/DeadZone' */\r\n              nucleo_g431re_ihm07m1_B.DeadZone_p = 0.0F;\r\n            } else {\r\n              /* DeadZone: '<S202>/DeadZone' */\r\n              nucleo_g431re_ihm07m1_B.DeadZone_p = nucleo_g431re_ihm07m1_B.Sum_j\r\n                - -1.0F;\r\n            }\r\n\r\n            /* End of DeadZone: '<S202>/DeadZone' */\r\n\r\n            /* RelationalOperator: '<S200>/Relational Operator' incorporates:\r\n             *  Constant: '<S200>/Clamping_zero'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.RelationalOperator_c =\r\n              (nucleo_g431re_ihm07m1_B.DeadZone_p != 0.0F);\r\n\r\n            /* RelationalOperator: '<S200>/fix for DT propagation issue' incorporates:\r\n             *  Constant: '<S200>/Clamping_zero'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.fixforDTpropagationissue_o =\r\n              (nucleo_g431re_ihm07m1_B.DeadZone_p > 0.0F);\r\n\r\n            /* Switch: '<S200>/Switch1' */\r\n            if (nucleo_g431re_ihm07m1_B.fixforDTpropagationissue_o) {\r\n              /* Switch: '<S200>/Switch1' incorporates:\r\n               *  Constant: '<S200>/Constant'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch1_n = 1;\r\n            } else {\r\n              /* Switch: '<S200>/Switch1' incorporates:\r\n               *  Constant: '<S200>/Constant2'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch1_n = -1;\r\n            }\r\n\r\n            /* End of Switch: '<S200>/Switch1' */\r\n\r\n            /* Product: '<S207>/IProd Out' */\r\n            nucleo_g431re_ihm07m1_B.IProdOut_c = nucleo_g431re_ihm07m1_B.Sum1_j *\r\n              nucleo_g431re_ihm07m1_B.Product_oa;\r\n\r\n            /* RelationalOperator: '<S200>/fix for DT propagation issue1' incorporates:\r\n             *  Constant: '<S200>/Clamping_zero'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.fixforDTpropagationissue1_d =\r\n              (nucleo_g431re_ihm07m1_B.IProdOut_c > 0.0F);\r\n\r\n            /* Switch: '<S200>/Switch2' */\r\n            if (nucleo_g431re_ihm07m1_B.fixforDTpropagationissue1_d) {\r\n              /* Switch: '<S200>/Switch2' incorporates:\r\n               *  Constant: '<S200>/Constant3'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch2_j = 1;\r\n            } else {\r\n              /* Switch: '<S200>/Switch2' incorporates:\r\n               *  Constant: '<S200>/Constant4'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch2_j = -1;\r\n            }\r\n\r\n            /* End of Switch: '<S200>/Switch2' */\r\n\r\n            /* RelationalOperator: '<S200>/Equal1' */\r\n            nucleo_g431re_ihm07m1_B.Equal1_g =\r\n              (nucleo_g431re_ihm07m1_B.Switch1_n ==\r\n               nucleo_g431re_ihm07m1_B.Switch2_j);\r\n\r\n            /* Logic: '<S200>/AND3' */\r\n            nucleo_g431re_ihm07m1_B.AND3_i =\r\n              (nucleo_g431re_ihm07m1_B.RelationalOperator_c &&\r\n               nucleo_g431re_ihm07m1_B.Equal1_g);\r\n\r\n            /* Switch: '<S200>/Switch' */\r\n            if (nucleo_g431re_ihm07m1_B.AND3_i) {\r\n              /* Switch: '<S200>/Switch' incorporates:\r\n               *  Constant: '<S200>/Constant1'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Switch_o = 0.0F;\r\n            } else {\r\n              /* Switch: '<S200>/Switch' */\r\n              nucleo_g431re_ihm07m1_B.Switch_o =\r\n                nucleo_g431re_ihm07m1_B.IProdOut_c;\r\n            }\r\n\r\n            /* End of Switch: '<S200>/Switch' */\r\n\r\n            /* Update for DiscreteIntegrator: '<S210>/Integrator' */\r\n            nucleo_g431re_ihm07m1_DWork.Integrator_IC_LOADING = 0U;\r\n            nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE +=\r\n              nucleo_g431re_ihm07m1_B.Switch_o;\r\n            nucleo_g431re_ihm07m1_DWork.Integrator_PrevResetState = (int8_T)\r\n              nucleo_g431re_ihm07m1_B.NOT_fd;\r\n\r\n            /* Update for DiscreteIntegrator: '<S158>/Integrator' */\r\n            nucleo_g431re_ihm07m1_DWork.Integrator_IC_LOADING_g = 0U;\r\n            nucleo_g431re_ihm07m1_DWork.Integrator_DSTATE_c +=\r\n              nucleo_g431re_ihm07m1_B.Switch_i;\r\n            nucleo_g431re_ihm07m1_DWork.Integrator_PrevResetState_k = (int8_T)\r\n              nucleo_g431re_ihm07m1_B.NOT_fd;\r\n          }\r\n\r\n          /* End of Outputs for SubSystem: '<S60>/Control' */\r\n\r\n          /* UnitDelay: '<S13>/Unit Delay1' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay1_a =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay1_DSTATE_m;\r\n\r\n          /* Logic: '<S60>/NOT' */\r\n          nucleo_g431re_ihm07m1_B.NOT_p = !nucleo_g431re_ihm07m1_B.Compare_e;\r\n\r\n          /* Outputs for Enabled SubSystem: '<S60>/OpenLoop' incorporates:\r\n           *  EnablePort: '<S105>/Enable'\r\n           */\r\n          if (nucleo_g431re_ihm07m1_B.NOT_p) {\r\n            /* Gain: '<S231>/Gain' */\r\n            nucleo_g431re_ihm07m1_B.Gain_ll = 0.0001F *\r\n              nucleo_g431re_ihm07m1_B.UnitDelay1_a;\r\n\r\n            /* UnitDelay: '<S232>/Unit Delay' */\r\n            nucleo_g431re_ihm07m1_B.UnitDelay_b =\r\n              nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_o;\r\n\r\n            /* Logic: '<S232>/NOT' */\r\n            nucleo_g431re_ihm07m1_B.NOT_o = true;\r\n\r\n            /* Outputs for Enabled SubSystem: '<S232>/Accumulate' */\r\n            nucleo_g431re_ih_Accumulate(true, nucleo_g431re_ihm07m1_B.Gain_ll,\r\n              nucleo_g431re_ihm07m1_B.UnitDelay_b,\r\n              &nucleo_g431re_ihm07m1_B.Accumulate_f,\r\n              &nucleo_g431re_ihm07m1_DWork.Accumulate_f);\r\n\r\n            /* End of Outputs for SubSystem: '<S232>/Accumulate' */\r\n\r\n            /* RelationalOperator: '<S238>/Compare' incorporates:\r\n             *  Constant: '<S238>/Constant'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Compare_k =\r\n              (nucleo_g431re_ihm07m1_B.Accumulate_f.Add1 < 0.0F);\r\n\r\n            /* DataTypeConversion: '<S237>/Data Type Conversion' */\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_e =\r\n              nucleo_g431re_ihm07m1_B.Compare_k;\r\n\r\n            /* If: '<S237>/If' */\r\n            if (nucleo_g431re_ihm07m1_B.DataTypeConversion_e > 0) {\r\n              /* Outputs for IfAction SubSystem: '<S237>/If Action Subsystem' incorporates:\r\n               *  ActionPort: '<S239>/Action Port'\r\n               */\r\n              nucleo_g4_IfActionSubsystem\r\n                (nucleo_g431re_ihm07m1_B.Accumulate_f.Add1,\r\n                 &nucleo_g431re_ihm07m1_B.Merge_c5,\r\n                 &nucleo_g431re_ihm07m1_B.IfActionSubsystem_d);\r\n\r\n              /* End of Outputs for SubSystem: '<S237>/If Action Subsystem' */\r\n            } else {\r\n              /* Outputs for IfAction SubSystem: '<S237>/If Action Subsystem1' incorporates:\r\n               *  ActionPort: '<S240>/Action Port'\r\n               */\r\n              nucleo_g_IfActionSubsystem1\r\n                (nucleo_g431re_ihm07m1_B.Accumulate_f.Add1,\r\n                 &nucleo_g431re_ihm07m1_B.Merge_c5,\r\n                 &nucleo_g431re_ihm07m1_B.IfActionSubsystem1_b);\r\n\r\n              /* End of Outputs for SubSystem: '<S237>/If Action Subsystem1' */\r\n            }\r\n\r\n            /* End of If: '<S237>/If' */\r\n\r\n            /* Gain: '<S241>/Gain' */\r\n            nucleo_g431re_ihm07m1_B.Gain_p = 0.0001F *\r\n              nucleo_g431re_ihm07m1_B.UnitDelay1_a;\r\n\r\n            /* UnitDelay: '<S242>/Unit Delay' */\r\n            nucleo_g431re_ihm07m1_B.UnitDelay_p =\r\n              nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_j;\r\n\r\n            /* Logic: '<S242>/NOT' */\r\n            nucleo_g431re_ihm07m1_B.NOT_f = true;\r\n\r\n            /* Outputs for Enabled SubSystem: '<S242>/Accumulate' */\r\n            nucleo_g431re_ih_Accumulate(true, nucleo_g431re_ihm07m1_B.Gain_p,\r\n              nucleo_g431re_ihm07m1_B.UnitDelay_p,\r\n              &nucleo_g431re_ihm07m1_B.Accumulate_k,\r\n              &nucleo_g431re_ihm07m1_DWork.Accumulate_k);\r\n\r\n            /* End of Outputs for SubSystem: '<S242>/Accumulate' */\r\n\r\n            /* RelationalOperator: '<S248>/Compare' incorporates:\r\n             *  Constant: '<S248>/Constant'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Compare_k5 =\r\n              (nucleo_g431re_ihm07m1_B.Accumulate_k.Add1 < 0.0F);\r\n\r\n            /* DataTypeConversion: '<S247>/Data Type Conversion' */\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_nx =\r\n              nucleo_g431re_ihm07m1_B.Compare_k5;\r\n\r\n            /* If: '<S247>/If' */\r\n            if (nucleo_g431re_ihm07m1_B.DataTypeConversion_nx > 0) {\r\n              /* Outputs for IfAction SubSystem: '<S247>/If Action Subsystem' incorporates:\r\n               *  ActionPort: '<S249>/Action Port'\r\n               */\r\n              nucleo_g4_IfActionSubsystem\r\n                (nucleo_g431re_ihm07m1_B.Accumulate_k.Add1,\r\n                 &nucleo_g431re_ihm07m1_B.Merge_i,\r\n                 &nucleo_g431re_ihm07m1_B.IfActionSubsystem_h);\r\n\r\n              /* End of Outputs for SubSystem: '<S247>/If Action Subsystem' */\r\n            } else {\r\n              /* Outputs for IfAction SubSystem: '<S247>/If Action Subsystem1' incorporates:\r\n               *  ActionPort: '<S250>/Action Port'\r\n               */\r\n              nucleo_g_IfActionSubsystem1\r\n                (nucleo_g431re_ihm07m1_B.Accumulate_k.Add1,\r\n                 &nucleo_g431re_ihm07m1_B.Merge_i,\r\n                 &nucleo_g431re_ihm07m1_B.IfActionSubsystem1_a);\r\n\r\n              /* End of Outputs for SubSystem: '<S247>/If Action Subsystem1' */\r\n            }\r\n\r\n            /* End of If: '<S247>/If' */\r\n\r\n            /* MultiPortSwitch: '<S105>/Index Vector' */\r\n            switch ((int32_T)nucleo_g431re_ihm07m1_B.UnitDelay_a) {\r\n             case 0:\r\n              /* MultiPortSwitch: '<S105>/Index Vector' incorporates:\r\n               *  Constant: '<S227>/Constant1'\r\n               *  Constant: '<S227>/Constant2'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[0] = 0.0F;\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[1] = 0.0F;\r\n              break;\r\n\r\n             case 1:\r\n              /* MultiPortSwitch: '<S105>/Index Vector' incorporates:\r\n               *  Constant: '<S229>/Vq_ref'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[0] =\r\n                nucleo_g431re_ihm07m1_B.Switch_m;\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[1] = 0.0F;\r\n              break;\r\n\r\n             case 2:\r\n              /* Gain: '<S233>/indexing' */\r\n              nucleo_g431re_ihm07m1_B.indexing_a = 800.0F *\r\n                nucleo_g431re_ihm07m1_B.Merge_c5;\r\n\r\n              /* DataTypeConversion: '<S233>/Get_Integer' */\r\n              nucleo_g431re_ihm07m1_B.Get_Integer_f = (uint16_T)\r\n                nucleo_g431re_ihm07m1_B.indexing_a;\r\n\r\n              /* DataTypeConversion: '<S233>/Data Type Conversion1' */\r\n              nucleo_g431re_ihm07m1_B.DataTypeConversion1_a =\r\n                nucleo_g431re_ihm07m1_B.Get_Integer_f;\r\n\r\n              /* Sum: '<S233>/Sum2' */\r\n              nucleo_g431re_ihm07m1_B.Sum2_h =\r\n                nucleo_g431re_ihm07m1_B.indexing_a -\r\n                nucleo_g431re_ihm07m1_B.DataTypeConversion1_a;\r\n\r\n              /* Sum: '<S233>/Sum' incorporates:\r\n               *  Constant: '<S233>/offset'\r\n               */\r\n              pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_f + 1U;\r\n              nucleo_g431re_ihm07m1_B.Sum_o[0] = pinWriteLoc;\r\n\r\n              /* Selector: '<S233>/Lookup' incorporates:\r\n               *  Constant: '<S233>/sine_table_values'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Lookup_g[0] =\r\n                nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n              /* Sum: '<S233>/Sum' */\r\n              pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_f;\r\n              nucleo_g431re_ihm07m1_B.Sum_o[1] = pinWriteLoc;\r\n\r\n              /* Selector: '<S233>/Lookup' incorporates:\r\n               *  Constant: '<S233>/sine_table_values'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Lookup_g[1] =\r\n                nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n              /* Sum: '<S233>/Sum' incorporates:\r\n               *  Constant: '<S233>/offset'\r\n               */\r\n              pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_f + 201U;\r\n              nucleo_g431re_ihm07m1_B.Sum_o[2] = pinWriteLoc;\r\n\r\n              /* Selector: '<S233>/Lookup' incorporates:\r\n               *  Constant: '<S233>/sine_table_values'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Lookup_g[2] =\r\n                nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n              /* Sum: '<S233>/Sum' incorporates:\r\n               *  Constant: '<S233>/offset'\r\n               */\r\n              pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_f + 200U;\r\n              nucleo_g431re_ihm07m1_B.Sum_o[3] = pinWriteLoc;\r\n\r\n              /* Selector: '<S233>/Lookup' incorporates:\r\n               *  Constant: '<S233>/sine_table_values'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Lookup_g[3] =\r\n                nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n              /* Sum: '<S236>/Sum3' */\r\n              nucleo_g431re_ihm07m1_B.Sum3_d = nucleo_g431re_ihm07m1_B.Lookup_g\r\n                [0] - nucleo_g431re_ihm07m1_B.Lookup_g[1];\r\n\r\n              /* Product: '<S236>/Product' */\r\n              nucleo_g431re_ihm07m1_B.Product_cm =\r\n                nucleo_g431re_ihm07m1_B.Sum3_d * nucleo_g431re_ihm07m1_B.Sum2_h;\r\n\r\n              /* Sum: '<S236>/Sum4' */\r\n              nucleo_g431re_ihm07m1_B.Sum4_hf =\r\n                nucleo_g431re_ihm07m1_B.Product_cm +\r\n                nucleo_g431re_ihm07m1_B.Lookup_g[1];\r\n\r\n              /* Product: '<S231>/Product' */\r\n              nucleo_g431re_ihm07m1_B.Product_oe =\r\n                nucleo_g431re_ihm07m1_B.Sum4_hf *\r\n                nucleo_g431re_ihm07m1_B.UnitDelay2_g;\r\n\r\n              /* Sum: '<S231>/Sum' */\r\n              nucleo_g431re_ihm07m1_B.Sum_l = nucleo_g431re_ihm07m1_B.Product_oe\r\n                + nucleo_g431re_ihm07m1_B.Switch_m;\r\n\r\n              /* MultiPortSwitch: '<S105>/Index Vector' incorporates:\r\n               *  Constant: '<S228>/Constant1'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[0] =\r\n                nucleo_g431re_ihm07m1_B.Sum_l;\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[1] = 0.0F;\r\n              break;\r\n\r\n             default:\r\n              /* Gain: '<S243>/indexing' */\r\n              nucleo_g431re_ihm07m1_B.indexing_k = 800.0F *\r\n                nucleo_g431re_ihm07m1_B.Merge_i;\r\n\r\n              /* DataTypeConversion: '<S243>/Get_Integer' */\r\n              nucleo_g431re_ihm07m1_B.Get_Integer_b = (uint16_T)\r\n                nucleo_g431re_ihm07m1_B.indexing_k;\r\n\r\n              /* DataTypeConversion: '<S243>/Data Type Conversion1' */\r\n              nucleo_g431re_ihm07m1_B.DataTypeConversion1_b =\r\n                nucleo_g431re_ihm07m1_B.Get_Integer_b;\r\n\r\n              /* Sum: '<S243>/Sum2' */\r\n              nucleo_g431re_ihm07m1_B.Sum2_k =\r\n                nucleo_g431re_ihm07m1_B.indexing_k -\r\n                nucleo_g431re_ihm07m1_B.DataTypeConversion1_b;\r\n\r\n              /* Sum: '<S243>/Sum' incorporates:\r\n               *  Constant: '<S243>/offset'\r\n               */\r\n              pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_b + 1U;\r\n              nucleo_g431re_ihm07m1_B.Sum_d[0] = pinWriteLoc;\r\n\r\n              /* Selector: '<S243>/Lookup' incorporates:\r\n               *  Constant: '<S243>/sine_table_values'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Lookup_j[0] =\r\n                nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n              /* Sum: '<S243>/Sum' */\r\n              pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_b;\r\n              nucleo_g431re_ihm07m1_B.Sum_d[1] = pinWriteLoc;\r\n\r\n              /* Selector: '<S243>/Lookup' incorporates:\r\n               *  Constant: '<S243>/sine_table_values'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Lookup_j[1] =\r\n                nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n              /* Sum: '<S243>/Sum' incorporates:\r\n               *  Constant: '<S243>/offset'\r\n               */\r\n              pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_b + 201U;\r\n              nucleo_g431re_ihm07m1_B.Sum_d[2] = pinWriteLoc;\r\n\r\n              /* Selector: '<S243>/Lookup' incorporates:\r\n               *  Constant: '<S243>/sine_table_values'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Lookup_j[2] =\r\n                nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n              /* Sum: '<S243>/Sum' incorporates:\r\n               *  Constant: '<S243>/offset'\r\n               */\r\n              pinWriteLoc = nucleo_g431re_ihm07m1_B.Get_Integer_b + 200U;\r\n              nucleo_g431re_ihm07m1_B.Sum_d[3] = pinWriteLoc;\r\n\r\n              /* Selector: '<S243>/Lookup' incorporates:\r\n               *  Constant: '<S243>/sine_table_values'\r\n               */\r\n              nucleo_g431re_ihm07m1_B.Lookup_j[3] =\r\n                nucleo_g431re_ihm07m1_ConstP.pooled12[(int32_T)pinWriteLoc];\r\n\r\n              /* Sum: '<S246>/Sum3' */\r\n              nucleo_g431re_ihm07m1_B.Sum3_b = nucleo_g431re_ihm07m1_B.Lookup_j\r\n                [0] - nucleo_g431re_ihm07m1_B.Lookup_j[1];\r\n\r\n              /* Product: '<S246>/Product' */\r\n              nucleo_g431re_ihm07m1_B.Product_j = nucleo_g431re_ihm07m1_B.Sum3_b\r\n                * nucleo_g431re_ihm07m1_B.Sum2_k;\r\n\r\n              /* Sum: '<S246>/Sum4' */\r\n              nucleo_g431re_ihm07m1_B.Sum4_f = nucleo_g431re_ihm07m1_B.Product_j\r\n                + nucleo_g431re_ihm07m1_B.Lookup_j[1];\r\n\r\n              /* Product: '<S241>/Product' */\r\n              nucleo_g431re_ihm07m1_B.Product_g = nucleo_g431re_ihm07m1_B.Sum4_f\r\n                * nucleo_g431re_ihm07m1_B.UnitDelay2_g;\r\n\r\n              /* MultiPortSwitch: '<S105>/Index Vector' */\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[0] =\r\n                nucleo_g431re_ihm07m1_B.Switch_m;\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[1] =\r\n                nucleo_g431re_ihm07m1_B.Product_g;\r\n              break;\r\n            }\r\n\r\n            /* End of MultiPortSwitch: '<S105>/Index Vector' */\r\n\r\n            /* SignalConversion generated from: '<S105>/RefVq' */\r\n            nucleo_g431re_ihm07m1_B.OutportBufferForRefVq =\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[1];\r\n\r\n            /* Update for UnitDelay: '<S232>/Unit Delay' */\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_o =\r\n              nucleo_g431re_ihm07m1_B.Accumulate_f.Add1;\r\n\r\n            /* Update for UnitDelay: '<S242>/Unit Delay' */\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_j =\r\n              nucleo_g431re_ihm07m1_B.Accumulate_k.Add1;\r\n          }\r\n\r\n          /* End of Outputs for SubSystem: '<S60>/OpenLoop' */\r\n\r\n          /* Switch: '<S60>/Switch' */\r\n          if (nucleo_g431re_ihm07m1_B.UnitDelay_a >= 4.0F) {\r\n            /* Switch: '<S60>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_c[0] =\r\n              nucleo_g431re_ihm07m1_B.Merge_b[0];\r\n            nucleo_g431re_ihm07m1_B.Switch_c[1] =\r\n              nucleo_g431re_ihm07m1_B.Merge_b[1];\r\n          } else {\r\n            /* Switch: '<S60>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_c[0] =\r\n              nucleo_g431re_ihm07m1_B.IndexVector_b[0];\r\n            nucleo_g431re_ihm07m1_B.Switch_c[1] =\r\n              nucleo_g431re_ihm07m1_B.OutportBufferForRefVq;\r\n          }\r\n\r\n          /* End of Switch: '<S60>/Switch' */\r\n\r\n          /* Outputs for Atomic SubSystem: '<S77>/Two inputs CRL' */\r\n          nucleo_g431r_TwoinputsCRL_j(nucleo_g431re_ihm07m1_B.Switch_c[0],\r\n            nucleo_g431re_ihm07m1_B.Switch_c[1], nucleo_g431re_ihm07m1_B.Sum4_h,\r\n            nucleo_g431re_ihm07m1_B.Sum6_f,\r\n            &nucleo_g431re_ihm07m1_B.TwoinputsCRL_j);\r\n\r\n          /* End of Outputs for SubSystem: '<S77>/Two inputs CRL' */\r\n\r\n          /* Logic: '<S19>/OR' */\r\n          nucleo_g431re_ihm07m1_B.OR =\r\n            (nucleo_g431re_ihm07m1_B.DataStoreRead1_jd ||\r\n             nucleo_g431re_ihm07m1_B.DataStoreRead2_c);\r\n\r\n          /* Switch: '<S19>/OpenLoop2CloseLoop' */\r\n          if (nucleo_g431re_ihm07m1_B.OR) {\r\n            /* Gain: '<S262>/sqrt3_by_two' */\r\n            nucleo_g431re_ihm07m1_B.sqrt3_by_two = 0.866025388F *\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o2;\r\n\r\n            /* Gain: '<S262>/one_by_two' */\r\n            nucleo_g431re_ihm07m1_B.one_by_two = 0.5F *\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o1;\r\n\r\n            /* Sum: '<S262>/add_c' */\r\n            nucleo_g431re_ihm07m1_B.add_c = (0.0F -\r\n              nucleo_g431re_ihm07m1_B.one_by_two) -\r\n              nucleo_g431re_ihm07m1_B.sqrt3_by_two;\r\n\r\n            /* Sum: '<S262>/add_b' */\r\n            nucleo_g431re_ihm07m1_B.add_b = nucleo_g431re_ihm07m1_B.sqrt3_by_two\r\n              - nucleo_g431re_ihm07m1_B.one_by_two;\r\n\r\n            /* MinMax: '<S259>/Min' */\r\n            Bias = fminf(nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o1,\r\n                         nucleo_g431re_ihm07m1_B.add_b);\r\n            Bias = fminf(Bias, nucleo_g431re_ihm07m1_B.add_c);\r\n\r\n            /* MinMax: '<S259>/Min' */\r\n            nucleo_g431re_ihm07m1_B.Min = Bias;\r\n\r\n            /* MinMax: '<S259>/Max' */\r\n            Bias = fmaxf(nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o1,\r\n                         nucleo_g431re_ihm07m1_B.add_b);\r\n            Bias = fmaxf(Bias, nucleo_g431re_ihm07m1_B.add_c);\r\n\r\n            /* MinMax: '<S259>/Max' */\r\n            nucleo_g431re_ihm07m1_B.Max = Bias;\r\n\r\n            /* Sum: '<S259>/Add' */\r\n            nucleo_g431re_ihm07m1_B.Add_g = nucleo_g431re_ihm07m1_B.Max +\r\n              nucleo_g431re_ihm07m1_B.Min;\r\n\r\n            /* Gain: '<S259>/one_by_two' */\r\n            nucleo_g431re_ihm07m1_B.one_by_two_b = -0.5F *\r\n              nucleo_g431re_ihm07m1_B.Add_g;\r\n\r\n            /* Sum: '<S258>/Add2' */\r\n            nucleo_g431re_ihm07m1_B.Add2 = nucleo_g431re_ihm07m1_B.one_by_two_b\r\n              + nucleo_g431re_ihm07m1_B.add_c;\r\n\r\n            /* Sum: '<S258>/Add1' */\r\n            nucleo_g431re_ihm07m1_B.Add1_p = nucleo_g431re_ihm07m1_B.add_b +\r\n              nucleo_g431re_ihm07m1_B.one_by_two_b;\r\n\r\n            /* Sum: '<S258>/Add3' */\r\n            nucleo_g431re_ihm07m1_B.Add3 =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o1 +\r\n              nucleo_g431re_ihm07m1_B.one_by_two_b;\r\n\r\n            /* Gain: '<S258>/Gain' */\r\n            nucleo_g431re_ihm07m1_B.Gain_a[0] = 1.15470052F *\r\n              nucleo_g431re_ihm07m1_B.Add3;\r\n            nucleo_g431re_ihm07m1_B.Gain_a[1] = 1.15470052F *\r\n              nucleo_g431re_ihm07m1_B.Add1_p;\r\n            nucleo_g431re_ihm07m1_B.Gain_a[2] = 1.15470052F *\r\n              nucleo_g431re_ihm07m1_B.Add2;\r\n\r\n            /* Switch: '<S19>/OpenLoop2CloseLoop' */\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[0] =\r\n              nucleo_g431re_ihm07m1_B.Gain_a[0];\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[1] =\r\n              nucleo_g431re_ihm07m1_B.Gain_a[1];\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[2] =\r\n              nucleo_g431re_ihm07m1_B.Gain_a[2];\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[3] =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o1;\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[4] =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_j.algDD_o2;\r\n          } else {\r\n            /* Switch: '<S19>/OpenLoop2CloseLoop' */\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[0] =\r\n              nucleo_g431re_ihm07m1_B.Ka;\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[1] =\r\n              nucleo_g431re_ihm07m1_B.Kb;\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[2] =\r\n              nucleo_g431re_ihm07m1_B.Kc;\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[3] =\r\n              nucleo_g431re_ihm07m1_B.Kalpha;\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[4] =\r\n              nucleo_g431re_ihm07m1_B.Kbeta;\r\n          }\r\n\r\n          /* End of Switch: '<S19>/OpenLoop2CloseLoop' */\r\n\r\n          /* MultiPortSwitch: '<S61>/Multiport Switch' */\r\n          switch ((int32_T)nucleo_g431re_ihm07m1_B.UnitDelay_a) {\r\n           case 4:\r\n            /* MultiPortSwitch: '<S61>/Multiport Switch' */\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[0] =\r\n              nucleo_g431re_ihm07m1_B.count_to_PU[0];\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[1] =\r\n              nucleo_g431re_ihm07m1_B.count_to_PU[1];\r\n            break;\r\n\r\n           case 3:\r\n            /* MultiPortSwitch: '<S61>/Multiport Switch' */\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[0] =\r\n              nucleo_g431re_ihm07m1_B.Switch_c[1];\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[1] =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o2;\r\n            break;\r\n\r\n           case 2:\r\n            /* MultiPortSwitch: '<S61>/Multiport Switch' */\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[0] =\r\n              nucleo_g431re_ihm07m1_B.Switch_c[0];\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[1] =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o1;\r\n            break;\r\n\r\n           case 1:\r\n            /* MultiPortSwitch: '<S61>/Multiport Switch' */\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[0] =\r\n              nucleo_g431re_ihm07m1_B.Switch_c[0];\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[1] =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o1;\r\n            break;\r\n\r\n           default:\r\n            /* MultiPortSwitch: '<S61>/Multiport Switch' */\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[0] =\r\n              nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter[0];\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[1] =\r\n              nucleo_g431re_ihm07m1_B.AnalogtoDigitalConverter[1];\r\n            break;\r\n          }\r\n\r\n          /* End of MultiPortSwitch: '<S61>/Multiport Switch' */\r\n\r\n          /* DataStoreRead: '<S34>/Data Store Read' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead_oc =\r\n            nucleo_g431re_ihm07m1_DWork.speed_rated;\r\n\r\n          /* DataStoreRead: '<S34>/Data Store Read1' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead1_f =\r\n            nucleo_g431re_ihm07m1_DWork.pole_pairs;\r\n\r\n          /* Outputs for Atomic SubSystem: '<S34>/atan2' */\r\n          nucleo_g431re_ihm07m1_atan2(nucleo_g431re_ihm07m1_B.Sum6[1],\r\n            nucleo_g431re_ihm07m1_B.Sum6[0], 2, &nucleo_g431re_ihm07m1_B.atan2_e);\r\n\r\n          /* End of Outputs for SubSystem: '<S34>/atan2' */\r\n\r\n          /* Gain: '<S50>/SpeedToCount' */\r\n          nucleo_g431re_ihm07m1_B.SpeedToCount = (uint32_T)(4.2949673E+9F *\r\n            nucleo_g431re_ihm07m1_B.atan2_e.algDD);\r\n\r\n          /* Delay: '<S50>/Delay' */\r\n          if (nucleo_g431re_ihm07m1_DWork.CircBufIdx >= 10U) {\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_DWork.CircBufIdx - 10U;\r\n          } else {\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_DWork.CircBufIdx + 790U;\r\n          }\r\n\r\n          /* Delay: '<S50>/Delay' */\r\n          nucleo_g431re_ihm07m1_B.Delay =\r\n            nucleo_g431re_ihm07m1_DWork.Delay_DSTATE_o[pinWriteLoc];\r\n\r\n          /* Sum: '<S50>/SpeedCount' */\r\n          nucleo_g431re_ihm07m1_B.SpeedCount = (int32_T)\r\n            nucleo_g431re_ihm07m1_B.SpeedToCount - (int32_T)\r\n            nucleo_g431re_ihm07m1_B.Delay;\r\n\r\n          /* Product: '<S50>/Product' incorporates:\r\n           *  Constant: '<S50>/2^32//2'\r\n           *  Constant: '<S50>/DelayLength'\r\n           *  Constant: '<S50>/SampleTime'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Product_ct = 0.0001F *\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead_oc * 2.14748365E+9F * 10.0F;\r\n\r\n          /* Product: '<S50>/Divide' incorporates:\r\n           *  Constant: '<S50>/Constant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Divide = 30.0F /\r\n            nucleo_g431re_ihm07m1_B.Product_ct;\r\n\r\n          /* Product: '<S50>/Product1' */\r\n          nucleo_g431re_ihm07m1_B.Product1_g0 = (real32_T)\r\n            nucleo_g431re_ihm07m1_B.SpeedCount * nucleo_g431re_ihm07m1_B.Divide;\r\n\r\n          /* Switch: '<S49>/Switch1' incorporates:\r\n           *  Constant: '<S49>/FilterConstant'\r\n           *  Constant: '<S49>/OneMinusFilterConstant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Switch1_c[0] = 0.02F;\r\n          nucleo_g431re_ihm07m1_B.Switch1_c[1] = 0.98F;\r\n\r\n          /* Product: '<S54>/Product' */\r\n          nucleo_g431re_ihm07m1_B.Product_f =\r\n            nucleo_g431re_ihm07m1_B.Product1_g0 * 0.02F;\r\n\r\n          /* UnitDelay: '<S54>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_l =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_c;\r\n\r\n          /* Product: '<S54>/Product1' */\r\n          nucleo_g431re_ihm07m1_B.Product1_a = 0.98F *\r\n            nucleo_g431re_ihm07m1_B.UnitDelay_l;\r\n\r\n          /* Sum: '<S54>/Add1' */\r\n          nucleo_g431re_ihm07m1_B.Add1_j = nucleo_g431re_ihm07m1_B.Product_f +\r\n            nucleo_g431re_ihm07m1_B.Product1_a;\r\n\r\n          /* Product: '<S34>/Divide' */\r\n          nucleo_g431re_ihm07m1_B.Divide_b = nucleo_g431re_ihm07m1_B.Add1_j /\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead1_f;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead_a =\r\n            nucleo_g431re_ihm07m1_DWork.Vd_ref_OL;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read1' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead1_k =\r\n            nucleo_g431re_ihm07m1_DWork.freq_low;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read2' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead2_p =\r\n            nucleo_g431re_ihm07m1_DWork.freq_high;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read3' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead3_l =\r\n            nucleo_g431re_ihm07m1_DWork.freq_step;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read4' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead4 =\r\n            nucleo_g431re_ihm07m1_DWork.Vd_dc;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read5' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead5 =\r\n            nucleo_g431re_ihm07m1_DWork.Vdq_amp;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read6' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead6 =\r\n            nucleo_g431re_ihm07m1_DWork.Iq_ref_CL;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read7' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead7 =\r\n            nucleo_g431re_ihm07m1_DWork.under_voltage_limit;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read8' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead8 =\r\n            nucleo_g431re_ihm07m1_DWork.over_current_limit;\r\n\r\n          /* DataStoreRead: '<S276>/Data Store Read9' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead9 =\r\n            nucleo_g431re_ihm07m1_DWork.inertia_end_speed;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read2' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead2_a =\r\n            nucleo_g431re_ihm07m1_DWork.testEnableFromHost;\r\n\r\n          /* Product: '<S13>/Product' incorporates:\r\n           *  Constant: '<S13>/Constant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.Product_n = 0.0001F *\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead2_a;\r\n\r\n          /* UnitDelay: '<S279>/Unit Delay8' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay8 =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay8_DSTATE;\r\n\r\n          /* Switch: '<S279>/Switch' */\r\n          if (nucleo_g431re_ihm07m1_B.DataStoreRead2_a > 0.0F) {\r\n            /* Switch: '<S279>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_l =\r\n              nucleo_g431re_ihm07m1_B.UnitDelay8;\r\n          } else {\r\n            /* Switch: '<S279>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_l =\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead2_a;\r\n          }\r\n\r\n          /* End of Switch: '<S279>/Switch' */\r\n\r\n          /* Sum: '<S279>/Sum' */\r\n          nucleo_g431re_ihm07m1_B.curTime = nucleo_g431re_ihm07m1_B.Product_n +\r\n            nucleo_g431re_ihm07m1_B.Switch_l;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead_ad =\r\n            nucleo_g431re_ihm07m1_DWork.RsMeasTestTime;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read3' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead3_e =\r\n            nucleo_g431re_ihm07m1_DWork.I_rated;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read4' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead4_p =\r\n            nucleo_g431re_ihm07m1_DWork.pole_pairs;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read5' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead5_p =\r\n            nucleo_g431re_ihm07m1_DWork.Rs;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read8' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead8_p =\r\n            nucleo_g431re_ihm07m1_DWork.Ld;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read7' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead7_h =\r\n            nucleo_g431re_ihm07m1_DWork.R_board;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read1' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead1_km =\r\n            nucleo_g431re_ihm07m1_DWork.V_rated;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read6' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead6_f =\r\n            nucleo_g431re_ihm07m1_DWork.currentPU_RWV;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read9' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead9_e =\r\n            nucleo_g431re_ihm07m1_DWork.sigma;\r\n\r\n          /* DataStoreRead: '<S13>/inverter_V_max' */\r\n          nucleo_g431re_ihm07m1_B.inverter_V_max =\r\n            nucleo_g431re_ihm07m1_DWork.inverter_V_max;\r\n\r\n          /* DataStoreRead: '<S13>/Data Store Read10' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead10 =\r\n            nucleo_g431re_ihm07m1_DWork.speed_rated;\r\n\r\n          /* SignalConversion generated from: '<S277>/ SFunction ' incorporates:\r\n           *  MATLAB Function: '<S13>/MATLAB Function'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[0] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead_a;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[1] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead1_k;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[2] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead2_p;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[3] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead3_l;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[4] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead4;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[5] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead5;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[6] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead6;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[7] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead7;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[8] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead8;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[9] =\r\n            nucleo_g431re_ihm07m1_B.DataStoreRead9;\r\n\r\n          /* SignalConversion generated from: '<S277>/ SFunction ' incorporates:\r\n           *  MATLAB Function: '<S13>/MATLAB Function'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[0] =\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[0];\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1] =\r\n            nucleo_g431re_ihm07m1_B.MultiportSwitch[1];\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[2] =\r\n            nucleo_g431re_ihm07m1_B.Switch_c[0];\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[3] =\r\n            nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o1;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[4] =\r\n            nucleo_g431re_ihm07m1_B.Switch_c[1];\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[5] =\r\n            nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o2;\r\n\r\n          /* SignalConversion generated from: '<S277>/ SFunction ' incorporates:\r\n           *  MATLAB Function: '<S13>/MATLAB Function'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[0] =\r\n            nucleo_g431re_ihm07m1_B.count_to_PU1[0];\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[1] =\r\n            nucleo_g431re_ihm07m1_B.count_to_PU1[1];\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[2] =\r\n            nucleo_g431re_ihm07m1_B.count_to_PU[3];\r\n\r\n          /* MATLAB Function: '<S13>/MATLAB Function' */\r\n          /* MATLAB Function 'Alogrithm/ParameterEstimationTests/MATLAB Function': '<S277>:1' */\r\n          /* '<S277>:1:4' */\r\n          if (!nucleo_g431re_ihm07m1_DWork.voltagePU_RWV_not_empty) {\r\n            nucleo_g431re_ihm07m1_DWork.voltagePU_RWV =\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead1_km / 1.73205078F;\r\n            nucleo_g431re_ihm07m1_DWork.voltagePU_RWV_not_empty = true;\r\n          }\r\n\r\n          Bias = floorf(100.0F /\r\n                        nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI\r\n                        [3]);\r\n          if ((nucleo_g431re_ihm07m1_DWork.testNum > 0.0F) &&\r\n              (nucleo_g431re_ihm07m1_DWork.testEnable != 0.0F)) {\r\n            if ((fabsf(nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[0])\r\n                 * nucleo_g431re_ihm07m1_B.DataStoreRead6_f >\r\n                 nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[8] *\r\n                 nucleo_g431re_ihm07m1_B.DataStoreRead3_e) || (fabsf\r\n                 (nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[1]) *\r\n                 nucleo_g431re_ihm07m1_B.DataStoreRead6_f >\r\n                 nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[8] *\r\n                 nucleo_g431re_ihm07m1_B.DataStoreRead3_e)) {\r\n              nucleo_g431re_ihm07m1_DWork.flag = 15.0F;\r\n              nucleo_g431re_ihm07m1_DWork.errorID_m = 1.0F;\r\n            } else if (nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_j[2]\r\n                       * nucleo_g431re_ihm07m1_B.inverter_V_max <\r\n                       nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[7]\r\n                       * nucleo_g431re_ihm07m1_B.DataStoreRead1_km) {\r\n              nucleo_g431re_ihm07m1_DWork.flag = 15.0F;\r\n              nucleo_g431re_ihm07m1_DWork.errorID_m = 2.0F;\r\n            }\r\n          }\r\n\r\n          switch ((int32_T)nucleo_g431re_ihm07m1_DWork.flag) {\r\n           case 0:\r\n            if (nucleo_g431re_ihm07m1_B.curTime >=\r\n                nucleo_g431re_ihm07m1_DWork.savedTimeInstance +\r\n                nucleo_g431re_ihm07m1_DWork.delay) {\r\n              nucleo_g431re_ihm07m1_DWork.flag =\r\n                nucleo_g431re_ihm07m1_DWork.flagNextVal;\r\n              nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n                nucleo_g431re_ihm07m1_B.curTime;\r\n            }\r\n            break;\r\n\r\n           case 1:\r\n            if (nucleo_g431re_ihm07m1_B.curTime <\r\n                nucleo_g431re_ihm07m1_DWork.savedTimeInstance + 0.1F) {\r\n              nucleo_g431re_ihm07m1_DWork.Sig1 +=\r\n                nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[0];\r\n              nucleo_g431re_ihm07m1_DWork.Sig2 +=\r\n                nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1];\r\n            } else {\r\n              nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n                nucleo_g431re_ihm07m1_B.curTime;\r\n              nucleo_g431re_ihm07m1_DWork.flagNextVal = 2.0F;\r\n              nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n              nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            }\r\n            break;\r\n\r\n           case 2:\r\n            nucleo_g431re_ihm07m1_DWork.voltagePU_RWV =\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead1_km / 1.73205078F;\r\n            nucleo_g431re_ihm07m1_DWork.estimatedParameter =\r\n              nucleo_g431re_ihm07m1_DWork.Sig1 * 0.0001F / (0.1F /\r\n              nucleo_g431re_ihm07m1_B.Product_n);\r\n            nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n              nucleo_g431re_ihm07m1_B.curTime;\r\n            nucleo_g431re_ihm07m1_DWork.flagNextVal = 3.0F;\r\n            nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n            nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.estParIdx = 0.0F;\r\n            break;\r\n\r\n           case 3:\r\n            nucleo_g431re_ihm07m1_DWork.estimatedParameter =\r\n              nucleo_g431re_ihm07m1_DWork.Sig2 * 0.0001F / (0.1F /\r\n              nucleo_g431re_ihm07m1_B.Product_n);\r\n            nucleo_g431re_ihm07m1_DWork.refSignal =\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[0];\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n              nucleo_g431re_ihm07m1_B.curTime;\r\n            nucleo_g431re_ihm07m1_DWork.flagNextVal = 4.0F;\r\n            nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n            nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.estParIdx = 1.0F;\r\n            nucleo_g431re_ihm07m1_DWork.testNum = 1.0F;\r\n            break;\r\n\r\n           case 4:\r\n            if (nucleo_g431re_ihm07m1_B.curTime <\r\n                nucleo_g431re_ihm07m1_DWork.savedTimeInstance +\r\n                nucleo_g431re_ihm07m1_B.DataStoreRead_ad) {\r\n              nucleo_g431re_ihm07m1_DWork.Sig1 +=\r\n                nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[0] *\r\n                0.001F;\r\n              nucleo_g431re_ihm07m1_DWork.Sig2 +=\r\n                nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1] *\r\n                0.001F;\r\n            } else {\r\n              nucleo_g431re_ihm07m1_DWork.flagNextVal = 5.0F;\r\n              nucleo_g431re_ihm07m1_DWork.delay = 0.1F;\r\n              nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n              nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n                nucleo_g431re_ihm07m1_B.curTime;\r\n            }\r\n            break;\r\n\r\n           case 5:\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 = nucleo_g431re_ihm07m1_DWork.Sig1 *\r\n              nucleo_g431re_ihm07m1_DWork.voltagePU_RWV /\r\n              (nucleo_g431re_ihm07m1_B.DataStoreRead_ad * 0.001F /\r\n               nucleo_g431re_ihm07m1_B.Product_n);\r\n            nucleo_g431re_ihm07m1_DWork.Sig2 = nucleo_g431re_ihm07m1_DWork.Sig2 *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead6_f /\r\n              (nucleo_g431re_ihm07m1_B.DataStoreRead_ad * 0.001F /\r\n               nucleo_g431re_ihm07m1_B.Product_n);\r\n            nucleo_g431re_ihm07m1_DWork.estimatedParameter =\r\n              nucleo_g431re_ihm07m1_DWork.Sig1 /\r\n              nucleo_g431re_ihm07m1_DWork.Sig2 -\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead7_h;\r\n            nucleo_g431re_ihm07m1_DWork.estParIdx = 2.0F;\r\n            nucleo_g431re_ihm07m1_DWork.injFreq =\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[2];\r\n            timeInstance2 = roundf(1.0F / (nucleo_g431re_ihm07m1_B.Product_n *\r\n              nucleo_g431re_ihm07m1_DWork.injFreq) * 0.5F);\r\n            if (timeInstance2 < 65536.0F) {\r\n              if (timeInstance2 >= 0.0F) {\r\n                DataTypeConversion_a = (uint16_T)timeInstance2;\r\n              } else {\r\n                DataTypeConversion_a = 0U;\r\n              }\r\n            } else if (timeInstance2 >= 65536.0F) {\r\n              DataTypeConversion_a = MAX_uint16_T;\r\n            } else {\r\n              DataTypeConversion_a = 0U;\r\n            }\r\n\r\n            nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle =\r\n              DataTypeConversion_a;\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.numWaves = 5.0F;\r\n            nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n              nucleo_g431re_ihm07m1_B.curTime;\r\n            nucleo_g431re_ihm07m1_DWork.flagNextVal = 6.0F;\r\n            nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n            nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.refSignal =\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[4];\r\n            nucleo_g431re_ihm07m1_DWork.refSignal1 =\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[5];\r\n            nucleo_g431re_ihm07m1_DWork.testNum = 2.0F;\r\n            break;\r\n\r\n           case 6:\r\n            timeInstance2 =\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1] *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead6_f;\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 += (timeInstance2 -\r\n              nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx - 1]) /\r\n              nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle;\r\n            if (nucleo_g431re_ihm07m1_DWork.count1 >=\r\n                nucleo_g431re_ihm07m1_DWork.numWaves) {\r\n              nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n                nucleo_g431re_ihm07m1_DWork.sinIdx - 1] = 0.0F;\r\n            } else {\r\n              nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n                nucleo_g431re_ihm07m1_DWork.sinIdx - 1] = timeInstance2;\r\n            }\r\n\r\n            if (nucleo_g431re_ihm07m1_DWork.Sig1 >\r\n                nucleo_g431re_ihm07m1_DWork.max) {\r\n              nucleo_g431re_ihm07m1_DWork.max = nucleo_g431re_ihm07m1_DWork.Sig1;\r\n            } else if (nucleo_g431re_ihm07m1_DWork.Sig1 <\r\n                       nucleo_g431re_ihm07m1_DWork.min) {\r\n              nucleo_g431re_ihm07m1_DWork.min = nucleo_g431re_ihm07m1_DWork.Sig1;\r\n            }\r\n\r\n            if (nucleo_g431re_ihm07m1_DWork.sinIdx >=\r\n                nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle) {\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx = 1.0F;\r\n              if (nucleo_g431re_ihm07m1_DWork.count1 == 0.0F) {\r\n                nucleo_g431re_ihm07m1_DWork.max =\r\n                  nucleo_g431re_ihm07m1_DWork.Sig1;\r\n                nucleo_g431re_ihm07m1_DWork.min =\r\n                  nucleo_g431re_ihm07m1_DWork.max;\r\n              }\r\n\r\n              nucleo_g431re_ihm07m1_DWork.count1++;\r\n              if (nucleo_g431re_ihm07m1_DWork.count1 >\r\n                  nucleo_g431re_ihm07m1_DWork.numWaves) {\r\n                nucleo_g431re_ihm07m1_DWork.flagNextVal = 7.0F;\r\n                nucleo_g431re_ihm07m1_DWork.flag = 7.0F;\r\n              }\r\n            } else {\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx++;\r\n            }\r\n            break;\r\n\r\n           case 7:\r\n            if (((nucleo_g431re_ihm07m1_DWork.max -\r\n                  nucleo_g431re_ihm07m1_DWork.min) * 3.14159274F * 0.25F +\r\n                 (nucleo_g431re_ihm07m1_DWork.max +\r\n                  nucleo_g431re_ihm07m1_DWork.min) / 2.0F <\r\n                 nucleo_g431re_ihm07m1_B.DataStoreRead3_e) &&\r\n                (nucleo_g431re_ihm07m1_DWork.injFreq >\r\n                 nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[1])) {\r\n              nucleo_g431re_ihm07m1_DWork.flagNextVal = 6.0F;\r\n              nucleo_g431re_ihm07m1_DWork.injFreq -= 100.0F;\r\n              timeInstance2 = roundf(1.0F / (nucleo_g431re_ihm07m1_B.Product_n *\r\n                nucleo_g431re_ihm07m1_DWork.injFreq) * 0.5F);\r\n              if (timeInstance2 < 65536.0F) {\r\n                if (timeInstance2 >= 0.0F) {\r\n                  DataTypeConversion_a = (uint16_T)timeInstance2;\r\n                } else {\r\n                  DataTypeConversion_a = 0U;\r\n                }\r\n              } else if (timeInstance2 >= 65536.0F) {\r\n                DataTypeConversion_a = MAX_uint16_T;\r\n              } else {\r\n                DataTypeConversion_a = 0U;\r\n              }\r\n\r\n              nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle =\r\n                DataTypeConversion_a;\r\n            } else {\r\n              nucleo_g431re_ihm07m1_DWork.flagNextVal = 8.0F;\r\n              nucleo_g431re_ihm07m1_DWork.numWaves = 8.0F;\r\n            }\r\n\r\n            nucleo_g431re_ihm07m1_DWork.delay = 0.2F;\r\n            nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n              nucleo_g431re_ihm07m1_B.curTime;\r\n            nucleo_g431re_ihm07m1_DWork.count1 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.sinIdx = 1.0F;\r\n            break;\r\n\r\n           case 8:\r\n            Product = nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[0]\r\n              * nucleo_g431re_ihm07m1_DWork.voltagePU_RWV;\r\n            timeInstance2 =\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1] *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead6_f;\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 += (Product -\r\n              nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx - 1]) /\r\n              nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2 += (timeInstance2 -\r\n              nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              (nucleo_g431re_ihm07m1_DWork.sinIdx + 500.0F) - 1]) /\r\n              nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle;\r\n            nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx - 1] = Product;\r\n            nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              (nucleo_g431re_ihm07m1_DWork.sinIdx + 500.0F) - 1] = timeInstance2;\r\n            if (nucleo_g431re_ihm07m1_DWork.count1 > 0.0F) {\r\n              nucleo_g431re_ihm07m1_DWork.Sig1Mean +=\r\n                nucleo_g431re_ihm07m1_DWork.Sig1;\r\n              nucleo_g431re_ihm07m1_DWork.Sig2Mean +=\r\n                nucleo_g431re_ihm07m1_DWork.Sig2;\r\n              nucleo_g431re_ihm07m1_DWork.count2++;\r\n            }\r\n\r\n            if (nucleo_g431re_ihm07m1_DWork.sinIdx >=\r\n                nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle) {\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx = 1.0F;\r\n              nucleo_g431re_ihm07m1_DWork.count1++;\r\n            } else {\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx++;\r\n            }\r\n\r\n            if (nucleo_g431re_ihm07m1_B.curTime >\r\n                (nucleo_g431re_ihm07m1_DWork.numWaves + 1.0F) * (0.5F /\r\n                 nucleo_g431re_ihm07m1_DWork.injFreq) +\r\n                nucleo_g431re_ihm07m1_DWork.savedTimeInstance) {\r\n              nucleo_g431re_ihm07m1_DWork.Sig1Mean /=\r\n                nucleo_g431re_ihm07m1_DWork.count2;\r\n              nucleo_g431re_ihm07m1_DWork.Sig2Mean /=\r\n                nucleo_g431re_ihm07m1_DWork.count2;\r\n              nucleo_g431re_ihm07m1_DWork.flagNextVal = 9.0F;\r\n              nucleo_g431re_ihm07m1_DWork.flag = 9.0F;\r\n              nucleo_g431re_ihm07m1_DWork.count1 = 0.0F;\r\n              nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n              nucleo_g431re_ihm07m1_DWork.numWaves = 5.0F;\r\n              nucleo_g431re_ihm07m1_DWork.Sig1Prev =\r\n                nucleo_g431re_ihm07m1_DWork.Sig1;\r\n              nucleo_g431re_ihm07m1_DWork.Sig2Prev =\r\n                nucleo_g431re_ihm07m1_DWork.Sig2;\r\n            }\r\n            break;\r\n\r\n           case 9:\r\n            Product = nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[0]\r\n              * nucleo_g431re_ihm07m1_DWork.voltagePU_RWV;\r\n            timeInstance2 =\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1] *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead6_f;\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 += (Product -\r\n              nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx - 1]) /\r\n              nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2 += (timeInstance2 -\r\n              nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              (nucleo_g431re_ihm07m1_DWork.sinIdx + 500.0F) - 1]) /\r\n              nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle;\r\n            nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx - 1] = Product;\r\n            nucleo_g431re_ihm07m1_DWork.arraySine[(int32_T)\r\n              (nucleo_g431re_ihm07m1_DWork.sinIdx + 500.0F) - 1] = timeInstance2;\r\n            if (nucleo_g431re_ihm07m1_DWork.sinIdx >=\r\n                nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle) {\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx = 1.0F;\r\n            } else {\r\n              nucleo_g431re_ihm07m1_DWork.sinIdx++;\r\n            }\r\n\r\n            if ((nucleo_g431re_ihm07m1_DWork.Sig1 >\r\n                 nucleo_g431re_ihm07m1_DWork.Sig1Mean) &&\r\n                (nucleo_g431re_ihm07m1_DWork.Sig1Prev <\r\n                 nucleo_g431re_ihm07m1_DWork.Sig1Mean)) {\r\n              nucleo_g431re_ihm07m1_DWork.timeInstance1 =\r\n                nucleo_g431re_ihm07m1_B.curTime -\r\n                (nucleo_g431re_ihm07m1_DWork.Sig1 -\r\n                 nucleo_g431re_ihm07m1_DWork.Sig1Mean) /\r\n                (nucleo_g431re_ihm07m1_DWork.Sig1 -\r\n                 nucleo_g431re_ihm07m1_DWork.Sig1Prev) *\r\n                nucleo_g431re_ihm07m1_B.Product_n;\r\n              nucleo_g431re_ihm07m1_DWork.count2 = 1.0F;\r\n            } else if ((nucleo_g431re_ihm07m1_DWork.Sig2 >\r\n                        nucleo_g431re_ihm07m1_DWork.Sig2Mean) &&\r\n                       (nucleo_g431re_ihm07m1_DWork.Sig2Prev <\r\n                        nucleo_g431re_ihm07m1_DWork.Sig2Mean) &&\r\n                       (nucleo_g431re_ihm07m1_DWork.count2 != 0.0F)) {\r\n              timeInstance2 = (nucleo_g431re_ihm07m1_B.curTime -\r\n                               (nucleo_g431re_ihm07m1_DWork.Sig2 -\r\n                                nucleo_g431re_ihm07m1_DWork.Sig2Mean) /\r\n                               (nucleo_g431re_ihm07m1_DWork.Sig2 -\r\n                                nucleo_g431re_ihm07m1_DWork.Sig2Prev) *\r\n                               nucleo_g431re_ihm07m1_B.Product_n) - 2.0F *\r\n                nucleo_g431re_ihm07m1_B.Product_n;\r\n              nucleo_g431re_ihm07m1_DWork.PhaseDiffVal = (timeInstance2 -\r\n                nucleo_g431re_ihm07m1_DWork.timeInstance1) *\r\n                nucleo_g431re_ihm07m1_DWork.injFreq * 2.0F * 3.14159274F;\r\n              if ((nucleo_g431re_ihm07m1_DWork.PhaseDiffVal > 0.87266463F) ||\r\n                  ((nucleo_g431re_ihm07m1_DWork.PhaseDiffVal < 0.52359879F) &&\r\n                   (nucleo_g431re_ihm07m1_DWork.testNum == 2.0F) &&\r\n                   (nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLd != 0.0F))) {\r\n                nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLd = 0.0F;\r\n              }\r\n\r\n              if ((nucleo_g431re_ihm07m1_DWork.PhaseDiffVal > 0.87266463F) ||\r\n                  ((nucleo_g431re_ihm07m1_DWork.PhaseDiffVal < 0.52359879F) &&\r\n                   (nucleo_g431re_ihm07m1_DWork.testNum == 3.0F) &&\r\n                   (nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLq != 0.0F))) {\r\n                nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLq = 0.0F;\r\n              }\r\n\r\n              nucleo_g431re_ihm07m1_DWork.phaseDiffRad += (timeInstance2 -\r\n                nucleo_g431re_ihm07m1_DWork.timeInstance1) *\r\n                nucleo_g431re_ihm07m1_DWork.injFreq * 2.0F * 3.14159274F;\r\n              nucleo_g431re_ihm07m1_DWork.count1++;\r\n              if (nucleo_g431re_ihm07m1_DWork.count1 < Bias) {\r\n                nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n              } else {\r\n                nucleo_g431re_ihm07m1_DWork.estL += tanf\r\n                  (nucleo_g431re_ihm07m1_DWork.phaseDiffRad / Bias) *\r\n                  (nucleo_g431re_ihm07m1_B.DataStoreRead5_p +\r\n                   nucleo_g431re_ihm07m1_B.DataStoreRead7_h) /\r\n                  (nucleo_g431re_ihm07m1_DWork.injFreq * 2.0F * 3.14159274F);\r\n                nucleo_g431re_ihm07m1_DWork.injFreq +=\r\n                  nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[3];\r\n                timeInstance2 = roundf(1.0F / (nucleo_g431re_ihm07m1_B.Product_n\r\n                  * nucleo_g431re_ihm07m1_DWork.injFreq) * 0.5F);\r\n                if (timeInstance2 < 65536.0F) {\r\n                  if (timeInstance2 >= 0.0F) {\r\n                    DataTypeConversion_a = (uint16_T)timeInstance2;\r\n                  } else {\r\n                    DataTypeConversion_a = 0U;\r\n                  }\r\n                } else if (timeInstance2 >= 65536.0F) {\r\n                  DataTypeConversion_a = MAX_uint16_T;\r\n                } else {\r\n                  DataTypeConversion_a = 0U;\r\n                }\r\n\r\n                nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle =\r\n                  DataTypeConversion_a;\r\n                nucleo_g431re_ihm07m1_DWork.numWaves = 8.0F;\r\n                nucleo_g431re_ihm07m1_DWork.flagNextVal = 8.0F;\r\n                nucleo_g431re_ihm07m1_DWork.delay = 0.2F;\r\n                nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n                  nucleo_g431re_ihm07m1_B.curTime;\r\n                nucleo_g431re_ihm07m1_DWork.sinIdx = 1.0F;\r\n                nucleo_g431re_ihm07m1_DWork.count1 = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.phaseDiffRad = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.Sig1 = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.Sig2 = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.Sig1Mean = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.Sig2Mean = 0.0F;\r\n                for (i = 0; i < 1000; i++) {\r\n                  nucleo_g431re_ihm07m1_DWork.arraySine[i] = 0.0F;\r\n                }\r\n\r\n                nucleo_g431re_ihm07m1_DWork.count3++;\r\n                if (nucleo_g431re_ihm07m1_DWork.count3 >= Bias) {\r\n                  nucleo_g431re_ihm07m1_DWork.estimatedParameter =\r\n                    nucleo_g431re_ihm07m1_DWork.estL / Bias;\r\n                  nucleo_g431re_ihm07m1_DWork.estL = 0.0F;\r\n                  if (nucleo_g431re_ihm07m1_DWork.testNum == 2.0F) {\r\n                    nucleo_g431re_ihm07m1_DWork.estParIdx = 3.0F;\r\n                    nucleo_g431re_ihm07m1_DWork.testNum = 3.0F;\r\n                    nucleo_g431re_ihm07m1_DWork.flagNextVal = 6.0F;\r\n                    nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n                    nucleo_g431re_ihm07m1_DWork.injFreq =\r\n                      nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[2];\r\n                    timeInstance2 = roundf(1.0F /\r\n                      (nucleo_g431re_ihm07m1_B.Product_n *\r\n                       nucleo_g431re_ihm07m1_DWork.injFreq) * 0.5F);\r\n                    if (timeInstance2 < 65536.0F) {\r\n                      if (timeInstance2 >= 0.0F) {\r\n                        DataTypeConversion_a = (uint16_T)timeInstance2;\r\n                      } else {\r\n                        DataTypeConversion_a = 0U;\r\n                      }\r\n                    } else if (timeInstance2 >= 65536.0F) {\r\n                      DataTypeConversion_a = MAX_uint16_T;\r\n                    } else {\r\n                      DataTypeConversion_a = 0U;\r\n                    }\r\n\r\n                    nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle =\r\n                      DataTypeConversion_a;\r\n                    nucleo_g431re_ihm07m1_DWork.numWaves = 5.0F;\r\n                  } else {\r\n                    nucleo_g431re_ihm07m1_DWork.estParIdx = 4.0F;\r\n                    nucleo_g431re_ihm07m1_DWork.flagNextVal = 10.0F;\r\n                    nucleo_g431re_ihm07m1_DWork.delay = 5.0F;\r\n                    nucleo_g431re_ihm07m1_DWork.testNum = 4.0F;\r\n                    nucleo_g431re_ihm07m1_DWork.refSignal = 0.9F;\r\n                    nucleo_g431re_ihm07m1_DWork.refSignal1 =\r\n                      nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[6];\r\n                    nucleo_g431re_ihm07m1_DWork.numWaves = 60000.0F;\r\n                    nucleo_g431re_ihm07m1_DWork.Kp_i_d =\r\n                      nucleo_g431re_ihm07m1_B.DataStoreRead8_p / (2.0F *\r\n                      nucleo_g431re_ihm07m1_B.DataStoreRead9_e * 1.0E-6F) *\r\n                      (nucleo_g431re_ihm07m1_B.DataStoreRead6_f /\r\n                       nucleo_g431re_ihm07m1_DWork.voltagePU_RWV);\r\n                    nucleo_g431re_ihm07m1_DWork.Ki_i_d =\r\n                      (nucleo_g431re_ihm07m1_B.DataStoreRead5_p +\r\n                       nucleo_g431re_ihm07m1_B.DataStoreRead7_h) / (2.0F *\r\n                      nucleo_g431re_ihm07m1_B.DataStoreRead9_e * 1.0E-6F) *\r\n                      (nucleo_g431re_ihm07m1_B.DataStoreRead6_f /\r\n                       nucleo_g431re_ihm07m1_DWork.voltagePU_RWV);\r\n                  }\r\n\r\n                  nucleo_g431re_ihm07m1_DWork.count3 = 0.0F;\r\n                }\r\n              }\r\n            }\r\n\r\n            nucleo_g431re_ihm07m1_DWork.Sig1Prev =\r\n              nucleo_g431re_ihm07m1_DWork.Sig1;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2Prev =\r\n              nucleo_g431re_ihm07m1_DWork.Sig2;\r\n            break;\r\n\r\n           case 10:\r\n            nucleo_g431re_ihm07m1_DWork.Sig1Mean +=\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[0] -\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1];\r\n            nucleo_g431re_ihm07m1_DWork.Sig2Mean +=\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[2];\r\n            nucleo_g431re_ihm07m1_DWork.Sig3Mean +=\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[3];\r\n            nucleo_g431re_ihm07m1_DWork.Sig4Mean +=\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[4];\r\n            nucleo_g431re_ihm07m1_DWork.Sig5Mean +=\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[5];\r\n            nucleo_g431re_ihm07m1_DWork.count2++;\r\n            if (nucleo_g431re_ihm07m1_DWork.count2 >\r\n                nucleo_g431re_ihm07m1_DWork.numWaves) {\r\n              nucleo_g431re_ihm07m1_DWork.Sig1Mean =\r\n                nucleo_g431re_ihm07m1_DWork.Sig1Mean *\r\n                nucleo_g431re_ihm07m1_DWork.voltagePU_RWV /\r\n                nucleo_g431re_ihm07m1_DWork.count2;\r\n              nucleo_g431re_ihm07m1_DWork.Sig2Mean =\r\n                nucleo_g431re_ihm07m1_DWork.Sig2Mean *\r\n                nucleo_g431re_ihm07m1_DWork.voltagePU_RWV /\r\n                nucleo_g431re_ihm07m1_DWork.count2;\r\n              nucleo_g431re_ihm07m1_DWork.Sig3Mean =\r\n                nucleo_g431re_ihm07m1_DWork.Sig3Mean *\r\n                nucleo_g431re_ihm07m1_B.DataStoreRead6_f /\r\n                nucleo_g431re_ihm07m1_DWork.count2;\r\n              nucleo_g431re_ihm07m1_DWork.Sig4Mean =\r\n                nucleo_g431re_ihm07m1_DWork.Sig4Mean *\r\n                nucleo_g431re_ihm07m1_DWork.voltagePU_RWV /\r\n                nucleo_g431re_ihm07m1_DWork.count2;\r\n              nucleo_g431re_ihm07m1_DWork.Sig5Mean =\r\n                nucleo_g431re_ihm07m1_DWork.Sig5Mean *\r\n                nucleo_g431re_ihm07m1_B.DataStoreRead6_f /\r\n                nucleo_g431re_ihm07m1_DWork.count2;\r\n              nucleo_g431re_ihm07m1_DWork.flagNextVal = 11.0F;\r\n              nucleo_g431re_ihm07m1_DWork.flag = 11.0F;\r\n              nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n              nucleo_g431re_ihm07m1_DWork.Sig1Prev =\r\n                (nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[0] -\r\n                 nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1]) *\r\n                nucleo_g431re_ihm07m1_DWork.voltagePU_RWV;\r\n            }\r\n            break;\r\n\r\n           case 11:\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 =\r\n              (nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[0] -\r\n               nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctio_g[1]) *\r\n              nucleo_g431re_ihm07m1_DWork.voltagePU_RWV;\r\n            if ((nucleo_g431re_ihm07m1_DWork.Sig1 >\r\n                 nucleo_g431re_ihm07m1_DWork.Sig1Mean) &&\r\n                (nucleo_g431re_ihm07m1_DWork.Sig1Prev <\r\n                 nucleo_g431re_ihm07m1_DWork.Sig1Mean)) {\r\n              if (!(nucleo_g431re_ihm07m1_DWork.count2 != 0.0F)) {\r\n                nucleo_g431re_ihm07m1_DWork.timeInstance1 =\r\n                  nucleo_g431re_ihm07m1_B.curTime -\r\n                  (nucleo_g431re_ihm07m1_DWork.Sig1 -\r\n                   nucleo_g431re_ihm07m1_DWork.Sig1Mean) /\r\n                  (nucleo_g431re_ihm07m1_DWork.Sig1 -\r\n                   nucleo_g431re_ihm07m1_DWork.Sig1Prev) *\r\n                  nucleo_g431re_ihm07m1_B.Product_n;\r\n                nucleo_g431re_ihm07m1_DWork.count2 = 1.0F;\r\n              } else {\r\n                nucleo_g431re_ihm07m1_DWork.injFreq = 1.0F /\r\n                  ((nucleo_g431re_ihm07m1_B.curTime -\r\n                    (nucleo_g431re_ihm07m1_DWork.Sig1 -\r\n                     nucleo_g431re_ihm07m1_DWork.Sig1Mean) /\r\n                    (nucleo_g431re_ihm07m1_DWork.Sig1 -\r\n                     nucleo_g431re_ihm07m1_DWork.Sig1Prev) *\r\n                    nucleo_g431re_ihm07m1_B.Product_n) -\r\n                   nucleo_g431re_ihm07m1_DWork.timeInstance1);\r\n                timeInstance2 = roundf(1.0F / (nucleo_g431re_ihm07m1_B.Product_n\r\n                  * nucleo_g431re_ihm07m1_DWork.injFreq) * 0.5F);\r\n                if (timeInstance2 < 65536.0F) {\r\n                  if (timeInstance2 >= 0.0F) {\r\n                    DataTypeConversion_a = (uint16_T)timeInstance2;\r\n                  } else {\r\n                    DataTypeConversion_a = 0U;\r\n                  }\r\n                } else if (timeInstance2 >= 65536.0F) {\r\n                  DataTypeConversion_a = MAX_uint16_T;\r\n                } else {\r\n                  DataTypeConversion_a = 0U;\r\n                }\r\n\r\n                nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle =\r\n                  DataTypeConversion_a;\r\n                nucleo_g431re_ihm07m1_DWork.lambda =\r\n                  ((nucleo_g431re_ihm07m1_DWork.Sig4Mean -\r\n                    nucleo_g431re_ihm07m1_B.DataStoreRead5_p *\r\n                    nucleo_g431re_ihm07m1_DWork.Sig5Mean) -\r\n                   nucleo_g431re_ihm07m1_DWork.injFreq * 2.0F * 3.14159274F *\r\n                   (nucleo_g431re_ihm07m1_B.DataStoreRead8_p *\r\n                    nucleo_g431re_ihm07m1_DWork.Sig3Mean)) /\r\n                  (nucleo_g431re_ihm07m1_DWork.injFreq * 2.0F * 3.14159274F);\r\n                nucleo_g431re_ihm07m1_DWork.estimatedParameter =\r\n                  nucleo_g431re_ihm07m1_DWork.injFreq * 2.0F * 3.14159274F *\r\n                  nucleo_g431re_ihm07m1_DWork.lambda * 1.73205078F / (60.0F *\r\n                  nucleo_g431re_ihm07m1_DWork.injFreq /\r\n                  nucleo_g431re_ihm07m1_B.DataStoreRead4_p * 0.001F);\r\n                nucleo_g431re_ihm07m1_DWork.estParIdx = 5.0F;\r\n                nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.Sig1 = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.flagNextVal = 12.0F;\r\n                nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n                  nucleo_g431re_ihm07m1_B.curTime;\r\n                nucleo_g431re_ihm07m1_DWork.delay = 0.02F;\r\n                nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.speed_radPerSec = 60.0F *\r\n                  nucleo_g431re_ihm07m1_DWork.injFreq /\r\n                  nucleo_g431re_ihm07m1_B.DataStoreRead4_p * 2.0F * 3.14159274F /\r\n                  60.0F;\r\n                nucleo_g431re_ihm07m1_DWork.testEnable = 0.0F;\r\n                nucleo_g431re_ihm07m1_DWork.count1 =\r\n                  nucleo_g431re_ihm07m1_B.curTime;\r\n              }\r\n            }\r\n\r\n            nucleo_g431re_ihm07m1_DWork.Sig1Prev =\r\n              nucleo_g431re_ihm07m1_DWork.Sig1;\r\n            break;\r\n\r\n           case 12:\r\n            if (fabsf(nucleo_g431re_ihm07m1_B.Divide_b *\r\n                      nucleo_g431re_ihm07m1_B.DataStoreRead10) <\r\n                nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[9] *\r\n                nucleo_g431re_ihm07m1_B.DataStoreRead10) {\r\n              nucleo_g431re_ihm07m1_DWork.estimatedParameter =\r\n                ((nucleo_g431re_ihm07m1_DWork.Sig2Mean *\r\n                  nucleo_g431re_ihm07m1_DWork.Sig3Mean +\r\n                  nucleo_g431re_ihm07m1_DWork.Sig4Mean *\r\n                  nucleo_g431re_ihm07m1_DWork.Sig5Mean) * 1.5F -\r\n                 (nucleo_g431re_ihm07m1_DWork.Sig5Mean *\r\n                  nucleo_g431re_ihm07m1_DWork.Sig5Mean +\r\n                  nucleo_g431re_ihm07m1_DWork.Sig3Mean *\r\n                  nucleo_g431re_ihm07m1_DWork.Sig3Mean) * 1.5F *\r\n                 nucleo_g431re_ihm07m1_B.DataStoreRead5_p) /\r\n                ((nucleo_g431re_ihm07m1_DWork.speed_radPerSec -\r\n                  nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[9] *\r\n                  nucleo_g431re_ihm07m1_B.DataStoreRead10 * 2.0F * 3.14159274F /\r\n                  60.0F) / (nucleo_g431re_ihm07m1_B.curTime -\r\n                            nucleo_g431re_ihm07m1_DWork.count1) *\r\n                 nucleo_g431re_ihm07m1_DWork.speed_radPerSec);\r\n              nucleo_g431re_ihm07m1_DWork.estParIdx = 6.0F;\r\n              nucleo_g431re_ihm07m1_DWork.flagNextVal = 13.0F;\r\n              nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n                nucleo_g431re_ihm07m1_B.curTime;\r\n              nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n              nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            }\r\n            break;\r\n\r\n           case 13:\r\n            nucleo_g431re_ihm07m1_DWork.estimatedParameter = 1.5F *\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead4_p *\r\n              (nucleo_g431re_ihm07m1_DWork.lambda *\r\n               nucleo_g431re_ihm07m1_DWork.Sig5Mean) /\r\n              nucleo_g431re_ihm07m1_DWork.speed_radPerSec;\r\n            nucleo_g431re_ihm07m1_DWork.estParIdx = 7.0F;\r\n            nucleo_g431re_ihm07m1_DWork.flagNextVal = 14.0F;\r\n            nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n              nucleo_g431re_ihm07m1_B.curTime;\r\n            nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n            nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            break;\r\n\r\n           case 14:\r\n            nucleo_g431re_ihm07m1_DWork.estimatedParameter = ldexpf\r\n              (nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLd, 1) +\r\n              nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLq;\r\n            nucleo_g431re_ihm07m1_DWork.estParIdx = 9.0F;\r\n            nucleo_g431re_ihm07m1_DWork.flagNextVal = 16.0F;\r\n            nucleo_g431re_ihm07m1_DWork.savedTimeInstance =\r\n              nucleo_g431re_ihm07m1_B.curTime;\r\n            nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n            nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.testNum = 0.0F;\r\n            break;\r\n\r\n           case 15:\r\n            nucleo_g431re_ihm07m1_DWork.testEnable = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.estimatedParameter =\r\n              nucleo_g431re_ihm07m1_DWork.errorID_m;\r\n            nucleo_g431re_ihm07m1_DWork.estParIdx = 8.0F;\r\n            nucleo_g431re_ihm07m1_DWork.flagNextVal = 16.0F;\r\n            nucleo_g431re_ihm07m1_DWork.delay = 0.5F;\r\n            nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            break;\r\n\r\n           case 16:\r\n            nucleo_g431re_ihm07m1_DWork.flag = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.errorID_m = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.estParIdx = 20.0F;\r\n            nucleo_g431re_ihm07m1_DWork.phaseDiffRad = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLd = 1.0F;\r\n            nucleo_g431re_ihm07m1_DWork.PhaseDiffValidityLq = 1.0F;\r\n            nucleo_g431re_ihm07m1_DWork.flagNextVal = 1.0F;\r\n            nucleo_g431re_ihm07m1_DWork.delay = 1.0F;\r\n            nucleo_g431re_ihm07m1_DWork.estimatedParameter = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.voltagePU_RWV =\r\n              nucleo_g431re_ihm07m1_B.DataStoreRead1_km / 1.73205078F;\r\n            nucleo_g431re_ihm07m1_DWork.Kp_i_d = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Ki_i_d = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.PhaseDiffVal = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.testNum = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.testEnable = 1.0F;\r\n            nucleo_g431re_ihm07m1_DWork.injFreq =\r\n              nucleo_g431re_ihm07m1_B.TmpSignalConversionAtSFunctionI[2];\r\n            nucleo_g431re_ihm07m1_DWork.lambda = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.speed_radPerSec = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.estL = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.numWaves = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.refSignal = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.refSignal1 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.savedTimeInstance = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.timeInstance1 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.samplesPerHalfCycle = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.sinIdx = 1.0F;\r\n            nucleo_g431re_ihm07m1_DWork.count1 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.count2 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.count3 = 0.0F;\r\n            for (i = 0; i < 1000; i++) {\r\n              nucleo_g431re_ihm07m1_DWork.arraySine[i] = 0.0F;\r\n            }\r\n\r\n            nucleo_g431re_ihm07m1_DWork.max = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.min = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig1 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2 = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig1Prev = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2Prev = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig1Mean = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig2Mean = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig3Mean = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig4Mean = 0.0F;\r\n            nucleo_g431re_ihm07m1_DWork.Sig5Mean = 0.0F;\r\n            break;\r\n\r\n           default:\r\n            /* no actions */\r\n            break;\r\n          }\r\n\r\n          nucleo_g431re_ihm07m1_B.testNumOut =\r\n            nucleo_g431re_ihm07m1_DWork.testNum;\r\n          nucleo_g431re_ihm07m1_B.injFreqOut =\r\n            nucleo_g431re_ihm07m1_DWork.injFreq;\r\n          nucleo_g431re_ihm07m1_B.refSignalOut =\r\n            nucleo_g431re_ihm07m1_DWork.refSignal;\r\n          nucleo_g431re_ihm07m1_B.refSignalOut1 =\r\n            nucleo_g431re_ihm07m1_DWork.refSignal1;\r\n          nucleo_g431re_ihm07m1_B.estimatedParameterOut =\r\n            nucleo_g431re_ihm07m1_DWork.estimatedParameter;\r\n          nucleo_g431re_ihm07m1_B.testEnableOut =\r\n            nucleo_g431re_ihm07m1_DWork.testEnable;\r\n          nucleo_g431re_ihm07m1_B.estParIdxOut =\r\n            nucleo_g431re_ihm07m1_DWork.estParIdx;\r\n          nucleo_g431re_ihm07m1_B.Kp_iOut = nucleo_g431re_ihm07m1_DWork.Kp_i_d;\r\n          nucleo_g431re_ihm07m1_B.Ki_iOut = nucleo_g431re_ihm07m1_DWork.Ki_i_d;\r\n          nucleo_g431re_ihm07m1_B.PhaseDiff =\r\n            nucleo_g431re_ihm07m1_DWork.PhaseDiffVal;\r\n\r\n          /* DataStoreWrite: '<S13>/Data Store Write' */\r\n          /* '<S277>:1:4' */\r\n          nucleo_g431re_ihm07m1_DWork.Kp_i = nucleo_g431re_ihm07m1_B.Kp_iOut;\r\n\r\n          /* DataStoreWrite: '<S13>/Data Store Write1' */\r\n          nucleo_g431re_ihm07m1_DWork.Ki_i = nucleo_g431re_ihm07m1_B.Ki_iOut;\r\n\r\n          /* Outputs for Triggered SubSystem: '<S13>/Triggered Subsystem' incorporates:\r\n           *  TriggerPort: '<S278>/Trigger'\r\n           */\r\n          zcEvent_p = rt_R32ZCFcn(RISING_ZERO_CROSSING,\r\n            &nucleo_g431re_ih_PrevZCSigState.TriggeredSubsystem_Trig_ZCE,\r\n            (nucleo_g431re_ihm07m1_B.testEnableOut));\r\n          if (zcEvent_p != NO_ZCEVENT) {\r\n            /* DataStoreWrite: '<S278>/Data Store Write1' incorporates:\r\n             *  Constant: '<S278>/Constant'\r\n             */\r\n            nucleo_g431re_ihm07m1_DWork.testEnableFromHost = 0.0F;\r\n          }\r\n\r\n          /* End of Outputs for SubSystem: '<S13>/Triggered Subsystem' */\r\n\r\n          /* DataTypeConversion: '<S13>/Data Type Conversion' */\r\n          nucleo_g431re_ihm07m1_B.DataTypeConversion_b = (uint32_T)\r\n            nucleo_g431re_ihm07m1_B.estParIdxOut;\r\n\r\n          /* UnitDelay: '<S13>/Unit Delay4' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay4_m =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay4_DSTATE_n;\r\n\r\n          /* Switch: '<S8>/Switch' */\r\n          nucleo_g431re_ihm07m1_B.Switch_fl = (uint16_T)\r\n            (nucleo_g431re_ihm07m1_B.Product_e != 0.0F);\r\n\r\n          /* MATLABSystem: '<S265>/Digital Port Write' */\r\n          portNameLoc = GPIOC;\r\n          if (nucleo_g431re_ihm07m1_B.Switch_fl != 0) {\r\n            pinWriteLoc = 1024U;\r\n            sentLength = 2048U;\r\n            i = 4096;\r\n          } else {\r\n            pinWriteLoc = 0U;\r\n            sentLength = 0U;\r\n            i = 0;\r\n          }\r\n\r\n          pinWriteLoc = pinWriteLoc | sentLength | (uint32_T)i;\r\n          LL_GPIO_SetOutputPin(portNameLoc, pinWriteLoc);\r\n          LL_GPIO_ResetOutputPin(portNameLoc, ~pinWriteLoc & 7168U);\r\n\r\n          /* End of MATLABSystem: '<S265>/Digital Port Write' */\r\n\r\n          /* DataStoreRead: '<S273>/Data Store Read' */\r\n          nucleo_g431re_ihm07m1_B.PWM_Enable =\r\n            nucleo_g431re_ihm07m1_DWork.testEnableFromHost;\r\n\r\n          /* Switch: '<S273>/Switch1' */\r\n          if (nucleo_g431re_ihm07m1_B.PWM_Enable >= 0.5F) {\r\n            /* Sum: '<S273>/Add' incorporates:\r\n             *  Constant: '<S273>/Constant'\r\n             */\r\n            timeInstance2 = nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[0] + 1.0F;\r\n            nucleo_g431re_ihm07m1_B.Add_k[0] = timeInstance2;\r\n\r\n            /* Gain: '<S273>/PWM_Counter_Period' */\r\n            timeInstance2 *= 4250.0F;\r\n            nucleo_g431re_ihm07m1_B.PWM_Counter_Period[0] = timeInstance2;\r\n\r\n            /* DataTypeConversion: '<S273>/Data Type Conversion' */\r\n            DataTypeConversion_a = (uint16_T)timeInstance2;\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_a[0] =\r\n              DataTypeConversion_a;\r\n\r\n            /* Switch: '<S273>/Switch1' */\r\n            nucleo_g431re_ihm07m1_B.Switch1_o[0] = DataTypeConversion_a;\r\n\r\n            /* Sum: '<S273>/Add' incorporates:\r\n             *  Constant: '<S273>/Constant'\r\n             */\r\n            timeInstance2 = nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[1] + 1.0F;\r\n            nucleo_g431re_ihm07m1_B.Add_k[1] = timeInstance2;\r\n\r\n            /* Gain: '<S273>/PWM_Counter_Period' */\r\n            timeInstance2 *= 4250.0F;\r\n            nucleo_g431re_ihm07m1_B.PWM_Counter_Period[1] = timeInstance2;\r\n\r\n            /* DataTypeConversion: '<S273>/Data Type Conversion' */\r\n            DataTypeConversion_a = (uint16_T)timeInstance2;\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_a[1] =\r\n              DataTypeConversion_a;\r\n\r\n            /* Switch: '<S273>/Switch1' */\r\n            nucleo_g431re_ihm07m1_B.Switch1_o[1] = DataTypeConversion_a;\r\n\r\n            /* Sum: '<S273>/Add' incorporates:\r\n             *  Constant: '<S273>/Constant'\r\n             */\r\n            timeInstance2 = nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[2] + 1.0F;\r\n            nucleo_g431re_ihm07m1_B.Add_k[2] = timeInstance2;\r\n\r\n            /* Gain: '<S273>/PWM_Counter_Period' */\r\n            timeInstance2 *= 4250.0F;\r\n            nucleo_g431re_ihm07m1_B.PWM_Counter_Period[2] = timeInstance2;\r\n\r\n            /* DataTypeConversion: '<S273>/Data Type Conversion' */\r\n            DataTypeConversion_a = (uint16_T)timeInstance2;\r\n            nucleo_g431re_ihm07m1_B.DataTypeConversion_a[2] =\r\n              DataTypeConversion_a;\r\n\r\n            /* Switch: '<S273>/Switch1' */\r\n            nucleo_g431re_ihm07m1_B.Switch1_o[2] = DataTypeConversion_a;\r\n          } else {\r\n            /* Switch: '<S273>/Switch1' incorporates:\r\n             *  Constant: '<S273>/stop'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Switch1_o[0] = 0.0F;\r\n            nucleo_g431re_ihm07m1_B.Switch1_o[1] = 0.0F;\r\n            nucleo_g431re_ihm07m1_B.Switch1_o[2] = 0.0F;\r\n          }\r\n\r\n          /* End of Switch: '<S273>/Switch1' */\r\n\r\n          /* MATLABSystem: '<S275>/PWM Output' */\r\n          i = (int32_T)nucleo_g431re_ihm07m1_B.Switch1_o[0];\r\n          pinWriteLoc = checkFrequencyAndDutyCycleLimits\r\n            (nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle, (uint32_T)i);\r\n          setDutyCycleChannel1(nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle,\r\n                               pinWriteLoc);\r\n          i = (int32_T)nucleo_g431re_ihm07m1_B.Switch1_o[1];\r\n          pinWriteLoc = checkFrequencyAndDutyCycleLimits\r\n            (nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle, (uint32_T)i);\r\n          setDutyCycleChannel2(nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle,\r\n                               pinWriteLoc);\r\n          i = (int32_T)nucleo_g431re_ihm07m1_B.Switch1_o[2];\r\n          pinWriteLoc = checkFrequencyAndDutyCycleLimits\r\n            (nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle, (uint32_T)i);\r\n          setDutyCycleChannel3(nucleo_g431re_ihm07m1_DWork.obj_f.TimerHandle,\r\n                               pinWriteLoc);\r\n\r\n          /* UnitDelay: '<S302>/Output' */\r\n          nucleo_g431re_ihm07m1_B.Output =\r\n            nucleo_g431re_ihm07m1_DWork.Output_DSTATE;\r\n\r\n          /* UnitDelay: '<S286>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_j =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_e;\r\n\r\n          /* RelationalOperator: '<S286>/Equal' */\r\n          nucleo_g431re_ihm07m1_B.Equal = (nucleo_g431re_ihm07m1_B.UnitDelay_j\r\n            != nucleo_g431re_ihm07m1_B.estimatedParameterOut);\r\n\r\n          /* Outputs for Triggered SubSystem: '<S15>/SaveToMemory' incorporates:\r\n           *  TriggerPort: '<S287>/Trigger'\r\n           */\r\n          zcEvent = (((nucleo_g431re_ih_PrevZCSigState.SaveToMemory_Trig_ZCE ==\r\n                       POS_ZCSIG) != (int32_T)nucleo_g431re_ihm07m1_B.Equal) &&\r\n                     (nucleo_g431re_ih_PrevZCSigState.SaveToMemory_Trig_ZCE !=\r\n                      UNINITIALIZED_ZCSIG));\r\n          if (zcEvent) {\r\n            /* SignalConversion generated from: '<S287>/estParIdx' */\r\n            nucleo_g431re_ihm07m1_B.estParIdx =\r\n              nucleo_g431re_ihm07m1_B.DataTypeConversion_b;\r\n\r\n            /* SignalConversion generated from: '<S287>/estimatedParameter' */\r\n            nucleo_g431re_ihm07m1_B.estimatedParameter =\r\n              nucleo_g431re_ihm07m1_B.estimatedParameterOut;\r\n\r\n            /* SwitchCase: '<S287>/Switch Case' */\r\n            switch ((int32_T)nucleo_g431re_ihm07m1_B.estParIdx) {\r\n             case 0:\r\n              /* Outputs for IfAction SubSystem: '<S287>/Ia_cal_val' incorporates:\r\n               *  ActionPort: '<S292>/Action Port'\r\n               */\r\n              /* Gain: '<S292>/Gain' */\r\n              nucleo_g431re_ihm07m1_B.Gain_lx = 10000.0F *\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* DataStoreWrite: '<S292>/Data Store Write1' */\r\n              nucleo_g431re_ihm07m1_DWork.Ia_avg_cal =\r\n                nucleo_g431re_ihm07m1_B.Gain_lx;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/Ia_cal_val' */\r\n              break;\r\n\r\n             case 1:\r\n              /* Outputs for IfAction SubSystem: '<S287>/Ib_cal_val' incorporates:\r\n               *  ActionPort: '<S293>/Action Port'\r\n               */\r\n              /* Gain: '<S293>/Gain' */\r\n              nucleo_g431re_ihm07m1_B.Gain_h = 10000.0F *\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* DataStoreWrite: '<S293>/Data Store Write2' */\r\n              nucleo_g431re_ihm07m1_DWork.Ib_avg_cal =\r\n                nucleo_g431re_ihm07m1_B.Gain_h;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/Ib_cal_val' */\r\n              break;\r\n\r\n             case 2:\r\n              /* Outputs for IfAction SubSystem: '<S287>/Rs' incorporates:\r\n               *  ActionPort: '<S298>/Action Port'\r\n               */\r\n              /* DataStoreWrite: '<S298>/Data Store Write2' */\r\n              nucleo_g431re_ihm07m1_DWork.Rs =\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/Rs' */\r\n              break;\r\n\r\n             case 3:\r\n              /* Outputs for IfAction SubSystem: '<S287>/Ld' incorporates:\r\n               *  ActionPort: '<S295>/Action Port'\r\n               */\r\n              /* DataStoreWrite: '<S295>/Data Store Write4' */\r\n              nucleo_g431re_ihm07m1_DWork.Ld =\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/Ld' */\r\n              break;\r\n\r\n             case 4:\r\n              /* Outputs for IfAction SubSystem: '<S287>/Lq' incorporates:\r\n               *  ActionPort: '<S296>/Action Port'\r\n               */\r\n              /* DataStoreWrite: '<S296>/Data Store Write3' */\r\n              nucleo_g431re_ihm07m1_DWork.Lq =\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/Lq' */\r\n              break;\r\n\r\n             case 5:\r\n              /* Outputs for IfAction SubSystem: '<S287>/Bemf' incorporates:\r\n               *  ActionPort: '<S290>/Action Port'\r\n               */\r\n              /* DataStoreWrite: '<S290>/Data Store Write3' */\r\n              nucleo_g431re_ihm07m1_DWork.Bemf =\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/Bemf' */\r\n              break;\r\n\r\n             case 6:\r\n              /* Outputs for IfAction SubSystem: '<S287>/J' incorporates:\r\n               *  ActionPort: '<S294>/Action Port'\r\n               */\r\n              /* DataStoreWrite: '<S294>/Data Store Write3' */\r\n              nucleo_g431re_ihm07m1_DWork.J =\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/J' */\r\n              break;\r\n\r\n             case 7:\r\n              /* Outputs for IfAction SubSystem: '<S287>/B' incorporates:\r\n               *  ActionPort: '<S289>/Action Port'\r\n               */\r\n              /* DataStoreWrite: '<S289>/Data Store Write3' */\r\n              nucleo_g431re_ihm07m1_DWork.B =\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/B' */\r\n              break;\r\n\r\n             case 8:\r\n              /* Outputs for IfAction SubSystem: '<S287>/ErrorCase' incorporates:\r\n               *  ActionPort: '<S291>/Action Port'\r\n               */\r\n              /* DataStoreWrite: '<S291>/Data Store Write3' */\r\n              nucleo_g431re_ihm07m1_DWork.errorID =\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/ErrorCase' */\r\n              break;\r\n\r\n             case 9:\r\n              /* Outputs for IfAction SubSystem: '<S287>/PhaseDiffValidity' incorporates:\r\n               *  ActionPort: '<S297>/Action Port'\r\n               */\r\n              /* DataStoreWrite: '<S297>/Data Store Write' */\r\n              nucleo_g431re_ihm07m1_DWork.PhaseDiffValid =\r\n                nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n\r\n              /* End of Outputs for SubSystem: '<S287>/PhaseDiffValidity' */\r\n              break;\r\n\r\n             default:\r\n              /* no actions */\r\n              break;\r\n            }\r\n\r\n            /* End of SwitchCase: '<S287>/Switch Case' */\r\n          }\r\n\r\n          nucleo_g431re_ih_PrevZCSigState.SaveToMemory_Trig_ZCE =\r\n            nucleo_g431re_ihm07m1_B.Equal;\r\n\r\n          /* End of Outputs for SubSystem: '<S15>/SaveToMemory' */\r\n\r\n          /* UnitDelay: '<S301>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_B.UnitDelay_g2 =\r\n            nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_oq;\r\n\r\n          /* Logic: '<S301>/NOT' */\r\n          nucleo_g431re_ihm07m1_B.NOT_j = !nucleo_g431re_ihm07m1_B.UnitDelay_g2;\r\n\r\n          /* Switch: '<S299>/Switch' */\r\n          if (nucleo_g431re_ihm07m1_B.NOT_j) {\r\n            /* Switch: '<S299>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_n =\r\n              nucleo_g431re_ihm07m1_B.estimatedParameter;\r\n          } else {\r\n            /* Switch: '<S299>/Switch' */\r\n            nucleo_g431re_ihm07m1_B.Switch_n = (real32_T)\r\n              nucleo_g431re_ihm07m1_B.estParIdx;\r\n          }\r\n\r\n          /* End of Switch: '<S299>/Switch' */\r\n\r\n          /* DataStoreRead: '<S16>/Data Store Read' */\r\n          nucleo_g431re_ihm07m1_B.DataStoreRead_e =\r\n            nucleo_g431re_ihm07m1_DWork.selSig1;\r\n\r\n          /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n          switch ((int32_T)nucleo_g431re_ihm07m1_B.DataStoreRead_e) {\r\n           case 0:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq = nucleo_g431re_ihm07m1_B.Switch_c[1];\r\n            break;\r\n\r\n           case 1:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq = nucleo_g431re_ihm07m1_B.Switch_c[0];\r\n            break;\r\n\r\n           case 2:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq = nucleo_g431re_ihm07m1_B.count_to_PU[3];\r\n            break;\r\n\r\n           case 3:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL.algDD_o2;\r\n            break;\r\n\r\n           case 4:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL.algDD_o1;\r\n            break;\r\n\r\n           case 5:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq = nucleo_g431re_ihm07m1_B.Divide_b;\r\n            break;\r\n\r\n           case 6:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq = nucleo_g431re_ihm07m1_B.atan2_n.algDD;\r\n            break;\r\n\r\n           case 7:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o2;\r\n            break;\r\n\r\n           case 8:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq =\r\n              nucleo_g431re_ihm07m1_B.TwoinputsCRL_o.algDD_o1;\r\n            break;\r\n\r\n           case 9:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq = nucleo_g431re_ihm07m1_B.count_to_PU1[0];\r\n            break;\r\n\r\n           case 10:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq = nucleo_g431re_ihm07m1_B.count_to_PU1[1];\r\n            break;\r\n\r\n           default:\r\n            /* MultiPortSwitch: '<S16>/SelectSignal1' */\r\n            nucleo_g431re_ihm07m1_B.Vq = nucleo_g431re_ihm07m1_B.UnitDelay4_m;\r\n            break;\r\n          }\r\n\r\n          /* End of MultiPortSwitch: '<S16>/SelectSignal1' */\r\n\r\n          /* SignalConversion generated from: '<S288>/Byte Pack' */\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtBytePackIn[0] =\r\n            nucleo_g431re_ihm07m1_B.Switch_n;\r\n          nucleo_g431re_ihm07m1_B.TmpSignalConversionAtBytePackIn[1] =\r\n            nucleo_g431re_ihm07m1_B.Vq;\r\n\r\n          /* S-Function (any2byte_svd): '<S288>/Byte Pack' */\r\n\r\n          /* Pack: <S288>/Byte Pack */\r\n          {\r\n            uint32_T MW_outputPortOffset = 0U;\r\n            uint16_T MW_inputPortWidth = 0U;\r\n\r\n            /* Packed output data type - uint32_T */\r\n            /* Packing the values of Input 1 */\r\n            /* Input data type - real32_T, size - 2 */\r\n            {\r\n              MW_inputPortWidth = (uint16_T)2 * sizeof(real32_T);\r\n              memcpy((void*)\r\n                     &nucleo_g431re_ihm07m1_B.BytePack[MW_outputPortOffset],\r\n                     (void*)\r\n                     &nucleo_g431re_ihm07m1_B.TmpSignalConversionAtBytePackIn[0],\r\n                     MW_inputPortWidth);\r\n            }\r\n          }\r\n\r\n          /* If: '<S300>/If' */\r\n          if (nucleo_g431re_ihm07m1_B.Output == 0) {\r\n            /* Outputs for IfAction SubSystem: '<S300>/Start' incorporates:\r\n             *  ActionPort: '<S305>/Action Port'\r\n             */\r\n            /* Merge: '<S300>/Merge' incorporates:\r\n             *  Constant: '<S305>/End'\r\n             *  SignalConversion generated from: '<S305>/Data_out'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge[0] = 1397969747U;\r\n\r\n            /* SignalConversion generated from: '<S305>/Data' */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.BytePack[0];\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/Start' */\r\n            nucleo_g431re_ihm07m1_B.Data_fw[0] = pinWriteLoc;\r\n\r\n            /* Outputs for IfAction SubSystem: '<S300>/Start' incorporates:\r\n             *  ActionPort: '<S305>/Action Port'\r\n             */\r\n            /* Merge: '<S300>/Merge' incorporates:\r\n             *  SignalConversion generated from: '<S305>/Data_out'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge[1] = pinWriteLoc;\r\n\r\n            /* SignalConversion generated from: '<S305>/Data' */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.BytePack[1];\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/Start' */\r\n            nucleo_g431re_ihm07m1_B.Data_fw[1] = pinWriteLoc;\r\n\r\n            /* Outputs for IfAction SubSystem: '<S300>/Start' incorporates:\r\n             *  ActionPort: '<S305>/Action Port'\r\n             */\r\n            /* Merge: '<S300>/Merge' incorporates:\r\n             *  SignalConversion generated from: '<S305>/Data_out'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge[2] = pinWriteLoc;\r\n\r\n            /* Merge: '<S300>/Merge1' incorporates:\r\n             *  Bias: '<S305>/Bias'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge1 = 3U;\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/Start' */\r\n          } else if (nucleo_g431re_ihm07m1_B.Output == 599) {\r\n            /* Outputs for IfAction SubSystem: '<S300>/End' incorporates:\r\n             *  ActionPort: '<S304>/Action Port'\r\n             */\r\n            /* SignalConversion generated from: '<S304>/Data' */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.BytePack[0];\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/End' */\r\n            nucleo_g431re_ihm07m1_B.Data_f[0] = pinWriteLoc;\r\n\r\n            /* Outputs for IfAction SubSystem: '<S300>/End' incorporates:\r\n             *  ActionPort: '<S304>/Action Port'\r\n             */\r\n            /* Merge: '<S300>/Merge' incorporates:\r\n             *  SignalConversion generated from: '<S304>/Data_out'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge[0] = pinWriteLoc;\r\n\r\n            /* SignalConversion generated from: '<S304>/Data' */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.BytePack[1];\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/End' */\r\n            nucleo_g431re_ihm07m1_B.Data_f[1] = pinWriteLoc;\r\n\r\n            /* Outputs for IfAction SubSystem: '<S300>/End' incorporates:\r\n             *  ActionPort: '<S304>/Action Port'\r\n             */\r\n            /* Merge: '<S300>/Merge' incorporates:\r\n             *  Constant: '<S304>/Start'\r\n             *  SignalConversion generated from: '<S304>/Data_out'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge[1] = pinWriteLoc;\r\n            nucleo_g431re_ihm07m1_B.Merge[2] = 1162167621U;\r\n\r\n            /* Merge: '<S300>/Merge1' incorporates:\r\n             *  Bias: '<S304>/Bias'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge1 = 3U;\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/End' */\r\n          } else {\r\n            /* Outputs for IfAction SubSystem: '<S300>/Data' incorporates:\r\n             *  ActionPort: '<S303>/Action Port'\r\n             */\r\n            /* SignalConversion generated from: '<S303>/Data' */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.BytePack[0];\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/Data' */\r\n            nucleo_g431re_ihm07m1_B.Data[0] = pinWriteLoc;\r\n\r\n            /* Outputs for IfAction SubSystem: '<S300>/Data' incorporates:\r\n             *  ActionPort: '<S303>/Action Port'\r\n             */\r\n            /* Merge: '<S300>/Merge' incorporates:\r\n             *  SignalConversion generated from: '<S303>/Data_out'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge[0] = pinWriteLoc;\r\n\r\n            /* SignalConversion generated from: '<S303>/Data' */\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.BytePack[1];\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/Data' */\r\n            nucleo_g431re_ihm07m1_B.Data[1] = pinWriteLoc;\r\n\r\n            /* Outputs for IfAction SubSystem: '<S300>/Data' incorporates:\r\n             *  ActionPort: '<S303>/Action Port'\r\n             */\r\n            /* Merge: '<S300>/Merge' incorporates:\r\n             *  Constant: '<S303>/Start'\r\n             *  SignalConversion generated from: '<S303>/Data_out'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge[1] = pinWriteLoc;\r\n            nucleo_g431re_ihm07m1_B.Merge[2] = 0U;\r\n\r\n            /* Merge: '<S300>/Merge1' incorporates:\r\n             *  SignalConversion generated from: '<S303>/Data_width'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.Merge1 = 2U;\r\n\r\n            /* End of Outputs for SubSystem: '<S300>/Data' */\r\n          }\r\n\r\n          /* End of If: '<S300>/If' */\r\n\r\n          /* Outputs for Iterator SubSystem: '<S300>/While Iterator Subsystem' incorporates:\r\n           *  WhileIterator: '<S306>/While Iterator'\r\n           */\r\n          s306_iter = 1;\r\n          do {\r\n            nucleo_g431re_ihm07m1_B.WhileIterator = s306_iter;\r\n            nucleo_g431re_ihm07m1_B.IndexVector =\r\n              nucleo_g431re_ihm07m1_B.Merge[nucleo_g431re_ihm07m1_B.WhileIterator\r\n              - 1];\r\n            pinWriteLoc = nucleo_g431re_ihm07m1_B.IndexVector;\r\n            MW_LPUART_TransmitUsingDMA\r\n              (nucleo_g431re_ihm07m1_DWork.obj_o.UARTHandle, &pinWriteLoc, 4U,\r\n               1U, &sentLength);\r\n            nucleo_g431re_ihm07m1_B.Add = nucleo_g431re_ihm07m1_B.Merge1 -\r\n              (uint32_T)nucleo_g431re_ihm07m1_B.WhileIterator;\r\n            s306_iter++;\r\n          } while (nucleo_g431re_ihm07m1_B.Add != 0U);\r\n\r\n          /* End of Outputs for SubSystem: '<S300>/While Iterator Subsystem' */\r\n\r\n          /* Sum: '<S307>/FixPt Sum1' incorporates:\r\n           *  Constant: '<S307>/FixPt Constant'\r\n           */\r\n          nucleo_g431re_ihm07m1_B.FixPtSum1 = (uint16_T)\r\n            (nucleo_g431re_ihm07m1_B.Output + 1U);\r\n\r\n          /* Switch: '<S308>/FixPt Switch' */\r\n          if (nucleo_g431re_ihm07m1_B.FixPtSum1 > 599) {\r\n            /* Switch: '<S308>/FixPt Switch' incorporates:\r\n             *  Constant: '<S308>/Constant'\r\n             */\r\n            nucleo_g431re_ihm07m1_B.FixPtSwitch = 0U;\r\n          } else {\r\n            /* Switch: '<S308>/FixPt Switch' */\r\n            nucleo_g431re_ihm07m1_B.FixPtSwitch =\r\n              nucleo_g431re_ihm07m1_B.FixPtSum1;\r\n          }\r\n\r\n          /* End of Switch: '<S308>/FixPt Switch' */\r\n          /* user code (Output function Trailer for TID4) */\r\n\r\n          /* System '<Root>/Alogrithm' */\r\n          LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_8);\r\n\r\n          /* Update for UnitDelay: '<S13>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.testNumOut;\r\n\r\n          /* Update for UnitDelay: '<S59>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_g =\r\n            nucleo_g431re_ihm07m1_B.Compare_h;\r\n\r\n          /* Update for UnitDelay: '<S13>/Unit Delay3' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay3_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.refSignalOut;\r\n\r\n          /* Update for UnitDelay: '<S19>/Unit Delay3' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay3_DSTATE_i =\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[3];\r\n\r\n          /* Update for UnitDelay: '<S19>/Unit Delay4' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay4_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.OpenLoop2CloseLoop[4];\r\n\r\n          /* Update for UnitDelay: '<S13>/Unit Delay9' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay9_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.testEnableOut;\r\n\r\n          /* Update for UnitDelay: '<S27>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_a[0] =\r\n            nucleo_g431re_ihm07m1_B.Add1[0];\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_a[1] =\r\n            nucleo_g431re_ihm07m1_B.Add1[1];\r\n\r\n          /* Update for UnitDelay: '<S19>/Unit Delay1' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay1_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k.algDD_o1;\r\n\r\n          /* Update for UnitDelay: '<S19>/Unit Delay2' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay2_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.TwophaseCRLwrap_k.algDD_o2;\r\n\r\n          /* Update for UnitDelay: '<S31>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_d[0] =\r\n            nucleo_g431re_ihm07m1_B.Add1_i[0];\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_d[1] =\r\n            nucleo_g431re_ihm07m1_B.Add1_i[1];\r\n\r\n          /* Update for Delay: '<S37>/Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.Delay_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.Sum_k;\r\n\r\n          /* Update for UnitDelay: '<S48>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_m =\r\n            nucleo_g431re_ihm07m1_B.Add1_io;\r\n\r\n          /* Update for Delay: '<S36>/Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.Delay_DSTATE_h =\r\n            nucleo_g431re_ihm07m1_B.Sum_h;\r\n\r\n          /* Update for UnitDelay: '<S43>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_b =\r\n            nucleo_g431re_ihm07m1_B.Add1_c;\r\n\r\n          /* Update for UnitDelay: '<S13>/Unit Delay2' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay2_DSTATE_m =\r\n            nucleo_g431re_ihm07m1_B.refSignalOut1;\r\n\r\n          /* Update for UnitDelay: '<S1>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_i =\r\n            nucleo_g431re_ihm07m1_B.Divide_b;\r\n\r\n          /* Update for UnitDelay: '<S268>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_f =\r\n            nucleo_g431re_ihm07m1_B.Add1_k;\r\n\r\n          /* Update for UnitDelay: '<S13>/Unit Delay1' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay1_DSTATE_m =\r\n            nucleo_g431re_ihm07m1_B.injFreqOut;\r\n\r\n          /* Update for Delay: '<S50>/Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.Delay_DSTATE_o[nucleo_g431re_ihm07m1_DWork.CircBufIdx]\r\n            = nucleo_g431re_ihm07m1_B.SpeedToCount;\r\n          if (nucleo_g431re_ihm07m1_DWork.CircBufIdx < 799U) {\r\n            nucleo_g431re_ihm07m1_DWork.CircBufIdx++;\r\n          } else {\r\n            nucleo_g431re_ihm07m1_DWork.CircBufIdx = 0U;\r\n          }\r\n\r\n          /* End of Update for Delay: '<S50>/Delay' */\r\n\r\n          /* Update for UnitDelay: '<S54>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_c =\r\n            nucleo_g431re_ihm07m1_B.Add1_j;\r\n\r\n          /* Update for UnitDelay: '<S279>/Unit Delay8' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay8_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.curTime;\r\n\r\n          /* Update for UnitDelay: '<S13>/Unit Delay4' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay4_DSTATE_n =\r\n            nucleo_g431re_ihm07m1_B.PhaseDiff;\r\n\r\n          /* Update for UnitDelay: '<S302>/Output' */\r\n          nucleo_g431re_ihm07m1_DWork.Output_DSTATE =\r\n            nucleo_g431re_ihm07m1_B.FixPtSwitch;\r\n\r\n          /* Update for UnitDelay: '<S286>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_e =\r\n            nucleo_g431re_ihm07m1_B.estimatedParameterOut;\r\n\r\n          /* Update for UnitDelay: '<S301>/Unit Delay' */\r\n          nucleo_g431re_ihm07m1_DWork.UnitDelay_DSTATE_oq =\r\n            nucleo_g431re_ihm07m1_B.NOT_j;\r\n        }\r\n\r\n        /* End of Outputs for S-Function (HardwareInterrupt_sfun): '<S313>/Hardware Interrupt' */\r\n      }\r\n    }\r\n  }\r\n\r\n  __ISB();\r\n  __DSB();\r\n}\r\n\r\nvoid nucleo_g431re_ihm07m1_unconfigure_interrupts (void)\r\n{\r\n  MW_NVIC_DisableIRQ(33);\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"nucleo_g431re_ihm07m1.h","type":"header","group":"model","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: nucleo_g431re_ihm07m1.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef nucleo_g431re_ihm07m1_h_\r\n#define nucleo_g431re_ihm07m1_h_\r\n#ifndef nucleo_g431re_ihm07m1_COMMON_INCLUDES_\r\n#define nucleo_g431re_ihm07m1_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#include \"rt_nonfinite.h\"\r\n#include \"math.h\"\r\n#include \"string.h\"\r\n#include \"main.h\"\r\n#include \"stm_lpuart.h\"\r\n#endif                              /* nucleo_g431re_ihm07m1_COMMON_INCLUDES_ */\r\n\r\n#include \"mw_stm32_nvic.h\"\r\n#include \"nucleo_g431re_ihm07m1_types.h\"\r\n#include \"rt_r32zcfcn.h\"\r\n#include \"rtGetNaN.h\"\r\n#include <string.h>\r\n#include <stddef.h>\r\n#include \"zero_crossing_types.h\"\r\n#include \"MW_target_hardware_resources.h\"\r\n\r\n/* Macros for accessing real-time model data structure */\r\n#ifndef rtmGetErrorStatus\r\n#define rtmGetErrorStatus(rtm)         ((rtm)->errorStatus)\r\n#endif\r\n\r\n#ifndef rtmSetErrorStatus\r\n#define rtmSetErrorStatus(rtm, val)    ((rtm)->errorStatus = (val))\r\n#endif\r\n\r\n#ifndef rtmStepTask\r\n#define rtmStepTask(rtm, idx)          ((rtm)->Timing.TaskCounters.TID[(idx)] == 0)\r\n#endif\r\n\r\n#ifndef rtmTaskCounter\r\n#define rtmTaskCounter(rtm, idx)       ((rtm)->Timing.TaskCounters.TID[(idx)])\r\n#endif\r\n\r\n/* Block signals for system '<S33>/atan2' */\r\ntypedef struct {\r\n  real32_T Atan2;                      /* '<S35>/Atan2' */\r\n  real32_T Switch;                     /* '<S35>/Switch' */\r\n  real32_T algDD;\r\n  real32_T Gain;                       /* '<S38>/Gain' */\r\n  real32_T Switch_g;                   /* '<S38>/Switch' */\r\n  real32_T Bias;                       /* '<S38>/Bias' */\r\n} rtB_atan2_nucleo_g431re_ihm07m1;\r\n\r\n/* Block signals for system '<S67>/Two phase CRL wrap' */\r\ntypedef struct {\r\n  real32_T a_plus_2b;                  /* '<S68>/a_plus_2b' */\r\n  real32_T one_by_sqrt3;               /* '<S68>/one_by_sqrt3' */\r\n  real32_T algDD_o1;\r\n  real32_T algDD_o2;\r\n} rtB_TwophaseCRLwrap_nucleo_g431;\r\n\r\n/* Block signals for system '<S65>/Two inputs CRL' */\r\ntypedef struct {\r\n  real32_T acos_b;                     /* '<S69>/acos' */\r\n  real32_T bsin;                       /* '<S69>/bsin' */\r\n  real32_T sum_Ds;                     /* '<S69>/sum_Ds' */\r\n  real32_T bcos;                       /* '<S69>/bcos' */\r\n  real32_T asin_a;                     /* '<S69>/asin' */\r\n  real32_T sum_Qs;                     /* '<S69>/sum_Qs' */\r\n  real32_T Switch[2];                  /* '<S70>/Switch' */\r\n  real32_T algDD_o1;\r\n  real32_T algDD_o2;\r\n} rtB_TwoinputsCRL_nucleo_g431re_;\r\n\r\n/* Block signals for system '<S77>/Two inputs CRL' */\r\ntypedef struct {\r\n  real32_T qcos;                       /* '<S78>/qcos' */\r\n  real32_T dsin;                       /* '<S78>/dsin' */\r\n  real32_T sum_beta;                   /* '<S78>/sum_beta' */\r\n  real32_T dcos;                       /* '<S78>/dcos' */\r\n  real32_T qsin;                       /* '<S78>/qsin' */\r\n  real32_T sum_alpha;                  /* '<S78>/sum_alpha' */\r\n  real32_T Switch[2];                  /* '<S79>/Switch' */\r\n  real32_T algDD_o1;\r\n  real32_T algDD_o2;\r\n} rtB_TwoinputsCRL_nucleo_g431r_d;\r\n\r\n/* Block signals for system '<S95>/If Action Subsystem' */\r\ntypedef struct {\r\n  real32_T Convert_back;               /* '<S97>/Convert_back' */\r\n  int16_T Convert_uint16;              /* '<S97>/Convert_uint16' */\r\n} rtB_IfActionSubsystem_nucleo_g4;\r\n\r\n/* Block signals for system '<S95>/If Action Subsystem1' */\r\ntypedef struct {\r\n  real32_T Convert_back;               /* '<S98>/Convert_back' */\r\n  int16_T Convert_uint16;              /* '<S98>/Convert_uint16' */\r\n} rtB_IfActionSubsystem1_nucleo_g;\r\n\r\n/* Block signals for system '<S85>/Accumulate' */\r\ntypedef struct {\r\n  real32_T Add;                        /* '<S101>/Add' */\r\n  real32_T DataTypeConversion1;        /* '<S101>/Data Type Conversion1' */\r\n  real32_T Add1;                       /* '<S101>/Add1' */\r\n  real32_T Input;                      /* '<S102>/Input' */\r\n  int16_T DataTypeConversion;          /* '<S101>/Data Type Conversion' */\r\n  boolean_T Delay;                     /* '<S101>/Delay' */\r\n} rtB_Accumulate_nucleo_g431re_ih;\r\n\r\n/* Block states (default storage) for system '<S85>/Accumulate' */\r\ntypedef struct {\r\n  boolean_T Delay_DSTATE;              /* '<S101>/Delay' */\r\n} rtDW_Accumulate_nucleo_g431re_i;\r\n\r\n/* Block signals (default storage) */\r\ntypedef struct {\r\n  uint32_T DataTypeConversion2;        /* '<S320>/Data Type Conversion2' */\r\n  uint32_T DataTypeConversion;         /* '<S322>/Data Type Conversion' */\r\n  uint32_T BitwiseAND1;                /* '<S347>/Bitwise AND1' */\r\n  uint32_T ShiftArithmetic;            /* '<S347>/Shift Arithmetic' */\r\n  uint32_T BitwiseAND2;                /* '<S347>/Bitwise AND2' */\r\n  uint32_T ShiftArithmetic1;           /* '<S347>/Shift Arithmetic1' */\r\n  uint32_T BitwiseAND;                 /* '<S347>/Bitwise AND' */\r\n  uint32_T UnitDelay;                  /* '<S347>/Unit Delay' */\r\n  uint32_T Sum[4];                     /* '<S62>/Sum' */\r\n  uint32_T SpeedToCount;               /* '<S50>/SpeedToCount' */\r\n  uint32_T Delay;                      /* '<S50>/Delay' */\r\n  uint32_T DataTypeConversion_b;       /* '<S13>/Data Type Conversion' */\r\n  uint32_T BytePack[2];                /* '<S288>/Byte Pack' */\r\n  uint32_T Merge[3];                   /* '<S300>/Merge' */\r\n  uint32_T Merge1;                     /* '<S300>/Merge1' */\r\n  uint32_T IndexVector;                /* '<S306>/Index Vector' */\r\n  uint32_T Add;                        /* '<S306>/Add' */\r\n  uint32_T Data[2];                    /* '<S303>/Data' */\r\n  uint32_T Data_f[2];                  /* '<S304>/Data' */\r\n  uint32_T Data_fw[2];                 /* '<S305>/Data' */\r\n  uint32_T estParIdx;                  /* '<S287>/estParIdx' */\r\n  uint32_T Sum_d[4];                   /* '<S243>/Sum' */\r\n  uint32_T Sum_o[4];                   /* '<S233>/Sum' */\r\n  uint32_T Sum_ot[4];                  /* '<S90>/Sum' */\r\n  real32_T DataTypeConversion1;        /* '<S347>/Data Type Conversion1' */\r\n  real32_T DataTypeConversion2_n;      /* '<S347>/Data Type Conversion2' */\r\n  real32_T Switch;                     /* '<S347>/Switch' */\r\n  real32_T DataStoreRead;              /* '<S347>/Data Store Read' */\r\n  real32_T Saturation;                 /* '<S334>/Saturation' */\r\n  real32_T Saturation_f;               /* '<S333>/Saturation' */\r\n  real32_T Saturation_fo;              /* '<S332>/Saturation' */\r\n  real32_T Saturation_d;               /* '<S330>/Saturation' */\r\n  real32_T Saturation_h;               /* '<S329>/Saturation' */\r\n  real32_T Saturation_j;               /* '<S328>/Saturation' */\r\n  real32_T Saturation_i;               /* '<S324>/Saturation' */\r\n  real32_T UARTUSARTRead_o1[2];        /* '<S320>/UART//USART Read' */\r\n  real32_T In1[2];                     /* '<S343>/In1' */\r\n  real32_T UnitDelay_a;                /* '<S13>/Unit Delay' */\r\n  real32_T UnitDelay3;                 /* '<S13>/Unit Delay3' */\r\n  real32_T DataTypeConversion4[4];     /* '<S20>/Data Type Conversion4' */\r\n  real32_T count_to_PU[4];             /* '<S20>/count_to_PU' */\r\n  real32_T Vab;                        /* '<S66>/Sum' */\r\n  real32_T Vca;                        /* '<S66>/Sum2' */\r\n  real32_T Sum3;                       /* '<S66>/Sum3' */\r\n  real32_T Va;                         /* '<S66>/Gain2' */\r\n  real32_T Vbc;                        /* '<S66>/Sum1' */\r\n  real32_T Sum4;                       /* '<S66>/Sum4' */\r\n  real32_T Vb;                         /* '<S66>/Gain3' */\r\n  real32_T UnitDelay3_b;               /* '<S19>/Unit Delay3' */\r\n  real32_T UnitDelay4;                 /* '<S19>/Unit Delay4' */\r\n  real32_T UnitDelay9;                 /* '<S13>/Unit Delay9' */\r\n  real32_T Switch_h[2];                /* '<S18>/Switch' */\r\n  real32_T Switch1[2];                 /* '<S24>/Switch1' */\r\n  real32_T Product[2];                 /* '<S27>/Product' */\r\n  real32_T UnitDelay_e[2];             /* '<S27>/Unit Delay' */\r\n  real32_T Product1[2];                /* '<S27>/Product1' */\r\n  real32_T Add1[2];                    /* '<S27>/Add1' */\r\n  real32_T Sum6[2];                    /* '<S21>/Sum6' */\r\n  real32_T UnitDelay1;                 /* '<S19>/Unit Delay1' */\r\n  real32_T UnitDelay2;                 /* '<S19>/Unit Delay2' */\r\n  real32_T Switch1_e[2];               /* '<S28>/Switch1' */\r\n  real32_T Product_c[2];               /* '<S31>/Product' */\r\n  real32_T UnitDelay_o[2];             /* '<S31>/Unit Delay' */\r\n  real32_T Product1_b[2];              /* '<S31>/Product1' */\r\n  real32_T Add1_i[2];                  /* '<S31>/Add1' */\r\n  real32_T Sum6_p[2];                  /* '<S22>/Sum6' */\r\n  real32_T DataStoreRead2;             /* '<S7>/Data Store Read2' */\r\n  real32_T DataStoreRead_n;            /* '<S7>/Data Store Read' */\r\n  real32_T Product_i;                  /* '<S18>/Product' */\r\n  real32_T DataStoreRead1;             /* '<S7>/Data Store Read1' */\r\n  real32_T Gain;                       /* '<S7>/Gain' */\r\n  real32_T Scaling;                    /* '<S18>/Scaling' */\r\n  real32_T Product_l;                  /* '<S45>/Product' */\r\n  real32_T Sum3_i;                     /* '<S37>/Sum3' */\r\n  real32_T Gain_l;                     /* '<S37>/Gain' */\r\n  real32_T Delay_j;                    /* '<S37>/Delay' */\r\n  real32_T Sum_k;                      /* '<S37>/Sum' */\r\n  real32_T DataStoreRead3;             /* '<S7>/Data Store Read3' */\r\n  real32_T Product1_g;                 /* '<S18>/Product1' */\r\n  real32_T Scaling1;                   /* '<S18>/Scaling1' */\r\n  real32_T Product_m;                  /* '<S37>/Product' */\r\n  real32_T Sum1;                       /* '<S37>/Sum1' */\r\n  real32_T Switch1_ej[2];              /* '<S44>/Switch1' */\r\n  real32_T Product_io;                 /* '<S48>/Product' */\r\n  real32_T UnitDelay_g;                /* '<S48>/Unit Delay' */\r\n  real32_T Product1_p;                 /* '<S48>/Product1' */\r\n  real32_T Add1_io;                    /* '<S48>/Add1' */\r\n  real32_T Sum6_l;                     /* '<S37>/Sum6' */\r\n  real32_T Product_k;                  /* '<S40>/Product' */\r\n  real32_T Sum3_h;                     /* '<S36>/Sum3' */\r\n  real32_T Gain_d;                     /* '<S36>/Gain' */\r\n  real32_T Delay_b;                    /* '<S36>/Delay' */\r\n  real32_T Sum_h;                      /* '<S36>/Sum' */\r\n  real32_T Product_im;                 /* '<S36>/Product' */\r\n  real32_T Sum1_o;                     /* '<S36>/Sum1' */\r\n  real32_T Switch1_b[2];               /* '<S39>/Switch1' */\r\n  real32_T Product_a;                  /* '<S43>/Product' */\r\n  real32_T UnitDelay_oq;               /* '<S43>/Unit Delay' */\r\n  real32_T Product1_h;                 /* '<S43>/Product1' */\r\n  real32_T Add1_c;                     /* '<S43>/Add1' */\r\n  real32_T Sum6_h;                     /* '<S36>/Sum6' */\r\n  real32_T Switch_d;                   /* '<S19>/Switch' */\r\n  real32_T Merge_p;                    /* '<S252>/Merge' */\r\n  real32_T indexing;                   /* '<S62>/indexing' */\r\n  real32_T Lookup[4];                  /* '<S62>/Lookup' */\r\n  real32_T Sum3_f;                     /* '<S251>/Sum3' */\r\n  real32_T DataTypeConversion1_f;      /* '<S62>/Data Type Conversion1' */\r\n  real32_T Sum2;                       /* '<S62>/Sum2' */\r\n  real32_T Product_b;                  /* '<S251>/Product' */\r\n  real32_T Sum4_h;                     /* '<S251>/Sum4' */\r\n  real32_T Sum5;                       /* '<S251>/Sum5' */\r\n  real32_T Product1_e;                 /* '<S251>/Product1' */\r\n  real32_T Sum6_f;                     /* '<S251>/Sum6' */\r\n  real32_T DataStoreRead_o;            /* '<S17>/Data Store Read' */\r\n  real32_T DataStoreRead1_p;           /* '<S17>/Data Store Read1' */\r\n  real32_T DataTypeConversion4_f[2];   /* '<S17>/Data Type Conversion4' */\r\n  real32_T count_to_PU1[2];            /* '<S17>/count_to_PU1' */\r\n  real32_T UnitDelay2_g;               /* '<S13>/Unit Delay2' */\r\n  real32_T UnitDelay_n;                /* '<S1>/Unit Delay' */\r\n  real32_T Switch1_g[2];               /* '<S9>/Switch1' */\r\n  real32_T Product_o;                  /* '<S268>/Product' */\r\n  real32_T UnitDelay_nf;               /* '<S268>/Unit Delay' */\r\n  real32_T Product1_em;                /* '<S268>/Product1' */\r\n  real32_T Add1_k;                     /* '<S268>/Add1' */\r\n  real32_T DataStoreRead_k;            /* '<S1>/Data Store Read' */\r\n  real32_T Product_e;                  /* '<S1>/Product' */\r\n  real32_T Switch_m;                   /* '<S14>/Switch' */\r\n  real32_T UnitDelay1_a;               /* '<S13>/Unit Delay1' */\r\n  real32_T Switch_c[2];                /* '<S60>/Switch' */\r\n  real32_T OpenLoop2CloseLoop[5];      /* '<S19>/OpenLoop2CloseLoop' */\r\n  real32_T MultiportSwitch[2];         /* '<S61>/Multiport Switch' */\r\n  real32_T DataStoreRead_oc;           /* '<S34>/Data Store Read' */\r\n  real32_T DataStoreRead1_f;           /* '<S34>/Data Store Read1' */\r\n  real32_T Product_ct;                 /* '<S50>/Product' */\r\n  real32_T Divide;                     /* '<S50>/Divide' */\r\n  real32_T Product1_g0;                /* '<S50>/Product1' */\r\n  real32_T Switch1_c[2];               /* '<S49>/Switch1' */\r\n  real32_T Product_f;                  /* '<S54>/Product' */\r\n  real32_T UnitDelay_l;                /* '<S54>/Unit Delay' */\r\n  real32_T Product1_a;                 /* '<S54>/Product1' */\r\n  real32_T Add1_j;                     /* '<S54>/Add1' */\r\n  real32_T Divide_b;                   /* '<S34>/Divide' */\r\n  real32_T DataStoreRead_a;            /* '<S276>/Data Store Read' */\r\n  real32_T DataStoreRead1_k;           /* '<S276>/Data Store Read1' */\r\n  real32_T DataStoreRead2_p;           /* '<S276>/Data Store Read2' */\r\n  real32_T DataStoreRead3_l;           /* '<S276>/Data Store Read3' */\r\n  real32_T DataStoreRead4;             /* '<S276>/Data Store Read4' */\r\n  real32_T DataStoreRead5;             /* '<S276>/Data Store Read5' */\r\n  real32_T DataStoreRead6;             /* '<S276>/Data Store Read6' */\r\n  real32_T DataStoreRead7;             /* '<S276>/Data Store Read7' */\r\n  real32_T DataStoreRead8;             /* '<S276>/Data Store Read8' */\r\n  real32_T DataStoreRead9;             /* '<S276>/Data Store Read9' */\r\n  real32_T DataStoreRead2_a;           /* '<S13>/Data Store Read2' */\r\n  real32_T Product_n;                  /* '<S13>/Product' */\r\n  real32_T UnitDelay8;                 /* '<S279>/Unit Delay8' */\r\n  real32_T Switch_l;                   /* '<S279>/Switch' */\r\n  real32_T curTime;                    /* '<S279>/Sum' */\r\n  real32_T DataStoreRead_ad;           /* '<S13>/Data Store Read' */\r\n  real32_T DataStoreRead3_e;           /* '<S13>/Data Store Read3' */\r\n  real32_T DataStoreRead4_p;           /* '<S13>/Data Store Read4' */\r\n  real32_T DataStoreRead5_p;           /* '<S13>/Data Store Read5' */\r\n  real32_T DataStoreRead8_p;           /* '<S13>/Data Store Read8' */\r\n  real32_T DataStoreRead7_h;           /* '<S13>/Data Store Read7' */\r\n  real32_T DataStoreRead1_km;          /* '<S13>/Data Store Read1' */\r\n  real32_T DataStoreRead6_f;           /* '<S13>/Data Store Read6' */\r\n  real32_T DataStoreRead9_e;           /* '<S13>/Data Store Read9' */\r\n  real32_T inverter_V_max;             /* '<S13>/inverter_V_max' */\r\n  real32_T DataStoreRead10;            /* '<S13>/Data Store Read10' */\r\n  real32_T UnitDelay4_m;               /* '<S13>/Unit Delay4' */\r\n  real32_T PWM_Enable;                 /* '<S273>/Data Store Read' */\r\n  real32_T Switch1_o[3];               /* '<S273>/Switch1' */\r\n  real32_T UnitDelay_j;                /* '<S286>/Unit Delay' */\r\n  real32_T Switch_n;                   /* '<S299>/Switch' */\r\n  real32_T DataStoreRead_e;            /* '<S16>/Data Store Read' */\r\n  real32_T Vq;                         /* '<S16>/SelectSignal1' */\r\n  real32_T TmpSignalConversionAtBytePackIn[2];\r\n  real32_T estimatedParameter;         /* '<S287>/estimatedParameter' */\r\n  real32_T Gain_h;                     /* '<S293>/Gain' */\r\n  real32_T Gain_lx;                    /* '<S292>/Gain' */\r\n  real32_T DataStoreRead_g;            /* '<S281>/Data Store Read' */\r\n  real32_T DataStoreRead1_j;           /* '<S281>/Data Store Read1' */\r\n  real32_T Abs;                        /* '<S282>/Abs' */\r\n  real32_T Abs1;                       /* '<S282>/Abs1' */\r\n  real32_T Product_ms;                 /* '<S282>/Product' */\r\n  real32_T derating;                   /* '<S282>/derating' */\r\n  real32_T Sum_b;                      /* '<S282>/Sum' */\r\n  real32_T Merge_c;                    /* '<S282>/Merge' */\r\n  real32_T Sum2_d;                     /* '<S282>/Sum2' */\r\n  real32_T Product1_pz;                /* '<S281>/Product1' */\r\n  real32_T Divide_n;                   /* '<S281>/Divide' */\r\n  real32_T Product_by;                 /* '<S281>/Product' */\r\n  real32_T Divide1;                    /* '<S285>/Divide1' */\r\n  real32_T TmpSignalConversionAtSFunctionI[10];/* '<S13>/MATLAB Function' */\r\n  real32_T TmpSignalConversionAtSFunctio_g[6];/* '<S13>/MATLAB Function' */\r\n  real32_T TmpSignalConversionAtSFunctio_j[3];/* '<S13>/MATLAB Function' */\r\n  real32_T testNumOut;                 /* '<S13>/MATLAB Function' */\r\n  real32_T injFreqOut;                 /* '<S13>/MATLAB Function' */\r\n  real32_T refSignalOut;               /* '<S13>/MATLAB Function' */\r\n  real32_T refSignalOut1;              /* '<S13>/MATLAB Function' */\r\n  real32_T estimatedParameterOut;      /* '<S13>/MATLAB Function' */\r\n  real32_T testEnableOut;              /* '<S13>/MATLAB Function' */\r\n  real32_T estParIdxOut;               /* '<S13>/MATLAB Function' */\r\n  real32_T Kp_iOut;                    /* '<S13>/MATLAB Function' */\r\n  real32_T Ki_iOut;                    /* '<S13>/MATLAB Function' */\r\n  real32_T PhaseDiff;                  /* '<S13>/MATLAB Function' */\r\n  real32_T Add_k[3];                   /* '<S273>/Add' */\r\n  real32_T PWM_Counter_Period[3];      /* '<S273>/PWM_Counter_Period' */\r\n  real32_T sqrt3_by_two;               /* '<S262>/sqrt3_by_two' */\r\n  real32_T one_by_two;                 /* '<S262>/one_by_two' */\r\n  real32_T add_c;                      /* '<S262>/add_c' */\r\n  real32_T add_b;                      /* '<S262>/add_b' */\r\n  real32_T Min;                        /* '<S259>/Min' */\r\n  real32_T Max;                        /* '<S259>/Max' */\r\n  real32_T Add_g;                      /* '<S259>/Add' */\r\n  real32_T one_by_two_b;               /* '<S259>/one_by_two' */\r\n  real32_T Add2;                       /* '<S258>/Add2' */\r\n  real32_T Add1_p;                     /* '<S258>/Add1' */\r\n  real32_T Add3;                       /* '<S258>/Add3' */\r\n  real32_T Gain_a[3];                  /* '<S258>/Gain' */\r\n  real32_T Gain_ll;                    /* '<S231>/Gain' */\r\n  real32_T UnitDelay_b;                /* '<S232>/Unit Delay' */\r\n  real32_T Merge_c5;                   /* '<S237>/Merge' */\r\n  real32_T Gain_p;                     /* '<S241>/Gain' */\r\n  real32_T UnitDelay_p;                /* '<S242>/Unit Delay' */\r\n  real32_T Merge_i;                    /* '<S247>/Merge' */\r\n  real32_T IndexVector_b[2];           /* '<S105>/Index Vector' */\r\n  real32_T OutportBufferForRefVq;\r\n  real32_T indexing_k;                 /* '<S243>/indexing' */\r\n  real32_T DataTypeConversion1_b;      /* '<S243>/Data Type Conversion1' */\r\n  real32_T Sum2_k;                     /* '<S243>/Sum2' */\r\n  real32_T Lookup_j[4];                /* '<S243>/Lookup' */\r\n  real32_T Sum3_b;                     /* '<S246>/Sum3' */\r\n  real32_T Product_j;                  /* '<S246>/Product' */\r\n  real32_T Sum4_f;                     /* '<S246>/Sum4' */\r\n  real32_T Product_g;                  /* '<S241>/Product' */\r\n  real32_T indexing_a;                 /* '<S233>/indexing' */\r\n  real32_T DataTypeConversion1_a;      /* '<S233>/Data Type Conversion1' */\r\n  real32_T Sum2_h;                     /* '<S233>/Sum2' */\r\n  real32_T Lookup_g[4];                /* '<S233>/Lookup' */\r\n  real32_T Sum3_d;                     /* '<S236>/Sum3' */\r\n  real32_T Product_cm;                 /* '<S236>/Product' */\r\n  real32_T Sum4_hf;                    /* '<S236>/Sum4' */\r\n  real32_T Product_oe;                 /* '<S231>/Product' */\r\n  real32_T Sum_l;                      /* '<S231>/Sum' */\r\n  real32_T DataStoreRead_ga;           /* '<S104>/Data Store Read' */\r\n  real32_T DataStoreRead4_j;           /* '<S104>/Data Store Read4' */\r\n  real32_T Sum_i;                      /* '<S104>/Sum' */\r\n  real32_T Product1_o;                 /* '<S104>/Product1' */\r\n  real32_T Add_ge;                     /* '<S104>/Add' */\r\n  real32_T Sum1_j;                     /* '<S104>/Sum1' */\r\n  real32_T Product2;                   /* '<S104>/Product2' */\r\n  real32_T Add1_a;                     /* '<S104>/Add1' */\r\n  real32_T DataStoreRead1_g;           /* '<S104>/Data Store Read1' */\r\n  real32_T PProdOut;                   /* '<S215>/PProd Out' */\r\n  real32_T Integrator;                 /* '<S210>/Integrator' */\r\n  real32_T Sum_j;                      /* '<S219>/Sum' */\r\n  real32_T Saturation_g;               /* '<S217>/Saturation' */\r\n  real32_T PProdOut_k;                 /* '<S163>/PProd Out' */\r\n  real32_T Integrator_i;               /* '<S158>/Integrator' */\r\n  real32_T Sum_c;                      /* '<S167>/Sum' */\r\n  real32_T Saturation_jy;              /* '<S165>/Saturation' */\r\n  real32_T Switch_p;                   /* '<S111>/Switch' */\r\n  real32_T Product_lw;                 /* '<S111>/Product' */\r\n  real32_T Product_lr;                 /* '<S112>/Product' */\r\n  real32_T Product1_n;                 /* '<S112>/Product1' */\r\n  real32_T Sum1_e;                     /* '<S112>/Sum1' */\r\n  real32_T Merge_b[2];                 /* '<S106>/Merge' */\r\n  real32_T DataStoreRead2_n;           /* '<S104>/Data Store Read2' */\r\n  real32_T DeadZone;                   /* '<S150>/DeadZone' */\r\n  real32_T Product_oa;                 /* '<S104>/Product' */\r\n  real32_T IProdOut;                   /* '<S155>/IProd Out' */\r\n  real32_T Switch_i;                   /* '<S148>/Switch' */\r\n  real32_T DeadZone_p;                 /* '<S202>/DeadZone' */\r\n  real32_T IProdOut_c;                 /* '<S207>/IProd Out' */\r\n  real32_T Switch_o;                   /* '<S200>/Switch' */\r\n  real32_T Product_l5[2];              /* '<S113>/Product' */\r\n  real32_T SquareRoot;                 /* '<S113>/Square Root' */\r\n  real32_T Switch_a;                   /* '<S113>/Switch' */\r\n  real32_T Switch_b[2];                /* '<S110>/Switch' */\r\n  real32_T Switch2;                    /* '<S120>/Switch2' */\r\n  real32_T Product_cx;                 /* '<S119>/Product' */\r\n  real32_T Sum_g;                      /* '<S119>/Sum' */\r\n  real32_T Product2_l;                 /* '<S119>/Product2' */\r\n  real32_T Merge_d;                    /* '<S119>/Merge' */\r\n  real32_T Gain_d3;                    /* '<S119>/Gain' */\r\n  real32_T Switch_f;                   /* '<S120>/Switch' */\r\n  real32_T Switch1_p;                  /* '<S121>/Switch1' */\r\n  real32_T Sqrt;                       /* '<S121>/Sqrt' */\r\n  real32_T Gain_c;                     /* '<S121>/Gain' */\r\n  real32_T Eps;                        /* '<S86>/Ramp Generator' */\r\n  real32_T DataStoreRead4_n;           /* '<S81>/Data Store Read4' */\r\n  real32_T rpm2freq01xspeed_rated;     /* '<S81>/rpm2freq (0.1xspeed_rated)' */\r\n  real32_T DataStoreRead2_j;           /* '<S81>/Data Store Read2' */\r\n  real32_T Product1_k;                 /* '<S81>/Product1' */\r\n  real32_T Product_fr;                 /* '<S81>/Product' */\r\n  real32_T Frequency;                  /* '<S81>/Abs' */\r\n  real32_T Vbyf;                       /* '<S87>/V-by-f' */\r\n  real32_T DataStoreRead3_b;           /* '<S87>/Data Store Read3' */\r\n  real32_T DataStoreRead4_a;           /* '<S87>/Data Store Read4' */\r\n  real32_T Product2_k;                 /* '<S87>/Product2' */\r\n  real32_T Divide_o;                   /* '<S87>/Divide' */\r\n  real32_T Correction_Factor_sinePWM;  /* '<S81>/Correction_Factor_sinePWM' */\r\n  real32_T Amplitude;                  /* '<S81>/Saturation1' */\r\n  real32_T UnaryMinus;                 /* '<S82>/Unary Minus' */\r\n  real32_T position_increment;         /* '<S81>/position_increment' */\r\n  real32_T scaleIn;                    /* '<S85>/scaleIn' */\r\n  real32_T UnitDelay_gn;               /* '<S85>/Unit Delay' */\r\n  real32_T scaleOut;                   /* '<S85>/scaleOut' */\r\n  real32_T Eps_h;                      /* '<S81>/Direction' */\r\n  real32_T convert_pu;                 /* '<S95>/convert_pu' */\r\n  real32_T Merge_h;                    /* '<S95>/Merge' */\r\n  real32_T indexing_kt;                /* '<S90>/indexing' */\r\n  real32_T Lookup_p[4];                /* '<S90>/Lookup' */\r\n  real32_T Sum3_bh;                    /* '<S94>/Sum3' */\r\n  real32_T DataTypeConversion1_g;      /* '<S90>/Data Type Conversion1' */\r\n  real32_T Sum2_g;                     /* '<S90>/Sum2' */\r\n  real32_T Product_cg;                 /* '<S94>/Product' */\r\n  real32_T Sum4_p;                     /* '<S94>/Sum4' */\r\n  real32_T Sum5_l;                     /* '<S94>/Sum5' */\r\n  real32_T Product1_kj;                /* '<S94>/Product1' */\r\n  real32_T Sum6_b;                     /* '<S94>/Sum6' */\r\n  real32_T Ka;                         /* '<S91>/Ka' */\r\n  real32_T one_by_two_g;               /* '<S91>/one_by_two' */\r\n  real32_T sqrt3_by_two_e;             /* '<S91>/sqrt3_by_two' */\r\n  real32_T add_b_d;                    /* '<S91>/add_b' */\r\n  real32_T Kb;                         /* '<S91>/Kb' */\r\n  real32_T add_c_f;                    /* '<S91>/add_c' */\r\n  real32_T Kc;                         /* '<S91>/Kc' */\r\n  real32_T Kalpha;                     /* '<S99>/Kalpha' */\r\n  real32_T Kbeta;                      /* '<S99>/Kbeta' */\r\n  real32_T Divide_j;                   /* '<S86>/Divide' */\r\n  real32_T Sample_Time;                /* '<S86>/Sample_Time' */\r\n  real32_T Sum_kc;                     /* '<S81>/Sum' */\r\n  real32_T Gain_o[2];                  /* '<S18>/Gain' */\r\n  int32_T DataTypeConversion2_a;       /* '<S17>/Data Type Conversion2' */\r\n  int32_T DataTypeConversion3;         /* '<S17>/Data Type Conversion3' */\r\n  int32_T DataTypeConversion_o[2];     /* '<S17>/Data Type Conversion' */\r\n  int32_T Add_b[2];                    /* '<S17>/Add' */\r\n  int32_T SpeedCount;                  /* '<S50>/SpeedCount' */\r\n  uint16_T UARTUSARTRead_o2;           /* '<S320>/UART//USART Read' */\r\n  uint16_T DataTypeConversion1_p;      /* '<S18>/Data Type Conversion1' */\r\n  uint16_T DataTypeConversion_bv;      /* '<S252>/Data Type Conversion' */\r\n  uint16_T Get_Integer;                /* '<S62>/Get_Integer' */\r\n  uint16_T Switch_fl;                  /* '<S8>/Switch' */\r\n  uint16_T Output;                     /* '<S302>/Output' */\r\n  uint16_T FixPtSum1;                  /* '<S307>/FixPt Sum1' */\r\n  uint16_T FixPtSwitch;                /* '<S308>/FixPt Switch' */\r\n  uint16_T DataTypeConversion_n;       /* '<S282>/Data Type Conversion' */\r\n  uint16_T DataTypeConversion_a[3];    /* '<S273>/Data Type Conversion' */\r\n  uint16_T AnalogtoDigitalConverter[3];\r\n                                      /* '<S271>/Analog to Digital Converter' */\r\n  uint16_T DataTypeConversion_e;       /* '<S237>/Data Type Conversion' */\r\n  uint16_T DataTypeConversion_nx;      /* '<S247>/Data Type Conversion' */\r\n  uint16_T Get_Integer_b;              /* '<S243>/Get_Integer' */\r\n  uint16_T Get_Integer_f;              /* '<S233>/Get_Integer' */\r\n  uint16_T Switch1_cp;                 /* '<S111>/Switch1' */\r\n  uint16_T DataTypeConversion_l;       /* '<S109>/Data Type Conversion' */\r\n  uint16_T DataTypeConversion_k;       /* '<S119>/Data Type Conversion' */\r\n  uint16_T DataTypeConversion_no;      /* '<S95>/Data Type Conversion' */\r\n  uint16_T Get_Integer_g;              /* '<S90>/Get_Integer' */\r\n  uint16_T AnalogtoDigitalConverter_c[3];\r\n                                      /* '<S311>/Analog to Digital Converter' */\r\n  int16_T WhileIterator;               /* '<S306>/While Iterator' */\r\n  int8_T Switch1_j;                    /* '<S148>/Switch1' */\r\n  int8_T Switch2_n;                    /* '<S148>/Switch2' */\r\n  int8_T Switch1_n;                    /* '<S200>/Switch1' */\r\n  int8_T Switch2_j;                    /* '<S200>/Switch2' */\r\n  boolean_T Compare;                   /* '<S342>/Compare' */\r\n  boolean_T UnitDelay_m;               /* '<S4>/Unit Delay' */\r\n  boolean_T NOT;                       /* '<S4>/NOT' */\r\n  boolean_T RelationalOperator;        /* '<S347>/Relational Operator' */\r\n  boolean_T Compare_h;                 /* '<S80>/Compare' */\r\n  boolean_T NOT_g;                     /* '<S59>/NOT' */\r\n  boolean_T UnitDelay_i;               /* '<S59>/Unit Delay' */\r\n  boolean_T Compare_g;                 /* '<S32>/Compare' */\r\n  boolean_T NOT_h;                     /* '<S23>/NOT' */\r\n  boolean_T Compare_j;                 /* '<S253>/Compare' */\r\n  boolean_T DataStoreRead1_jd;         /* '<S19>/Data Store Read1' */\r\n  boolean_T DataStoreRead2_c;          /* '<S19>/Data Store Read2' */\r\n  boolean_T Compare_c;                 /* '<S280>/Compare' */\r\n  boolean_T Compare_e;                 /* '<S103>/Compare' */\r\n  boolean_T NOT_p;                     /* '<S60>/NOT' */\r\n  boolean_T OR;                        /* '<S19>/OR' */\r\n  boolean_T Equal;                     /* '<S286>/Equal' */\r\n  boolean_T UnitDelay_g2;              /* '<S301>/Unit Delay' */\r\n  boolean_T NOT_j;                     /* '<S301>/NOT' */\r\n  boolean_T Compare_cl;                /* '<S283>/Compare' */\r\n  boolean_T NOT_o;                     /* '<S232>/NOT' */\r\n  boolean_T Compare_k;                 /* '<S238>/Compare' */\r\n  boolean_T NOT_f;                     /* '<S242>/NOT' */\r\n  boolean_T Compare_k5;                /* '<S248>/Compare' */\r\n  boolean_T DataStoreRead3_d;          /* '<S104>/Data Store Read3' */\r\n  boolean_T AND;                       /* '<S104>/AND' */\r\n  boolean_T NOT_fd;                    /* '<S104>/NOT' */\r\n  boolean_T RelationalOperator_k;      /* '<S148>/Relational Operator' */\r\n  boolean_T fixforDTpropagationissue;/* '<S148>/fix for DT propagation issue' */\r\n  boolean_T fixforDTpropagationissue1;\r\n                                    /* '<S148>/fix for DT propagation issue1' */\r\n  boolean_T Equal1;                    /* '<S148>/Equal1' */\r\n  boolean_T AND3;                      /* '<S148>/AND3' */\r\n  boolean_T RelationalOperator_c;      /* '<S200>/Relational Operator' */\r\n  boolean_T fixforDTpropagationissue_o;\r\n                                     /* '<S200>/fix for DT propagation issue' */\r\n  boolean_T fixforDTpropagationissue1_d;\r\n                                    /* '<S200>/fix for DT propagation issue1' */\r\n  boolean_T Equal1_g;                  /* '<S200>/Equal1' */\r\n  boolean_T AND3_i;                    /* '<S200>/AND3' */\r\n  boolean_T RelationalOperator_o;      /* '<S109>/Relational Operator' */\r\n  boolean_T Compare_f;                 /* '<S115>/Compare' */\r\n  boolean_T Compare_p;                 /* '<S116>/Compare' */\r\n  boolean_T LowerRelop1;               /* '<S120>/LowerRelop1' */\r\n  boolean_T RelationalOperator_e;      /* '<S119>/Relational Operator' */\r\n  boolean_T UpperRelop;                /* '<S120>/UpperRelop' */\r\n  boolean_T NOT_fm;                    /* '<S86>/NOT' */\r\n  boolean_T Compare_i;                 /* '<S84>/Compare' */\r\n  boolean_T AND_j;                     /* '<S81>/AND' */\r\n  boolean_T NOT_d;                     /* '<S85>/NOT' */\r\n  boolean_T Compare_ek;                /* '<S96>/Compare' */\r\n  rtB_IfActionSubsystem1_nucleo_g IfActionSubsystem1;/* '<S252>/If Action Subsystem1' */\r\n  rtB_IfActionSubsystem_nucleo_g4 IfActionSubsystem;/* '<S252>/If Action Subsystem' */\r\n  rtB_IfActionSubsystem1_nucleo_g IfActionSubsystem1_a;/* '<S247>/If Action Subsystem1' */\r\n  rtB_IfActionSubsystem_nucleo_g4 IfActionSubsystem_h;/* '<S247>/If Action Subsystem' */\r\n  rtB_Accumulate_nucleo_g431re_ih Accumulate_k;/* '<S242>/Accumulate' */\r\n  rtB_IfActionSubsystem1_nucleo_g IfActionSubsystem1_b;/* '<S237>/If Action Subsystem1' */\r\n  rtB_IfActionSubsystem_nucleo_g4 IfActionSubsystem_d;/* '<S237>/If Action Subsystem' */\r\n  rtB_Accumulate_nucleo_g431re_ih Accumulate_f;/* '<S232>/Accumulate' */\r\n  rtB_Accumulate_nucleo_g431re_ih Accumulate;/* '<S85>/Accumulate' */\r\n  rtB_TwophaseCRLwrap_nucleo_g431 TwophaseCRLwrap_o;/* '<S99>/Two phase CRL wrap' */\r\n  rtB_IfActionSubsystem1_nucleo_g IfActionSubsystem1_g;/* '<S95>/If Action Subsystem1' */\r\n  rtB_IfActionSubsystem_nucleo_g4 IfActionSubsystem_b;/* '<S95>/If Action Subsystem' */\r\n  rtB_TwoinputsCRL_nucleo_g431r_d TwoinputsCRL_ou;/* '<S89>/Two inputs CRL' */\r\n  rtB_TwoinputsCRL_nucleo_g431r_d TwoinputsCRL_j;/* '<S77>/Two inputs CRL' */\r\n  rtB_TwoinputsCRL_nucleo_g431re_ TwoinputsCRL_o;/* '<S72>/Two inputs CRL' */\r\n  rtB_TwophaseCRLwrap_nucleo_g431 TwophaseCRLwrap_k;/* '<S73>/Two phase CRL wrap' */\r\n  rtB_TwoinputsCRL_nucleo_g431re_ TwoinputsCRL;/* '<S65>/Two inputs CRL' */\r\n  rtB_TwophaseCRLwrap_nucleo_g431 TwophaseCRLwrap;/* '<S67>/Two phase CRL wrap' */\r\n  rtB_atan2_nucleo_g431re_ihm07m1 atan2_e;/* '<S34>/atan2' */\r\n  rtB_atan2_nucleo_g431re_ihm07m1 atan2_n;/* '<S33>/atan2' */\r\n} BlockIO_nucleo_g431re_ihm07m1;\r\n\r\n/* Block states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  stm32cube_blocks_AnalogInput_nu obj;/* '<S271>/Analog to Digital Converter' */\r\n  stm32cube_blocks_AnalogInput_nu obj_h;\r\n                                      /* '<S311>/Analog to Digital Converter' */\r\n  stm32cube_blocks_PWMOutput_nucl obj_a;/* '<S319>/PWM Output' */\r\n  stm32cube_blocks_PWMOutput_nucl obj_f;/* '<S275>/PWM Output' */\r\n  stm32cube_blocks_UARTWrite_nucl obj_o;/* '<S306>/UART//USART Write' */\r\n  stm32cube_blocks_UARTRead_nucle obj_e;/* '<S320>/UART//USART Read' */\r\n  real32_T UnitDelay_DSTATE;           /* '<S13>/Unit Delay' */\r\n  real32_T UnitDelay3_DSTATE;          /* '<S13>/Unit Delay3' */\r\n  real32_T UnitDelay3_DSTATE_i;        /* '<S19>/Unit Delay3' */\r\n  real32_T UnitDelay4_DSTATE;          /* '<S19>/Unit Delay4' */\r\n  real32_T UnitDelay9_DSTATE;          /* '<S13>/Unit Delay9' */\r\n  real32_T UnitDelay_DSTATE_a[2];      /* '<S27>/Unit Delay' */\r\n  real32_T UnitDelay1_DSTATE;          /* '<S19>/Unit Delay1' */\r\n  real32_T UnitDelay2_DSTATE;          /* '<S19>/Unit Delay2' */\r\n  real32_T UnitDelay_DSTATE_d[2];      /* '<S31>/Unit Delay' */\r\n  real32_T Delay_DSTATE;               /* '<S37>/Delay' */\r\n  real32_T UnitDelay_DSTATE_m;         /* '<S48>/Unit Delay' */\r\n  real32_T Delay_DSTATE_h;             /* '<S36>/Delay' */\r\n  real32_T UnitDelay_DSTATE_b;         /* '<S43>/Unit Delay' */\r\n  real32_T UnitDelay2_DSTATE_m;        /* '<S13>/Unit Delay2' */\r\n  real32_T UnitDelay_DSTATE_i;         /* '<S1>/Unit Delay' */\r\n  real32_T UnitDelay_DSTATE_f;         /* '<S268>/Unit Delay' */\r\n  real32_T UnitDelay1_DSTATE_m;        /* '<S13>/Unit Delay1' */\r\n  real32_T UnitDelay_DSTATE_c;         /* '<S54>/Unit Delay' */\r\n  real32_T UnitDelay8_DSTATE;          /* '<S279>/Unit Delay8' */\r\n  real32_T UnitDelay4_DSTATE_n;        /* '<S13>/Unit Delay4' */\r\n  real32_T UnitDelay_DSTATE_e;         /* '<S286>/Unit Delay' */\r\n  real32_T UnitDelay_DSTATE_o;         /* '<S232>/Unit Delay' */\r\n  real32_T UnitDelay_DSTATE_j;         /* '<S242>/Unit Delay' */\r\n  real32_T Integrator_DSTATE;          /* '<S210>/Integrator' */\r\n  real32_T Integrator_DSTATE_c;        /* '<S158>/Integrator' */\r\n  real32_T RampGenerator_DSTATE;       /* '<S86>/Ramp Generator' */\r\n  real32_T UnitDelay_DSTATE_ba;        /* '<S85>/Unit Delay' */\r\n  uint32_T UnitDelay_DSTATE_n;         /* '<S347>/Unit Delay' */\r\n  uint32_T Delay_DSTATE_o[800];        /* '<S50>/Delay' */\r\n  real32_T V_rated;                    /* '<Root>/Data Store Memory10' */\r\n  real32_T speed_rated;                /* '<Root>/Data Store Memory11' */\r\n  real32_T pole_pairs;                 /* '<Root>/Data Store Memory12' */\r\n  real32_T RsMeasTestTime;             /* '<Root>/Data Store Memory13' */\r\n  real32_T selSig2;                    /* '<Root>/Data Store Memory14' */\r\n  real32_T selSig1;                    /* '<Root>/Data Store Memory15' */\r\n  real32_T sigma;                      /* '<Root>/Data Store Memory18' */\r\n  real32_T R_board;                    /* '<Root>/Data Store Memory20' */\r\n  real32_T inverter_V_max;             /* '<Root>/Data Store Memory28' */\r\n  real32_T Vd_ref_OL;                  /* '<Root>/Data Store Memory31' */\r\n  real32_T freq_low;                   /* '<Root>/Data Store Memory32' */\r\n  real32_T freq_high;                  /* '<Root>/Data Store Memory33' */\r\n  real32_T freq_step;                  /* '<Root>/Data Store Memory34' */\r\n  real32_T Vd_dc;                      /* '<Root>/Data Store Memory35' */\r\n  real32_T Vdq_amp;                    /* '<Root>/Data Store Memory36' */\r\n  real32_T Iq_ref_CL;                  /* '<Root>/Data Store Memory37' */\r\n  real32_T under_voltage_limit;        /* '<Root>/Data Store Memory38' */\r\n  real32_T over_current_limit;         /* '<Root>/Data Store Memory39' */\r\n  real32_T inertia_end_speed;          /* '<Root>/Data Store Memory41' */\r\n  real32_T testEnableFromHost;         /* '<Root>/Data Store Memory7' */\r\n  real32_T currentPU_RWV;              /* '<Root>/Data Store Memory8' */\r\n  real32_T I_rated;                    /* '<Root>/Data Store Memory9' */\r\n  real32_T Rs;                         /* '<Root>/Data Store Memory' */\r\n  real32_T Ld;                         /* '<Root>/Data Store Memory16' */\r\n  real32_T Lq;                         /* '<Root>/Data Store Memory17' */\r\n  real32_T Bemf;                       /* '<Root>/Data Store Memory19' */\r\n  real32_T J;                          /* '<Root>/Data Store Memory21' */\r\n  real32_T B;                          /* '<Root>/Data Store Memory22' */\r\n  real32_T Kp_i;                       /* '<Root>/Data Store Memory23' */\r\n  real32_T Ki_i;                       /* '<Root>/Data Store Memory24' */\r\n  real32_T errorID;                    /* '<Root>/Data Store Memory25' */\r\n  real32_T PhaseDiffValid;             /* '<Root>/Data Store Memory40' */\r\n  real32_T Ia_avg_cal;                 /* '<Root>/Data Store Memory5' */\r\n  real32_T Ib_avg_cal;                 /* '<Root>/Data Store Memory6' */\r\n  real32_T flag;                       /* '<S13>/MATLAB Function' */\r\n  real32_T errorID_m;                  /* '<S13>/MATLAB Function' */\r\n  real32_T estParIdx;                  /* '<S13>/MATLAB Function' */\r\n  real32_T phaseDiffRad;               /* '<S13>/MATLAB Function' */\r\n  real32_T PhaseDiffValidityLd;        /* '<S13>/MATLAB Function' */\r\n  real32_T PhaseDiffValidityLq;        /* '<S13>/MATLAB Function' */\r\n  real32_T flagNextVal;                /* '<S13>/MATLAB Function' */\r\n  real32_T delay;                      /* '<S13>/MATLAB Function' */\r\n  real32_T estimatedParameter;         /* '<S13>/MATLAB Function' */\r\n  real32_T voltagePU_RWV;              /* '<S13>/MATLAB Function' */\r\n  real32_T Kp_i_d;                     /* '<S13>/MATLAB Function' */\r\n  real32_T Ki_i_d;                     /* '<S13>/MATLAB Function' */\r\n  real32_T PhaseDiffVal;               /* '<S13>/MATLAB Function' */\r\n  real32_T testNum;                    /* '<S13>/MATLAB Function' */\r\n  real32_T testEnable;                 /* '<S13>/MATLAB Function' */\r\n  real32_T injFreq;                    /* '<S13>/MATLAB Function' */\r\n  real32_T lambda;                     /* '<S13>/MATLAB Function' */\r\n  real32_T speed_radPerSec;            /* '<S13>/MATLAB Function' */\r\n  real32_T estL;                       /* '<S13>/MATLAB Function' */\r\n  real32_T numWaves;                   /* '<S13>/MATLAB Function' */\r\n  real32_T refSignal;                  /* '<S13>/MATLAB Function' */\r\n  real32_T refSignal1;                 /* '<S13>/MATLAB Function' */\r\n  real32_T savedTimeInstance;          /* '<S13>/MATLAB Function' */\r\n  real32_T timeInstance1;              /* '<S13>/MATLAB Function' */\r\n  real32_T samplesPerHalfCycle;        /* '<S13>/MATLAB Function' */\r\n  real32_T sinIdx;                     /* '<S13>/MATLAB Function' */\r\n  real32_T count1;                     /* '<S13>/MATLAB Function' */\r\n  real32_T count2;                     /* '<S13>/MATLAB Function' */\r\n  real32_T count3;                     /* '<S13>/MATLAB Function' */\r\n  real32_T arraySine[1000];            /* '<S13>/MATLAB Function' */\r\n  real32_T max;                        /* '<S13>/MATLAB Function' */\r\n  real32_T min;                        /* '<S13>/MATLAB Function' */\r\n  real32_T Sig1;                       /* '<S13>/MATLAB Function' */\r\n  real32_T Sig2;                       /* '<S13>/MATLAB Function' */\r\n  real32_T Sig1Prev;                   /* '<S13>/MATLAB Function' */\r\n  real32_T Sig2Prev;                   /* '<S13>/MATLAB Function' */\r\n  real32_T Sig1Mean;                   /* '<S13>/MATLAB Function' */\r\n  real32_T Sig2Mean;                   /* '<S13>/MATLAB Function' */\r\n  real32_T Sig3Mean;                   /* '<S13>/MATLAB Function' */\r\n  real32_T Sig4Mean;                   /* '<S13>/MATLAB Function' */\r\n  real32_T Sig5Mean;                   /* '<S13>/MATLAB Function' */\r\n  int32_T Add_DWORK1[2];               /* '<S17>/Add' */\r\n  int32_T SpeedCount_DWORK1;           /* '<S50>/SpeedCount' */\r\n  uint32_T Sum_DWORK1[4];              /* '<S62>/Sum' */\r\n  uint32_T CircBufIdx;                 /* '<S50>/Delay' */\r\n  uint32_T Add_DWORK1_l;               /* '<S306>/Add' */\r\n  stm32cube_blocks_DigitalPortWri obj_k;/* '<S316>/Digital Port Write' */\r\n  stm32cube_blocks_DigitalPortWri obj_g;/* '<S265>/Digital Port Write' */\r\n  uint16_T Output_DSTATE;              /* '<S302>/Output' */\r\n  boolean_T UnitDelay_DSTATE_h;        /* '<S4>/Unit Delay' */\r\n  boolean_T UnitDelay_DSTATE_g;        /* '<S59>/Unit Delay' */\r\n  boolean_T UnitDelay_DSTATE_oq;       /* '<S301>/Unit Delay' */\r\n  int8_T Integrator_PrevResetState;    /* '<S210>/Integrator' */\r\n  int8_T Integrator_PrevResetState_k;  /* '<S158>/Integrator' */\r\n  uint8_T Integrator_IC_LOADING;       /* '<S210>/Integrator' */\r\n  uint8_T Integrator_IC_LOADING_g;     /* '<S158>/Integrator' */\r\n  boolean_T EnClosedLoop;              /* '<Root>/Data Store Memory29' */\r\n  boolean_T disableOL;                 /* '<Root>/Data Store Memory30' */\r\n  boolean_T objisempty;                /* '<S320>/UART//USART Read' */\r\n  boolean_T objisempty_o;              /* '<S319>/PWM Output' */\r\n  boolean_T objisempty_c;              /* '<S316>/Digital Port Write' */\r\n  boolean_T objisempty_a;              /* '<S306>/UART//USART Write' */\r\n  boolean_T voltagePU_RWV_not_empty;   /* '<S13>/MATLAB Function' */\r\n  boolean_T objisempty_h;              /* '<S275>/PWM Output' */\r\n  boolean_T objisempty_e;             /* '<S271>/Analog to Digital Converter' */\r\n  boolean_T objisempty_m;              /* '<S265>/Digital Port Write' */\r\n  boolean_T objisempty_m0;            /* '<S311>/Analog to Digital Converter' */\r\n  boolean_T OpenLoopStartUp_MODE;      /* '<S59>/Open Loop Start-Up' */\r\n  rtDW_Accumulate_nucleo_g431re_i Accumulate_k;/* '<S242>/Accumulate' */\r\n  rtDW_Accumulate_nucleo_g431re_i Accumulate_f;/* '<S232>/Accumulate' */\r\n  rtDW_Accumulate_nucleo_g431re_i Accumulate;/* '<S85>/Accumulate' */\r\n} D_Work_nucleo_g431re_ihm07m1;\r\n\r\n/* Zero-crossing (trigger) state */\r\ntypedef struct {\r\n  ZCSigState Delay_Reset_ZCE;          /* '<S37>/Delay' */\r\n  ZCSigState Delay_Reset_ZCE_l;        /* '<S36>/Delay' */\r\n  ZCSigState SaveToMemory_Trig_ZCE;    /* '<S15>/SaveToMemory' */\r\n  ZCSigState TriggeredSubsystem_Trig_ZCE;/* '<S13>/Triggered Subsystem' */\r\n} PrevZCSigStates_nucleo_g431re_i;\r\n\r\n/* Constant parameters (default storage) */\r\ntypedef struct {\r\n  /* Pooled Parameter (Expression: )\r\n   * Referenced by:\r\n   *   '<S62>/sine_table_values'\r\n   *   '<S90>/sine_table_values'\r\n   *   '<S233>/sine_table_values'\r\n   *   '<S243>/sine_table_values'\r\n   */\r\n  real32_T pooled12[1002];\r\n} ConstParam_nucleo_g431re_ihm07m;\r\n\r\n/* Real-time Model Data Structure */\r\nstruct tag_RTM_nucleo_g431re_ihm07m1 {\r\n  const char_T * volatile errorStatus;\r\n\r\n  /*\r\n   * Timing:\r\n   * The following substructure contains information regarding\r\n   * the timing information for the model.\r\n   */\r\n  struct {\r\n    struct {\r\n      uint16_T TID[3];\r\n    } TaskCounters;\r\n  } Timing;\r\n};\r\n\r\n/* Block signals (default storage) */\r\nextern BlockIO_nucleo_g431re_ihm07m1 nucleo_g431re_ihm07m1_B;\r\n\r\n/* Block states (default storage) */\r\nextern D_Work_nucleo_g431re_ihm07m1 nucleo_g431re_ihm07m1_DWork;\r\n\r\n/* Zero-crossing (trigger) state */\r\nextern PrevZCSigStates_nucleo_g431re_i nucleo_g431re_ih_PrevZCSigState;\r\n\r\n/* Constant parameters (default storage) */\r\nextern const ConstParam_nucleo_g431re_ihm07m nucleo_g431re_ihm07m1_ConstP;\r\n\r\n/* External function called from main */\r\nextern void nucleo_g431re_ihm07m1_SetEventsForThisBaseStep(boolean_T *eventFlags);\r\n\r\n/* Model entry point functions */\r\nextern void nucleo_g431re_ihm07m1_initialize(void);\r\nextern void nucleo_g431re_ihm07m1_step0(void);\r\nextern void nucleo_g431re_ihm07m1_step1(void);\r\nextern void nucleo_g431re_ihm07m1_step2(void);\r\nextern void nucleo_g431re_ihm07m1_terminate(void);\r\n\r\n/* Real-time Model object */\r\nextern RT_MODEL_nucleo_g431re_ihm07m1 *const nucleo_g431re_ihm07m1_M;\r\nextern volatile boolean_T stopRequested;\r\nextern volatile boolean_T runModel;\r\n\r\n#ifdef __cpluscplus\r\n\r\nextern \"C\"\r\n{\r\n\r\n#endif\r\n\r\n  void ADC1_2_IRQHandler(void);\r\n  void nucleo_g431re_ihm07m1_configure_interrupts (void);\r\n  void nucleo_g431re_ihm07m1_unconfigure_interrupts (void);\r\n\r\n#ifdef __cpluscplus\r\n\r\n}\r\n\r\n#endif\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Use the MATLAB hilite_system command to trace the generated code back\r\n * to the model.  For example,\r\n *\r\n * hilite_system('<S3>')    - opens system 3\r\n * hilite_system('<S3>/Kp') - opens and selects block Kp which resides in S3\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'nucleo_g431re_ihm07m1'\r\n * '<S1>'   : 'nucleo_g431re_ihm07m1/Alogrithm'\r\n * '<S2>'   : 'nucleo_g431re_ihm07m1/Function-Call Subsystem'\r\n * '<S3>'   : 'nucleo_g431re_ihm07m1/Hardware Interrupt'\r\n * '<S4>'   : 'nucleo_g431re_ihm07m1/Heartbeat'\r\n * '<S5>'   : 'nucleo_g431re_ihm07m1/Initialize Function'\r\n * '<S6>'   : 'nucleo_g431re_ihm07m1/SerialReceive'\r\n * '<S7>'   : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm'\r\n * '<S8>'   : 'nucleo_g431re_ihm07m1/Alogrithm/EnableMosfets'\r\n * '<S9>'   : 'nucleo_g431re_ihm07m1/Alogrithm/IIR Filter'\r\n * '<S10>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Inputs'\r\n * '<S11>'  : 'nucleo_g431re_ihm07m1/Alogrithm/MuxAllSignals'\r\n * '<S12>'  : 'nucleo_g431re_ihm07m1/Alogrithm/PWM_HW'\r\n * '<S13>'  : 'nucleo_g431re_ihm07m1/Alogrithm/ParameterEstimationTests'\r\n * '<S14>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Reference signal  conditioning'\r\n * '<S15>'  : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send'\r\n * '<S16>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Signal Selection'\r\n * '<S17>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/CurrentScaling1'\r\n * '<S18>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer'\r\n * '<S19>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors'\r\n * '<S20>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Voltage Scaling'\r\n * '<S21>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal'\r\n * '<S22>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal1'\r\n * '<S23>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver'\r\n * '<S24>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal/IIR Filter'\r\n * '<S25>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal/IIR Filter/IIR Filter'\r\n * '<S26>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal/IIR Filter/IIR Filter/Low-pass'\r\n * '<S27>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal/IIR Filter/IIR Filter/Low-pass/IIR Low Pass Filter'\r\n * '<S28>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal1/IIR Filter'\r\n * '<S29>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal1/IIR Filter/IIR Filter'\r\n * '<S30>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal1/IIR Filter/IIR Filter/Low-pass'\r\n * '<S31>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/DC component removal1/IIR Filter/IIR Filter/Low-pass/IIR Low Pass Filter'\r\n * '<S32>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/Compare To Constant'\r\n * '<S33>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem'\r\n * '<S34>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/SpeedMeasurementSubsystem'\r\n * '<S35>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/atan2'\r\n * '<S36>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiAlpha'\r\n * '<S37>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiBeta'\r\n * '<S38>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/atan2/Per Unit'\r\n * '<S39>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiAlpha/IIR Filter3'\r\n * '<S40>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiAlpha/Scaling'\r\n * '<S41>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiAlpha/IIR Filter3/IIR Filter'\r\n * '<S42>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiAlpha/IIR Filter3/IIR Filter/Low-pass'\r\n * '<S43>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiAlpha/IIR Filter3/IIR Filter/Low-pass/IIR Low Pass Filter'\r\n * '<S44>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiBeta/IIR Filter'\r\n * '<S45>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiBeta/Scaling'\r\n * '<S46>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiBeta/IIR Filter/IIR Filter'\r\n * '<S47>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiBeta/IIR Filter/IIR Filter/Low-pass'\r\n * '<S48>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/FluxObserverSubsystem/psiBeta/IIR Filter/IIR Filter/Low-pass/IIR Low Pass Filter'\r\n * '<S49>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/SpeedMeasurementSubsystem/IIR Filter'\r\n * '<S50>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/SpeedMeasurementSubsystem/Speed_measurement'\r\n * '<S51>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/SpeedMeasurementSubsystem/atan2'\r\n * '<S52>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/SpeedMeasurementSubsystem/IIR Filter/IIR Filter'\r\n * '<S53>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/SpeedMeasurementSubsystem/IIR Filter/IIR Filter/Low-pass'\r\n * '<S54>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/SpeedMeasurementSubsystem/IIR Filter/IIR Filter/Low-pass/IIR Low Pass Filter'\r\n * '<S55>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Flux Observer/FluxObvserver/SpeedMeasurementSubsystem/atan2/Per Unit'\r\n * '<S56>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark'\r\n * '<S57>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark '\r\n * '<S58>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Inverse Park Transform'\r\n * '<S59>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up'\r\n * '<S60>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop'\r\n * '<S61>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/SendSignalOverSerial'\r\n * '<S62>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Sine-Cosine Lookup'\r\n * '<S63>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Space Vector Generator1'\r\n * '<S64>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark/Clarke Transform'\r\n * '<S65>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark/Park Transform'\r\n * '<S66>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark/Pole_Voltage to Phase_Voltage'\r\n * '<S67>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark/Clarke Transform/Two phase input'\r\n * '<S68>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark/Clarke Transform/Two phase input/Two phase CRL wrap'\r\n * '<S69>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark/Park Transform/Two inputs CRL'\r\n * '<S70>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark/Park Transform/Two inputs CRL/Switch_Axis'\r\n * '<S71>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark /Clarke Transform'\r\n * '<S72>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark /Park Transform'\r\n * '<S73>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark /Clarke Transform/Two phase input'\r\n * '<S74>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark /Clarke Transform/Two phase input/Two phase CRL wrap'\r\n * '<S75>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark /Park Transform/Two inputs CRL'\r\n * '<S76>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/ClarkePark /Park Transform/Two inputs CRL/Switch_Axis'\r\n * '<S77>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Inverse Park Transform/Inverse Park Transform'\r\n * '<S78>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Inverse Park Transform/Inverse Park Transform/Two inputs CRL'\r\n * '<S79>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Inverse Park Transform/Inverse Park Transform/Two inputs CRL/Switch_Axis'\r\n * '<S80>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Compare To Constant1'\r\n * '<S81>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up'\r\n * '<S82>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator'\r\n * '<S83>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/Clarke Transform'\r\n * '<S84>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/Compare To Constant'\r\n * '<S85>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/Position Generator'\r\n * '<S86>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/Ramp Generator'\r\n * '<S87>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/V-by-f'\r\n * '<S88>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Inverse Clarke Transform'\r\n * '<S89>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Inverse Park Transform'\r\n * '<S90>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Sine-Cosine Lookup'\r\n * '<S91>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Inverse Clarke Transform/Two phase input'\r\n * '<S92>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Inverse Park Transform/Two inputs CRL'\r\n * '<S93>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Inverse Park Transform/Two inputs CRL/Switch_Axis'\r\n * '<S94>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Sine-Cosine Lookup/Interpolation'\r\n * '<S95>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Sine-Cosine Lookup/WrapUp'\r\n * '<S96>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Sine-Cosine Lookup/WrapUp/Compare To Zero'\r\n * '<S97>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Sine-Cosine Lookup/WrapUp/If Action Subsystem'\r\n * '<S98>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/3-Phase Sine Voltage Generator/Sine-Cosine Lookup/WrapUp/If Action Subsystem1'\r\n * '<S99>'  : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/Clarke Transform/Two phase input'\r\n * '<S100>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/Clarke Transform/Two phase input/Two phase CRL wrap'\r\n * '<S101>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/Position Generator/Accumulate'\r\n * '<S102>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Open Loop Start-Up/Open Loop Start-Up/Position Generator/Accumulate/Subsystem'\r\n * '<S103>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Compare To Constant'\r\n * '<S104>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control'\r\n * '<S105>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop'\r\n * '<S106>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter'\r\n * '<S107>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset'\r\n * '<S108>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1'\r\n * '<S109>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D-Q Equivalence'\r\n * '<S110>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority'\r\n * '<S111>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/Inport//Dialog Selection'\r\n * '<S112>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/Magnitude_calc'\r\n * '<S113>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D-Q Equivalence/Limiter'\r\n * '<S114>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D-Q Equivalence/Passthrough'\r\n * '<S115>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority/Compare To Constant'\r\n * '<S116>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority/Compare To Constant1'\r\n * '<S117>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority/flipInputs'\r\n * '<S118>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority/flipInputs1'\r\n * '<S119>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority/limiter'\r\n * '<S120>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority/limiter/limitRef1'\r\n * '<S121>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority/limiter/limitRef2'\r\n * '<S122>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/DQ Limiter/D//Q Axis Priority/limiter/passThrough'\r\n * '<S123>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Anti-windup'\r\n * '<S124>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/D Gain'\r\n * '<S125>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/External Derivative'\r\n * '<S126>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Filter'\r\n * '<S127>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Filter ICs'\r\n * '<S128>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/I Gain'\r\n * '<S129>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Ideal P Gain'\r\n * '<S130>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Ideal P Gain Fdbk'\r\n * '<S131>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Integrator'\r\n * '<S132>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Integrator ICs'\r\n * '<S133>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/N Copy'\r\n * '<S134>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/N Gain'\r\n * '<S135>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/P Copy'\r\n * '<S136>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Parallel P Gain'\r\n * '<S137>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Reset Signal'\r\n * '<S138>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Saturation'\r\n * '<S139>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Saturation Fdbk'\r\n * '<S140>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Sum'\r\n * '<S141>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Sum Fdbk'\r\n * '<S142>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Tracking Mode'\r\n * '<S143>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Tracking Mode Sum'\r\n * '<S144>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Tsamp - Integral'\r\n * '<S145>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Tsamp - Ngain'\r\n * '<S146>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/postSat Signal'\r\n * '<S147>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/preSat Signal'\r\n * '<S148>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Anti-windup/Disc. Clamping Parallel'\r\n * '<S149>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Anti-windup/Disc. Clamping Parallel/Dead Zone'\r\n * '<S150>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Anti-windup/Disc. Clamping Parallel/Dead Zone/Enabled'\r\n * '<S151>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/D Gain/Disabled'\r\n * '<S152>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/External Derivative/Disabled'\r\n * '<S153>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Filter/Disabled'\r\n * '<S154>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Filter ICs/Disabled'\r\n * '<S155>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/I Gain/External Parameters'\r\n * '<S156>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Ideal P Gain/Passthrough'\r\n * '<S157>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Ideal P Gain Fdbk/Disabled'\r\n * '<S158>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Integrator/Discrete'\r\n * '<S159>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Integrator ICs/External IC'\r\n * '<S160>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/N Copy/Disabled wSignal Specification'\r\n * '<S161>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/N Gain/Disabled'\r\n * '<S162>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/P Copy/Disabled'\r\n * '<S163>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Parallel P Gain/External Parameters'\r\n * '<S164>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Reset Signal/External Reset'\r\n * '<S165>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Saturation/Enabled'\r\n * '<S166>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Saturation Fdbk/Disabled'\r\n * '<S167>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Sum/Sum_PI'\r\n * '<S168>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Sum Fdbk/Disabled'\r\n * '<S169>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Tracking Mode/Disabled'\r\n * '<S170>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Tracking Mode Sum/Passthrough'\r\n * '<S171>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Tsamp - Integral/TsSignalSpecification'\r\n * '<S172>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/Tsamp - Ngain/Passthrough'\r\n * '<S173>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/postSat Signal/Forward_Path'\r\n * '<S174>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset/preSat Signal/Forward_Path'\r\n * '<S175>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Anti-windup'\r\n * '<S176>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/D Gain'\r\n * '<S177>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/External Derivative'\r\n * '<S178>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Filter'\r\n * '<S179>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Filter ICs'\r\n * '<S180>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/I Gain'\r\n * '<S181>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Ideal P Gain'\r\n * '<S182>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Ideal P Gain Fdbk'\r\n * '<S183>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Integrator'\r\n * '<S184>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Integrator ICs'\r\n * '<S185>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/N Copy'\r\n * '<S186>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/N Gain'\r\n * '<S187>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/P Copy'\r\n * '<S188>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Parallel P Gain'\r\n * '<S189>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Reset Signal'\r\n * '<S190>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Saturation'\r\n * '<S191>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Saturation Fdbk'\r\n * '<S192>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Sum'\r\n * '<S193>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Sum Fdbk'\r\n * '<S194>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Tracking Mode'\r\n * '<S195>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Tracking Mode Sum'\r\n * '<S196>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Tsamp - Integral'\r\n * '<S197>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Tsamp - Ngain'\r\n * '<S198>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/postSat Signal'\r\n * '<S199>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/preSat Signal'\r\n * '<S200>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Anti-windup/Disc. Clamping Parallel'\r\n * '<S201>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Anti-windup/Disc. Clamping Parallel/Dead Zone'\r\n * '<S202>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Anti-windup/Disc. Clamping Parallel/Dead Zone/Enabled'\r\n * '<S203>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/D Gain/Disabled'\r\n * '<S204>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/External Derivative/Disabled'\r\n * '<S205>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Filter/Disabled'\r\n * '<S206>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Filter ICs/Disabled'\r\n * '<S207>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/I Gain/External Parameters'\r\n * '<S208>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Ideal P Gain/Passthrough'\r\n * '<S209>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Ideal P Gain Fdbk/Disabled'\r\n * '<S210>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Integrator/Discrete'\r\n * '<S211>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Integrator ICs/External IC'\r\n * '<S212>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/N Copy/Disabled wSignal Specification'\r\n * '<S213>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/N Gain/Disabled'\r\n * '<S214>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/P Copy/Disabled'\r\n * '<S215>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Parallel P Gain/External Parameters'\r\n * '<S216>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Reset Signal/External Reset'\r\n * '<S217>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Saturation/Enabled'\r\n * '<S218>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Saturation Fdbk/Disabled'\r\n * '<S219>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Sum/Sum_PI'\r\n * '<S220>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Sum Fdbk/Disabled'\r\n * '<S221>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Tracking Mode/Disabled'\r\n * '<S222>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Tracking Mode Sum/Passthrough'\r\n * '<S223>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Tsamp - Integral/TsSignalSpecification'\r\n * '<S224>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/Tsamp - Ngain/Passthrough'\r\n * '<S225>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/postSat Signal/Forward_Path'\r\n * '<S226>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/Control/Discrete PI Controller  with anti-windup & reset1/preSat Signal/Forward_Path'\r\n * '<S227>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/ADC_Calibration'\r\n * '<S228>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas'\r\n * '<S229>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/Rs_Measurement'\r\n * '<S230>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas'\r\n * '<S231>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2'\r\n * '<S232>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Position Generator'\r\n * '<S233>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Sine-Cosine Lookup'\r\n * '<S234>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Position Generator/Accumulate'\r\n * '<S235>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Position Generator/Accumulate/Subsystem'\r\n * '<S236>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Sine-Cosine Lookup/Interpolation'\r\n * '<S237>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Sine-Cosine Lookup/WrapUp'\r\n * '<S238>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Sine-Cosine Lookup/WrapUp/Compare To Zero'\r\n * '<S239>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Sine-Cosine Lookup/WrapUp/If Action Subsystem'\r\n * '<S240>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/BiasedSineWaveLdMeas/Sine2/Sine-Cosine Lookup/WrapUp/If Action Subsystem1'\r\n * '<S241>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3'\r\n * '<S242>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Position Generator'\r\n * '<S243>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Sine-Cosine Lookup'\r\n * '<S244>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Position Generator/Accumulate'\r\n * '<S245>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Position Generator/Accumulate/Subsystem'\r\n * '<S246>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Sine-Cosine Lookup/Interpolation'\r\n * '<S247>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Sine-Cosine Lookup/WrapUp'\r\n * '<S248>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Sine-Cosine Lookup/WrapUp/Compare To Zero'\r\n * '<S249>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Sine-Cosine Lookup/WrapUp/If Action Subsystem'\r\n * '<S250>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/OpenLoop_CloseLoop/OpenLoop/SineWaveLqMeas/Sine3/Sine-Cosine Lookup/WrapUp/If Action Subsystem1'\r\n * '<S251>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Sine-Cosine Lookup/Interpolation'\r\n * '<S252>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Sine-Cosine Lookup/WrapUp'\r\n * '<S253>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Sine-Cosine Lookup/WrapUp/Compare To Zero'\r\n * '<S254>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Sine-Cosine Lookup/WrapUp/If Action Subsystem'\r\n * '<S255>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Sine-Cosine Lookup/WrapUp/If Action Subsystem1'\r\n * '<S256>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Space Vector Generator1/Modulation method'\r\n * '<S257>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Space Vector Generator1/Voltage Input'\r\n * '<S258>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Space Vector Generator1/Modulation method/SVPWM'\r\n * '<S259>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Space Vector Generator1/Modulation method/SVPWM/Half(Vmin+Vmax)'\r\n * '<S260>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Space Vector Generator1/Voltage Input/Valphabeta'\r\n * '<S261>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Space Vector Generator1/Voltage Input/Valphabeta/Inverse Clarke Transform'\r\n * '<S262>' : 'nucleo_g431re_ihm07m1/Alogrithm/Control Algorithm/Generating Raw Space Vectors/Space Vector Generator1/Voltage Input/Valphabeta/Inverse Clarke Transform/Two phase input'\r\n * '<S263>' : 'nucleo_g431re_ihm07m1/Alogrithm/EnableMosfets/Digital Port Write'\r\n * '<S264>' : 'nucleo_g431re_ihm07m1/Alogrithm/EnableMosfets/Digital Port Write/ECSoC'\r\n * '<S265>' : 'nucleo_g431re_ihm07m1/Alogrithm/EnableMosfets/Digital Port Write/ECSoC/ECSimCodegen'\r\n * '<S266>' : 'nucleo_g431re_ihm07m1/Alogrithm/IIR Filter/IIR Filter'\r\n * '<S267>' : 'nucleo_g431re_ihm07m1/Alogrithm/IIR Filter/IIR Filter/Low-pass'\r\n * '<S268>' : 'nucleo_g431re_ihm07m1/Alogrithm/IIR Filter/IIR Filter/Low-pass/IIR Low Pass Filter'\r\n * '<S269>' : 'nucleo_g431re_ihm07m1/Alogrithm/Inputs/Analog to Digital Converter'\r\n * '<S270>' : 'nucleo_g431re_ihm07m1/Alogrithm/Inputs/Analog to Digital Converter/ECSoC'\r\n * '<S271>' : 'nucleo_g431re_ihm07m1/Alogrithm/Inputs/Analog to Digital Converter/ECSoC/ECSimCodegen'\r\n * '<S272>' : 'nucleo_g431re_ihm07m1/Alogrithm/PWM_HW/PWM Output'\r\n * '<S273>' : 'nucleo_g431re_ihm07m1/Alogrithm/PWM_HW/PWM scaling'\r\n * '<S274>' : 'nucleo_g431re_ihm07m1/Alogrithm/PWM_HW/PWM Output/ECSoC'\r\n * '<S275>' : 'nucleo_g431re_ihm07m1/Alogrithm/PWM_HW/PWM Output/ECSoC/ECSimCodegen'\r\n * '<S276>' : 'nucleo_g431re_ihm07m1/Alogrithm/ParameterEstimationTests/Algorithm Parameters'\r\n * '<S277>' : 'nucleo_g431re_ihm07m1/Alogrithm/ParameterEstimationTests/MATLAB Function'\r\n * '<S278>' : 'nucleo_g431re_ihm07m1/Alogrithm/ParameterEstimationTests/Triggered Subsystem'\r\n * '<S279>' : 'nucleo_g431re_ihm07m1/Alogrithm/ParameterEstimationTests/counter'\r\n * '<S280>' : 'nucleo_g431re_ihm07m1/Alogrithm/Reference signal  conditioning/Compare To Constant'\r\n * '<S281>' : 'nucleo_g431re_ihm07m1/Alogrithm/Reference signal  conditioning/Torque_control_with_speed_limit'\r\n * '<S282>' : 'nucleo_g431re_ihm07m1/Alogrithm/Reference signal  conditioning/Torque_control_with_speed_limit/Derating Function'\r\n * '<S283>' : 'nucleo_g431re_ihm07m1/Alogrithm/Reference signal  conditioning/Torque_control_with_speed_limit/Derating Function/Compare To Constant'\r\n * '<S284>' : 'nucleo_g431re_ihm07m1/Alogrithm/Reference signal  conditioning/Torque_control_with_speed_limit/Derating Function/Handle divide by 0'\r\n * '<S285>' : 'nucleo_g431re_ihm07m1/Alogrithm/Reference signal  conditioning/Torque_control_with_speed_limit/Derating Function/If Action Subsystem'\r\n * '<S286>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/ChangeDetect'\r\n * '<S287>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory'\r\n * '<S288>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send'\r\n * '<S289>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/B'\r\n * '<S290>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/Bemf'\r\n * '<S291>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/ErrorCase'\r\n * '<S292>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/Ia_cal_val'\r\n * '<S293>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/Ib_cal_val'\r\n * '<S294>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/J'\r\n * '<S295>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/Ld'\r\n * '<S296>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/Lq'\r\n * '<S297>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/PhaseDiffValidity'\r\n * '<S298>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/SaveToMemory/Rs'\r\n * '<S299>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/AlternateData'\r\n * '<S300>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/Serial Send'\r\n * '<S301>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/AlternateData/Alternate_0_2'\r\n * '<S302>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/Serial Send/Counter Limited'\r\n * '<S303>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/Serial Send/Data'\r\n * '<S304>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/Serial Send/End'\r\n * '<S305>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/Serial Send/Start'\r\n * '<S306>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/Serial Send/While Iterator Subsystem'\r\n * '<S307>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/Serial Send/Counter Limited/Increment Real World'\r\n * '<S308>' : 'nucleo_g431re_ihm07m1/Alogrithm/SaveEstParam_Serial Send/Serial Send/Serial Send/Counter Limited/Wrap To Zero'\r\n * '<S309>' : 'nucleo_g431re_ihm07m1/Function-Call Subsystem/Analog to Digital Converter1'\r\n * '<S310>' : 'nucleo_g431re_ihm07m1/Function-Call Subsystem/Analog to Digital Converter1/ECSoC'\r\n * '<S311>' : 'nucleo_g431re_ihm07m1/Function-Call Subsystem/Analog to Digital Converter1/ECSoC/ECSimCodegen'\r\n * '<S312>' : 'nucleo_g431re_ihm07m1/Hardware Interrupt/ECSoC'\r\n * '<S313>' : 'nucleo_g431re_ihm07m1/Hardware Interrupt/ECSoC/ECSimCodegen'\r\n * '<S314>' : 'nucleo_g431re_ihm07m1/Heartbeat/Digital Port Write'\r\n * '<S315>' : 'nucleo_g431re_ihm07m1/Heartbeat/Digital Port Write/ECSoC'\r\n * '<S316>' : 'nucleo_g431re_ihm07m1/Heartbeat/Digital Port Write/ECSoC/ECSimCodegen'\r\n * '<S317>' : 'nucleo_g431re_ihm07m1/Initialize Function/PWM Output'\r\n * '<S318>' : 'nucleo_g431re_ihm07m1/Initialize Function/PWM Output/ECSoC'\r\n * '<S319>' : 'nucleo_g431re_ihm07m1/Initialize Function/PWM Output/ECSoC/ECSimCodegen'\r\n * '<S320>' : 'nucleo_g431re_ihm07m1/SerialReceive/Rx_single'\r\n * '<S321>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem'\r\n * '<S322>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem10'\r\n * '<S323>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem11'\r\n * '<S324>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem13'\r\n * '<S325>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem14'\r\n * '<S326>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem15'\r\n * '<S327>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem16'\r\n * '<S328>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem17'\r\n * '<S329>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem18'\r\n * '<S330>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem19'\r\n * '<S331>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem2'\r\n * '<S332>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem20'\r\n * '<S333>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem21'\r\n * '<S334>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem22'\r\n * '<S335>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem3'\r\n * '<S336>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem4'\r\n * '<S337>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem5'\r\n * '<S338>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem6'\r\n * '<S339>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem7'\r\n * '<S340>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem8'\r\n * '<S341>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem9'\r\n * '<S342>' : 'nucleo_g431re_ihm07m1/SerialReceive/Rx_single/Compare To Zero'\r\n * '<S343>' : 'nucleo_g431re_ihm07m1/SerialReceive/Rx_single/Enabled Subsystem'\r\n * '<S344>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem/Compare To Constant'\r\n * '<S345>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem/Compare To Constant1'\r\n * '<S346>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem/Compare To Constant2'\r\n * '<S347>' : 'nucleo_g431re_ihm07m1/SerialReceive/Switch Case Action Subsystem10/bytepack'\r\n */\r\n#endif                                 /* nucleo_g431re_ihm07m1_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"nucleo_g431re_ihm07m1_private.h","type":"header","group":"model","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: nucleo_g431re_ihm07m1_private.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef nucleo_g431re_ihm07m1_private_h_\r\n#define nucleo_g431re_ihm07m1_private_h_\r\n#include \"rtwtypes.h\"\r\n#include \"zero_crossing_types.h\"\r\n#include \"nucleo_g431re_ihm07m1.h\"\r\n#include \"nucleo_g431re_ihm07m1_types.h\"\r\n\r\nextern real32_T rt_atan2f_snf(real32_T u0, real32_T u1);\r\nextern void nucleo_g431re_ihm07m1_atan2(real32_T rtu_A, real32_T rtu_B, uint16_T\r\n  rtp_outputUnit, rtB_atan2_nucleo_g431re_ihm07m1 *localB);\r\nextern void nucleo_g431_TwophaseCRLwrap(real32_T rtu_a, real32_T rtu_b,\r\n  rtB_TwophaseCRLwrap_nucleo_g431 *localB);\r\nextern void nucleo_g431re__TwoinputsCRL(real32_T rtu_Alpha, real32_T rtu_Beta,\r\n  real32_T rtu_sine, real32_T rtu_cos, rtB_TwoinputsCRL_nucleo_g431re_ *localB);\r\nextern void nucleo_g431r_TwoinputsCRL_j(real32_T rtu_Ds, real32_T rtu_Qs,\r\n  real32_T rtu_sin, real32_T rtu_cos, rtB_TwoinputsCRL_nucleo_g431r_d *localB);\r\nextern void nucleo_g4_IfActionSubsystem(real32_T rtu_In1, real32_T *rty_Out1,\r\n  rtB_IfActionSubsystem_nucleo_g4 *localB);\r\nextern void nucleo_g_IfActionSubsystem1(real32_T rtu_In1, real32_T *rty_Out1,\r\n  rtB_IfActionSubsystem1_nucleo_g *localB);\r\nextern void nucleo_g431re_ih_Accumulate(boolean_T rtu_Enable, real32_T rtu_Theta,\r\n  real32_T rtu_Theta_e_prev, rtB_Accumulate_nucleo_g431re_ih *localB,\r\n  rtDW_Accumulate_nucleo_g431re_i *localDW);\r\n\r\n#endif                                 /* nucleo_g431re_ihm07m1_private_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"nucleo_g431re_ihm07m1_types.h","type":"header","group":"model","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"模型文件","code":"/*\r\n * File: nucleo_g431re_ihm07m1_types.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef nucleo_g431re_ihm07m1_types_h_\r\n#define nucleo_g431re_ihm07m1_types_h_\r\n#include \"rtwtypes.h\"\r\n#include \"stm_adc_ll.h\"\r\n#include \"stm_timer_ll.h\"\r\n\r\n/* Custom Type definition for MATLABSystem: '<S311>/Analog to Digital Converter' */\r\n#include \"stm_adc_ll.h\"\r\n#include \"stm_adc_ll.h\"\r\n#ifndef struct_tag_ryp2yWF35eJG09Km2BkoGG\r\n#define struct_tag_ryp2yWF35eJG09Km2BkoGG\r\n\r\nstruct tag_ryp2yWF35eJG09Km2BkoGG\r\n{\r\n  boolean_T matlabCodegenIsDeleted;\r\n  int32_T isInitialized;\r\n  boolean_T isSetupComplete;\r\n  ADC_Type_T* ADCHandle;\r\n};\r\n\r\n#endif                                 /* struct_tag_ryp2yWF35eJG09Km2BkoGG */\r\n\r\n#ifndef typedef_stm32cube_blocks_AnalogInput_nu\r\n#define typedef_stm32cube_blocks_AnalogInput_nu\r\n\r\ntypedef struct tag_ryp2yWF35eJG09Km2BkoGG stm32cube_blocks_AnalogInput_nu;\r\n\r\n#endif                             /* typedef_stm32cube_blocks_AnalogInput_nu */\r\n\r\n#ifndef struct_tag_S5MMpcz8vT0FlmhmEl4q5C\r\n#define struct_tag_S5MMpcz8vT0FlmhmEl4q5C\r\n\r\nstruct tag_S5MMpcz8vT0FlmhmEl4q5C\r\n{\r\n  int32_T isInitialized;\r\n};\r\n\r\n#endif                                 /* struct_tag_S5MMpcz8vT0FlmhmEl4q5C */\r\n\r\n#ifndef typedef_stm32cube_blocks_DigitalPortWri\r\n#define typedef_stm32cube_blocks_DigitalPortWri\r\n\r\ntypedef struct tag_S5MMpcz8vT0FlmhmEl4q5C stm32cube_blocks_DigitalPortWri;\r\n\r\n#endif                             /* typedef_stm32cube_blocks_DigitalPortWri */\r\n\r\n/* Custom Type definition for MATLABSystem: '<S275>/PWM Output' */\r\n#include \"stm_timer_ll.h\"\r\n#include \"stm_timer_ll.h\"\r\n#ifndef struct_tag_C3ug75osl8w3UN1OXa3ipB\r\n#define struct_tag_C3ug75osl8w3UN1OXa3ipB\r\n\r\nstruct tag_C3ug75osl8w3UN1OXa3ipB\r\n{\r\n  boolean_T matlabCodegenIsDeleted;\r\n  int32_T isInitialized;\r\n  boolean_T isSetupComplete;\r\n  TIM_Type_T* TimerHandle;\r\n};\r\n\r\n#endif                                 /* struct_tag_C3ug75osl8w3UN1OXa3ipB */\r\n\r\n#ifndef typedef_stm32cube_blocks_PWMOutput_nucl\r\n#define typedef_stm32cube_blocks_PWMOutput_nucl\r\n\r\ntypedef struct tag_C3ug75osl8w3UN1OXa3ipB stm32cube_blocks_PWMOutput_nucl;\r\n\r\n#endif                             /* typedef_stm32cube_blocks_PWMOutput_nucl */\r\n\r\n#ifndef struct_tag_dDJgJ62VTmF2bvJ0E7hdrC\r\n#define struct_tag_dDJgJ62VTmF2bvJ0E7hdrC\r\n\r\nstruct tag_dDJgJ62VTmF2bvJ0E7hdrC\r\n{\r\n  boolean_T matlabCodegenIsDeleted;\r\n  int32_T isInitialized;\r\n  boolean_T isSetupComplete;\r\n  UART_Type_T* UARTHandle;\r\n  uint8_T * UARTInternalBuffer;\r\n};\r\n\r\n#endif                                 /* struct_tag_dDJgJ62VTmF2bvJ0E7hdrC */\r\n\r\n#ifndef typedef_stm32cube_blocks_UARTWrite_nucl\r\n#define typedef_stm32cube_blocks_UARTWrite_nucl\r\n\r\ntypedef struct tag_dDJgJ62VTmF2bvJ0E7hdrC stm32cube_blocks_UARTWrite_nucl;\r\n\r\n#endif                             /* typedef_stm32cube_blocks_UARTWrite_nucl */\r\n\r\n#ifndef struct_tag_oT8gwZKC39t2mZKevTHsf\r\n#define struct_tag_oT8gwZKC39t2mZKevTHsf\r\n\r\nstruct tag_oT8gwZKC39t2mZKevTHsf\r\n{\r\n  boolean_T matlabCodegenIsDeleted;\r\n  int32_T isInitialized;\r\n  boolean_T isSetupComplete;\r\n  UART_Type_T* UARTHandle;\r\n  uint8_T * UARTInternalBuffer;\r\n};\r\n\r\n#endif                                 /* struct_tag_oT8gwZKC39t2mZKevTHsf */\r\n\r\n#ifndef typedef_stm32cube_blocks_UARTRead_nucle\r\n#define typedef_stm32cube_blocks_UARTRead_nucle\r\n\r\ntypedef struct tag_oT8gwZKC39t2mZKevTHsf stm32cube_blocks_UARTRead_nucle;\r\n\r\n#endif                             /* typedef_stm32cube_blocks_UARTRead_nucle */\r\n\r\n/* Forward declaration for rtModel */\r\ntypedef struct tag_RTM_nucleo_g431re_ihm07m1 RT_MODEL_nucleo_g431re_ihm07m1;\r\n\r\n#endif                                 /* nucleo_g431re_ihm07m1_types_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"nucleo_g431re_ihm07m1_data.c","type":"source","group":"data","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"数据文件","code":"/*\r\n * File: nucleo_g431re_ihm07m1_data.c\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"nucleo_g431re_ihm07m1.h\"\r\n\r\n/* Constant parameters (default storage) */\r\nconst ConstParam_nucleo_g431re_ihm07m nucleo_g431re_ihm07m1_ConstP = {\r\n  /* Pooled Parameter (Expression: )\r\n   * Referenced by:\r\n   *   '<S62>/sine_table_values'\r\n   *   '<S90>/sine_table_values'\r\n   *   '<S233>/sine_table_values'\r\n   *   '<S243>/sine_table_values'\r\n   */\r\n  { 0.0F, 0.00785390101F, 0.0157073177F, 0.023559764F, 0.0314107575F,\r\n    0.0392598175F, 0.0471064523F, 0.0549501814F, 0.0627905205F, 0.070626989F,\r\n    0.0784591F, 0.086286366F, 0.0941083133F, 0.101924457F, 0.109734312F,\r\n    0.117537394F, 0.125333235F, 0.133121341F, 0.140901238F, 0.148672432F,\r\n    0.156434461F, 0.16418685F, 0.171929106F, 0.179660752F, 0.187381312F,\r\n    0.195090324F, 0.202787295F, 0.210471764F, 0.21814324F, 0.225801274F,\r\n    0.233445361F, 0.241075054F, 0.24868989F, 0.256289363F, 0.263873041F,\r\n    0.271440446F, 0.278991103F, 0.286524564F, 0.294040322F, 0.301537961F,\r\n    0.309017F, 0.316476971F, 0.323917419F, 0.331337899F, 0.338737935F,\r\n    0.346117049F, 0.353474855F, 0.360810816F, 0.368124545F, 0.375415564F,\r\n    0.382683426F, 0.389927685F, 0.397147894F, 0.404343605F, 0.411514372F,\r\n    0.418659747F, 0.425779283F, 0.432872593F, 0.439939171F, 0.446978629F,\r\n    0.453990489F, 0.460974365F, 0.46792981F, 0.474856377F, 0.481753677F,\r\n    0.488621235F, 0.495458663F, 0.502265513F, 0.509041429F, 0.515785873F,\r\n    0.522498548F, 0.529179F, 0.535826802F, 0.542441547F, 0.549022794F,\r\n    0.555570245F, 0.562083364F, 0.568561852F, 0.575005233F, 0.581413209F,\r\n    0.587785244F, 0.594121039F, 0.600420237F, 0.60668236F, 0.612907052F,\r\n    0.619093955F, 0.625242651F, 0.631352782F, 0.637424F, 0.643455863F,\r\n    0.649448037F, 0.655400157F, 0.661311865F, 0.667182744F, 0.673012495F,\r\n    0.678800762F, 0.684547126F, 0.690251231F, 0.695912778F, 0.70153141F,\r\n    0.707106769F, 0.712638497F, 0.718126297F, 0.723569751F, 0.72896862F,\r\n    0.734322488F, 0.739631116F, 0.744894F, 0.750111043F, 0.755281806F,\r\n    0.760405958F, 0.765483201F, 0.770513237F, 0.775495768F, 0.780430436F,\r\n    0.785316944F, 0.790155F, 0.794944346F, 0.799684644F, 0.804375648F, 0.809017F,\r\n    0.813608468F, 0.818149745F, 0.822640538F, 0.827080548F, 0.831469595F,\r\n    0.835807383F, 0.840093553F, 0.844327927F, 0.848510206F, 0.852640152F,\r\n    0.856717527F, 0.860742033F, 0.86471343F, 0.868631542F, 0.872496F,\r\n    0.876306653F, 0.880063295F, 0.883765638F, 0.887413442F, 0.891006529F,\r\n    0.894544661F, 0.898027599F, 0.901455104F, 0.904827058F, 0.908143163F,\r\n    0.911403298F, 0.914607167F, 0.91775465F, 0.920845509F, 0.923879504F,\r\n    0.926856577F, 0.92977649F, 0.932639F, 0.935444057F, 0.938191354F,\r\n    0.940880775F, 0.943512142F, 0.946085334F, 0.948600173F, 0.95105654F,\r\n    0.953454196F, 0.955793F, 0.958072901F, 0.96029371F, 0.962455213F,\r\n    0.964557409F, 0.96660012F, 0.968583167F, 0.970506489F, 0.972369909F,\r\n    0.974173367F, 0.975916743F, 0.977599919F, 0.979222834F, 0.980785251F,\r\n    0.982287228F, 0.983728647F, 0.985109329F, 0.986429274F, 0.987688363F,\r\n    0.988886476F, 0.990023673F, 0.991099775F, 0.992114723F, 0.993068457F,\r\n    0.993961F, 0.994792163F, 0.995561957F, 0.996270359F, 0.996917307F,\r\n    0.997502804F, 0.998026729F, 0.998489082F, 0.998889863F, 0.999229F,\r\n    0.999506533F, 0.999722421F, 0.999876618F, 0.999969184F, 1.0F, 0.999969184F,\r\n    0.999876618F, 0.999722421F, 0.999506533F, 0.999229F, 0.998889863F,\r\n    0.998489082F, 0.998026729F, 0.997502804F, 0.996917307F, 0.996270359F,\r\n    0.995561957F, 0.994792163F, 0.993961F, 0.993068457F, 0.992114723F,\r\n    0.991099775F, 0.990023673F, 0.988886476F, 0.987688363F, 0.986429274F,\r\n    0.985109329F, 0.983728647F, 0.982287228F, 0.980785251F, 0.979222834F,\r\n    0.977599919F, 0.975916743F, 0.974173367F, 0.972369909F, 0.970506489F,\r\n    0.968583167F, 0.96660012F, 0.964557409F, 0.962455213F, 0.96029371F,\r\n    0.958072901F, 0.955793F, 0.953454196F, 0.95105654F, 0.948600173F,\r\n    0.946085334F, 0.943512142F, 0.940880775F, 0.938191354F, 0.935444057F,\r\n    0.932639F, 0.92977649F, 0.926856577F, 0.923879504F, 0.920845509F,\r\n    0.91775465F, 0.914607167F, 0.911403298F, 0.908143163F, 0.904827058F,\r\n    0.901455104F, 0.898027599F, 0.894544661F, 0.891006529F, 0.887413442F,\r\n    0.883765638F, 0.880063295F, 0.876306653F, 0.872496F, 0.868631542F,\r\n    0.86471343F, 0.860742033F, 0.856717527F, 0.852640152F, 0.848510206F,\r\n    0.844327927F, 0.840093553F, 0.835807383F, 0.831469595F, 0.827080548F,\r\n    0.822640538F, 0.818149745F, 0.813608468F, 0.809017F, 0.804375648F,\r\n    0.799684644F, 0.794944346F, 0.790155F, 0.785316944F, 0.780430436F,\r\n    0.775495768F, 0.770513237F, 0.765483201F, 0.760405958F, 0.755281806F,\r\n    0.750111043F, 0.744894F, 0.739631116F, 0.734322488F, 0.72896862F,\r\n    0.723569751F, 0.718126297F, 0.712638497F, 0.707106769F, 0.70153141F,\r\n    0.695912778F, 0.690251231F, 0.684547126F, 0.678800762F, 0.673012495F,\r\n    0.667182744F, 0.661311865F, 0.655400157F, 0.649448037F, 0.643455863F,\r\n    0.637424F, 0.631352782F, 0.625242651F, 0.619093955F, 0.612907052F,\r\n    0.60668236F, 0.600420237F, 0.594121039F, 0.587785244F, 0.581413209F,\r\n    0.575005233F, 0.568561852F, 0.562083364F, 0.555570245F, 0.549022794F,\r\n    0.542441547F, 0.535826802F, 0.529179F, 0.522498548F, 0.515785873F,\r\n    0.509041429F, 0.502265513F, 0.495458663F, 0.488621235F, 0.481753677F,\r\n    0.474856377F, 0.46792981F, 0.460974365F, 0.453990489F, 0.446978629F,\r\n    0.439939171F, 0.432872593F, 0.425779283F, 0.418659747F, 0.411514372F,\r\n    0.404343605F, 0.397147894F, 0.389927685F, 0.382683426F, 0.375415564F,\r\n    0.368124545F, 0.360810816F, 0.353474855F, 0.346117049F, 0.338737935F,\r\n    0.331337899F, 0.323917419F, 0.316476971F, 0.309017F, 0.301537961F,\r\n    0.294040322F, 0.286524564F, 0.278991103F, 0.271440446F, 0.263873041F,\r\n    0.256289363F, 0.24868989F, 0.241075054F, 0.233445361F, 0.225801274F,\r\n    0.21814324F, 0.210471764F, 0.202787295F, 0.195090324F, 0.187381312F,\r\n    0.179660752F, 0.171929106F, 0.16418685F, 0.156434461F, 0.148672432F,\r\n    0.140901238F, 0.133121341F, 0.125333235F, 0.117537394F, 0.109734312F,\r\n    0.101924457F, 0.0941083133F, 0.086286366F, 0.0784591F, 0.070626989F,\r\n    0.0627905205F, 0.0549501814F, 0.0471064523F, 0.0392598175F, 0.0314107575F,\r\n    0.023559764F, 0.0157073177F, 0.00785390101F, 1.22464685E-16F,\r\n    -0.00785390101F, -0.0157073177F, -0.023559764F, -0.0314107575F,\r\n    -0.0392598175F, -0.0471064523F, -0.0549501814F, -0.0627905205F,\r\n    -0.070626989F, -0.0784591F, -0.086286366F, -0.0941083133F, -0.101924457F,\r\n    -0.109734312F, -0.117537394F, -0.125333235F, -0.133121341F, -0.140901238F,\r\n    -0.148672432F, -0.156434461F, -0.16418685F, -0.171929106F, -0.179660752F,\r\n    -0.187381312F, -0.195090324F, -0.202787295F, -0.210471764F, -0.21814324F,\r\n    -0.225801274F, -0.233445361F, -0.241075054F, -0.24868989F, -0.256289363F,\r\n    -0.263873041F, -0.271440446F, -0.278991103F, -0.286524564F, -0.294040322F,\r\n    -0.301537961F, -0.309017F, -0.316476971F, -0.323917419F, -0.331337899F,\r\n    -0.338737935F, -0.346117049F, -0.353474855F, -0.360810816F, -0.368124545F,\r\n    -0.375415564F, -0.382683426F, -0.389927685F, -0.397147894F, -0.404343605F,\r\n    -0.411514372F, -0.418659747F, -0.425779283F, -0.432872593F, -0.439939171F,\r\n    -0.446978629F, -0.453990489F, -0.460974365F, -0.46792981F, -0.474856377F,\r\n    -0.481753677F, -0.488621235F, -0.495458663F, -0.502265513F, -0.509041429F,\r\n    -0.515785873F, -0.522498548F, -0.529179F, -0.535826802F, -0.542441547F,\r\n    -0.549022794F, -0.555570245F, -0.562083364F, -0.568561852F, -0.575005233F,\r\n    -0.581413209F, -0.587785244F, -0.594121039F, -0.600420237F, -0.60668236F,\r\n    -0.612907052F, -0.619093955F, -0.625242651F, -0.631352782F, -0.637424F,\r\n    -0.643455863F, -0.649448037F, -0.655400157F, -0.661311865F, -0.667182744F,\r\n    -0.673012495F, -0.678800762F, -0.684547126F, -0.690251231F, -0.695912778F,\r\n    -0.70153141F, -0.707106769F, -0.712638497F, -0.718126297F, -0.723569751F,\r\n    -0.72896862F, -0.734322488F, -0.739631116F, -0.744894F, -0.750111043F,\r\n    -0.755281806F, -0.760405958F, -0.765483201F, -0.770513237F, -0.775495768F,\r\n    -0.780430436F, -0.785316944F, -0.790155F, -0.794944346F, -0.799684644F,\r\n    -0.804375648F, -0.809017F, -0.813608468F, -0.818149745F, -0.822640538F,\r\n    -0.827080548F, -0.831469595F, -0.835807383F, -0.840093553F, -0.844327927F,\r\n    -0.848510206F, -0.852640152F, -0.856717527F, -0.860742033F, -0.86471343F,\r\n    -0.868631542F, -0.872496F, -0.876306653F, -0.880063295F, -0.883765638F,\r\n    -0.887413442F, -0.891006529F, -0.894544661F, -0.898027599F, -0.901455104F,\r\n    -0.904827058F, -0.908143163F, -0.911403298F, -0.914607167F, -0.91775465F,\r\n    -0.920845509F, -0.923879504F, -0.926856577F, -0.92977649F, -0.932639F,\r\n    -0.935444057F, -0.938191354F, -0.940880775F, -0.943512142F, -0.946085334F,\r\n    -0.948600173F, -0.95105654F, -0.953454196F, -0.955793F, -0.958072901F,\r\n    -0.96029371F, -0.962455213F, -0.964557409F, -0.96660012F, -0.968583167F,\r\n    -0.970506489F, -0.972369909F, -0.974173367F, -0.975916743F, -0.977599919F,\r\n    -0.979222834F, -0.980785251F, -0.982287228F, -0.983728647F, -0.985109329F,\r\n    -0.986429274F, -0.987688363F, -0.988886476F, -0.990023673F, -0.991099775F,\r\n    -0.992114723F, -0.993068457F, -0.993961F, -0.994792163F, -0.995561957F,\r\n    -0.996270359F, -0.996917307F, -0.997502804F, -0.998026729F, -0.998489082F,\r\n    -0.998889863F, -0.999229F, -0.999506533F, -0.999722421F, -0.999876618F,\r\n    -0.999969184F, -1.0F, -0.999969184F, -0.999876618F, -0.999722421F,\r\n    -0.999506533F, -0.999229F, -0.998889863F, -0.998489082F, -0.998026729F,\r\n    -0.997502804F, -0.996917307F, -0.996270359F, -0.995561957F, -0.994792163F,\r\n    -0.993961F, -0.993068457F, -0.992114723F, -0.991099775F, -0.990023673F,\r\n    -0.988886476F, -0.987688363F, -0.986429274F, -0.985109329F, -0.983728647F,\r\n    -0.982287228F, -0.980785251F, -0.979222834F, -0.977599919F, -0.975916743F,\r\n    -0.974173367F, -0.972369909F, -0.970506489F, -0.968583167F, -0.96660012F,\r\n    -0.964557409F, -0.962455213F, -0.96029371F, -0.958072901F, -0.955793F,\r\n    -0.953454196F, -0.95105654F, -0.948600173F, -0.946085334F, -0.943512142F,\r\n    -0.940880775F, -0.938191354F, -0.935444057F, -0.932639F, -0.92977649F,\r\n    -0.926856577F, -0.923879504F, -0.920845509F, -0.91775465F, -0.914607167F,\r\n    -0.911403298F, -0.908143163F, -0.904827058F, -0.901455104F, -0.898027599F,\r\n    -0.894544661F, -0.891006529F, -0.887413442F, -0.883765638F, -0.880063295F,\r\n    -0.876306653F, -0.872496F, -0.868631542F, -0.86471343F, -0.860742033F,\r\n    -0.856717527F, -0.852640152F, -0.848510206F, -0.844327927F, -0.840093553F,\r\n    -0.835807383F, -0.831469595F, -0.827080548F, -0.822640538F, -0.818149745F,\r\n    -0.813608468F, -0.809017F, -0.804375648F, -0.799684644F, -0.794944346F,\r\n    -0.790155F, -0.785316944F, -0.780430436F, -0.775495768F, -0.770513237F,\r\n    -0.765483201F, -0.760405958F, -0.755281806F, -0.750111043F, -0.744894F,\r\n    -0.739631116F, -0.734322488F, -0.72896862F, -0.723569751F, -0.718126297F,\r\n    -0.712638497F, -0.707106769F, -0.70153141F, -0.695912778F, -0.690251231F,\r\n    -0.684547126F, -0.678800762F, -0.673012495F, -0.667182744F, -0.661311865F,\r\n    -0.655400157F, -0.649448037F, -0.643455863F, -0.637424F, -0.631352782F,\r\n    -0.625242651F, -0.619093955F, -0.612907052F, -0.60668236F, -0.600420237F,\r\n    -0.594121039F, -0.587785244F, -0.581413209F, -0.575005233F, -0.568561852F,\r\n    -0.562083364F, -0.555570245F, -0.549022794F, -0.542441547F, -0.535826802F,\r\n    -0.529179F, -0.522498548F, -0.515785873F, -0.509041429F, -0.502265513F,\r\n    -0.495458663F, -0.488621235F, -0.481753677F, -0.474856377F, -0.46792981F,\r\n    -0.460974365F, -0.453990489F, -0.446978629F, -0.439939171F, -0.432872593F,\r\n    -0.425779283F, -0.418659747F, -0.411514372F, -0.404343605F, -0.397147894F,\r\n    -0.389927685F, -0.382683426F, -0.375415564F, -0.368124545F, -0.360810816F,\r\n    -0.353474855F, -0.346117049F, -0.338737935F, -0.331337899F, -0.323917419F,\r\n    -0.316476971F, -0.309017F, -0.301537961F, -0.294040322F, -0.286524564F,\r\n    -0.278991103F, -0.271440446F, -0.263873041F, -0.256289363F, -0.24868989F,\r\n    -0.241075054F, -0.233445361F, -0.225801274F, -0.21814324F, -0.210471764F,\r\n    -0.202787295F, -0.195090324F, -0.187381312F, -0.179660752F, -0.171929106F,\r\n    -0.16418685F, -0.156434461F, -0.148672432F, -0.140901238F, -0.133121341F,\r\n    -0.125333235F, -0.117537394F, -0.109734312F, -0.101924457F, -0.0941083133F,\r\n    -0.086286366F, -0.0784591F, -0.070626989F, -0.0627905205F, -0.0549501814F,\r\n    -0.0471064523F, -0.0392598175F, -0.0314107575F, -0.023559764F,\r\n    -0.0157073177F, -0.00785390101F, -2.44929371E-16F, 0.00785390101F,\r\n    0.0157073177F, 0.023559764F, 0.0314107575F, 0.0392598175F, 0.0471064523F,\r\n    0.0549501814F, 0.0627905205F, 0.070626989F, 0.0784591F, 0.086286366F,\r\n    0.0941083133F, 0.101924457F, 0.109734312F, 0.117537394F, 0.125333235F,\r\n    0.133121341F, 0.140901238F, 0.148672432F, 0.156434461F, 0.16418685F,\r\n    0.171929106F, 0.179660752F, 0.187381312F, 0.195090324F, 0.202787295F,\r\n    0.210471764F, 0.21814324F, 0.225801274F, 0.233445361F, 0.241075054F,\r\n    0.24868989F, 0.256289363F, 0.263873041F, 0.271440446F, 0.278991103F,\r\n    0.286524564F, 0.294040322F, 0.301537961F, 0.309017F, 0.316476971F,\r\n    0.323917419F, 0.331337899F, 0.338737935F, 0.346117049F, 0.353474855F,\r\n    0.360810816F, 0.368124545F, 0.375415564F, 0.382683426F, 0.389927685F,\r\n    0.397147894F, 0.404343605F, 0.411514372F, 0.418659747F, 0.425779283F,\r\n    0.432872593F, 0.439939171F, 0.446978629F, 0.453990489F, 0.460974365F,\r\n    0.46792981F, 0.474856377F, 0.481753677F, 0.488621235F, 0.495458663F,\r\n    0.502265513F, 0.509041429F, 0.515785873F, 0.522498548F, 0.529179F,\r\n    0.535826802F, 0.542441547F, 0.549022794F, 0.555570245F, 0.562083364F,\r\n    0.568561852F, 0.575005233F, 0.581413209F, 0.587785244F, 0.594121039F,\r\n    0.600420237F, 0.60668236F, 0.612907052F, 0.619093955F, 0.625242651F,\r\n    0.631352782F, 0.637424F, 0.643455863F, 0.649448037F, 0.655400157F,\r\n    0.661311865F, 0.667182744F, 0.673012495F, 0.678800762F, 0.684547126F,\r\n    0.690251231F, 0.695912778F, 0.70153141F, 0.707106769F, 0.712638497F,\r\n    0.718126297F, 0.723569751F, 0.72896862F, 0.734322488F, 0.739631116F,\r\n    0.744894F, 0.750111043F, 0.755281806F, 0.760405958F, 0.765483201F,\r\n    0.770513237F, 0.775495768F, 0.780430436F, 0.785316944F, 0.790155F,\r\n    0.794944346F, 0.799684644F, 0.804375648F, 0.809017F, 0.813608468F,\r\n    0.818149745F, 0.822640538F, 0.827080548F, 0.831469595F, 0.835807383F,\r\n    0.840093553F, 0.844327927F, 0.848510206F, 0.852640152F, 0.856717527F,\r\n    0.860742033F, 0.86471343F, 0.868631542F, 0.872496F, 0.876306653F,\r\n    0.880063295F, 0.883765638F, 0.887413442F, 0.891006529F, 0.894544661F,\r\n    0.898027599F, 0.901455104F, 0.904827058F, 0.908143163F, 0.911403298F,\r\n    0.914607167F, 0.91775465F, 0.920845509F, 0.923879504F, 0.926856577F,\r\n    0.92977649F, 0.932639F, 0.935444057F, 0.938191354F, 0.940880775F,\r\n    0.943512142F, 0.946085334F, 0.948600173F, 0.95105654F, 0.953454196F,\r\n    0.955793F, 0.958072901F, 0.96029371F, 0.962455213F, 0.964557409F,\r\n    0.96660012F, 0.968583167F, 0.970506489F, 0.972369909F, 0.974173367F,\r\n    0.975916743F, 0.977599919F, 0.979222834F, 0.980785251F, 0.982287228F,\r\n    0.983728647F, 0.985109329F, 0.986429274F, 0.987688363F, 0.988886476F,\r\n    0.990023673F, 0.991099775F, 0.992114723F, 0.993068457F, 0.993961F,\r\n    0.994792163F, 0.995561957F, 0.996270359F, 0.996917307F, 0.997502804F,\r\n    0.998026729F, 0.998489082F, 0.998889863F, 0.999229F, 0.999506533F,\r\n    0.999722421F, 0.999876618F, 0.999969184F, 1.0F, 0.999969184F }\r\n};\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtGetNaN.c","type":"source","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rtGetNaN.c\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"rtwtypes.h\"\r\n#include \"rtGetNaN.h\"\r\n\r\n/* Return rtNaN needed by the generated code. */\r\nreal_T rtGetNaN(void)\r\n{\r\n  return rtNaN;\r\n}\r\n\r\n/* Return rtNaNF needed by the generated code. */\r\nreal32_T rtGetNaNF(void)\r\n{\r\n  return rtNaNF;\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtGetNaN.h","type":"header","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rtGetNaN.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef rtGetNaN_h_\r\n#define rtGetNaN_h_\r\n#include \"rt_nonfinite.h\"\r\n#include \"rtwtypes.h\"\r\n\r\nextern real_T rtGetNaN(void);\r\nextern real32_T rtGetNaNF(void);\r\n\r\n#endif                                 /* rtGetNaN_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rt_defines.h","type":"header","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rt_defines.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef rt_defines_h_\r\n#define rt_defines_h_\r\n\r\n/*===========*\r\n * Constants *\r\n *===========*/\r\n#define RT_PI                          3.14159265358979323846\r\n#define RT_PIF                         3.1415927F\r\n#define RT_LN_10                       2.30258509299404568402\r\n#define RT_LN_10F                      2.3025851F\r\n#define RT_LOG10E                      0.43429448190325182765\r\n#define RT_LOG10EF                     0.43429449F\r\n#define RT_E                           2.7182818284590452354\r\n#define RT_EF                          2.7182817F\r\n\r\n/*\r\n * UNUSED_PARAMETER(x)\r\n *   Used to specify that a function parameter (argument) is required but not\r\n *   accessed by the function body.\r\n */\r\n#ifndef UNUSED_PARAMETER\r\n#if defined(__LCC__)\r\n#define UNUSED_PARAMETER(x)                                      /* do nothing */\r\n#else\r\n\r\n/*\r\n * This is the semi-ANSI standard way of indicating that an\r\n * unused function parameter is required.\r\n */\r\n#define UNUSED_PARAMETER(x)            (void) (x)\r\n#endif\r\n#endif\r\n#endif                                 /* rt_defines_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rt_nonfinite.c","type":"source","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rt_nonfinite.c\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"rtwtypes.h\"\r\n#include \"rt_nonfinite.h\"\r\n#include \"math.h\"\r\n\r\nreal_T rtNaN = -(real_T)NAN;\r\nreal_T rtInf = (real_T)INFINITY;\r\nreal_T rtMinusInf = -(real_T)INFINITY;\r\nreal32_T rtNaNF = -(real32_T)NAN;\r\nreal32_T rtInfF = (real32_T)INFINITY;\r\nreal32_T rtMinusInfF = -(real32_T)INFINITY;\r\n\r\n/* Test if value is infinite */\r\nboolean_T rtIsInf(real_T value)\r\n{\r\n  return (boolean_T)((value==rtInf || value==rtMinusInf) ? 1U : 0U);\r\n}\r\n\r\n/* Test if single-precision value is infinite */\r\nboolean_T rtIsInfF(real32_T value)\r\n{\r\n  return (boolean_T)(((value)==rtInfF || (value)==rtMinusInfF) ? 1U : 0U);\r\n}\r\n\r\n/* Test if value is not a number */\r\nboolean_T rtIsNaN(real_T value)\r\n{\r\n  return (boolean_T)(isnan(value) != 0);\r\n}\r\n\r\n/* Test if single-precision value is not a number */\r\nboolean_T rtIsNaNF(real32_T value)\r\n{\r\n  return (boolean_T)(isnan(value) != 0);\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rt_nonfinite.h","type":"header","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rt_nonfinite.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef rt_nonfinite_h_\r\n#define rt_nonfinite_h_\r\n#include \"rtwtypes.h\"\r\n\r\nextern real_T rtInf;\r\nextern real_T rtMinusInf;\r\nextern real_T rtNaN;\r\nextern real32_T rtInfF;\r\nextern real32_T rtMinusInfF;\r\nextern real32_T rtNaNF;\r\nextern boolean_T rtIsInf(real_T value);\r\nextern boolean_T rtIsInfF(real32_T value);\r\nextern boolean_T rtIsNaN(real_T value);\r\nextern boolean_T rtIsNaNF(real32_T value);\r\n\r\n#endif                                 /* rt_nonfinite_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rt_r32zcfcn.c","type":"source","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rt_r32zcfcn.c\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"rtwtypes.h\"\r\n#include \"zero_crossing_types.h\"\r\n#include \"rt_r32zcfcn.h\"\r\n#include \"solver_zc.h\"\r\n\r\n/* Detect zero crossings events. */\r\nZCEventType rt_R32ZCFcn(ZCDirection zcDir, ZCSigState* prevZc, real32_T\r\n  currValue)\r\n{\r\n  slZcEventType zcsDir;\r\n  slZcEventType tempEv;\r\n  ZCEventType zcEvent = NO_ZCEVENT;    /* assume */\r\n\r\n  /* zcEvent matrix */\r\n  static const slZcEventType eventMatrix[4][4] = {\r\n    /*          ZER              POS              NEG              UNK */\r\n    { SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_Z2P, SL_ZCS_EVENT_Z2N, SL_ZCS_EVENT_NUL },/* ZER */\r\n\r\n    { SL_ZCS_EVENT_P2Z, SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_P2N, SL_ZCS_EVENT_NUL },/* POS */\r\n\r\n    { SL_ZCS_EVENT_N2Z, SL_ZCS_EVENT_N2P, SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL },/* NEG */\r\n\r\n    { SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL, SL_ZCS_EVENT_NUL }/* UNK */\r\n  };\r\n\r\n  /* get prevZcEvent and prevZcSign from prevZc */\r\n  slZcEventType prevEv = (slZcEventType)(((uint8_T)(*prevZc)) >> 2);\r\n  slZcSignalSignType prevSign = (slZcSignalSignType)(((uint8_T)(*prevZc)) &\r\n    (uint8_T)0x03);\r\n\r\n  /* get current zcSignal sign from current zcSignal value */\r\n  slZcSignalSignType currSign = (slZcSignalSignType)((currValue) > 0.0 ?\r\n    SL_ZCS_SIGN_POS :\r\n    ((currValue) < 0.0 ? SL_ZCS_SIGN_NEG : SL_ZCS_SIGN_ZERO));\r\n\r\n  /* get current zcEvent based on prev and current zcSignal value */\r\n  slZcEventType currEv = eventMatrix[prevSign][currSign];\r\n\r\n  /* get slZcEventType from ZCDirection */\r\n  switch (zcDir) {\r\n   case ANY_ZERO_CROSSING:\r\n    zcsDir = SL_ZCS_EVENT_ALL;\r\n    break;\r\n\r\n   case FALLING_ZERO_CROSSING:\r\n    zcsDir = SL_ZCS_EVENT_ALL_DN;\r\n    break;\r\n\r\n   case RISING_ZERO_CROSSING:\r\n    zcsDir = SL_ZCS_EVENT_ALL_UP;\r\n    break;\r\n\r\n   default:\r\n    zcsDir = SL_ZCS_EVENT_NUL;\r\n    break;\r\n  }\r\n\r\n  /*had event, check if double zc happend remove double detection. */\r\n  if (slZcHadEvent(currEv, zcsDir)) {\r\n    currEv = (slZcEventType)(slZcUnAliasEvents(prevEv, currEv));\r\n  } else {\r\n    currEv = SL_ZCS_EVENT_NUL;\r\n  }\r\n\r\n  /* Update prevZc */\r\n  tempEv = (slZcEventType)(currEv << 2);/* shift left by 2 bits */\r\n  *prevZc = (ZCSigState)((currSign) | (tempEv));\r\n  if ((currEv & SL_ZCS_EVENT_ALL_DN) != 0) {\r\n    zcEvent = FALLING_ZCEVENT;\r\n  } else if ((currEv & SL_ZCS_EVENT_ALL_UP) != 0) {\r\n    zcEvent = RISING_ZCEVENT;\r\n  } else {\r\n    zcEvent = NO_ZCEVENT;\r\n  }\r\n\r\n  return zcEvent;\r\n}                                      /* rt_R32ZCFcn */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rt_r32zcfcn.h","type":"header","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rt_r32zcfcn.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef rt_r32zcfcn_h_\r\n#define rt_r32zcfcn_h_\r\n#include \"rtwtypes.h\"\r\n#include \"zero_crossing_types.h\"\r\n#ifndef slZcHadEvent\r\n#define slZcHadEvent(ev, zcsDir)       (((ev) & (zcsDir)) != 0x00 )\r\n#endif\r\n\r\n#ifndef slZcUnAliasEvents\r\n#define slZcUnAliasEvents(evL, evR)    ((((slZcHadEvent((evL), (SL_ZCS_EVENT_N2Z)) && slZcHadEvent((evR), (SL_ZCS_EVENT_Z2P))) || (slZcHadEvent((evL), (SL_ZCS_EVENT_P2Z)) && slZcHadEvent((evR), (SL_ZCS_EVENT_Z2N)))) ? (SL_ZCS_EVENT_NUL) : (evR)))\r\n#endif\r\n\r\nextern ZCEventType rt_R32ZCFcn(ZCDirection zcDir, ZCSigState *prevZc, real32_T\r\n  currValue);\r\n\r\n#endif                                 /* rt_r32zcfcn_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: ARM Compatible->ARM Cortex\r\n *   Number of bits:     char:   8    short:   16    int:  32\r\n *                       long:  32    long long:  64\r\n *                       native word size:  32\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *=======================================================================*/\r\ntypedef signed char int8_T;\r\ntypedef unsigned char uint8_T;\r\ntypedef short int16_T;\r\ntypedef unsigned short uint16_T;\r\ntypedef int int32_T;\r\ntypedef unsigned int uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T, ulonglong_T.           *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned char boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*===========================================================================*\r\n * Complex number type definitions                                           *\r\n *===========================================================================*/\r\n#define CREAL_T\r\n\r\ntypedef struct {\r\n  real32_T re;\r\n  real32_T im;\r\n} creal32_T;\r\n\r\ntypedef struct {\r\n  real64_T re;\r\n  real64_T im;\r\n} creal64_T;\r\n\r\ntypedef struct {\r\n  real_T re;\r\n  real_T im;\r\n} creal_T;\r\n\r\n#define CINT8_T\r\n\r\ntypedef struct {\r\n  int8_T re;\r\n  int8_T im;\r\n} cint8_T;\r\n\r\n#define CUINT8_T\r\n\r\ntypedef struct {\r\n  uint8_T re;\r\n  uint8_T im;\r\n} cuint8_T;\r\n\r\n#define CINT16_T\r\n\r\ntypedef struct {\r\n  int16_T re;\r\n  int16_T im;\r\n} cint16_T;\r\n\r\n#define CUINT16_T\r\n\r\ntypedef struct {\r\n  uint16_T re;\r\n  uint16_T im;\r\n} cuint16_T;\r\n\r\n#define CINT32_T\r\n\r\ntypedef struct {\r\n  int32_T re;\r\n  int32_T im;\r\n} cint32_T;\r\n\r\n#define CUINT32_T\r\n\r\ntypedef struct {\r\n  uint32_T re;\r\n  uint32_T im;\r\n} cuint32_T;\r\n\r\n#define CINT64_T\r\n\r\ntypedef struct {\r\n  int64_T re;\r\n  int64_T im;\r\n} cint64_T;\r\n\r\n#define CUINT64_T\r\n\r\ntypedef struct {\r\n  uint64_T re;\r\n  uint64_T im;\r\n} cuint64_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647-1))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFU))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"zero_crossing_types.h","type":"header","group":"utility","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"实用工具文件","code":"/*\r\n * File: zero_crossing_types.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef ZERO_CROSSING_TYPES_H\r\n#define ZERO_CROSSING_TYPES_H\r\n#include \"rtwtypes.h\"\r\n\r\n/* Trigger directions: falling, either, and rising */\r\ntypedef enum {\r\n  FALLING_ZERO_CROSSING = -1,\r\n  ANY_ZERO_CROSSING = 0,\r\n  RISING_ZERO_CROSSING = 1\r\n} ZCDirection;\r\n\r\n/* Previous state of a trigger signal */\r\ntypedef uint8_T ZCSigState;\r\n\r\n/* Initial value of a trigger zero crossing signal */\r\n#define UNINITIALIZED_ZCSIG            0x03U\r\n#define NEG_ZCSIG                      0x02U\r\n#define POS_ZCSIG                      0x01U\r\n#define ZERO_ZCSIG                     0x00U\r\n\r\n/* Current state of a trigger signal */\r\ntypedef enum { FALLING_ZCEVENT = -1, NO_ZCEVENT = 0, RISING_ZCEVENT = 1 }\r\n  ZCEventType;\r\n\r\n#endif                                 /* ZERO_CROSSING_TYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtmodel.h","type":"header","group":"interface","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"接口文件","code":"/*\r\n * File: rtmodel.h\r\n *\r\n * Code generated for Simulink model 'nucleo_g431re_ihm07m1'.\r\n *\r\n * Model version                  : 8.2\r\n * Simulink Coder version         : 24.1 (R2024a) 19-Nov-2023\r\n * C/C++ source code generated on : Fri Jan 16 15:47:25 2026\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: ARM Compatible->ARM Cortex\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef rtmodel_h_\r\n#define rtmodel_h_\r\n#include \"nucleo_g431re_ihm07m1.h\"\r\n\r\n/* Macros generated for backwards compatibility  */\r\n#ifndef rtmGetStopRequested\r\n#define rtmGetStopRequested(rtm)       ((void*) 0)\r\n#endif\r\n#endif                                 /* rtmodel_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"MW_target_hardware_resources.h","type":"header","group":"other","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\nucleo_g431re_ihm07m1_ert_rtw","tag":"","groupDisplay":"其他文件","code":"#ifndef PORTABLE_WORDSIZES\n#ifdef __MW_TARGET_USE_HARDWARE_RESOURCES_H__\n#ifndef __MW_TARGET_HARDWARE_RESOURCES_H__\n#define __MW_TARGET_HARDWARE_RESOURCES_H__\n\n#define MW_MULTI_TASKING_MODE 1\n#include \"main.h\"\n#include \"SysTickScheduler.h\"\n#include \"arm_cortex_m_multitasking.h\"\n\n#define MW_USECODERTARGET 1\n#define MW_TARGETHARDWARE STM32G4xx Based\n#define MW_CONNECTIONINFO_SERIAL_BAUDRATE stm32cube.codegen.getConnectivityBaudrate\n#define MW_CONNECTIONINFO_SERIAL_COMPORT stm32cube.codegen.getConnectivityCOMPort\n#define MW_CONNECTIONINFO_SERIAL_VERBOSE 1\n#define MW_EXTMODE_CONFIGURATION serial\n#define MW_EXTMODE_SIGNALBUFFERSIZE 2048.000000\n#define MW_EXTMODE_USEREALTIMESTAMPLOGGING 1\n#define MW_RTOS Baremetal\n#define MW_SCHEDULER_INTERRUPT_SOURCE 0\n#define MW_RUNTIME_BUILDACTION 1\n#define MW_RUNTIME_RUNTIMELIBRARY 0\n#define MW_RUNTIME_DISABLEPARALLELBUILD 0\n#define MW_STM32CUBEMX_PROJECTFILEBUTTON \n#define MW_STM32CUBEMX_CREATEPROJECTFILEBUTTON \n#define MW_STM32CUBEMX_LAUNCHPROJECTFILEBUTTON \n#define MW_STM32CUBEMX_PROJECTFILE D:/Work/Matlab/PMSM/16MotorParasmeters/stm32g431_pmsm_example/stm32g431_pmsm_example.ioc\n#define MW_STM32CUBEMX_DEVICEID STM32G431R(6-8-B)Tx\n#define MW_STM32CUBEMX_FAMILY STM32G4\n#define MW_STM32CUBEMX_CONNECTIVITYMODE 0\n#define MW_STM32CUBEMX_AUTODETECTBOARD 1\n#define MW_STM32CUBEMX_DEVICELIST -1\n#define MW_STM32CUBEMX_CONNECTIONPORT 0\n#define MW_STM32CUBEMX_MODE 0\n#define MW_STM32CUBEMX_ACCESSPORT 0\n#define MW_STM32CUBEMX_RESETMODE 0\n#define MW_STM32CUBEMX_DEVICELISTREFRESH \n#define MW_CLOCKING_CPUCLOCKRATEMHZ 170.000000\n#define MW_CONNECTION_SERIALMODULE 8\n#define MW_CONNECTION_SERIALPORT COM8\n#define MW_ADC1_USEDMA 0\n#define MW_ADC1_USEWATCHDOG 0\n#define MW_ADC1_EOCENABLEINTERRUPT 0\n#define MW_ADC1_JEOCENABLEINTERRUPT 1\n#define MW_ADC1_OVRENABLEINTERRUPT 48\n#define MW_ADC1_CALIBRATE 1\n#define MW_ADC1_CALIBRATIONMETHOD 0\n#define MW_ADC1_ADCCONVERSIONMODE 0\n#define MW_ADC1_OFFSETCALIBRATIONFACTORSINGLEENDED 0\n#define MW_ADC1_OFFSETCALIBRATIONFACTORDIFFENDED 0\n#define MW_ADC1_PROJECTFILEBUTTON \n#define MW_ADC2_USEDMA 0\n#define MW_ADC2_USEWATCHDOG 0\n#define MW_ADC2_EOCENABLEINTERRUPT 0\n#define MW_ADC2_JEOCENABLEINTERRUPT 1\n#define MW_ADC2_OVRENABLEINTERRUPT 48\n#define MW_ADC2_CALIBRATE 1\n#define MW_ADC2_CALIBRATIONMETHOD 0\n#define MW_ADC2_ADCCONVERSIONMODE 0\n#define MW_ADC2_OFFSETCALIBRATIONFACTORSINGLEENDED 0\n#define MW_ADC2_OFFSETCALIBRATIONFACTORDIFFENDED 0\n#define MW_ADC2_PROJECTFILEBUTTON \n#define MW_ADC3_USEDMA 0\n#define MW_ADC3_USEWATCHDOG 0\n#define MW_ADC3_EOCENABLEINTERRUPT 0\n#define MW_ADC3_JEOCENABLEINTERRUPT 0\n#define MW_ADC3_OVRENABLEINTERRUPT 48\n#define MW_ADC3_CALIBRATE 1\n#define MW_ADC3_CALIBRATIONMETHOD 0\n#define MW_ADC3_ADCCONVERSIONMODE 0\n#define MW_ADC3_OFFSETCALIBRATIONFACTORSINGLEENDED 0\n#define MW_ADC3_OFFSETCALIBRATIONFACTORDIFFENDED 0\n#define MW_ADC3_PROJECTFILEBUTTON \n#define MW_ADC4_USEDMA 0\n#define MW_ADC4_USEWATCHDOG 0\n#define MW_ADC4_EOCENABLEINTERRUPT 0\n#define MW_ADC4_JEOCENABLEINTERRUPT 48\n#define MW_ADC4_OVRENABLEINTERRUPT 48\n#define MW_ADC4_CALIBRATE 0\n#define MW_ADC4_CALIBRATIONMETHOD 0\n#define MW_ADC4_ADCCONVERSIONMODE 0\n#define MW_ADC4_OFFSETCALIBRATIONFACTORSINGLEENDED 0\n#define MW_ADC4_OFFSETCALIBRATIONFACTORDIFFENDED 0\n#define MW_ADC4_PROJECTFILEBUTTON \n#define MW_ADC5_USEDMA 0\n#define MW_ADC5_USEWATCHDOG 0\n#define MW_ADC5_EOCENABLEINTERRUPT 0\n#define MW_ADC5_JEOCENABLEINTERRUPT 48\n#define MW_ADC5_OVRENABLEINTERRUPT 48\n#define MW_ADC5_CALIBRATE 1\n#define MW_ADC5_CALIBRATIONMETHOD 0\n#define MW_ADC5_ADCCONVERSIONMODE 0\n#define MW_ADC5_OFFSETCALIBRATIONFACTORSINGLEENDED 0\n#define MW_ADC5_OFFSETCALIBRATIONFACTORDIFFENDED 0\n#define MW_ADC5_PROJECTFILEBUTTON \n#define MW_USART_USART1CONFIGUREMODULE 0\n#define MW_USART_USART1TRANSMITMODE 0\n#define MW_USART_USART1RECEIVEMODE 0\n#define MW_USART_USART1TRANSMITBUFFERLENGTH 128\n#define MW_USART_USART1RECEIVEBUFFERLENGTH 128\n#define MW_USART_USART1DISABLEDMAINTERRUPTONERROR 48\n#define MW_USART_USART2CONFIGUREMODULE 48\n#define MW_USART_USART2TRANSMITMODE 0\n#define MW_USART_USART2RECEIVEMODE 0\n#define MW_USART_USART2TRANSMITBUFFERLENGTH 128\n#define MW_USART_USART2RECEIVEBUFFERLENGTH 128\n#define MW_USART_USART2DISABLEDMAINTERRUPTONERROR 48\n#define MW_USART_USART3CONFIGUREMODULE 48\n#define MW_USART_USART3TRANSMITMODE 0\n#define MW_USART_USART3RECEIVEMODE 0\n#define MW_USART_USART3TRANSMITBUFFERLENGTH 128\n#define MW_USART_USART3RECEIVEBUFFERLENGTH 128\n#define MW_USART_USART3DISABLEDMAINTERRUPTONERROR 48\n#define MW_USART_UART4CONFIGUREMODULE 48\n#define MW_USART_UART4TRANSMITMODE 0\n#define MW_USART_UART4RECEIVEMODE 0\n#define MW_USART_UART4TRANSMITBUFFERLENGTH 128\n#define MW_USART_UART4RECEIVEBUFFERLENGTH 128\n#define MW_USART_UART4DISABLEDMAINTERRUPTONERROR 48\n#define MW_USART_UART5CONFIGUREMODULE 48\n#define MW_USART_UART5TRANSMITMODE 0\n#define MW_USART_UART5RECEIVEMODE 0\n#define MW_USART_UART5TRANSMITBUFFERLENGTH 128\n#define MW_USART_UART5RECEIVEBUFFERLENGTH 128\n#define MW_USART_UART5DISABLEDMAINTERRUPTONERROR 48\n#define MW_USART_USART6CONFIGUREMODULE 48\n#define MW_USART_USART6TRANSMITMODE 0\n#define MW_USART_USART6RECEIVEMODE 0\n#define MW_USART_USART6TRANSMITBUFFERLENGTH 128\n#define MW_USART_USART6RECEIVEBUFFERLENGTH 128\n#define MW_USART_USART6DISABLEDMAINTERRUPTONERROR 48\n#define MW_USART_UART7CONFIGUREMODULE 48\n#define MW_USART_UART7TRANSMITMODE 0\n#define MW_USART_UART7RECEIVEMODE 0\n#define MW_USART_UART7TRANSMITBUFFERLENGTH 128\n#define MW_USART_UART7RECEIVEBUFFERLENGTH 128\n#define MW_USART_UART7DISABLEDMAINTERRUPTONERROR 48\n#define MW_USART_UART8CONFIGUREMODULE 48\n#define MW_USART_UART8TRANSMITMODE 0\n#define MW_USART_UART8RECEIVEMODE 0\n#define MW_USART_UART8TRANSMITBUFFERLENGTH 128\n#define MW_USART_UART8RECEIVEBUFFERLENGTH 128\n#define MW_USART_UART8DISABLEDMAINTERRUPTONERROR 48\n#define MW_USART_LPUART1CONFIGUREMODULE 1\n#define MW_USART_LPUART1TRANSMITMODE 1\n#define MW_USART_LPUART1RECEIVEMODE 1\n#define MW_USART_LPUART1TRANSMITBUFFERLENGTH 128\n#define MW_USART_LPUART1RECEIVEBUFFERLENGTH 1024\n#define MW_USART_LPUART1DISABLEDMAINTERRUPTONERROR 48\n#define MW_TIM1_TRIGGERINTERRUPT 48\n#define MW_TIM1_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM1_CAPTURECOMPARE2INTERRUPT 48\n#define MW_TIM1_CAPTURECOMPARE3INTERRUPT 48\n#define MW_TIM1_CAPTURECOMPARE4INTERRUPT 48\n#define MW_TIM1_UPDATEINTERRUPT 48\n#define MW_TIM1_BREAKINTERRUPT 48\n#define MW_TIM1_STARTTIMER 49\n#define MW_TIM1_COMINTERRUPT 48\n#define MW_TIM1_IDXINTERRUPT 48\n#define MW_TIM1_DIRINTERRUPT 48\n#define MW_TIM1_TERRINTERRUPT 48\n#define MW_TIM1_IERRINTERRUPT 48\n#define MW_TIM2_TRIGGERINTERRUPT 48\n#define MW_TIM2_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM2_CAPTURECOMPARE2INTERRUPT 48\n#define MW_TIM2_CAPTURECOMPARE3INTERRUPT 48\n#define MW_TIM2_CAPTURECOMPARE4INTERRUPT 48\n#define MW_TIM2_UPDATEINTERRUPT 48\n#define MW_TIM2_STARTTIMER 49\n#define MW_TIM2_IDXINTERRUPT 48\n#define MW_TIM2_DIRINTERRUPT 48\n#define MW_TIM2_TERRINTERRUPT 48\n#define MW_TIM2_IERRINTERRUPT 48\n#define MW_TIM3_TRIGGERINTERRUPT 48\n#define MW_TIM3_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM3_CAPTURECOMPARE2INTERRUPT 48\n#define MW_TIM3_CAPTURECOMPARE3INTERRUPT 48\n#define MW_TIM3_CAPTURECOMPARE4INTERRUPT 48\n#define MW_TIM3_UPDATEINTERRUPT 48\n#define MW_TIM3_STARTTIMER 49\n#define MW_TIM3_IDXINTERRUPT 48\n#define MW_TIM3_DIRINTERRUPT 48\n#define MW_TIM3_TERRINTERRUPT 48\n#define MW_TIM3_IERRINTERRUPT 48\n#define MW_TIM4_TRIGGERINTERRUPT 48\n#define MW_TIM4_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM4_CAPTURECOMPARE2INTERRUPT 48\n#define MW_TIM4_CAPTURECOMPARE3INTERRUPT 48\n#define MW_TIM4_CAPTURECOMPARE4INTERRUPT 48\n#define MW_TIM4_UPDATEINTERRUPT 48\n#define MW_TIM4_STARTTIMER 49\n#define MW_TIM4_IDXINTERRUPT 48\n#define MW_TIM4_DIRINTERRUPT 48\n#define MW_TIM4_TERRINTERRUPT 48\n#define MW_TIM4_IERRINTERRUPT 48\n#define MW_TIM5_TRIGGERINTERRUPT 48\n#define MW_TIM5_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM5_CAPTURECOMPARE2INTERRUPT 48\n#define MW_TIM5_CAPTURECOMPARE3INTERRUPT 48\n#define MW_TIM5_CAPTURECOMPARE4INTERRUPT 48\n#define MW_TIM5_UPDATEINTERRUPT 48\n#define MW_TIM5_STARTTIMER 49\n#define MW_TIM5_IDXINTERRUPT 48\n#define MW_TIM5_DIRINTERRUPT 48\n#define MW_TIM5_TERRINTERRUPT 48\n#define MW_TIM5_IERRINTERRUPT 48\n#define MW_TIM6_UPDATEINTERRUPT 48\n#define MW_TIM6_STARTTIMER 49\n#define MW_TIM7_UPDATEINTERRUPT 48\n#define MW_TIM7_STARTTIMER 49\n#define MW_TIM8_TRIGGERINTERRUPT 48\n#define MW_TIM8_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM8_CAPTURECOMPARE2INTERRUPT 48\n#define MW_TIM8_CAPTURECOMPARE3INTERRUPT 48\n#define MW_TIM8_CAPTURECOMPARE4INTERRUPT 48\n#define MW_TIM8_UPDATEINTERRUPT 48\n#define MW_TIM8_BREAKINTERRUPT 48\n#define MW_TIM8_STARTTIMER 49\n#define MW_TIM8_COMINTERRUPT 48\n#define MW_TIM8_IDXINTERRUPT 48\n#define MW_TIM8_DIRINTERRUPT 48\n#define MW_TIM8_TERRINTERRUPT 48\n#define MW_TIM8_IERRINTERRUPT 48\n#define MW_TIM15_TRIGGERINTERRUPT 48\n#define MW_TIM15_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM15_CAPTURECOMPARE2INTERRUPT 48\n#define MW_TIM15_UPDATEINTERRUPT 48\n#define MW_TIM15_STARTTIMER 49\n#define MW_TIM15_BREAKINTERRUPT 48\n#define MW_TIM15_COMINTERRUPT 48\n#define MW_TIM16_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM16_UPDATEINTERRUPT 48\n#define MW_TIM16_STARTTIMER 49\n#define MW_TIM16_BREAKINTERRUPT 48\n#define MW_TIM16_COMINTERRUPT 48\n#define MW_TIM17_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM17_UPDATEINTERRUPT 48\n#define MW_TIM17_STARTTIMER 49\n#define MW_TIM17_BREAKINTERRUPT 48\n#define MW_TIM17_COMINTERRUPT 48\n#define MW_TIM20_TRIGGERINTERRUPT 48\n#define MW_TIM20_CAPTURECOMPARE1INTERRUPT 48\n#define MW_TIM20_CAPTURECOMPARE2INTERRUPT 48\n#define MW_TIM20_CAPTURECOMPARE3INTERRUPT 48\n#define MW_TIM20_CAPTURECOMPARE4INTERRUPT 48\n#define MW_TIM20_UPDATEINTERRUPT 48\n#define MW_TIM20_BREAKINTERRUPT 48\n#define MW_TIM20_STARTTIMER 49\n#define MW_TIM20_COMINTERRUPT 48\n#define MW_TIM20_IDXINTERRUPT 48\n#define MW_TIM20_DIRINTERRUPT 48\n#define MW_TIM20_TERRINTERRUPT 48\n#define MW_DATAVERSION 2016.02\n#define MW_STM32_HARDWAREINTERRUPT_ID 9924\n#define MW_STM32_UARTREAD_ID 9925\n#define MW_STM32_ANALOGINPUT_ID 9931\n#define MW_STM32_PWMOUTPUT_ID 9935\n#define MW_STM32_DIGITALPORTWRITE_ID 9936\n#define MW_STM32_UARTWRITE_ID 9937\n#define MW_RTOSBASERATETASKPRIORITY 40\n#define MW_HRTIM_UPDATEEVENTSUSPENDED 48\n#define MW_HRTIM_SELECTTIMERAFORUPDATEEVENTSUSPENDED 48\n#define MW_HRTIM_SELECTTIMERBFORUPDATEEVENTSUSPENDED 48\n#define MW_HRTIM_SELECTTIMERCFORUPDATEEVENTSUSPENDED 48\n#define MW_HRTIM_SELECTTIMERDFORUPDATEEVENTSUSPENDED 48\n#define MW_HRTIM_SELECTTIMEREFORUPDATEEVENTSUSPENDED 48\n#define MW_HRTIM_SELECTTIMERFFORUPDATEEVENTSUSPENDED 48\n#define MW_HRTIM_SELECTMAINTIMERFORUPDATEEVENTSUSPENDED 48\n#define MW_HRTIM_SELECTTIMERSFORSYNCCOUNTERSTART 0\n#define MW_HRTIM_SELECTTIMERAFORSYNCCOUNTERSTART 0\n#define MW_HRTIM_SELECTTIMERBFORSYNCCOUNTERSTART 0\n#define MW_HRTIM_SELECTTIMERCFORSYNCCOUNTERSTART 0\n#define MW_HRTIM_SELECTTIMERDFORSYNCCOUNTERSTART 0\n#define MW_HRTIM_SELECTTIMEREFORSYNCCOUNTERSTART 0\n#define MW_HRTIM_SELECTTIMERFFORSYNCCOUNTERSTART 0\n#define MW_HRTIM_SELECTMAINTIMERFORSYNCCOUNTERSTART 0\n#define MW_HRTIM_TIMERINTERRUPTSELECT 0\n#define MW_HRTIM_TIMERADELAYEDPROTECTIONINTERRUPT 0\n#define MW_HRTIM_TIMERARESETROLLOVERINTERRUPT 0\n#define MW_HRTIM_TIMERAOUTPUT1RESETINTERRUPT 0\n#define MW_HRTIM_TIMERAOUTPUT2RESETINTERRUPT 0\n#define MW_HRTIM_TIMERAOUTPUT1SETINTERRUPT 0\n#define MW_HRTIM_TIMERAOUTPUT2SETINTERRUPT 0\n#define MW_HRTIM_TIMERACAPTURE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERACAPTURE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERAUPDATEEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERAREPETITIONEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERACOMPARE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERACOMPARE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERACOMPARE3EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERACOMPARE4EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERBDELAYEDPROTECTIONINTERRUPT 0\n#define MW_HRTIM_TIMERBRESETROLLOVERINTERRUPT 0\n#define MW_HRTIM_TIMERBOUTPUT1RESETINTERRUPT 0\n#define MW_HRTIM_TIMERBOUTPUT2RESETINTERRUPT 0\n#define MW_HRTIM_TIMERBOUTPUT1SETINTERRUPT 0\n#define MW_HRTIM_TIMERBOUTPUT2SETINTERRUPT 0\n#define MW_HRTIM_TIMERBCAPTURE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERBCAPTURE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERBUPDATEEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERBREPETITIONEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERBCOMPARE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERBCOMPARE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERBCOMPARE3EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERBCOMPARE4EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERCDELAYEDPROTECTIONINTERRUPT 0\n#define MW_HRTIM_TIMERCRESETROLLOVERINTERRUPT 0\n#define MW_HRTIM_TIMERCOUTPUT1RESETINTERRUPT 0\n#define MW_HRTIM_TIMERCOUTPUT2RESETINTERRUPT 0\n#define MW_HRTIM_TIMERCOUTPUT1SETINTERRUPT 0\n#define MW_HRTIM_TIMERCOUTPUT2SETINTERRUPT 0\n#define MW_HRTIM_TIMERCCAPTURE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERCCAPTURE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERCUPDATEEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERCREPETITIONEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERCCOMPARE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERCCOMPARE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERCCOMPARE3EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERCCOMPARE4EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERDDELAYEDPROTECTIONINTERRUPT 0\n#define MW_HRTIM_TIMERDRESETROLLOVERINTERRUPT 0\n#define MW_HRTIM_TIMERDOUTPUT1RESETINTERRUPT 0\n#define MW_HRTIM_TIMERDOUTPUT2RESETINTERRUPT 0\n#define MW_HRTIM_TIMERDOUTPUT1SETINTERRUPT 0\n#define MW_HRTIM_TIMERDOUTPUT2SETINTERRUPT 0\n#define MW_HRTIM_TIMERDCAPTURE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERDCAPTURE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERDUPDATEEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERDREPETITIONEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERDCOMPARE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERDCOMPARE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERDCOMPARE3EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERDCOMPARE4EVENTINTERRUPT 0\n#define MW_HRTIM_TIMEREDELAYEDPROTECTIONINTERRUPT 0\n#define MW_HRTIM_TIMERERESETROLLOVERINTERRUPT 0\n#define MW_HRTIM_TIMEREOUTPUT1RESETINTERRUPT 0\n#define MW_HRTIM_TIMEREOUTPUT2RESETINTERRUPT 0\n#define MW_HRTIM_TIMEREOUTPUT1SETINTERRUPT 0\n#define MW_HRTIM_TIMEREOUTPUT2SETINTERRUPT 0\n#define MW_HRTIM_TIMERECAPTURE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERECAPTURE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMEREUPDATEEVENTINTERRUPT 0\n#define MW_HRTIM_TIMEREREPETITIONEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERECOMPARE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERECOMPARE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERECOMPARE3EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERECOMPARE4EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERFDELAYEDPROTECTIONINTERRUPT 0\n#define MW_HRTIM_TIMERFRESETROLLOVERINTERRUPT 0\n#define MW_HRTIM_TIMERFOUTPUT1RESETINTERRUPT 0\n#define MW_HRTIM_TIMERFOUTPUT2RESETINTERRUPT 0\n#define MW_HRTIM_TIMERFOUTPUT1SETINTERRUPT 0\n#define MW_HRTIM_TIMERFOUTPUT2SETINTERRUPT 0\n#define MW_HRTIM_TIMERFCAPTURE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERFCAPTURE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERFUPDATEEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERFREPETITIONEVENTINTERRUPT 0\n#define MW_HRTIM_TIMERFCOMPARE1EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERFCOMPARE2EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERFCOMPARE3EVENTINTERRUPT 0\n#define MW_HRTIM_TIMERFCOMPARE4EVENTINTERRUPT 0\n#define MW_HRTIM_MAINTIMERRREGISTERUPDATEINTERRUPT 0\n#define MW_HRTIM_MAINTIMERSYNCEVENTINTERRUPT 0\n#define MW_HRTIM_MAINTIMERREPETITIONEVENTINTERRUPT 0\n#define MW_HRTIM_MAINTIMERCOMPARE1EVENTINTERRUPT 0\n#define MW_HRTIM_MAINTIMERCOMPARE2EVENTINTERRUPT 0\n#define MW_HRTIM_MAINTIMERCOMPARE3EVENTINTERRUPT 0\n#define MW_HRTIM_MAINTIMERCOMPARE4EVENTINTERRUPT 0\n#define MW_HRTIM_DLLCALDONEINTERRUPT 0\n#define MW_HRTIM_BURSTPRDDONETINTERRUPT 0\n#define MW_HRTIM_SYSFAULTEVENTINTERRUPT 0\n#define MW_HRTIM_FAULT1EVENTINTERRUPT 0\n#define MW_HRTIM_FAULT2EVENTINTERRUPT 0\n#define MW_HRTIM_FAULT3EVENTINTERRUPT 0\n#define MW_HRTIM_FAULT4EVENTINTERRUPT 0\n#define MW_HRTIM_FAULT5EVENTINTERRUPT 0\n#define MW_HRTIM_FAULT6EVENTINTERRUPT 0\n#define MW_TIMER_TIMERGROUP 0\n#define MW_TIMER_TIM1CONFIGUREMODULE 48\n#define MW_TIMER_TIM8CONFIGUREMODULE 48\n#define MW_TIMER_TIM20CONFIGUREMODULE 48\n#define MW_TIMER_TIM20IERRINTERRUPT 48\n#define MW_TIMER_TIM2CONFIGUREMODULE 48\n#define MW_TIMER_TIM3CONFIGUREMODULE 48\n#define MW_TIMER_TIM4CONFIGUREMODULE 48\n#define MW_TIMER_TIM5CONFIGUREMODULE 48\n#define MW_TIMER_TIM6CONFIGUREMODULE 48\n#define MW_TIMER_TIM7CONFIGUREMODULE 48\n#define MW_TIMER_TIM15CONFIGUREMODULE 48\n#define MW_TIMER_TIM16CONFIGUREMODULE 48\n#define MW_TIMER_TIM17CONFIGUREMODULE 48\n#define MW_FDCAN_MODULE 0\n#define MW_FDCAN1_NOMINALBAUDRATE 1000000\n#define MW_FDCAN1_DATABAUDRATE 1000000\n#define MW_FDCAN1_ENABLEEDGEFILTER 0\n#define MW_FDCAN1_RXF0BLOCK 0\n#define MW_FDCAN1_RXF1BLOCK 0\n#define MW_FDCAN1_INTENRX 0\n#define MW_FDCAN1_INTENRXF0 0\n#define MW_FDCAN1_INTRXF0NM 0\n#define MW_FDCAN1_INTRXF0FL 0\n#define MW_FDCAN1_INTRXF0ML 0\n#define MW_FDCAN1_INTENRXF1 0\n#define MW_FDCAN1_INTRXF1NM 0\n#define MW_FDCAN1_INTRXF1FL 0\n#define MW_FDCAN1_INTRXF1ML 0\n#define MW_FDCAN1_INTHIPRIM 0\n#define MW_FDCAN1_INTENTX 0\n#define MW_FDCAN1_INTENTXF 0\n#define MW_FDCAN1_INTTXCOMP 0\n#define MW_FDCAN1_INTTXCNCL 0\n#define MW_FDCAN1_INTTXFEMP 0\n#define MW_FDCAN1_INTENTXEVF 0\n#define MW_FDCAN1_INTTXEVNE 0\n#define MW_FDCAN1_INTTXEVML 0\n#define MW_FDCAN1_INTTXEVFL 0\n#define MW_FDCAN1_INTENOTH 0\n#define MW_FDCAN1_INTTSWRAP 0\n#define MW_FDCAN1_INTMSRMAF 0\n#define MW_FDCAN1_INTTIMOUT 0\n#define MW_FDCAN1_INTERLGOV 0\n#define MW_FDCAN1_INTERRPSV 0\n#define MW_FDCAN1_INTWRNSTS 0\n#define MW_FDCAN1_INTBOFSTS 0\n#define MW_FDCAN1_INTWACHDG 0\n#define MW_FDCAN1_INTERRARB 0\n#define MW_FDCAN1_INTERRDTA 0\n#define MW_FDCAN1_INTRSVADD 0\n#define MW_FDCAN1_GFC 0\n#define MW_FDCAN1_RRFS 1\n#define MW_FDCAN1_RRFE 1\n#define MW_FDCAN1_NMFS 2\n#define MW_FDCAN1_NMFE 2\n#define MW_FDCAN1_SF 0\n#define MW_FDCAN1_SFNUMBER 0\n#define MW_FDCAN1_SF0C 0\n#define MW_FDCAN1_SF0TYPE 2\n#define MW_FDCAN1_SF0ID1 0\n#define MW_FDCAN1_SF0ID2 0\n#define MW_FDCAN1_SF1C 0\n#define MW_FDCAN1_SF1TYPE 2\n#define MW_FDCAN1_SF1ID1 0\n#define MW_FDCAN1_SF1ID2 0\n#define MW_FDCAN1_SF2C 0\n#define MW_FDCAN1_SF2TYPE 2\n#define MW_FDCAN1_SF2ID1 0\n#define MW_FDCAN1_SF2ID2 0\n#define MW_FDCAN1_SF3C 0\n#define MW_FDCAN1_SF3TYPE 2\n#define MW_FDCAN1_SF3ID1 0\n#define MW_FDCAN1_SF3ID2 0\n#define MW_FDCAN1_SF4C 0\n#define MW_FDCAN1_SF4TYPE 2\n#define MW_FDCAN1_SF4ID1 0\n#define MW_FDCAN1_SF4ID2 0\n#define MW_FDCAN1_SF5C 0\n#define MW_FDCAN1_SF5TYPE 2\n#define MW_FDCAN1_SF5ID1 0\n#define MW_FDCAN1_SF5ID2 0\n#define MW_FDCAN1_SF6C 0\n#define MW_FDCAN1_SF6TYPE 2\n#define MW_FDCAN1_SF6ID1 0\n#define MW_FDCAN1_SF6ID2 0\n#define MW_FDCAN1_SF7C 0\n#define MW_FDCAN1_SF7TYPE 2\n#define MW_FDCAN1_SF7ID1 0\n#define MW_FDCAN1_SF7ID2 0\n#define MW_FDCAN1_SF8C 0\n#define MW_FDCAN1_SF8TYPE 2\n#define MW_FDCAN1_SF8ID1 0\n#define MW_FDCAN1_SF8ID2 0\n#define MW_FDCAN1_SF9C 0\n#define MW_FDCAN1_SF9TYPE 2\n#define MW_FDCAN1_SF9ID1 0\n#define MW_FDCAN1_SF9ID2 0\n#define MW_FDCAN1_SF10C 0\n#define MW_FDCAN1_SF10TYPE 2\n#define MW_FDCAN1_SF10ID1 0\n#define MW_FDCAN1_SF10ID2 0\n#define MW_FDCAN1_SF11C 0\n#define MW_FDCAN1_SF11TYPE 2\n#define MW_FDCAN1_SF11ID1 0\n#define MW_FDCAN1_SF11ID2 0\n#define MW_FDCAN1_SF12C 0\n#define MW_FDCAN1_SF12TYPE 2\n#define MW_FDCAN1_SF12ID1 0\n#define MW_FDCAN1_SF12ID2 0\n#define MW_FDCAN1_SF13C 0\n#define MW_FDCAN1_SF13TYPE 2\n#define MW_FDCAN1_SF13ID1 0\n#define MW_FDCAN1_SF13ID2 0\n#define MW_FDCAN1_SF14C 0\n#define MW_FDCAN1_SF14TYPE 2\n#define MW_FDCAN1_SF14ID1 0\n#define MW_FDCAN1_SF14ID2 0\n#define MW_FDCAN1_SF15C 0\n#define MW_FDCAN1_SF15TYPE 2\n#define MW_FDCAN1_SF15ID1 0\n#define MW_FDCAN1_SF15ID2 0\n#define MW_FDCAN1_SF16C 0\n#define MW_FDCAN1_SF16TYPE 2\n#define MW_FDCAN1_SF16ID1 0\n#define MW_FDCAN1_SF16ID2 0\n#define MW_FDCAN1_SF17C 0\n#define MW_FDCAN1_SF17TYPE 2\n#define MW_FDCAN1_SF17ID1 0\n#define MW_FDCAN1_SF17ID2 0\n#define MW_FDCAN1_SF18C 0\n#define MW_FDCAN1_SF18TYPE 2\n#define MW_FDCAN1_SF18ID1 0\n#define MW_FDCAN1_SF18ID2 0\n#define MW_FDCAN1_SF19C 0\n#define MW_FDCAN1_SF19TYPE 2\n#define MW_FDCAN1_SF19ID1 0\n#define MW_FDCAN1_SF19ID2 0\n#define MW_FDCAN1_SF20C 0\n#define MW_FDCAN1_SF20TYPE 2\n#define MW_FDCAN1_SF20ID1 0\n#define MW_FDCAN1_SF20ID2 0\n#define MW_FDCAN1_SF21C 0\n#define MW_FDCAN1_SF21TYPE 2\n#define MW_FDCAN1_SF21ID1 0\n#define MW_FDCAN1_SF21ID2 0\n#define MW_FDCAN1_SF22C 0\n#define MW_FDCAN1_SF22TYPE 2\n#define MW_FDCAN1_SF22ID1 0\n#define MW_FDCAN1_SF22ID2 0\n#define MW_FDCAN1_SF23C 0\n#define MW_FDCAN1_SF23TYPE 2\n#define MW_FDCAN1_SF23ID1 0\n#define MW_FDCAN1_SF23ID2 0\n#define MW_FDCAN1_SF24C 0\n#define MW_FDCAN1_SF24TYPE 2\n#define MW_FDCAN1_SF24ID1 0\n#define MW_FDCAN1_SF24ID2 0\n#define MW_FDCAN1_SF25C 0\n#define MW_FDCAN1_SF25TYPE 2\n#define MW_FDCAN1_SF25ID1 0\n#define MW_FDCAN1_SF25ID2 0\n#define MW_FDCAN1_SF26C 0\n#define MW_FDCAN1_SF26TYPE 2\n#define MW_FDCAN1_SF26ID1 0\n#define MW_FDCAN1_SF26ID2 0\n#define MW_FDCAN1_SF27C 0\n#define MW_FDCAN1_SF27TYPE 2\n#define MW_FDCAN1_SF27ID1 0\n#define MW_FDCAN1_SF27ID2 0\n#define MW_FDCAN1_SF28C 0\n#define MW_FDCAN1_SF28TYPE 2\n#define MW_FDCAN1_SF28ID1 0\n#define MW_FDCAN1_SF28ID2 0\n#define MW_FDCAN1_SF29C 0\n#define MW_FDCAN1_SF29TYPE 2\n#define MW_FDCAN1_SF29ID1 0\n#define MW_FDCAN1_SF29ID2 0\n#define MW_FDCAN1_SF30C 0\n#define MW_FDCAN1_SF30TYPE 2\n#define MW_FDCAN1_SF30ID1 0\n#define MW_FDCAN1_SF30ID2 0\n#define MW_FDCAN1_SF31C 0\n#define MW_FDCAN1_SF31TYPE 2\n#define MW_FDCAN1_SF31ID1 0\n#define MW_FDCAN1_SF31ID2 0\n#define MW_FDCAN1_SF32C 0\n#define MW_FDCAN1_SF32TYPE 2\n#define MW_FDCAN1_SF32ID1 0\n#define MW_FDCAN1_SF32ID2 0\n#define MW_FDCAN1_SF33C 0\n#define MW_FDCAN1_SF33TYPE 2\n#define MW_FDCAN1_SF33ID1 0\n#define MW_FDCAN1_SF33ID2 0\n#define MW_FDCAN1_SF34C 0\n#define MW_FDCAN1_SF34TYPE 2\n#define MW_FDCAN1_SF34ID1 0\n#define MW_FDCAN1_SF34ID2 0\n#define MW_FDCAN1_SF35C 0\n#define MW_FDCAN1_SF35TYPE 2\n#define MW_FDCAN1_SF35ID1 0\n#define MW_FDCAN1_SF35ID2 0\n#define MW_FDCAN1_SF36C 0\n#define MW_FDCAN1_SF36TYPE 2\n#define MW_FDCAN1_SF36ID1 0\n#define MW_FDCAN1_SF36ID2 0\n#define MW_FDCAN1_SF37C 0\n#define MW_FDCAN1_SF37TYPE 2\n#define MW_FDCAN1_SF37ID1 0\n#define MW_FDCAN1_SF37ID2 0\n#define MW_FDCAN1_SF38C 0\n#define MW_FDCAN1_SF38TYPE 2\n#define MW_FDCAN1_SF38ID1 0\n#define MW_FDCAN1_SF38ID2 0\n#define MW_FDCAN1_SF39C 0\n#define MW_FDCAN1_SF39TYPE 2\n#define MW_FDCAN1_SF39ID1 0\n#define MW_FDCAN1_SF39ID2 0\n#define MW_FDCAN1_SF40C 0\n#define MW_FDCAN1_SF40TYPE 2\n#define MW_FDCAN1_SF40ID1 0\n#define MW_FDCAN1_SF40ID2 0\n#define MW_FDCAN1_SF41C 0\n#define MW_FDCAN1_SF41TYPE 2\n#define MW_FDCAN1_SF41ID1 0\n#define MW_FDCAN1_SF41ID2 0\n#define MW_FDCAN1_SF42C 0\n#define MW_FDCAN1_SF42TYPE 2\n#define MW_FDCAN1_SF42ID1 0\n#define MW_FDCAN1_SF42ID2 0\n#define MW_FDCAN1_SF43C 0\n#define MW_FDCAN1_SF43TYPE 2\n#define MW_FDCAN1_SF43ID1 0\n#define MW_FDCAN1_SF43ID2 0\n#define MW_FDCAN1_SF44C 0\n#define MW_FDCAN1_SF44TYPE 2\n#define MW_FDCAN1_SF44ID1 0\n#define MW_FDCAN1_SF44ID2 0\n#define MW_FDCAN1_SF45C 0\n#define MW_FDCAN1_SF45TYPE 2\n#define MW_FDCAN1_SF45ID1 0\n#define MW_FDCAN1_SF45ID2 0\n#define MW_FDCAN1_SF46C 0\n#define MW_FDCAN1_SF46TYPE 2\n#define MW_FDCAN1_SF46ID1 0\n#define MW_FDCAN1_SF46ID2 0\n#define MW_FDCAN1_SF47C 0\n#define MW_FDCAN1_SF47TYPE 2\n#define MW_FDCAN1_SF47ID1 0\n#define MW_FDCAN1_SF47ID2 0\n#define MW_FDCAN1_SF48C 0\n#define MW_FDCAN1_SF48TYPE 2\n#define MW_FDCAN1_SF48ID1 0\n#define MW_FDCAN1_SF48ID2 0\n#define MW_FDCAN1_SF49C 0\n#define MW_FDCAN1_SF49TYPE 2\n#define MW_FDCAN1_SF49ID1 0\n#define MW_FDCAN1_SF49ID2 0\n#define MW_FDCAN1_SF50C 0\n#define MW_FDCAN1_SF50TYPE 2\n#define MW_FDCAN1_SF50ID1 0\n#define MW_FDCAN1_SF50ID2 0\n#define MW_FDCAN1_SF51C 0\n#define MW_FDCAN1_SF51TYPE 2\n#define MW_FDCAN1_SF51ID1 0\n#define MW_FDCAN1_SF51ID2 0\n#define MW_FDCAN1_SF52C 0\n#define MW_FDCAN1_SF52TYPE 2\n#define MW_FDCAN1_SF52ID1 0\n#define MW_FDCAN1_SF52ID2 0\n#define MW_FDCAN1_SF53C 0\n#define MW_FDCAN1_SF53TYPE 2\n#define MW_FDCAN1_SF53ID1 0\n#define MW_FDCAN1_SF53ID2 0\n#define MW_FDCAN1_SF54C 0\n#define MW_FDCAN1_SF54TYPE 2\n#define MW_FDCAN1_SF54ID1 0\n#define MW_FDCAN1_SF54ID2 0\n#define MW_FDCAN1_SF55C 0\n#define MW_FDCAN1_SF55TYPE 2\n#define MW_FDCAN1_SF55ID1 0\n#define MW_FDCAN1_SF55ID2 0\n#define MW_FDCAN1_SF56C 0\n#define MW_FDCAN1_SF56TYPE 2\n#define MW_FDCAN1_SF56ID1 0\n#define MW_FDCAN1_SF56ID2 0\n#define MW_FDCAN1_SF57C 0\n#define MW_FDCAN1_SF57TYPE 2\n#define MW_FDCAN1_SF57ID1 0\n#define MW_FDCAN1_SF57ID2 0\n#define MW_FDCAN1_SF58C 0\n#define MW_FDCAN1_SF58TYPE 2\n#define MW_FDCAN1_SF58ID1 0\n#define MW_FDCAN1_SF58ID2 0\n#define MW_FDCAN1_SF59C 0\n#define MW_FDCAN1_SF59TYPE 2\n#define MW_FDCAN1_SF59ID1 0\n#define MW_FDCAN1_SF59ID2 0\n#define MW_FDCAN1_SF60C 0\n#define MW_FDCAN1_SF60TYPE 2\n#define MW_FDCAN1_SF60ID1 0\n#define MW_FDCAN1_SF60ID2 0\n#define MW_FDCAN1_SF61C 0\n#define MW_FDCAN1_SF61TYPE 2\n#define MW_FDCAN1_SF61ID1 0\n#define MW_FDCAN1_SF61ID2 0\n#define MW_FDCAN1_SF62C 0\n#define MW_FDCAN1_SF62TYPE 2\n#define MW_FDCAN1_SF62ID1 0\n#define MW_FDCAN1_SF62ID2 0\n#define MW_FDCAN1_SF63C 0\n#define MW_FDCAN1_SF63TYPE 2\n#define MW_FDCAN1_SF63ID1 0\n#define MW_FDCAN1_SF63ID2 0\n#define MW_FDCAN1_SF64C 0\n#define MW_FDCAN1_SF64TYPE 2\n#define MW_FDCAN1_SF64ID1 0\n#define MW_FDCAN1_SF64ID2 0\n#define MW_FDCAN1_SF65C 0\n#define MW_FDCAN1_SF65TYPE 2\n#define MW_FDCAN1_SF65ID1 0\n#define MW_FDCAN1_SF65ID2 0\n#define MW_FDCAN1_SF66C 0\n#define MW_FDCAN1_SF66TYPE 2\n#define MW_FDCAN1_SF66ID1 0\n#define MW_FDCAN1_SF66ID2 0\n#define MW_FDCAN1_SF67C 0\n#define MW_FDCAN1_SF67TYPE 2\n#define MW_FDCAN1_SF67ID1 0\n#define MW_FDCAN1_SF67ID2 0\n#define MW_FDCAN1_SF68C 0\n#define MW_FDCAN1_SF68TYPE 2\n#define MW_FDCAN1_SF68ID1 0\n#define MW_FDCAN1_SF68ID2 0\n#define MW_FDCAN1_SF69C 0\n#define MW_FDCAN1_SF69TYPE 2\n#define MW_FDCAN1_SF69ID1 0\n#define MW_FDCAN1_SF69ID2 0\n#define MW_FDCAN1_SF70C 0\n#define MW_FDCAN1_SF70TYPE 2\n#define MW_FDCAN1_SF70ID1 0\n#define MW_FDCAN1_SF70ID2 0\n#define MW_FDCAN1_SF71C 0\n#define MW_FDCAN1_SF71TYPE 2\n#define MW_FDCAN1_SF71ID1 0\n#define MW_FDCAN1_SF71ID2 0\n#define MW_FDCAN1_SF72C 0\n#define MW_FDCAN1_SF72TYPE 2\n#define MW_FDCAN1_SF72ID1 0\n#define MW_FDCAN1_SF72ID2 0\n#define MW_FDCAN1_SF73C 0\n#define MW_FDCAN1_SF73TYPE 2\n#define MW_FDCAN1_SF73ID1 0\n#define MW_FDCAN1_SF73ID2 0\n#define MW_FDCAN1_SF74C 0\n#define MW_FDCAN1_SF74TYPE 2\n#define MW_FDCAN1_SF74ID1 0\n#define MW_FDCAN1_SF74ID2 0\n#define MW_FDCAN1_SF75C 0\n#define MW_FDCAN1_SF75TYPE 2\n#define MW_FDCAN1_SF75ID1 0\n#define MW_FDCAN1_SF75ID2 0\n#define MW_FDCAN1_SF76C 0\n#define MW_FDCAN1_SF76TYPE 2\n#define MW_FDCAN1_SF76ID1 0\n#define MW_FDCAN1_SF76ID2 0\n#define MW_FDCAN1_SF77C 0\n#define MW_FDCAN1_SF77TYPE 2\n#define MW_FDCAN1_SF77ID1 0\n#define MW_FDCAN1_SF77ID2 0\n#define MW_FDCAN1_SF78C 0\n#define MW_FDCAN1_SF78TYPE 2\n#define MW_FDCAN1_SF78ID1 0\n#define MW_FDCAN1_SF78ID2 0\n#define MW_FDCAN1_SF79C 0\n#define MW_FDCAN1_SF79TYPE 2\n#define MW_FDCAN1_SF79ID1 0\n#define MW_FDCAN1_SF79ID2 0\n#define MW_FDCAN1_SF80C 0\n#define MW_FDCAN1_SF80TYPE 2\n#define MW_FDCAN1_SF80ID1 0\n#define MW_FDCAN1_SF80ID2 0\n#define MW_FDCAN1_SF81C 0\n#define MW_FDCAN1_SF81TYPE 2\n#define MW_FDCAN1_SF81ID1 0\n#define MW_FDCAN1_SF81ID2 0\n#define MW_FDCAN1_SF82C 0\n#define MW_FDCAN1_SF82TYPE 2\n#define MW_FDCAN1_SF82ID1 0\n#define MW_FDCAN1_SF82ID2 0\n#define MW_FDCAN1_SF83C 0\n#define MW_FDCAN1_SF83TYPE 2\n#define MW_FDCAN1_SF83ID1 0\n#define MW_FDCAN1_SF83ID2 0\n#define MW_FDCAN1_SF84C 0\n#define MW_FDCAN1_SF84TYPE 2\n#define MW_FDCAN1_SF84ID1 0\n#define MW_FDCAN1_SF84ID2 0\n#define MW_FDCAN1_SF85C 0\n#define MW_FDCAN1_SF85TYPE 2\n#define MW_FDCAN1_SF85ID1 0\n#define MW_FDCAN1_SF85ID2 0\n#define MW_FDCAN1_SF86C 0\n#define MW_FDCAN1_SF86TYPE 2\n#define MW_FDCAN1_SF86ID1 0\n#define MW_FDCAN1_SF86ID2 0\n#define MW_FDCAN1_SF87C 0\n#define MW_FDCAN1_SF87TYPE 2\n#define MW_FDCAN1_SF87ID1 0\n#define MW_FDCAN1_SF87ID2 0\n#define MW_FDCAN1_SF88C 0\n#define MW_FDCAN1_SF88TYPE 2\n#define MW_FDCAN1_SF88ID1 0\n#define MW_FDCAN1_SF88ID2 0\n#define MW_FDCAN1_SF89C 0\n#define MW_FDCAN1_SF89TYPE 2\n#define MW_FDCAN1_SF89ID1 0\n#define MW_FDCAN1_SF89ID2 0\n#define MW_FDCAN1_SF90C 0\n#define MW_FDCAN1_SF90TYPE 2\n#define MW_FDCAN1_SF90ID1 0\n#define MW_FDCAN1_SF90ID2 0\n#define MW_FDCAN1_SF91C 0\n#define MW_FDCAN1_SF91TYPE 2\n#define MW_FDCAN1_SF91ID1 0\n#define MW_FDCAN1_SF91ID2 0\n#define MW_FDCAN1_SF92C 0\n#define MW_FDCAN1_SF92TYPE 2\n#define MW_FDCAN1_SF92ID1 0\n#define MW_FDCAN1_SF92ID2 0\n#define MW_FDCAN1_SF93C 0\n#define MW_FDCAN1_SF93TYPE 2\n#define MW_FDCAN1_SF93ID1 0\n#define MW_FDCAN1_SF93ID2 0\n#define MW_FDCAN1_SF94C 0\n#define MW_FDCAN1_SF94TYPE 2\n#define MW_FDCAN1_SF94ID1 0\n#define MW_FDCAN1_SF94ID2 0\n#define MW_FDCAN1_SF95C 0\n#define MW_FDCAN1_SF95TYPE 2\n#define MW_FDCAN1_SF95ID1 0\n#define MW_FDCAN1_SF95ID2 0\n#define MW_FDCAN1_SF96C 0\n#define MW_FDCAN1_SF96TYPE 2\n#define MW_FDCAN1_SF96ID1 0\n#define MW_FDCAN1_SF96ID2 0\n#define MW_FDCAN1_SF97C 0\n#define MW_FDCAN1_SF97TYPE 2\n#define MW_FDCAN1_SF97ID1 0\n#define MW_FDCAN1_SF97ID2 0\n#define MW_FDCAN1_SF98C 0\n#define MW_FDCAN1_SF98TYPE 2\n#define MW_FDCAN1_SF98ID1 0\n#define MW_FDCAN1_SF98ID2 0\n#define MW_FDCAN1_SF99C 0\n#define MW_FDCAN1_SF99TYPE 2\n#define MW_FDCAN1_SF99ID1 0\n#define MW_FDCAN1_SF99ID2 0\n#define MW_FDCAN1_SF100C 0\n#define MW_FDCAN1_SF100TYPE 2\n#define MW_FDCAN1_SF100ID1 0\n#define MW_FDCAN1_SF100ID2 0\n#define MW_FDCAN1_SF101C 0\n#define MW_FDCAN1_SF101TYPE 2\n#define MW_FDCAN1_SF101ID1 0\n#define MW_FDCAN1_SF101ID2 0\n#define MW_FDCAN1_SF102C 0\n#define MW_FDCAN1_SF102TYPE 2\n#define MW_FDCAN1_SF102ID1 0\n#define MW_FDCAN1_SF102ID2 0\n#define MW_FDCAN1_SF103C 0\n#define MW_FDCAN1_SF103TYPE 2\n#define MW_FDCAN1_SF103ID1 0\n#define MW_FDCAN1_SF103ID2 0\n#define MW_FDCAN1_SF104C 0\n#define MW_FDCAN1_SF104TYPE 2\n#define MW_FDCAN1_SF104ID1 0\n#define MW_FDCAN1_SF104ID2 0\n#define MW_FDCAN1_SF105C 0\n#define MW_FDCAN1_SF105TYPE 2\n#define MW_FDCAN1_SF105ID1 0\n#define MW_FDCAN1_SF105ID2 0\n#define MW_FDCAN1_SF106C 0\n#define MW_FDCAN1_SF106TYPE 2\n#define MW_FDCAN1_SF106ID1 0\n#define MW_FDCAN1_SF106ID2 0\n#define MW_FDCAN1_SF107C 0\n#define MW_FDCAN1_SF107TYPE 2\n#define MW_FDCAN1_SF107ID1 0\n#define MW_FDCAN1_SF107ID2 0\n#define MW_FDCAN1_SF108C 0\n#define MW_FDCAN1_SF108TYPE 2\n#define MW_FDCAN1_SF108ID1 0\n#define MW_FDCAN1_SF108ID2 0\n#define MW_FDCAN1_SF109C 0\n#define MW_FDCAN1_SF109TYPE 2\n#define MW_FDCAN1_SF109ID1 0\n#define MW_FDCAN1_SF109ID2 0\n#define MW_FDCAN1_SF110C 0\n#define MW_FDCAN1_SF110TYPE 2\n#define MW_FDCAN1_SF110ID1 0\n#define MW_FDCAN1_SF110ID2 0\n#define MW_FDCAN1_SF111C 0\n#define MW_FDCAN1_SF111TYPE 2\n#define MW_FDCAN1_SF111ID1 0\n#define MW_FDCAN1_SF111ID2 0\n#define MW_FDCAN1_SF112C 0\n#define MW_FDCAN1_SF112TYPE 2\n#define MW_FDCAN1_SF112ID1 0\n#define MW_FDCAN1_SF112ID2 0\n#define MW_FDCAN1_SF113C 0\n#define MW_FDCAN1_SF113TYPE 2\n#define MW_FDCAN1_SF113ID1 0\n#define MW_FDCAN1_SF113ID2 0\n#define MW_FDCAN1_SF114C 0\n#define MW_FDCAN1_SF114TYPE 2\n#define MW_FDCAN1_SF114ID1 0\n#define MW_FDCAN1_SF114ID2 0\n#define MW_FDCAN1_SF115C 0\n#define MW_FDCAN1_SF115TYPE 2\n#define MW_FDCAN1_SF115ID1 0\n#define MW_FDCAN1_SF115ID2 0\n#define MW_FDCAN1_SF116C 0\n#define MW_FDCAN1_SF116TYPE 2\n#define MW_FDCAN1_SF116ID1 0\n#define MW_FDCAN1_SF116ID2 0\n#define MW_FDCAN1_SF117C 0\n#define MW_FDCAN1_SF117TYPE 2\n#define MW_FDCAN1_SF117ID1 0\n#define MW_FDCAN1_SF117ID2 0\n#define MW_FDCAN1_SF118C 0\n#define MW_FDCAN1_SF118TYPE 2\n#define MW_FDCAN1_SF118ID1 0\n#define MW_FDCAN1_SF118ID2 0\n#define MW_FDCAN1_SF119C 0\n#define MW_FDCAN1_SF119TYPE 2\n#define MW_FDCAN1_SF119ID1 0\n#define MW_FDCAN1_SF119ID2 0\n#define MW_FDCAN1_SF120C 0\n#define MW_FDCAN1_SF120TYPE 2\n#define MW_FDCAN1_SF120ID1 0\n#define MW_FDCAN1_SF120ID2 0\n#define MW_FDCAN1_SF121C 0\n#define MW_FDCAN1_SF121TYPE 2\n#define MW_FDCAN1_SF121ID1 0\n#define MW_FDCAN1_SF121ID2 0\n#define MW_FDCAN1_SF122C 0\n#define MW_FDCAN1_SF122TYPE 2\n#define MW_FDCAN1_SF122ID1 0\n#define MW_FDCAN1_SF122ID2 0\n#define MW_FDCAN1_SF123C 0\n#define MW_FDCAN1_SF123TYPE 2\n#define MW_FDCAN1_SF123ID1 0\n#define MW_FDCAN1_SF123ID2 0\n#define MW_FDCAN1_SF124C 0\n#define MW_FDCAN1_SF124TYPE 2\n#define MW_FDCAN1_SF124ID1 0\n#define MW_FDCAN1_SF124ID2 0\n#define MW_FDCAN1_SF125C 0\n#define MW_FDCAN1_SF125TYPE 2\n#define MW_FDCAN1_SF125ID1 0\n#define MW_FDCAN1_SF125ID2 0\n#define MW_FDCAN1_SF126C 0\n#define MW_FDCAN1_SF126TYPE 2\n#define MW_FDCAN1_SF126ID1 0\n#define MW_FDCAN1_SF126ID2 0\n#define MW_FDCAN1_SF127C 0\n#define MW_FDCAN1_SF127TYPE 2\n#define MW_FDCAN1_SF127ID1 0\n#define MW_FDCAN1_SF127ID2 0\n#define MW_FDCAN1_EF 0\n#define MW_FDCAN1_EFNUMBER 0\n#define MW_FDCAN1_EF0C 0\n#define MW_FDCAN1_EF0TYPE 2\n#define MW_FDCAN1_EF0ID1 0\n#define MW_FDCAN1_EF0ID2 0\n#define MW_FDCAN1_EF1C 0\n#define MW_FDCAN1_EF1TYPE 2\n#define MW_FDCAN1_EF1ID1 0\n#define MW_FDCAN1_EF1ID2 0\n#define MW_FDCAN1_EF2C 0\n#define MW_FDCAN1_EF2TYPE 2\n#define MW_FDCAN1_EF2ID1 0\n#define MW_FDCAN1_EF2ID2 0\n#define MW_FDCAN1_EF3C 0\n#define MW_FDCAN1_EF3TYPE 2\n#define MW_FDCAN1_EF3ID1 0\n#define MW_FDCAN1_EF3ID2 0\n#define MW_FDCAN1_EF4C 0\n#define MW_FDCAN1_EF4TYPE 2\n#define MW_FDCAN1_EF4ID1 0\n#define MW_FDCAN1_EF4ID2 0\n#define MW_FDCAN1_EF5C 0\n#define MW_FDCAN1_EF5TYPE 2\n#define MW_FDCAN1_EF5ID1 0\n#define MW_FDCAN1_EF5ID2 0\n#define MW_FDCAN1_EF6C 0\n#define MW_FDCAN1_EF6TYPE 2\n#define MW_FDCAN1_EF6ID1 0\n#define MW_FDCAN1_EF6ID2 0\n#define MW_FDCAN1_EF7C 0\n#define MW_FDCAN1_EF7TYPE 2\n#define MW_FDCAN1_EF7ID1 0\n#define MW_FDCAN1_EF7ID2 0\n#define MW_FDCAN1_EF8C 0\n#define MW_FDCAN1_EF8TYPE 2\n#define MW_FDCAN1_EF8ID1 0\n#define MW_FDCAN1_EF8ID2 0\n#define MW_FDCAN1_EF9C 0\n#define MW_FDCAN1_EF9TYPE 2\n#define MW_FDCAN1_EF9ID1 0\n#define MW_FDCAN1_EF9ID2 0\n#define MW_FDCAN1_EF10C 0\n#define MW_FDCAN1_EF10TYPE 2\n#define MW_FDCAN1_EF10ID1 0\n#define MW_FDCAN1_EF10ID2 0\n#define MW_FDCAN1_EF11C 0\n#define MW_FDCAN1_EF11TYPE 2\n#define MW_FDCAN1_EF11ID1 0\n#define MW_FDCAN1_EF11ID2 0\n#define MW_FDCAN1_EF12C 0\n#define MW_FDCAN1_EF12TYPE 2\n#define MW_FDCAN1_EF12ID1 0\n#define MW_FDCAN1_EF12ID2 0\n#define MW_FDCAN1_EF13C 0\n#define MW_FDCAN1_EF13TYPE 2\n#define MW_FDCAN1_EF13ID1 0\n#define MW_FDCAN1_EF13ID2 0\n#define MW_FDCAN1_EF14C 0\n#define MW_FDCAN1_EF14TYPE 2\n#define MW_FDCAN1_EF14ID1 0\n#define MW_FDCAN1_EF14ID2 0\n#define MW_FDCAN1_EF15C 0\n#define MW_FDCAN1_EF15TYPE 2\n#define MW_FDCAN1_EF15ID1 0\n#define MW_FDCAN1_EF15ID2 0\n#define MW_FDCAN1_EF16C 0\n#define MW_FDCAN1_EF16TYPE 2\n#define MW_FDCAN1_EF16ID1 0\n#define MW_FDCAN1_EF16ID2 0\n#define MW_FDCAN1_EF17C 0\n#define MW_FDCAN1_EF17TYPE 2\n#define MW_FDCAN1_EF17ID1 0\n#define MW_FDCAN1_EF17ID2 0\n#define MW_FDCAN1_EF18C 0\n#define MW_FDCAN1_EF18TYPE 2\n#define MW_FDCAN1_EF18ID1 0\n#define MW_FDCAN1_EF18ID2 0\n#define MW_FDCAN1_EF19C 0\n#define MW_FDCAN1_EF19TYPE 2\n#define MW_FDCAN1_EF19ID1 0\n#define MW_FDCAN1_EF19ID2 0\n#define MW_FDCAN1_EF20C 0\n#define MW_FDCAN1_EF20TYPE 2\n#define MW_FDCAN1_EF20ID1 0\n#define MW_FDCAN1_EF20ID2 0\n#define MW_FDCAN1_EF21C 0\n#define MW_FDCAN1_EF21TYPE 2\n#define MW_FDCAN1_EF21ID1 0\n#define MW_FDCAN1_EF21ID2 0\n#define MW_FDCAN1_EF22C 0\n#define MW_FDCAN1_EF22TYPE 2\n#define MW_FDCAN1_EF22ID1 0\n#define MW_FDCAN1_EF22ID2 0\n#define MW_FDCAN1_EF23C 0\n#define MW_FDCAN1_EF23TYPE 2\n#define MW_FDCAN1_EF23ID1 0\n#define MW_FDCAN1_EF23ID2 0\n#define MW_FDCAN1_EF24C 0\n#define MW_FDCAN1_EF24TYPE 2\n#define MW_FDCAN1_EF24ID1 0\n#define MW_FDCAN1_EF24ID2 0\n#define MW_FDCAN1_EF25C 0\n#define MW_FDCAN1_EF25TYPE 2\n#define MW_FDCAN1_EF25ID1 0\n#define MW_FDCAN1_EF25ID2 0\n#define MW_FDCAN1_EF26C 0\n#define MW_FDCAN1_EF26TYPE 2\n#define MW_FDCAN1_EF26ID1 0\n#define MW_FDCAN1_EF26ID2 0\n#define MW_FDCAN1_EF27C 0\n#define MW_FDCAN1_EF27TYPE 2\n#define MW_FDCAN1_EF27ID1 0\n#define MW_FDCAN1_EF27ID2 0\n#define MW_FDCAN1_EF28C 0\n#define MW_FDCAN1_EF28TYPE 2\n#define MW_FDCAN1_EF28ID1 0\n#define MW_FDCAN1_EF28ID2 0\n#define MW_FDCAN1_EF29C 0\n#define MW_FDCAN1_EF29TYPE 2\n#define MW_FDCAN1_EF29ID1 0\n#define MW_FDCAN1_EF29ID2 0\n#define MW_FDCAN1_EF30C 0\n#define MW_FDCAN1_EF30TYPE 2\n#define MW_FDCAN1_EF30ID1 0\n#define MW_FDCAN1_EF30ID2 0\n#define MW_FDCAN1_EF31C 0\n#define MW_FDCAN1_EF31TYPE 2\n#define MW_FDCAN1_EF31ID1 0\n#define MW_FDCAN1_EF31ID2 0\n#define MW_FDCAN1_EF32C 0\n#define MW_FDCAN1_EF32TYPE 2\n#define MW_FDCAN1_EF32ID1 0\n#define MW_FDCAN1_EF32ID2 0\n#define MW_FDCAN1_EF33C 0\n#define MW_FDCAN1_EF33TYPE 2\n#define MW_FDCAN1_EF33ID1 0\n#define MW_FDCAN1_EF33ID2 0\n#define MW_FDCAN1_EF34C 0\n#define MW_FDCAN1_EF34TYPE 2\n#define MW_FDCAN1_EF34ID1 0\n#define MW_FDCAN1_EF34ID2 0\n#define MW_FDCAN1_EF35C 0\n#define MW_FDCAN1_EF35TYPE 2\n#define MW_FDCAN1_EF35ID1 0\n#define MW_FDCAN1_EF35ID2 0\n#define MW_FDCAN1_EF36C 0\n#define MW_FDCAN1_EF36TYPE 2\n#define MW_FDCAN1_EF36ID1 0\n#define MW_FDCAN1_EF36ID2 0\n#define MW_FDCAN1_EF37C 0\n#define MW_FDCAN1_EF37TYPE 2\n#define MW_FDCAN1_EF37ID1 0\n#define MW_FDCAN1_EF37ID2 0\n#define MW_FDCAN1_EF38C 0\n#define MW_FDCAN1_EF38TYPE 2\n#define MW_FDCAN1_EF38ID1 0\n#define MW_FDCAN1_EF38ID2 0\n#define MW_FDCAN1_EF39C 0\n#define MW_FDCAN1_EF39TYPE 2\n#define MW_FDCAN1_EF39ID1 0\n#define MW_FDCAN1_EF39ID2 0\n#define MW_FDCAN1_EF40C 0\n#define MW_FDCAN1_EF40TYPE 2\n#define MW_FDCAN1_EF40ID1 0\n#define MW_FDCAN1_EF40ID2 0\n#define MW_FDCAN1_EF41C 0\n#define MW_FDCAN1_EF41TYPE 2\n#define MW_FDCAN1_EF41ID1 0\n#define MW_FDCAN1_EF41ID2 0\n#define MW_FDCAN1_EF42C 0\n#define MW_FDCAN1_EF42TYPE 2\n#define MW_FDCAN1_EF42ID1 0\n#define MW_FDCAN1_EF42ID2 0\n#define MW_FDCAN1_EF43C 0\n#define MW_FDCAN1_EF43TYPE 2\n#define MW_FDCAN1_EF43ID1 0\n#define MW_FDCAN1_EF43ID2 0\n#define MW_FDCAN1_EF44C 0\n#define MW_FDCAN1_EF44TYPE 2\n#define MW_FDCAN1_EF44ID1 0\n#define MW_FDCAN1_EF44ID2 0\n#define MW_FDCAN1_EF45C 0\n#define MW_FDCAN1_EF45TYPE 2\n#define MW_FDCAN1_EF45ID1 0\n#define MW_FDCAN1_EF45ID2 0\n#define MW_FDCAN1_EF46C 0\n#define MW_FDCAN1_EF46TYPE 2\n#define MW_FDCAN1_EF46ID1 0\n#define MW_FDCAN1_EF46ID2 0\n#define MW_FDCAN1_EF47C 0\n#define MW_FDCAN1_EF47TYPE 2\n#define MW_FDCAN1_EF47ID1 0\n#define MW_FDCAN1_EF47ID2 0\n#define MW_FDCAN1_EF48C 0\n#define MW_FDCAN1_EF48TYPE 2\n#define MW_FDCAN1_EF48ID1 0\n#define MW_FDCAN1_EF48ID2 0\n#define MW_FDCAN1_EF49C 0\n#define MW_FDCAN1_EF49TYPE 2\n#define MW_FDCAN1_EF49ID1 0\n#define MW_FDCAN1_EF49ID2 0\n#define MW_FDCAN1_EF50C 0\n#define MW_FDCAN1_EF50TYPE 2\n#define MW_FDCAN1_EF50ID1 0\n#define MW_FDCAN1_EF50ID2 0\n#define MW_FDCAN1_EF51C 0\n#define MW_FDCAN1_EF51TYPE 2\n#define MW_FDCAN1_EF51ID1 0\n#define MW_FDCAN1_EF51ID2 0\n#define MW_FDCAN1_EF52C 0\n#define MW_FDCAN1_EF52TYPE 2\n#define MW_FDCAN1_EF52ID1 0\n#define MW_FDCAN1_EF52ID2 0\n#define MW_FDCAN1_EF53C 0\n#define MW_FDCAN1_EF53TYPE 2\n#define MW_FDCAN1_EF53ID1 0\n#define MW_FDCAN1_EF53ID2 0\n#define MW_FDCAN1_EF54C 0\n#define MW_FDCAN1_EF54TYPE 2\n#define MW_FDCAN1_EF54ID1 0\n#define MW_FDCAN1_EF54ID2 0\n#define MW_FDCAN1_EF55C 0\n#define MW_FDCAN1_EF55TYPE 2\n#define MW_FDCAN1_EF55ID1 0\n#define MW_FDCAN1_EF55ID2 0\n#define MW_FDCAN1_EF56C 0\n#define MW_FDCAN1_EF56TYPE 2\n#define MW_FDCAN1_EF56ID1 0\n#define MW_FDCAN1_EF56ID2 0\n#define MW_FDCAN1_EF57C 0\n#define MW_FDCAN1_EF57TYPE 2\n#define MW_FDCAN1_EF57ID1 0\n#define MW_FDCAN1_EF57ID2 0\n#define MW_FDCAN1_EF58C 0\n#define MW_FDCAN1_EF58TYPE 2\n#define MW_FDCAN1_EF58ID1 0\n#define MW_FDCAN1_EF58ID2 0\n#define MW_FDCAN1_EF59C 0\n#define MW_FDCAN1_EF59TYPE 2\n#define MW_FDCAN1_EF59ID1 0\n#define MW_FDCAN1_EF59ID2 0\n#define MW_FDCAN1_EF60C 0\n#define MW_FDCAN1_EF60TYPE 2\n#define MW_FDCAN1_EF60ID1 0\n#define MW_FDCAN1_EF60ID2 0\n#define MW_FDCAN1_EF61C 0\n#define MW_FDCAN1_EF61TYPE 2\n#define MW_FDCAN1_EF61ID1 0\n#define MW_FDCAN1_EF61ID2 0\n#define MW_FDCAN1_EF62C 0\n#define MW_FDCAN1_EF62TYPE 2\n#define MW_FDCAN1_EF62ID1 0\n#define MW_FDCAN1_EF62ID2 0\n#define MW_FDCAN1_EF63C 0\n#define MW_FDCAN1_EF63TYPE 2\n#define MW_FDCAN1_EF63ID1 0\n#define MW_FDCAN1_EF63ID2 0\n#define MW_FDCAN2_NOMINALBAUDRATE 1000000\n#define MW_FDCAN2_DATABAUDRATE 1000000\n#define MW_FDCAN2_ENABLEEDGEFILTER 0\n#define MW_FDCAN2_RXF0BLOCK 0\n#define MW_FDCAN2_RXF1BLOCK 0\n#define MW_FDCAN2_INTENRX 0\n#define MW_FDCAN2_INTENRXF0 0\n#define MW_FDCAN2_INTRXF0NM 0\n#define MW_FDCAN2_INTRXF0FL 0\n#define MW_FDCAN2_INTRXF0ML 0\n#define MW_FDCAN2_INTENRXF1 0\n#define MW_FDCAN2_INTRXF1NM 0\n#define MW_FDCAN2_INTRXF1FL 0\n#define MW_FDCAN2_INTRXF1ML 0\n#define MW_FDCAN2_INTHIPRIM 0\n#define MW_FDCAN2_INTENTX 0\n#define MW_FDCAN2_INTENTXF 0\n#define MW_FDCAN2_INTTXCOMP 0\n#define MW_FDCAN2_INTTXCNCL 0\n#define MW_FDCAN2_INTTXFEMP 0\n#define MW_FDCAN2_INTENTXEVF 0\n#define MW_FDCAN2_INTTXEVNE 0\n#define MW_FDCAN2_INTTXEVML 0\n#define MW_FDCAN2_INTTXEVFL 0\n#define MW_FDCAN2_INTENOTH 0\n#define MW_FDCAN2_INTTSWRAP 0\n#define MW_FDCAN2_INTMSRMAF 0\n#define MW_FDCAN2_INTTIMOUT 0\n#define MW_FDCAN2_INTERLGOV 0\n#define MW_FDCAN2_INTERRPSV 0\n#define MW_FDCAN2_INTWRNSTS 0\n#define MW_FDCAN2_INTBOFSTS 0\n#define MW_FDCAN2_INTWACHDG 0\n#define MW_FDCAN2_INTERRARB 0\n#define MW_FDCAN2_INTERRDTA 0\n#define MW_FDCAN2_INTRSVADD 0\n#define MW_FDCAN2_GFC 0\n#define MW_FDCAN2_RRFS 1\n#define MW_FDCAN2_RRFE 1\n#define MW_FDCAN2_NMFS 2\n#define MW_FDCAN2_NMFE 2\n#define MW_FDCAN2_SF 0\n#define MW_FDCAN2_SFNUMBER 0\n#define MW_FDCAN2_SF0C 0\n#define MW_FDCAN2_SF0TYPE 2\n#define MW_FDCAN2_SF0ID1 0\n#define MW_FDCAN2_SF0ID2 0\n#define MW_FDCAN2_SF1C 0\n#define MW_FDCAN2_SF1TYPE 2\n#define MW_FDCAN2_SF1ID1 0\n#define MW_FDCAN2_SF1ID2 0\n#define MW_FDCAN2_SF2C 0\n#define MW_FDCAN2_SF2TYPE 2\n#define MW_FDCAN2_SF2ID1 0\n#define MW_FDCAN2_SF2ID2 0\n#define MW_FDCAN2_SF3C 0\n#define MW_FDCAN2_SF3TYPE 2\n#define MW_FDCAN2_SF3ID1 0\n#define MW_FDCAN2_SF3ID2 0\n#define MW_FDCAN2_SF4C 0\n#define MW_FDCAN2_SF4TYPE 2\n#define MW_FDCAN2_SF4ID1 0\n#define MW_FDCAN2_SF4ID2 0\n#define MW_FDCAN2_SF5C 0\n#define MW_FDCAN2_SF5TYPE 2\n#define MW_FDCAN2_SF5ID1 0\n#define MW_FDCAN2_SF5ID2 0\n#define MW_FDCAN2_SF6C 0\n#define MW_FDCAN2_SF6TYPE 2\n#define MW_FDCAN2_SF6ID1 0\n#define MW_FDCAN2_SF6ID2 0\n#define MW_FDCAN2_SF7C 0\n#define MW_FDCAN2_SF7TYPE 2\n#define MW_FDCAN2_SF7ID1 0\n#define MW_FDCAN2_SF7ID2 0\n#define MW_FDCAN2_SF8C 0\n#define MW_FDCAN2_SF8TYPE 2\n#define MW_FDCAN2_SF8ID1 0\n#define MW_FDCAN2_SF8ID2 0\n#define MW_FDCAN2_SF9C 0\n#define MW_FDCAN2_SF9TYPE 2\n#define MW_FDCAN2_SF9ID1 0\n#define MW_FDCAN2_SF9ID2 0\n#define MW_FDCAN2_SF10C 0\n#define MW_FDCAN2_SF10TYPE 2\n#define MW_FDCAN2_SF10ID1 0\n#define MW_FDCAN2_SF10ID2 0\n#define MW_FDCAN2_SF11C 0\n#define MW_FDCAN2_SF11TYPE 2\n#define MW_FDCAN2_SF11ID1 0\n#define MW_FDCAN2_SF11ID2 0\n#define MW_FDCAN2_SF12C 0\n#define MW_FDCAN2_SF12TYPE 2\n#define MW_FDCAN2_SF12ID1 0\n#define MW_FDCAN2_SF12ID2 0\n#define MW_FDCAN2_SF13C 0\n#define MW_FDCAN2_SF13TYPE 2\n#define MW_FDCAN2_SF13ID1 0\n#define MW_FDCAN2_SF13ID2 0\n#define MW_FDCAN2_SF14C 0\n#define MW_FDCAN2_SF14TYPE 2\n#define MW_FDCAN2_SF14ID1 0\n#define MW_FDCAN2_SF14ID2 0\n#define MW_FDCAN2_SF15C 0\n#define MW_FDCAN2_SF15TYPE 2\n#define MW_FDCAN2_SF15ID1 0\n#define MW_FDCAN2_SF15ID2 0\n#define MW_FDCAN2_SF16C 0\n#define MW_FDCAN2_SF16TYPE 2\n#define MW_FDCAN2_SF16ID1 0\n#define MW_FDCAN2_SF16ID2 0\n#define MW_FDCAN2_SF17C 0\n#define MW_FDCAN2_SF17TYPE 2\n#define MW_FDCAN2_SF17ID1 0\n#define MW_FDCAN2_SF17ID2 0\n#define MW_FDCAN2_SF18C 0\n#define MW_FDCAN2_SF18TYPE 2\n#define MW_FDCAN2_SF18ID1 0\n#define MW_FDCAN2_SF18ID2 0\n#define MW_FDCAN2_SF19C 0\n#define MW_FDCAN2_SF19TYPE 2\n#define MW_FDCAN2_SF19ID1 0\n#define MW_FDCAN2_SF19ID2 0\n#define MW_FDCAN2_SF20C 0\n#define MW_FDCAN2_SF20TYPE 2\n#define MW_FDCAN2_SF20ID1 0\n#define MW_FDCAN2_SF20ID2 0\n#define MW_FDCAN2_SF21C 0\n#define MW_FDCAN2_SF21TYPE 2\n#define MW_FDCAN2_SF21ID1 0\n#define MW_FDCAN2_SF21ID2 0\n#define MW_FDCAN2_SF22C 0\n#define MW_FDCAN2_SF22TYPE 2\n#define MW_FDCAN2_SF22ID1 0\n#define MW_FDCAN2_SF22ID2 0\n#define MW_FDCAN2_SF23C 0\n#define MW_FDCAN2_SF23TYPE 2\n#define MW_FDCAN2_SF23ID1 0\n#define MW_FDCAN2_SF23ID2 0\n#define MW_FDCAN2_SF24C 0\n#define MW_FDCAN2_SF24TYPE 2\n#define MW_FDCAN2_SF24ID1 0\n#define MW_FDCAN2_SF24ID2 0\n#define MW_FDCAN2_SF25C 0\n#define MW_FDCAN2_SF25TYPE 2\n#define MW_FDCAN2_SF25ID1 0\n#define MW_FDCAN2_SF25ID2 0\n#define MW_FDCAN2_SF26C 0\n#define MW_FDCAN2_SF26TYPE 2\n#define MW_FDCAN2_SF26ID1 0\n#define MW_FDCAN2_SF26ID2 0\n#define MW_FDCAN2_SF27C 0\n#define MW_FDCAN2_SF27TYPE 2\n#define MW_FDCAN2_SF27ID1 0\n#define MW_FDCAN2_SF27ID2 0\n#define MW_FDCAN2_SF28C 0\n#define MW_FDCAN2_SF28TYPE 2\n#define MW_FDCAN2_SF28ID1 0\n#define MW_FDCAN2_SF28ID2 0\n#define MW_FDCAN2_SF29C 0\n#define MW_FDCAN2_SF29TYPE 2\n#define MW_FDCAN2_SF29ID1 0\n#define MW_FDCAN2_SF29ID2 0\n#define MW_FDCAN2_SF30C 0\n#define MW_FDCAN2_SF30TYPE 2\n#define MW_FDCAN2_SF30ID1 0\n#define MW_FDCAN2_SF30ID2 0\n#define MW_FDCAN2_SF31C 0\n#define MW_FDCAN2_SF31TYPE 2\n#define MW_FDCAN2_SF31ID1 0\n#define MW_FDCAN2_SF31ID2 0\n#define MW_FDCAN2_SF32C 0\n#define MW_FDCAN2_SF32TYPE 2\n#define MW_FDCAN2_SF32ID1 0\n#define MW_FDCAN2_SF32ID2 0\n#define MW_FDCAN2_SF33C 0\n#define MW_FDCAN2_SF33TYPE 2\n#define MW_FDCAN2_SF33ID1 0\n#define MW_FDCAN2_SF33ID2 0\n#define MW_FDCAN2_SF34C 0\n#define MW_FDCAN2_SF34TYPE 2\n#define MW_FDCAN2_SF34ID1 0\n#define MW_FDCAN2_SF34ID2 0\n#define MW_FDCAN2_SF35C 0\n#define MW_FDCAN2_SF35TYPE 2\n#define MW_FDCAN2_SF35ID1 0\n#define MW_FDCAN2_SF35ID2 0\n#define MW_FDCAN2_SF36C 0\n#define MW_FDCAN2_SF36TYPE 2\n#define MW_FDCAN2_SF36ID1 0\n#define MW_FDCAN2_SF36ID2 0\n#define MW_FDCAN2_SF37C 0\n#define MW_FDCAN2_SF37TYPE 2\n#define MW_FDCAN2_SF37ID1 0\n#define MW_FDCAN2_SF37ID2 0\n#define MW_FDCAN2_SF38C 0\n#define MW_FDCAN2_SF38TYPE 2\n#define MW_FDCAN2_SF38ID1 0\n#define MW_FDCAN2_SF38ID2 0\n#define MW_FDCAN2_SF39C 0\n#define MW_FDCAN2_SF39TYPE 2\n#define MW_FDCAN2_SF39ID1 0\n#define MW_FDCAN2_SF39ID2 0\n#define MW_FDCAN2_SF40C 0\n#define MW_FDCAN2_SF40TYPE 2\n#define MW_FDCAN2_SF40ID1 0\n#define MW_FDCAN2_SF40ID2 0\n#define MW_FDCAN2_SF41C 0\n#define MW_FDCAN2_SF41TYPE 2\n#define MW_FDCAN2_SF41ID1 0\n#define MW_FDCAN2_SF41ID2 0\n#define MW_FDCAN2_SF42C 0\n#define MW_FDCAN2_SF42TYPE 2\n#define MW_FDCAN2_SF42ID1 0\n#define MW_FDCAN2_SF42ID2 0\n#define MW_FDCAN2_SF43C 0\n#define MW_FDCAN2_SF43TYPE 2\n#define MW_FDCAN2_SF43ID1 0\n#define MW_FDCAN2_SF43ID2 0\n#define MW_FDCAN2_SF44C 0\n#define MW_FDCAN2_SF44TYPE 2\n#define MW_FDCAN2_SF44ID1 0\n#define MW_FDCAN2_SF44ID2 0\n#define MW_FDCAN2_SF45C 0\n#define MW_FDCAN2_SF45TYPE 2\n#define MW_FDCAN2_SF45ID1 0\n#define MW_FDCAN2_SF45ID2 0\n#define MW_FDCAN2_SF46C 0\n#define MW_FDCAN2_SF46TYPE 2\n#define MW_FDCAN2_SF46ID1 0\n#define MW_FDCAN2_SF46ID2 0\n#define MW_FDCAN2_SF47C 0\n#define MW_FDCAN2_SF47TYPE 2\n#define MW_FDCAN2_SF47ID1 0\n#define MW_FDCAN2_SF47ID2 0\n#define MW_FDCAN2_SF48C 0\n#define MW_FDCAN2_SF48TYPE 2\n#define MW_FDCAN2_SF48ID1 0\n#define MW_FDCAN2_SF48ID2 0\n#define MW_FDCAN2_SF49C 0\n#define MW_FDCAN2_SF49TYPE 2\n#define MW_FDCAN2_SF49ID1 0\n#define MW_FDCAN2_SF49ID2 0\n#define MW_FDCAN2_SF50C 0\n#define MW_FDCAN2_SF50TYPE 2\n#define MW_FDCAN2_SF50ID1 0\n#define MW_FDCAN2_SF50ID2 0\n#define MW_FDCAN2_SF51C 0\n#define MW_FDCAN2_SF51TYPE 2\n#define MW_FDCAN2_SF51ID1 0\n#define MW_FDCAN2_SF51ID2 0\n#define MW_FDCAN2_SF52C 0\n#define MW_FDCAN2_SF52TYPE 2\n#define MW_FDCAN2_SF52ID1 0\n#define MW_FDCAN2_SF52ID2 0\n#define MW_FDCAN2_SF53C 0\n#define MW_FDCAN2_SF53TYPE 2\n#define MW_FDCAN2_SF53ID1 0\n#define MW_FDCAN2_SF53ID2 0\n#define MW_FDCAN2_SF54C 0\n#define MW_FDCAN2_SF54TYPE 2\n#define MW_FDCAN2_SF54ID1 0\n#define MW_FDCAN2_SF54ID2 0\n#define MW_FDCAN2_SF55C 0\n#define MW_FDCAN2_SF55TYPE 2\n#define MW_FDCAN2_SF55ID1 0\n#define MW_FDCAN2_SF55ID2 0\n#define MW_FDCAN2_SF56C 0\n#define MW_FDCAN2_SF56TYPE 2\n#define MW_FDCAN2_SF56ID1 0\n#define MW_FDCAN2_SF56ID2 0\n#define MW_FDCAN2_SF57C 0\n#define MW_FDCAN2_SF57TYPE 2\n#define MW_FDCAN2_SF57ID1 0\n#define MW_FDCAN2_SF57ID2 0\n#define MW_FDCAN2_SF58C 0\n#define MW_FDCAN2_SF58TYPE 2\n#define MW_FDCAN2_SF58ID1 0\n#define MW_FDCAN2_SF58ID2 0\n#define MW_FDCAN2_SF59C 0\n#define MW_FDCAN2_SF59TYPE 2\n#define MW_FDCAN2_SF59ID1 0\n#define MW_FDCAN2_SF59ID2 0\n#define MW_FDCAN2_SF60C 0\n#define MW_FDCAN2_SF60TYPE 2\n#define MW_FDCAN2_SF60ID1 0\n#define MW_FDCAN2_SF60ID2 0\n#define MW_FDCAN2_SF61C 0\n#define MW_FDCAN2_SF61TYPE 2\n#define MW_FDCAN2_SF61ID1 0\n#define MW_FDCAN2_SF61ID2 0\n#define MW_FDCAN2_SF62C 0\n#define MW_FDCAN2_SF62TYPE 2\n#define MW_FDCAN2_SF62ID1 0\n#define MW_FDCAN2_SF62ID2 0\n#define MW_FDCAN2_SF63C 0\n#define MW_FDCAN2_SF63TYPE 2\n#define MW_FDCAN2_SF63ID1 0\n#define MW_FDCAN2_SF63ID2 0\n#define MW_FDCAN2_SF64C 0\n#define MW_FDCAN2_SF64TYPE 2\n#define MW_FDCAN2_SF64ID1 0\n#define MW_FDCAN2_SF64ID2 0\n#define MW_FDCAN2_SF65C 0\n#define MW_FDCAN2_SF65TYPE 2\n#define MW_FDCAN2_SF65ID1 0\n#define MW_FDCAN2_SF65ID2 0\n#define MW_FDCAN2_SF66C 0\n#define MW_FDCAN2_SF66TYPE 2\n#define MW_FDCAN2_SF66ID1 0\n#define MW_FDCAN2_SF66ID2 0\n#define MW_FDCAN2_SF67C 0\n#define MW_FDCAN2_SF67TYPE 2\n#define MW_FDCAN2_SF67ID1 0\n#define MW_FDCAN2_SF67ID2 0\n#define MW_FDCAN2_SF68C 0\n#define MW_FDCAN2_SF68TYPE 2\n#define MW_FDCAN2_SF68ID1 0\n#define MW_FDCAN2_SF68ID2 0\n#define MW_FDCAN2_SF69C 0\n#define MW_FDCAN2_SF69TYPE 2\n#define MW_FDCAN2_SF69ID1 0\n#define MW_FDCAN2_SF69ID2 0\n#define MW_FDCAN2_SF70C 0\n#define MW_FDCAN2_SF70TYPE 2\n#define MW_FDCAN2_SF70ID1 0\n#define MW_FDCAN2_SF70ID2 0\n#define MW_FDCAN2_SF71C 0\n#define MW_FDCAN2_SF71TYPE 2\n#define MW_FDCAN2_SF71ID1 0\n#define MW_FDCAN2_SF71ID2 0\n#define MW_FDCAN2_SF72C 0\n#define MW_FDCAN2_SF72TYPE 2\n#define MW_FDCAN2_SF72ID1 0\n#define MW_FDCAN2_SF72ID2 0\n#define MW_FDCAN2_SF73C 0\n#define MW_FDCAN2_SF73TYPE 2\n#define MW_FDCAN2_SF73ID1 0\n#define MW_FDCAN2_SF73ID2 0\n#define MW_FDCAN2_SF74C 0\n#define MW_FDCAN2_SF74TYPE 2\n#define MW_FDCAN2_SF74ID1 0\n#define MW_FDCAN2_SF74ID2 0\n#define MW_FDCAN2_SF75C 0\n#define MW_FDCAN2_SF75TYPE 2\n#define MW_FDCAN2_SF75ID1 0\n#define MW_FDCAN2_SF75ID2 0\n#define MW_FDCAN2_SF76C 0\n#define MW_FDCAN2_SF76TYPE 2\n#define MW_FDCAN2_SF76ID1 0\n#define MW_FDCAN2_SF76ID2 0\n#define MW_FDCAN2_SF77C 0\n#define MW_FDCAN2_SF77TYPE 2\n#define MW_FDCAN2_SF77ID1 0\n#define MW_FDCAN2_SF77ID2 0\n#define MW_FDCAN2_SF78C 0\n#define MW_FDCAN2_SF78TYPE 2\n#define MW_FDCAN2_SF78ID1 0\n#define MW_FDCAN2_SF78ID2 0\n#define MW_FDCAN2_SF79C 0\n#define MW_FDCAN2_SF79TYPE 2\n#define MW_FDCAN2_SF79ID1 0\n#define MW_FDCAN2_SF79ID2 0\n#define MW_FDCAN2_SF80C 0\n#define MW_FDCAN2_SF80TYPE 2\n#define MW_FDCAN2_SF80ID1 0\n#define MW_FDCAN2_SF80ID2 0\n#define MW_FDCAN2_SF81C 0\n#define MW_FDCAN2_SF81TYPE 2\n#define MW_FDCAN2_SF81ID1 0\n#define MW_FDCAN2_SF81ID2 0\n#define MW_FDCAN2_SF82C 0\n#define MW_FDCAN2_SF82TYPE 2\n#define MW_FDCAN2_SF82ID1 0\n#define MW_FDCAN2_SF82ID2 0\n#define MW_FDCAN2_SF83C 0\n#define MW_FDCAN2_SF83TYPE 2\n#define MW_FDCAN2_SF83ID1 0\n#define MW_FDCAN2_SF83ID2 0\n#define MW_FDCAN2_SF84C 0\n#define MW_FDCAN2_SF84TYPE 2\n#define MW_FDCAN2_SF84ID1 0\n#define MW_FDCAN2_SF84ID2 0\n#define MW_FDCAN2_SF85C 0\n#define MW_FDCAN2_SF85TYPE 2\n#define MW_FDCAN2_SF85ID1 0\n#define MW_FDCAN2_SF85ID2 0\n#define MW_FDCAN2_SF86C 0\n#define MW_FDCAN2_SF86TYPE 2\n#define MW_FDCAN2_SF86ID1 0\n#define MW_FDCAN2_SF86ID2 0\n#define MW_FDCAN2_SF87C 0\n#define MW_FDCAN2_SF87TYPE 2\n#define MW_FDCAN2_SF87ID1 0\n#define MW_FDCAN2_SF87ID2 0\n#define MW_FDCAN2_SF88C 0\n#define MW_FDCAN2_SF88TYPE 2\n#define MW_FDCAN2_SF88ID1 0\n#define MW_FDCAN2_SF88ID2 0\n#define MW_FDCAN2_SF89C 0\n#define MW_FDCAN2_SF89TYPE 2\n#define MW_FDCAN2_SF89ID1 0\n#define MW_FDCAN2_SF89ID2 0\n#define MW_FDCAN2_SF90C 0\n#define MW_FDCAN2_SF90TYPE 2\n#define MW_FDCAN2_SF90ID1 0\n#define MW_FDCAN2_SF90ID2 0\n#define MW_FDCAN2_SF91C 0\n#define MW_FDCAN2_SF91TYPE 2\n#define MW_FDCAN2_SF91ID1 0\n#define MW_FDCAN2_SF91ID2 0\n#define MW_FDCAN2_SF92C 0\n#define MW_FDCAN2_SF92TYPE 2\n#define MW_FDCAN2_SF92ID1 0\n#define MW_FDCAN2_SF92ID2 0\n#define MW_FDCAN2_SF93C 0\n#define MW_FDCAN2_SF93TYPE 2\n#define MW_FDCAN2_SF93ID1 0\n#define MW_FDCAN2_SF93ID2 0\n#define MW_FDCAN2_SF94C 0\n#define MW_FDCAN2_SF94TYPE 2\n#define MW_FDCAN2_SF94ID1 0\n#define MW_FDCAN2_SF94ID2 0\n#define MW_FDCAN2_SF95C 0\n#define MW_FDCAN2_SF95TYPE 2\n#define MW_FDCAN2_SF95ID1 0\n#define MW_FDCAN2_SF95ID2 0\n#define MW_FDCAN2_SF96C 0\n#define MW_FDCAN2_SF96TYPE 2\n#define MW_FDCAN2_SF96ID1 0\n#define MW_FDCAN2_SF96ID2 0\n#define MW_FDCAN2_SF97C 0\n#define MW_FDCAN2_SF97TYPE 2\n#define MW_FDCAN2_SF97ID1 0\n#define MW_FDCAN2_SF97ID2 0\n#define MW_FDCAN2_SF98C 0\n#define MW_FDCAN2_SF98TYPE 2\n#define MW_FDCAN2_SF98ID1 0\n#define MW_FDCAN2_SF98ID2 0\n#define MW_FDCAN2_SF99C 0\n#define MW_FDCAN2_SF99TYPE 2\n#define MW_FDCAN2_SF99ID1 0\n#define MW_FDCAN2_SF99ID2 0\n#define MW_FDCAN2_SF100C 0\n#define MW_FDCAN2_SF100TYPE 2\n#define MW_FDCAN2_SF100ID1 0\n#define MW_FDCAN2_SF100ID2 0\n#define MW_FDCAN2_SF101C 0\n#define MW_FDCAN2_SF101TYPE 2\n#define MW_FDCAN2_SF101ID1 0\n#define MW_FDCAN2_SF101ID2 0\n#define MW_FDCAN2_SF102C 0\n#define MW_FDCAN2_SF102TYPE 2\n#define MW_FDCAN2_SF102ID1 0\n#define MW_FDCAN2_SF102ID2 0\n#define MW_FDCAN2_SF103C 0\n#define MW_FDCAN2_SF103TYPE 2\n#define MW_FDCAN2_SF103ID1 0\n#define MW_FDCAN2_SF103ID2 0\n#define MW_FDCAN2_SF104C 0\n#define MW_FDCAN2_SF104TYPE 2\n#define MW_FDCAN2_SF104ID1 0\n#define MW_FDCAN2_SF104ID2 0\n#define MW_FDCAN2_SF105C 0\n#define MW_FDCAN2_SF105TYPE 2\n#define MW_FDCAN2_SF105ID1 0\n#define MW_FDCAN2_SF105ID2 0\n#define MW_FDCAN2_SF106C 0\n#define MW_FDCAN2_SF106TYPE 2\n#define MW_FDCAN2_SF106ID1 0\n#define MW_FDCAN2_SF106ID2 0\n#define MW_FDCAN2_SF107C 0\n#define MW_FDCAN2_SF107TYPE 2\n#define MW_FDCAN2_SF107ID1 0\n#define MW_FDCAN2_SF107ID2 0\n#define MW_FDCAN2_SF108C 0\n#define MW_FDCAN2_SF108TYPE 2\n#define MW_FDCAN2_SF108ID1 0\n#define MW_FDCAN2_SF108ID2 0\n#define MW_FDCAN2_SF109C 0\n#define MW_FDCAN2_SF109TYPE 2\n#define MW_FDCAN2_SF109ID1 0\n#define MW_FDCAN2_SF109ID2 0\n#define MW_FDCAN2_SF110C 0\n#define MW_FDCAN2_SF110TYPE 2\n#define MW_FDCAN2_SF110ID1 0\n#define MW_FDCAN2_SF110ID2 0\n#define MW_FDCAN2_SF111C 0\n#define MW_FDCAN2_SF111TYPE 2\n#define MW_FDCAN2_SF111ID1 0\n#define MW_FDCAN2_SF111ID2 0\n#define MW_FDCAN2_SF112C 0\n#define MW_FDCAN2_SF112TYPE 2\n#define MW_FDCAN2_SF112ID1 0\n#define MW_FDCAN2_SF112ID2 0\n#define MW_FDCAN2_SF113C 0\n#define MW_FDCAN2_SF113TYPE 2\n#define MW_FDCAN2_SF113ID1 0\n#define MW_FDCAN2_SF113ID2 0\n#define MW_FDCAN2_SF114C 0\n#define MW_FDCAN2_SF114TYPE 2\n#define MW_FDCAN2_SF114ID1 0\n#define MW_FDCAN2_SF114ID2 0\n#define MW_FDCAN2_SF115C 0\n#define MW_FDCAN2_SF115TYPE 2\n#define MW_FDCAN2_SF115ID1 0\n#define MW_FDCAN2_SF115ID2 0\n#define MW_FDCAN2_SF116C 0\n#define MW_FDCAN2_SF116TYPE 2\n#define MW_FDCAN2_SF116ID1 0\n#define MW_FDCAN2_SF116ID2 0\n#define MW_FDCAN2_SF117C 0\n#define MW_FDCAN2_SF117TYPE 2\n#define MW_FDCAN2_SF117ID1 0\n#define MW_FDCAN2_SF117ID2 0\n#define MW_FDCAN2_SF118C 0\n#define MW_FDCAN2_SF118TYPE 2\n#define MW_FDCAN2_SF118ID1 0\n#define MW_FDCAN2_SF118ID2 0\n#define MW_FDCAN2_SF119C 0\n#define MW_FDCAN2_SF119TYPE 2\n#define MW_FDCAN2_SF119ID1 0\n#define MW_FDCAN2_SF119ID2 0\n#define MW_FDCAN2_SF120C 0\n#define MW_FDCAN2_SF120TYPE 2\n#define MW_FDCAN2_SF120ID1 0\n#define MW_FDCAN2_SF120ID2 0\n#define MW_FDCAN2_SF121C 0\n#define MW_FDCAN2_SF121TYPE 2\n#define MW_FDCAN2_SF121ID1 0\n#define MW_FDCAN2_SF121ID2 0\n#define MW_FDCAN2_SF122C 0\n#define MW_FDCAN2_SF122TYPE 2\n#define MW_FDCAN2_SF122ID1 0\n#define MW_FDCAN2_SF122ID2 0\n#define MW_FDCAN2_SF123C 0\n#define MW_FDCAN2_SF123TYPE 2\n#define MW_FDCAN2_SF123ID1 0\n#define MW_FDCAN2_SF123ID2 0\n#define MW_FDCAN2_SF124C 0\n#define MW_FDCAN2_SF124TYPE 2\n#define MW_FDCAN2_SF124ID1 0\n#define MW_FDCAN2_SF124ID2 0\n#define MW_FDCAN2_SF125C 0\n#define MW_FDCAN2_SF125TYPE 2\n#define MW_FDCAN2_SF125ID1 0\n#define MW_FDCAN2_SF125ID2 0\n#define MW_FDCAN2_SF126C 0\n#define MW_FDCAN2_SF126TYPE 2\n#define MW_FDCAN2_SF126ID1 0\n#define MW_FDCAN2_SF126ID2 0\n#define MW_FDCAN2_SF127C 0\n#define MW_FDCAN2_SF127TYPE 2\n#define MW_FDCAN2_SF127ID1 0\n#define MW_FDCAN2_SF127ID2 0\n#define MW_FDCAN2_EF 0\n#define MW_FDCAN2_EFNUMBER 0\n#define MW_FDCAN2_EF0C 0\n#define MW_FDCAN2_EF0TYPE 2\n#define MW_FDCAN2_EF0ID1 0\n#define MW_FDCAN2_EF0ID2 0\n#define MW_FDCAN2_EF1C 0\n#define MW_FDCAN2_EF1TYPE 2\n#define MW_FDCAN2_EF1ID1 0\n#define MW_FDCAN2_EF1ID2 0\n#define MW_FDCAN2_EF2C 0\n#define MW_FDCAN2_EF2TYPE 2\n#define MW_FDCAN2_EF2ID1 0\n#define MW_FDCAN2_EF2ID2 0\n#define MW_FDCAN2_EF3C 0\n#define MW_FDCAN2_EF3TYPE 2\n#define MW_FDCAN2_EF3ID1 0\n#define MW_FDCAN2_EF3ID2 0\n#define MW_FDCAN2_EF4C 0\n#define MW_FDCAN2_EF4TYPE 2\n#define MW_FDCAN2_EF4ID1 0\n#define MW_FDCAN2_EF4ID2 0\n#define MW_FDCAN2_EF5C 0\n#define MW_FDCAN2_EF5TYPE 2\n#define MW_FDCAN2_EF5ID1 0\n#define MW_FDCAN2_EF5ID2 0\n#define MW_FDCAN2_EF6C 0\n#define MW_FDCAN2_EF6TYPE 2\n#define MW_FDCAN2_EF6ID1 0\n#define MW_FDCAN2_EF6ID2 0\n#define MW_FDCAN2_EF7C 0\n#define MW_FDCAN2_EF7TYPE 2\n#define MW_FDCAN2_EF7ID1 0\n#define MW_FDCAN2_EF7ID2 0\n#define MW_FDCAN2_EF8C 0\n#define MW_FDCAN2_EF8TYPE 2\n#define MW_FDCAN2_EF8ID1 0\n#define MW_FDCAN2_EF8ID2 0\n#define MW_FDCAN2_EF9C 0\n#define MW_FDCAN2_EF9TYPE 2\n#define MW_FDCAN2_EF9ID1 0\n#define MW_FDCAN2_EF9ID2 0\n#define MW_FDCAN2_EF10C 0\n#define MW_FDCAN2_EF10TYPE 2\n#define MW_FDCAN2_EF10ID1 0\n#define MW_FDCAN2_EF10ID2 0\n#define MW_FDCAN2_EF11C 0\n#define MW_FDCAN2_EF11TYPE 2\n#define MW_FDCAN2_EF11ID1 0\n#define MW_FDCAN2_EF11ID2 0\n#define MW_FDCAN2_EF12C 0\n#define MW_FDCAN2_EF12TYPE 2\n#define MW_FDCAN2_EF12ID1 0\n#define MW_FDCAN2_EF12ID2 0\n#define MW_FDCAN2_EF13C 0\n#define MW_FDCAN2_EF13TYPE 2\n#define MW_FDCAN2_EF13ID1 0\n#define MW_FDCAN2_EF13ID2 0\n#define MW_FDCAN2_EF14C 0\n#define MW_FDCAN2_EF14TYPE 2\n#define MW_FDCAN2_EF14ID1 0\n#define MW_FDCAN2_EF14ID2 0\n#define MW_FDCAN2_EF15C 0\n#define MW_FDCAN2_EF15TYPE 2\n#define MW_FDCAN2_EF15ID1 0\n#define MW_FDCAN2_EF15ID2 0\n#define MW_FDCAN2_EF16C 0\n#define MW_FDCAN2_EF16TYPE 2\n#define MW_FDCAN2_EF16ID1 0\n#define MW_FDCAN2_EF16ID2 0\n#define MW_FDCAN2_EF17C 0\n#define MW_FDCAN2_EF17TYPE 2\n#define MW_FDCAN2_EF17ID1 0\n#define MW_FDCAN2_EF17ID2 0\n#define MW_FDCAN2_EF18C 0\n#define MW_FDCAN2_EF18TYPE 2\n#define MW_FDCAN2_EF18ID1 0\n#define MW_FDCAN2_EF18ID2 0\n#define MW_FDCAN2_EF19C 0\n#define MW_FDCAN2_EF19TYPE 2\n#define MW_FDCAN2_EF19ID1 0\n#define MW_FDCAN2_EF19ID2 0\n#define MW_FDCAN2_EF20C 0\n#define MW_FDCAN2_EF20TYPE 2\n#define MW_FDCAN2_EF20ID1 0\n#define MW_FDCAN2_EF20ID2 0\n#define MW_FDCAN2_EF21C 0\n#define MW_FDCAN2_EF21TYPE 2\n#define MW_FDCAN2_EF21ID1 0\n#define MW_FDCAN2_EF21ID2 0\n#define MW_FDCAN2_EF22C 0\n#define MW_FDCAN2_EF22TYPE 2\n#define MW_FDCAN2_EF22ID1 0\n#define MW_FDCAN2_EF22ID2 0\n#define MW_FDCAN2_EF23C 0\n#define MW_FDCAN2_EF23TYPE 2\n#define MW_FDCAN2_EF23ID1 0\n#define MW_FDCAN2_EF23ID2 0\n#define MW_FDCAN2_EF24C 0\n#define MW_FDCAN2_EF24TYPE 2\n#define MW_FDCAN2_EF24ID1 0\n#define MW_FDCAN2_EF24ID2 0\n#define MW_FDCAN2_EF25C 0\n#define MW_FDCAN2_EF25TYPE 2\n#define MW_FDCAN2_EF25ID1 0\n#define MW_FDCAN2_EF25ID2 0\n#define MW_FDCAN2_EF26C 0\n#define MW_FDCAN2_EF26TYPE 2\n#define MW_FDCAN2_EF26ID1 0\n#define MW_FDCAN2_EF26ID2 0\n#define MW_FDCAN2_EF27C 0\n#define MW_FDCAN2_EF27TYPE 2\n#define MW_FDCAN2_EF27ID1 0\n#define MW_FDCAN2_EF27ID2 0\n#define MW_FDCAN2_EF28C 0\n#define MW_FDCAN2_EF28TYPE 2\n#define MW_FDCAN2_EF28ID1 0\n#define MW_FDCAN2_EF28ID2 0\n#define MW_FDCAN2_EF29C 0\n#define MW_FDCAN2_EF29TYPE 2\n#define MW_FDCAN2_EF29ID1 0\n#define MW_FDCAN2_EF29ID2 0\n#define MW_FDCAN2_EF30C 0\n#define MW_FDCAN2_EF30TYPE 2\n#define MW_FDCAN2_EF30ID1 0\n#define MW_FDCAN2_EF30ID2 0\n#define MW_FDCAN2_EF31C 0\n#define MW_FDCAN2_EF31TYPE 2\n#define MW_FDCAN2_EF31ID1 0\n#define MW_FDCAN2_EF31ID2 0\n#define MW_FDCAN2_EF32C 0\n#define MW_FDCAN2_EF32TYPE 2\n#define MW_FDCAN2_EF32ID1 0\n#define MW_FDCAN2_EF32ID2 0\n#define MW_FDCAN2_EF33C 0\n#define MW_FDCAN2_EF33TYPE 2\n#define MW_FDCAN2_EF33ID1 0\n#define MW_FDCAN2_EF33ID2 0\n#define MW_FDCAN2_EF34C 0\n#define MW_FDCAN2_EF34TYPE 2\n#define MW_FDCAN2_EF34ID1 0\n#define MW_FDCAN2_EF34ID2 0\n#define MW_FDCAN2_EF35C 0\n#define MW_FDCAN2_EF35TYPE 2\n#define MW_FDCAN2_EF35ID1 0\n#define MW_FDCAN2_EF35ID2 0\n#define MW_FDCAN2_EF36C 0\n#define MW_FDCAN2_EF36TYPE 2\n#define MW_FDCAN2_EF36ID1 0\n#define MW_FDCAN2_EF36ID2 0\n#define MW_FDCAN2_EF37C 0\n#define MW_FDCAN2_EF37TYPE 2\n#define MW_FDCAN2_EF37ID1 0\n#define MW_FDCAN2_EF37ID2 0\n#define MW_FDCAN2_EF38C 0\n#define MW_FDCAN2_EF38TYPE 2\n#define MW_FDCAN2_EF38ID1 0\n#define MW_FDCAN2_EF38ID2 0\n#define MW_FDCAN2_EF39C 0\n#define MW_FDCAN2_EF39TYPE 2\n#define MW_FDCAN2_EF39ID1 0\n#define MW_FDCAN2_EF39ID2 0\n#define MW_FDCAN2_EF40C 0\n#define MW_FDCAN2_EF40TYPE 2\n#define MW_FDCAN2_EF40ID1 0\n#define MW_FDCAN2_EF40ID2 0\n#define MW_FDCAN2_EF41C 0\n#define MW_FDCAN2_EF41TYPE 2\n#define MW_FDCAN2_EF41ID1 0\n#define MW_FDCAN2_EF41ID2 0\n#define MW_FDCAN2_EF42C 0\n#define MW_FDCAN2_EF42TYPE 2\n#define MW_FDCAN2_EF42ID1 0\n#define MW_FDCAN2_EF42ID2 0\n#define MW_FDCAN2_EF43C 0\n#define MW_FDCAN2_EF43TYPE 2\n#define MW_FDCAN2_EF43ID1 0\n#define MW_FDCAN2_EF43ID2 0\n#define MW_FDCAN2_EF44C 0\n#define MW_FDCAN2_EF44TYPE 2\n#define MW_FDCAN2_EF44ID1 0\n#define MW_FDCAN2_EF44ID2 0\n#define MW_FDCAN2_EF45C 0\n#define MW_FDCAN2_EF45TYPE 2\n#define MW_FDCAN2_EF45ID1 0\n#define MW_FDCAN2_EF45ID2 0\n#define MW_FDCAN2_EF46C 0\n#define MW_FDCAN2_EF46TYPE 2\n#define MW_FDCAN2_EF46ID1 0\n#define MW_FDCAN2_EF46ID2 0\n#define MW_FDCAN2_EF47C 0\n#define MW_FDCAN2_EF47TYPE 2\n#define MW_FDCAN2_EF47ID1 0\n#define MW_FDCAN2_EF47ID2 0\n#define MW_FDCAN2_EF48C 0\n#define MW_FDCAN2_EF48TYPE 2\n#define MW_FDCAN2_EF48ID1 0\n#define MW_FDCAN2_EF48ID2 0\n#define MW_FDCAN2_EF49C 0\n#define MW_FDCAN2_EF49TYPE 2\n#define MW_FDCAN2_EF49ID1 0\n#define MW_FDCAN2_EF49ID2 0\n#define MW_FDCAN2_EF50C 0\n#define MW_FDCAN2_EF50TYPE 2\n#define MW_FDCAN2_EF50ID1 0\n#define MW_FDCAN2_EF50ID2 0\n#define MW_FDCAN2_EF51C 0\n#define MW_FDCAN2_EF51TYPE 2\n#define MW_FDCAN2_EF51ID1 0\n#define MW_FDCAN2_EF51ID2 0\n#define MW_FDCAN2_EF52C 0\n#define MW_FDCAN2_EF52TYPE 2\n#define MW_FDCAN2_EF52ID1 0\n#define MW_FDCAN2_EF52ID2 0\n#define MW_FDCAN2_EF53C 0\n#define MW_FDCAN2_EF53TYPE 2\n#define MW_FDCAN2_EF53ID1 0\n#define MW_FDCAN2_EF53ID2 0\n#define MW_FDCAN2_EF54C 0\n#define MW_FDCAN2_EF54TYPE 2\n#define MW_FDCAN2_EF54ID1 0\n#define MW_FDCAN2_EF54ID2 0\n#define MW_FDCAN2_EF55C 0\n#define MW_FDCAN2_EF55TYPE 2\n#define MW_FDCAN2_EF55ID1 0\n#define MW_FDCAN2_EF55ID2 0\n#define MW_FDCAN2_EF56C 0\n#define MW_FDCAN2_EF56TYPE 2\n#define MW_FDCAN2_EF56ID1 0\n#define MW_FDCAN2_EF56ID2 0\n#define MW_FDCAN2_EF57C 0\n#define MW_FDCAN2_EF57TYPE 2\n#define MW_FDCAN2_EF57ID1 0\n#define MW_FDCAN2_EF57ID2 0\n#define MW_FDCAN2_EF58C 0\n#define MW_FDCAN2_EF58TYPE 2\n#define MW_FDCAN2_EF58ID1 0\n#define MW_FDCAN2_EF58ID2 0\n#define MW_FDCAN2_EF59C 0\n#define MW_FDCAN2_EF59TYPE 2\n#define MW_FDCAN2_EF59ID1 0\n#define MW_FDCAN2_EF59ID2 0\n#define MW_FDCAN2_EF60C 0\n#define MW_FDCAN2_EF60TYPE 2\n#define MW_FDCAN2_EF60ID1 0\n#define MW_FDCAN2_EF60ID2 0\n#define MW_FDCAN2_EF61C 0\n#define MW_FDCAN2_EF61TYPE 2\n#define MW_FDCAN2_EF61ID1 0\n#define MW_FDCAN2_EF61ID2 0\n#define MW_FDCAN2_EF62C 0\n#define MW_FDCAN2_EF62TYPE 2\n#define MW_FDCAN2_EF62ID1 0\n#define MW_FDCAN2_EF62ID2 0\n#define MW_FDCAN2_EF63C 0\n#define MW_FDCAN2_EF63TYPE 2\n#define MW_FDCAN2_EF63ID1 0\n#define MW_FDCAN2_EF63ID2 0\n#define MW_FDCAN3_NOMINALBAUDRATE 1000000\n#define MW_FDCAN3_DATABAUDRATE 1000000\n#define MW_FDCAN3_ENABLEEDGEFILTER 0\n#define MW_FDCAN3_RXF0BLOCK 0\n#define MW_FDCAN3_RXF1BLOCK 0\n#define MW_FDCAN3_INTENRX 0\n#define MW_FDCAN3_INTENRXF0 0\n#define MW_FDCAN3_INTRXF0NM 0\n#define MW_FDCAN3_INTRXF0FL 0\n#define MW_FDCAN3_INTRXF0ML 0\n#define MW_FDCAN3_INTENRXF1 0\n#define MW_FDCAN3_INTRXF1NM 0\n#define MW_FDCAN3_INTRXF1FL 0\n#define MW_FDCAN3_INTRXF1ML 0\n#define MW_FDCAN3_INTHIPRIM 0\n#define MW_FDCAN3_INTENTX 0\n#define MW_FDCAN3_INTENTXF 0\n#define MW_FDCAN3_INTTXCOMP 0\n#define MW_FDCAN3_INTTXCNCL 0\n#define MW_FDCAN3_INTTXFEMP 0\n#define MW_FDCAN3_INTENTXEVF 0\n#define MW_FDCAN3_INTTXEVNE 0\n#define MW_FDCAN3_INTTXEVML 0\n#define MW_FDCAN3_INTTXEVFL 0\n#define MW_FDCAN3_INTENOTH 0\n#define MW_FDCAN3_INTTSWRAP 0\n#define MW_FDCAN3_INTMSRMAF 0\n#define MW_FDCAN3_INTTIMOUT 0\n#define MW_FDCAN3_INTERLGOV 0\n#define MW_FDCAN3_INTERRPSV 0\n#define MW_FDCAN3_INTWRNSTS 0\n#define MW_FDCAN3_INTBOFSTS 0\n#define MW_FDCAN3_INTWACHDG 0\n#define MW_FDCAN3_INTERRARB 0\n#define MW_FDCAN3_INTERRDTA 0\n#define MW_FDCAN3_INTRSVADD 0\n#define MW_FDCAN3_GFC 0\n#define MW_FDCAN3_RRFS 1\n#define MW_FDCAN3_RRFE 1\n#define MW_FDCAN3_NMFS 2\n#define MW_FDCAN3_NMFE 2\n#define MW_FDCAN3_SF 0\n#define MW_FDCAN3_SFNUMBER 0\n#define MW_FDCAN3_SF0C 0\n#define MW_FDCAN3_SF0TYPE 2\n#define MW_FDCAN3_SF0ID1 0\n#define MW_FDCAN3_SF0ID2 0\n#define MW_FDCAN3_SF1C 0\n#define MW_FDCAN3_SF1TYPE 2\n#define MW_FDCAN3_SF1ID1 0\n#define MW_FDCAN3_SF1ID2 0\n#define MW_FDCAN3_SF2C 0\n#define MW_FDCAN3_SF2TYPE 2\n#define MW_FDCAN3_SF2ID1 0\n#define MW_FDCAN3_SF2ID2 0\n#define MW_FDCAN3_SF3C 0\n#define MW_FDCAN3_SF3TYPE 2\n#define MW_FDCAN3_SF3ID1 0\n#define MW_FDCAN3_SF3ID2 0\n#define MW_FDCAN3_SF4C 0\n#define MW_FDCAN3_SF4TYPE 2\n#define MW_FDCAN3_SF4ID1 0\n#define MW_FDCAN3_SF4ID2 0\n#define MW_FDCAN3_SF5C 0\n#define MW_FDCAN3_SF5TYPE 2\n#define MW_FDCAN3_SF5ID1 0\n#define MW_FDCAN3_SF5ID2 0\n#define MW_FDCAN3_SF6C 0\n#define MW_FDCAN3_SF6TYPE 2\n#define MW_FDCAN3_SF6ID1 0\n#define MW_FDCAN3_SF6ID2 0\n#define MW_FDCAN3_SF7C 0\n#define MW_FDCAN3_SF7TYPE 2\n#define MW_FDCAN3_SF7ID1 0\n#define MW_FDCAN3_SF7ID2 0\n#define MW_FDCAN3_SF8C 0\n#define MW_FDCAN3_SF8TYPE 2\n#define MW_FDCAN3_SF8ID1 0\n#define MW_FDCAN3_SF8ID2 0\n#define MW_FDCAN3_SF9C 0\n#define MW_FDCAN3_SF9TYPE 2\n#define MW_FDCAN3_SF9ID1 0\n#define MW_FDCAN3_SF9ID2 0\n#define MW_FDCAN3_SF10C 0\n#define MW_FDCAN3_SF10TYPE 2\n#define MW_FDCAN3_SF10ID1 0\n#define MW_FDCAN3_SF10ID2 0\n#define MW_FDCAN3_SF11C 0\n#define MW_FDCAN3_SF11TYPE 2\n#define MW_FDCAN3_SF11ID1 0\n#define MW_FDCAN3_SF11ID2 0\n#define MW_FDCAN3_SF12C 0\n#define MW_FDCAN3_SF12TYPE 2\n#define MW_FDCAN3_SF12ID1 0\n#define MW_FDCAN3_SF12ID2 0\n#define MW_FDCAN3_SF13C 0\n#define MW_FDCAN3_SF13TYPE 2\n#define MW_FDCAN3_SF13ID1 0\n#define MW_FDCAN3_SF13ID2 0\n#define MW_FDCAN3_SF14C 0\n#define MW_FDCAN3_SF14TYPE 2\n#define MW_FDCAN3_SF14ID1 0\n#define MW_FDCAN3_SF14ID2 0\n#define MW_FDCAN3_SF15C 0\n#define MW_FDCAN3_SF15TYPE 2\n#define MW_FDCAN3_SF15ID1 0\n#define MW_FDCAN3_SF15ID2 0\n#define MW_FDCAN3_SF16C 0\n#define MW_FDCAN3_SF16TYPE 2\n#define MW_FDCAN3_SF16ID1 0\n#define MW_FDCAN3_SF16ID2 0\n#define MW_FDCAN3_SF17C 0\n#define MW_FDCAN3_SF17TYPE 2\n#define MW_FDCAN3_SF17ID1 0\n#define MW_FDCAN3_SF17ID2 0\n#define MW_FDCAN3_SF18C 0\n#define MW_FDCAN3_SF18TYPE 2\n#define MW_FDCAN3_SF18ID1 0\n#define MW_FDCAN3_SF18ID2 0\n#define MW_FDCAN3_SF19C 0\n#define MW_FDCAN3_SF19TYPE 2\n#define MW_FDCAN3_SF19ID1 0\n#define MW_FDCAN3_SF19ID2 0\n#define MW_FDCAN3_SF20C 0\n#define MW_FDCAN3_SF20TYPE 2\n#define MW_FDCAN3_SF20ID1 0\n#define MW_FDCAN3_SF20ID2 0\n#define MW_FDCAN3_SF21C 0\n#define MW_FDCAN3_SF21TYPE 2\n#define MW_FDCAN3_SF21ID1 0\n#define MW_FDCAN3_SF21ID2 0\n#define MW_FDCAN3_SF22C 0\n#define MW_FDCAN3_SF22TYPE 2\n#define MW_FDCAN3_SF22ID1 0\n#define MW_FDCAN3_SF22ID2 0\n#define MW_FDCAN3_SF23C 0\n#define MW_FDCAN3_SF23TYPE 2\n#define MW_FDCAN3_SF23ID1 0\n#define MW_FDCAN3_SF23ID2 0\n#define MW_FDCAN3_SF24C 0\n#define MW_FDCAN3_SF24TYPE 2\n#define MW_FDCAN3_SF24ID1 0\n#define MW_FDCAN3_SF24ID2 0\n#define MW_FDCAN3_SF25C 0\n#define MW_FDCAN3_SF25TYPE 2\n#define MW_FDCAN3_SF25ID1 0\n#define MW_FDCAN3_SF25ID2 0\n#define MW_FDCAN3_SF26C 0\n#define MW_FDCAN3_SF26TYPE 2\n#define MW_FDCAN3_SF26ID1 0\n#define MW_FDCAN3_SF26ID2 0\n#define MW_FDCAN3_SF27C 0\n#define MW_FDCAN3_SF27TYPE 2\n#define MW_FDCAN3_SF27ID1 0\n#define MW_FDCAN3_SF27ID2 0\n#define MW_FDCAN3_SF28C 0\n#define MW_FDCAN3_SF28TYPE 2\n#define MW_FDCAN3_SF28ID1 0\n#define MW_FDCAN3_SF28ID2 0\n#define MW_FDCAN3_SF29C 0\n#define MW_FDCAN3_SF29TYPE 2\n#define MW_FDCAN3_SF29ID1 0\n#define MW_FDCAN3_SF29ID2 0\n#define MW_FDCAN3_SF30C 0\n#define MW_FDCAN3_SF30TYPE 2\n#define MW_FDCAN3_SF30ID1 0\n#define MW_FDCAN3_SF30ID2 0\n#define MW_FDCAN3_SF31C 0\n#define MW_FDCAN3_SF31TYPE 2\n#define MW_FDCAN3_SF31ID1 0\n#define MW_FDCAN3_SF31ID2 0\n#define MW_FDCAN3_SF32C 0\n#define MW_FDCAN3_SF32TYPE 2\n#define MW_FDCAN3_SF32ID1 0\n#define MW_FDCAN3_SF32ID2 0\n#define MW_FDCAN3_SF33C 0\n#define MW_FDCAN3_SF33TYPE 2\n#define MW_FDCAN3_SF33ID1 0\n#define MW_FDCAN3_SF33ID2 0\n#define MW_FDCAN3_SF34C 0\n#define MW_FDCAN3_SF34TYPE 2\n#define MW_FDCAN3_SF34ID1 0\n#define MW_FDCAN3_SF34ID2 0\n#define MW_FDCAN3_SF35C 0\n#define MW_FDCAN3_SF35TYPE 2\n#define MW_FDCAN3_SF35ID1 0\n#define MW_FDCAN3_SF35ID2 0\n#define MW_FDCAN3_SF36C 0\n#define MW_FDCAN3_SF36TYPE 2\n#define MW_FDCAN3_SF36ID1 0\n#define MW_FDCAN3_SF36ID2 0\n#define MW_FDCAN3_SF37C 0\n#define MW_FDCAN3_SF37TYPE 2\n#define MW_FDCAN3_SF37ID1 0\n#define MW_FDCAN3_SF37ID2 0\n#define MW_FDCAN3_SF38C 0\n#define MW_FDCAN3_SF38TYPE 2\n#define MW_FDCAN3_SF38ID1 0\n#define MW_FDCAN3_SF38ID2 0\n#define MW_FDCAN3_SF39C 0\n#define MW_FDCAN3_SF39TYPE 2\n#define MW_FDCAN3_SF39ID1 0\n#define MW_FDCAN3_SF39ID2 0\n#define MW_FDCAN3_SF40C 0\n#define MW_FDCAN3_SF40TYPE 2\n#define MW_FDCAN3_SF40ID1 0\n#define MW_FDCAN3_SF40ID2 0\n#define MW_FDCAN3_SF41C 0\n#define MW_FDCAN3_SF41TYPE 2\n#define MW_FDCAN3_SF41ID1 0\n#define MW_FDCAN3_SF41ID2 0\n#define MW_FDCAN3_SF42C 0\n#define MW_FDCAN3_SF42TYPE 2\n#define MW_FDCAN3_SF42ID1 0\n#define MW_FDCAN3_SF42ID2 0\n#define MW_FDCAN3_SF43C 0\n#define MW_FDCAN3_SF43TYPE 2\n#define MW_FDCAN3_SF43ID1 0\n#define MW_FDCAN3_SF43ID2 0\n#define MW_FDCAN3_SF44C 0\n#define MW_FDCAN3_SF44TYPE 2\n#define MW_FDCAN3_SF44ID1 0\n#define MW_FDCAN3_SF44ID2 0\n#define MW_FDCAN3_SF45C 0\n#define MW_FDCAN3_SF45TYPE 2\n#define MW_FDCAN3_SF45ID1 0\n#define MW_FDCAN3_SF45ID2 0\n#define MW_FDCAN3_SF46C 0\n#define MW_FDCAN3_SF46TYPE 2\n#define MW_FDCAN3_SF46ID1 0\n#define MW_FDCAN3_SF46ID2 0\n#define MW_FDCAN3_SF47C 0\n#define MW_FDCAN3_SF47TYPE 2\n#define MW_FDCAN3_SF47ID1 0\n#define MW_FDCAN3_SF47ID2 0\n#define MW_FDCAN3_SF48C 0\n#define MW_FDCAN3_SF48TYPE 2\n#define MW_FDCAN3_SF48ID1 0\n#define MW_FDCAN3_SF48ID2 0\n#define MW_FDCAN3_SF49C 0\n#define MW_FDCAN3_SF49TYPE 2\n#define MW_FDCAN3_SF49ID1 0\n#define MW_FDCAN3_SF49ID2 0\n#define MW_FDCAN3_SF50C 0\n#define MW_FDCAN3_SF50TYPE 2\n#define MW_FDCAN3_SF50ID1 0\n#define MW_FDCAN3_SF50ID2 0\n#define MW_FDCAN3_SF51C 0\n#define MW_FDCAN3_SF51TYPE 2\n#define MW_FDCAN3_SF51ID1 0\n#define MW_FDCAN3_SF51ID2 0\n#define MW_FDCAN3_SF52C 0\n#define MW_FDCAN3_SF52TYPE 2\n#define MW_FDCAN3_SF52ID1 0\n#define MW_FDCAN3_SF52ID2 0\n#define MW_FDCAN3_SF53C 0\n#define MW_FDCAN3_SF53TYPE 2\n#define MW_FDCAN3_SF53ID1 0\n#define MW_FDCAN3_SF53ID2 0\n#define MW_FDCAN3_SF54C 0\n#define MW_FDCAN3_SF54TYPE 2\n#define MW_FDCAN3_SF54ID1 0\n#define MW_FDCAN3_SF54ID2 0\n#define MW_FDCAN3_SF55C 0\n#define MW_FDCAN3_SF55TYPE 2\n#define MW_FDCAN3_SF55ID1 0\n#define MW_FDCAN3_SF55ID2 0\n#define MW_FDCAN3_SF56C 0\n#define MW_FDCAN3_SF56TYPE 2\n#define MW_FDCAN3_SF56ID1 0\n#define MW_FDCAN3_SF56ID2 0\n#define MW_FDCAN3_SF57C 0\n#define MW_FDCAN3_SF57TYPE 2\n#define MW_FDCAN3_SF57ID1 0\n#define MW_FDCAN3_SF57ID2 0\n#define MW_FDCAN3_SF58C 0\n#define MW_FDCAN3_SF58TYPE 2\n#define MW_FDCAN3_SF58ID1 0\n#define MW_FDCAN3_SF58ID2 0\n#define MW_FDCAN3_SF59C 0\n#define MW_FDCAN3_SF59TYPE 2\n#define MW_FDCAN3_SF59ID1 0\n#define MW_FDCAN3_SF59ID2 0\n#define MW_FDCAN3_SF60C 0\n#define MW_FDCAN3_SF60TYPE 2\n#define MW_FDCAN3_SF60ID1 0\n#define MW_FDCAN3_SF60ID2 0\n#define MW_FDCAN3_SF61C 0\n#define MW_FDCAN3_SF61TYPE 2\n#define MW_FDCAN3_SF61ID1 0\n#define MW_FDCAN3_SF61ID2 0\n#define MW_FDCAN3_SF62C 0\n#define MW_FDCAN3_SF62TYPE 2\n#define MW_FDCAN3_SF62ID1 0\n#define MW_FDCAN3_SF62ID2 0\n#define MW_FDCAN3_SF63C 0\n#define MW_FDCAN3_SF63TYPE 2\n#define MW_FDCAN3_SF63ID1 0\n#define MW_FDCAN3_SF63ID2 0\n#define MW_FDCAN3_SF64C 0\n#define MW_FDCAN3_SF64TYPE 2\n#define MW_FDCAN3_SF64ID1 0\n#define MW_FDCAN3_SF64ID2 0\n#define MW_FDCAN3_SF65C 0\n#define MW_FDCAN3_SF65TYPE 2\n#define MW_FDCAN3_SF65ID1 0\n#define MW_FDCAN3_SF65ID2 0\n#define MW_FDCAN3_SF66C 0\n#define MW_FDCAN3_SF66TYPE 2\n#define MW_FDCAN3_SF66ID1 0\n#define MW_FDCAN3_SF66ID2 0\n#define MW_FDCAN3_SF67C 0\n#define MW_FDCAN3_SF67TYPE 2\n#define MW_FDCAN3_SF67ID1 0\n#define MW_FDCAN3_SF67ID2 0\n#define MW_FDCAN3_SF68C 0\n#define MW_FDCAN3_SF68TYPE 2\n#define MW_FDCAN3_SF68ID1 0\n#define MW_FDCAN3_SF68ID2 0\n#define MW_FDCAN3_SF69C 0\n#define MW_FDCAN3_SF69TYPE 2\n#define MW_FDCAN3_SF69ID1 0\n#define MW_FDCAN3_SF69ID2 0\n#define MW_FDCAN3_SF70C 0\n#define MW_FDCAN3_SF70TYPE 2\n#define MW_FDCAN3_SF70ID1 0\n#define MW_FDCAN3_SF70ID2 0\n#define MW_FDCAN3_SF71C 0\n#define MW_FDCAN3_SF71TYPE 2\n#define MW_FDCAN3_SF71ID1 0\n#define MW_FDCAN3_SF71ID2 0\n#define MW_FDCAN3_SF72C 0\n#define MW_FDCAN3_SF72TYPE 2\n#define MW_FDCAN3_SF72ID1 0\n#define MW_FDCAN3_SF72ID2 0\n#define MW_FDCAN3_SF73C 0\n#define MW_FDCAN3_SF73TYPE 2\n#define MW_FDCAN3_SF73ID1 0\n#define MW_FDCAN3_SF73ID2 0\n#define MW_FDCAN3_SF74C 0\n#define MW_FDCAN3_SF74TYPE 2\n#define MW_FDCAN3_SF74ID1 0\n#define MW_FDCAN3_SF74ID2 0\n#define MW_FDCAN3_SF75C 0\n#define MW_FDCAN3_SF75TYPE 2\n#define MW_FDCAN3_SF75ID1 0\n#define MW_FDCAN3_SF75ID2 0\n#define MW_FDCAN3_SF76C 0\n#define MW_FDCAN3_SF76TYPE 2\n#define MW_FDCAN3_SF76ID1 0\n#define MW_FDCAN3_SF76ID2 0\n#define MW_FDCAN3_SF77C 0\n#define MW_FDCAN3_SF77TYPE 2\n#define MW_FDCAN3_SF77ID1 0\n#define MW_FDCAN3_SF77ID2 0\n#define MW_FDCAN3_SF78C 0\n#define MW_FDCAN3_SF78TYPE 2\n#define MW_FDCAN3_SF78ID1 0\n#define MW_FDCAN3_SF78ID2 0\n#define MW_FDCAN3_SF79C 0\n#define MW_FDCAN3_SF79TYPE 2\n#define MW_FDCAN3_SF79ID1 0\n#define MW_FDCAN3_SF79ID2 0\n#define MW_FDCAN3_SF80C 0\n#define MW_FDCAN3_SF80TYPE 2\n#define MW_FDCAN3_SF80ID1 0\n#define MW_FDCAN3_SF80ID2 0\n#define MW_FDCAN3_SF81C 0\n#define MW_FDCAN3_SF81TYPE 2\n#define MW_FDCAN3_SF81ID1 0\n#define MW_FDCAN3_SF81ID2 0\n#define MW_FDCAN3_SF82C 0\n#define MW_FDCAN3_SF82TYPE 2\n#define MW_FDCAN3_SF82ID1 0\n#define MW_FDCAN3_SF82ID2 0\n#define MW_FDCAN3_SF83C 0\n#define MW_FDCAN3_SF83TYPE 2\n#define MW_FDCAN3_SF83ID1 0\n#define MW_FDCAN3_SF83ID2 0\n#define MW_FDCAN3_SF84C 0\n#define MW_FDCAN3_SF84TYPE 2\n#define MW_FDCAN3_SF84ID1 0\n#define MW_FDCAN3_SF84ID2 0\n#define MW_FDCAN3_SF85C 0\n#define MW_FDCAN3_SF85TYPE 2\n#define MW_FDCAN3_SF85ID1 0\n#define MW_FDCAN3_SF85ID2 0\n#define MW_FDCAN3_SF86C 0\n#define MW_FDCAN3_SF86TYPE 2\n#define MW_FDCAN3_SF86ID1 0\n#define MW_FDCAN3_SF86ID2 0\n#define MW_FDCAN3_SF87C 0\n#define MW_FDCAN3_SF87TYPE 2\n#define MW_FDCAN3_SF87ID1 0\n#define MW_FDCAN3_SF87ID2 0\n#define MW_FDCAN3_SF88C 0\n#define MW_FDCAN3_SF88TYPE 2\n#define MW_FDCAN3_SF88ID1 0\n#define MW_FDCAN3_SF88ID2 0\n#define MW_FDCAN3_SF89C 0\n#define MW_FDCAN3_SF89TYPE 2\n#define MW_FDCAN3_SF89ID1 0\n#define MW_FDCAN3_SF89ID2 0\n#define MW_FDCAN3_SF90C 0\n#define MW_FDCAN3_SF90TYPE 2\n#define MW_FDCAN3_SF90ID1 0\n#define MW_FDCAN3_SF90ID2 0\n#define MW_FDCAN3_SF91C 0\n#define MW_FDCAN3_SF91TYPE 2\n#define MW_FDCAN3_SF91ID1 0\n#define MW_FDCAN3_SF91ID2 0\n#define MW_FDCAN3_SF92C 0\n#define MW_FDCAN3_SF92TYPE 2\n#define MW_FDCAN3_SF92ID1 0\n#define MW_FDCAN3_SF92ID2 0\n#define MW_FDCAN3_SF93C 0\n#define MW_FDCAN3_SF93TYPE 2\n#define MW_FDCAN3_SF93ID1 0\n#define MW_FDCAN3_SF93ID2 0\n#define MW_FDCAN3_SF94C 0\n#define MW_FDCAN3_SF94TYPE 2\n#define MW_FDCAN3_SF94ID1 0\n#define MW_FDCAN3_SF94ID2 0\n#define MW_FDCAN3_SF95C 0\n#define MW_FDCAN3_SF95TYPE 2\n#define MW_FDCAN3_SF95ID1 0\n#define MW_FDCAN3_SF95ID2 0\n#define MW_FDCAN3_SF96C 0\n#define MW_FDCAN3_SF96TYPE 2\n#define MW_FDCAN3_SF96ID1 0\n#define MW_FDCAN3_SF96ID2 0\n#define MW_FDCAN3_SF97C 0\n#define MW_FDCAN3_SF97TYPE 2\n#define MW_FDCAN3_SF97ID1 0\n#define MW_FDCAN3_SF97ID2 0\n#define MW_FDCAN3_SF98C 0\n#define MW_FDCAN3_SF98TYPE 2\n#define MW_FDCAN3_SF98ID1 0\n#define MW_FDCAN3_SF98ID2 0\n#define MW_FDCAN3_SF99C 0\n#define MW_FDCAN3_SF99TYPE 2\n#define MW_FDCAN3_SF99ID1 0\n#define MW_FDCAN3_SF99ID2 0\n#define MW_FDCAN3_SF100C 0\n#define MW_FDCAN3_SF100TYPE 2\n#define MW_FDCAN3_SF100ID1 0\n#define MW_FDCAN3_SF100ID2 0\n#define MW_FDCAN3_SF101C 0\n#define MW_FDCAN3_SF101TYPE 2\n#define MW_FDCAN3_SF101ID1 0\n#define MW_FDCAN3_SF101ID2 0\n#define MW_FDCAN3_SF102C 0\n#define MW_FDCAN3_SF102TYPE 2\n#define MW_FDCAN3_SF102ID1 0\n#define MW_FDCAN3_SF102ID2 0\n#define MW_FDCAN3_SF103C 0\n#define MW_FDCAN3_SF103TYPE 2\n#define MW_FDCAN3_SF103ID1 0\n#define MW_FDCAN3_SF103ID2 0\n#define MW_FDCAN3_SF104C 0\n#define MW_FDCAN3_SF104TYPE 2\n#define MW_FDCAN3_SF104ID1 0\n#define MW_FDCAN3_SF104ID2 0\n#define MW_FDCAN3_SF105C 0\n#define MW_FDCAN3_SF105TYPE 2\n#define MW_FDCAN3_SF105ID1 0\n#define MW_FDCAN3_SF105ID2 0\n#define MW_FDCAN3_SF106C 0\n#define MW_FDCAN3_SF106TYPE 2\n#define MW_FDCAN3_SF106ID1 0\n#define MW_FDCAN3_SF106ID2 0\n#define MW_FDCAN3_SF107C 0\n#define MW_FDCAN3_SF107TYPE 2\n#define MW_FDCAN3_SF107ID1 0\n#define MW_FDCAN3_SF107ID2 0\n#define MW_FDCAN3_SF108C 0\n#define MW_FDCAN3_SF108TYPE 2\n#define MW_FDCAN3_SF108ID1 0\n#define MW_FDCAN3_SF108ID2 0\n#define MW_FDCAN3_SF109C 0\n#define MW_FDCAN3_SF109TYPE 2\n#define MW_FDCAN3_SF109ID1 0\n#define MW_FDCAN3_SF109ID2 0\n#define MW_FDCAN3_SF110C 0\n#define MW_FDCAN3_SF110TYPE 2\n#define MW_FDCAN3_SF110ID1 0\n#define MW_FDCAN3_SF110ID2 0\n#define MW_FDCAN3_SF111C 0\n#define MW_FDCAN3_SF111TYPE 2\n#define MW_FDCAN3_SF111ID1 0\n#define MW_FDCAN3_SF111ID2 0\n#define MW_FDCAN3_SF112C 0\n#define MW_FDCAN3_SF112TYPE 2\n#define MW_FDCAN3_SF112ID1 0\n#define MW_FDCAN3_SF112ID2 0\n#define MW_FDCAN3_SF113C 0\n#define MW_FDCAN3_SF113TYPE 2\n#define MW_FDCAN3_SF113ID1 0\n#define MW_FDCAN3_SF113ID2 0\n#define MW_FDCAN3_SF114C 0\n#define MW_FDCAN3_SF114TYPE 2\n#define MW_FDCAN3_SF114ID1 0\n#define MW_FDCAN3_SF114ID2 0\n#define MW_FDCAN3_SF115C 0\n#define MW_FDCAN3_SF115TYPE 2\n#define MW_FDCAN3_SF115ID1 0\n#define MW_FDCAN3_SF115ID2 0\n#define MW_FDCAN3_SF116C 0\n#define MW_FDCAN3_SF116TYPE 2\n#define MW_FDCAN3_SF116ID1 0\n#define MW_FDCAN3_SF116ID2 0\n#define MW_FDCAN3_SF117C 0\n#define MW_FDCAN3_SF117TYPE 2\n#define MW_FDCAN3_SF117ID1 0\n#define MW_FDCAN3_SF117ID2 0\n#define MW_FDCAN3_SF118C 0\n#define MW_FDCAN3_SF118TYPE 2\n#define MW_FDCAN3_SF118ID1 0\n#define MW_FDCAN3_SF118ID2 0\n#define MW_FDCAN3_SF119C 0\n#define MW_FDCAN3_SF119TYPE 2\n#define MW_FDCAN3_SF119ID1 0\n#define MW_FDCAN3_SF119ID2 0\n#define MW_FDCAN3_SF120C 0\n#define MW_FDCAN3_SF120TYPE 2\n#define MW_FDCAN3_SF120ID1 0\n#define MW_FDCAN3_SF120ID2 0\n#define MW_FDCAN3_SF121C 0\n#define MW_FDCAN3_SF121TYPE 2\n#define MW_FDCAN3_SF121ID1 0\n#define MW_FDCAN3_SF121ID2 0\n#define MW_FDCAN3_SF122C 0\n#define MW_FDCAN3_SF122TYPE 2\n#define MW_FDCAN3_SF122ID1 0\n#define MW_FDCAN3_SF122ID2 0\n#define MW_FDCAN3_SF123C 0\n#define MW_FDCAN3_SF123TYPE 2\n#define MW_FDCAN3_SF123ID1 0\n#define MW_FDCAN3_SF123ID2 0\n#define MW_FDCAN3_SF124C 0\n#define MW_FDCAN3_SF124TYPE 2\n#define MW_FDCAN3_SF124ID1 0\n#define MW_FDCAN3_SF124ID2 0\n#define MW_FDCAN3_SF125C 0\n#define MW_FDCAN3_SF125TYPE 2\n#define MW_FDCAN3_SF125ID1 0\n#define MW_FDCAN3_SF125ID2 0\n#define MW_FDCAN3_SF126C 0\n#define MW_FDCAN3_SF126TYPE 2\n#define MW_FDCAN3_SF126ID1 0\n#define MW_FDCAN3_SF126ID2 0\n#define MW_FDCAN3_SF127C 0\n#define MW_FDCAN3_SF127TYPE 2\n#define MW_FDCAN3_SF127ID1 0\n#define MW_FDCAN3_SF127ID2 0\n#define MW_FDCAN3_EF 0\n#define MW_FDCAN3_EFNUMBER 0\n#define MW_FDCAN3_EF0C 0\n#define MW_FDCAN3_EF0TYPE 2\n#define MW_FDCAN3_EF0ID1 0\n#define MW_FDCAN3_EF0ID2 0\n#define MW_FDCAN3_EF1C 0\n#define MW_FDCAN3_EF1TYPE 2\n#define MW_FDCAN3_EF1ID1 0\n#define MW_FDCAN3_EF1ID2 0\n#define MW_FDCAN3_EF2C 0\n#define MW_FDCAN3_EF2TYPE 2\n#define MW_FDCAN3_EF2ID1 0\n#define MW_FDCAN3_EF2ID2 0\n#define MW_FDCAN3_EF3C 0\n#define MW_FDCAN3_EF3TYPE 2\n#define MW_FDCAN3_EF3ID1 0\n#define MW_FDCAN3_EF3ID2 0\n#define MW_FDCAN3_EF4C 0\n#define MW_FDCAN3_EF4TYPE 2\n#define MW_FDCAN3_EF4ID1 0\n#define MW_FDCAN3_EF4ID2 0\n#define MW_FDCAN3_EF5C 0\n#define MW_FDCAN3_EF5TYPE 2\n#define MW_FDCAN3_EF5ID1 0\n#define MW_FDCAN3_EF5ID2 0\n#define MW_FDCAN3_EF6C 0\n#define MW_FDCAN3_EF6TYPE 2\n#define MW_FDCAN3_EF6ID1 0\n#define MW_FDCAN3_EF6ID2 0\n#define MW_FDCAN3_EF7C 0\n#define MW_FDCAN3_EF7TYPE 2\n#define MW_FDCAN3_EF7ID1 0\n#define MW_FDCAN3_EF7ID2 0\n#define MW_FDCAN3_EF8C 0\n#define MW_FDCAN3_EF8TYPE 2\n#define MW_FDCAN3_EF8ID1 0\n#define MW_FDCAN3_EF8ID2 0\n#define MW_FDCAN3_EF9C 0\n#define MW_FDCAN3_EF9TYPE 2\n#define MW_FDCAN3_EF9ID1 0\n#define MW_FDCAN3_EF9ID2 0\n#define MW_FDCAN3_EF10C 0\n#define MW_FDCAN3_EF10TYPE 2\n#define MW_FDCAN3_EF10ID1 0\n#define MW_FDCAN3_EF10ID2 0\n#define MW_FDCAN3_EF11C 0\n#define MW_FDCAN3_EF11TYPE 2\n#define MW_FDCAN3_EF11ID1 0\n#define MW_FDCAN3_EF11ID2 0\n#define MW_FDCAN3_EF12C 0\n#define MW_FDCAN3_EF12TYPE 2\n#define MW_FDCAN3_EF12ID1 0\n#define MW_FDCAN3_EF12ID2 0\n#define MW_FDCAN3_EF13C 0\n#define MW_FDCAN3_EF13TYPE 2\n#define MW_FDCAN3_EF13ID1 0\n#define MW_FDCAN3_EF13ID2 0\n#define MW_FDCAN3_EF14C 0\n#define MW_FDCAN3_EF14TYPE 2\n#define MW_FDCAN3_EF14ID1 0\n#define MW_FDCAN3_EF14ID2 0\n#define MW_FDCAN3_EF15C 0\n#define MW_FDCAN3_EF15TYPE 2\n#define MW_FDCAN3_EF15ID1 0\n#define MW_FDCAN3_EF15ID2 0\n#define MW_FDCAN3_EF16C 0\n#define MW_FDCAN3_EF16TYPE 2\n#define MW_FDCAN3_EF16ID1 0\n#define MW_FDCAN3_EF16ID2 0\n#define MW_FDCAN3_EF17C 0\n#define MW_FDCAN3_EF17TYPE 2\n#define MW_FDCAN3_EF17ID1 0\n#define MW_FDCAN3_EF17ID2 0\n#define MW_FDCAN3_EF18C 0\n#define MW_FDCAN3_EF18TYPE 2\n#define MW_FDCAN3_EF18ID1 0\n#define MW_FDCAN3_EF18ID2 0\n#define MW_FDCAN3_EF19C 0\n#define MW_FDCAN3_EF19TYPE 2\n#define MW_FDCAN3_EF19ID1 0\n#define MW_FDCAN3_EF19ID2 0\n#define MW_FDCAN3_EF20C 0\n#define MW_FDCAN3_EF20TYPE 2\n#define MW_FDCAN3_EF20ID1 0\n#define MW_FDCAN3_EF20ID2 0\n#define MW_FDCAN3_EF21C 0\n#define MW_FDCAN3_EF21TYPE 2\n#define MW_FDCAN3_EF21ID1 0\n#define MW_FDCAN3_EF21ID2 0\n#define MW_FDCAN3_EF22C 0\n#define MW_FDCAN3_EF22TYPE 2\n#define MW_FDCAN3_EF22ID1 0\n#define MW_FDCAN3_EF22ID2 0\n#define MW_FDCAN3_EF23C 0\n#define MW_FDCAN3_EF23TYPE 2\n#define MW_FDCAN3_EF23ID1 0\n#define MW_FDCAN3_EF23ID2 0\n#define MW_FDCAN3_EF24C 0\n#define MW_FDCAN3_EF24TYPE 2\n#define MW_FDCAN3_EF24ID1 0\n#define MW_FDCAN3_EF24ID2 0\n#define MW_FDCAN3_EF25C 0\n#define MW_FDCAN3_EF25TYPE 2\n#define MW_FDCAN3_EF25ID1 0\n#define MW_FDCAN3_EF25ID2 0\n#define MW_FDCAN3_EF26C 0\n#define MW_FDCAN3_EF26TYPE 2\n#define MW_FDCAN3_EF26ID1 0\n#define MW_FDCAN3_EF26ID2 0\n#define MW_FDCAN3_EF27C 0\n#define MW_FDCAN3_EF27TYPE 2\n#define MW_FDCAN3_EF27ID1 0\n#define MW_FDCAN3_EF27ID2 0\n#define MW_FDCAN3_EF28C 0\n#define MW_FDCAN3_EF28TYPE 2\n#define MW_FDCAN3_EF28ID1 0\n#define MW_FDCAN3_EF28ID2 0\n#define MW_FDCAN3_EF29C 0\n#define MW_FDCAN3_EF29TYPE 2\n#define MW_FDCAN3_EF29ID1 0\n#define MW_FDCAN3_EF29ID2 0\n#define MW_FDCAN3_EF30C 0\n#define MW_FDCAN3_EF30TYPE 2\n#define MW_FDCAN3_EF30ID1 0\n#define MW_FDCAN3_EF30ID2 0\n#define MW_FDCAN3_EF31C 0\n#define MW_FDCAN3_EF31TYPE 2\n#define MW_FDCAN3_EF31ID1 0\n#define MW_FDCAN3_EF31ID2 0\n#define MW_FDCAN3_EF32C 0\n#define MW_FDCAN3_EF32TYPE 2\n#define MW_FDCAN3_EF32ID1 0\n#define MW_FDCAN3_EF32ID2 0\n#define MW_FDCAN3_EF33C 0\n#define MW_FDCAN3_EF33TYPE 2\n#define MW_FDCAN3_EF33ID1 0\n#define MW_FDCAN3_EF33ID2 0\n#define MW_FDCAN3_EF34C 0\n#define MW_FDCAN3_EF34TYPE 2\n#define MW_FDCAN3_EF34ID1 0\n#define MW_FDCAN3_EF34ID2 0\n#define MW_FDCAN3_EF35C 0\n#define MW_FDCAN3_EF35TYPE 2\n#define MW_FDCAN3_EF35ID1 0\n#define MW_FDCAN3_EF35ID2 0\n#define MW_FDCAN3_EF36C 0\n#define MW_FDCAN3_EF36TYPE 2\n#define MW_FDCAN3_EF36ID1 0\n#define MW_FDCAN3_EF36ID2 0\n#define MW_FDCAN3_EF37C 0\n#define MW_FDCAN3_EF37TYPE 2\n#define MW_FDCAN3_EF37ID1 0\n#define MW_FDCAN3_EF37ID2 0\n#define MW_FDCAN3_EF38C 0\n#define MW_FDCAN3_EF38TYPE 2\n#define MW_FDCAN3_EF38ID1 0\n#define MW_FDCAN3_EF38ID2 0\n#define MW_FDCAN3_EF39C 0\n#define MW_FDCAN3_EF39TYPE 2\n#define MW_FDCAN3_EF39ID1 0\n#define MW_FDCAN3_EF39ID2 0\n#define MW_FDCAN3_EF40C 0\n#define MW_FDCAN3_EF40TYPE 2\n#define MW_FDCAN3_EF40ID1 0\n#define MW_FDCAN3_EF40ID2 0\n#define MW_FDCAN3_EF41C 0\n#define MW_FDCAN3_EF41TYPE 2\n#define MW_FDCAN3_EF41ID1 0\n#define MW_FDCAN3_EF41ID2 0\n#define MW_FDCAN3_EF42C 0\n#define MW_FDCAN3_EF42TYPE 2\n#define MW_FDCAN3_EF42ID1 0\n#define MW_FDCAN3_EF42ID2 0\n#define MW_FDCAN3_EF43C 0\n#define MW_FDCAN3_EF43TYPE 2\n#define MW_FDCAN3_EF43ID1 0\n#define MW_FDCAN3_EF43ID2 0\n#define MW_FDCAN3_EF44C 0\n#define MW_FDCAN3_EF44TYPE 2\n#define MW_FDCAN3_EF44ID1 0\n#define MW_FDCAN3_EF44ID2 0\n#define MW_FDCAN3_EF45C 0\n#define MW_FDCAN3_EF45TYPE 2\n#define MW_FDCAN3_EF45ID1 0\n#define MW_FDCAN3_EF45ID2 0\n#define MW_FDCAN3_EF46C 0\n#define MW_FDCAN3_EF46TYPE 2\n#define MW_FDCAN3_EF46ID1 0\n#define MW_FDCAN3_EF46ID2 0\n#define MW_FDCAN3_EF47C 0\n#define MW_FDCAN3_EF47TYPE 2\n#define MW_FDCAN3_EF47ID1 0\n#define MW_FDCAN3_EF47ID2 0\n#define MW_FDCAN3_EF48C 0\n#define MW_FDCAN3_EF48TYPE 2\n#define MW_FDCAN3_EF48ID1 0\n#define MW_FDCAN3_EF48ID2 0\n#define MW_FDCAN3_EF49C 0\n#define MW_FDCAN3_EF49TYPE 2\n#define MW_FDCAN3_EF49ID1 0\n#define MW_FDCAN3_EF49ID2 0\n#define MW_FDCAN3_EF50C 0\n#define MW_FDCAN3_EF50TYPE 2\n#define MW_FDCAN3_EF50ID1 0\n#define MW_FDCAN3_EF50ID2 0\n#define MW_FDCAN3_EF51C 0\n#define MW_FDCAN3_EF51TYPE 2\n#define MW_FDCAN3_EF51ID1 0\n#define MW_FDCAN3_EF51ID2 0\n#define MW_FDCAN3_EF52C 0\n#define MW_FDCAN3_EF52TYPE 2\n#define MW_FDCAN3_EF52ID1 0\n#define MW_FDCAN3_EF52ID2 0\n#define MW_FDCAN3_EF53C 0\n#define MW_FDCAN3_EF53TYPE 2\n#define MW_FDCAN3_EF53ID1 0\n#define MW_FDCAN3_EF53ID2 0\n#define MW_FDCAN3_EF54C 0\n#define MW_FDCAN3_EF54TYPE 2\n#define MW_FDCAN3_EF54ID1 0\n#define MW_FDCAN3_EF54ID2 0\n#define MW_FDCAN3_EF55C 0\n#define MW_FDCAN3_EF55TYPE 2\n#define MW_FDCAN3_EF55ID1 0\n#define MW_FDCAN3_EF55ID2 0\n#define MW_FDCAN3_EF56C 0\n#define MW_FDCAN3_EF56TYPE 2\n#define MW_FDCAN3_EF56ID1 0\n#define MW_FDCAN3_EF56ID2 0\n#define MW_FDCAN3_EF57C 0\n#define MW_FDCAN3_EF57TYPE 2\n#define MW_FDCAN3_EF57ID1 0\n#define MW_FDCAN3_EF57ID2 0\n#define MW_FDCAN3_EF58C 0\n#define MW_FDCAN3_EF58TYPE 2\n#define MW_FDCAN3_EF58ID1 0\n#define MW_FDCAN3_EF58ID2 0\n#define MW_FDCAN3_EF59C 0\n#define MW_FDCAN3_EF59TYPE 2\n#define MW_FDCAN3_EF59ID1 0\n#define MW_FDCAN3_EF59ID2 0\n#define MW_FDCAN3_EF60C 0\n#define MW_FDCAN3_EF60TYPE 2\n#define MW_FDCAN3_EF60ID1 0\n#define MW_FDCAN3_EF60ID2 0\n#define MW_FDCAN3_EF61C 0\n#define MW_FDCAN3_EF61TYPE 2\n#define MW_FDCAN3_EF61ID1 0\n#define MW_FDCAN3_EF61ID2 0\n#define MW_FDCAN3_EF62C 0\n#define MW_FDCAN3_EF62TYPE 2\n#define MW_FDCAN3_EF62ID1 0\n#define MW_FDCAN3_EF62ID2 0\n#define MW_FDCAN3_EF63C 0\n#define MW_FDCAN3_EF63TYPE 2\n#define MW_FDCAN3_EF63ID1 0\n#define MW_FDCAN3_EF63ID2 0\n#define MW_SPI_SPIMODULESELECT 0\n#define MW_SPI_SPI1TXFIFOINTERRUPT 0.000000\n#define MW_SPI_SPI1RXFIFOINTERRUPT 0\n#define MW_SPI_SPI1ERRORINTERRUPT 0\n#define MW_SPI_SPI2TXFIFOINTERRUPT 0.000000\n#define MW_SPI_SPI2RXFIFOINTERRUPT 0\n#define MW_SPI_SPI2ERRORINTERRUPT 0\n#define MW_SPI_SPI3TXFIFOINTERRUPT 0.000000\n#define MW_SPI_SPI3RXFIFOINTERRUPT 0\n#define MW_SPI_SPI3ERRORINTERRUPT 0\n#define MW_SPI_SPI4TXFIFOINTERRUPT 0.000000\n#define MW_SPI_SPI4RXFIFOINTERRUPT 0\n#define MW_SPI_SPI4ERRORINTERRUPT 0\n#define MW_CORDIC_INPUTBUFFERLENGTH 40\n#define MW_CORDIC_OUTPUTBUFFERLENGTH 80\n\n#endif /* __MW_TARGET_HARDWARE_RESOURCES_H__ */\n\n#endif\n\n#endif\n"},{"name":"SysTickScheduler.c","type":"source","group":"legacy","path":"D:\\software\\MATLAB2024a\\toolbox\\target\\shared\\armcortexmbase\\scheduler\\src","tag":"","groupDisplay":"其他文件","code":"/* SysTick scheduler\n * \n * Copyright 2013-2023 The MathWorks, Inc.\n */\n \n#include \"arm_cortex_m_multitasking.h\"\n\nunsigned long schdl_counter;\nunsigned long schdl_counter_max;\n\nextern volatile uint32_t taskToSchedule;\n\nstatic void SysTick_Isr(void)\n{\n    __DSB();\n    __ISB();\n\t\n\tif (schdl_counter >= schdl_counter_max)\n\t{\n\t\tschdl_counter = 0;\n\t}\n\t\n    if (0 == schdl_counter++)\t/* Compare with zero before increment */\n\t{\n\t\t/* The rt_OneStep() function expects interrupts to be disabled. \n           Hence disable interrupt before rt_OneStep(). */\n        __disable_irq();\n        rt_OneStep();\n        /* The rt_OneStep() function disables interrupt. \n           Hence enable interrupt immediately after rt_OneStep(). */\n        __enable_irq();\n\t}\n}\n\n#if (MW_ARMv6M_AND_PLUS == 0)\n    void SysTick_Handler(){\n    SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;\n}\n#else\nMW_RENTRANT_ISR_FUNCTION_BEGIN(SysTick_Handler, -1)\n    MW_CALL_ISR_FUNCTION(SysTick_Isr);\nMW_RENTRANT_ISR_FUNCTION_END()\n#endif\n\nvoid ARMCM_SysTick_Config(float modelBaseRate)\n{\n#if !defined(MW_DONT_USE_SYSTICK)    \n#if defined(MW_SCHEDULER_INTERRUPT_SOURCE) && (MW_SCHEDULER_INTERRUPT_SOURCE == 0)\n\t/* SysTick Scheduler is selected */\n\tunsigned long tick_counter;\n\t\n\ttick_counter = (unsigned long)(SystemCoreClock * modelBaseRate);\n\t\n\tif (tick_counter > SysTick_LOAD_RELOAD_Msk)\n\t{\n\t\tschdl_counter_max = (unsigned long)((float)tick_counter / (float)SysTick_LOAD_RELOAD_Msk) + 1;\n\t\tSysTick_Config(tick_counter/schdl_counter_max);\t\t\n\t}\n\telse\n\t{\n\t\tschdl_counter_max = 0;\n\t\tSysTick_Config(tick_counter);\n\t}\n\t\n\tschdl_counter = 0;\n\t\n\t/* Set the SysTick priority */\n\t#ifdef MW_SCHEDULER_PRIORITY\n\t\tNVIC_SetPriority((IRQn_Type)(-1), MW_SCHEDULER_PRIORITY);\n\t#endif\n    #if (MW_ARMv6M_AND_PLUS == 0)\n        taskToSchedule = (uint32_t) SysTick_Isr;\n    #endif\n#endif\n#endif\n    NVIC_SetPriority((IRQn_Type)(-5), MW_MAX_PRIORITY_VALUE);\n    NVIC_SetPriority((IRQn_Type)(-2), MW_MAX_PRIORITY_VALUE);\n}\n\nvoid ARMCM_SysTick_Stop(void)\n{\n#if !defined(MW_DONT_USE_SYSTICK)    \n#if defined(MW_SCHEDULER_INTERRUPT_SOURCE) && (MW_SCHEDULER_INTERRUPT_SOURCE == 0)\n\t/* SysTick Scheduler is Stopped */\n\tSysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;\n#endif\n#endif\n}"},{"name":"m3m4m4f_multitasking.c","type":"source","group":"legacy","path":"D:\\software\\MATLAB2024a\\toolbox\\target\\shared\\armcortexmbase\\scheduler\\src","tag":"","groupDisplay":"其他文件","code":"/* Wrapper for Multi tasking.\n * \n * Copyright 2013-2020 The MathWorks, Inc.\n */\n\n\n#ifdef __MW_TARGET_USE_HARDWARE_RESOURCES_H__\n#include \"MW_target_hardware_resources.h\"\n#endif\n\n#ifndef __NVIC_PRIO_BITS\n#error \"__NVIC_PRIO_BITS is undefined.  The __NVIC_PRIO_BITS is defined in hardware definition header file.\"\n#endif\n\n#include \"mw_force_no_optimization.h\"\n#include \"arm_cortex_m_multitasking.h\"\n\nvolatile uint32_t taskToSchedule;\n\n__attribute__ ((naked,aligned(4))) void PendSV_Handler() {\n    __asm volatile (\n    \"   MRS R0, APSR                            \\n\"\n    \"   PUSH {R0, LR}                           \\n\"\n    \"   MRS R0, BASEPRI                         \\n\"\n    \"   PUSH {R0, R1}                           \\n\"\n    );\n#if (defined(__FPU_PRESENT) && (__FPU_PRESENT == 1)) && (defined(__FPU_USED) && (__FPU_USED == 1))\n    __asm volatile (\n    \"   TST LR, #0x10                           \\n\"\n    \"   IT EQ                                   \\n\"\n    \"   VMOVEQ S0, S0                           \\n\"\n    );\n#endif\n    __asm volatile (\n    \"   LDR R0, =taskToSchedule                 \\n\"\n    \"   LDR R0, [R0]                            \\n\"\n    \"   PUSH {R0, R1}                           \\n\"\n    \"   SUB SP, SP, #0x20                       \\n\"\n    \"   ADR R0,Call_isr_routine_in_thread_mode \\n\"\n    \"   STR R0,[SP, #24]                        \\n\"\n    \"   MOV R0,#0x01000000                      \\n\"\n    \"   STR R0,[SP, #28]                        \\n\"\n    \"   MVN R0,#0x06                            \\n\"\n    \"   MOV LR, R0                              \\n\"\n    \"   BX LR                                   \\n\"\n    \"Call_isr_routine_in_thread_mode:           \\n\"\n    \"   POP {R0, R1}                            \\n\"\n    \"   BLX R0                                  \\n\"\n    \"   ISB                                     \\n\"\n    \"   SVC #0                                  \\n\"\n    \"Unknown_Execution:                         \\n\"\n    \"   B Unknown_Execution                     \\n\"\n    );\n}\n\n/* SVC Interrupt service routine to restore the context: SVC_Handler*/\n__attribute__ ((naked,aligned(4))) void SVC_Handler(void) {\n#if (defined(__FPU_PRESENT) && (__FPU_PRESENT == 1)) && (defined(__FPU_USED) && (__FPU_USED == 1))\n    __asm volatile (\n    \"   TST  LR, #0x10      \\n\"\n    \"   IT EQ               \\n\"\n    \"   VMOVEQ.F32 S0, S0   \\n\"\n    );\n#endif\n    __asm volatile (\n    \"   TST LR, #0x4            \\n\"\n    \"   ITE EQ                  \\n\"\n    \"   MRSEQ R0, MSP           \\n\"\n    \"   MRSNE R0, PSP           \\n\"\n    \"   LDR R1, [R0, #24]       \\n\"\n    \"   LDRB R0, [R1, #-2]      \\n\"\n    \"   CBZ R0, svc_service_0   \\n\"\n    \"   CMP R0, #1              \\n\"\n    \"   BEQ svc_service_1       \\n\"\n    \"   B Unknown_SVC_Request   \\n\"\n    \"svc_service_0:             \\n\"\n    );\n#if (defined(__FPU_PRESENT) && (__FPU_PRESENT == 1)) && (defined(__FPU_USED) && (__FPU_USED == 1))\n     __asm volatile (\n    \"   TST LR, #0x10       \\n\"\n    \"   ITE EQ              \\n\"\n    \"   ADDEQ SP, SP, #104  \\n\"\n    \"   ADDNE SP, SP, #32   \\n\"\n     );\n#else\n     __asm volatile (\"     ADD SP, SP, #32\");\n#endif\n     __asm volatile (\n    \"     POP {R0, R1}              \\n\"\n    \"     MSR BASEPRI, R0           \\n\"\n    \"     POP {R0, R1}              \\n\"\n    \"     MSR APSR_nzcvq, R0        \\n\"\n    \"     BX R1                     \\n\"\n    \"Unknown_SVC_Request:           \\n\"\n    \"     B Unknown_SVC_Request     \\n\"\n    \"svc_service_1:                 \\n\"\n    \"     MOVW R1, #0x0000ED14      \\n\"\n    \"     MOVT R1, #0xE000          \\n\"\n    \"     LDR R2,[R1]               \\n\"\n    \"     ORR R2, #1                \\n\"\n    \"     STR R2,[R1]               \\n\"\n    \"     BX LR                     \\n\"\n    \"     B Unknown_SVC_Request     \\n\"\n    );\n}\n\n/* LocalWords:  NVIC PRIO TST VMOVEQ ADR isr MOV MVNS asm cpsie chaing arival VMOV MVN\n * LocalWords:  BLX ISB SVC ITE MRSEQ MSP MRSNE PSP LDR LDRB CBZ svc CMP BEQ\n * LocalWords:  ADDEQ ADDNE MSR BASEPRI xff APSR nzcvq MOVW MOVT\n */\n"},{"name":"main.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Core\\Src","tag":"","groupDisplay":"其他文件","code":"/* USER CODE BEGIN Header */\r\n/**\r\n  ******************************************************************************\r\n  * @file           : main.c\r\n  * @brief          : Main program body\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2026 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n/* USER CODE END Header */\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"main.h\"\r\n\r\n/* Private includes ----------------------------------------------------------*/\r\n/* USER CODE BEGIN Includes */\r\n\r\n/* USER CODE END Includes */\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* USER CODE BEGIN PTD */\r\n\r\n/* USER CODE END PTD */\r\n\r\n/* Private define ------------------------------------------------------------*/\r\n/* USER CODE BEGIN PD */\r\n/* USER CODE END PD */\r\n\r\n/* Private macro -------------------------------------------------------------*/\r\n/* USER CODE BEGIN PM */\r\n\r\n/* USER CODE END PM */\r\n\r\n/* Private variables ---------------------------------------------------------*/\r\n\r\n/* USER CODE BEGIN PV */\r\n\r\n/* USER CODE END PV */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\nvoid SystemClock_Config(void);\r\n/* USER CODE BEGIN PFP */\r\n\r\n/* USER CODE END PFP */\r\n\r\n/* Private user code ---------------------------------------------------------*/\r\n/* USER CODE BEGIN 0 */\r\n\r\n/* USER CODE END 0 */\r\n\r\n/**\r\n  * @brief  The application entry point.\r\n  * @retval int\r\n  */\r\n\r\n/**\r\n  * @brief System Clock Configuration\r\n  * @retval None\r\n  */\r\nvoid SystemClock_Config(void)\r\n{\r\n  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);\r\n  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)\r\n  {\r\n  }\r\n  LL_PWR_EnableRange1BoostMode();\r\n  LL_RCC_HSI_Enable();\r\n   /* Wait till HSI is ready */\r\n  while(LL_RCC_HSI_IsReady() != 1)\r\n  {\r\n  }\r\n\r\n  LL_RCC_HSI_SetCalibTrimming(64);\r\n  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);\r\n  LL_RCC_PLL_EnableDomain_SYS();\r\n  LL_RCC_PLL_Enable();\r\n   /* Wait till PLL is ready */\r\n  while(LL_RCC_PLL_IsReady() != 1)\r\n  {\r\n  }\r\n\r\n  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);\r\n  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);\r\n   /* Wait till System clock is ready */\r\n  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)\r\n  {\r\n  }\r\n\r\n  /* Insure 1?s transition state at intermediate medium speed clock based on DWT */\r\n  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;\r\n  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;\r\n  DWT->CYCCNT = 0;\r\n  while(DWT->CYCCNT < 100);\r\n  /* Set AHB prescaler*/\r\n  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);\r\n  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);\r\n  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);\r\n  LL_SetSystemCoreClock(170000000);\r\n\r\n   /* Update the time base */\r\n  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)\r\n  {\r\n    Error_Handler();\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief ADC1 Initialization Function\r\n  * @param None\r\n  * @retval None\r\n  */\r\nvoid MX_ADC1_Init(void)\r\n{\r\n\r\n  /* USER CODE BEGIN ADC1_Init 0 */\r\n\r\n  /* USER CODE END ADC1_Init 0 */\r\n\r\n  LL_ADC_InitTypeDef ADC_InitStruct = {0};\r\n  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};\r\n  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};\r\n  LL_ADC_INJ_InitTypeDef ADC_INJ_InitStruct = {0};\r\n\r\n  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};\r\n\r\n  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);\r\n\r\n  /* Peripheral clock enable */\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);\r\n\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);\r\n  /**ADC1 GPIO Configuration\r\n  PC1   ------> ADC1_IN7\r\n  PA0   ------> ADC1_IN1\r\n  PB0   ------> ADC1_IN15\r\n  PB1   ------> ADC1_IN12\r\n  */\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);\r\n\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);\r\n\r\n  GPIO_InitStruct.Pin = BEMF2_ADC1_IN15_Pin;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(BEMF2_ADC1_IN15_GPIO_Port, &GPIO_InitStruct);\r\n\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);\r\n\r\n  /* USER CODE BEGIN ADC1_Init 1 */\r\n\r\n  /* USER CODE END ADC1_Init 1 */\r\n  /** Common config\r\n  */\r\n  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;\r\n  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;\r\n  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;\r\n  LL_ADC_Init(ADC1, &ADC_InitStruct);\r\n  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;\r\n  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;\r\n  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;\r\n  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;\r\n  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;\r\n  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;\r\n  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);\r\n  LL_ADC_SetGainCompensation(ADC1, 0);\r\n  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);\r\n  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;\r\n  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;\r\n  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);\r\n  ADC_INJ_InitStruct.TriggerSource = LL_ADC_INJ_TRIG_EXT_TIM1_TRGO;\r\n  ADC_INJ_InitStruct.SequencerLength = LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS;\r\n  ADC_INJ_InitStruct.SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE;\r\n  ADC_INJ_InitStruct.TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT;\r\n  LL_ADC_INJ_Init(ADC1, &ADC_INJ_InitStruct);\r\n  LL_ADC_INJ_SetQueueMode(ADC1, LL_ADC_INJ_QUEUE_DISABLE);\r\n  LL_ADC_INJ_SetTriggerEdge(ADC1, LL_ADC_INJ_TRIG_EXT_RISING);\r\n\r\n  /* Disable ADC deep power down (enabled by default after reset state) */\r\n  LL_ADC_DisableDeepPowerDown(ADC1);\r\n  /* Enable ADC internal voltage regulator */\r\n  LL_ADC_EnableInternalRegulator(ADC1);\r\n  /* Delay for ADC internal voltage regulator stabilization. */\r\n  /* Compute number of CPU cycles to wait for, from delay in us. */\r\n  /* Note: Variable divided by 2 to compensate partially */\r\n  /* CPU processing cycles (depends on compilation optimization). */\r\n  /* Note: If system core clock frequency is below 200kHz, wait time */\r\n  /* is only a few CPU processing cycles. */\r\n  uint32_t wait_loop_index;\r\n  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);\r\n  while(wait_loop_index != 0)\r\n  {\r\n    wait_loop_index--;\r\n  }\r\n  /** Configure Regular Channel\r\n  */\r\n  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_12);\r\n  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SAMPLINGTIME_92CYCLES_5);\r\n  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_12, LL_ADC_SINGLE_ENDED);\r\n  /** Configure Injected Channel\r\n  */\r\n  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_1, LL_ADC_CHANNEL_1);\r\n  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);\r\n  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);\r\n  /** Configure Injected Channel\r\n  */\r\n  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_2, LL_ADC_CHANNEL_7);\r\n  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_2CYCLES_5);\r\n  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SINGLE_ENDED);\r\n  /** Configure Injected Channel\r\n  */\r\n  LL_ADC_INJ_SetSequencerRanks(ADC1, LL_ADC_INJ_RANK_3, LL_ADC_CHANNEL_15);\r\n  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SAMPLINGTIME_2CYCLES_5);\r\n  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_15, LL_ADC_SINGLE_ENDED);\r\n  /* USER CODE BEGIN ADC1_Init 2 */\r\n\r\n  /* USER CODE END ADC1_Init 2 */\r\n\r\n}\r\n\r\n/**\r\n  * @brief ADC2 Initialization Function\r\n  * @param None\r\n  * @retval None\r\n  */\r\nvoid MX_ADC2_Init(void)\r\n{\r\n\r\n  /* USER CODE BEGIN ADC2_Init 0 */\r\n\r\n  /* USER CODE END ADC2_Init 0 */\r\n\r\n  LL_ADC_InitTypeDef ADC_InitStruct = {0};\r\n  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};\r\n  LL_ADC_INJ_InitTypeDef ADC_INJ_InitStruct = {0};\r\n\r\n  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};\r\n\r\n  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);\r\n\r\n  /* Peripheral clock enable */\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);\r\n\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);\r\n  /**ADC2 GPIO Configuration\r\n  PC3   ------> ADC2_IN9\r\n  PA1   ------> ADC2_IN2\r\n  PA7   ------> ADC2_IN4\r\n  */\r\n  GPIO_InitStruct.Pin = BEMF1_ADC2_IN9_Pin;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(BEMF1_ADC2_IN9_GPIO_Port, &GPIO_InitStruct);\r\n\r\n  GPIO_InitStruct.Pin = VBUS_ADC2_IN2_Pin;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(VBUS_ADC2_IN2_GPIO_Port, &GPIO_InitStruct);\r\n\r\n  GPIO_InitStruct.Pin = BEMF3_ADC2_IN4_Pin;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(BEMF3_ADC2_IN4_GPIO_Port, &GPIO_InitStruct);\r\n\r\n  /* USER CODE BEGIN ADC2_Init 1 */\r\n\r\n  /* USER CODE END ADC2_Init 1 */\r\n  /** Common config\r\n  */\r\n  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;\r\n  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;\r\n  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;\r\n  LL_ADC_Init(ADC2, &ADC_InitStruct);\r\n  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;\r\n  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;\r\n  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;\r\n  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;\r\n  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;\r\n  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;\r\n  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);\r\n  LL_ADC_SetGainCompensation(ADC2, 0);\r\n  LL_ADC_SetOverSamplingScope(ADC2, LL_ADC_OVS_DISABLE);\r\n  ADC_INJ_InitStruct.TriggerSource = LL_ADC_INJ_TRIG_EXT_TIM1_TRGO;\r\n  ADC_INJ_InitStruct.SequencerLength = LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS;\r\n  ADC_INJ_InitStruct.SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE;\r\n  ADC_INJ_InitStruct.TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT;\r\n  LL_ADC_INJ_Init(ADC2, &ADC_INJ_InitStruct);\r\n  LL_ADC_INJ_SetQueueMode(ADC2, LL_ADC_INJ_QUEUE_DISABLE);\r\n  LL_ADC_INJ_SetTriggerEdge(ADC2, LL_ADC_INJ_TRIG_EXT_RISING);\r\n\r\n  /* Disable ADC deep power down (enabled by default after reset state) */\r\n  LL_ADC_DisableDeepPowerDown(ADC2);\r\n  /* Enable ADC internal voltage regulator */\r\n  LL_ADC_EnableInternalRegulator(ADC2);\r\n  /* Delay for ADC internal voltage regulator stabilization. */\r\n  /* Compute number of CPU cycles to wait for, from delay in us. */\r\n  /* Note: Variable divided by 2 to compensate partially */\r\n  /* CPU processing cycles (depends on compilation optimization). */\r\n  /* Note: If system core clock frequency is below 200kHz, wait time */\r\n  /* is only a few CPU processing cycles. */\r\n  uint32_t wait_loop_index;\r\n  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);\r\n  while(wait_loop_index != 0)\r\n  {\r\n    wait_loop_index--;\r\n  }\r\n  /** Configure Regular Channel\r\n  */\r\n  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);\r\n  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_2CYCLES_5);\r\n  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);\r\n  /** Configure Injected Channel\r\n  */\r\n  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_1, LL_ADC_CHANNEL_9);\r\n  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_9, LL_ADC_SAMPLINGTIME_12CYCLES_5);\r\n  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_9, LL_ADC_SINGLE_ENDED);\r\n  /** Configure Injected Channel\r\n  */\r\n  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_2, LL_ADC_CHANNEL_4);\r\n  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_12CYCLES_5);\r\n  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);\r\n  /** Configure Injected Channel\r\n  */\r\n  LL_ADC_INJ_SetSequencerRanks(ADC2, LL_ADC_INJ_RANK_3, LL_ADC_CHANNEL_2);\r\n  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);\r\n  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);\r\n  /* USER CODE BEGIN ADC2_Init 2 */\r\n\r\n  /* USER CODE END ADC2_Init 2 */\r\n\r\n}\r\n\r\n/**\r\n  * @brief LPUART1 Initialization Function\r\n  * @param None\r\n  * @retval None\r\n  */\r\nvoid MX_LPUART1_UART_Init(void)\r\n{\r\n\r\n  /* USER CODE BEGIN LPUART1_Init 0 */\r\n\r\n  /* USER CODE END LPUART1_Init 0 */\r\n\r\n  LL_LPUART_InitTypeDef LPUART_InitStruct = {0};\r\n\r\n  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};\r\n\r\n  LL_RCC_SetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE_PCLK1);\r\n\r\n  /* Peripheral clock enable */\r\n  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPUART1);\r\n\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);\r\n  /**LPUART1 GPIO Configuration\r\n  PA2   ------> LPUART1_TX\r\n  PA3   ------> LPUART1_RX\r\n  */\r\n  GPIO_InitStruct.Pin = LPUART1_TX_Pin;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  GPIO_InitStruct.Alternate = LL_GPIO_AF_12;\r\n  LL_GPIO_Init(LPUART1_TX_GPIO_Port, &GPIO_InitStruct);\r\n\r\n  GPIO_InitStruct.Pin = LPUART1_RX_Pin;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  GPIO_InitStruct.Alternate = LL_GPIO_AF_12;\r\n  LL_GPIO_Init(LPUART1_RX_GPIO_Port, &GPIO_InitStruct);\r\n\r\n  /* LPUART1 DMA Init */\r\n\r\n  /* LPUART1_RX Init */\r\n  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_LPUART1_RX);\r\n\r\n  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);\r\n\r\n  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);\r\n\r\n  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);\r\n\r\n  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);\r\n\r\n  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);\r\n\r\n  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);\r\n\r\n  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);\r\n\r\n  /* LPUART1_TX Init */\r\n  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_LPUART1_TX);\r\n\r\n  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);\r\n\r\n  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);\r\n\r\n  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);\r\n\r\n  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);\r\n\r\n  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);\r\n\r\n  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);\r\n\r\n  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);\r\n\r\n  /* USER CODE BEGIN LPUART1_Init 1 */\r\n\r\n  /* USER CODE END LPUART1_Init 1 */\r\n  LPUART_InitStruct.PrescalerValue = LL_LPUART_PRESCALER_DIV1;\r\n  LPUART_InitStruct.BaudRate = 2000000;\r\n  LPUART_InitStruct.DataWidth = LL_LPUART_DATAWIDTH_8B;\r\n  LPUART_InitStruct.StopBits = LL_LPUART_STOPBITS_1;\r\n  LPUART_InitStruct.Parity = LL_LPUART_PARITY_NONE;\r\n  LPUART_InitStruct.TransferDirection = LL_LPUART_DIRECTION_TX_RX;\r\n  LPUART_InitStruct.HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;\r\n  LL_LPUART_Init(LPUART1, &LPUART_InitStruct);\r\n  LL_LPUART_SetTXFIFOThreshold(LPUART1, LL_LPUART_FIFOTHRESHOLD_1_8);\r\n  LL_LPUART_SetRXFIFOThreshold(LPUART1, LL_LPUART_FIFOTHRESHOLD_1_8);\r\n  LL_LPUART_DisableFIFO(LPUART1);\r\n\r\n  /* USER CODE BEGIN WKUPType LPUART1 */\r\n\r\n  /* USER CODE END WKUPType LPUART1 */\r\n\r\n  LL_LPUART_Enable(LPUART1);\r\n\r\n  /* Polling LPUART1 initialisation */\r\n  while((!(LL_LPUART_IsActiveFlag_TEACK(LPUART1))) || (!(LL_LPUART_IsActiveFlag_REACK(LPUART1))))\r\n  {\r\n  }\r\n  /* USER CODE BEGIN LPUART1_Init 2 */\r\n\r\n  /* USER CODE END LPUART1_Init 2 */\r\n\r\n}\r\n\r\n/**\r\n  * @brief TIM1 Initialization Function\r\n  * @param None\r\n  * @retval None\r\n  */\r\nvoid MX_TIM1_Init(void)\r\n{\r\n\r\n  /* USER CODE BEGIN TIM1_Init 0 */\r\n\r\n  /* USER CODE END TIM1_Init 0 */\r\n\r\n  LL_TIM_InitTypeDef TIM_InitStruct = {0};\r\n  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};\r\n  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};\r\n\r\n  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};\r\n\r\n  /* Peripheral clock enable */\r\n  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);\r\n\r\n  /* USER CODE BEGIN TIM1_Init 1 */\r\n\r\n  /* USER CODE END TIM1_Init 1 */\r\n  TIM_InitStruct.Prescaler = 0;\r\n  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_CENTER_UP;\r\n  TIM_InitStruct.Autoreload = 4250;\r\n  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;\r\n  TIM_InitStruct.RepetitionCounter = 1;\r\n  LL_TIM_Init(TIM1, &TIM_InitStruct);\r\n  LL_TIM_DisableARRPreload(TIM1);\r\n  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);\r\n  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;\r\n  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;\r\n  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;\r\n  TIM_OC_InitStruct.CompareValue = 0;\r\n  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;\r\n  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;\r\n  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;\r\n  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;\r\n  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);\r\n  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);\r\n  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH2);\r\n  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);\r\n  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH2);\r\n  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);\r\n  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);\r\n  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);\r\n  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_UPDATE);\r\n  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);\r\n  LL_TIM_EnableMasterSlaveMode(TIM1);\r\n  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;\r\n  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;\r\n  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;\r\n  TIM_BDTRInitStruct.DeadTime = 0;\r\n  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;\r\n  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;\r\n  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;\r\n  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;\r\n  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;\r\n  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;\r\n  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;\r\n  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;\r\n  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;\r\n  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);\r\n  /* USER CODE BEGIN TIM1_Init 2 */\r\n\r\n  /* USER CODE END TIM1_Init 2 */\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);\r\n  /**TIM1 GPIO Configuration\r\n  PA8   ------> TIM1_CH1\r\n  PA9   ------> TIM1_CH2\r\n  PA10   ------> TIM1_CH3\r\n  */\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;\r\n  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);\r\n\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;\r\n  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);\r\n\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;\r\n  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);\r\n\r\n}\r\n\r\n/**\r\n  * Enable DMA controller clock\r\n  */\r\nvoid MX_DMA_Init(void)\r\n{\r\n\r\n  /* Init with LL driver */\r\n  /* DMA controller clock enable */\r\n  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);\r\n  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);\r\n\r\n  /* DMA interrupt init */\r\n  /* DMA1_Channel1_IRQn interrupt configuration */\r\n  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\r\n  NVIC_EnableIRQ(DMA1_Channel1_IRQn);\r\n  /* DMA1_Channel2_IRQn interrupt configuration */\r\n  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\r\n  NVIC_EnableIRQ(DMA1_Channel2_IRQn);\r\n\r\n}\r\n\r\n/**\r\n  * @brief GPIO Initialization Function\r\n  * @param None\r\n  * @retval None\r\n  */\r\nvoid MX_GPIO_Init(void)\r\n{\r\n  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};\r\n  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};\r\n\r\n  /* GPIO Ports Clock Enable */\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);\r\n  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);\r\n\r\n  /**/\r\n  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);\r\n\r\n  /**/\r\n  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_8);\r\n\r\n  /**/\r\n  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_10);\r\n\r\n  /**/\r\n  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_11);\r\n\r\n  /**/\r\n  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_12);\r\n\r\n  /**/\r\n  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);\r\n\r\n  /**/\r\n  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE9);\r\n\r\n  /**/\r\n  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;\r\n  EXTI_InitStruct.LineCommand = ENABLE;\r\n  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;\r\n  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;\r\n  LL_EXTI_Init(&EXTI_InitStruct);\r\n\r\n  /**/\r\n  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_9;\r\n  EXTI_InitStruct.LineCommand = ENABLE;\r\n  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;\r\n  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;\r\n  LL_EXTI_Init(&EXTI_InitStruct);\r\n\r\n  /**/\r\n  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);\r\n\r\n  /**/\r\n  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_9, LL_GPIO_PULL_NO);\r\n\r\n  /**/\r\n  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);\r\n\r\n  /**/\r\n  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_9, LL_GPIO_MODE_INPUT);\r\n\r\n  /**/\r\n  GPIO_InitStruct.Pin = LD2_Pin;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);\r\n\r\n  /**/\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);\r\n\r\n  /**/\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);\r\n\r\n  /**/\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);\r\n\r\n  /**/\r\n  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;\r\n  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;\r\n  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;\r\n  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);\r\n\r\n  /* EXTI interrupt init*/\r\n  NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\r\n  NVIC_EnableIRQ(EXTI9_5_IRQn);\r\n  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\r\n  NVIC_EnableIRQ(EXTI15_10_IRQn);\r\n\r\n}\r\n\r\n/* USER CODE BEGIN 4 */\r\n\r\n/* USER CODE END 4 */\r\n\r\n/**\r\n  * @brief  Period elapsed callback in non blocking mode\r\n  * @note   This function is called  when TIM2 interrupt took place, inside\r\n  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment\r\n  * a global variable \"uwTick\" used as application time base.\r\n  * @param  htim : TIM handle\r\n  * @retval None\r\n  */\r\nvoid HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* USER CODE BEGIN Callback 0 */\r\n\r\n  /* USER CODE END Callback 0 */\r\n  if (htim->Instance == TIM2) {\r\n    HAL_IncTick();\r\n  }\r\n  /* USER CODE BEGIN Callback 1 */\r\n\r\n  /* USER CODE END Callback 1 */\r\n}\r\n\r\n/**\r\n  * @brief  This function is executed in case of error occurrence.\r\n  * @retval None\r\n  */\r\nvoid Error_Handler(void)\r\n{\r\n  /* USER CODE BEGIN Error_Handler_Debug */\r\n  /* User can add his own implementation to report the HAL error return state */\r\n  __disable_irq();\r\n  while (1)\r\n  {\r\n  }\r\n  /* USER CODE END Error_Handler_Debug */\r\n}\r\n\r\n#ifdef  USE_FULL_ASSERT\r\n/**\r\n  * @brief  Reports the name of the source file and the source line number\r\n  *         where the assert_param error has occurred.\r\n  * @param  file: pointer to the source file name\r\n  * @param  line: assert_param error line source number\r\n  * @retval None\r\n  */\r\nvoid assert_failed(uint8_t *file, uint32_t line)\r\n{\r\n  /* USER CODE BEGIN 6 */\r\n  /* User can add his own implementation to report the file name and line number,\r\n     ex: printf(\"Wrong parameters value: file %s on line %d\\r\\n\", file, line) */\r\n  /* USER CODE END 6 */\r\n}\r\n#endif /* USE_FULL_ASSERT */\r\n\r\n\n/*SimulinkGeneratedCode*/\n"},{"name":"mw_stm32_nvic.c","type":"source","group":"legacy","path":"C:\\ProgramData\\MATLAB\\SupportPackages\\R2024a\\toolbox\\shared\\supportpackages\\stm32\\src\\","tag":"","groupDisplay":"其他文件","code":"/* Copyright 2021-2023 The MathWorks, Inc. */\n#include \"rtwtypes.h\"\n#include \"main.h\"\n#include \"mw_stm32_nvic.h\"\n#include <string.h>\n\n#if defined (MW_RELOCATE_VECT_TABLE) && (MW_RELOCATE_VECT_TABLE == 1)\nextern void (*g_pfnVectors[256]); \nvoid (*mw_relocateVectorTable[256])(void) __attribute__((section(\"vTable\")));\n#endif\n\nvoid MW_NVIC_ConfigureIRQ(uint32_T IRQNumber, void (*irqFcn)(void), uint32_T irqPriority)\n{\n    #if defined (MW_RELOCATE_VECT_TABLE) && (MW_RELOCATE_VECT_TABLE == 1)\n    static uint8_t relocateVectorTable = 0;\n    uint32_t adjustedIRQNumber =0;\n\n    // /* Copy default vector teable to relocated vector table address */\n    if (0 == relocateVectorTable)\n    {      \n        memcpy(&mw_relocateVectorTable[0],g_pfnVectors, sizeof(g_pfnVectors)); \n        __disable_irq();\n        SCB->VTOR = (uint32_t)&mw_relocateVectorTable;\n        __DSB();\n        __enable_irq();\n        relocateVectorTable = 1;\n    }\n    adjustedIRQNumber = IRQNumber-15;\n    NVIC_SetVector(adjustedIRQNumber,(uint32_t)irqFcn);\n    #endif\n\n    MW_NVIC_SetPriority(IRQNumber,irqPriority);\n}\n\nuint32_T MW_HWI_MaskInterrupt(void)\n{\n    uint32_T status;\n    status = __get_PRIMASK();\n    __set_PRIMASK(1);\n    return status;\n}\n//void MW_HWI_UnMaskInterrupt(old_maskStatus); __set_PRIMASK(1);\n"},{"name":"overrideHALDelay.c","type":"source","group":"legacy","path":"C:\\ProgramData\\MATLAB\\SupportPackages\\R2024a\\toolbox\\shared\\supportpackages\\stm32\\src\\","tag":"","groupDisplay":"其他文件","code":"/* Removing min 1ms wait from HAL_Delay */\n#include \"rtwtypes.h\"\n#include \"main.h\"\n\nvoid HAL_Delay(uint32_t Delay)\n{\n  uint32_t tickstart = HAL_GetTick();\n  uint32_t wait = Delay;\n\n  /* Add a freq to guarantee minimum wait */\n /* if (wait < HAL_MAX_DELAY)\n  {\n    wait += (uint32_t)(uwTickFreq);\n  }*/\n\n  while((HAL_GetTick() - tickstart) < wait)\n  {\n  }\n}"},{"name":"platform_timer.c","type":"source","group":"legacy","path":"C:\\ProgramData\\MATLAB\\SupportPackages\\R2024a\\toolbox\\shared\\supportpackages\\stm32\\src\\","tag":"","groupDisplay":"其他文件","code":"/* Copyright 2021-2022 The MathWorks, Inc. */\n\n#include \"mw_stm32_types.h\"\n#include \"main.h\"\n#define MW_StringifyDefine(x) MW_StringifyDefineExpanded(x)\n#define MW_StringifyDefineExpanded(x)  #x\n\n#define MW_StringifyDefineHeader(x) MW_StringifyDefineHeaderExpand(x)\n#define MW_StringifyDefineHeaderExpand(x)  x.h\n\n#include MW_StringifyDefine(MW_StringifyDefineHeader(MODEL))\n\nstatic volatile uint32_T timestampInitialized = 0;\nstatic volatile uint32_T timestampStartTime = 0;\n\n__weak void PeriphCommonClock_Config(void){};\n\n__attribute__((optimize(\"O3\"))) uint32_T getCurrentTimestampInMicros(void)\n{\n    uint32_T currentTime;\n    __IO uint32_T timeInMs;\n    __IO uint32_T timeInMicroTick;\n    \n    timeInMicroTick = (uint32_t)(MW_TIMEBASESOURCE->CNT);\n    timeInMs = GET_CURRENT_TIME();\n\n    /* Check timer is overrun before calculating time in micros */\n    if (timeInMicroTick > (uint32_t)((MW_TIMEBASESOURCE)->CNT))\n    {\n        currentTime = GET_CURRENT_TIME()*1000 + (uint32_t)((MW_TIMEBASESOURCE)->CNT);\n    }\n    else\n    {\n        currentTime = timeInMs*1000 + timeInMicroTick;\n    }\n\n    return currentTime;\n}\n\n__attribute__((optimize(\"O3\"))) uint32_T returnTimeElapsed(uint32_T timestampStartTime, boolean_T isTimeInMS)\n{\n    uint32_T currentTime;\n    uint32_T ret = 0;\n    \n    if(0 == isTimeInMS)\n    {\n        currentTime = getCurrentTimestampInMicros();\n    }\n    else\n    {\n        currentTime = GET_CURRENT_TIME();\n    }\n    \n    if (currentTime >= timestampStartTime)\n    {\n        ret = (uint32_T) (currentTime - timestampStartTime);\n    }\n    else\n    {\n        ret = (uint32_T) (UINT32_MAX - timestampStartTime + currentTime);\n    }\n    return ret ;\n}\n\n#if defined(EXT_MODE) && (EXT_MODE == 1) && !defined(XCP_TIMESTAMP_BASED_ON_SIMULATION_TIME)\nstatic void timestampInit(void)\n{\n    if (0 == timestampInitialized)\n    {\n        timestampStartTime =  GET_CURRENT_TIME_IN_US();\n        timestampInitialized = 1;\n    }\n}\n\n__attribute__((optimize(\"O3\"))) uint32_t getCurrentTimestamp(void)\n{\n    uint32_T ret = 0;\n    if ((1 == runModel) || (1 == timestampInitialized))\n    {\n        if (0 == timestampInitialized)\n        {\n            timestampInit();\n        }\n        ret = returnTimeElapsed(timestampStartTime, 0);\n    }\n    else\n    {\n        timestampStartTime =  GET_CURRENT_TIME_IN_US();\n    }\n    return ret;\n}\n#endif\n\n/* LocalWords:  TIMEBASESOURCE\n */\n"},{"name":"startup_stm32g431rbtx.s","type":"other","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\STM32CubeIDE\\Application\\User\\Startup","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file      startup_stm32g431xx.s\r\n  * @author    MCD Application Team\r\n  * @brief     STM32G431xx devices vector table GCC toolchain.\r\n  *            This module performs:\r\n  *                - Set the initial SP\r\n  *                - Set the initial PC == Reset_Handler,\r\n  *                - Set the vector table entries with the exceptions ISR address,\r\n  *                - Configure the clock system\r\n  *                - Branches to main in the C library (which eventually\r\n  *                  calls main()).\r\n  *            After Reset the Cortex-M4 processor is in Thread mode,\r\n  *            priority is Privileged, and the Stack is set to Main.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n\r\n  .syntax unified\r\n\t.cpu cortex-m4\r\n\t.fpu softvfp\r\n\t.thumb\r\n\r\n.global\tg_pfnVectors\r\n.global\tDefault_Handler\r\n\r\n/* start address for the initialization values of the .data section.\r\ndefined in linker script */\r\n.word\t_sidata\r\n/* start address for the .data section. defined in linker script */\r\n.word\t_sdata\r\n/* end address for the .data section. defined in linker script */\r\n.word\t_edata\r\n/* start address for the .bss section. defined in linker script */\r\n.word\t_sbss\r\n/* end address for the .bss section. defined in linker script */\r\n.word\t_ebss\r\n\r\n.equ  BootRAM,        0xF1E0F85F\r\n/**\r\n * @brief  This is the code that gets called when the processor first\r\n *          starts execution following a reset event. Only the absolutely\r\n *          necessary set is performed, after which the application\r\n *          supplied main() routine is called.\r\n * @param  None\r\n * @retval : None\r\n*/\r\n\r\n    .section\t.text.Reset_Handler\r\n\t.weak\tReset_Handler\r\n\t.type\tReset_Handler, %function\r\nReset_Handler:\r\n  ldr   r0, =_estack\r\n  mov   sp, r0          /* set stack pointer */\r\n\r\n/* Copy the data segment initializers from flash to SRAM */\r\n  ldr r0, =_sdata\r\n  ldr r1, =_edata\r\n  ldr r2, =_sidata\r\n  movs r3, #0\r\n  b\tLoopCopyDataInit\r\n\r\nCopyDataInit:\r\n  ldr r4, [r2, r3]\r\n  str r4, [r0, r3]\r\n  adds r3, r3, #4\r\n\r\nLoopCopyDataInit:\r\n  adds r4, r0, r3\r\n  cmp r4, r1\r\n  bcc CopyDataInit\r\n  \r\n/* Zero fill the bss segment. */\r\n  ldr r2, =_sbss\r\n  ldr r4, =_ebss\r\n  movs r3, #0\r\n  b LoopFillZerobss\r\n\r\nFillZerobss:\r\n  str  r3, [r2]\r\n  adds r2, r2, #4\r\n\r\nLoopFillZerobss:\r\n  cmp r2, r4\r\n  bcc FillZerobss\r\n\r\n/* Call the clock system intitialization function.*/\r\n    bl  SystemInit\r\n/* Call static constructors */\r\n    bl __libc_init_array\r\n/* Call the application's entry point.*/\r\n\tbl\tmain\r\n\r\nLoopForever:\r\n    b LoopForever\r\n\r\n.size\tReset_Handler, .-Reset_Handler\r\n\r\n/**\r\n * @brief  This is the code that gets called when the processor receives an\r\n *         unexpected interrupt.  This simply enters an infinite loop, preserving\r\n *         the system state for examination by a debugger.\r\n *\r\n * @param  None\r\n * @retval : None\r\n*/\r\n    .section\t.text.Default_Handler,\"ax\",%progbits\r\nDefault_Handler:\r\nInfinite_Loop:\r\n\tb\tInfinite_Loop\r\n\t.size\tDefault_Handler, .-Default_Handler\r\n/******************************************************************************\r\n*\r\n* The minimal vector table for a Cortex-M4.  Note that the proper constructs\r\n* must be placed on this to ensure that it ends up at physical address\r\n* 0x0000.0000.\r\n*\r\n******************************************************************************/\r\n \t.section\t.isr_vector,\"a\",%progbits\r\n\t.type\tg_pfnVectors, %object\r\n\t.size\tg_pfnVectors, .-g_pfnVectors\r\n\r\n\r\ng_pfnVectors:\r\n\t.word\t_estack\r\n\t.word\tReset_Handler\r\n\t.word\tNMI_Handler\r\n\t.word\tHardFault_Handler\r\n\t.word\tMemManage_Handler\r\n\t.word\tBusFault_Handler\r\n\t.word\tUsageFault_Handler\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\tSVC_Handler\r\n\t.word\tDebugMon_Handler\r\n\t.word\t0\r\n\t.word\tPendSV_Handler\r\n\t.word\tSysTick_Handler\r\n\t.word\tWWDG_IRQHandler\r\n\t.word\tPVD_PVM_IRQHandler\r\n\t.word\tRTC_TAMP_LSECSS_IRQHandler\r\n\t.word\tRTC_WKUP_IRQHandler\r\n\t.word\tFLASH_IRQHandler\r\n\t.word\tRCC_IRQHandler\r\n\t.word\tEXTI0_IRQHandler\r\n\t.word\tEXTI1_IRQHandler\r\n\t.word\tEXTI2_IRQHandler\r\n\t.word\tEXTI3_IRQHandler\r\n\t.word\tEXTI4_IRQHandler\r\n\t.word\tDMA1_Channel1_IRQHandler\r\n\t.word\tDMA1_Channel2_IRQHandler\r\n\t.word\tDMA1_Channel3_IRQHandler\r\n\t.word\tDMA1_Channel4_IRQHandler\r\n\t.word\tDMA1_Channel5_IRQHandler\r\n\t.word\tDMA1_Channel6_IRQHandler\r\n\t.word\t0\r\n\t.word\tADC1_2_IRQHandler\r\n\t.word\tUSB_HP_IRQHandler\r\n\t.word\tUSB_LP_IRQHandler\r\n\t.word\tFDCAN1_IT0_IRQHandler\r\n\t.word\tFDCAN1_IT1_IRQHandler\r\n\t.word\tEXTI9_5_IRQHandler\r\n\t.word\tTIM1_BRK_TIM15_IRQHandler\r\n\t.word\tTIM1_UP_TIM16_IRQHandler\r\n\t.word\tTIM1_TRG_COM_TIM17_IRQHandler\r\n\t.word\tTIM1_CC_IRQHandler\r\n\t.word\tTIM2_IRQHandler\r\n\t.word\tTIM3_IRQHandler\r\n\t.word\tTIM4_IRQHandler\r\n\t.word\tI2C1_EV_IRQHandler\r\n\t.word\tI2C1_ER_IRQHandler\r\n\t.word\tI2C2_EV_IRQHandler\r\n\t.word\tI2C2_ER_IRQHandler\r\n\t.word\tSPI1_IRQHandler\r\n\t.word\tSPI2_IRQHandler\r\n\t.word\tUSART1_IRQHandler\r\n\t.word\tUSART2_IRQHandler\r\n\t.word\tUSART3_IRQHandler\r\n\t.word\tEXTI15_10_IRQHandler\r\n\t.word\tRTC_Alarm_IRQHandler\r\n\t.word\tUSBWakeUp_IRQHandler\r\n\t.word\tTIM8_BRK_IRQHandler\r\n\t.word\tTIM8_UP_IRQHandler\r\n\t.word\tTIM8_TRG_COM_IRQHandler\r\n\t.word\tTIM8_CC_IRQHandler\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\tLPTIM1_IRQHandler\r\n\t.word\t0\r\n\t.word\tSPI3_IRQHandler\r\n\t.word\tUART4_IRQHandler\r\n\t.word\t0\r\n\t.word\tTIM6_DAC_IRQHandler\r\n\t.word\tTIM7_IRQHandler\r\n\t.word\tDMA2_Channel1_IRQHandler\r\n\t.word\tDMA2_Channel2_IRQHandler\r\n\t.word\tDMA2_Channel3_IRQHandler\r\n\t.word\tDMA2_Channel4_IRQHandler\r\n\t.word\tDMA2_Channel5_IRQHandler\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\tUCPD1_IRQHandler\r\n\t.word\tCOMP1_2_3_IRQHandler\r\n\t.word\tCOMP4_IRQHandler\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\tCRS_IRQHandler\r\n\t.word\tSAI1_IRQHandler\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\tFPU_IRQHandler\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\tRNG_IRQHandler\r\n\t.word\tLPUART1_IRQHandler\r\n\t.word\tI2C3_EV_IRQHandler\r\n\t.word\tI2C3_ER_IRQHandler\r\n\t.word\tDMAMUX_OVR_IRQHandler\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\tDMA2_Channel6_IRQHandler\r\n\t.word\t0\r\n\t.word\t0\r\n\t.word\tCORDIC_IRQHandler\r\n\t.word\tFMAC_IRQHandler\r\n\r\n/*******************************************************************************\r\n*\r\n* Provide weak aliases for each Exception handler to the Default_Handler.\r\n* As they are weak aliases, any function with the same name will override\r\n* this definition.\r\n*\r\n*******************************************************************************/\r\n\r\n\t.weak\tNMI_Handler\r\n\t.thumb_set NMI_Handler,Default_Handler\r\n\r\n\t.weak\tHardFault_Handler\r\n\t.thumb_set HardFault_Handler,Default_Handler\r\n\r\n\t.weak\tMemManage_Handler\r\n\t.thumb_set MemManage_Handler,Default_Handler\r\n\r\n\t.weak\tBusFault_Handler\r\n\t.thumb_set BusFault_Handler,Default_Handler\r\n\r\n\t.weak\tUsageFault_Handler\r\n\t.thumb_set UsageFault_Handler,Default_Handler\r\n\r\n\t.weak\tSVC_Handler\r\n\t.thumb_set SVC_Handler,Default_Handler\r\n\r\n\t.weak\tDebugMon_Handler\r\n\t.thumb_set DebugMon_Handler,Default_Handler\r\n\r\n\t.weak\tPendSV_Handler\r\n\t.thumb_set PendSV_Handler,Default_Handler\r\n\r\n\t.weak\tSysTick_Handler\r\n\t.thumb_set SysTick_Handler,Default_Handler\r\n\r\n\t.weak\tWWDG_IRQHandler\r\n\t.thumb_set WWDG_IRQHandler,Default_Handler\r\n\r\n\t.weak\tPVD_PVM_IRQHandler\r\n\t.thumb_set PVD_PVM_IRQHandler,Default_Handler\r\n\r\n\t.weak\tRTC_TAMP_LSECSS_IRQHandler\r\n\t.thumb_set RTC_TAMP_LSECSS_IRQHandler,Default_Handler\r\n\r\n\t.weak\tRTC_WKUP_IRQHandler\r\n\t.thumb_set RTC_WKUP_IRQHandler,Default_Handler\r\n\r\n\t.weak\tFLASH_IRQHandler\r\n\t.thumb_set FLASH_IRQHandler,Default_Handler\r\n\r\n\t.weak\tRCC_IRQHandler\r\n\t.thumb_set RCC_IRQHandler,Default_Handler\r\n\r\n\t.weak\tEXTI0_IRQHandler\r\n\t.thumb_set EXTI0_IRQHandler,Default_Handler\r\n\r\n\t.weak\tEXTI1_IRQHandler\r\n\t.thumb_set EXTI1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tEXTI2_IRQHandler\r\n\t.thumb_set EXTI2_IRQHandler,Default_Handler\r\n\r\n\t.weak\tEXTI3_IRQHandler\r\n\t.thumb_set EXTI3_IRQHandler,Default_Handler\r\n\r\n\t.weak\tEXTI4_IRQHandler\r\n\t.thumb_set EXTI4_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA1_Channel1_IRQHandler\r\n\t.thumb_set DMA1_Channel1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA1_Channel2_IRQHandler\r\n\t.thumb_set DMA1_Channel2_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA1_Channel3_IRQHandler\r\n\t.thumb_set DMA1_Channel3_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA1_Channel4_IRQHandler\r\n\t.thumb_set DMA1_Channel4_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA1_Channel5_IRQHandler\r\n\t.thumb_set DMA1_Channel5_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA1_Channel6_IRQHandler\r\n\t.thumb_set DMA1_Channel6_IRQHandler,Default_Handler\r\n\r\n\t.weak\tADC1_2_IRQHandler\r\n\t.thumb_set ADC1_2_IRQHandler,Default_Handler\r\n\r\n\t.weak\tUSB_HP_IRQHandler\r\n\t.thumb_set USB_HP_IRQHandler,Default_Handler\r\n\r\n\t.weak\tUSB_LP_IRQHandler\r\n\t.thumb_set USB_LP_IRQHandler,Default_Handler\r\n\r\n\t.weak\tFDCAN1_IT0_IRQHandler\r\n\t.thumb_set FDCAN1_IT0_IRQHandler,Default_Handler\r\n\r\n\t.weak\tFDCAN1_IT1_IRQHandler\r\n\t.thumb_set FDCAN1_IT1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tEXTI9_5_IRQHandler\r\n\t.thumb_set EXTI9_5_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM1_BRK_TIM15_IRQHandler\r\n\t.thumb_set TIM1_BRK_TIM15_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM1_UP_TIM16_IRQHandler\r\n\t.thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM1_TRG_COM_TIM17_IRQHandler\r\n\t.thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM1_CC_IRQHandler\r\n\t.thumb_set TIM1_CC_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM2_IRQHandler\r\n\t.thumb_set TIM2_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM3_IRQHandler\r\n\t.thumb_set TIM3_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM4_IRQHandler\r\n\t.thumb_set TIM4_IRQHandler,Default_Handler\r\n\r\n\t.weak\tI2C1_EV_IRQHandler\r\n\t.thumb_set I2C1_EV_IRQHandler,Default_Handler\r\n\r\n\t.weak\tI2C1_ER_IRQHandler\r\n\t.thumb_set I2C1_ER_IRQHandler,Default_Handler\r\n\r\n\t.weak\tI2C2_EV_IRQHandler\r\n\t.thumb_set I2C2_EV_IRQHandler,Default_Handler\r\n\r\n\t.weak\tI2C2_ER_IRQHandler\r\n\t.thumb_set I2C2_ER_IRQHandler,Default_Handler\r\n\r\n\t.weak\tSPI1_IRQHandler\r\n\t.thumb_set SPI1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tSPI2_IRQHandler\r\n\t.thumb_set SPI2_IRQHandler,Default_Handler\r\n\r\n\t.weak\tUSART1_IRQHandler\r\n\t.thumb_set USART1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tUSART2_IRQHandler\r\n\t.thumb_set USART2_IRQHandler,Default_Handler\r\n\r\n\t.weak\tUSART3_IRQHandler\r\n\t.thumb_set USART3_IRQHandler,Default_Handler\r\n\r\n\t.weak\tEXTI15_10_IRQHandler\r\n\t.thumb_set EXTI15_10_IRQHandler,Default_Handler\r\n\r\n\t.weak\tRTC_Alarm_IRQHandler\r\n\t.thumb_set RTC_Alarm_IRQHandler,Default_Handler\r\n\r\n\t.weak\tUSBWakeUp_IRQHandler\r\n\t.thumb_set USBWakeUp_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM8_BRK_IRQHandler\r\n\t.thumb_set TIM8_BRK_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM8_UP_IRQHandler\r\n\t.thumb_set TIM8_UP_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM8_TRG_COM_IRQHandler\r\n\t.thumb_set TIM8_TRG_COM_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM8_CC_IRQHandler\r\n\t.thumb_set TIM8_CC_IRQHandler,Default_Handler\r\n\r\n\t.weak\tLPTIM1_IRQHandler\r\n\t.thumb_set LPTIM1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tSPI3_IRQHandler\r\n\t.thumb_set SPI3_IRQHandler,Default_Handler\r\n\r\n\t.weak\tUART4_IRQHandler\r\n\t.thumb_set UART4_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM6_DAC_IRQHandler\r\n\t.thumb_set TIM6_DAC_IRQHandler,Default_Handler\r\n\r\n\t.weak\tTIM7_IRQHandler\r\n\t.thumb_set TIM7_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA2_Channel1_IRQHandler\r\n\t.thumb_set DMA2_Channel1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA2_Channel2_IRQHandler\r\n\t.thumb_set DMA2_Channel2_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA2_Channel3_IRQHandler\r\n\t.thumb_set DMA2_Channel3_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA2_Channel4_IRQHandler\r\n\t.thumb_set DMA2_Channel4_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA2_Channel5_IRQHandler\r\n\t.thumb_set DMA2_Channel5_IRQHandler,Default_Handler\r\n\r\n\t.weak\tUCPD1_IRQHandler\r\n\t.thumb_set UCPD1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tCOMP1_2_3_IRQHandler\r\n\t.thumb_set COMP1_2_3_IRQHandler,Default_Handler\r\n\r\n\t.weak\tCOMP4_IRQHandler\r\n\t.thumb_set COMP4_IRQHandler,Default_Handler\r\n\r\n\t.weak\tCRS_IRQHandler\r\n\t.thumb_set CRS_IRQHandler,Default_Handler\r\n\r\n\t.weak\tSAI1_IRQHandler\r\n\t.thumb_set SAI1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tFPU_IRQHandler\r\n\t.thumb_set FPU_IRQHandler,Default_Handler\r\n\r\n\t.weak\tRNG_IRQHandler\r\n\t.thumb_set RNG_IRQHandler,Default_Handler\r\n\r\n\t.weak\tLPUART1_IRQHandler\r\n\t.thumb_set LPUART1_IRQHandler,Default_Handler\r\n\r\n\t.weak\tI2C3_EV_IRQHandler\r\n\t.thumb_set I2C3_EV_IRQHandler,Default_Handler\r\n\r\n\t.weak\tI2C3_ER_IRQHandler\r\n\t.thumb_set I2C3_ER_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMAMUX_OVR_IRQHandler\r\n\t.thumb_set DMAMUX_OVR_IRQHandler,Default_Handler\r\n\r\n\t.weak\tDMA2_Channel6_IRQHandler\r\n\t.thumb_set DMA2_Channel6_IRQHandler,Default_Handler\r\n\r\n\t.weak\tCORDIC_IRQHandler\r\n\t.thumb_set CORDIC_IRQHandler,Default_Handler\r\n\r\n\t.weak\tFMAC_IRQHandler\r\n\t.thumb_set FMAC_IRQHandler,Default_Handler\r\n\r\n"},{"name":"stm32g4xx_hal.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal.c\r\n  * @author  MCD Application Team\r\n  * @brief   HAL module driver.\r\n  *          This is the common part of the HAL initialization\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  @verbatim\r\n  ==============================================================================\r\n                     ##### How to use this driver #####\r\n  ==============================================================================\r\n    [..]\r\n    The common HAL driver contains a set of generic and common APIs that can be\r\n    used by the PPP peripheral drivers and the user to start using the HAL.\r\n    [..]\r\n    The HAL contains two APIs' categories:\r\n         (+) Common HAL APIs\r\n         (+) Services HAL APIs\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup HAL HAL\r\n  * @brief HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/**\r\n  * @brief STM32G4xx HAL Driver version number V1.2.2\r\n  */\r\n#define __STM32G4xx_HAL_VERSION_MAIN   (0x01U) /*!< [31:24] main version */\r\n#define __STM32G4xx_HAL_VERSION_SUB1   (0x02U) /*!< [23:16] sub1 version */\r\n#define __STM32G4xx_HAL_VERSION_SUB2   (0x02U) /*!< [15:8]  sub2 version */\r\n#define __STM32G4xx_HAL_VERSION_RC     (0x00U) /*!< [7:0]  release candidate */\r\n#define __STM32G4xx_HAL_VERSION         ((__STM32G4xx_HAL_VERSION_MAIN << 24U)\\\r\n                                         |(__STM32G4xx_HAL_VERSION_SUB1 << 16U)\\\r\n                                         |(__STM32G4xx_HAL_VERSION_SUB2 << 8U )\\\r\n                                         |(__STM32G4xx_HAL_VERSION_RC))\r\n\r\n#if defined(VREFBUF)\r\n#define VREFBUF_TIMEOUT_VALUE     10U   /* 10 ms */\r\n#endif /* VREFBUF */\r\n\r\n/* ------------ SYSCFG registers bit address in the alias region ------------ */\r\n#define SYSCFG_OFFSET             (SYSCFG_BASE - PERIPH_BASE)\r\n/* ---  MEMRMP Register ---*/\r\n/* Alias word address of FB_MODE bit */\r\n#define MEMRMP_OFFSET           SYSCFG_OFFSET\r\n#define FB_MODE_BitNumber       ((uint8_t)0x8)\r\n#define FB_MODE_BB              (PERIPH_BB_BASE + (MEMRMP_OFFSET * 32) + (FB_MODE_BitNumber * 4))\r\n\r\n/* --- GPC Register ---*/\r\n/* Alias word address of CCMER bit */\r\n#define SCSR_OFFSET             (SYSCFG_OFFSET + 0x18)\r\n#define CCMER_BitNumber         ((uint8_t)0x0)\r\n#define SCSR_CCMER_BB           (PERIPH_BB_BASE + (SCSR_OFFSET * 32) + (CCMER_BitNumber * 4))\r\n\r\n/* Private macro -------------------------------------------------------------*/\r\n/* Exported variables ---------------------------------------------------------*/\r\n/** @defgroup HAL_Exported_Variables HAL Exported Variables\r\n  * @{\r\n  */\r\n__IO uint32_t uwTick;\r\nuint32_t uwTickPrio = (1UL << __NVIC_PRIO_BITS); /* Invalid PRIO */\r\nuint32_t uwTickFreq = HAL_TICK_FREQ_DEFAULT;  /* 1KHz */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @defgroup HAL_Exported_Functions HAL Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup HAL_Exported_Functions_Group1 Initialization and de-initialization Functions\r\n  *  @brief    HAL Initialization and de-initialization functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n              ##### Initialization and Configuration functions #####\r\n ===============================================================================\r\n    [..]  This section provides functions allowing to:\r\n      (+) Initialize the Flash interface the NVIC allocation and initial time base\r\n          clock configuration.\r\n      (+) De-Initialize common part of the HAL.\r\n      (+) Configure the time base source to have 1ms time base with a dedicated\r\n          Tick interrupt priority.\r\n        (++) SysTick timer is used by default as source of time base, but user\r\n             can eventually implement his proper time base source (a general purpose\r\n             timer for example or other time source), keeping in mind that Time base\r\n             duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and\r\n             handled in milliseconds basis.\r\n        (++) Time base configuration function (HAL_InitTick ()) is called automatically\r\n             at the beginning of the program after reset by HAL_Init() or at any time\r\n             when clock is configured, by HAL_RCC_ClockConfig().\r\n        (++) Source of time base is configured  to generate interrupts at regular\r\n             time intervals. Care must be taken if HAL_Delay() is called from a\r\n             peripheral ISR process, the Tick interrupt line must have higher priority\r\n            (numerically lower) than the peripheral interrupt. Otherwise the caller\r\n            ISR process will be blocked.\r\n       (++) functions affecting time base configurations are declared as __weak\r\n             to make  override possible  in case of other  implementations in user file.\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  This function is used to configure the Flash prefetch, the Instruction and Data caches,\r\n  *         the time base source, NVIC and any required global low level hardware\r\n  *         by calling the HAL_MspInit() callback function to be optionally defined in user file\r\n  *         stm32g4xx_hal_msp.c.\r\n  *\r\n  * @note   HAL_Init() function is called at the beginning of program after reset and before\r\n  *         the clock configuration.\r\n  *\r\n  * @note   In the default implementation the System Timer (Systick) is used as source of time base.\r\n  *         The Systick configuration is based on HSI clock, as HSI is the clock\r\n  *         used after a system Reset and the NVIC configuration is set to Priority group 4.\r\n  *         Once done, time base tick starts incrementing: the tick variable counter is incremented\r\n  *         each 1ms in the SysTick_Handler() interrupt handler.\r\n  *\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_Init(void)\r\n{\r\n  HAL_StatusTypeDef  status = HAL_OK;\r\n  /* Configure Flash prefetch, Instruction cache, Data cache */\r\n  /* Default configuration at reset is:                      */\r\n  /* - Prefetch disabled                                     */\r\n  /* - Instruction cache enabled                             */\r\n  /* - Data cache enabled                                    */\r\n#if (INSTRUCTION_CACHE_ENABLE == 0U)\r\n  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();\r\n#endif /* INSTRUCTION_CACHE_ENABLE */\r\n\r\n#if (DATA_CACHE_ENABLE == 0U)\r\n  __HAL_FLASH_DATA_CACHE_DISABLE();\r\n#endif /* DATA_CACHE_ENABLE */\r\n\r\n#if (PREFETCH_ENABLE != 0U)\r\n  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();\r\n#endif /* PREFETCH_ENABLE */\r\n\r\n  /* Set Interrupt Group Priority */\r\n  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);\r\n\r\n  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */\r\n  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)\r\n  {\r\n    status = HAL_ERROR;\r\n  }\r\n  else\r\n  {\r\n    /* Init the low level hardware */\r\n    HAL_MspInit();\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n\r\n}\r\n\r\n/**\r\n  * @brief  This function de-initializes common part of the HAL and stops the source of time base.\r\n  * @note   This function is optional.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DeInit(void)\r\n{\r\n  /* Reset of all peripherals */\r\n  __HAL_RCC_APB1_FORCE_RESET();\r\n  __HAL_RCC_APB1_RELEASE_RESET();\r\n\r\n  __HAL_RCC_APB2_FORCE_RESET();\r\n  __HAL_RCC_APB2_RELEASE_RESET();\r\n\r\n  __HAL_RCC_AHB1_FORCE_RESET();\r\n  __HAL_RCC_AHB1_RELEASE_RESET();\r\n\r\n  __HAL_RCC_AHB2_FORCE_RESET();\r\n  __HAL_RCC_AHB2_RELEASE_RESET();\r\n\r\n  __HAL_RCC_AHB3_FORCE_RESET();\r\n  __HAL_RCC_AHB3_RELEASE_RESET();\r\n\r\n  /* De-Init the low level hardware */\r\n  HAL_MspDeInit();\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initialize the MSP.\r\n  * @retval None\r\n  */\r\n__weak void HAL_MspInit(void)\r\n{\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_MspInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes the MSP.\r\n  * @retval None\r\n  */\r\n__weak void HAL_MspDeInit(void)\r\n{\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_MspDeInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief This function configures the source of the time base:\r\n  *        The time source is configured to have 1ms time base with a dedicated\r\n  *        Tick interrupt priority.\r\n  * @note This function is called  automatically at the beginning of program after\r\n  *       reset by HAL_Init() or at any time when clock is reconfigured  by HAL_RCC_ClockConfig().\r\n  * @note In the default implementation, SysTick timer is the source of time base.\r\n  *       It is used to generate interrupts at regular time intervals.\r\n  *       Care must be taken if HAL_Delay() is called from a peripheral ISR process,\r\n  *       The SysTick interrupt must have higher priority (numerically lower)\r\n  *       than the peripheral interrupt. Otherwise the caller ISR process will be blocked.\r\n  *       The function is declared as __weak  to be overwritten  in case of other\r\n  *       implementation  in user file.\r\n  * @param TickPriority: Tick interrupt priority.\r\n  * @retval HAL status\r\n  */\r\n__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)\r\n{\r\n  HAL_StatusTypeDef  status = HAL_OK;\r\n\r\n  if (uwTickFreq != 0U)\r\n  {\r\n    /* Configure the SysTick to have interrupt in 1ms time basis*/\r\n    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)\r\n    {\r\n      /* Configure the SysTick IRQ priority */\r\n      if (TickPriority < (1UL << __NVIC_PRIO_BITS))\r\n      {\r\n        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);\r\n        uwTickPrio = TickPriority;\r\n      }\r\n      else\r\n      {\r\n        status = HAL_ERROR;\r\n      }\r\n    }\r\n    else\r\n    {\r\n      status = HAL_ERROR;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    status = HAL_ERROR;\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup HAL_Exported_Functions_Group2 HAL Control functions\r\n  *  @brief    HAL Control functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                      ##### HAL Control functions #####\r\n ===============================================================================\r\n    [..]  This section provides functions allowing to:\r\n      (+) Provide a tick value in millisecond\r\n      (+) Provide a blocking delay in millisecond\r\n      (+) Suspend the time base source interrupt\r\n      (+) Resume the time base source interrupt\r\n      (+) Get the HAL API driver version\r\n      (+) Get the device identifier\r\n      (+) Get the device revision identifier\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief This function is called to increment a global variable \"uwTick\"\r\n  *        used as application time base.\r\n  * @note In the default implementation, this variable is incremented each 1ms\r\n  *       in SysTick ISR.\r\n  * @note This function is declared as __weak to be overwritten in case of other\r\n  *      implementations in user file.\r\n  * @retval None\r\n  */\r\n__weak void HAL_IncTick(void)\r\n{\r\n  uwTick += uwTickFreq;\r\n}\r\n\r\n/**\r\n  * @brief Provides a tick value in millisecond.\r\n  * @note This function is declared as __weak to be overwritten in case of other\r\n  *       implementations in user file.\r\n  * @retval tick value\r\n  */\r\n__weak uint32_t HAL_GetTick(void)\r\n{\r\n  return uwTick;\r\n}\r\n\r\n/**\r\n  * @brief This function returns a tick priority.\r\n  * @retval tick priority\r\n  */\r\nuint32_t HAL_GetTickPrio(void)\r\n{\r\n  return uwTickPrio;\r\n}\r\n\r\n/**\r\n  * @brief Set new tick Freq.\r\n  * @retval status\r\n  */\r\nHAL_StatusTypeDef HAL_SetTickFreq(uint32_t Freq)\r\n{\r\n  HAL_StatusTypeDef status  = HAL_OK;\r\n  uint32_t prevTickFreq;\r\n\r\n  assert_param(IS_TICKFREQ(Freq));\r\n\r\n  if (uwTickFreq != Freq)\r\n  {\r\n    /* Back up uwTickFreq frequency */\r\n    prevTickFreq = uwTickFreq;\r\n\r\n    /* Update uwTickFreq global variable used by HAL_InitTick() */\r\n    uwTickFreq = Freq;\r\n\r\n    /* Apply the new tick Freq  */\r\n    status = HAL_InitTick(uwTickPrio);\r\n\r\n    if (status != HAL_OK)\r\n    {\r\n      /* Restore previous tick frequency */\r\n      uwTickFreq = prevTickFreq;\r\n    }\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief Returns tick frequency.\r\n  * @retval tick period in Hz\r\n  */\r\nuint32_t HAL_GetTickFreq(void)\r\n{\r\n  return uwTickFreq;\r\n}\r\n\r\n/**\r\n  * @brief This function provides minimum delay (in milliseconds) based\r\n  *        on variable incremented.\r\n  * @note In the default implementation , SysTick timer is the source of time base.\r\n  *       It is used to generate interrupts at regular time intervals where uwTick\r\n  *       is incremented.\r\n  * @note This function is declared as __weak to be overwritten in case of other\r\n  *       implementations in user file.\r\n  * @param Delay specifies the delay time length, in milliseconds.\r\n  * @retval None\r\n  */\r\n__weak void HAL_Delay(uint32_t Delay)\r\n{\r\n  uint32_t tickstart = HAL_GetTick();\r\n  uint32_t wait = Delay;\r\n\r\n  /* Add a freq to guarantee minimum wait */\r\n  if (wait < HAL_MAX_DELAY)\r\n  {\r\n    wait += (uint32_t)(uwTickFreq);\r\n  }\r\n\r\n  while ((HAL_GetTick() - tickstart) < wait)\r\n  {\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief Suspends Tick increment.\r\n  * @note In the default implementation , SysTick timer is the source of time base. It is\r\n  *       used to generate interrupts at regular time intervals. Once HAL_SuspendTick()\r\n  *       is called, the SysTick interrupt will be disabled and so Tick increment\r\n  *       is suspended.\r\n  * @note This function is declared as __weak to be overwritten in case of other\r\n  *       implementations in user file.\r\n  * @retval None\r\n  */\r\n__weak void HAL_SuspendTick(void)\r\n{\r\n  /* Disable SysTick Interrupt */\r\n  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);\r\n}\r\n\r\n/**\r\n  * @brief Resume Tick increment.\r\n  * @note In the default implementation , SysTick timer is the source of time base. It is\r\n  *       used to generate interrupts at regular time intervals. Once HAL_ResumeTick()\r\n  *       is called, the SysTick interrupt will be enabled and so Tick increment\r\n  *       is resumed.\r\n  * @note This function is declared as __weak to be overwritten in case of other\r\n  *       implementations in user file.\r\n  * @retval None\r\n  */\r\n__weak void HAL_ResumeTick(void)\r\n{\r\n  /* Enable SysTick Interrupt */\r\n  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);\r\n}\r\n\r\n/**\r\n  * @brief  Returns the HAL revision.\r\n  * @retval version : 0xXYZR (8bits for each decimal, R for RC)\r\n  */\r\nuint32_t HAL_GetHalVersion(void)\r\n{\r\n  return __STM32G4xx_HAL_VERSION;\r\n}\r\n\r\n/**\r\n  * @brief  Returns the device revision identifier.\r\n  * @retval Device revision identifier\r\n  */\r\nuint32_t HAL_GetREVID(void)\r\n{\r\n  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16U);\r\n}\r\n\r\n/**\r\n  * @brief  Returns the device identifier.\r\n  * @retval Device identifier\r\n  */\r\nuint32_t HAL_GetDEVID(void)\r\n{\r\n  return (DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID);\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup HAL_Exported_Functions_Group3 HAL Debug functions\r\n  *  @brief    HAL Debug functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                      ##### HAL Debug functions #####\r\n ===============================================================================\r\n    [..]  This section provides functions allowing to:\r\n      (+) Enable/Disable Debug module during SLEEP mode\r\n      (+) Enable/Disable Debug module during STOP0/STOP1/STOP2 modes\r\n      (+) Enable/Disable Debug module during STANDBY mode\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Enable the Debug Module during SLEEP mode.\r\n  * @retval None\r\n  */\r\nvoid HAL_DBGMCU_EnableDBGSleepMode(void)\r\n{\r\n  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);\r\n}\r\n\r\n/**\r\n  * @brief  Disable the Debug Module during SLEEP mode.\r\n  * @retval None\r\n  */\r\nvoid HAL_DBGMCU_DisableDBGSleepMode(void)\r\n{\r\n  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);\r\n}\r\n\r\n/**\r\n  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.\r\n  * @retval None\r\n  */\r\nvoid HAL_DBGMCU_EnableDBGStopMode(void)\r\n{\r\n  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);\r\n}\r\n\r\n/**\r\n  * @brief  Disable the Debug Module during STOP0/STOP1/STOP2 modes.\r\n  * @retval None\r\n  */\r\nvoid HAL_DBGMCU_DisableDBGStopMode(void)\r\n{\r\n  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);\r\n}\r\n\r\n/**\r\n  * @brief  Enable the Debug Module during STANDBY mode.\r\n  * @retval None\r\n  */\r\nvoid HAL_DBGMCU_EnableDBGStandbyMode(void)\r\n{\r\n  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);\r\n}\r\n\r\n/**\r\n  * @brief  Disable the Debug Module during STANDBY mode.\r\n  * @retval None\r\n  */\r\nvoid HAL_DBGMCU_DisableDBGStandbyMode(void)\r\n{\r\n  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup HAL_Exported_Functions_Group4 HAL SYSCFG configuration functions\r\n  *  @brief    HAL SYSCFG configuration functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                      ##### HAL SYSCFG configuration functions #####\r\n ===============================================================================\r\n    [..]  This section provides functions allowing to:\r\n      (+) Start a hardware CCMSRAM erase operation\r\n      (+) Enable/Disable the Internal FLASH Bank Swapping\r\n      (+) Configure the Voltage reference buffer\r\n      (+) Enable/Disable the Voltage reference buffer\r\n      (+) Enable/Disable the I/O analog switch voltage booster\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Start a hardware CCMSRAM erase operation.\r\n  * @note   As long as CCMSRAM is not erased the CCMER bit will be set.\r\n  *         This bit is automatically reset at the end of the CCMSRAM erase operation.\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_CCMSRAMErase(void)\r\n{\r\n  /* unlock the write protection of the CCMER bit */\r\n  SYSCFG->SKR = 0xCA;\r\n  SYSCFG->SKR = 0x53;\r\n  /* Starts a hardware CCMSRAM erase operation*/\r\n  SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_CCMER);\r\n}\r\n\r\n/**\r\n  * @brief  Enable the Internal FLASH Bank Swapping.\r\n  *\r\n  * @note   This function can be used only for STM32G4xx devices.\r\n  *\r\n  * @note   Flash Bank2 mapped at 0x08000000 (and aliased @0x00000000)\r\n  *         and Flash Bank1 mapped at 0x08040000 (and aliased at 0x00040000)\r\n  *\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_EnableMemorySwappingBank(void)\r\n{\r\n  SET_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE);\r\n}\r\n\r\n/**\r\n  * @brief  Disable the Internal FLASH Bank Swapping.\r\n  *\r\n  * @note   This function can be used only for STM32G4xx devices.\r\n  *\r\n  * @note   The default state : Flash Bank1 mapped at 0x08000000 (and aliased @0x0000 0000)\r\n  *         and Flash Bank2 mapped at 0x08040000 (and aliased at 0x00040000)\r\n  *\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_DisableMemorySwappingBank(void)\r\n{\r\n  CLEAR_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE);\r\n}\r\n\r\n#if defined(VREFBUF)\r\n/**\r\n  * @brief Configure the internal voltage reference buffer voltage scale.\r\n  * @param  VoltageScaling: specifies the output voltage to achieve\r\n  *          This parameter can be one of the following values:\r\n  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE0: VREFBUF_OUT around 2.048 V.\r\n  *                                                This requires VDDA equal to or higher than 2.4 V.\r\n  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE1: VREFBUF_OUT around 2.5 V.\r\n  *                                                This requires VDDA equal to or higher than 2.8 V.\r\n  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.\r\n  *                                                This requires VDDA equal to or higher than 3.15 V.\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));\r\n\r\n  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);\r\n}\r\n\r\n/**\r\n  * @brief Configure the internal voltage reference buffer high impedance mode.\r\n  * @param  Mode: specifies the high impedance mode\r\n  *          This parameter can be one of the following values:\r\n  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.\r\n  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));\r\n\r\n  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);\r\n}\r\n\r\n/**\r\n  * @brief Tune the Internal Voltage Reference buffer (VREFBUF).\r\n  * @param TrimmingValue specifies trimming code for VREFBUF calibration\r\n  *        This parameter can be a number between Min_Data = 0x00 and Max_Data = 0x3F\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));\r\n\r\n  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);\r\n}\r\n\r\n/**\r\n  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).\r\n  * @retval HAL_OK/HAL_TIMEOUT\r\n  */\r\nHAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)\r\n{\r\n  uint32_t tickstart;\r\n\r\n  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);\r\n\r\n  /* Get Start Tick*/\r\n  tickstart = HAL_GetTick();\r\n\r\n  /* Wait for VRR bit  */\r\n  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)\r\n  {\r\n    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)\r\n    {\r\n      return HAL_TIMEOUT;\r\n    }\r\n  }\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).\r\n  *\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_DisableVREFBUF(void)\r\n{\r\n  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);\r\n}\r\n#endif /* VREFBUF */\r\n\r\n/**\r\n  * @brief  Enable the I/O analog switch voltage booster\r\n  *\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_EnableIOSwitchBooster(void)\r\n{\r\n  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);\r\n}\r\n\r\n/**\r\n  * @brief  Disable the I/O analog switch voltage booster\r\n  *\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_DisableIOSwitchBooster(void)\r\n{\r\n  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);\r\n}\r\n\r\n/**\r\n  * @brief  Enable the I/O analog switch voltage by VDD\r\n  *\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_EnableIOSwitchVDD(void)\r\n{\r\n  SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);\r\n}\r\n\r\n/**\r\n  * @brief  Disable the I/O analog switch voltage by VDD\r\n  *\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_DisableIOSwitchVDD(void)\r\n{\r\n  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);\r\n}\r\n\r\n\r\n/** @brief  CCMSRAM page write protection enable\r\n  * @param Page: This parameter is a long 32bit value and can be a value of @ref SYSCFG_CCMSRAMWRP\r\n  * @note   write protection can only be disabled by a system reset\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSCFG_CCMSRAM_WriteProtectionEnable(uint32_t Page)\r\n{\r\n  assert_param(IS_SYSCFG_CCMSRAMWRP_PAGE(Page));\r\n\r\n  SET_BIT(SYSCFG->SWPR, (uint32_t)(Page));\r\n}\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_cortex.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_cortex.c\r\n  * @author  MCD Application Team\r\n  * @brief   CORTEX HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the CORTEX:\r\n  *           + Initialization and Configuration functions\r\n  *           + Peripheral Control functions\r\n  *\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  @verbatim\r\n  ==============================================================================\r\n                        ##### How to use this driver #####\r\n  ==============================================================================\r\n\r\n    [..]\r\n    *** How to configure Interrupts using CORTEX HAL driver ***\r\n    ===========================================================\r\n    [..]\r\n    This section provides functions allowing to configure the NVIC interrupts (IRQ).\r\n    The Cortex-M4 exceptions are managed by CMSIS functions.\r\n\r\n    (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.\r\n    (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().\r\n    (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().\r\n\r\n     -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.\r\n         The pending IRQ priority will be managed only by the sub priority.\r\n\r\n     -@- IRQ priority order (sorted by highest to lowest priority):\r\n        (+@) Lowest pre-emption priority\r\n        (+@) Lowest sub priority\r\n        (+@) Lowest hardware priority (IRQ number)\r\n\r\n    [..]\r\n    *** How to configure SysTick using CORTEX HAL driver ***\r\n    ========================================================\r\n    [..]\r\n    Setup SysTick Timer for time base.\r\n\r\n   (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which\r\n       is a CMSIS function that:\r\n        (++) Configures the SysTick Reload register with value passed as function parameter.\r\n        (++) Configures the SysTick IRQ priority to the lowest value (0x0F).\r\n        (++) Resets the SysTick Counter register.\r\n        (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).\r\n        (++) Enables the SysTick Interrupt.\r\n        (++) Starts the SysTick Counter.\r\n\r\n   (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro\r\n       __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the\r\n       HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined\r\n       inside the stm32g4xx_hal_cortex.h file.\r\n\r\n   (+) You can change the SysTick IRQ priority by calling the\r\n       HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function\r\n       call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS function.\r\n\r\n   (+) To adjust the SysTick time base, use the following formula:\r\n\r\n       Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)\r\n       (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function\r\n       (++) Reload Value should not exceed 0xFFFFFF\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n\r\n  The table below gives the allowed values of the pre-emption priority and subpriority according\r\n  to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.\r\n  \r\n    ==========================================================================================================================\r\n      NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |       Description\r\n    ==========================================================================================================================\r\n     NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bit for pre-emption priority\r\n                           |                                   |                             | 4 bits for subpriority\r\n    --------------------------------------------------------------------------------------------------------------------------\r\n     NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bit for pre-emption priority\r\n                           |                                   |                             | 3 bits for subpriority\r\n    --------------------------------------------------------------------------------------------------------------------------    \r\n     NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bits for pre-emption priority\r\n                           |                                   |                             | 2 bits for subpriority\r\n    --------------------------------------------------------------------------------------------------------------------------    \r\n     NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bits for pre-emption priority\r\n                           |                                   |                             | 1 bit for subpriority\r\n    --------------------------------------------------------------------------------------------------------------------------    \r\n     NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bits for pre-emption priority\r\n                           |                                   |                             | 0 bit for subpriority                       \r\n    ==========================================================================================================================\r\n\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup CORTEX\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_CORTEX_MODULE_ENABLED\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/* Private macros ------------------------------------------------------------*/\r\n/* Private functions ---------------------------------------------------------*/\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @addtogroup CORTEX_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n\r\n/** @addtogroup CORTEX_Exported_Functions_Group1\r\n *  @brief    Initialization and Configuration functions\r\n *\r\n@verbatim\r\n  ==============================================================================\r\n              ##### Initialization and Configuration functions #####\r\n  ==============================================================================\r\n    [..]\r\n      This section provides the CORTEX HAL driver functions allowing to configure Interrupts\r\n      SysTick functionalities\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n\r\n/**\r\n  * @brief  Set the priority grouping field (pre-emption priority and subpriority)\r\n  *         using the required unlock sequence.\r\n  * @param  PriorityGroup: The priority grouping bits length.\r\n  *         This parameter can be one of the following values:\r\n  *         @arg NVIC_PRIORITYGROUP_0: 0 bit  for pre-emption priority,\r\n  *                                    4 bits for subpriority\r\n  *         @arg NVIC_PRIORITYGROUP_1: 1 bit  for pre-emption priority,\r\n  *                                    3 bits for subpriority\r\n  *         @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,\r\n  *                                    2 bits for subpriority\r\n  *         @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,\r\n  *                                    1 bit  for subpriority\r\n  *         @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,\r\n  *                                    0 bit  for subpriority\r\n  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.\r\n  *         The pending IRQ priority will be managed only by the subpriority.\r\n  * @retval None\r\n  */\r\nvoid HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));\r\n\r\n  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */\r\n  NVIC_SetPriorityGrouping(PriorityGroup);\r\n}\r\n\r\n/**\r\n  * @brief  Set the priority of an interrupt.\r\n  * @param  IRQn: External interrupt number.\r\n  *         This parameter can be an enumerator of IRQn_Type enumeration\r\n  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))\r\n  * @param  PreemptPriority: The pre-emption priority for the IRQn channel.\r\n  *         This parameter can be a value between 0 and 15\r\n  *         A lower priority value indicates a higher priority\r\n  * @param  SubPriority: the subpriority level for the IRQ channel.\r\n  *         This parameter can be a value between 0 and 15\r\n  *         A lower priority value indicates a higher priority.\r\n  * @retval None\r\n  */\r\nvoid HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)\r\n{\r\n  uint32_t prioritygroup;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));\r\n  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));\r\n\r\n  prioritygroup = NVIC_GetPriorityGrouping();\r\n\r\n  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));\r\n}\r\n\r\n/**\r\n  * @brief  Enable a device specific interrupt in the NVIC interrupt controller.\r\n  * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()\r\n  *         function should be called before.\r\n  * @param  IRQn External interrupt number.\r\n  *         This parameter can be an enumerator of IRQn_Type enumeration\r\n  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))\r\n  * @retval None\r\n  */\r\nvoid HAL_NVIC_EnableIRQ(IRQn_Type IRQn)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));\r\n  \r\n  /* Enable interrupt */\r\n  NVIC_EnableIRQ(IRQn);\r\n}\r\n\r\n/**\r\n  * @brief  Disable a device specific interrupt in the NVIC interrupt controller.\r\n  * @param  IRQn External interrupt number.\r\n  *         This parameter can be an enumerator of IRQn_Type enumeration\r\n  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))\r\n  * @retval None\r\n  */\r\nvoid HAL_NVIC_DisableIRQ(IRQn_Type IRQn)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));\r\n  \r\n  /* Disable interrupt */\r\n  NVIC_DisableIRQ(IRQn);\r\n}\r\n\r\n/**\r\n  * @brief  Initiate a system reset request to reset the MCU.\r\n  * @retval None\r\n  */\r\nvoid HAL_NVIC_SystemReset(void)\r\n{\r\n  /* System Reset */\r\n  NVIC_SystemReset();\r\n}\r\n\r\n/**\r\n  * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (SysTick): \r\n  *         Counter is in free running mode to generate periodic interrupts.\r\n  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.\r\n  * @retval status:  - 0  Function succeeded.\r\n  *                  - 1  Function failed.\r\n  */\r\nuint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)\r\n{\r\n   return SysTick_Config(TicksNumb);\r\n}\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup CORTEX_Exported_Functions_Group2\r\n *  @brief   Cortex control functions\r\n *\r\n@verbatim\r\n  ==============================================================================\r\n                      ##### Peripheral Control functions #####\r\n  ==============================================================================\r\n    [..]\r\n      This subsection provides a set of functions allowing to control the CORTEX\r\n      (NVIC, SYSTICK, MPU) functionalities.\r\n\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Get the priority grouping field from the NVIC Interrupt Controller.\r\n  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)\r\n  */\r\nuint32_t HAL_NVIC_GetPriorityGrouping(void)\r\n{\r\n  /* Get the PRIGROUP[10:8] field value */\r\n  return NVIC_GetPriorityGrouping();\r\n}\r\n\r\n/**\r\n  * @brief  Get the priority of an interrupt.\r\n  * @param  IRQn: External interrupt number.\r\n  *         This parameter can be an enumerator of IRQn_Type enumeration\r\n  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))\r\n  * @param   PriorityGroup: the priority grouping bits length.\r\n  *         This parameter can be one of the following values:\r\n  *           @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority,\r\n  *                                      4 bits for subpriority\r\n  *           @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority,\r\n  *                                      3 bits for subpriority\r\n  *           @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,\r\n  *                                      2 bits for subpriority\r\n  *           @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,\r\n  *                                      1 bit for subpriority\r\n  *           @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,\r\n  *                                      0 bit for subpriority\r\n  * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).\r\n  * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).\r\n  * @retval None\r\n  */\r\nvoid HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));\r\n /* Get priority for Cortex-M system or device specific interrupts */\r\n  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);\r\n}\r\n\r\n/**\r\n  * @brief  Set Pending bit of an external interrupt.\r\n  * @param  IRQn External interrupt number\r\n  *         This parameter can be an enumerator of IRQn_Type enumeration\r\n  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))\r\n  * @retval None\r\n  */\r\nvoid HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));\r\n  \r\n  /* Set interrupt pending */\r\n  NVIC_SetPendingIRQ(IRQn);\r\n}\r\n\r\n/**\r\n  * @brief  Get Pending Interrupt (read the pending register in the NVIC\r\n  *         and return the pending bit for the specified interrupt).\r\n  * @param  IRQn External interrupt number.\r\n  *          This parameter can be an enumerator of IRQn_Type enumeration\r\n  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))\r\n  * @retval status: - 0  Interrupt status is not pending.\r\n  *                 - 1  Interrupt status is pending.\r\n  */\r\nuint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));\r\n  \r\n  /* Return 1 if pending else 0 */\r\n  return NVIC_GetPendingIRQ(IRQn);\r\n}\r\n\r\n/**\r\n  * @brief  Clear the pending bit of an external interrupt.\r\n  * @param  IRQn External interrupt number.\r\n  *         This parameter can be an enumerator of IRQn_Type enumeration\r\n  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))\r\n  * @retval None\r\n  */\r\nvoid HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));\r\n  \r\n  /* Clear pending interrupt */\r\n  NVIC_ClearPendingIRQ(IRQn);\r\n}\r\n\r\n/**\r\n  * @brief Get active interrupt (read the active register in NVIC and return the active bit).\r\n  * @param IRQn External interrupt number\r\n  *         This parameter can be an enumerator of IRQn_Type enumeration\r\n  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))\r\n  * @retval status: - 0  Interrupt status is not pending.\r\n  *                 - 1  Interrupt status is pending.\r\n  */\r\nuint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)\r\n{\r\n  /* Return 1 if active else 0 */\r\n  return NVIC_GetActive(IRQn);\r\n}\r\n\r\n/**\r\n  * @brief  Configure the SysTick clock source.\r\n  * @param  CLKSource: specifies the SysTick clock source.\r\n  *          This parameter can be one of the following values:\r\n  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.\r\n  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));\r\n  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)\r\n  {\r\n    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;\r\n  }\r\n  else\r\n  {\r\n    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Handle SYSTICK interrupt request.\r\n  * @retval None\r\n  */\r\nvoid HAL_SYSTICK_IRQHandler(void)\r\n{\r\n  HAL_SYSTICK_Callback();\r\n}\r\n\r\n/**\r\n  * @brief  SYSTICK callback.\r\n  * @retval None\r\n  */\r\n__weak void HAL_SYSTICK_Callback(void)\r\n{\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_SYSTICK_Callback could be implemented in the user file\r\n   */\r\n}\r\n\r\n#if (__MPU_PRESENT == 1)\r\n/**\r\n  * @brief  Enable the MPU.\r\n  * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, \r\n  *          NMI, FAULTMASK and privileged accessto the default memory \r\n  *          This parameter can be one of the following values:\r\n  *            @arg MPU_HFNMI_PRIVDEF_NONE\r\n  *            @arg MPU_HARDFAULT_NMI\r\n  *            @arg MPU_PRIVILEGED_DEFAULT\r\n  *            @arg MPU_HFNMI_PRIVDEF\r\n  * @retval None\r\n  */\r\nvoid HAL_MPU_Enable(uint32_t MPU_Control)\r\n{\r\n  /* Enable the MPU */\r\n  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);\r\n\r\n  /* Ensure MPU setting take effects */\r\n  __DSB();\r\n  __ISB();\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Disable the MPU.\r\n  * @retval None\r\n  */\r\nvoid HAL_MPU_Disable(void)\r\n{\r\n  /* Make sure outstanding transfers are done */\r\n  __DMB();\r\n\r\n  /* Disable the MPU and clear the control register*/\r\n  MPU->CTRL  = 0;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Initialize and configure the Region and the memory to be protected.\r\n  * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains\r\n  *                the initialization and configuration information.\r\n  * @retval None\r\n  */\r\nvoid HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));\r\n  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));\r\n\r\n  /* Set the Region number */\r\n  MPU->RNR = MPU_Init->Number;\r\n\r\n  if ((MPU_Init->Enable) != 0U)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));\r\n    assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));\r\n    assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));\r\n    assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));\r\n    assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));\r\n    assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));\r\n    assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));\r\n    assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));\r\n\r\n    MPU->RBAR = MPU_Init->BaseAddress;\r\n    MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |\r\n                ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |\r\n                ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |\r\n                ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |\r\n                ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |\r\n                ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |\r\n                ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |\r\n                ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |\r\n                ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);\r\n  }\r\n  else\r\n  {\r\n    MPU->RBAR = 0x00;\r\n    MPU->RASR = 0x00;\r\n  }\r\n}\r\n#endif /* __MPU_PRESENT */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_CORTEX_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_dma.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_dma.c\r\n  * @author  MCD Application Team\r\n  * @brief   DMA HAL module driver.\r\n  *         This file provides firmware functions to manage the following\r\n  *         functionalities of the Direct Memory Access (DMA) peripheral:\r\n  *           + Initialization and de-initialization functions\r\n  *           + IO operation functions\r\n  *           + Peripheral State and errors functions\r\n  *\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  @verbatim\r\n  ==============================================================================\r\n                        ##### How to use this driver #####\r\n  ==============================================================================\r\n  [..]\r\n   (#) Enable and configure the peripheral to be connected to the DMA Channel\r\n       (except for internal SRAM / FLASH memories: no initialization is\r\n       necessary). Please refer to the Reference manual for connection between peripherals\r\n       and DMA requests.\r\n\r\n   (#) For a given Channel, program the required configuration through the following parameters:\r\n       Channel request, Transfer Direction, Source and Destination data formats,\r\n       Circular or Normal mode, Channel Priority level, Source and Destination Increment mode\r\n       using HAL_DMA_Init() function.\r\n\r\n       Prior to HAL_DMA_Init the peripheral clock shall be enabled for both DMA & DMAMUX\r\n       thanks to:\r\n      (##) DMA1 or DMA2: __HAL_RCC_DMA1_CLK_ENABLE() or  __HAL_RCC_DMA2_CLK_ENABLE() ;\r\n      (##) DMAMUX1:      __HAL_RCC_DMAMUX1_CLK_ENABLE();\r\n\r\n   (#) Use HAL_DMA_GetState() function to return the DMA state and HAL_DMA_GetError() in case of error\r\n       detection.\r\n\r\n   (#) Use HAL_DMA_Abort() function to abort the current transfer\r\n\r\n     -@-   In Memory-to-Memory transfer mode, Circular mode is not allowed.\r\n\r\n     *** Polling mode IO operation ***\r\n     =================================\r\n    [..]\r\n          (+) Use HAL_DMA_Start() to start DMA transfer after the configuration of Source\r\n              address and destination address and the Length of data to be transferred\r\n          (+) Use HAL_DMA_PollForTransfer() to poll for the end of current transfer, in this\r\n              case a fixed Timeout can be configured by User depending from his application.\r\n\r\n     *** Interrupt mode IO operation ***\r\n     ===================================\r\n    [..]\r\n          (+) Configure the DMA interrupt priority using HAL_NVIC_SetPriority()\r\n          (+) Enable the DMA IRQ handler using HAL_NVIC_EnableIRQ()\r\n          (+) Use HAL_DMA_Start_IT() to start DMA transfer after the configuration of\r\n              Source address and destination address and the Length of data to be transferred.\r\n              In this case the DMA interrupt is configured\r\n          (+) Use HAL_DMA_IRQHandler() called under DMA_IRQHandler() Interrupt subroutine\r\n          (+) At the end of data transfer HAL_DMA_IRQHandler() function is executed and user can\r\n              add his own function to register callbacks with HAL_DMA_RegisterCallback().\r\n\r\n     *** DMA HAL driver macros list ***\r\n     =============================================\r\n      [..]\r\n       Below the list of macros in DMA HAL driver.\r\n\r\n       (+) __HAL_DMA_ENABLE: Enable the specified DMA Channel.\r\n       (+) __HAL_DMA_DISABLE: Disable the specified DMA Channel.\r\n       (+) __HAL_DMA_GET_FLAG: Get the DMA Channel pending flags.\r\n       (+) __HAL_DMA_CLEAR_FLAG: Clear the DMA Channel pending flags.\r\n       (+) __HAL_DMA_ENABLE_IT: Enable the specified DMA Channel interrupts.\r\n       (+) __HAL_DMA_DISABLE_IT: Disable the specified DMA Channel interrupts.\r\n       (+) __HAL_DMA_GET_IT_SOURCE: Check whether the specified DMA Channel interrupt has occurred or not.\r\n\r\n     [..]\r\n      (@) You can refer to the DMA HAL driver header file for more useful macros\r\n\r\n  @endverbatim\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup DMA DMA\r\n  * @brief DMA HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_DMA_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/* Private macro -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @defgroup DMA_Private_Functions DMA Private Functions\r\n  * @{\r\n  */\r\nstatic void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);\r\n\r\nstatic void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma);\r\nstatic void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma);\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Exported functions ---------------------------------------------------------*/\r\n\r\n/** @defgroup DMA_Exported_Functions DMA Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions\r\n  *  @brief   Initialization and de-initialization functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n             ##### Initialization and de-initialization functions  #####\r\n ===============================================================================\r\n    [..]\r\n    This section provides functions allowing to initialize the DMA Channel source\r\n    and destination addresses, incrementation and data sizes, transfer direction,\r\n    circular/normal mode selection, memory-to-memory mode selection and Channel priority value.\r\n    [..]\r\n    The HAL_DMA_Init() function follows the DMA configuration procedures as described in\r\n    reference manual.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Initialize the DMA according to the specified\r\n  *         parameters in the DMA_InitTypeDef and initialize the associated handle.\r\n  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains\r\n  *               the configuration information for the specified DMA Channel.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)\r\n{\r\n  uint32_t tmp;\r\n\r\n  /* Check the DMA handle allocation */\r\n  if (hdma == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));\r\n  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));\r\n  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));\r\n  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));\r\n  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));\r\n  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));\r\n  assert_param(IS_DMA_MODE(hdma->Init.Mode));\r\n  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));\r\n\r\n  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));\r\n\r\n  /* Compute the channel index */\r\n  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))\r\n  {\r\n    /* DMA1 */\r\n    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;\r\n    hdma->DmaBaseAddress = DMA1;\r\n  }\r\n  else\r\n  {\r\n    /* DMA2 */\r\n    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;\r\n    hdma->DmaBaseAddress = DMA2;\r\n  }\r\n\r\n  /* Change DMA peripheral state */\r\n  hdma->State = HAL_DMA_STATE_BUSY;\r\n\r\n  /* Get the CR register value */\r\n  tmp = hdma->Instance->CCR;\r\n\r\n  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */\r\n  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |\r\n                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |\r\n                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));\r\n\r\n  /* Prepare the DMA Channel configuration */\r\n  tmp |=  hdma->Init.Direction        |\r\n          hdma->Init.PeriphInc           | hdma->Init.MemInc           |\r\n          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |\r\n          hdma->Init.Mode                | hdma->Init.Priority;\r\n\r\n  /* Write to DMA Channel CR register */\r\n  hdma->Instance->CCR = tmp;\r\n\r\n  /* Initialize parameters for DMAMUX channel :\r\n     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask\r\n  */\r\n  DMA_CalcDMAMUXChannelBaseAndMask(hdma);\r\n\r\n  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)\r\n  {\r\n    /* if memory to memory force the request to 0*/\r\n    hdma->Init.Request = DMA_REQUEST_MEM2MEM;\r\n  }\r\n\r\n  /* Set peripheral request  to DMAMUX channel */\r\n  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);\r\n\r\n  /* Clear the DMAMUX synchro overrun flag */\r\n  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;\r\n\r\n  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))\r\n  {\r\n    /* Initialize parameters for DMAMUX request generator :\r\n       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask\r\n    */\r\n    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);\r\n\r\n    /* Reset the DMAMUX request generator register*/\r\n    hdma->DMAmuxRequestGen->RGCR = 0U;\r\n\r\n    /* Clear the DMAMUX request generator overrun flag */\r\n    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;\r\n  }\r\n  else\r\n  {\r\n    hdma->DMAmuxRequestGen = 0U;\r\n    hdma->DMAmuxRequestGenStatus = 0U;\r\n    hdma->DMAmuxRequestGenStatusMask = 0U;\r\n  }\r\n\r\n  /* Initialize the error code */\r\n  hdma->ErrorCode = HAL_DMA_ERROR_NONE;\r\n\r\n  /* Initialize the DMA state*/\r\n  hdma->State  = HAL_DMA_STATE_READY;\r\n\r\n  /* Allocate lock resource and initialize it */\r\n  hdma->Lock = HAL_UNLOCKED;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  DeInitialize the DMA peripheral.\r\n  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains\r\n  *               the configuration information for the specified DMA Channel.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)\r\n{\r\n\r\n  /* Check the DMA handle allocation */\r\n  if (NULL == hdma)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));\r\n\r\n  /* Disable the selected DMA Channelx */\r\n  __HAL_DMA_DISABLE(hdma);\r\n\r\n  /* Compute the channel index */\r\n  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))\r\n  {\r\n    /* DMA1 */\r\n    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;\r\n    hdma->DmaBaseAddress = DMA1;\r\n  }\r\n  else\r\n  {\r\n    /* DMA2 */\r\n    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;\r\n    hdma->DmaBaseAddress = DMA2;\r\n  }\r\n\r\n  /* Reset DMA Channel control register */\r\n  hdma->Instance->CCR  = 0;\r\n\r\n  /* Clear all flags */\r\n  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));\r\n\r\n  /* Initialize parameters for DMAMUX channel :\r\n     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */\r\n\r\n  DMA_CalcDMAMUXChannelBaseAndMask(hdma);\r\n\r\n  /* Reset the DMAMUX channel that corresponds to the DMA channel */\r\n  hdma->DMAmuxChannel->CCR = 0;\r\n\r\n  /* Clear the DMAMUX synchro overrun flag */\r\n  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;\r\n\r\n  /* Reset Request generator parameters if any */\r\n  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))\r\n  {\r\n    /* Initialize parameters for DMAMUX request generator :\r\n       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask\r\n    */\r\n    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);\r\n\r\n    /* Reset the DMAMUX request generator register*/\r\n    hdma->DMAmuxRequestGen->RGCR = 0U;\r\n\r\n    /* Clear the DMAMUX request generator overrun flag */\r\n    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;\r\n  }\r\n\r\n  hdma->DMAmuxRequestGen = 0U;\r\n  hdma->DMAmuxRequestGenStatus = 0U;\r\n  hdma->DMAmuxRequestGenStatusMask = 0U;\r\n\r\n  /* Clean callbacks */\r\n  hdma->XferCpltCallback = NULL;\r\n  hdma->XferHalfCpltCallback = NULL;\r\n  hdma->XferErrorCallback = NULL;\r\n  hdma->XferAbortCallback = NULL;\r\n\r\n  /* Initialize the error code */\r\n  hdma->ErrorCode = HAL_DMA_ERROR_NONE;\r\n\r\n  /* Initialize the DMA state */\r\n  hdma->State = HAL_DMA_STATE_RESET;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(hdma);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup DMA_Exported_Functions_Group2 Input and Output operation functions\r\n  *  @brief   Input and Output operation functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                      #####  IO operation functions  #####\r\n ===============================================================================\r\n    [..]  This section provides functions allowing to:\r\n      (+) Configure the source, destination address and data length and Start DMA transfer\r\n      (+) Configure the source, destination address and data length and\r\n          Start DMA transfer with interrupt\r\n      (+) Abort DMA transfer\r\n      (+) Poll for transfer complete\r\n      (+) Handle DMA interrupt request\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Start the DMA Transfer.\r\n  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains\r\n  *               the configuration information for the specified DMA Channel.\r\n  * @param  SrcAddress The source memory Buffer address\r\n  * @param  DstAddress The destination memory Buffer address\r\n  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_DMA_BUFFER_SIZE(DataLength));\r\n\r\n  /* Process locked */\r\n  __HAL_LOCK(hdma);\r\n\r\n  if (HAL_DMA_STATE_READY == hdma->State)\r\n  {\r\n    /* Change DMA peripheral state */\r\n    hdma->State = HAL_DMA_STATE_BUSY;\r\n    hdma->ErrorCode = HAL_DMA_ERROR_NONE;\r\n\r\n    /* Disable the peripheral */\r\n    __HAL_DMA_DISABLE(hdma);\r\n\r\n    /* Configure the source, destination address and the data length & clear flags*/\r\n    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);\r\n\r\n    /* Enable the Peripheral */\r\n    __HAL_DMA_ENABLE(hdma);\r\n  }\r\n  else\r\n  {\r\n    /* Process Unlocked */\r\n    __HAL_UNLOCK(hdma);\r\n    status = HAL_BUSY;\r\n  }\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Start the DMA Transfer with interrupt enabled.\r\n  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains\r\n  *               the configuration information for the specified DMA Channel.\r\n  * @param  SrcAddress The source memory Buffer address\r\n  * @param  DstAddress The destination memory Buffer address\r\n  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,\r\n                                   uint32_t DataLength)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_DMA_BUFFER_SIZE(DataLength));\r\n\r\n  /* Process locked */\r\n  __HAL_LOCK(hdma);\r\n\r\n  if (HAL_DMA_STATE_READY == hdma->State)\r\n  {\r\n    /* Change DMA peripheral state */\r\n    hdma->State = HAL_DMA_STATE_BUSY;\r\n    hdma->ErrorCode = HAL_DMA_ERROR_NONE;\r\n\r\n    /* Disable the peripheral */\r\n    __HAL_DMA_DISABLE(hdma);\r\n\r\n    /* Configure the source, destination address and the data length & clear flags*/\r\n    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);\r\n\r\n    /* Enable the transfer complete interrupt */\r\n    /* Enable the transfer Error interrupt */\r\n    if (NULL != hdma->XferHalfCpltCallback)\r\n    {\r\n      /* Enable the Half transfer complete interrupt as well */\r\n      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));\r\n    }\r\n    else\r\n    {\r\n      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);\r\n      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));\r\n    }\r\n\r\n    /* Check if DMAMUX Synchronization is enabled*/\r\n    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)\r\n    {\r\n      /* Enable DMAMUX sync overrun IT*/\r\n      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;\r\n    }\r\n\r\n    if (hdma->DMAmuxRequestGen != 0U)\r\n    {\r\n      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/\r\n      /* enable the request gen overrun IT*/\r\n      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;\r\n    }\r\n\r\n    /* Enable the Peripheral */\r\n    __HAL_DMA_ENABLE(hdma);\r\n  }\r\n  else\r\n  {\r\n    /* Process Unlocked */\r\n    __HAL_UNLOCK(hdma);\r\n\r\n    /* Remain BUSY */\r\n    status = HAL_BUSY;\r\n  }\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Abort the DMA Transfer.\r\n  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains\r\n  *               the configuration information for the specified DMA Channel.\r\n    * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  if(hdma->State != HAL_DMA_STATE_BUSY)\r\n  {\r\n    /* no transfer ongoing */\r\n    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;\r\n\r\n    status = HAL_ERROR;\r\n  }\r\n  else\r\n  {\r\n     /* Disable DMA IT */\r\n     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));\r\n     \r\n     /* disable the DMAMUX sync overrun IT*/\r\n     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;\r\n     \r\n     /* Disable the channel */\r\n     __HAL_DMA_DISABLE(hdma);\r\n     \r\n     /* Clear all flags */\r\n     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));\r\n     \r\n     /* Clear the DMAMUX synchro overrun flag */\r\n     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;\r\n     \r\n     if (hdma->DMAmuxRequestGen != 0U)\r\n     {\r\n       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/\r\n       /* disable the request gen overrun IT*/\r\n       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;\r\n     \r\n       /* Clear the DMAMUX request generator overrun flag */\r\n       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;\r\n     }\r\n  }  \r\n  /* Change the DMA state */\r\n  hdma->State = HAL_DMA_STATE_READY;\r\n\r\n  /* Process Unlocked */\r\n  __HAL_UNLOCK(hdma);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Aborts the DMA Transfer in Interrupt mode.\r\n  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains\r\n  *              the configuration information for the specified DMA Channel.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  if (HAL_DMA_STATE_BUSY != hdma->State)\r\n  {\r\n    /* no transfer ongoing */\r\n    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;\r\n\r\n    /* Change the DMA state */\r\n    hdma->State = HAL_DMA_STATE_READY;\r\n\r\n    /* Process Unlocked */\r\n    __HAL_UNLOCK(hdma);\r\n\r\n    status = HAL_ERROR;\r\n  }\r\n  else\r\n  {\r\n    /* Disable DMA IT */\r\n    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));\r\n\r\n    /* Disable the channel */\r\n    __HAL_DMA_DISABLE(hdma);\r\n\r\n    /* disable the DMAMUX sync overrun IT*/\r\n    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;\r\n\r\n    /* Clear all flags */\r\n    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));\r\n\r\n    /* Clear the DMAMUX synchro overrun flag */\r\n    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;\r\n\r\n    if (hdma->DMAmuxRequestGen != 0U)\r\n    {\r\n      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/\r\n      /* disable the request gen overrun IT*/\r\n      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;\r\n\r\n      /* Clear the DMAMUX request generator overrun flag */\r\n      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;\r\n    }\r\n\r\n    /* Change the DMA state */\r\n    hdma->State = HAL_DMA_STATE_READY;\r\n\r\n    /* Process Unlocked */\r\n    __HAL_UNLOCK(hdma);\r\n\r\n    /* Call User Abort callback */\r\n    if (hdma->XferAbortCallback != NULL)\r\n    {\r\n      hdma->XferAbortCallback(hdma);\r\n    }\r\n  }\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Polling for transfer complete.\r\n  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains\r\n  *              the configuration information for the specified DMA Channel.\r\n  * @param  CompleteLevel Specifies the DMA level complete.\r\n  * @param  Timeout       Timeout duration.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel,\r\n                                          uint32_t Timeout)\r\n{\r\n  uint32_t temp;\r\n  uint32_t tickstart;\r\n\r\n  if (HAL_DMA_STATE_BUSY != hdma->State)\r\n  {\r\n    /* no transfer ongoing */\r\n    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;\r\n    __HAL_UNLOCK(hdma);\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Polling mode not supported in circular mode */\r\n  if (0U != (hdma->Instance->CCR & DMA_CCR_CIRC))\r\n  {\r\n    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Get the level transfer complete flag */\r\n  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)\r\n  {\r\n    /* Transfer Complete flag */\r\n\r\n    temp = (uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU);\r\n  }\r\n  else\r\n  {\r\n    /* Half Transfer Complete flag */\r\n    temp = (uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU);\r\n  }\r\n\r\n  /* Get tick */\r\n  tickstart = HAL_GetTick();\r\n\r\n  while (0U == (hdma->DmaBaseAddress->ISR & temp))\r\n  {\r\n    if ((0U != (hdma->DmaBaseAddress->ISR & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU)))))\r\n    {\r\n      /* When a DMA transfer error occurs */\r\n      /* A hardware clear of its EN bits is performed */\r\n      /* Clear all flags */\r\n      hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));\r\n\r\n      /* Update error code */\r\n      hdma->ErrorCode = HAL_DMA_ERROR_TE;\r\n\r\n      /* Change the DMA state */\r\n      hdma->State = HAL_DMA_STATE_READY;\r\n\r\n      /* Process Unlocked */\r\n      __HAL_UNLOCK(hdma);\r\n\r\n      return HAL_ERROR;\r\n    }\r\n    /* Check for the Timeout */\r\n    if (Timeout != HAL_MAX_DELAY)\r\n    {\r\n      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))\r\n      {\r\n        /* Update error code */\r\n        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;\r\n\r\n        /* Change the DMA state */\r\n        hdma->State = HAL_DMA_STATE_READY;\r\n\r\n        /* Process Unlocked */\r\n        __HAL_UNLOCK(hdma);\r\n\r\n        return HAL_ERROR;\r\n      }\r\n    }\r\n  }\r\n\r\n  /*Check for DMAMUX Request generator (if used) overrun status */\r\n  if (hdma->DMAmuxRequestGen != 0U)\r\n  {\r\n    /* if using DMAMUX request generator Check for DMAMUX request generator overrun */\r\n    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)\r\n    {\r\n      /* Disable the request gen overrun interrupt */\r\n      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;\r\n\r\n      /* Clear the DMAMUX request generator overrun flag */\r\n      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;\r\n\r\n      /* Update error code */\r\n      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;\r\n    }\r\n  }\r\n\r\n  /* Check for DMAMUX Synchronization overrun */\r\n  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)\r\n  {\r\n    /* Clear the DMAMUX synchro overrun flag */\r\n    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;\r\n\r\n    /* Update error code */\r\n    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;\r\n  }\r\n\r\n  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)\r\n  {\r\n    /* Clear the transfer complete flag */\r\n    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU));\r\n\r\n    /* The selected Channelx EN bit is cleared (DMA is disabled and\r\n    all transfers are complete) */\r\n    hdma->State = HAL_DMA_STATE_READY;\r\n  }\r\n  else\r\n  {\r\n    /* Clear the half transfer complete flag */\r\n    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU));\r\n  }\r\n\r\n  /* Process unlocked */\r\n  __HAL_UNLOCK(hdma);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Handle DMA interrupt request.\r\n  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains\r\n  *               the configuration information for the specified DMA Channel.\r\n  * @retval None\r\n  */\r\nvoid HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)\r\n{\r\n  uint32_t flag_it = hdma->DmaBaseAddress->ISR;\r\n  uint32_t source_it = hdma->Instance->CCR;\r\n\r\n  /* Half Transfer Complete Interrupt management ******************************/\r\n  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))\r\n  {\r\n    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */\r\n    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)\r\n    {\r\n      /* Disable the half transfer interrupt */\r\n      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);\r\n    }\r\n    /* Clear the half transfer complete flag */\r\n    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));\r\n\r\n    /* DMA peripheral state is not updated in Half Transfer */\r\n    /* but in Transfer Complete case */\r\n\r\n    if (hdma->XferHalfCpltCallback != NULL)\r\n    {\r\n      /* Half transfer callback */\r\n      hdma->XferHalfCpltCallback(hdma);\r\n    }\r\n  }\r\n  /* Transfer Complete Interrupt management ***********************************/\r\n  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))\r\n           && (0U != (source_it & DMA_IT_TC)))\r\n  {\r\n    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)\r\n    {\r\n      /* Disable the transfer complete and error interrupt */\r\n      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);\r\n\r\n      /* Change the DMA state */\r\n      hdma->State = HAL_DMA_STATE_READY;\r\n    }\r\n    /* Clear the transfer complete flag */\r\n    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));\r\n\r\n    /* Process Unlocked */\r\n    __HAL_UNLOCK(hdma);\r\n\r\n    if (hdma->XferCpltCallback != NULL)\r\n    {\r\n      /* Transfer complete callback */\r\n      hdma->XferCpltCallback(hdma);\r\n    }\r\n  }\r\n  /* Transfer Error Interrupt management **************************************/\r\n  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))\r\n           && (0U != (source_it & DMA_IT_TE)))\r\n  {\r\n    /* When a DMA transfer error occurs */\r\n    /* A hardware clear of its EN bits is performed */\r\n    /* Disable ALL DMA IT */\r\n    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));\r\n\r\n    /* Clear all flags */\r\n    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));\r\n\r\n    /* Update error code */\r\n    hdma->ErrorCode = HAL_DMA_ERROR_TE;\r\n\r\n    /* Change the DMA state */\r\n    hdma->State = HAL_DMA_STATE_READY;\r\n\r\n    /* Process Unlocked */\r\n    __HAL_UNLOCK(hdma);\r\n\r\n    if (hdma->XferErrorCallback != NULL)\r\n    {\r\n      /* Transfer error callback */\r\n      hdma->XferErrorCallback(hdma);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* Nothing To Do */\r\n  }\r\n  return;\r\n}\r\n\r\n/**\r\n  * @brief  Register callbacks\r\n  * @param  hdma                 pointer to a DMA_HandleTypeDef structure that contains\r\n  *                               the configuration information for the specified DMA Channel.\r\n  * @param  CallbackID           User Callback identifier\r\n  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.\r\n  * @param  pCallback            pointer to private callbacsk function which has pointer to\r\n  *                               a DMA_HandleTypeDef structure as parameter.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Process locked */\r\n  __HAL_LOCK(hdma);\r\n\r\n  if (HAL_DMA_STATE_READY == hdma->State)\r\n  {\r\n    switch (CallbackID)\r\n    {\r\n      case  HAL_DMA_XFER_CPLT_CB_ID:\r\n        hdma->XferCpltCallback = pCallback;\r\n        break;\r\n\r\n      case  HAL_DMA_XFER_HALFCPLT_CB_ID:\r\n        hdma->XferHalfCpltCallback = pCallback;\r\n        break;\r\n\r\n      case  HAL_DMA_XFER_ERROR_CB_ID:\r\n        hdma->XferErrorCallback = pCallback;\r\n        break;\r\n\r\n      case  HAL_DMA_XFER_ABORT_CB_ID:\r\n        hdma->XferAbortCallback = pCallback;\r\n        break;\r\n\r\n      default:\r\n        status = HAL_ERROR;\r\n        break;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    status = HAL_ERROR;\r\n  }\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(hdma);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  UnRegister callbacks\r\n  * @param  hdma                 pointer to a DMA_HandleTypeDef structure that contains\r\n  *                               the configuration information for the specified DMA Channel.\r\n  * @param  CallbackID           User Callback identifier\r\n  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Process locked */\r\n  __HAL_LOCK(hdma);\r\n\r\n  if (HAL_DMA_STATE_READY == hdma->State)\r\n  {\r\n    switch (CallbackID)\r\n    {\r\n      case  HAL_DMA_XFER_CPLT_CB_ID:\r\n        hdma->XferCpltCallback = NULL;\r\n        break;\r\n\r\n      case  HAL_DMA_XFER_HALFCPLT_CB_ID:\r\n        hdma->XferHalfCpltCallback = NULL;\r\n        break;\r\n\r\n      case  HAL_DMA_XFER_ERROR_CB_ID:\r\n        hdma->XferErrorCallback = NULL;\r\n        break;\r\n\r\n      case  HAL_DMA_XFER_ABORT_CB_ID:\r\n        hdma->XferAbortCallback = NULL;\r\n        break;\r\n\r\n      case   HAL_DMA_XFER_ALL_CB_ID:\r\n        hdma->XferCpltCallback = NULL;\r\n        hdma->XferHalfCpltCallback = NULL;\r\n        hdma->XferErrorCallback = NULL;\r\n        hdma->XferAbortCallback = NULL;\r\n        break;\r\n\r\n      default:\r\n        status = HAL_ERROR;\r\n        break;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    status = HAL_ERROR;\r\n  }\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(hdma);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n\r\n/** @defgroup DMA_Exported_Functions_Group3 Peripheral State and Errors functions\r\n  *  @brief    Peripheral State and Errors functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n            ##### Peripheral State and Errors functions #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection provides functions allowing to\r\n      (+) Check the DMA state\r\n      (+) Get error code\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Return the DMA hande state.\r\n  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains\r\n  *               the configuration information for the specified DMA Channel.\r\n  * @retval HAL state\r\n  */\r\nHAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)\r\n{\r\n  /* Return DMA handle state */\r\n  return hdma->State;\r\n}\r\n\r\n/**\r\n  * @brief  Return the DMA error code.\r\n  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains\r\n  *              the configuration information for the specified DMA Channel.\r\n  * @retval DMA Error Code\r\n  */\r\nuint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)\r\n{\r\n  return hdma->ErrorCode;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup DMA_Private_Functions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Sets the DMA Transfer parameter.\r\n  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains\r\n  *                     the configuration information for the specified DMA Channel.\r\n  * @param  SrcAddress The source memory Buffer address\r\n  * @param  DstAddress The destination memory Buffer address\r\n  * @param  DataLength The length of data to be transferred from source to destination\r\n  * @retval HAL status\r\n  */\r\nstatic void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)\r\n{\r\n  /* Clear the DMAMUX synchro overrun flag */\r\n  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;\r\n\r\n  if (hdma->DMAmuxRequestGen != 0U)\r\n  {\r\n    /* Clear the DMAMUX request generator overrun flag */\r\n    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;\r\n  }\r\n\r\n  /* Clear all flags */\r\n  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));\r\n\r\n  /* Configure DMA Channel data length */\r\n  hdma->Instance->CNDTR = DataLength;\r\n\r\n  /* Memory to Peripheral */\r\n  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)\r\n  {\r\n    /* Configure DMA Channel destination address */\r\n    hdma->Instance->CPAR = DstAddress;\r\n\r\n    /* Configure DMA Channel source address */\r\n    hdma->Instance->CMAR = SrcAddress;\r\n  }\r\n  /* Peripheral to Memory */\r\n  else\r\n  {\r\n    /* Configure DMA Channel source address */\r\n    hdma->Instance->CPAR = SrcAddress;\r\n\r\n    /* Configure DMA Channel destination address */\r\n    hdma->Instance->CMAR = DstAddress;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Updates the DMA handle with the DMAMUX  channel and status mask depending on stream number\r\n  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains\r\n  *                     the configuration information for the specified DMA Stream.\r\n  * @retval None\r\n  */\r\nstatic void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)\r\n{\r\n  uint32_t dmamux_base_addr;\r\n  uint32_t channel_number;\r\n  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;\r\n\r\n  /* check if instance is not outside the DMA channel range */\r\n  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)\r\n  {\r\n    /* DMA1 */\r\n    DMAMUX1_ChannelBase = DMAMUX1_Channel0;\r\n  }\r\n  else\r\n  {\r\n    /* DMA2 */\r\n#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)\r\n    DMAMUX1_ChannelBase = DMAMUX1_Channel8;\r\n#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)\r\n    DMAMUX1_ChannelBase = DMAMUX1_Channel6;\r\n#else\r\n    DMAMUX1_ChannelBase = DMAMUX1_Channel7;\r\n#endif /* STM32G4x1xx) */\r\n  }\r\n  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;\r\n  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;\r\n  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));\r\n  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;\r\n  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);\r\n}\r\n\r\n/**\r\n  * @brief  Updates the DMA handle with the DMAMUX  request generator params\r\n  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains\r\n  *                     the configuration information for the specified DMA Channel.\r\n  * @retval None\r\n  */\r\n\r\nstatic void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)\r\n{\r\n  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;\r\n\r\n  /* DMA Channels are connected to DMAMUX1 request generator blocks*/\r\n  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));\r\n\r\n  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;\r\n\r\n  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_DMA_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_dma_ex.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_dma_ex.c\r\n  * @author  MCD Application Team\r\n  * @brief   DMA Extension HAL module driver\r\n  *         This file provides firmware functions to manage the following\r\n  *         functionalities of the DMA Extension peripheral:\r\n  *           + Extended features functions\r\n  *\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  @verbatim\r\n  ==============================================================================\r\n                        ##### How to use this driver #####\r\n  ==============================================================================\r\n  [..]\r\n  The DMA Extension HAL driver can be used as follows:\r\n\r\n   (+) Configure the DMA_MUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function.\r\n   (+) Configure the DMA_MUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function.\r\n       Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used\r\n       to respectively enable/disable the request generator.\r\n\r\n   (+) To handle the DMAMUX Interrupts, the function  HAL_DMAEx_MUX_IRQHandler should be called from\r\n       the DMAMUX IRQ handler i.e DMAMUX1_OVR_IRQHandler.\r\n       As only one interrupt line is available for all DMAMUX channels and request generators , HAL_DMAEx_MUX_IRQHandler should be\r\n       called with, as parameter, the appropriate DMA handle as many as used DMAs in the user project\r\n      (exception done if a given DMA is not using the DMAMUX SYNC block neither a request generator)\r\n\r\n  @endverbatim\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup DMAEx DMAEx\r\n  * @brief DMA Extended HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_DMA_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/* Private macro -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private Constants ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* Private functions ---------------------------------------------------------*/\r\n\r\n\r\n/** @defgroup DMAEx_Exported_Functions DMAEx Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup DMAEx_Exported_Functions_Group1 DMAEx Extended features functions\r\n  *  @brief   Extended features functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                #####  Extended features functions  #####\r\n ===============================================================================\r\n    [..]  This section provides functions allowing to:\r\n\r\n    (+) Configure the DMAMUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function.\r\n    (+) Configure the DMAMUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function.\r\n       Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used\r\n       to respectively enable/disable the request generator.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n\r\n/**\r\n  * @brief  Configure the DMAMUX synchronization parameters for a given DMA channel (instance).\r\n  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains\r\n  *                     the configuration information for the specified DMA channel.\r\n  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));\r\n\r\n  assert_param(IS_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID));\r\n\r\n  assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig-> SyncPolarity));\r\n  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));\r\n  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));\r\n  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));\r\n\r\n  /*Check if the DMA state is ready */\r\n  if (hdma->State == HAL_DMA_STATE_READY)\r\n  {\r\n    /* Process Locked */\r\n    __HAL_LOCK(hdma);\r\n\r\n    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/\r\n    MODIFY_REG(hdma->DMAmuxChannel->CCR, \\\r\n               (~DMAMUX_CxCR_DMAREQ_ID), \\\r\n               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \\\r\n               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \\\r\n               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));\r\n\r\n    /* Process UnLocked */\r\n    __HAL_UNLOCK(hdma);\r\n\r\n    return HAL_OK;\r\n  }\r\n  else\r\n  {\r\n    /*DMA State not Ready*/\r\n    return HAL_ERROR;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Configure the DMAMUX request generator block used by the given DMA channel (instance).\r\n  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains\r\n  *                     the configuration information for the specified DMA channel.\r\n  * @param  pRequestGeneratorConfig : pointer to HAL_DMA_MuxRequestGeneratorConfigTypeDef :\r\n  *         contains the request generator parameters.\r\n  *\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator(DMA_HandleTypeDef *hdma,\r\n                                                      HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));\r\n\r\n  assert_param(IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(pRequestGeneratorConfig->SignalID));\r\n\r\n  assert_param(IS_DMAMUX_REQUEST_GEN_POLARITY(pRequestGeneratorConfig->Polarity));\r\n  assert_param(IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(pRequestGeneratorConfig->RequestNumber));\r\n\r\n  /* check if the DMA state is ready\r\n     and DMA is using a DMAMUX request generator block\r\n  */\r\n  if ((hdma->State == HAL_DMA_STATE_READY) && (hdma->DMAmuxRequestGen != 0U))\r\n  {\r\n    /* Process Locked */\r\n    __HAL_LOCK(hdma);\r\n\r\n    /* Set the request generator new parameters */\r\n    hdma->DMAmuxRequestGen->RGCR = pRequestGeneratorConfig->SignalID | \\\r\n                                   ((pRequestGeneratorConfig->RequestNumber - 1U) << (POSITION_VAL(DMAMUX_RGxCR_GNBREQ) & 0x1FU)) | \\\r\n                                   pRequestGeneratorConfig->Polarity;\r\n    /* Process UnLocked */\r\n    __HAL_UNLOCK(hdma);\r\n\r\n    return HAL_OK;\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Enable the DMAMUX request generator block used by the given DMA channel (instance).\r\n  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains\r\n  *                     the configuration information for the specified DMA channel.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator(DMA_HandleTypeDef *hdma)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));\r\n\r\n  /* check if the DMA state is ready\r\n     and DMA is using a DMAMUX request generator block\r\n  */\r\n  if ((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0))\r\n  {\r\n\r\n    /* Enable the request generator*/\r\n    hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_GE;\r\n\r\n    return HAL_OK;\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Disable the DMAMUX request generator block used by the given DMA channel (instance).\r\n  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains\r\n  *                     the configuration information for the specified DMA channel.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator(DMA_HandleTypeDef *hdma)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));\r\n\r\n  /* check if the DMA state is ready\r\n     and DMA is using a DMAMUX request generator block\r\n  */\r\n  if ((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0))\r\n  {\r\n\r\n    /* Disable the request generator*/\r\n    hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_GE;\r\n\r\n    return HAL_OK;\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Handles DMAMUX interrupt request.\r\n  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains\r\n  *               the configuration information for the specified DMA channel.\r\n  * @retval None\r\n  */\r\nvoid HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)\r\n{\r\n  /* Check for DMAMUX Synchronization overrun */\r\n  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)\r\n  {\r\n    /* Disable the synchro overrun interrupt */\r\n    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;\r\n\r\n    /* Clear the DMAMUX synchro overrun flag */\r\n    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;\r\n\r\n    /* Update error code */\r\n    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;\r\n\r\n    if (hdma->XferErrorCallback != NULL)\r\n    {\r\n      /* Transfer error callback */\r\n      hdma->XferErrorCallback(hdma);\r\n    }\r\n  }\r\n\r\n  if (hdma->DMAmuxRequestGen != 0)\r\n  {\r\n    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */\r\n    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)\r\n    {\r\n      /* Disable the request gen overrun interrupt */\r\n      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;\r\n\r\n      /* Clear the DMAMUX request generator overrun flag */\r\n      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;\r\n\r\n      /* Update error code */\r\n      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;\r\n\r\n      if (hdma->XferErrorCallback != NULL)\r\n      {\r\n        /* Transfer error callback */\r\n        hdma->XferErrorCallback(hdma);\r\n      }\r\n    }\r\n  }\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_DMA_MODULE_ENABLED */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_exti.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_exti.c\r\n  * @author  MCD Application Team\r\n  * @brief   EXTI HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the Extended Interrupts and events controller (EXTI) peripheral:\r\n  *          functionalities of the General Purpose Input/Output (EXTI) peripheral:\r\n  *           + Initialization and de-initialization functions\r\n  *           + IO operation functions\r\n  *\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  @verbatim\r\n  ==============================================================================\r\n                    ##### EXTI Peripheral features #####\r\n  ==============================================================================\r\n  [..]\r\n    (+) Each Exti line can be configured within this driver.\r\n\r\n    (+) Exti line can be configured in 3 different modes\r\n        (++) Interrupt\r\n        (++) Event\r\n        (++) Both of them\r\n\r\n    (+) Configurable Exti lines can be configured with 3 different triggers\r\n        (++) Rising\r\n        (++) Falling\r\n        (++) Both of them\r\n\r\n    (+) When set in interrupt mode, configurable Exti lines have two different\r\n        interrupt pending registers which allow to distinguish which transition\r\n        occurs:\r\n        (++) Rising edge pending interrupt\r\n        (++) Falling\r\n\r\n    (+) Exti lines 0 to 15 are linked to gpio pin number 0 to 15. Gpio port can\r\n        be selected through multiplexer.\r\n\r\n                     ##### How to use this driver #####\r\n  ==============================================================================\r\n  [..]\r\n\r\n    (#) Configure the EXTI line using HAL_EXTI_SetConfigLine().\r\n        (++) Choose the interrupt line number by setting \"Line\" member from\r\n             EXTI_ConfigTypeDef structure.\r\n        (++) Configure the interrupt and/or event mode using \"Mode\" member from\r\n             EXTI_ConfigTypeDef structure.\r\n        (++) For configurable lines, configure rising and/or falling trigger\r\n             \"Trigger\" member from EXTI_ConfigTypeDef structure.\r\n        (++) For Exti lines linked to gpio, choose gpio port using \"GPIOSel\"\r\n             member from GPIO_InitTypeDef structure.\r\n\r\n    (#) Get current Exti configuration of a dedicated line using\r\n        HAL_EXTI_GetConfigLine().\r\n        (++) Provide exiting handle as parameter.\r\n        (++) Provide pointer on EXTI_ConfigTypeDef structure as second parameter.\r\n\r\n    (#) Clear Exti configuration of a dedicated line using HAL_EXTI_GetConfigLine().\r\n        (++) Provide exiting handle as parameter.\r\n\r\n    (#) Register callback to treat Exti interrupts using HAL_EXTI_RegisterCallback().\r\n        (++) Provide exiting handle as first parameter.\r\n        (++) Provide which callback will be registered using one value from\r\n             EXTI_CallbackIDTypeDef.\r\n        (++) Provide callback function pointer.\r\n\r\n    (#) Get interrupt pending bit using HAL_EXTI_GetPending().\r\n\r\n    (#) Clear interrupt pending bit using HAL_EXTI_ClearPending().\r\n\r\n    (#) Generate software interrupt using HAL_EXTI_GenerateSWI().\r\n\r\n  @endverbatim\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup EXTI\r\n  * @{\r\n  */\r\n/** MISRA C:2012 deviation rule has been granted for following rule:\r\n  * Rule-18.1_b - Medium: Array `EXTICR' 1st subscript interval [0,7] may be out\r\n  * of bounds [0,3] in following API :\r\n  * HAL_EXTI_SetConfigLine\r\n  * HAL_EXTI_GetConfigLine\r\n  * HAL_EXTI_ClearConfigLine\r\n  */\r\n\r\n#ifdef HAL_EXTI_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private defines ------------------------------------------------------------*/\r\n/** @defgroup EXTI_Private_Constants EXTI Private Constants\r\n  * @{\r\n  */\r\n#define EXTI_MODE_OFFSET                    0x08U   /* 0x20: offset between MCU IMR/EMR registers */\r\n#define EXTI_CONFIG_OFFSET                  0x08U   /* 0x20: offset between MCU Rising/Falling configuration registers */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private macros ------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @addtogroup EXTI_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup EXTI_Exported_Functions_Group1\r\n  *  @brief    Configuration functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n              ##### Configuration functions #####\r\n ===============================================================================\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Set configuration of a dedicated Exti line.\r\n  * @param  hexti Exti handle.\r\n  * @param  pExtiConfig Pointer on EXTI configuration to be set.\r\n  * @retval HAL Status.\r\n  */\r\nHAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)\r\n{\r\n  __IO uint32_t *regaddr;\r\n  uint32_t regval;\r\n  uint32_t linepos;\r\n  uint32_t maskline;\r\n  uint32_t offset;\r\n\r\n  /* Check null pointer */\r\n  if ((hexti == NULL) || (pExtiConfig == NULL))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check parameters */\r\n  assert_param(IS_EXTI_LINE(pExtiConfig->Line));\r\n  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));\r\n\r\n  /* Assign line number to handle */\r\n  hexti->Line = pExtiConfig->Line;\r\n\r\n  /* Compute line register offset */\r\n  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);\r\n  /* Compute line position */\r\n  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);\r\n  /* Compute line mask */\r\n  maskline = (1uL << linepos);\r\n\r\n  /* Configure triggers for configurable lines */\r\n  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)\r\n  {\r\n    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));\r\n\r\n    /* Configure rising trigger */\r\n    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));\r\n    regval = *regaddr;\r\n\r\n    /* Mask or set line */\r\n    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)\r\n    {\r\n      regval |= maskline;\r\n    }\r\n    else\r\n    {\r\n      regval &= ~maskline;\r\n    }\r\n\r\n    /* Store rising trigger mode */\r\n    *regaddr = regval;\r\n\r\n    /* Configure falling trigger */\r\n    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));\r\n    regval = *regaddr;\r\n\r\n    /* Mask or set line */\r\n    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)\r\n    {\r\n      regval |= maskline;\r\n    }\r\n    else\r\n    {\r\n      regval &= ~maskline;\r\n    }\r\n\r\n    /* Store falling trigger mode */\r\n    *regaddr = regval;\r\n\r\n    /* Configure gpio port selection in case of gpio exti line */\r\n    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)\r\n    {\r\n      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));\r\n      assert_param(IS_EXTI_GPIO_PIN(linepos));\r\n\r\n      regval = SYSCFG->EXTICR[linepos >> 2u];\r\n      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));\r\n      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));\r\n      SYSCFG->EXTICR[linepos >> 2u] = regval;\r\n    }\r\n  }\r\n\r\n  /* Configure interrupt mode : read current mode */\r\n  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));\r\n  regval = *regaddr;\r\n\r\n  /* Mask or set line */\r\n  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)\r\n  {\r\n    regval |= maskline;\r\n  }\r\n  else\r\n  {\r\n    regval &= ~maskline;\r\n  }\r\n\r\n  /* Store interrupt mode */\r\n  *regaddr = regval;\r\n\r\n  /* Configure event mode : read current mode */\r\n  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));\r\n  regval = *regaddr;\r\n\r\n  /* Mask or set line */\r\n  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)\r\n  {\r\n    regval |= maskline;\r\n  }\r\n  else\r\n  {\r\n    regval &= ~maskline;\r\n  }\r\n\r\n  /* Store event mode */\r\n  *regaddr = regval;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Get configuration of a dedicated Exti line.\r\n  * @param  hexti Exti handle.\r\n  * @param  pExtiConfig Pointer on structure to store Exti configuration.\r\n  * @retval HAL Status.\r\n  */\r\nHAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)\r\n{\r\n  __IO uint32_t *regaddr;\r\n  uint32_t regval;\r\n  uint32_t linepos;\r\n  uint32_t maskline;\r\n  uint32_t offset;\r\n\r\n  /* Check null pointer */\r\n  if ((hexti == NULL) || (pExtiConfig == NULL))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameter */\r\n  assert_param(IS_EXTI_LINE(hexti->Line));\r\n\r\n  /* Store handle line number to configuration structure */\r\n  pExtiConfig->Line = hexti->Line;\r\n\r\n  /* Compute line register offset and line mask */\r\n  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);\r\n  /* Compute line position */\r\n  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);\r\n  /* Compute mask */\r\n  maskline = (1uL << linepos);\r\n\r\n  /* 1] Get core mode : interrupt */\r\n  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));\r\n  regval = *regaddr;\r\n\r\n  /* Check if selected line is enable */\r\n  if ((regval & maskline) != 0x00u)\r\n  {\r\n    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;\r\n  }\r\n  else\r\n  {\r\n    pExtiConfig->Mode = EXTI_MODE_NONE;\r\n  }\r\n\r\n  /* Get event mode */\r\n  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));\r\n  regval = *regaddr;\r\n\r\n  /* Check if selected line is enable */\r\n  if ((regval & maskline) != 0x00u)\r\n  {\r\n    pExtiConfig->Mode |= EXTI_MODE_EVENT;\r\n  }\r\n\r\n  /* Get default Trigger and GPIOSel configuration */\r\n  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;\r\n  pExtiConfig->GPIOSel = 0x00u;\r\n\r\n  /* 2] Get trigger for configurable lines : rising */\r\n  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)\r\n  {\r\n    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));\r\n    regval = *regaddr;\r\n\r\n    /* Check if configuration of selected line is enable */\r\n    if ((regval & maskline) != 0x00u)\r\n    {\r\n      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;\r\n    }\r\n\r\n    /* Get falling configuration */\r\n    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));\r\n    regval = *regaddr;\r\n\r\n    /* Check if configuration of selected line is enable */\r\n    if ((regval & maskline) != 0x00u)\r\n    {\r\n      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;\r\n    }\r\n\r\n    /* Get Gpio port selection for gpio lines */\r\n    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)\r\n    {\r\n      assert_param(IS_EXTI_GPIO_PIN(linepos));\r\n\r\n      regval = SYSCFG->EXTICR[linepos >> 2u];\r\n      pExtiConfig->GPIOSel = ((regval >> (SYSCFG_EXTICR1_EXTI1_Pos * ((linepos & 0x03u)))));\r\n    }\r\n  }\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Clear whole configuration of a dedicated Exti line.\r\n  * @param  hexti Exti handle.\r\n  * @retval HAL Status.\r\n  */\r\nHAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)\r\n{\r\n  __IO uint32_t *regaddr;\r\n  uint32_t regval;\r\n  uint32_t linepos;\r\n  uint32_t maskline;\r\n  uint32_t offset;\r\n\r\n  /* Check null pointer */\r\n  if (hexti == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameter */\r\n  assert_param(IS_EXTI_LINE(hexti->Line));\r\n\r\n  /* compute line register offset and line mask */\r\n  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);\r\n  /* compute line position */\r\n  linepos = (hexti->Line & EXTI_PIN_MASK);\r\n  /* compute line mask */\r\n  maskline = (1uL << linepos);\r\n\r\n  /* 1] Clear interrupt mode */\r\n  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));\r\n  regval = (*regaddr & ~maskline);\r\n  *regaddr = regval;\r\n\r\n  /* 2] Clear event mode */\r\n  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));\r\n  regval = (*regaddr & ~maskline);\r\n  *regaddr = regval;\r\n\r\n  /* 3] Clear triggers in case of configurable lines */\r\n  if ((hexti->Line & EXTI_CONFIG) != 0x00u)\r\n  {\r\n    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));\r\n    regval = (*regaddr & ~maskline);\r\n    *regaddr = regval;\r\n\r\n    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));\r\n    regval = (*regaddr & ~maskline);\r\n    *regaddr = regval;\r\n\r\n    /* Get Gpio port selection for gpio lines */\r\n    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)\r\n    {\r\n      assert_param(IS_EXTI_GPIO_PIN(linepos));\r\n\r\n      regval = SYSCFG->EXTICR[linepos >> 2u];\r\n      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));\r\n      SYSCFG->EXTICR[linepos >> 2u] = regval;\r\n    }\r\n  }\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Register callback for a dedicated Exti line.\r\n  * @param  hexti Exti handle.\r\n  * @param  CallbackID User callback identifier.\r\n  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.\r\n  * @param  pPendingCbfn function pointer to be stored as callback.\r\n  * @retval HAL Status.\r\n  */\r\nHAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_EXTI_CB(CallbackID));\r\n\r\n  switch (CallbackID)\r\n  {\r\n    /* set common callback */\r\n    case  HAL_EXTI_COMMON_CB_ID:\r\n      hexti->PendingCallback = pPendingCbfn;\r\n      break;\r\n\r\n    default:\r\n      hexti->PendingCallback = NULL;\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Store line number as handle private field.\r\n  * @param  hexti Exti handle.\r\n  * @param  ExtiLine Exti line number.\r\n  *         This parameter can be from 0 to @ref EXTI_LINE_NB.\r\n  * @retval HAL Status.\r\n  */\r\nHAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_EXTI_LINE(ExtiLine));\r\n\r\n  /* Check null pointer */\r\n  if (hexti == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n  else\r\n  {\r\n    /* Store line number as handle private field */\r\n    hexti->Line = ExtiLine;\r\n\r\n    return HAL_OK;\r\n  }\r\n}\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup EXTI_Exported_Functions_Group2\r\n  *  @brief EXTI IO functions.\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                       ##### IO operation functions #####\r\n ===============================================================================\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Handle EXTI interrupt request.\r\n  * @param  hexti Exti handle.\r\n  * @retval none.\r\n  */\r\nvoid HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)\r\n{\r\n  __IO uint32_t *regaddr;\r\n  uint32_t regval;\r\n  uint32_t maskline;\r\n  uint32_t offset;\r\n\r\n  /* Compute line register offset */\r\n  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);\r\n  /* compute line mask */\r\n  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));\r\n\r\n  /* Get pending bit  */\r\n  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));\r\n  regval = (*regaddr & maskline);\r\n\r\n  if (regval != 0x00u)\r\n  {\r\n    /* Clear pending bit */\r\n    *regaddr = maskline;\r\n\r\n    /* Call pending callback */\r\n    if (hexti->PendingCallback != NULL)\r\n    {\r\n      hexti->PendingCallback();\r\n    }\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Get interrupt pending bit of a dedicated line.\r\n  * @param  hexti Exti handle.\r\n  * @param  Edge unused\r\n  * @retval 1 if interrupt is pending else 0.\r\n  */\r\nuint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)\r\n{\r\n  __IO uint32_t *regaddr;\r\n  uint32_t regval;\r\n  uint32_t linepos;\r\n  uint32_t maskline;\r\n  uint32_t offset;\r\n\r\n  /* Check parameters */\r\n  assert_param(IS_EXTI_LINE(hexti->Line));\r\n  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));\r\n  UNUSED(Edge);\r\n\r\n  /* Compute line register offset */\r\n  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);\r\n  /* Compute line position */\r\n  linepos = (hexti->Line & EXTI_PIN_MASK);\r\n  /* Compute line mask */\r\n  maskline = (1uL << linepos);\r\n\r\n  /* Get pending bit */\r\n  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));\r\n\r\n  /* return 1 if bit is set else 0 */\r\n  regval = ((*regaddr & maskline) >> linepos);\r\n  return regval;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Clear interrupt pending bit of a dedicated line.\r\n  * @param  hexti Exti handle.\r\n  * @param  Edge unused\r\n  * @retval None.\r\n  */\r\nvoid HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)\r\n{\r\n  __IO uint32_t *regaddr;\r\n  uint32_t maskline;\r\n  uint32_t offset;\r\n\r\n  /* Check parameters */\r\n  assert_param(IS_EXTI_LINE(hexti->Line));\r\n  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));\r\n  UNUSED(Edge);\r\n\r\n  /* Compute line register offset */\r\n  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);\r\n  /* Compute line mask */\r\n  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));\r\n\r\n  /* Get pending register address */\r\n  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));\r\n\r\n  /* Clear Pending bit */\r\n  *regaddr =  maskline;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Generate a software interrupt for a dedicated line.\r\n  * @param  hexti Exti handle.\r\n  * @retval None.\r\n  */\r\nvoid HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)\r\n{\r\n  __IO uint32_t *regaddr;\r\n  uint32_t maskline;\r\n  uint32_t offset;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_EXTI_LINE(hexti->Line));\r\n  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));\r\n\r\n  /* compute line register offset */\r\n  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);\r\n  /* compute line mask */\r\n  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));\r\n\r\n  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));\r\n  *regaddr = maskline;\r\n}\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_EXTI_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_flash.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_flash.c\r\n  * @author  MCD Application Team\r\n  * @brief   FLASH HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the internal FLASH memory:\r\n  *           + Program operations functions\r\n  *           + Memory Control functions\r\n  *           + Peripheral Errors functions\r\n  *\r\n  @verbatim\r\n  ==============================================================================\r\n                        ##### FLASH peripheral features #####\r\n  ==============================================================================\r\n\r\n  [..] The Flash memory interface manages CPU AHB I-Code and D-Code accesses\r\n       to the Flash memory. It implements the erase and program Flash memory operations\r\n       and the read and write protection mechanisms.\r\n\r\n  [..] The Flash memory interface accelerates code execution with a system of instruction\r\n       prefetch and cache lines.\r\n\r\n  [..] The FLASH main features are:\r\n      (+) Flash memory read operations\r\n      (+) Flash memory program/erase operations\r\n      (+) Read / write protections\r\n      (+) Option bytes programming\r\n      (+) Prefetch on I-Code\r\n      (+) 32 cache lines of 4*64 or 2*128 bits on I-Code\r\n      (+) 8 cache lines of 4*64 or 2*128 bits on D-Code\r\n      (+) Error code correction (ECC) : Data in flash are 72-bits word\r\n          (8 bits added per double word)\r\n\r\n\r\n                        ##### How to use this driver #####\r\n  ==============================================================================\r\n    [..]\r\n      This driver provides functions and macros to configure and program the FLASH\r\n      memory of all STM32G4xx devices.\r\n\r\n      (#) Flash Memory IO Programming functions:\r\n           (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and\r\n                HAL_FLASH_Lock() functions\r\n           (++) Program functions: double word and fast program (full row programming)\r\n           (++) There are two modes of programming :\r\n            (+++) Polling mode using HAL_FLASH_Program() function\r\n            (+++) Interrupt mode using HAL_FLASH_Program_IT() function\r\n\r\n      (#) Interrupts and flags management functions:\r\n           (++) Handle FLASH interrupts by calling HAL_FLASH_IRQHandler()\r\n           (++) Callback functions are called when the flash operations are finished :\r\n                HAL_FLASH_EndOfOperationCallback() when everything is ok, otherwise\r\n                HAL_FLASH_OperationErrorCallback()\r\n           (++) Get error flag status by calling HAL_GetError()\r\n\r\n      (#) Option bytes management functions:\r\n           (++) Lock and Unlock the option bytes using HAL_FLASH_OB_Unlock() and\r\n                HAL_FLASH_OB_Lock() functions\r\n           (++) Launch the reload of the option bytes using HAL_FLASH_Launch() function.\r\n                In this case, a reset is generated\r\n\r\n    [..]\r\n      In addition to these functions, this driver includes a set of macros allowing\r\n      to handle the following operations:\r\n       (+) Set the latency\r\n       (+) Enable/Disable the prefetch buffer\r\n       (+) Enable/Disable the Instruction cache and the Data cache\r\n       (+) Reset the Instruction cache and the Data cache\r\n       (+) Enable/Disable the Flash power-down during low-power run and sleep modes\r\n       (+) Enable/Disable the Flash interrupts\r\n       (+) Monitor the Flash flags status\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file in\r\n  * the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup FLASH FLASH\r\n  * @brief FLASH HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_FLASH_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private defines -----------------------------------------------------------*/\r\n/** @defgroup FLASH_Private_Constants FLASH Private Constants\r\n  * @{\r\n  */\r\n#define FLASH_NB_DOUBLE_WORDS_IN_ROW  32\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private macros ------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/** @defgroup FLASH_Private_Variables FLASH Private Variables\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Variable used for Program/Erase sectors under interruption\r\n  */\r\nFLASH_ProcessTypeDef pFlash  = {.Lock = HAL_UNLOCKED,\r\n                                .ErrorCode = HAL_FLASH_ERROR_NONE,\r\n                                .ProcedureOnGoing = FLASH_PROC_NONE,\r\n                                .Address = 0U,\r\n                                .Bank = FLASH_BANK_1,\r\n                                .Page = 0U,\r\n                                .NbPagesToErase = 0U,\r\n                                .CacheToReactivate = FLASH_CACHE_DISABLED};\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @defgroup FLASH_Private_Functions FLASH Private Functions\r\n  * @{\r\n  */\r\nstatic void          FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data);\r\nstatic void          FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress);\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @defgroup FLASH_Exported_Functions FLASH Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup FLASH_Exported_Functions_Group1 Programming operation functions\r\n  *  @brief   Programming operation functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                  ##### Programming operation functions #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection provides a set of functions allowing to manage the FLASH\r\n    program operations.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Program double word or fast program of a row at a specified address.\r\n  * @param  TypeProgram Indicate the way to program at a specified address.\r\n  *         This parameter can be a value of @ref FLASH_Type_Program.\r\n  * @param  Address specifies the address to be programmed.\r\n  * @param  Data specifies the data to be programmed.\r\n  *         This parameter is the data for the double word program and the address where\r\n  *         are stored the data for the row fast program.\r\n  *\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)\r\n{\r\n  HAL_StatusTypeDef status;\r\n  uint32_t prog_bit = 0;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(&pFlash);\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;\r\n\r\n    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)\r\n    {\r\n      /* Program double-word (64-bit) at a specified address */\r\n      FLASH_Program_DoubleWord(Address, Data);\r\n      prog_bit = FLASH_CR_PG;\r\n    }\r\n    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))\r\n    {\r\n      /* Fast program a 32 row double-word (64-bit) at a specified address */\r\n      FLASH_Program_Fast(Address, (uint32_t)Data);\r\n\r\n      /* If it is the last row, the bit will be cleared at the end of the operation */\r\n      if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)\r\n      {\r\n        prog_bit = FLASH_CR_FSTPG;\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* Nothing to do */\r\n    }\r\n\r\n    /* Wait for last operation to be completed */\r\n    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n    /* If the program operation is completed, disable the PG or FSTPG Bit */\r\n    if (prog_bit != 0U)\r\n    {\r\n      CLEAR_BIT(FLASH->CR, prog_bit);\r\n    }\r\n  }\r\n\r\n  /* Process Unlocked */\r\n  __HAL_UNLOCK(&pFlash);\r\n\r\n  /* return status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Program double word or fast program of a row at a specified address with interrupt enabled.\r\n  * @param  TypeProgram Indicate the way to program at a specified address.\r\n  *         This parameter can be a value of @ref FLASH_Type_Program.\r\n  * @param  Address specifies the address to be programmed.\r\n  * @param  Data specifies the data to be programmed.\r\n  *         This parameter is the data for the double word program and the address where\r\n  *         are stored the data for the row fast program.\r\n  *\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)\r\n{\r\n  HAL_StatusTypeDef status;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(&pFlash);\r\n\r\n  /* Reset error code */\r\n  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status != HAL_OK)\r\n  {\r\n    /* Process Unlocked */\r\n    __HAL_UNLOCK(&pFlash);\r\n  }\r\n  else\r\n  {\r\n    /* Set internal variables used by the IRQ handler */\r\n    if (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)\r\n    {\r\n      pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM_LAST;\r\n    }\r\n    else\r\n    {\r\n      pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;\r\n    }\r\n    pFlash.Address = Address;\r\n\r\n    /* Enable End of Operation and Error interrupts */\r\n    __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);\r\n\r\n    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)\r\n    {\r\n      /* Program double-word (64-bit) at a specified address */\r\n      FLASH_Program_DoubleWord(Address, Data);\r\n    }\r\n    else if ((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))\r\n    {\r\n      /* Fast program a 32 row double-word (64-bit) at a specified address */\r\n      FLASH_Program_Fast(Address, (uint32_t)Data);\r\n    }\r\n    else\r\n    {\r\n      /* Nothing to do */\r\n    }\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Handle FLASH interrupt request.\r\n  * @retval None\r\n  */\r\nvoid HAL_FLASH_IRQHandler(void)\r\n{\r\n  uint32_t tmp_page;\r\n  uint32_t error;\r\n  FLASH_ProcedureTypeDef procedure;\r\n\r\n  /* If the operation is completed, disable the PG, PNB, MER1, MER2 and PER Bit */\r\n  CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB));\r\n#if defined (FLASH_OPTR_DBANK)\r\n  CLEAR_BIT(FLASH->CR, FLASH_CR_MER2);\r\n#endif\r\n\r\n  /* Disable the FSTPG Bit only if it is the last row programmed */\r\n  if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_LAST)\r\n  {\r\n    CLEAR_BIT(FLASH->CR, FLASH_CR_FSTPG);\r\n  }\r\n\r\n  /* Check FLASH operation error flags */\r\n  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);\r\n\r\n  if (error != 0U)\r\n  {\r\n    /* Save the error code */\r\n    pFlash.ErrorCode |= error;\r\n\r\n    /* Clear error programming flags */\r\n    __HAL_FLASH_CLEAR_FLAG(error);\r\n\r\n    /* Flush the caches to be sure of the data consistency */\r\n    FLASH_FlushCaches() ;\r\n\r\n    /* FLASH error interrupt user callback */\r\n    procedure = pFlash.ProcedureOnGoing;\r\n    if (procedure == FLASH_PROC_PAGE_ERASE)\r\n    {\r\n      HAL_FLASH_OperationErrorCallback(pFlash.Page);\r\n    }\r\n    else if (procedure == FLASH_PROC_MASS_ERASE)\r\n    {\r\n      HAL_FLASH_OperationErrorCallback(pFlash.Bank);\r\n    }\r\n    else if ((procedure == FLASH_PROC_PROGRAM) ||\r\n             (procedure == FLASH_PROC_PROGRAM_LAST))\r\n    {\r\n      HAL_FLASH_OperationErrorCallback(pFlash.Address);\r\n    }\r\n    else\r\n    {\r\n      /* Nothing to do */\r\n    }\r\n\r\n    /*Stop the procedure ongoing*/\r\n    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;\r\n  }\r\n\r\n  /* Check FLASH End of Operation flag  */\r\n  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))\r\n  {\r\n    /* Clear FLASH End of Operation pending bit */\r\n    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);\r\n\r\n    if (pFlash.ProcedureOnGoing == FLASH_PROC_PAGE_ERASE)\r\n    {\r\n      /* Nb of pages to erased can be decreased */\r\n      pFlash.NbPagesToErase--;\r\n\r\n      /* Check if there are still pages to erase*/\r\n      if (pFlash.NbPagesToErase != 0U)\r\n      {\r\n        /* Indicate user which page has been erased*/\r\n        HAL_FLASH_EndOfOperationCallback(pFlash.Page);\r\n\r\n        /* Increment page number */\r\n        pFlash.Page++;\r\n        tmp_page = pFlash.Page;\r\n        FLASH_PageErase(tmp_page, pFlash.Bank);\r\n      }\r\n      else\r\n      {\r\n        /* No more pages to Erase */\r\n        /* Reset Address and stop Erase pages procedure */\r\n        pFlash.Page = 0xFFFFFFFFU;\r\n        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;\r\n\r\n        /* Flush the caches to be sure of the data consistency */\r\n        FLASH_FlushCaches() ;\r\n\r\n        /* FLASH EOP interrupt user callback */\r\n        HAL_FLASH_EndOfOperationCallback(pFlash.Page);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* Flush the caches to be sure of the data consistency */\r\n      FLASH_FlushCaches() ;\r\n\r\n      procedure = pFlash.ProcedureOnGoing;\r\n      if (procedure == FLASH_PROC_MASS_ERASE)\r\n      {\r\n        /* MassErase ended. Return the selected bank */\r\n        /* FLASH EOP interrupt user callback */\r\n        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);\r\n      }\r\n      else if ((procedure == FLASH_PROC_PROGRAM) ||\r\n               (procedure == FLASH_PROC_PROGRAM_LAST))\r\n      {\r\n        /* Program ended. Return the selected address */\r\n        /* FLASH EOP interrupt user callback */\r\n        HAL_FLASH_EndOfOperationCallback(pFlash.Address);\r\n      }\r\n      else\r\n      {\r\n        /* Nothing to do */\r\n      }\r\n\r\n      /*Clear the procedure ongoing*/\r\n      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;\r\n    }\r\n  }\r\n\r\n  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)\r\n  {\r\n    /* Disable End of Operation and Error interrupts */\r\n    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);\r\n\r\n    /* Process Unlocked */\r\n    __HAL_UNLOCK(&pFlash);\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  FLASH end of operation interrupt callback.\r\n  * @param  ReturnValue The value saved in this parameter depends on the ongoing procedure:\r\n  *           @arg Mass Erase: Bank number which has been requested to erase\r\n  *           @arg Page Erase: Page which has been erased\r\n  *                            (if 0xFFFFFFFF, it means that all the selected pages have been erased)\r\n  *           @arg Program: Address which was selected for data program\r\n  * @retval None\r\n  */\r\n__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(ReturnValue);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  FLASH operation error interrupt callback.\r\n  * @param  ReturnValue The value saved in this parameter depends on the ongoing procedure:\r\n  *           @arg Mass Erase: Bank number which has been requested to erase\r\n  *           @arg Page Erase: Page number which returned an error\r\n  *           @arg Program: Address which was selected for data program\r\n  * @retval None\r\n  */\r\n__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(ReturnValue);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_FLASH_OperationErrorCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup FLASH_Exported_Functions_Group2 Peripheral Control functions\r\n  * @brief   Management functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                      ##### Peripheral Control functions #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection provides a set of functions allowing to control the FLASH\r\n    memory operations.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Unlock the FLASH control register access.\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASH_Unlock(void)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)\r\n  {\r\n    /* Authorize the FLASH Registers access */\r\n    WRITE_REG(FLASH->KEYR, FLASH_KEY1);\r\n    WRITE_REG(FLASH->KEYR, FLASH_KEY2);\r\n\r\n    /* verify Flash is unlocked */\r\n    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)\r\n    {\r\n      status = HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Lock the FLASH control register access.\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASH_Lock(void)\r\n{\r\n  HAL_StatusTypeDef status = HAL_ERROR;\r\n\r\n  /* Set the LOCK Bit to lock the FLASH Registers access */\r\n  SET_BIT(FLASH->CR, FLASH_CR_LOCK);\r\n\r\n  /* verify Flash is locked */\r\n  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)\r\n  {\r\n    status = HAL_OK;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Unlock the FLASH Option Bytes Registers access.\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)\r\n  {\r\n    /* Authorizes the Option Byte register programming */\r\n    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);\r\n    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);\r\n\r\n    /* verify option bytes are unlocked */\r\n    if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)\r\n    {\r\n      status = HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Lock the FLASH Option Bytes Registers access.\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASH_OB_Lock(void)\r\n{\r\n  HAL_StatusTypeDef status = HAL_ERROR;\r\n\r\n  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */\r\n  SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK);\r\n\r\n  /* Verify option bytes are locked */\r\n  if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U)\r\n  {\r\n    status = HAL_OK;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Launch the option byte loading.\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASH_OB_Launch(void)\r\n{\r\n  /* Set the bit to force the option byte reloading */\r\n  SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);\r\n\r\n  /* Wait for last operation to be completed */\r\n  return (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup FLASH_Exported_Functions_Group3 Peripheral State and Errors functions\r\n  * @brief   Peripheral Errors functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                ##### Peripheral Errors functions #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection permits to get in run-time Errors of the FLASH peripheral.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Get the specific FLASH error flag.\r\n  * @retval FLASH_ErrorCode. The returned value can be:\r\n  *            @arg HAL_FLASH_ERROR_RD: FLASH Read Protection error flag (PCROP)\r\n  *            @arg HAL_FLASH_ERROR_PGS: FLASH Programming Sequence error flag\r\n  *            @arg HAL_FLASH_ERROR_PGP: FLASH Programming Parallelism error flag\r\n  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag\r\n  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag\r\n  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag\r\n  *            @arg HAL_FLASH_ERROR_NONE: No error set\r\n  *            @arg HAL_FLASH_ERROR_OP: FLASH Operation error\r\n  *            @arg HAL_FLASH_ERROR_PROG: FLASH Programming error\r\n  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protection error\r\n  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming alignment error\r\n  *            @arg HAL_FLASH_ERROR_SIZ: FLASH Size error\r\n  *            @arg HAL_FLASH_ERROR_PGS: FLASH Programming sequence error\r\n  *            @arg HAL_FLASH_ERROR_MIS: FLASH Fast programming data miss error\r\n  *            @arg HAL_FLASH_ERROR_FAST: FLASH Fast programming error\r\n  *            @arg HAL_FLASH_ERROR_RD: FLASH PCROP read error\r\n  *            @arg HAL_FLASH_ERROR_OPTV: FLASH Option validity error\r\n  */\r\nuint32_t HAL_FLASH_GetError(void)\r\n{\r\n  return pFlash.ErrorCode;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private functions ---------------------------------------------------------*/\r\n\r\n/** @addtogroup FLASH_Private_Functions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Wait for a FLASH operation to complete.\r\n  * @param  Timeout maximum flash operation timeout.\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)\r\n{\r\n  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.\r\n     Even if the FLASH operation fails, the BUSY flag will be reset and an error\r\n     flag will be set */\r\n\r\n  uint32_t tickstart = HAL_GetTick();\r\n  uint32_t error;\r\n\r\n  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))\r\n  {\r\n    if ((HAL_GetTick() - tickstart) > Timeout)\r\n    {\r\n      return HAL_TIMEOUT;\r\n    }\r\n  }\r\n\r\n  /* Check FLASH operation error flags */\r\n  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);\r\n  if (error != 0u)\r\n  {\r\n    /* Save the error code */\r\n    pFlash.ErrorCode |= error;\r\n\r\n    /* Clear error programming flags */\r\n    __HAL_FLASH_CLEAR_FLAG(error);\r\n\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check FLASH End of Operation flag  */\r\n  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))\r\n  {\r\n    /* Clear FLASH End of Operation pending bit */\r\n    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);\r\n  }\r\n\r\n  /* If there is an error flag set */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Program double-word (64-bit) at a specified address.\r\n  * @param  Address specifies the address to be programmed.\r\n  * @param  Data specifies the data to be programmed.\r\n  * @retval None\r\n  */\r\nstatic void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));\r\n\r\n  /* Set PG bit */\r\n  SET_BIT(FLASH->CR, FLASH_CR_PG);\r\n\r\n  /* Program first word */\r\n  *(uint32_t *)Address = (uint32_t)Data;\r\n\r\n  /* Barrier to ensure programming is performed in 2 steps, in right order\r\n    (independently of compiler optimization behavior) */\r\n  __ISB();\r\n\r\n  /* Program second word */\r\n  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);\r\n}\r\n\r\n/**\r\n  * @brief  Fast program a row double-word (64-bit) at a specified address.\r\n  * @param  Address specifies the address to be programmed.\r\n  * @param  DataAddress specifies the address where the data are stored.\r\n  * @retval None\r\n  */\r\nstatic void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)\r\n{\r\n  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);\r\n  uint32_t *dest_addr = (uint32_t *)Address;\r\n  uint32_t *src_addr = (uint32_t *)DataAddress;\r\n  uint32_t primask_bit;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));\r\n\r\n  /* Set FSTPG bit */\r\n  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);\r\n\r\n  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */\r\n  primask_bit = __get_PRIMASK();\r\n  __disable_irq();\r\n\r\n  /* Program the double words of the row */\r\n  do\r\n  {\r\n    *dest_addr = *src_addr;\r\n    dest_addr++;\r\n    src_addr++;\r\n    row_index--;\r\n  }\r\n  while (row_index != 0U);\r\n\r\n  /* Exit critical section: restore previous priority mask */\r\n  __set_PRIMASK(primask_bit);\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_FLASH_MODULE_ENABLED */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_flash_ex.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_flash_ex.c\r\n  * @author  MCD Application Team\r\n  * @brief   Extended FLASH HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the FLASH extended peripheral:\r\n  *           + Extended programming operations functions\r\n  *\r\n  @verbatim\r\n  ==============================================================================\r\n                   ##### Flash Extended features #####\r\n  ==============================================================================\r\n\r\n  [..] Comparing to other previous devices, the FLASH interface for STM32G4xx\r\n       devices contains the following additional features\r\n\r\n       (+) Capacity up to 512 Kbytes with dual bank architecture supporting read-while-write\r\n           capability (RWW)\r\n       (+) Dual bank 64-bits memory organization with possibility of single bank 128-bits\r\n       (+) Protected areas including WRP, PCROP and Securable memory\r\n\r\n                        ##### How to use this driver #####\r\n  ==============================================================================\r\n  [..] This driver provides functions to configure and program the FLASH memory\r\n       of all STM32G4xx devices. It includes\r\n      (#) Flash Memory Erase functions:\r\n           (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and\r\n                HAL_FLASH_Lock() functions\r\n           (++) Erase function: Erase pages, or mass erase banks\r\n           (++) There are two modes of erase :\r\n             (+++) Polling Mode using HAL_FLASHEx_Erase()\r\n             (+++) Interrupt Mode using HAL_FLASHEx_Erase_IT()\r\n\r\n      (#) Option Bytes Programming function: Use HAL_FLASHEx_OBProgram() to:\r\n        (++) Configure the write protection areas (WRP)\r\n        (++) Set the Read protection Level (RDP)\r\n        (++) Program the user Option Bytes\r\n        (++) Configure the Proprietary Code ReadOut protection areas (PCROP)\r\n        (++) Configure the Securable memory areas\r\n        (++) Configure the Boot Lock\r\n\r\n      (#) Get Option Bytes Configuration function: Use HAL_FLASHEx_OBGetConfig() to:\r\n        (++) Get the configuration of write protection areas (WRP)\r\n        (++) Get the level of read protection (RDP)\r\n        (++) Get the value of the user Option Bytes\r\n        (++) Get the configuration of Proprietary Code ReadOut Protection areas (PCROP)\r\n        (++) Get the configuration of Securable memory areas\r\n        (++) Get the status of Boot Lock\r\n\r\n      (#) Activation of Securable memory area: Use HAL_FLASHEx_EnableSecMemProtection()\r\n        (++) Deny the access to securable memory area\r\n\r\n      (#) Enable or disable debugger: Use HAL_FLASHEx_EnableDebugger() or\r\n          HAL_FLASHEx_DisableDebugger()\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file in\r\n  * the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup FLASHEx FLASHEx\r\n  * @brief FLASH Extended HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_FLASH_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/* Private macro -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @defgroup FLASHEx_Private_Functions FLASHEx Private Functions\r\n  * @{\r\n  */\r\nstatic void              FLASH_MassErase(uint32_t Banks);\r\nstatic HAL_StatusTypeDef FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset);\r\nstatic HAL_StatusTypeDef FLASH_OB_RDPConfig(uint32_t RDPLevel);\r\nstatic HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig);\r\nstatic HAL_StatusTypeDef FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr);\r\nstatic void              FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset);\r\nstatic uint32_t          FLASH_OB_GetRDP(void);\r\nstatic uint32_t          FLASH_OB_GetUser(void);\r\nstatic void              FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROPStartAddr, uint32_t *PCROPEndAddr);\r\nstatic HAL_StatusTypeDef FLASH_OB_SecMemConfig(uint32_t SecMemBank, uint32_t SecMemSize);\r\nstatic void              FLASH_OB_GetSecMem(uint32_t SecMemBank, uint32_t *SecMemSize);\r\nstatic HAL_StatusTypeDef FLASH_OB_BootLockConfig(uint32_t BootLockConfig);\r\nstatic uint32_t          FLASH_OB_GetBootLock(void);\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Exported functions -------------------------------------------------------*/\r\n/** @defgroup FLASHEx_Exported_Functions FLASHEx Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup FLASHEx_Exported_Functions_Group1 Extended IO operation functions\r\n  * @brief   Extended IO operation functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                ##### Extended programming operation functions #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection provides a set of functions allowing to manage the Extended FLASH\r\n    programming operations Operations.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Perform a mass erase or erase the specified FLASH memory pages.\r\n  * @param[in]  pEraseInit pointer to an FLASH_EraseInitTypeDef structure that\r\n  *         contains the configuration information for the erasing.\r\n  * @param[out]  PageError pointer to variable that contains the configuration\r\n  *         information on faulty page in case of error (0xFFFFFFFF means that all\r\n  *         the pages have been correctly erased).\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)\r\n{\r\n  HAL_StatusTypeDef status;\r\n  uint32_t page_index;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(&pFlash);\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;\r\n\r\n    /* Deactivate the cache if they are activated to avoid data misbehavior */\r\n    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)\r\n    {\r\n      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)\r\n      {\r\n        /* Disable data cache  */\r\n        __HAL_FLASH_DATA_CACHE_DISABLE();\r\n        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;\r\n      }\r\n      else\r\n      {\r\n        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;\r\n      }\r\n    }\r\n    else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)\r\n    {\r\n      /* Disable data cache  */\r\n      __HAL_FLASH_DATA_CACHE_DISABLE();\r\n      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;\r\n    }\r\n    else\r\n    {\r\n      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;\r\n    }\r\n\r\n    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)\r\n    {\r\n      /* Mass erase to be done */\r\n      FLASH_MassErase(pEraseInit->Banks);\r\n\r\n      /* Wait for last operation to be completed */\r\n      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n#if defined (FLASH_OPTR_DBANK)\r\n      /* If the erase operation is completed, disable the MER1 and MER2 Bits */\r\n      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));\r\n#else\r\n      /* If the erase operation is completed, disable the MER1 Bit */\r\n      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1));\r\n#endif\r\n    }\r\n    else\r\n    {\r\n      /*Initialization of PageError variable*/\r\n      *PageError = 0xFFFFFFFFU;\r\n\r\n      for (page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)\r\n      {\r\n        FLASH_PageErase(page_index, pEraseInit->Banks);\r\n\r\n        /* Wait for last operation to be completed */\r\n        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n        /* If the erase operation is completed, disable the PER Bit */\r\n        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));\r\n\r\n        if (status != HAL_OK)\r\n        {\r\n          /* In case of error, stop erase procedure and return the faulty page */\r\n          *PageError = page_index;\r\n          break;\r\n        }\r\n      }\r\n    }\r\n\r\n    /* Flush the caches to be sure of the data consistency */\r\n    FLASH_FlushCaches();\r\n  }\r\n\r\n  /* Process Unlocked */\r\n  __HAL_UNLOCK(&pFlash);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Perform a mass erase or erase the specified FLASH memory pages with interrupt enabled.\r\n  * @param  pEraseInit pointer to an FLASH_EraseInitTypeDef structure that\r\n  *         contains the configuration information for the erasing.\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(&pFlash);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));\r\n\r\n  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;\r\n\r\n  /* Deactivate the cache if they are activated to avoid data misbehavior */\r\n  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)\r\n  {\r\n    if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)\r\n    {\r\n      /* Disable data cache  */\r\n      __HAL_FLASH_DATA_CACHE_DISABLE();\r\n      pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;\r\n    }\r\n    else\r\n    {\r\n      pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;\r\n    }\r\n  }\r\n  else if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)\r\n  {\r\n    /* Disable data cache  */\r\n    __HAL_FLASH_DATA_CACHE_DISABLE();\r\n    pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;\r\n  }\r\n  else\r\n  {\r\n    pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;\r\n  }\r\n\r\n  /* Enable End of Operation and Error interrupts */\r\n  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);\r\n\r\n  pFlash.Bank = pEraseInit->Banks;\r\n\r\n  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)\r\n  {\r\n    /* Mass erase to be done */\r\n    pFlash.ProcedureOnGoing = FLASH_PROC_MASS_ERASE;\r\n    FLASH_MassErase(pEraseInit->Banks);\r\n  }\r\n  else\r\n  {\r\n    /* Erase by page to be done */\r\n    pFlash.ProcedureOnGoing = FLASH_PROC_PAGE_ERASE;\r\n    pFlash.NbPagesToErase = pEraseInit->NbPages;\r\n    pFlash.Page = pEraseInit->Page;\r\n\r\n    /*Erase 1st page and wait for IT */\r\n    FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Program Option bytes.\r\n  * @param  pOBInit pointer to an FLASH_OBInitStruct structure that\r\n  *         contains the configuration information for the programming.\r\n  * @note   To configure any option bytes, the option lock bit OPTLOCK must be\r\n  *         cleared with the call of HAL_FLASH_OB_Unlock() function.\r\n  * @note   New option bytes configuration will be taken into account in two cases:\r\n  *         - after an option bytes launch through the call of HAL_FLASH_OB_Launch()\r\n  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)\r\n  * @retval HAL_Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(&pFlash);\r\n\r\n  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;\r\n\r\n  /* Write protection configuration */\r\n  if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)\r\n  {\r\n    /* Configure of Write protection on the selected area */\r\n    if (FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset) != HAL_OK)\r\n    {\r\n      status = HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  /* Read protection configuration */\r\n  if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)\r\n  {\r\n    /* Configure the Read protection level */\r\n    if (FLASH_OB_RDPConfig(pOBInit->RDPLevel) != HAL_OK)\r\n    {\r\n      status = HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  /* User Configuration */\r\n  if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)\r\n  {\r\n    /* Configure the user option bytes */\r\n    if (FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig) != HAL_OK)\r\n    {\r\n      status = HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  /* PCROP Configuration */\r\n  if ((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)\r\n  {\r\n    if (pOBInit->PCROPStartAddr != pOBInit->PCROPEndAddr)\r\n    {\r\n      /* Configure the Proprietary code readout protection */\r\n      if (FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr) != HAL_OK)\r\n      {\r\n        status = HAL_ERROR;\r\n      }\r\n    }\r\n  }\r\n\r\n  /* Securable memory Configuration */\r\n  if ((pOBInit->OptionType & OPTIONBYTE_SEC) != 0U)\r\n  {\r\n    /* Configure the securable memory area */\r\n    if (FLASH_OB_SecMemConfig(pOBInit->SecBank, pOBInit->SecSize) != HAL_OK)\r\n    {\r\n      status = HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  /* Boot Entry Point Configuration */\r\n  if ((pOBInit->OptionType & OPTIONBYTE_BOOT_LOCK) != 0U)\r\n  {\r\n    /* Configure the boot unique entry point option */\r\n    if (FLASH_OB_BootLockConfig(pOBInit->BootEntryPoint) != HAL_OK)\r\n    {\r\n      status = HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  /* Process Unlocked */\r\n  __HAL_UNLOCK(&pFlash);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Get the Option bytes configuration.\r\n  * @param  pOBInit pointer to an FLASH_OBInitStruct structure that contains the\r\n  *         configuration information.\r\n  * @note   The fields pOBInit->WRPArea and pOBInit->PCROPConfig should indicate\r\n  *         which area is requested for the WRP and PCROP, else no information will be returned.\r\n  * @retval None\r\n  */\r\nvoid HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)\r\n{\r\n  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);\r\n\r\n#if defined (FLASH_OPTR_DBANK)\r\n  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||\r\n      (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK2_AREAB))\r\n#else\r\n  if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB))\r\n#endif\r\n  {\r\n    pOBInit->OptionType |= OPTIONBYTE_WRP;\r\n    /* Get write protection on the selected area */\r\n    FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset));\r\n  }\r\n\r\n  /* Get Read protection level */\r\n  pOBInit->RDPLevel = FLASH_OB_GetRDP();\r\n\r\n  /* Get the user option bytes */\r\n  pOBInit->USERConfig = FLASH_OB_GetUser();\r\n\r\n#if defined (FLASH_OPTR_DBANK)\r\n  if ((pOBInit->PCROPConfig == FLASH_BANK_1) || (pOBInit->PCROPConfig == FLASH_BANK_2))\r\n#else\r\n  if (pOBInit->PCROPConfig == FLASH_BANK_1)\r\n#endif\r\n  {\r\n    pOBInit->OptionType |= OPTIONBYTE_PCROP;\r\n    /* Get the Proprietary code readout protection */\r\n    FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROPStartAddr), &(pOBInit->PCROPEndAddr));\r\n  }\r\n\r\n  pOBInit->OptionType |= OPTIONBYTE_BOOT_LOCK;\r\n\r\n  /* Get the boot entry point */\r\n  pOBInit->BootEntryPoint = FLASH_OB_GetBootLock();\r\n\r\n  /* Get the securable memory area configuration */\r\n#if defined (FLASH_OPTR_DBANK)\r\n  if ((pOBInit->SecBank == FLASH_BANK_1) || (pOBInit->SecBank == FLASH_BANK_2))\r\n#else\r\n  if (pOBInit->SecBank == FLASH_BANK_1)\r\n#endif\r\n  {\r\n    pOBInit->OptionType |= OPTIONBYTE_SEC;\r\n    FLASH_OB_GetSecMem(pOBInit->SecBank, &(pOBInit->SecSize));\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Enable the FLASH Securable Memory protection.\r\n  * @param  Bank: Bank to be protected\r\n  *          This parameter can be one of the following values:\r\n  *            @arg FLASH_BANK_1: Bank1 to be protected\r\n  *            @arg FLASH_BANK_2: Bank2 to be protected (*)\r\n  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be protected (*)\r\n  * @note   (*) availability depends on devices\r\n  * @retval HAL Status\r\n  */\r\nHAL_StatusTypeDef HAL_FLASHEx_EnableSecMemProtection(uint32_t Bank)\r\n{\r\n#if defined (FLASH_OPTR_DBANK)\r\n  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_FLASH_BANK(Bank));\r\n\r\n    /* Enable the Securable Memory Protection Bit for the bank 1 if requested */\r\n    if ((Bank & FLASH_BANK_1) != 0U)\r\n    {\r\n      SET_BIT(FLASH->CR, FLASH_CR_SEC_PROT1);\r\n    }\r\n\r\n    /* Enable the Securable Memory Protection Bit for the bank 2 if requested */\r\n    if ((Bank & FLASH_BANK_2) != 0U)\r\n    {\r\n      SET_BIT(FLASH->CR, FLASH_CR_SEC_PROT2);\r\n    }\r\n  }\r\n  else\r\n#endif\r\n  {\r\n    SET_BIT(FLASH->CR, FLASH_CR_SEC_PROT1);\r\n  }\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Enable Debugger.\r\n  * @note   After calling this API, flash interface allow debugger intrusion.\r\n  * @retval None\r\n  */\r\nvoid HAL_FLASHEx_EnableDebugger(void)\r\n{\r\n  FLASH->ACR |= FLASH_ACR_DBG_SWEN;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Disable Debugger.\r\n  * @note   After calling this API, Debugger is disabled: it's no more possible to\r\n  *         break, see CPU register, etc...\r\n  * @retval None\r\n  */\r\nvoid HAL_FLASHEx_DisableDebugger(void)\r\n{\r\n  FLASH->ACR &= ~FLASH_ACR_DBG_SWEN;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private functions ---------------------------------------------------------*/\r\n\r\n/** @addtogroup FLASHEx_Private_Functions\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Mass erase of FLASH memory.\r\n  * @param  Banks Banks to be erased.\r\n  *         This parameter can be one of the following values:\r\n  *            @arg FLASH_BANK_1: Bank1 to be erased\r\n  *            @arg FLASH_BANK_2: Bank2 to be erased (*)\r\n  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased (*)\r\n  * @note   (*) availability depends on devices\r\n  * @retval None\r\n  */\r\nstatic void FLASH_MassErase(uint32_t Banks)\r\n{\r\n#if defined (FLASH_OPTR_DBANK)\r\n  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)\r\n#endif\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_FLASH_BANK(Banks));\r\n\r\n    /* Set the Mass Erase Bit for the bank 1 if requested */\r\n    if ((Banks & FLASH_BANK_1) != 0U)\r\n    {\r\n      SET_BIT(FLASH->CR, FLASH_CR_MER1);\r\n    }\r\n\r\n#if defined (FLASH_OPTR_DBANK)\r\n    /* Set the Mass Erase Bit for the bank 2 if requested */\r\n    if ((Banks & FLASH_BANK_2) != 0U)\r\n    {\r\n      SET_BIT(FLASH->CR, FLASH_CR_MER2);\r\n    }\r\n#endif\r\n  }\r\n#if defined (FLASH_OPTR_DBANK)\r\n  else\r\n  {\r\n    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));\r\n  }\r\n#endif\r\n\r\n  /* Proceed to erase all sectors */\r\n  SET_BIT(FLASH->CR, FLASH_CR_STRT);\r\n}\r\n\r\n/**\r\n  * @brief  Erase the specified FLASH memory page.\r\n  * @param  Page FLASH page to erase.\r\n  *         This parameter must be a value between 0 and (max number of pages in the bank - 1).\r\n  * @param  Banks Bank where the page will be erased.\r\n  *         This parameter can be one of the following values:\r\n  *            @arg FLASH_BANK_1: Page in bank 1 to be erased\r\n  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)\r\n  * @note   (*) availability depends on devices\r\n  * @retval None\r\n  */\r\nvoid FLASH_PageErase(uint32_t Page, uint32_t Banks)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_PAGE(Page));\r\n\r\n#if defined (FLASH_OPTR_DBANK)\r\n  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)\r\n  {\r\n    CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);\r\n  }\r\n  else\r\n  {\r\n    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));\r\n\r\n    if ((Banks & FLASH_BANK_1) != 0U)\r\n    {\r\n      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);\r\n    }\r\n    else\r\n    {\r\n      SET_BIT(FLASH->CR, FLASH_CR_BKER);\r\n    }\r\n  }\r\n#endif\r\n\r\n  /* Proceed to erase the page */\r\n  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));\r\n  SET_BIT(FLASH->CR, FLASH_CR_PER);\r\n  SET_BIT(FLASH->CR, FLASH_CR_STRT);\r\n}\r\n\r\n/**\r\n  * @brief  Flush the instruction and data caches.\r\n  * @retval None\r\n  */\r\nvoid FLASH_FlushCaches(void)\r\n{\r\n  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;\r\n\r\n  /* Flush instruction cache  */\r\n  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||\r\n      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))\r\n  {\r\n    /* Disable instruction cache */\r\n    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();\r\n    /* Reset instruction cache */\r\n    __HAL_FLASH_INSTRUCTION_CACHE_RESET();\r\n    /* Enable instruction cache */\r\n    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();\r\n  }\r\n\r\n  /* Flush data cache */\r\n  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||\r\n      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))\r\n  {\r\n    /* Reset data cache */\r\n    __HAL_FLASH_DATA_CACHE_RESET();\r\n    /* Enable data cache */\r\n    __HAL_FLASH_DATA_CACHE_ENABLE();\r\n  }\r\n\r\n  /* Reset internal variable */\r\n  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the write protection area into Option Bytes.\r\n  * @note   When the memory read protection level is selected (RDP level = 1),\r\n  *         it is not possible to program or erase Flash memory if the CPU debug\r\n  *         features are connected (JTAG or single wire) or boot code is being\r\n  *         executed from RAM or System flash, even if WRP is not activated.\r\n  * @note   To configure any option bytes, the option lock bit OPTLOCK must be\r\n  *         cleared with the call of HAL_FLASH_OB_Unlock() function.\r\n  * @note   New option bytes configuration will be taken into account in two cases:\r\n  *         - after an option bytes launch through the call of HAL_FLASH_OB_Launch()\r\n  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)\r\n  * @param  WRPArea specifies the area to be configured.\r\n  *         This parameter can be one of the following values:\r\n  *            @arg OB_WRPAREA_BANK1_AREAA: Flash Bank 1 Area A\r\n  *            @arg OB_WRPAREA_BANK1_AREAB: Flash Bank 1 Area B\r\n  *            @arg OB_WRPAREA_BANK2_AREAA: Flash Bank 2 Area A (*)\r\n  *            @arg OB_WRPAREA_BANK2_AREAB: Flash Bank 2 Area B (*)\r\n  * @note   (*) availability depends on devices\r\n  * @param  WRPStartOffset specifies the start page of the write protected area.\r\n  *         This parameter can be page number between 0 and (max number of pages in the bank - 1).\r\n  * @param  WRDPEndOffset specifies the end page of the write protected area.\r\n  *         This parameter can be page number between WRPStartOffset and (max number of pages in the bank - 1).\r\n  * @retval HAL_Status\r\n  */\r\nstatic HAL_StatusTypeDef FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset)\r\n{\r\n  HAL_StatusTypeDef status;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_OB_WRPAREA(WRPArea));\r\n  assert_param(IS_FLASH_PAGE(WRPStartOffset));\r\n  assert_param(IS_FLASH_PAGE(WRDPEndOffset));\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Configure the write protected area */\r\n    if (WRPArea == OB_WRPAREA_BANK1_AREAA)\r\n    {\r\n      FLASH->WRP1AR = ((WRDPEndOffset << FLASH_WRP1AR_WRP1A_END_Pos) | WRPStartOffset);\r\n    }\r\n    else if (WRPArea == OB_WRPAREA_BANK1_AREAB)\r\n    {\r\n      FLASH->WRP1BR = ((WRDPEndOffset << FLASH_WRP1BR_WRP1B_END_Pos) | WRPStartOffset);\r\n    }\r\n#if defined (FLASH_OPTR_DBANK)\r\n    else if (WRPArea == OB_WRPAREA_BANK2_AREAA)\r\n    {\r\n      FLASH->WRP2AR = ((WRDPEndOffset << FLASH_WRP2AR_WRP2A_END_Pos) | WRPStartOffset);\r\n    }\r\n    else if (WRPArea == OB_WRPAREA_BANK2_AREAB)\r\n    {\r\n      FLASH->WRP2BR = ((WRDPEndOffset << FLASH_WRP2BR_WRP2B_END_Pos) | WRPStartOffset);\r\n    }\r\n#endif\r\n    else\r\n    {\r\n      /* Nothing to do */\r\n    }\r\n\r\n    /* Set OPTSTRT Bit */\r\n    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);\r\n\r\n    /* Wait for last operation to be completed */\r\n    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Set the read protection level into Option Bytes.\r\n  * @note   To configure any option bytes, the option lock bit OPTLOCK must be\r\n  *         cleared with the call of HAL_FLASH_OB_Unlock() function.\r\n  * @note   New option bytes configuration will be taken into account in two cases:\r\n  *         - after an option bytes launch through the call of HAL_FLASH_OB_Launch()\r\n  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)\r\n  * @note   !!! Warning : When enabling OB_RDP level 2 it's no more possible\r\n  *         to go back to level 1 or 0 !!!\r\n  * @param  RDPLevel specifies the read protection level.\r\n  *         This parameter can be one of the following values:\r\n  *            @arg OB_RDP_LEVEL_0: No protection\r\n  *            @arg OB_RDP_LEVEL_1: Memory Read protection\r\n  *            @arg OB_RDP_LEVEL_2: Full chip protection\r\n  *\r\n  * @retval HAL_Status\r\n  */\r\nstatic HAL_StatusTypeDef FLASH_OB_RDPConfig(uint32_t RDPLevel)\r\n{\r\n  HAL_StatusTypeDef status;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_OB_RDP_LEVEL(RDPLevel));\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Configure the RDP level in the option bytes register */\r\n    MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);\r\n\r\n    /* Set OPTSTRT Bit */\r\n    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);\r\n\r\n    /* Wait for last operation to be completed */\r\n    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Program the FLASH User Option Bytes.\r\n  * @note   To configure any option bytes, the option lock bit OPTLOCK must be\r\n  *         cleared with the call of HAL_FLASH_OB_Unlock() function.\r\n  * @note   New option bytes configuration will be taken into account in two cases:\r\n  *         - after an option bytes launch through the call of HAL_FLASH_OB_Launch()\r\n  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)\r\n  * @param  UserType The FLASH User Option Bytes to be modified.\r\n  *         This parameter can be a combination of @ref FLASH_OB_USER_Type.\r\n  * @param  UserConfig The selected User Option Bytes values:\r\n  *         This parameter can be a combination of @ref FLASH_OB_USER_BOR_LEVEL,\r\n  *         @ref FLASH_OB_USER_nRST_STOP, @ref FLASH_OB_USER_nRST_STANDBY ,\r\n  *         @ref FLASH_OB_USER_nRST_SHUTDOWN, @ref FLASH_OB_USER_IWDG_SW,\r\n  *         @ref FLASH_OB_USER_IWDG_STOP, @ref FLASH_OB_USER_IWDG_STANDBY,\r\n  *         @ref FLASH_OB_USER_WWDG_SW, @ref FLASH_OB_USER_WWDG_SW,\r\n  *         @ref FLASH_OB_USER_BFB2 (*), @ref FLASH_OB_USER_nBOOT1,\r\n  *         @ref FLASH_OB_USER_SRAM_PE, @ref FLASH_OB_USER_CCMSRAM_RST,\r\n  *         @ref FLASH_OB_USER_nSWBOOT0, @ref FLASH_OB_USER_nBOOT0,\r\n  *         @ref FLASH_OB_USER_NRST_MODE, @ref FLASH_OB_USER_INTERNAL_RESET_HOLDER\r\n  * @note   (*) availability depends on devices\r\n  * @retval HAL_Status\r\n  */\r\nstatic HAL_StatusTypeDef FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig)\r\n{\r\n  uint32_t optr_reg_val = 0;\r\n  uint32_t optr_reg_mask = 0;\r\n  HAL_StatusTypeDef status;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_OB_USER_TYPE(UserType));\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    if ((UserType & OB_USER_BOR_LEV) != 0U)\r\n    {\r\n      /* BOR level option byte should be modified */\r\n      assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));\r\n\r\n      /* Set value and mask for BOR level option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);\r\n      optr_reg_mask |= FLASH_OPTR_BOR_LEV;\r\n    }\r\n\r\n    if ((UserType & OB_USER_nRST_STOP) != 0U)\r\n    {\r\n      /* nRST_STOP option byte should be modified */\r\n      assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));\r\n\r\n      /* Set value and mask for nRST_STOP option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);\r\n      optr_reg_mask |= FLASH_OPTR_nRST_STOP;\r\n    }\r\n\r\n    if ((UserType & OB_USER_nRST_STDBY) != 0U)\r\n    {\r\n      /* nRST_STDBY option byte should be modified */\r\n      assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));\r\n\r\n      /* Set value and mask for nRST_STDBY option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);\r\n      optr_reg_mask |= FLASH_OPTR_nRST_STDBY;\r\n    }\r\n\r\n    if ((UserType & OB_USER_nRST_SHDW) != 0U)\r\n    {\r\n      /* nRST_SHDW option byte should be modified */\r\n      assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));\r\n\r\n      /* Set value and mask for nRST_SHDW option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);\r\n      optr_reg_mask |= FLASH_OPTR_nRST_SHDW;\r\n    }\r\n\r\n    if ((UserType & OB_USER_IWDG_SW) != 0U)\r\n    {\r\n      /* IWDG_SW option byte should be modified */\r\n      assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));\r\n\r\n      /* Set value and mask for IWDG_SW option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);\r\n      optr_reg_mask |= FLASH_OPTR_IWDG_SW;\r\n    }\r\n\r\n    if ((UserType & OB_USER_IWDG_STOP) != 0U)\r\n    {\r\n      /* IWDG_STOP option byte should be modified */\r\n      assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));\r\n\r\n      /* Set value and mask for IWDG_STOP option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);\r\n      optr_reg_mask |= FLASH_OPTR_IWDG_STOP;\r\n    }\r\n\r\n    if ((UserType & OB_USER_IWDG_STDBY) != 0U)\r\n    {\r\n      /* IWDG_STDBY option byte should be modified */\r\n      assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));\r\n\r\n      /* Set value and mask for IWDG_STDBY option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);\r\n      optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;\r\n    }\r\n\r\n    if ((UserType & OB_USER_WWDG_SW) != 0U)\r\n    {\r\n      /* WWDG_SW option byte should be modified */\r\n      assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));\r\n\r\n      /* Set value and mask for WWDG_SW option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);\r\n      optr_reg_mask |= FLASH_OPTR_WWDG_SW;\r\n    }\r\n\r\n#if defined (FLASH_OPTR_BFB2)\r\n    if ((UserType & OB_USER_BFB2) != 0U)\r\n    {\r\n      /* BFB2 option byte should be modified */\r\n      assert_param(IS_OB_USER_BFB2(UserConfig & FLASH_OPTR_BFB2));\r\n\r\n      /* Set value and mask for BFB2 option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_BFB2);\r\n      optr_reg_mask |= FLASH_OPTR_BFB2;\r\n    }\r\n#endif\r\n\r\n    if ((UserType & OB_USER_nBOOT1) != 0U)\r\n    {\r\n      /* nBOOT1 option byte should be modified */\r\n      assert_param(IS_OB_USER_BOOT1(UserConfig & FLASH_OPTR_nBOOT1));\r\n\r\n      /* Set value and mask for nBOOT1 option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT1);\r\n      optr_reg_mask |= FLASH_OPTR_nBOOT1;\r\n    }\r\n\r\n    if ((UserType & OB_USER_SRAM_PE) != 0U)\r\n    {\r\n      /* SRAM_PE option byte should be modified */\r\n      assert_param(IS_OB_USER_SRAM_PARITY(UserConfig & FLASH_OPTR_SRAM_PE));\r\n\r\n      /* Set value and mask for SRAM_PE option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM_PE);\r\n      optr_reg_mask |= FLASH_OPTR_SRAM_PE;\r\n    }\r\n\r\n    if ((UserType & OB_USER_CCMSRAM_RST) != 0U)\r\n    {\r\n      /* CCMSRAM_RST option byte should be modified */\r\n      assert_param(IS_OB_USER_CCMSRAM_RST(UserConfig & FLASH_OPTR_CCMSRAM_RST));\r\n\r\n      /* Set value and mask for CCMSRAM_RST option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_CCMSRAM_RST);\r\n      optr_reg_mask |= FLASH_OPTR_CCMSRAM_RST;\r\n    }\r\n\r\n    if ((UserType & OB_USER_nSWBOOT0) != 0U)\r\n    {\r\n      /* nSWBOOT0 option byte should be modified */\r\n      assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));\r\n\r\n      /* Set value and mask for nSWBOOT0 option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);\r\n      optr_reg_mask |= FLASH_OPTR_nSWBOOT0;\r\n    }\r\n\r\n    if ((UserType & OB_USER_nBOOT0) != 0U)\r\n    {\r\n      /* nBOOT0 option byte should be modified */\r\n      assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));\r\n\r\n      /* Set value and mask for nBOOT0 option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);\r\n      optr_reg_mask |= FLASH_OPTR_nBOOT0;\r\n    }\r\n\r\n    if ((UserType & OB_USER_NRST_MODE) != 0U)\r\n    {\r\n      /* Reset Configuration option byte should be modified */\r\n      assert_param(IS_OB_USER_NRST_MODE(UserConfig & FLASH_OPTR_NRST_MODE));\r\n\r\n      /* Set value and mask for Reset Configuration option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_NRST_MODE);\r\n      optr_reg_mask |= FLASH_OPTR_NRST_MODE;\r\n    }\r\n\r\n    if ((UserType & OB_USER_IRHEN) != 0U)\r\n    {\r\n      /* IRH option byte should be modified */\r\n      assert_param(IS_OB_USER_IRHEN(UserConfig & FLASH_OPTR_IRHEN));\r\n\r\n      /* Set value and mask for IRH option byte */\r\n      optr_reg_val |= (UserConfig & FLASH_OPTR_IRHEN);\r\n      optr_reg_mask |= FLASH_OPTR_IRHEN;\r\n    }\r\n\r\n    /* Configure the option bytes register */\r\n    MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);\r\n\r\n    /* Set OPTSTRT Bit */\r\n    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);\r\n\r\n    /* Wait for last operation to be completed */\r\n    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the Proprietary code readout protection area into Option Bytes.\r\n  * @note   To configure any option bytes, the option lock bit OPTLOCK must be\r\n  *         cleared with the call of HAL_FLASH_OB_Unlock() function.\r\n  * @note   New option bytes configuration will be taken into account in two cases:\r\n  *         - after an option bytes launch through the call of HAL_FLASH_OB_Launch()\r\n  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)\r\n  * @param  PCROPConfig specifies the configuration (Bank to be configured and PCROP_RDP option).\r\n  *         This parameter must be a combination of FLASH_BANK_1 or FLASH_BANK_2 (*)\r\n  *         with OB_PCROP_RDP_NOT_ERASE or OB_PCROP_RDP_ERASE.\r\n  * @note   (*) availability depends on devices\r\n  * @param  PCROPStartAddr specifies the start address of the Proprietary code readout protection.\r\n  *         This parameter can be an address between begin and end of the bank.\r\n  * @param  PCROPEndAddr specifies the end address of the Proprietary code readout protection.\r\n  *         This parameter can be an address between PCROPStartAddr and end of the bank.\r\n  * @retval HAL_Status\r\n  */\r\nstatic HAL_StatusTypeDef FLASH_OB_PCROPConfig(uint32_t PCROPConfig, uint32_t PCROPStartAddr, uint32_t PCROPEndAddr)\r\n{\r\n  HAL_StatusTypeDef status;\r\n  uint32_t reg_value;\r\n  uint32_t bank1_addr;\r\n#if defined (FLASH_OPTR_DBANK)\r\n  uint32_t bank2_addr;\r\n#endif\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_BANK_EXCLUSIVE(PCROPConfig & FLASH_BANK_BOTH));\r\n  assert_param(IS_OB_PCROP_RDP(PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));\r\n  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPStartAddr));\r\n  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROPEndAddr));\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n#if defined (FLASH_OPTR_DBANK)\r\n    /* Get the information about the bank swapping */\r\n    if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)\r\n    {\r\n      bank1_addr = FLASH_BASE;\r\n      bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;\r\n    }\r\n    else\r\n    {\r\n      bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;\r\n      bank2_addr = FLASH_BASE;\r\n    }\r\n#else\r\n    bank1_addr = FLASH_BASE;\r\n#endif\r\n\r\n#if defined (FLASH_OPTR_DBANK)\r\n    if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)\r\n    {\r\n      /* Configure the Proprietary code readout protection */\r\n      if ((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1)\r\n      {\r\n        reg_value = ((PCROPStartAddr - FLASH_BASE) >> 4);\r\n        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);\r\n\r\n        reg_value = ((PCROPEndAddr - FLASH_BASE) >> 4);\r\n        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);\r\n      }\r\n      else if ((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2)\r\n      {\r\n        reg_value = ((PCROPStartAddr - FLASH_BASE) >> 4);\r\n        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);\r\n\r\n        reg_value = ((PCROPEndAddr - FLASH_BASE) >> 4);\r\n        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);\r\n      }\r\n      else\r\n      {\r\n        /* Nothing to do */\r\n      }\r\n    }\r\n    else\r\n#endif\r\n    {\r\n      /* Configure the Proprietary code readout protection */\r\n      if ((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_1)\r\n      {\r\n        reg_value = ((PCROPStartAddr - bank1_addr) >> 3);\r\n        MODIFY_REG(FLASH->PCROP1SR, FLASH_PCROP1SR_PCROP1_STRT, reg_value);\r\n\r\n        reg_value = ((PCROPEndAddr - bank1_addr) >> 3);\r\n        MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP1_END, reg_value);\r\n      }\r\n#if defined (FLASH_OPTR_DBANK)\r\n      else if ((PCROPConfig & FLASH_BANK_BOTH) == FLASH_BANK_2)\r\n      {\r\n        reg_value = ((PCROPStartAddr - bank2_addr) >> 3);\r\n        MODIFY_REG(FLASH->PCROP2SR, FLASH_PCROP2SR_PCROP2_STRT, reg_value);\r\n\r\n        reg_value = ((PCROPEndAddr - bank2_addr) >> 3);\r\n        MODIFY_REG(FLASH->PCROP2ER, FLASH_PCROP2ER_PCROP2_END, reg_value);\r\n      }\r\n#endif\r\n      else\r\n      {\r\n        /* Nothing to do */\r\n      }\r\n    }\r\n\r\n    MODIFY_REG(FLASH->PCROP1ER, FLASH_PCROP1ER_PCROP_RDP, (PCROPConfig & FLASH_PCROP1ER_PCROP_RDP));\r\n\r\n    /* Set OPTSTRT Bit */\r\n    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);\r\n\r\n    /* Wait for last operation to be completed */\r\n    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the Securable memory area into Option Bytes.\r\n  * @note   To configure any option bytes, the option lock bit OPTLOCK must be\r\n  *         cleared with the call of HAL_FLASH_OB_Unlock() function.\r\n  * @note   New option bytes configuration will be taken into account in two cases:\r\n  *         - after an option bytes launch through the call of HAL_FLASH_OB_Launch()\r\n  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)\r\n  * @param  SecBank specifies bank of securable memory area to be configured.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg FLASH_BANK_1: Securable memory in Bank1 to be configured\r\n  *            @arg FLASH_BANK_2: Securable memory in Bank2 to be configured (*)\r\n  * @note   (*) availability depends on devices\r\n  * @param  SecSize specifies the number of pages of the Securable memory area,\r\n  *         starting from first page of the bank.\r\n  *         This parameter can be page number between 0 and (max number of pages in the bank - 1)\r\n  * @retval HAL Status\r\n  */\r\nstatic HAL_StatusTypeDef FLASH_OB_SecMemConfig(uint32_t SecBank, uint32_t SecSize)\r\n{\r\n  HAL_StatusTypeDef status;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_FLASH_BANK_EXCLUSIVE(SecBank));\r\n  assert_param(IS_OB_SECMEM_SIZE(SecSize));\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Configure the write protected area */\r\n    if (SecBank == FLASH_BANK_1)\r\n    {\r\n      MODIFY_REG(FLASH->SEC1R, FLASH_SEC1R_SEC_SIZE1, SecSize);\r\n    }\r\n#if defined (FLASH_OPTR_DBANK)\r\n    else if (SecBank == FLASH_BANK_2)\r\n    {\r\n      MODIFY_REG(FLASH->SEC2R, FLASH_SEC2R_SEC_SIZE2, SecSize);\r\n    }\r\n    else\r\n    {\r\n      /* Nothing to do */\r\n    }\r\n#endif\r\n\r\n    /* Set OPTSTRT Bit */\r\n    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);\r\n\r\n    /* Wait for last operation to be completed */\r\n    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the Boot Lock into Option Bytes.\r\n  * @note   To configure any option bytes, the option lock bit OPTLOCK must be\r\n  *         cleared with the call of HAL_FLASH_OB_Unlock() function.\r\n  * @note   New option bytes configuration will be taken into account in two cases:\r\n  *         - after an option bytes launch through the call of HAL_FLASH_OB_Launch()\r\n  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)\r\n  * @param  BootLockConfig specifies the boot lock configuration.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg OB_BOOT_LOCK_ENABLE: Enable Boot Lock\r\n  *            @arg OB_BOOT_LOCK_DISABLE: Disable Boot Lock\r\n  *\r\n  * @retval HAL_Status\r\n  */\r\nstatic HAL_StatusTypeDef FLASH_OB_BootLockConfig(uint32_t BootLockConfig)\r\n{\r\n  HAL_StatusTypeDef status;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_OB_BOOT_LOCK(BootLockConfig));\r\n\r\n  /* Wait for last operation to be completed */\r\n  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    MODIFY_REG(FLASH->SEC1R, FLASH_SEC1R_BOOT_LOCK, BootLockConfig);\r\n\r\n    /* Set OPTSTRT Bit */\r\n    SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);\r\n\r\n    /* Wait for last operation to be completed */\r\n    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Return the Securable memory area configuration into Option Bytes.\r\n  * @param[in]  SecBank specifies the bank where securable memory area is located.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg FLASH_BANK_1: Securable memory in Bank1\r\n  *            @arg FLASH_BANK_2: Securable memory in Bank2 (*)\r\n  * @note   (*) availability depends on devices\r\n  * @param[out]  SecSize specifies the number of pages used in the securable\r\n                 memory area of the bank.\r\n  * @retval None\r\n  */\r\nstatic void FLASH_OB_GetSecMem(uint32_t SecBank, uint32_t *SecSize)\r\n{\r\n  /* Get the configuration of the securable memory area */\r\n  if (SecBank == FLASH_BANK_1)\r\n  {\r\n    *SecSize = READ_BIT(FLASH->SEC1R, FLASH_SEC1R_SEC_SIZE1);\r\n  }\r\n#if defined (FLASH_OPTR_DBANK)\r\n  else if (SecBank == FLASH_BANK_2)\r\n  {\r\n    *SecSize = READ_BIT(FLASH->SEC2R, FLASH_SEC2R_SEC_SIZE2);\r\n  }\r\n  else\r\n  {\r\n    /* Nothing to do */\r\n  }\r\n#endif\r\n}\r\n\r\n/**\r\n  * @brief  Return the Boot Lock configuration into Option Byte.\r\n  * @retval BootLockConfig.\r\n  *         This return value can be one of the following values:\r\n  *            @arg OB_BOOT_LOCK_ENABLE: Boot lock enabled\r\n  *            @arg OB_BOOT_LOCK_DISABLE: Boot lock disabled\r\n  */\r\nstatic uint32_t FLASH_OB_GetBootLock(void)\r\n{\r\n  return (READ_REG(FLASH->SEC1R) & FLASH_SEC1R_BOOT_LOCK);\r\n}\r\n\r\n/**\r\n  * @brief  Return the Write Protection configuration into Option Bytes.\r\n  * @param[in]  WRPArea specifies the area to be returned.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg OB_WRPAREA_BANK1_AREAA: Flash Bank 1 Area A\r\n  *            @arg OB_WRPAREA_BANK1_AREAB: Flash Bank 1 Area B\r\n  *            @arg OB_WRPAREA_BANK2_AREAA: Flash Bank 2 Area A (don't apply to STM32G43x/STM32G44x devices)\r\n  *            @arg OB_WRPAREA_BANK2_AREAB: Flash Bank 2 Area B (don't apply to STM32G43x/STM32G44x devices)\r\n  * @param[out]  WRPStartOffset specifies the address where to copied the start page\r\n  *              of the write protected area.\r\n  * @param[out]  WRDPEndOffset specifies the address where to copied the end page of\r\n  *              the write protected area.\r\n  * @retval None\r\n  */\r\nstatic void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset)\r\n{\r\n  /* Get the configuration of the write protected area */\r\n  if (WRPArea == OB_WRPAREA_BANK1_AREAA)\r\n  {\r\n    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT);\r\n    *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> FLASH_WRP1AR_WRP1A_END_Pos);\r\n  }\r\n  else if (WRPArea == OB_WRPAREA_BANK1_AREAB)\r\n  {\r\n    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT);\r\n    *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> FLASH_WRP1BR_WRP1B_END_Pos);\r\n  }\r\n#if defined (FLASH_OPTR_DBANK)\r\n  else if (WRPArea == OB_WRPAREA_BANK2_AREAA)\r\n  {\r\n    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_STRT);\r\n    *WRDPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_END) >> FLASH_WRP2AR_WRP2A_END_Pos);\r\n  }\r\n  else if (WRPArea == OB_WRPAREA_BANK2_AREAB)\r\n  {\r\n    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_STRT);\r\n    *WRDPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_END) >> FLASH_WRP2BR_WRP2B_END_Pos);\r\n  }\r\n#endif\r\n  else\r\n  {\r\n    /* Nothing to do */\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Return the FLASH Read Protection level into Option Bytes.\r\n  * @retval RDP_Level\r\n  *         This return value can be one of the following values:\r\n  *            @arg OB_RDP_LEVEL_0: No protection\r\n  *            @arg OB_RDP_LEVEL_1: Read protection of the memory\r\n  *            @arg OB_RDP_LEVEL_2: Full chip protection\r\n  */\r\nstatic uint32_t FLASH_OB_GetRDP(void)\r\n{\r\n  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);\r\n\r\n  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))\r\n  {\r\n    return (OB_RDP_LEVEL_1);\r\n  }\r\n  else\r\n  {\r\n    return rdp_level;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Return the FLASH User Option Byte value.\r\n  * @retval OB_user_config\r\n  *         This return value is a combination of @ref FLASH_OB_USER_BOR_LEVEL,\r\n  *         @ref FLASH_OB_USER_nRST_STOP, @ref FLASH_OB_USER_nRST_STANDBY,\r\n  *         @ref FLASH_OB_USER_nRST_SHUTDOWN, @ref FLASH_OB_USER_IWDG_SW,\r\n  *         @ref FLASH_OB_USER_IWDG_STOP, @ref FLASH_OB_USER_IWDG_STANDBY,\r\n  *         @ref FLASH_OB_USER_WWDG_SW, @ref FLASH_OB_USER_WWDG_SW,\r\n  *         @ref FLASH_OB_USER_BFB2 (*), @ref FLASH_OB_USER_DBANK (*),\r\n  *         @ref FLASH_OB_USER_nBOOT1, @ref FLASH_OB_USER_SRAM_PE,\r\n  *         @ref FLASH_OB_USER_CCMSRAM_RST, @ref OB_USER_nSWBOOT0,@ref FLASH_OB_USER_nBOOT0,\r\n  *         @ref FLASH_OB_USER_NRST_MODE, @ref FLASH_OB_USER_INTERNAL_RESET_HOLDER\r\n  * @note  (*) availability depends on devices\r\n  */\r\nstatic uint32_t FLASH_OB_GetUser(void)\r\n{\r\n  uint32_t user_config = READ_REG(FLASH->OPTR);\r\n  CLEAR_BIT(user_config, FLASH_OPTR_RDP);\r\n\r\n  return user_config;\r\n}\r\n\r\n/**\r\n  * @brief  Return the FLASH PCROP configuration into Option Bytes.\r\n  * @param[in,out] PCROPConfig specifies the configuration (Bank to be configured and PCROP_RDP option).\r\n  *        This parameter must be a combination of FLASH_BANK_1 or FLASH_BANK_2\r\n  *        with OB_PCROP_RDP_NOT_ERASE or OB_PCROP_RDP_ERASE.\r\n  * @param[out] PCROPStartAddr specifies the address where to copied the start address\r\n  *        of the Proprietary code readout protection.\r\n  * @param[out] PCROPEndAddr specifies the address where to copied the end address of\r\n  *        the Proprietary code readout protection.\r\n  * @retval None\r\n  */\r\nstatic void FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROPStartAddr, uint32_t *PCROPEndAddr)\r\n{\r\n  uint32_t reg_value;\r\n  uint32_t bank1_addr;\r\n#if defined (FLASH_OPTR_DBANK)\r\n  uint32_t bank2_addr;\r\n\r\n  /* Get the information about the bank swapping */\r\n  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0U)\r\n  {\r\n    bank1_addr = FLASH_BASE;\r\n    bank2_addr = FLASH_BASE + FLASH_BANK_SIZE;\r\n  }\r\n  else\r\n  {\r\n    bank1_addr = FLASH_BASE + FLASH_BANK_SIZE;\r\n    bank2_addr = FLASH_BASE;\r\n  }\r\n#else\r\n  bank1_addr = FLASH_BASE;\r\n#endif\r\n\r\n#if defined (FLASH_OPTR_DBANK)\r\n  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)\r\n  {\r\n    if (((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)\r\n    {\r\n      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);\r\n      *PCROPStartAddr = (reg_value << 4) + FLASH_BASE;\r\n\r\n      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);\r\n      *PCROPEndAddr = (reg_value << 4) + FLASH_BASE;\r\n    }\r\n    else if (((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)\r\n    {\r\n      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);\r\n      *PCROPStartAddr = (reg_value << 4) + FLASH_BASE;\r\n\r\n      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);\r\n      *PCROPEndAddr = (reg_value << 4) + FLASH_BASE;\r\n    }\r\n    else\r\n    {\r\n      /* Nothing to do */\r\n    }\r\n  }\r\n  else\r\n#endif\r\n  {\r\n    if (((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_1)\r\n    {\r\n      reg_value       = (READ_REG(FLASH->PCROP1SR) & FLASH_PCROP1SR_PCROP1_STRT);\r\n      *PCROPStartAddr = (reg_value << 3) + bank1_addr;\r\n\r\n      reg_value     = (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP1_END);\r\n      *PCROPEndAddr = (reg_value << 3) + bank1_addr;\r\n    }\r\n#if defined (FLASH_OPTR_DBANK)\r\n    else if (((*PCROPConfig) & FLASH_BANK_BOTH) == FLASH_BANK_2)\r\n    {\r\n      reg_value       = (READ_REG(FLASH->PCROP2SR) & FLASH_PCROP2SR_PCROP2_STRT);\r\n      *PCROPStartAddr = (reg_value << 3) + bank2_addr;\r\n\r\n      reg_value     = (READ_REG(FLASH->PCROP2ER) & FLASH_PCROP2ER_PCROP2_END);\r\n      *PCROPEndAddr = (reg_value << 3) + bank2_addr;\r\n    }\r\n#endif\r\n    else\r\n    {\r\n      /* Nothing to do */\r\n    }\r\n  }\r\n\r\n  *PCROPConfig |= (READ_REG(FLASH->PCROP1ER) & FLASH_PCROP1ER_PCROP_RDP);\r\n}\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_FLASH_MODULE_ENABLED */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_flash_ramfunc.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_flash_ramfunc.c\r\n  * @author  MCD Application Team\r\n  * @brief   FLASH RAMFUNC driver.\r\n  *          This file provides a Flash firmware functions which should be\r\n  *          executed from internal SRAM\r\n  *            + FLASH Power Down in Run mode\r\n  *            + FLASH DBANK User Option Byte\r\n  *\r\n  *\r\n  @verbatim\r\n  ==============================================================================\r\n                   ##### Flash RAM functions #####\r\n  ==============================================================================\r\n\r\n    *** ARM Compiler ***\r\n    --------------------\r\n    [..] RAM functions are defined using the toolchain options.\r\n         Functions that are executed in RAM should reside in a separate\r\n         source module. Using the 'Options for File' dialog you can simply change\r\n         the 'Code / Const' area of a module to a memory space in physical RAM.\r\n         Available memory areas are declared in the 'Target' tab of the\r\n         Options for Target' dialog.\r\n\r\n    *** ICCARM Compiler ***\r\n    -----------------------\r\n    [..] RAM functions are defined using a specific toolchain keyword \"__ramfunc\".\r\n\r\n    *** GNU Compiler ***\r\n    --------------------\r\n    [..] RAM functions are defined using a specific toolchain attribute\r\n         \"__attribute__((section(\".RamFunc\")))\".\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file in\r\n  * the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup FLASH_RAMFUNC FLASH_RAMFUNC\r\n  * @brief FLASH functions executed from RAM\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_FLASH_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/* Private macro -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* Exported functions -------------------------------------------------------*/\r\n\r\n/** @defgroup FLASH_RAMFUNC_Exported_Functions FLASH_RAMFUNC Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup FLASH_RAMFUNC_Exported_Functions_Group1 Peripheral features functions\r\n *  @brief   Data transfers functions\r\n *\r\n@verbatim\r\n ===============================================================================\r\n                      ##### ramfunc functions #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection provides a set of functions that should be executed from RAM.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Enable the Power down in Run Mode\r\n  * @note   This function should be called and executed from SRAM memory.\r\n  * @retval None\r\n  */\r\n__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_EnableRunPowerDown(void)\r\n{\r\n  /* Enable the Power Down in Run mode*/\r\n  __HAL_FLASH_POWER_DOWN_ENABLE();\r\n\r\n  return HAL_OK;\r\n\r\n}\r\n\r\n/**\r\n  * @brief  Disable the Power down in Run Mode\r\n  * @note   This function should be called and executed from SRAM memory.\r\n  * @retval None\r\n  */\r\n__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_DisableRunPowerDown(void)\r\n{\r\n  /* Disable the Power Down in Run mode*/\r\n  __HAL_FLASH_POWER_DOWN_DISABLE();\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n#if defined (FLASH_OPTR_DBANK)\r\n/**\r\n  * @brief  Program the FLASH DBANK User Option Byte.\r\n  *\r\n  * @note   To configure the user option bytes, the option lock bit OPTLOCK must\r\n  *         be cleared with the call of the HAL_FLASH_OB_Unlock() function.\r\n  * @note   To modify the DBANK option byte, no PCROP region should be defined.\r\n  *         To deactivate PCROP, user should perform RDP changing.\r\n  *\r\n  * @param  DBankConfig The FLASH DBANK User Option Byte value.\r\n  *         This parameter  can be one of the following values:\r\n  *            @arg OB_DBANK_128_BITS: Single-bank with 128-bits data\r\n  *            @arg OB_DBANK_64_BITS: Dual-bank with 64-bits data\r\n  *\r\n  * @retval HAL_Status\r\n  */\r\n__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_OB_DBankConfig(uint32_t DBankConfig)\r\n{\r\n  uint32_t count, reg;\r\n  HAL_StatusTypeDef status = HAL_ERROR;\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(&pFlash);\r\n\r\n  /* Check if the PCROP is disabled */\r\n  reg = FLASH->PCROP1SR;\r\n  if (reg > FLASH->PCROP1ER)\r\n  {\r\n    reg = FLASH->PCROP2SR;\r\n    if (reg > FLASH->PCROP2ER)\r\n    {\r\n      /* Disable Flash prefetch */\r\n      __HAL_FLASH_PREFETCH_BUFFER_DISABLE();\r\n\r\n      if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)\r\n      {\r\n        /* Disable Flash instruction cache */\r\n        __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();\r\n\r\n        /* Flush Flash instruction cache */\r\n        __HAL_FLASH_INSTRUCTION_CACHE_RESET();\r\n      }\r\n\r\n      if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)\r\n      {\r\n        /* Disable Flash data cache */\r\n        __HAL_FLASH_DATA_CACHE_DISABLE();\r\n\r\n        /* Flush Flash data cache */\r\n        __HAL_FLASH_DATA_CACHE_RESET();\r\n      }\r\n\r\n      /* Disable WRP zone A of 1st bank if needed */\r\n      reg = FLASH->WRP1AR;\r\n      if (((reg & FLASH_WRP1AR_WRP1A_STRT) >> FLASH_WRP1AR_WRP1A_STRT_Pos) <=\r\n          ((reg & FLASH_WRP1AR_WRP1A_END) >> FLASH_WRP1AR_WRP1A_END_Pos))\r\n      {\r\n        MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END), FLASH_WRP1AR_WRP1A_STRT);\r\n      }\r\n\r\n      /* Disable WRP zone B of 1st bank if needed */\r\n      reg = FLASH->WRP1BR;\r\n      if (((reg & FLASH_WRP1BR_WRP1B_STRT) >> FLASH_WRP1BR_WRP1B_STRT_Pos) <=\r\n          ((reg & FLASH_WRP1BR_WRP1B_END) >> FLASH_WRP1BR_WRP1B_END_Pos))\r\n      {\r\n        MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END), FLASH_WRP1BR_WRP1B_STRT);\r\n      }\r\n\r\n      /* Disable WRP zone A of 2nd bank if needed */\r\n      reg = FLASH->WRP2AR;\r\n      if (((reg & FLASH_WRP2AR_WRP2A_STRT) >> FLASH_WRP2AR_WRP2A_STRT_Pos) <=\r\n          ((reg & FLASH_WRP2AR_WRP2A_END) >> FLASH_WRP2AR_WRP2A_END_Pos))\r\n      {\r\n        MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_STRT | FLASH_WRP2AR_WRP2A_END), FLASH_WRP2AR_WRP2A_STRT);\r\n      }\r\n\r\n      /* Disable WRP zone B of 2nd bank if needed */\r\n      reg = FLASH->WRP2BR;\r\n      if (((reg & FLASH_WRP2BR_WRP2B_STRT) >> FLASH_WRP2BR_WRP2B_STRT_Pos) <=\r\n          ((reg & FLASH_WRP2BR_WRP2B_END) >> FLASH_WRP2BR_WRP2B_END_Pos))\r\n      {\r\n        MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_STRT | FLASH_WRP2BR_WRP2B_END), FLASH_WRP2BR_WRP2B_STRT);\r\n      }\r\n\r\n      /* Modify the DBANK user option byte */\r\n      MODIFY_REG(FLASH->OPTR, FLASH_OPTR_DBANK, DBankConfig);\r\n\r\n      /* Set OPTSTRT Bit */\r\n      SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT);\r\n\r\n      /* Wait for last operation to be completed */\r\n      /* 8 is the number of required instruction cycles for the below loop statement (timeout expressed in ms) */\r\n      count = FLASH_TIMEOUT_VALUE * (SystemCoreClock / 8U / 1000U);\r\n      do\r\n      {\r\n        if (count == 0U)\r\n        {\r\n          break;\r\n        }\r\n        count--;\r\n      }\r\n      while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET);\r\n\r\n      /* If the option byte program operation is completed, disable the OPTSTRT Bit */\r\n      CLEAR_BIT(FLASH->CR, FLASH_CR_OPTSTRT);\r\n\r\n      /* Set the bit to force the option byte reloading */\r\n      SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH);\r\n    }\r\n  }\r\n\r\n  /* Process Unlocked */\r\n  __HAL_UNLOCK(&pFlash);\r\n\r\n  return status;\r\n}\r\n#endif\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n#endif /* HAL_FLASH_MODULE_ENABLED */\r\n\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n\r\n\r\n"},{"name":"stm32g4xx_hal_gpio.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_gpio.c\r\n  * @author  MCD Application Team\r\n  * @brief   GPIO HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the General Purpose Input/Output (GPIO) peripheral:\r\n  *           + Initialization and de-initialization functions\r\n  *           + IO operation functions\r\n  *\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  @verbatim\r\n  ==============================================================================\r\n                    ##### GPIO Peripheral features #####\r\n  ==============================================================================\r\n  [..]\r\n    (+) Each port bit of the general-purpose I/O (GPIO) ports can be individually\r\n        configured by software in several modes:\r\n        (++) Input mode\r\n        (++) Analog mode\r\n        (++) Output mode\r\n        (++) Alternate function mode\r\n        (++) External interrupt/event lines\r\n\r\n    (+) During and just after reset, the alternate functions and external interrupt\r\n        lines are not active and the I/O ports are configured in input floating mode.\r\n\r\n    (+) All GPIO pins have weak internal pull-up and pull-down resistors, which can be\r\n        activated or not.\r\n\r\n    (+) In Output or Alternate mode, each IO can be configured on open-drain or push-pull\r\n        type and the IO speed can be selected depending on the VDD value.\r\n\r\n    (+) The microcontroller IO pins are connected to onboard peripherals/modules through a\r\n        multiplexer that allows only one peripheral alternate function (AF) connected\r\n       to an IO pin at a time. In this way, there can be no conflict between peripherals\r\n       sharing the same IO pin.\r\n\r\n    (+) All ports have external interrupt/event capability. To use external interrupt\r\n        lines, the port must be configured in input mode. All available GPIO pins are\r\n        connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.\r\n\r\n    (+) The external interrupt/event controller consists of up to 44 edge detectors\r\n        (16 lines are connected to GPIO) for generating event/interrupt requests (each\r\n        input line can be independently configured to select the type (interrupt or event)\r\n        and the corresponding trigger event (rising or falling or both). Each line can\r\n        also be masked independently.\r\n\r\n                     ##### How to use this driver #####\r\n  ==============================================================================\r\n  [..]\r\n    (#) Enable the GPIO AHB clock using the following function: __HAL_RCC_GPIOx_CLK_ENABLE().\r\n\r\n    (#) Configure the GPIO pin(s) using HAL_GPIO_Init().\r\n        (++) Configure the IO mode using \"Mode\" member from GPIO_InitTypeDef structure\r\n        (++) Activate Pull-up, Pull-down resistor using \"Pull\" member from GPIO_InitTypeDef\r\n             structure.\r\n        (++) In case of Output or alternate function mode selection: the speed is\r\n             configured through \"Speed\" member from GPIO_InitTypeDef structure.\r\n        (++) In alternate mode is selection, the alternate function connected to the IO\r\n             is configured through \"Alternate\" member from GPIO_InitTypeDef structure.\r\n        (++) Analog mode is required when a pin is to be used as ADC channel\r\n             or DAC output.\r\n        (++) In case of external interrupt/event selection the \"Mode\" member from\r\n             GPIO_InitTypeDef structure select the type (interrupt or event) and\r\n             the corresponding trigger event (rising or falling or both).\r\n\r\n    (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority\r\n        mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using\r\n        HAL_NVIC_EnableIRQ().\r\n\r\n    (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().\r\n\r\n    (#) To set/reset the level of a pin configured in output mode use\r\n        HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().\r\n\r\n   (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().\r\n\r\n    (#) During and just after reset, the alternate functions are not\r\n        active and the GPIO pins are configured in input floating mode (except JTAG\r\n        pins).\r\n\r\n    (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose\r\n        (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has\r\n        priority over the GPIO function.\r\n\r\n    (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as\r\n        general purpose PF0 and PF1, respectively, when the HSE oscillator is off.\r\n        The HSE has priority over the GPIO function.\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup GPIO\r\n  * @{\r\n  */\r\n/** MISRA C:2012 deviation rule has been granted for following rules:\r\n  * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of\r\n  * range of the shift operator in following API :\r\n  * HAL_GPIO_Init\r\n  * HAL_GPIO_DeInit\r\n  */\r\n\r\n#ifdef HAL_GPIO_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private defines -----------------------------------------------------------*/\r\n/** @addtogroup GPIO_Private_Constants GPIO Private Constants\r\n  * @{\r\n  */\r\n#define GPIO_NUMBER           (16U)\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private macros ------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @addtogroup GPIO_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup GPIO_Exported_Functions_Group1 Initialization/de-initialization functions\r\n  *  @brief    Initialization and Configuration functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n              ##### Initialization and de-initialization functions #####\r\n ===============================================================================\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init.\r\n  * @param  GPIOx where x can be (A..G) to select the GPIO peripheral for STM32G4xx family\r\n  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains\r\n  *         the configuration information for the specified GPIO peripheral.\r\n  * @retval None\r\n  */\r\nvoid HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)\r\n{\r\n  uint32_t position = 0x00U;\r\n  uint32_t iocurrent;\r\n  uint32_t temp;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));\r\n  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));\r\n  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));\r\n\r\n  /* Configure the port pins */\r\n  while (((GPIO_Init->Pin) >> position) != 0U)\r\n  {\r\n    /* Get current io position */\r\n    iocurrent = (GPIO_Init->Pin) & (1UL << position);\r\n\r\n    if (iocurrent != 0x00u)\r\n    {\r\n      /*--------------------- GPIO Mode Configuration ------------------------*/\r\n      /* In case of Output or Alternate function mode selection */\r\n      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||\r\n         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))\r\n      {\r\n        /* Check the Speed parameter */\r\n        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));\r\n        /* Configure the IO Speed */\r\n        temp = GPIOx->OSPEEDR;\r\n        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));\r\n        temp |= (GPIO_Init->Speed << (position * 2U));\r\n        GPIOx->OSPEEDR = temp;\r\n\r\n        /* Configure the IO Output Type */\r\n        temp = GPIOx->OTYPER;\r\n        temp &= ~(GPIO_OTYPER_OT0 << position) ;\r\n        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);\r\n        GPIOx->OTYPER = temp;\r\n      }\r\n\r\n      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)\r\n      {\r\n        /* Check the Pull parameter */\r\n        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));\r\n\r\n        /* Activate the Pull-up or Pull down resistor for the current IO */\r\n        temp = GPIOx->PUPDR;\r\n        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));\r\n        temp |= ((GPIO_Init->Pull) << (position * 2U));\r\n        GPIOx->PUPDR = temp;\r\n      }\r\n\r\n      /* In case of Alternate function mode selection */\r\n      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)\r\n      {\r\n        /* Check the Alternate function parameters */\r\n        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));\r\n        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));\r\n\r\n        /* Configure Alternate function mapped with the current IO */\r\n        temp = GPIOx->AFR[position >> 3U];\r\n        temp &= ~(0xFU << ((position & 0x07U) * 4U));\r\n        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));\r\n        GPIOx->AFR[position >> 3U] = temp;\r\n      }\r\n\r\n      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */\r\n      temp = GPIOx->MODER;\r\n      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));\r\n      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));\r\n      GPIOx->MODER = temp;\r\n\r\n      /*--------------------- EXTI Mode Configuration ------------------------*/\r\n      /* Configure the External Interrupt or event for the current IO */\r\n      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)\r\n      {\r\n        /* Enable SYSCFG Clock */\r\n        __HAL_RCC_SYSCFG_CLK_ENABLE();\r\n\r\n        temp = SYSCFG->EXTICR[position >> 2U];\r\n        temp &= ~(0x0FUL << (4U * (position & 0x03U)));\r\n        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));\r\n        SYSCFG->EXTICR[position >> 2U] = temp;\r\n\r\n        /* Clear Rising Falling edge configuration */\r\n        temp = EXTI->RTSR1;\r\n        temp &= ~(iocurrent);\r\n        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)\r\n        {\r\n          temp |= iocurrent;\r\n        }\r\n        EXTI->RTSR1 = temp;\r\n\r\n        temp = EXTI->FTSR1;\r\n        temp &= ~(iocurrent);\r\n        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)\r\n        {\r\n          temp |= iocurrent;\r\n        }\r\n        EXTI->FTSR1 = temp;\r\n\r\n        temp = EXTI->EMR1;\r\n        temp &= ~(iocurrent);\r\n        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)\r\n        {\r\n          temp |= iocurrent;\r\n        }\r\n        EXTI->EMR1 = temp;\r\n\r\n        /* Clear EXTI line configuration */\r\n        temp = EXTI->IMR1;\r\n        temp &= ~(iocurrent);\r\n        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)\r\n        {\r\n          temp |= iocurrent;\r\n        }\r\n        EXTI->IMR1 = temp;\r\n      }\r\n    }\r\n\r\n    position++;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  De-initialize the GPIOx peripheral registers to their default reset values.\r\n  * @param  GPIOx where x can be (A..G) to select the GPIO peripheral for STM32G4xx family\r\n  * @param  GPIO_Pin specifies the port bit to be written.\r\n  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).\r\n  * @retval None\r\n  */\r\nvoid HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)\r\n{\r\n  uint32_t position = 0x00U;\r\n  uint32_t iocurrent;\r\n  uint32_t tmp;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));\r\n  assert_param(IS_GPIO_PIN(GPIO_Pin));\r\n\r\n  /* Configure the port pins */\r\n  while ((GPIO_Pin >> position) != 0U)\r\n  {\r\n    /* Get current io position */\r\n    iocurrent = (GPIO_Pin) & (1UL << position);\r\n\r\n    if (iocurrent != 0x00u)\r\n    {\r\n      /*------------------------- EXTI Mode Configuration --------------------*/\r\n      /* Clear the External Interrupt or Event for the current IO */\r\n\r\n      tmp = SYSCFG->EXTICR[position >> 2U];\r\n      tmp &= (0x0FUL << (4U * (position & 0x03U)));\r\n      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))\r\n      {\r\n        /* Clear EXTI line configuration */\r\n        EXTI->IMR1 &= ~(iocurrent);\r\n        EXTI->EMR1 &= ~(iocurrent);\r\n\r\n        /* Clear Rising Falling edge configuration */\r\n        EXTI->FTSR1 &= ~(iocurrent);\r\n        EXTI->RTSR1 &= ~(iocurrent);\r\n\r\n        tmp = 0x0FUL << (4U * (position & 0x03U));\r\n        SYSCFG->EXTICR[position >> 2U] &= ~tmp;\r\n      }\r\n\r\n      /*------------------------- GPIO Mode Configuration --------------------*/\r\n      /* Configure IO in Analog Mode */\r\n      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));\r\n\r\n      /* Configure the default Alternate Function in current IO */\r\n      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));\r\n\r\n      /* Deactivate the Pull-up and Pull-down resistor for the current IO */\r\n      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));\r\n\r\n      /* Configure the default value IO Output Type */\r\n      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);\r\n\r\n      /* Configure the default value for IO Speed */\r\n      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));\r\n    }\r\n\r\n    position++;\r\n  }\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup GPIO_Exported_Functions_Group2\r\n  *  @brief GPIO Read, Write, Toggle, Lock and EXTI management functions.\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n                       ##### IO operation functions #####\r\n ===============================================================================\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Read the specified input port pin.\r\n  * @param  GPIOx where x can be (A..G) to select the GPIO peripheral for STM32G4xx family\r\n  * @param  GPIO_Pin specifies the port bit to read.\r\n  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).\r\n  * @retval The input port pin value.\r\n  */\r\nGPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)\r\n{\r\n  GPIO_PinState bitstatus;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_GPIO_PIN(GPIO_Pin));\r\n\r\n  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)\r\n  {\r\n    bitstatus = GPIO_PIN_SET;\r\n  }\r\n  else\r\n  {\r\n    bitstatus = GPIO_PIN_RESET;\r\n  }\r\n  return bitstatus;\r\n}\r\n\r\n/**\r\n  * @brief  Set or clear the selected data port bit.\r\n  *\r\n  * @note   This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify\r\n  *         accesses. In this way, there is no risk of an IRQ occurring between\r\n  *         the read and the modify access.\r\n  *\r\n  * @param  GPIOx where x can be (A..G) to select the GPIO peripheral for STM32G4xx family\r\n  * @param  GPIO_Pin specifies the port bit to be written.\r\n  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).\r\n  * @param  PinState specifies the value to be written to the selected bit.\r\n  *         This parameter can be one of the GPIO_PinState enum values:\r\n  *            @arg GPIO_PIN_RESET: to clear the port pin\r\n  *            @arg GPIO_PIN_SET: to set the port pin\r\n  * @retval None\r\n  */\r\nvoid HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_GPIO_PIN(GPIO_Pin));\r\n  assert_param(IS_GPIO_PIN_ACTION(PinState));\r\n\r\n  if (PinState != GPIO_PIN_RESET)\r\n  {\r\n    GPIOx->BSRR = (uint32_t)GPIO_Pin;\r\n  }\r\n  else\r\n  {\r\n    GPIOx->BRR = (uint32_t)GPIO_Pin;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Toggle the specified GPIO pin.\r\n  * @param  GPIOx where x can be (A..G) to select the GPIO peripheral for STM32G4xx family\r\n  * @param  GPIO_Pin specifies the pin to be toggled.\r\n  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).\r\n  * @retval None\r\n  */\r\nvoid HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)\r\n{\r\n  uint32_t odr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_GPIO_PIN(GPIO_Pin));\r\n\r\n  /* get current Output Data Register value */\r\n  odr = GPIOx->ODR;\r\n\r\n  /* Set selected pins that were at low level, and reset ones that were high */\r\n  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);\r\n}\r\n\r\n/**\r\n  * @brief  Lock GPIO Pins configuration registers.\r\n  * @note   The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR,\r\n  *         GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.\r\n  * @note   The configuration of the locked GPIO pins can no longer be modified\r\n  *         until the next reset.\r\n  * @param  GPIOx where x can be (A..G) to select the GPIO peripheral for STM32G4xx family\r\n  * @param  GPIO_Pin specifies the port bits to be locked.\r\n  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).\r\n  * @retval None\r\n  */\r\nHAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)\r\n{\r\n  __IO uint32_t tmp = GPIO_LCKR_LCKK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));\r\n  assert_param(IS_GPIO_PIN(GPIO_Pin));\r\n\r\n  /* Apply lock key write sequence */\r\n  tmp |= GPIO_Pin;\r\n  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */\r\n  GPIOx->LCKR = tmp;\r\n  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */\r\n  GPIOx->LCKR = GPIO_Pin;\r\n  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */\r\n  GPIOx->LCKR = tmp;\r\n  /* Read LCKK register. This read is mandatory to complete key lock sequence */\r\n  tmp = GPIOx->LCKR;\r\n\r\n  /* read again in order to confirm lock is active */\r\n  if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00u)\r\n  {\r\n    return HAL_OK;\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Handle EXTI interrupt request.\r\n  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.\r\n  * @retval None\r\n  */\r\nvoid HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)\r\n{\r\n  /* EXTI line interrupt detected */\r\n  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)\r\n  {\r\n    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);\r\n    HAL_GPIO_EXTI_Callback(GPIO_Pin);\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  EXTI line detection callback.\r\n  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.\r\n  * @retval None\r\n  */\r\n__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(GPIO_Pin);\r\n\r\n  /* NOTE: This function should not be modified, when the callback is needed,\r\n           the HAL_GPIO_EXTI_Callback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_GPIO_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_msp.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Core\\Src","tag":"","groupDisplay":"其他文件","code":"/* USER CODE BEGIN Header */\r\n/**\r\n  ******************************************************************************\r\n  * @file         stm32g4xx_hal_msp.c\r\n  * @brief        This file provides code for the MSP Initialization\r\n  *               and de-Initialization codes.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2026 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n/* USER CODE END Header */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"main.h\"\r\n/* USER CODE BEGIN Includes */\r\n\r\n/* USER CODE END Includes */\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* USER CODE BEGIN TD */\r\n\r\n/* USER CODE END TD */\r\n\r\n/* Private define ------------------------------------------------------------*/\r\n/* USER CODE BEGIN Define */\r\n\r\n/* USER CODE END Define */\r\n\r\n/* Private macro -------------------------------------------------------------*/\r\n/* USER CODE BEGIN Macro */\r\n\r\n/* USER CODE END Macro */\r\n\r\n/* Private variables ---------------------------------------------------------*/\r\n/* USER CODE BEGIN PV */\r\n\r\n/* USER CODE END PV */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* USER CODE BEGIN PFP */\r\n\r\n/* USER CODE END PFP */\r\n\r\n/* External functions --------------------------------------------------------*/\r\n/* USER CODE BEGIN ExternalFunctions */\r\n\r\n/* USER CODE END ExternalFunctions */\r\n\r\n/* USER CODE BEGIN 0 */\r\n\r\n/* USER CODE END 0 */\r\n/**\r\n  * Initializes the Global MSP.\r\n  */\r\nvoid HAL_MspInit(void)\r\n{\r\n  /* USER CODE BEGIN MspInit 0 */\r\n\r\n  /* USER CODE END MspInit 0 */\r\n\r\n  __HAL_RCC_SYSCFG_CLK_ENABLE();\r\n  __HAL_RCC_PWR_CLK_ENABLE();\r\n\r\n  /* System interrupt init*/\r\n\r\n  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral\r\n  */\r\n  HAL_PWREx_DisableUCPDDeadBattery();\r\n\r\n  /* USER CODE BEGIN MspInit 1 */\r\n\r\n  /* USER CODE END MspInit 1 */\r\n}\r\n\r\n/* USER CODE BEGIN 1 */\r\n\r\n/* USER CODE END 1 */\r\n\r\n"},{"name":"stm32g4xx_hal_pwr.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_pwr.c\r\n  * @author  MCD Application Team\r\n  * @brief   PWR HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the Power Controller (PWR) peripheral:\r\n  *           + Initialization/de-initialization functions\r\n  *           + Peripheral Control functions\r\n  *\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup PWR PWR\r\n  * @brief PWR HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_PWR_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n\r\n/** @defgroup PWR_Private_Defines PWR Private Defines\r\n  * @{\r\n  */\r\n\r\n/** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask\r\n  * @{\r\n  */\r\n#define PVD_MODE_IT               ((uint32_t)0x00010000)  /*!< Mask for interruption yielded by PVD threshold crossing */\r\n#define PVD_MODE_EVT              ((uint32_t)0x00020000)  /*!< Mask for event yielded by PVD threshold crossing        */\r\n#define PVD_RISING_EDGE           ((uint32_t)0x00000001)  /*!< Mask for rising edge set as PVD trigger                 */\r\n#define PVD_FALLING_EDGE          ((uint32_t)0x00000002)  /*!< Mask for falling edge set as PVD trigger                */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private macro -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @defgroup PWR_Exported_Functions PWR Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions\r\n  *  @brief    Initialization and de-initialization functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n              ##### Initialization and de-initialization functions #####\r\n ===============================================================================\r\n    [..]\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief Deinitialize the HAL PWR peripheral registers to their default reset values.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_DeInit(void)\r\n{\r\n  __HAL_RCC_PWR_FORCE_RESET();\r\n  __HAL_RCC_PWR_RELEASE_RESET();\r\n}\r\n\r\n/**\r\n  * @brief Enable access to the backup domain\r\n  *        (RTC registers, RTC backup data registers).\r\n  * @note  After reset, the backup domain is protected against\r\n  *        possible unwanted write accesses.\r\n  * @note  RTCSEL that sets the RTC clock source selection is in the RTC back-up domain.\r\n  *        In order to set or modify the RTC clock, the backup domain access must be\r\n  *        disabled.\r\n  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the\r\n  *        back-up domain.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_EnableBkUpAccess(void)\r\n{\r\n  SET_BIT(PWR->CR1, PWR_CR1_DBP);\r\n}\r\n\r\n/**\r\n  * @brief Disable access to the backup domain\r\n  *        (RTC registers, RTC backup data registers).\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_DisableBkUpAccess(void)\r\n{\r\n  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);\r\n}\r\n\r\n\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n\r\n/** @defgroup PWR_Exported_Functions_Group2 Peripheral Control functions\r\n  *  @brief Low Power modes configuration functions\r\n  *\r\n@verbatim\r\n\r\n ===============================================================================\r\n                 ##### Peripheral Control functions #####\r\n ===============================================================================\r\n\r\n     [..]\r\n     *** PVD configuration ***\r\n    =========================\r\n    [..]\r\n      (+) The PVD is used to monitor the VDD power supply by comparing it to a\r\n          threshold selected by the PVD Level (PLS[2:0] bits in PWR_CR2 register).\r\n\r\n      (+) PVDO flag is available to indicate if VDD/VDDA is higher or lower\r\n          than the PVD threshold. This event is internally connected to the EXTI\r\n          line16 and can generate an interrupt if enabled. This is done through\r\n          __HAL_PVD_EXTI_ENABLE_IT() macro.\r\n      (+) The PVD is stopped in Standby mode.\r\n\r\n\r\n    *** WakeUp pin configuration ***\r\n    ================================\r\n    [..]\r\n      (+) WakeUp pins are used to wakeup the system from Standby mode or Shutdown mode.\r\n          The polarity of these pins can be set to configure event detection on high\r\n          level (rising edge) or low level (falling edge).\r\n\r\n\r\n\r\n    *** Low Power modes configuration ***\r\n    =====================================\r\n    [..]\r\n      The devices feature 8 low-power modes:\r\n      (+) Low-power Run mode: core and peripherals are running, main regulator off, low power regulator on.\r\n      (+) Sleep mode: Cortex-M4 core stopped, peripherals kept running, main and low power regulators on.\r\n      (+) Low-power Sleep mode: Cortex-M4 core stopped, peripherals kept running, main regulator off, low power regulator on.\r\n      (+) Stop 0 mode: all clocks are stopped except LSI and LSE, main and low power regulators on.\r\n      (+) Stop 1 mode: all clocks are stopped except LSI and LSE, main regulator off, low power regulator on.\r\n      (+) Standby mode with SRAM2: all clocks are stopped except LSI and LSE, SRAM2 content preserved, main regulator off, low power regulator on.\r\n      (+) Standby mode without SRAM2: all clocks are stopped except LSI and LSE, main and low power regulators off.\r\n      (+) Shutdown mode: all clocks are stopped except LSE, main and low power regulators off.\r\n\r\n\r\n   *** Low-power run mode ***\r\n   ==========================\r\n    [..]\r\n      (+) Entry: (from main run mode)\r\n        (++) set LPR bit with HAL_PWREx_EnableLowPowerRunMode() API after having decreased the system clock below 2 MHz.\r\n\r\n      (+) Exit:\r\n        (++) clear LPR bit then wait for REGLP bit to be reset with HAL_PWREx_DisableLowPowerRunMode() API. Only\r\n             then can the system clock frequency be increased above 2 MHz.\r\n\r\n\r\n   *** Sleep mode / Low-power sleep mode ***\r\n   =========================================\r\n    [..]\r\n      (+) Entry:\r\n          The Sleep mode / Low-power Sleep mode is entered through HAL_PWR_EnterSLEEPMode() API\r\n          in specifying whether or not the regulator is forced to low-power mode and if exit is interrupt or event-triggered.\r\n          (++) PWR_MAINREGULATOR_ON: Sleep mode (regulator in main mode).\r\n          (++) PWR_LOWPOWERREGULATOR_ON: Low-power sleep (regulator in low power mode).\r\n          In the latter case, the system clock frequency must have been decreased below 2 MHz beforehand.\r\n          (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction\r\n          (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction\r\n\r\n      (+) WFI Exit:\r\n        (++) Any peripheral interrupt acknowledged by the nested vectored interrupt\r\n             controller (NVIC) or any wake-up event.\r\n\r\n      (+) WFE Exit:\r\n        (++) Any wake-up event such as an EXTI line configured in event mode.\r\n\r\n         [..] When exiting the Low-power sleep mode by issuing an interrupt or a wakeup event,\r\n             the MCU is in Low-power Run mode.\r\n\r\n   *** Stop 0, Stop 1 modes ***\r\n   ===============================\r\n    [..]\r\n      (+) Entry:\r\n          The Stop 0, Stop 1 modes are entered through the following API's:\r\n          (++) HAL_PWREx_EnterSTOP0Mode() for mode 0 or HAL_PWREx_EnterSTOP1Mode() for mode 1 or for porting reasons HAL_PWR_EnterSTOPMode().\r\n      (+) Regulator setting (applicable to HAL_PWR_EnterSTOPMode() only):\r\n          (++) PWR_MAINREGULATOR_ON\r\n          (++) PWR_LOWPOWERREGULATOR_ON\r\n      (+) Exit (interrupt or event-triggered, specified when entering STOP mode):\r\n          (++) PWR_STOPENTRY_WFI: enter Stop mode with WFI instruction\r\n          (++) PWR_STOPENTRY_WFE: enter Stop mode with WFE instruction\r\n\r\n      (+) WFI Exit:\r\n          (++) Any EXTI Line (Internal or External) configured in Interrupt mode.\r\n          (++) Some specific communication peripherals (USART, LPUART, I2C) interrupts\r\n               when programmed in wakeup mode.\r\n      (+) WFE Exit:\r\n          (++) Any EXTI Line (Internal or External) configured in Event mode.\r\n\r\n       [..]\r\n          When exiting Stop 0 and Stop 1 modes, the MCU is either in Run mode or in Low-power Run mode\r\n          depending on the LPR bit setting.\r\n\r\n   *** Standby mode ***\r\n   ====================\r\n     [..]\r\n      The Standby mode offers two options:\r\n      (+) option a) all clocks off except LSI and LSE, RRS bit set (keeps voltage regulator in low power mode).\r\n        SRAM and registers contents are lost except for the SRAM2 content, the RTC registers, RTC backup registers\r\n        and Standby circuitry.\r\n      (+) option b) all clocks off except LSI and LSE, RRS bit cleared (voltage regulator then disabled).\r\n        SRAM and register contents are lost except for the RTC registers, RTC backup registers\r\n        and Standby circuitry.\r\n\r\n      (++) Entry:\r\n          (+++) The Standby mode is entered through HAL_PWR_EnterSTANDBYMode() API.\r\n                SRAM1 and register contents are lost except for registers in the Backup domain and\r\n                Standby circuitry. SRAM2 content can be preserved if the bit RRS is set in PWR_CR3 register.\r\n                To enable this feature, the user can resort to HAL_PWREx_EnableSRAM2ContentRetention() API\r\n                to set RRS bit.\r\n\r\n      (++) Exit:\r\n          (+++) WKUP pin rising edge, RTC alarm or wakeup, tamper event, time-stamp event,\r\n                external reset in NRST pin, IWDG reset.\r\n\r\n      [..]    After waking up from Standby mode, program execution restarts in the same way as after a Reset.\r\n\r\n\r\n    *** Shutdown mode ***\r\n   ======================\r\n     [..]\r\n      In Shutdown mode,\r\n        voltage regulator is disabled, all clocks are off except LSE, RRS bit is cleared.\r\n        SRAM and registers contents are lost except for backup domain registers.\r\n\r\n      (+) Entry:\r\n          The Shutdown mode is entered through HAL_PWREx_EnterSHUTDOWNMode() API.\r\n\r\n      (+) Exit:\r\n          (++) WKUP pin rising edge, RTC alarm or wakeup, tamper event, time-stamp event,\r\n               external reset in NRST pin.\r\n\r\n         [..] After waking up from Shutdown mode, program execution restarts in the same way as after a Reset.\r\n\r\n\r\n   *** Auto-wakeup (AWU) from low-power mode ***\r\n   =============================================\r\n    [..]\r\n      The MCU can be woken up from low-power mode by an RTC Alarm event, an RTC\r\n      Wakeup event, a tamper event or a time-stamp event, without depending on\r\n      an external interrupt (Auto-wakeup mode).\r\n\r\n      (+) RTC auto-wakeup (AWU) from the Stop, Standby and Shutdown modes\r\n\r\n\r\n        (++) To wake up from the Stop mode with an RTC alarm event, it is necessary to\r\n             configure the RTC to generate the RTC alarm using the HAL_RTC_SetAlarm_IT() function.\r\n\r\n        (++) To wake up from the Stop mode with an RTC Tamper or time stamp event, it\r\n             is necessary to configure the RTC to detect the tamper or time stamp event using the\r\n             HAL_RTCEx_SetTimeStamp_IT() or HAL_RTCEx_SetTamper_IT() functions.\r\n\r\n        (++) To wake up from the Stop mode with an RTC WakeUp event, it is necessary to\r\n              configure the RTC to generate the RTC WakeUp event using the HAL_RTCEx_SetWakeUpTimer_IT() function.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n\r\n\r\n/**\r\n  * @brief Configure the voltage threshold detected by the Power Voltage Detector (PVD).\r\n  * @param sConfigPVD: pointer to a PWR_PVDTypeDef structure that contains the PVD\r\n  *        configuration information.\r\n  * @note Refer to the electrical characteristics of your device datasheet for\r\n  *         more details about the voltage thresholds corresponding to each\r\n  *         detection level.\r\n  * @retval None\r\n  */\r\nHAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));\r\n  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));\r\n\r\n  /* Set PLS bits according to PVDLevel value */\r\n  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);\r\n\r\n  /* Clear any previous config. Keep it clear if no event or IT mode is selected */\r\n  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();\r\n  __HAL_PWR_PVD_EXTI_DISABLE_IT();\r\n  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();\r\n  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();\r\n\r\n  /* Configure interrupt mode */\r\n  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)\r\n  {\r\n    __HAL_PWR_PVD_EXTI_ENABLE_IT();\r\n  }\r\n\r\n  /* Configure event mode */\r\n  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)\r\n  {\r\n    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();\r\n  }\r\n\r\n  /* Configure the edge */\r\n  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)\r\n  {\r\n    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();\r\n  }\r\n\r\n  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)\r\n  {\r\n    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();\r\n  }\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enable the Power Voltage Detector (PVD).\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_EnablePVD(void)\r\n{\r\n  SET_BIT(PWR->CR2, PWR_CR2_PVDE);\r\n}\r\n\r\n/**\r\n  * @brief Disable the Power Voltage Detector (PVD).\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_DisablePVD(void)\r\n{\r\n  CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);\r\n}\r\n\r\n\r\n\r\n\r\n/**\r\n  * @brief Enable the WakeUp PINx functionality.\r\n  * @param WakeUpPinPolarity: Specifies which Wake-Up pin to enable.\r\n  *         This parameter can be one of the following legacy values which set the default polarity\r\n  *         i.e. detection on high level (rising edge):\r\n  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5\r\n  *\r\n  *         or one of the following value where the user can explicitly specify the enabled pin and\r\n  *         the chosen polarity:\r\n  *           @arg @ref PWR_WAKEUP_PIN1_HIGH or PWR_WAKEUP_PIN1_LOW\r\n  *           @arg @ref PWR_WAKEUP_PIN2_HIGH or PWR_WAKEUP_PIN2_LOW\r\n  *           @arg @ref PWR_WAKEUP_PIN3_HIGH or PWR_WAKEUP_PIN3_LOW\r\n  *           @arg @ref PWR_WAKEUP_PIN4_HIGH or PWR_WAKEUP_PIN4_LOW\r\n  *           @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW\r\n  * @note  PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity)\r\n{\r\n  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));\r\n\r\n  /* Specifies the Wake-Up pin polarity for the event detection\r\n    (rising or falling edge) */\r\n  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));\r\n\r\n  /* Enable wake-up pin */\r\n  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));\r\n\r\n\r\n}\r\n\r\n/**\r\n  * @brief Disable the WakeUp PINx functionality.\r\n  * @param WakeUpPinx: Specifies the Power Wake-Up pin to disable.\r\n  *         This parameter can be one of the following values:\r\n  *           @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)\r\n{\r\n  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));\r\n\r\n  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enter Sleep or Low-power Sleep mode.\r\n  * @note  In Sleep/Low-power Sleep mode, all I/O pins keep the same state as in Run mode.\r\n  * @param Regulator: Specifies the regulator state in Sleep/Low-power Sleep mode.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref PWR_MAINREGULATOR_ON Sleep mode (regulator in main mode)\r\n  *            @arg @ref PWR_LOWPOWERREGULATOR_ON Low-power Sleep mode (regulator in low-power mode)\r\n  * @note  Low-power Sleep mode is entered from Low-power Run mode. Therefore, if not yet\r\n  *        in Low-power Run mode before calling HAL_PWR_EnterSLEEPMode() with Regulator set\r\n  *        to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the\r\n  *        Flash in power-down monde in setting the SLEEP_PD bit in FLASH_ACR register.\r\n  *        Additionally, the clock frequency must be reduced below 2 MHz.\r\n  *        Setting SLEEP_PD in FLASH_ACR then appropriately reducing the clock frequency must\r\n  *        be done before calling HAL_PWR_EnterSLEEPMode() API.\r\n  * @note  When exiting Low-power Sleep mode, the MCU is in Low-power Run mode. To move in\r\n  *        Run mode, the user must resort to HAL_PWREx_DisableLowPowerRunMode() API.\r\n  * @param SLEEPEntry: Specifies if Sleep mode is entered with WFI or WFE instruction.\r\n  *           This parameter can be one of the following values:\r\n  *            @arg @ref PWR_SLEEPENTRY_WFI enter Sleep or Low-power Sleep mode with WFI instruction\r\n  *            @arg @ref PWR_SLEEPENTRY_WFE enter Sleep or Low-power Sleep mode with WFE instruction\r\n  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as\r\n  *        the interrupt wake up source.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_PWR_REGULATOR(Regulator));\r\n  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));\r\n\r\n  /* Set Regulator parameter */\r\n  if (Regulator == PWR_MAINREGULATOR_ON)\r\n  {\r\n    /* If in low-power run mode at this point, exit it */\r\n    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))\r\n    {\r\n      (void)HAL_PWREx_DisableLowPowerRunMode();\r\n    }\r\n    /* Regulator now in main mode. */\r\n  }\r\n  else\r\n  {\r\n    /* If in run mode, first move to low-power run mode.\r\n       The system clock frequency must be below 2 MHz at this point. */\r\n    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == 0U)\r\n    {\r\n      HAL_PWREx_EnableLowPowerRunMode();\r\n    }\r\n  }\r\n\r\n  /* Clear SLEEPDEEP bit of Cortex System Control Register */\r\n  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));\r\n\r\n  /* Select SLEEP mode entry -------------------------------------------------*/\r\n  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)\r\n  {\r\n    /* Request Wait For Interrupt */\r\n    __WFI();\r\n  }\r\n  else\r\n  {\r\n    /* Request Wait For Event */\r\n    __SEV();\r\n    __WFE();\r\n    __WFE();\r\n  }\r\n\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enter Stop mode\r\n  * @note  This API is named HAL_PWR_EnterSTOPMode to ensure compatibility with legacy code running\r\n  *        on devices where only \"Stop mode\" is mentioned with main or low power regulator ON.\r\n  * @note  In Stop mode, all I/O pins keep the same state as in Run mode.\r\n  * @note  All clocks in the VCORE domain are stopped; the PLL,\r\n  *        the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capability\r\n  *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI\r\n  *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated\r\n  *        only to the peripheral requesting it.\r\n  *        SRAM1, SRAM2 and register contents are preserved.\r\n  *        The BOR is available.\r\n  *        The voltage regulator can be configured either in normal (Stop 0) or low-power mode (Stop 1).\r\n  * @note  When exiting Stop 0 or Stop 1 mode by issuing an interrupt or a wakeup event,\r\n  *         the HSI RC oscillator is selected as system clock.\r\n  * @note  When the voltage regulator operates in low power mode (Stop 1), an additional\r\n  *         startup delay is incurred when waking up.\r\n  *         By keeping the internal regulator ON during Stop mode (Stop 0), the consumption\r\n  *         is higher although the startup time is reduced.\r\n  * @param Regulator: Specifies the regulator state in Stop mode.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref PWR_MAINREGULATOR_ON  Stop 0 mode (main regulator ON)\r\n  *            @arg @ref PWR_LOWPOWERREGULATOR_ON  Stop 1 mode (low power regulator ON)\r\n  * @param STOPEntry: Specifies Stop 0 or Stop 1 mode is entered with WFI or WFE instruction.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.\r\n  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_PWR_REGULATOR(Regulator));\r\n\r\n  if(Regulator == PWR_LOWPOWERREGULATOR_ON)\r\n  {\r\n    HAL_PWREx_EnterSTOP1Mode(STOPEntry);\r\n  }\r\n  else\r\n  {\r\n    HAL_PWREx_EnterSTOP0Mode(STOPEntry);\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief Enter Standby mode.\r\n  * @note  In Standby mode, the PLL, the HSI and the HSE oscillators are switched\r\n  *        off. The voltage regulator is disabled, except when SRAM2 content is preserved\r\n  *        in which case the regulator is in low-power mode.\r\n  *        SRAM1 and register contents are lost except for registers in the Backup domain and\r\n  *        Standby circuitry. SRAM2 content can be preserved if the bit RRS is set in PWR_CR3 register.\r\n  *        To enable this feature, the user can resort to HAL_PWREx_EnableSRAM2ContentRetention() API\r\n  *        to set RRS bit.\r\n  *        The BOR is available.\r\n  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.\r\n  *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() respectively enable Pull Up and\r\n  *        Pull Down state, HAL_PWREx_DisableGPIOPullUp() and HAL_PWREx_DisableGPIOPullDown() disable the\r\n  *        same.\r\n  *        These states are effective in Standby mode only if APC bit is set through\r\n  *        HAL_PWREx_EnablePullUpPullDownConfig() API.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_EnterSTANDBYMode(void)\r\n{\r\n  /* Set Stand-by mode */\r\n  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);\r\n\r\n  /* Set SLEEPDEEP bit of Cortex System Control Register */\r\n  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));\r\n\r\n/* This option is used to ensure that store operations are completed */\r\n#if defined ( __CC_ARM)\r\n  __force_stores();\r\n#endif\r\n  /* Request Wait For Interrupt */\r\n  __WFI();\r\n}\r\n\r\n\r\n\r\n/**\r\n  * @brief Indicate Sleep-On-Exit when returning from Handler mode to Thread mode.\r\n  * @note Set SLEEPONEXIT bit of SCR register. When this bit is set, the processor\r\n  *       re-enters SLEEP mode when an interruption handling is over.\r\n  *       Setting this bit is useful when the processor is expected to run only on\r\n  *       interruptions handling.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_EnableSleepOnExit(void)\r\n{\r\n  /* Set SLEEPONEXIT bit of Cortex System Control Register */\r\n  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));\r\n}\r\n\r\n\r\n/**\r\n  * @brief Disable Sleep-On-Exit feature when returning from Handler mode to Thread mode.\r\n  * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor\r\n  *       re-enters SLEEP mode when an interruption handling is over.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_DisableSleepOnExit(void)\r\n{\r\n  /* Clear SLEEPONEXIT bit of Cortex System Control Register */\r\n  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));\r\n}\r\n\r\n\r\n\r\n/**\r\n  * @brief Enable CORTEX M4 SEVONPEND bit.\r\n  * @note Set SEVONPEND bit of SCR register. When this bit is set, this causes\r\n  *       WFE to wake up when an interrupt moves from inactive to pended.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_EnableSEVOnPend(void)\r\n{\r\n  /* Set SEVONPEND bit of Cortex System Control Register */\r\n  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));\r\n}\r\n\r\n\r\n/**\r\n  * @brief Disable CORTEX M4 SEVONPEND bit.\r\n  * @note Clear SEVONPEND bit of SCR register. When this bit is set, this causes\r\n  *       WFE to wake up when an interrupt moves from inactive to pended.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWR_DisableSEVOnPend(void)\r\n{\r\n  /* Clear SEVONPEND bit of Cortex System Control Register */\r\n  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));\r\n}\r\n\r\n\r\n\r\n\r\n\r\n/**\r\n  * @brief PWR PVD interrupt callback\r\n  * @retval None\r\n  */\r\n__weak void HAL_PWR_PVDCallback(void)\r\n{\r\n  /* NOTE : This function should not be modified; when the callback is needed,\r\n            the HAL_PWR_PVDCallback can be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_PWR_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_pwr_ex.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_pwr_ex.c\r\n  * @author  MCD Application Team\r\n  * @brief   Extended PWR HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the Power Controller (PWR) peripheral:\r\n  *           + Extended Initialization and de-initialization functions\r\n  *           + Extended Peripheral Control functions\r\n  *\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup PWREx PWREx\r\n  * @brief PWR Extended HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_PWR_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n\r\n\r\n#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)\r\n#define PWR_PORTF_AVAILABLE_PINS   0x0000FFFFU /* PF0..PF15 */\r\n#define PWR_PORTG_AVAILABLE_PINS   0x000007FFU /* PG0..PG10 */\r\n#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB) || defined (STM32G491xx) || defined (STM32G4A1xx)\r\n#define PWR_PORTF_AVAILABLE_PINS   0x00000607U /* PF0..PF2 and PF9 and PF10 */\r\n#define PWR_PORTG_AVAILABLE_PINS   0x00000400U /* PG10 */\r\n#endif\r\n\r\n/** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines\r\n  * @{\r\n  */\r\n\r\n/** @defgroup PWREx_PVM_Mode_Mask PWR PVM Mode Mask\r\n  * @{\r\n  */\r\n#define PVM_MODE_IT               0x00010000U    /*!< Mask for interruption yielded by PVM threshold crossing */\r\n#define PVM_MODE_EVT              0x00020000U    /*!< Mask for event yielded by PVM threshold crossing        */\r\n#define PVM_RISING_EDGE           0x00000001U    /*!< Mask for rising edge set as PVM trigger                 */\r\n#define PVM_FALLING_EDGE          0x00000002U    /*!< Mask for falling edge set as PVM trigger                */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value\r\n  * @{\r\n  */\r\n#define PWR_FLAG_SETTING_DELAY_US                      50UL   /*!< Time out value for REGLPF and VOSF flags setting */\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n\r\n/* Private macro -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @defgroup PWREx_Exported_Functions PWR Extended Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions\r\n  *  @brief   Extended Peripheral Control functions\r\n  *\r\n@verbatim\r\n ===============================================================================\r\n              ##### Extended Peripheral Initialization and de-initialization functions #####\r\n ===============================================================================\r\n    [..]\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n\r\n/**\r\n  * @brief Return Voltage Scaling Range.\r\n  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2\r\n  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)\r\n  */\r\nuint32_t HAL_PWREx_GetVoltageRange(void)\r\n{\r\n  if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)\r\n  {\r\n    return PWR_REGULATOR_VOLTAGE_SCALE2;\r\n  }\r\n  else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)\r\n  {\r\n    /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */\r\n    return PWR_REGULATOR_VOLTAGE_SCALE1;\r\n  }\r\n  else\r\n  {\r\n    return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;\r\n  }\r\n}\r\n\r\n\r\n\r\n/**\r\n  * @brief Configure the main internal regulator output voltage.\r\n  * @param  VoltageScaling: specifies the regulator output voltage to achieve\r\n  *         a tradeoff between performance and power consumption.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when available, Regulator voltage output range 1 boost mode,\r\n  *                                                typical output voltage at 1.28 V,\r\n  *                                                system frequency up to 170 MHz.\r\n  *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode,\r\n  *                                                typical output voltage at 1.2 V,\r\n  *                                                system frequency up to 150 MHz.\r\n  *            @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode,\r\n  *                                                typical output voltage at 1.0 V,\r\n  *                                                system frequency up to 26 MHz.\r\n  * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to\r\n  *        a value below 26 MHz before calling HAL_PWREx_ControlVoltageScaling() API.\r\n  *        When moving from Range 2 to Range 1, the system frequency can be increased to\r\n  *        a value up to 150 MHz after calling HAL_PWREx_ControlVoltageScaling() API.\r\n  *        When moving from Range 1 to Boost Mode Range 1, the system frequency can be increased to\r\n  *        a value up to 170 MHz after calling HAL_PWREx_ControlVoltageScaling() API.\r\n  * @note  When moving from Range 2 to Range 1, the API waits for VOSF flag to be\r\n  *        cleared before returning the status. If the flag is not cleared within\r\n  *        50 microseconds, HAL_TIMEOUT status is reported.\r\n  * @retval HAL Status\r\n  */\r\nHAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)\r\n{\r\n  uint32_t wait_loop_index;\r\n\r\n  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));\r\n\r\n  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)\r\n  {\r\n    /* If current range is range 2 */\r\n    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)\r\n    {\r\n      /* Make sure Range 1 Boost is enabled */\r\n      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);\r\n\r\n      /* Set Range 1 */\r\n      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);\r\n\r\n      /* Wait until VOSF is cleared */\r\n      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;\r\n      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))\r\n      {\r\n        wait_loop_index--;\r\n      }\r\n      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))\r\n      {\r\n        return HAL_TIMEOUT;\r\n      }\r\n    }\r\n    /* If current range is range 1 normal or boost mode */\r\n    else\r\n    {\r\n      /* Enable Range 1 Boost (no issue if bit already reset) */\r\n      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);\r\n    }\r\n  }\r\n  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)\r\n  {\r\n    /* If current range is range 2 */\r\n    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)\r\n    {\r\n      /* Make sure Range 1 Boost is disabled */\r\n      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);\r\n\r\n      /* Set Range 1 */\r\n      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);\r\n\r\n      /* Wait until VOSF is cleared */\r\n      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;\r\n      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))\r\n      {\r\n        wait_loop_index--;\r\n      }\r\n      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))\r\n      {\r\n        return HAL_TIMEOUT;\r\n      }\r\n    }\r\n     /* If current range is range 1 normal or boost mode */\r\n    else\r\n    {\r\n      /* Disable Range 1 Boost (no issue if bit already set) */\r\n      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* Set Range 2 */\r\n    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);\r\n    /* No need to wait for VOSF to be cleared for this transition */\r\n    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */\r\n  }\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enable battery charging.\r\n  *        When VDD is present, charge the external battery on VBAT through an internal resistor.\r\n  * @param  ResistorSelection: specifies the resistor impedance.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5     5 kOhms resistor\r\n  *            @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)\r\n{\r\n  assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));\r\n\r\n  /* Specify resistor selection */\r\n  MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);\r\n\r\n  /* Enable battery charging */\r\n  SET_BIT(PWR->CR4, PWR_CR4_VBE);\r\n}\r\n\r\n\r\n/**\r\n  * @brief Disable battery charging.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisableBatteryCharging(void)\r\n{\r\n  CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enable Internal Wake-up Line.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnableInternalWakeUpLine(void)\r\n{\r\n  SET_BIT(PWR->CR3, PWR_CR3_EIWF);\r\n}\r\n\r\n\r\n/**\r\n  * @brief Disable Internal Wake-up Line.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisableInternalWakeUpLine(void)\r\n{\r\n  CLEAR_BIT(PWR->CR3, PWR_CR3_EIWF);\r\n}\r\n\r\n\r\n\r\n/**\r\n  * @brief Enable GPIO pull-up state in Standby and Shutdown modes.\r\n  * @note  Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in\r\n  *        pull-up state in Standby and Shutdown modes.\r\n  * @note  This state is effective in Standby and Shutdown modes only if APC bit\r\n  *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.\r\n  * @note  The configuration is lost when exiting the Shutdown mode due to the\r\n  *        power-on reset, maintained when exiting the Standby mode.\r\n  * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding\r\n  *        PDy bit of PWR_PDCRx register is cleared unless it is reserved.\r\n  * @note  Even if a PUy bit to set is reserved, the other PUy bits entered as input\r\n  *        parameter at the same time are set.\r\n  * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_G\r\n  *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.\r\n  * @param  GPIONumber: Specify the I/O pins numbers.\r\n  *         This parameter can be one of the following values:\r\n  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less\r\n  *         I/O pins are available) or the logical OR of several of them to set\r\n  *         several bits for a given port in a single API call.\r\n  * @retval HAL Status\r\n  */\r\nHAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  assert_param(IS_PWR_GPIO(GPIO));\r\n  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));\r\n\r\n  switch (GPIO)\r\n  {\r\n    case PWR_GPIO_A:\r\n       SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));\r\n       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));\r\n       break;\r\n    case PWR_GPIO_B:\r\n       SET_BIT(PWR->PUCRB, GPIONumber);\r\n       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));\r\n       break;\r\n    case PWR_GPIO_C:\r\n       SET_BIT(PWR->PUCRC, GPIONumber);\r\n       CLEAR_BIT(PWR->PDCRC, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_D:\r\n       SET_BIT(PWR->PUCRD, GPIONumber);\r\n       CLEAR_BIT(PWR->PDCRD, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_E:\r\n       SET_BIT(PWR->PUCRE, GPIONumber);\r\n       CLEAR_BIT(PWR->PDCRE, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_F:\r\n       SET_BIT(PWR->PUCRF, (GPIONumber & PWR_PORTF_AVAILABLE_PINS));\r\n       CLEAR_BIT(PWR->PDCRF, (GPIONumber & PWR_PORTF_AVAILABLE_PINS));\r\n       break;\r\n    case PWR_GPIO_G:\r\n       SET_BIT(PWR->PUCRG, (GPIONumber & PWR_PORTG_AVAILABLE_PINS));\r\n       CLEAR_BIT(PWR->PDCRG, ((GPIONumber & PWR_PORTG_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_10))));\r\n       break;\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n\r\n/**\r\n  * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes.\r\n  * @note  Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O\r\n  *        in pull-up state in Standby and Shutdown modes.\r\n  * @note  Even if a PUy bit to reset is reserved, the other PUy bits entered as input\r\n  *        parameter at the same time are reset.\r\n  * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_G\r\n  *          (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.\r\n  * @param  GPIONumber: Specify the I/O pins numbers.\r\n  *         This parameter can be one of the following values:\r\n  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less\r\n  *         I/O pins are available) or the logical OR of several of them to reset\r\n  *         several bits for a given port in a single API call.\r\n  * @retval HAL Status\r\n  */\r\nHAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  assert_param(IS_PWR_GPIO(GPIO));\r\n  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));\r\n\r\n  switch (GPIO)\r\n  {\r\n    case PWR_GPIO_A:\r\n       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));\r\n       break;\r\n    case PWR_GPIO_B:\r\n       CLEAR_BIT(PWR->PUCRB, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_C:\r\n       CLEAR_BIT(PWR->PUCRC, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_D:\r\n       CLEAR_BIT(PWR->PUCRD, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_E:\r\n       CLEAR_BIT(PWR->PUCRE, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_F:\r\n       CLEAR_BIT(PWR->PUCRF, (GPIONumber & PWR_PORTF_AVAILABLE_PINS));\r\n       break;\r\n    case PWR_GPIO_G:\r\n       CLEAR_BIT(PWR->PUCRG, (GPIONumber & PWR_PORTG_AVAILABLE_PINS));\r\n       break;\r\n    default:\r\n       status = HAL_ERROR;\r\n       break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n\r\n\r\n/**\r\n  * @brief Enable GPIO pull-down state in Standby and Shutdown modes.\r\n  * @note  Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in\r\n  *        pull-down state in Standby and Shutdown modes.\r\n  * @note  This state is effective in Standby and Shutdown modes only if APC bit\r\n  *        is set through HAL_PWREx_EnablePullUpPullDownConfig() API.\r\n  * @note  The configuration is lost when exiting the Shutdown mode due to the\r\n  *        power-on reset, maintained when exiting the Standby mode.\r\n  * @note  To avoid any conflict at Standby and Shutdown modes exits, the corresponding\r\n  *        PUy bit of PWR_PUCRx register is cleared unless it is reserved.\r\n  * @note  Even if a PDy bit to set is reserved, the other PDy bits entered as input\r\n  *        parameter at the same time are set.\r\n  * @param  GPIO: Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_G\r\n  *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.\r\n  * @param  GPIONumber: Specify the I/O pins numbers.\r\n  *         This parameter can be one of the following values:\r\n  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less\r\n  *         I/O pins are available) or the logical OR of several of them to set\r\n  *         several bits for a given port in a single API call.\r\n  * @retval HAL Status\r\n  */\r\nHAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  assert_param(IS_PWR_GPIO(GPIO));\r\n  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));\r\n\r\n  switch (GPIO)\r\n  {\r\n    case PWR_GPIO_A:\r\n       SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));\r\n       CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));\r\n       break;\r\n    case PWR_GPIO_B:\r\n       SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));\r\n       CLEAR_BIT(PWR->PUCRB, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_C:\r\n       SET_BIT(PWR->PDCRC, GPIONumber);\r\n       CLEAR_BIT(PWR->PUCRC, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_D:\r\n       SET_BIT(PWR->PDCRD, GPIONumber);\r\n       CLEAR_BIT(PWR->PUCRD, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_E:\r\n       SET_BIT(PWR->PDCRE, GPIONumber);\r\n       CLEAR_BIT(PWR->PUCRE, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_F:\r\n       SET_BIT(PWR->PDCRF, (GPIONumber & PWR_PORTF_AVAILABLE_PINS));\r\n       CLEAR_BIT(PWR->PUCRF, (GPIONumber & PWR_PORTF_AVAILABLE_PINS));\r\n       break;\r\n    case PWR_GPIO_G:\r\n       SET_BIT(PWR->PDCRG, ((GPIONumber & PWR_PORTG_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_10))));\r\n       CLEAR_BIT(PWR->PUCRG, (GPIONumber & PWR_PORTG_AVAILABLE_PINS));\r\n       break;\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n\r\n/**\r\n  * @brief Disable GPIO pull-down state in Standby and Shutdown modes.\r\n  * @note  Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O\r\n  *        in pull-down state in Standby and Shutdown modes.\r\n  * @note  Even if a PDy bit to reset is reserved, the other PDy bits entered as input\r\n  *        parameter at the same time are reset.\r\n  * @param  GPIO: Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_G\r\n  *         (or PWR_GPIO_I depending on the devices) to select the GPIO peripheral.\r\n  * @param  GPIONumber: Specify the I/O pins numbers.\r\n  *         This parameter can be one of the following values:\r\n  *         PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for the port where less\r\n  *         I/O pins are available) or the logical OR of several of them to reset\r\n  *         several bits for a given port in a single API call.\r\n  * @retval HAL Status\r\n  */\r\nHAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  assert_param(IS_PWR_GPIO(GPIO));\r\n  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));\r\n\r\n  switch (GPIO)\r\n  {\r\n    case PWR_GPIO_A:\r\n       CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13|PWR_GPIO_BIT_15))));\r\n       break;\r\n    case PWR_GPIO_B:\r\n       CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));\r\n       break;\r\n    case PWR_GPIO_C:\r\n       CLEAR_BIT(PWR->PDCRC, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_D:\r\n       CLEAR_BIT(PWR->PDCRD, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_E:\r\n       CLEAR_BIT(PWR->PDCRE, GPIONumber);\r\n       break;\r\n    case PWR_GPIO_F:\r\n       CLEAR_BIT(PWR->PDCRF, (GPIONumber & PWR_PORTF_AVAILABLE_PINS));\r\n       break;\r\n    case PWR_GPIO_G:\r\n       CLEAR_BIT(PWR->PDCRG, ((GPIONumber & PWR_PORTG_AVAILABLE_PINS) & (~(PWR_GPIO_BIT_10))));\r\n       break;\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n\r\n\r\n/**\r\n  * @brief Enable pull-up and pull-down configuration.\r\n  * @note  When APC bit is set, the I/O pull-up and pull-down configurations defined in\r\n  *        PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes.\r\n  * @note  Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding\r\n  *        PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher).\r\n  *        HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there\r\n  *        is no conflict when setting PUy or PDy bit.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnablePullUpPullDownConfig(void)\r\n{\r\n  SET_BIT(PWR->CR3, PWR_CR3_APC);\r\n}\r\n\r\n\r\n/**\r\n  * @brief Disable pull-up and pull-down configuration.\r\n  * @note  When APC bit is cleared, the I/O pull-up and pull-down configurations defined in\r\n  *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisablePullUpPullDownConfig(void)\r\n{\r\n  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);\r\n}\r\n\r\n\r\n\r\n/**\r\n  * @brief Enable SRAM2 content retention in Standby mode.\r\n  * @note  When RRS bit is set, SRAM2 is powered by the low-power regulator in\r\n  *         Standby mode and its content is kept.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnableSRAM2ContentRetention(void)\r\n{\r\n  SET_BIT(PWR->CR3, PWR_CR3_RRS);\r\n}\r\n\r\n\r\n/**\r\n  * @brief Disable SRAM2 content retention in Standby mode.\r\n  * @note  When RRS bit is reset, SRAM2 is powered off in Standby mode\r\n  *        and its content is lost.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisableSRAM2ContentRetention(void)\r\n{\r\n  CLEAR_BIT(PWR->CR3, PWR_CR3_RRS);\r\n}\r\n\r\n\r\n\r\n\r\n#if defined(PWR_CR2_PVME1)\r\n/**\r\n  * @brief Enable the Power Voltage Monitoring 1: VDDA versus FASTCOMP minimum voltage.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnablePVM1(void)\r\n{\r\n  SET_BIT(PWR->CR2, PWR_PVM_1);\r\n}\r\n\r\n/**\r\n  * @brief Disable the Power Voltage Monitoring 1: VDDA versus FASTCOMP minimum voltage.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisablePVM1(void)\r\n{\r\n  CLEAR_BIT(PWR->CR2, PWR_PVM_1);\r\n}\r\n#endif /* PWR_CR2_PVME1 */\r\n\r\n\r\n#if defined(PWR_CR2_PVME2)\r\n/**\r\n  * @brief Enable the Power Voltage Monitoring 2: VDDA versus FASTDAC minimum voltage.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnablePVM2(void)\r\n{\r\n  SET_BIT(PWR->CR2, PWR_PVM_2);\r\n}\r\n\r\n/**\r\n  * @brief Disable the Power Voltage Monitoring 2: VDDA versus FASTDAC minimum voltage.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisablePVM2(void)\r\n{\r\n  CLEAR_BIT(PWR->CR2, PWR_PVM_2);\r\n}\r\n#endif /* PWR_CR2_PVME2 */\r\n\r\n\r\n/**\r\n  * @brief Enable the Power Voltage Monitoring 3: VDDA versus ADC minimum voltage 1.62V.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnablePVM3(void)\r\n{\r\n  SET_BIT(PWR->CR2, PWR_PVM_3);\r\n}\r\n\r\n/**\r\n  * @brief Disable the Power Voltage Monitoring 3: VDDA versus ADC minimum voltage 1.62V.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisablePVM3(void)\r\n{\r\n  CLEAR_BIT(PWR->CR2, PWR_PVM_3);\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enable the Power Voltage Monitoring 4: VDDA versus OPAMP/DAC minimum voltage 1.8V.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnablePVM4(void)\r\n{\r\n  SET_BIT(PWR->CR2, PWR_PVM_4);\r\n}\r\n\r\n/**\r\n  * @brief Disable the Power Voltage Monitoring 4: VDDA versus OPAMP/DAC minimum voltage 1.8V.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisablePVM4(void)\r\n{\r\n  CLEAR_BIT(PWR->CR2, PWR_PVM_4);\r\n}\r\n\r\n\r\n\r\n\r\n/**\r\n  * @brief Configure the Peripheral Voltage Monitoring (PVM).\r\n  * @param sConfigPVM: pointer to a PWR_PVMTypeDef structure that contains the\r\n  *        PVM configuration information.\r\n  * @note The API configures a single PVM according to the information contained\r\n  *       in the input structure. To configure several PVMs, the API must be singly\r\n  *       called for each PVM used.\r\n  * @note Refer to the electrical characteristics of your device datasheet for\r\n  *         more details about the voltage thresholds corresponding to each\r\n  *         detection level and to each monitored supply.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType));\r\n  assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode));\r\n\r\n\r\n  /* Configure EXTI 35 to 38 interrupts if so required:\r\n     scan through PVMType to detect which PVMx is set and\r\n     configure the corresponding EXTI line accordingly. */\r\n  switch (sConfigPVM->PVMType)\r\n  {\r\n#if defined(PWR_CR2_PVME1)\r\n    case PWR_PVM_1:\r\n      /* Clear any previous config. Keep it clear if no event or IT mode is selected */\r\n      __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();\r\n      __HAL_PWR_PVM1_EXTI_DISABLE_IT();\r\n      __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();\r\n      __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();\r\n\r\n      /* Configure interrupt mode */\r\n      if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)\r\n      {\r\n        __HAL_PWR_PVM1_EXTI_ENABLE_IT();\r\n      }\r\n\r\n      /* Configure event mode */\r\n      if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)\r\n      {\r\n        __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();\r\n      }\r\n\r\n      /* Configure the edge */\r\n      if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)\r\n      {\r\n        __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();\r\n      }\r\n\r\n      if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)\r\n      {\r\n        __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();\r\n      }\r\n      break;\r\n#endif /* PWR_CR2_PVME1 */\r\n\r\n#if defined(PWR_CR2_PVME2)\r\n    case PWR_PVM_2:\r\n      /* Clear any previous config. Keep it clear if no event or IT mode is selected */\r\n      __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();\r\n      __HAL_PWR_PVM2_EXTI_DISABLE_IT();\r\n      __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();\r\n      __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();\r\n\r\n      /* Configure interrupt mode */\r\n      if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)\r\n      {\r\n        __HAL_PWR_PVM2_EXTI_ENABLE_IT();\r\n      }\r\n\r\n      /* Configure event mode */\r\n      if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)\r\n      {\r\n        __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();\r\n      }\r\n\r\n      /* Configure the edge */\r\n      if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)\r\n      {\r\n        __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();\r\n      }\r\n\r\n      if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)\r\n      {\r\n        __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();\r\n      }\r\n      break;\r\n#endif /* PWR_CR2_PVME2 */\r\n\r\n    case PWR_PVM_3:\r\n      /* Clear any previous config. Keep it clear if no event or IT mode is selected */\r\n      __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();\r\n      __HAL_PWR_PVM3_EXTI_DISABLE_IT();\r\n      __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();\r\n      __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();\r\n\r\n      /* Configure interrupt mode */\r\n      if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)\r\n      {\r\n        __HAL_PWR_PVM3_EXTI_ENABLE_IT();\r\n      }\r\n\r\n      /* Configure event mode */\r\n      if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)\r\n      {\r\n        __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();\r\n      }\r\n\r\n      /* Configure the edge */\r\n      if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)\r\n      {\r\n        __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();\r\n      }\r\n\r\n      if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)\r\n      {\r\n        __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();\r\n      }\r\n      break;\r\n\r\n    case PWR_PVM_4:\r\n      /* Clear any previous config. Keep it clear if no event or IT mode is selected */\r\n      __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();\r\n      __HAL_PWR_PVM4_EXTI_DISABLE_IT();\r\n      __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();\r\n      __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();\r\n\r\n      /* Configure interrupt mode */\r\n      if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)\r\n      {\r\n        __HAL_PWR_PVM4_EXTI_ENABLE_IT();\r\n      }\r\n\r\n      /* Configure event mode */\r\n      if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)\r\n      {\r\n        __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();\r\n      }\r\n\r\n      /* Configure the edge */\r\n      if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)\r\n      {\r\n        __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();\r\n      }\r\n\r\n      if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)\r\n      {\r\n        __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();\r\n      }\r\n      break;\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enter Low-power Run mode\r\n  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.\r\n  * @note  When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the\r\n  *        Flash in power-down monde in setting the RUN_PD bit in FLASH_ACR register.\r\n  *        Additionally, the clock frequency must be reduced below 2 MHz.\r\n  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must\r\n  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnableLowPowerRunMode(void)\r\n{\r\n  /* Set Regulator parameter */\r\n  SET_BIT(PWR->CR1, PWR_CR1_LPR);\r\n}\r\n\r\n\r\n/**\r\n  * @brief Exit Low-power Run mode.\r\n  * @note  Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that\r\n  *        REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode\r\n  *        returns HAL_TIMEOUT status). The system clock frequency can then be\r\n  *        increased above 2 MHz.\r\n  * @retval HAL Status\r\n  */\r\nHAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)\r\n{\r\n  uint32_t wait_loop_index;\r\n\r\n  /* Clear LPR bit */\r\n  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);\r\n\r\n  /* Wait until REGLPF is reset */\r\n  wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000U));\r\n  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))\r\n  {\r\n    wait_loop_index--;\r\n  }\r\n  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))\r\n  {\r\n    return HAL_TIMEOUT;\r\n  }\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enter Stop 0 mode.\r\n  * @note  In Stop 0 mode, main and low voltage regulators are ON.\r\n  * @note  In Stop 0 mode, all I/O pins keep the same state as in Run mode.\r\n  * @note  All clocks in the VCORE domain are stopped; the PLL, the HSI\r\n  *        and the HSE oscillators are disabled. Some peripherals with the wakeup capability\r\n  *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI\r\n  *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated\r\n  *        only to the peripheral requesting it.\r\n  *        SRAM1, SRAM2 and register contents are preserved.\r\n  *        The BOR is available.\r\n  * @note  When exiting Stop 0 mode by issuing an interrupt or a wakeup event,\r\n  *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register\r\n  *         is set; the HSI oscillator is selected if STOPWUCK is cleared.\r\n  * @note  By keeping the internal regulator ON during Stop 0 mode, the consumption\r\n  *         is higher although the startup time is reduced.\r\n  * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction\r\n  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));\r\n\r\n  /* Stop 0 mode with Main Regulator */\r\n  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);\r\n\r\n  /* Set SLEEPDEEP bit of Cortex System Control Register */\r\n  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));\r\n\r\n  /* Select Stop mode entry --------------------------------------------------*/\r\n  if(STOPEntry == PWR_STOPENTRY_WFI)\r\n  {\r\n    /* Request Wait For Interrupt */\r\n    __WFI();\r\n  }\r\n  else\r\n  {\r\n    /* Request Wait For Event */\r\n    __SEV();\r\n    __WFE();\r\n    __WFE();\r\n  }\r\n\r\n  /* Reset SLEEPDEEP bit of Cortex System Control Register */\r\n  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));\r\n}\r\n\r\n\r\n/**\r\n  * @brief Enter Stop 1 mode.\r\n  * @note  In Stop 1 mode, only low power voltage regulator is ON.\r\n  * @note  In Stop 1 mode, all I/O pins keep the same state as in Run mode.\r\n  * @note  All clocks in the VCORE domain are stopped; the PLL, the HSI\r\n  *        and the HSE oscillators are disabled. Some peripherals with the wakeup capability\r\n  *        (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI\r\n  *        after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated\r\n  *        only to the peripheral requesting it.\r\n  *        SRAM1, SRAM2 and register contents are preserved.\r\n  *        The BOR is available.\r\n  * @note  When exiting Stop 1 mode by issuing an interrupt or a wakeup event,\r\n  *         the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register\r\n  *         is set.\r\n  * @note  Due to low power mode, an additional startup delay is incurred when waking up from Stop 1 mode.\r\n  * @param STOPEntry  specifies if Stop mode in entered with WFI or WFE instruction.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction\r\n  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));\r\n\r\n  /* Stop 1 mode with Low-Power Regulator */\r\n  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);\r\n\r\n  /* Set SLEEPDEEP bit of Cortex System Control Register */\r\n  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));\r\n\r\n  /* Select Stop mode entry --------------------------------------------------*/\r\n  if(STOPEntry == PWR_STOPENTRY_WFI)\r\n  {\r\n    /* Request Wait For Interrupt */\r\n    __WFI();\r\n  }\r\n  else\r\n  {\r\n    /* Request Wait For Event */\r\n    __SEV();\r\n    __WFE();\r\n    __WFE();\r\n  }\r\n\r\n  /* Reset SLEEPDEEP bit of Cortex System Control Register */\r\n  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));\r\n}\r\n\r\n\r\n\r\n\r\n/**\r\n  * @brief Enter Shutdown mode.\r\n  * @note  In Shutdown mode, the PLL, the HSI, the LSI and the HSE oscillators are switched\r\n  *        off. The voltage regulator is disabled and Vcore domain is powered off.\r\n  *        SRAM1, SRAM2 and registers contents are lost except for registers in the Backup domain.\r\n  *        The BOR is not available.\r\n  * @note  The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnterSHUTDOWNMode(void)\r\n{\r\n\r\n  /* Set Shutdown mode */\r\n  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);\r\n\r\n  /* Set SLEEPDEEP bit of Cortex System Control Register */\r\n  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));\r\n\r\n/* This option is used to ensure that store operations are completed */\r\n#if defined ( __CC_ARM)\r\n  __force_stores();\r\n#endif\r\n  /* Request Wait For Interrupt */\r\n  __WFI();\r\n}\r\n\r\n\r\n\r\n\r\n/**\r\n  * @brief This function handles the PWR PVD/PVMx interrupt request.\r\n  * @note This API should be called under the PVD_PVM_IRQHandler().\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_PVD_PVM_IRQHandler(void)\r\n{\r\n  /* Check PWR exti flag */\r\n  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U)\r\n  {\r\n    /* PWR PVD interrupt user callback */\r\n    HAL_PWR_PVDCallback();\r\n\r\n    /* Clear PVD exti pending bit */\r\n    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();\r\n  }\r\n  /* Next, successively check PVMx exti flags */\r\n#if defined(PWR_CR2_PVME1)\r\n  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U)\r\n  {\r\n    /* PWR PVM1 interrupt user callback */\r\n    HAL_PWREx_PVM1Callback();\r\n\r\n    /* Clear PVM1 exti pending bit */\r\n    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();\r\n  }\r\n#endif /* PWR_CR2_PVME1 */\r\n#if defined(PWR_CR2_PVME2)\r\n  if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0U)\r\n  {\r\n    /* PWR PVM2 interrupt user callback */\r\n    HAL_PWREx_PVM2Callback();\r\n\r\n    /* Clear PVM2 exti pending bit */\r\n    __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();\r\n  }\r\n#endif /* PWR_CR2_PVME2 */\r\n  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U)\r\n  {\r\n    /* PWR PVM3 interrupt user callback */\r\n    HAL_PWREx_PVM3Callback();\r\n\r\n    /* Clear PVM3 exti pending bit */\r\n    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();\r\n  }\r\n  if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0U)\r\n  {\r\n    /* PWR PVM4 interrupt user callback */\r\n    HAL_PWREx_PVM4Callback();\r\n\r\n    /* Clear PVM4 exti pending bit */\r\n    __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();\r\n  }\r\n}\r\n\r\n\r\n#if defined(PWR_CR2_PVME1)\r\n/**\r\n  * @brief PWR PVM1 interrupt callback\r\n  * @retval None\r\n  */\r\n__weak void HAL_PWREx_PVM1Callback(void)\r\n{\r\n  /* NOTE : This function should not be modified; when the callback is needed,\r\n            HAL_PWREx_PVM1Callback() API can be implemented in the user file\r\n   */\r\n}\r\n#endif /* PWR_CR2_PVME1 */\r\n\r\n#if defined(PWR_CR2_PVME2)\r\n/**\r\n  * @brief PWR PVM2 interrupt callback\r\n  * @retval None\r\n  */\r\n__weak void HAL_PWREx_PVM2Callback(void)\r\n{\r\n  /* NOTE : This function should not be modified; when the callback is needed,\r\n            HAL_PWREx_PVM2Callback() API can be implemented in the user file\r\n   */\r\n}\r\n#endif /* PWR_CR2_PVME2 */\r\n\r\n/**\r\n  * @brief PWR PVM3 interrupt callback\r\n  * @retval None\r\n  */\r\n__weak void HAL_PWREx_PVM3Callback(void)\r\n{\r\n  /* NOTE : This function should not be modified; when the callback is needed,\r\n            HAL_PWREx_PVM3Callback() API can be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief PWR PVM4 interrupt callback\r\n  * @retval None\r\n  */\r\n__weak void HAL_PWREx_PVM4Callback(void)\r\n{\r\n  /* NOTE : This function should not be modified; when the callback is needed,\r\n            HAL_PWREx_PVM4Callback() API can be implemented in the user file\r\n   */\r\n}\r\n\r\n#if defined(PWR_CR3_UCPD_STDBY)\r\n/**\r\n  * @brief Enable UCPD configuration memorization in Standby.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnableUCPDStandbyMode(void)\r\n{\r\n  /* Memorize UCPD configuration when entering standby mode */\r\n  SET_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);\r\n}\r\n\r\n/**\r\n  * @brief Disable UCPD configuration memorization in Standby.\r\n  * @note  This function must be called on exiting the Standby mode and before any UCPD\r\n  *        configuration update.\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisableUCPDStandbyMode(void)\r\n{\r\n  /* Write 0 immediately after Standby exit when using UCPD,\r\n     and before writing any UCPD registers */\r\n  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);\r\n}\r\n#endif /* PWR_CR3_UCPD_STDBY */\r\n\r\n#if defined(PWR_CR3_UCPD_DBDIS)\r\n/**\r\n  * @brief Enable the USB Type-C dead battery pull-down behavior\r\n  *        on UCPDx_CC1 and UCPDx_CC2 pins\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_EnableUCPDDeadBattery(void)\r\n{\r\n  /* Write 0 to enable the USB Type-C dead battery pull-down behavior */\r\n  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);\r\n}\r\n\r\n/**\r\n  * @brief Disable the USB Type-C dead battery pull-down behavior\r\n  *        on UCPDx_CC1 and UCPDx_CC2 pins\r\n  * @note After exiting reset, the USB Type-C dead battery behavior will be enabled,\r\n  *       which may have a pull-down effect on CC1 and CC2 pins.\r\n  *       It is recommended to disable it in all cases, either to stop this pull-down\r\n  *       or to hand over control to the UCPD (which should therefore be\r\n  *       initialized before doing the disable).\r\n  * @retval None\r\n  */\r\nvoid HAL_PWREx_DisableUCPDDeadBattery(void)\r\n{\r\n  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */\r\n  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);\r\n}\r\n#endif /* PWR_CR3_UCPD_DBDIS */\r\n\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_PWR_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_rcc.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_rcc.c\r\n  * @author  MCD Application Team\r\n  * @brief   RCC HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the Reset and Clock Control (RCC) peripheral:\r\n  *           + Initialization and de-initialization functions\r\n  *           + Peripheral Control functions\r\n  *\r\n  @verbatim\r\n  ==============================================================================\r\n                      ##### RCC specific features #####\r\n  ==============================================================================\r\n    [..]\r\n      After reset the device is running from High Speed Internal oscillator\r\n      (16 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache\r\n      and I-Cache are disabled, and all peripherals are off except internal\r\n      SRAM, Flash and JTAG.\r\n\r\n      (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) buses:\r\n          all peripherals mapped on these buses are running at HSI speed.\r\n      (+) The clock for all peripherals is switched off, except the SRAM and FLASH.\r\n      (+) All GPIOs are in analog mode, except the JTAG pins which\r\n          are assigned to be used for debug purpose.\r\n\r\n    [..]\r\n      Once the device started from reset, the user application has to:\r\n      (+) Configure the clock source to be used to drive the System clock\r\n          (if the application needs higher frequency/performance)\r\n      (+) Configure the System clock frequency and Flash settings\r\n      (+) Configure the AHB and APB buses prescalers\r\n      (+) Enable the clock for the peripheral(s) to be used\r\n      (+) Configure the clock source(s) for peripherals which clocks are not\r\n          derived from the System clock (USB, RNG, USART, LPUART, FDCAN, some TIMERs,\r\n          UCPD, I2S, I2C, LPTIM, ADC, QSPI)\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file in\r\n  * the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup RCC RCC\r\n  * @brief RCC HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_RCC_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/** @defgroup RCC_Private_Constants RCC Private Constants\r\n * @{\r\n */\r\n#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT\r\n#define HSI_TIMEOUT_VALUE          2U                /* 2 ms (minimum Tick + 1) */\r\n#define LSI_TIMEOUT_VALUE          2U                /* 2 ms (minimum Tick + 1) */\r\n#define HSI48_TIMEOUT_VALUE        2U                /* 2 ms (minimum Tick + 1) */\r\n#define PLL_TIMEOUT_VALUE          2U                /* 2 ms (minimum Tick + 1) */\r\n#define CLOCKSWITCH_TIMEOUT_VALUE  5000U             /* 5 s    */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private macro -------------------------------------------------------------*/\r\n/** @defgroup RCC_Private_Macros RCC Private Macros\r\n  * @{\r\n  */\r\n#define RCC_GET_MCO_GPIO_PIN(__RCC_MCOx__)   ((__RCC_MCOx__) & GPIO_PIN_MASK)\r\n\r\n#define RCC_GET_MCO_GPIO_AF(__RCC_MCOx__)    (((__RCC_MCOx__) & RCC_MCO_GPIOAF_MASK) >> RCC_MCO_GPIOAF_POS)\r\n\r\n#define RCC_GET_MCO_GPIO_INDEX(__RCC_MCOx__) (((__RCC_MCOx__) & RCC_MCO_GPIOPORT_MASK) >> RCC_MCO_GPIOPORT_POS)\r\n\r\n#define RCC_GET_MCO_GPIO_PORT(__RCC_MCOx__)  (AHB2PERIPH_BASE + ((0x00000400UL) * RCC_GET_MCO_GPIO_INDEX(__RCC_MCOx__)))\r\n\r\n#define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \\\r\n            (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__HAL_RCC_PLLSOURCE__)))\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private variables ---------------------------------------------------------*/\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @defgroup RCC_Private_Functions RCC Private Functions\r\n  * @{\r\n  */\r\nstatic uint32_t          RCC_GetSysClockFreqFromPLLSource(void);\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @defgroup RCC_Exported_Functions RCC Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions\r\n  *  @brief    Initialization and Configuration functions\r\n  *\r\n  @verbatim\r\n ===============================================================================\r\n           ##### Initialization and de-initialization functions #####\r\n ===============================================================================\r\n    [..]\r\n      This section provides functions allowing to configure the internal and external oscillators\r\n      (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1\r\n       and APB2).\r\n\r\n    [..] Internal/external clock and PLL configuration\r\n         (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through\r\n             the PLL as System clock source.\r\n\r\n         (+) LSI (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC\r\n             clock source.\r\n\r\n         (+) HSE (high-speed external): 4 to 48 MHz crystal oscillator used directly or\r\n             through the PLL as System clock source. Can be used also optionally as RTC clock source.\r\n\r\n         (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source.\r\n\r\n         (+) PLL (clocked by HSI, HSE) providing up to three independent output clocks:\r\n           (++) The first output is used to generate the high speed system clock (up to 170 MHz).\r\n           (++) The second output is used to generate the clock for the USB (48 MHz),\r\n                the QSPI (<= 48 MHz), the FDCAN, the SAI and the I2S.\r\n           (++) The third output is used to generate a clock for ADC\r\n\r\n         (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs\r\n            (HSE used directly or through PLL as System clock source), the System clock\r\n             is automatically switched to HSI and an interrupt is generated if enabled.\r\n             The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt)\r\n             exception vector.\r\n\r\n         (+) MCO (microcontroller clock output): used to output LSI, HSI, LSE, HSE,\r\n             main PLL clock, system clock or RC48 clock (through a configurable prescaler) on PA8 pin.\r\n\r\n    [..] System, AHB and APB buses clocks configuration\r\n         (+) Several clock sources can be used to drive the System clock (SYSCLK): HSI,\r\n             HSE and main PLL.\r\n             The AHB clock (HCLK) is derived from System clock through configurable\r\n             prescaler and used to clock the CPU, memory and peripherals mapped\r\n             on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived\r\n             from AHB clock through configurable prescalers and used to clock\r\n             the peripherals mapped on these buses. You can use\r\n             \"HAL_RCC_GetSysClockFreq()\" function to retrieve the frequencies of these clocks.\r\n\r\n         -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:\r\n\r\n           (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock\r\n                divided by 2 to 31.\r\n                You have to use __HAL_RCC_RTC_ENABLE() and HAL_RCCEx_PeriphCLKConfig() function\r\n                to configure this clock.\r\n           (+@) USB FS and RNG: USB FS requires a frequency equal to 48 MHz\r\n                to work correctly, while the RNG peripheral requires a frequency\r\n                equal or lower than to 48 MHz. This clock is derived of the main PLL\r\n                through PLLQ divider. You have to enable the peripheral clock and use\r\n                HAL_RCCEx_PeriphCLKConfig() function to configure this clock.\r\n           (+@) IWDG clock which is always the LSI clock.\r\n\r\n\r\n         (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is 170 MHz.\r\n             The clock source frequency should be adapted depending on the device voltage range\r\n             as listed in the Reference Manual \"Clock source frequency versus voltage scaling\" chapter.\r\n\r\n  @endverbatim\r\n\r\n           Table 1. HCLK clock frequency for STM32G4xx devices\r\n           +----------------------------------------------------------------------------+\r\n           | Latency         |            HCLK clock frequency (MHz)                    |\r\n           |                 |----------------------------------------------------------|\r\n           |                 |  voltage range 1  |  voltage range 1  | voltage range 2  |\r\n           |                 | boost mode 1.28 V | normal mode 1.2 V |     1.0 V        |\r\n           |-----------------|-------------------|-------------------|------------------|\r\n           |0WS(1 CPU cycles)|    HCLK <= 34     |    HCLK <= 30     |    HCLK <= 13    |\r\n           |-----------------|-------------------|-------------------|------------------|\r\n           |1WS(2 CPU cycles)|    HCLK <= 68     |    HCLK <= 60     |    HCLK <= 26    |\r\n           |-----------------|-------------------|-------------------|------------------|\r\n           |2WS(3 CPU cycles)|    HCLK <= 102    |    HCLK <= 90     |        -         |\r\n           |-----------------|-------------------|-------------------|------------------|\r\n           |3WS(4 CPU cycles)|    HCLK <= 136    |    HCLK <= 120    |        -         |\r\n           |-----------------|-------------------|-------------------|------------------|\r\n           |4WS(5 CPU cycles)|    HCLK <= 170    |    HCLK <= 150    |        -         |\r\n           +----------------------------------------------------------------------------+\r\n\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Reset the RCC clock configuration to the default reset state.\r\n  * @note   The default reset state of the clock configuration is given below:\r\n  *            - HSI ON and used as system clock source\r\n  *            - HSE, PLL OFF\r\n  *            - AHB, APB1 and APB2 prescaler set to 1.\r\n  *            - CSS, MCO1 OFF\r\n  *            - All interrupts disabled\r\n  *            - All interrupt and reset flags cleared\r\n  * @note   This function doesn't modify the configuration of the\r\n  *            - Peripheral clocks\r\n  *            - LSI, LSE and RTC clocks\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_RCC_DeInit(void)\r\n{\r\n  uint32_t tickstart;\r\n\r\n  /* Get Start Tick*/\r\n  tickstart = HAL_GetTick();\r\n\r\n  /* Set HSION bit to the reset value */\r\n  SET_BIT(RCC->CR, RCC_CR_HSION);\r\n\r\n  /* Wait till HSI is ready */\r\n  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)\r\n  {\r\n    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)\r\n    {\r\n      return HAL_TIMEOUT;\r\n    }\r\n  }\r\n\r\n /* Set HSITRIM[6:0] bits to the reset value */\r\n  SET_BIT(RCC->ICSCR, RCC_HSICALIBRATION_DEFAULT << RCC_ICSCR_HSITRIM_Pos);\r\n\r\n  /* Get Start Tick*/\r\n  tickstart = HAL_GetTick();\r\n\r\n  /* Reset CFGR register (HSI is selected as system clock source) */\r\n  RCC->CFGR = 0x00000001u;\r\n\r\n  /* Wait till HSI is ready */\r\n  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)\r\n  {\r\n    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)\r\n    {\r\n      return HAL_TIMEOUT;\r\n    }\r\n  }\r\n\r\n  /* Update the SystemCoreClock global variable */\r\n  SystemCoreClock = HSI_VALUE;\r\n\r\n  /* Adapt Systick interrupt period */\r\n  if (HAL_InitTick(uwTickPrio) != HAL_OK)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Clear CR register in 2 steps: first to clear HSEON in case bypass was enabled */\r\n  RCC->CR = RCC_CR_HSION;\r\n\r\n  /* Then again to HSEBYP in case bypass was enabled */\r\n  RCC->CR = RCC_CR_HSION;\r\n\r\n  /* Get Start Tick*/\r\n  tickstart = HAL_GetTick();\r\n\r\n  /* Wait till PLL is OFF */\r\n  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)\r\n  {\r\n    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)\r\n    {\r\n      return HAL_TIMEOUT;\r\n    }\r\n  }\r\n\r\n  /* once PLL is OFF, reset PLLCFGR register to default value */\r\n  RCC->PLLCFGR = RCC_PLLCFGR_PLLN_4;\r\n\r\n  /* Disable all interrupts */\r\n  CLEAR_REG(RCC->CIER);\r\n\r\n  /* Clear all interrupt flags */\r\n  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);\r\n\r\n  /* Clear all reset flags */\r\n  SET_BIT(RCC->CSR, RCC_CSR_RMVF);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initialize the RCC Oscillators according to the specified parameters in the\r\n  *         RCC_OscInitTypeDef.\r\n  * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that\r\n  *         contains the configuration information for the RCC Oscillators.\r\n  * @note   The PLL is not disabled when used as system clock.\r\n  * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not\r\n  *         supported by this macro. User should request a transition to LSE Off\r\n  *         first and then LSE On or LSE Bypass.\r\n  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not\r\n  *         supported by this macro. User should request a transition to HSE Off\r\n  *         first and then HSE On or HSE Bypass.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)\r\n{\r\n  uint32_t tickstart;\r\n  uint32_t temp_sysclksrc;\r\n  uint32_t temp_pllckcfg;\r\n\r\n  /* Check Null pointer */\r\n  if (RCC_OscInitStruct == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));\r\n\r\n  /*------------------------------- HSE Configuration ------------------------*/\r\n  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));\r\n\r\n    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();\r\n    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();\r\n\r\n    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */\r\n    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))\r\n    {\r\n      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* Set the new HSE configuration ---------------------------------------*/\r\n      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);\r\n\r\n      /* Check the HSE State */\r\n      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)\r\n      {\r\n        /* Get Start Tick*/\r\n        tickstart = HAL_GetTick();\r\n\r\n        /* Wait till HSE is ready */\r\n        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)\r\n          {\r\n            return HAL_TIMEOUT;\r\n          }\r\n        }\r\n      }\r\n      else\r\n      {\r\n        /* Get Start Tick*/\r\n        tickstart = HAL_GetTick();\r\n\r\n        /* Wait till HSE is disabled */\r\n        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)\r\n          {\r\n            return HAL_TIMEOUT;\r\n          }\r\n        }\r\n      }\r\n    }\r\n  }\r\n  /*----------------------------- HSI Configuration --------------------------*/\r\n  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));\r\n    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));\r\n\r\n    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */\r\n    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();\r\n    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();\r\n    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))\r\n    {\r\n      /* When HSI is used as system clock it will not be disabled */\r\n      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n      /* Otherwise, just the calibration is allowed */\r\n      else\r\n      {\r\n        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/\r\n        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);\r\n\r\n        /* Adapt Systick interrupt period */\r\n        if (HAL_InitTick(uwTickPrio) != HAL_OK)\r\n        {\r\n          return HAL_ERROR;\r\n        }\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* Check the HSI State */\r\n      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)\r\n      {\r\n        /* Enable the Internal High Speed oscillator (HSI). */\r\n        __HAL_RCC_HSI_ENABLE();\r\n\r\n        /* Get Start Tick*/\r\n        tickstart = HAL_GetTick();\r\n\r\n        /* Wait till HSI is ready */\r\n        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)\r\n          {\r\n            return HAL_TIMEOUT;\r\n          }\r\n        }\r\n\r\n        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/\r\n        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);\r\n      }\r\n      else\r\n      {\r\n        /* Disable the Internal High Speed oscillator (HSI). */\r\n        __HAL_RCC_HSI_DISABLE();\r\n\r\n        /* Get Start Tick*/\r\n        tickstart = HAL_GetTick();\r\n\r\n        /* Wait till HSI is disabled */\r\n        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)\r\n          {\r\n            return HAL_TIMEOUT;\r\n          }\r\n        }\r\n      }\r\n    }\r\n  }\r\n  /*------------------------------ LSI Configuration -------------------------*/\r\n  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));\r\n\r\n    /* Check the LSI State */\r\n    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)\r\n    {\r\n      /* Enable the Internal Low Speed oscillator (LSI). */\r\n      __HAL_RCC_LSI_ENABLE();\r\n\r\n      /* Get Start Tick*/\r\n      tickstart = HAL_GetTick();\r\n\r\n      /* Wait till LSI is ready */\r\n      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)\r\n      {\r\n        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)\r\n        {\r\n          return HAL_TIMEOUT;\r\n        }\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* Disable the Internal Low Speed oscillator (LSI). */\r\n      __HAL_RCC_LSI_DISABLE();\r\n\r\n      /* Get Start Tick*/\r\n      tickstart = HAL_GetTick();\r\n\r\n      /* Wait till LSI is disabled */\r\n      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)\r\n      {\r\n        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)\r\n        {\r\n          return HAL_TIMEOUT;\r\n        }\r\n      }\r\n    }\r\n  }\r\n  /*------------------------------ LSE Configuration -------------------------*/\r\n  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)\r\n  {\r\n    FlagStatus       pwrclkchanged = RESET;\r\n\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));\r\n\r\n    /* Update LSE configuration in Backup Domain control register    */\r\n    /* Requires to enable write access to Backup Domain if necessary */\r\n    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)\r\n    {\r\n      __HAL_RCC_PWR_CLK_ENABLE();\r\n      pwrclkchanged = SET;\r\n    }\r\n\r\n    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))\r\n    {\r\n      /* Enable write access to Backup domain */\r\n      SET_BIT(PWR->CR1, PWR_CR1_DBP);\r\n\r\n      /* Wait for Backup domain Write protection disable */\r\n      tickstart = HAL_GetTick();\r\n\r\n      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))\r\n      {\r\n        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)\r\n        {\r\n          return HAL_TIMEOUT;\r\n        }\r\n      }\r\n    }\r\n\r\n    /* Set the new LSE configuration -----------------------------------------*/\r\n    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);\r\n\r\n    /* Check the LSE State */\r\n    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)\r\n    {\r\n      /* Get Start Tick*/\r\n      tickstart = HAL_GetTick();\r\n\r\n      /* Wait till LSE is ready */\r\n      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)\r\n      {\r\n        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)\r\n        {\r\n          return HAL_TIMEOUT;\r\n        }\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* Get Start Tick*/\r\n      tickstart = HAL_GetTick();\r\n\r\n      /* Wait till LSE is disabled */\r\n      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)\r\n      {\r\n        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)\r\n        {\r\n          return HAL_TIMEOUT;\r\n        }\r\n      }\r\n    }\r\n\r\n    /* Restore clock configuration if changed */\r\n    if (pwrclkchanged == SET)\r\n    {\r\n      __HAL_RCC_PWR_CLK_DISABLE();\r\n    }\r\n  }\r\n\r\n  /*------------------------------ HSI48 Configuration -----------------------*/\r\n  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));\r\n\r\n    /* Check the HSI48 State */\r\n    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)\r\n    {\r\n      /* Enable the Internal Low Speed oscillator (HSI48). */\r\n      __HAL_RCC_HSI48_ENABLE();\r\n\r\n      /* Get Start Tick*/\r\n      tickstart = HAL_GetTick();\r\n\r\n      /* Wait till HSI48 is ready */\r\n      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)\r\n      {\r\n        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)\r\n        {\r\n          return HAL_TIMEOUT;\r\n        }\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* Disable the Internal Low Speed oscillator (HSI48). */\r\n      __HAL_RCC_HSI48_DISABLE();\r\n\r\n      /* Get Start Tick*/\r\n      tickstart = HAL_GetTick();\r\n\r\n      /* Wait till HSI48 is disabled */\r\n      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)\r\n      {\r\n        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)\r\n        {\r\n          return HAL_TIMEOUT;\r\n        }\r\n      }\r\n    }\r\n  }\r\n\r\n  /*-------------------------------- PLL Configuration -----------------------*/\r\n  /* Check the parameters */\r\n  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));\r\n\r\n  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)\r\n  {\r\n    /* Check if the PLL is used as system clock or not */\r\n    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)\r\n    {\r\n      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)\r\n      {\r\n        /* Check the parameters */\r\n        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));\r\n        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));\r\n        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));\r\n        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));\r\n        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));\r\n        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));\r\n\r\n        /* Disable the main PLL. */\r\n        __HAL_RCC_PLL_DISABLE();\r\n\r\n        /* Get Start Tick*/\r\n        tickstart = HAL_GetTick();\r\n\r\n        /* Wait till PLL is ready */\r\n        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)\r\n          {\r\n            return HAL_TIMEOUT;\r\n          }\r\n        }\r\n\r\n        /* Configure the main PLL clock source, multiplication and division factors. */\r\n        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,\r\n                             RCC_OscInitStruct->PLL.PLLM,\r\n                             RCC_OscInitStruct->PLL.PLLN,\r\n                             RCC_OscInitStruct->PLL.PLLP,\r\n                             RCC_OscInitStruct->PLL.PLLQ,\r\n                             RCC_OscInitStruct->PLL.PLLR);\r\n\r\n        /* Enable the main PLL. */\r\n        __HAL_RCC_PLL_ENABLE();\r\n\r\n        /* Enable PLL System Clock output. */\r\n         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);\r\n\r\n        /* Get Start Tick*/\r\n        tickstart = HAL_GetTick();\r\n\r\n        /* Wait till PLL is ready */\r\n        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)\r\n          {\r\n            return HAL_TIMEOUT;\r\n          }\r\n        }\r\n      }\r\n      else\r\n      {\r\n        /* Disable the main PLL. */\r\n        __HAL_RCC_PLL_DISABLE();\r\n\r\n        /* Disable all PLL outputs to save power if no PLLs on */\r\n          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);\r\n        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);\r\n\r\n        /* Get Start Tick*/\r\n        tickstart = HAL_GetTick();\r\n\r\n        /* Wait till PLL is disabled */\r\n        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)\r\n          {\r\n            return HAL_TIMEOUT;\r\n          }\r\n        }\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* Check if there is a request to disable the PLL used as System clock source */\r\n      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n      else\r\n      {\r\n      /* Do not return HAL_ERROR if request repeats the current configuration */\r\n      temp_pllckcfg = RCC->PLLCFGR;\r\n      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||\r\n         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||\r\n         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||\r\n         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||\r\n         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||\r\n         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n    }\r\n  }\r\n  }\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initialize the CPU, AHB and APB buses clocks according to the specified\r\n  *         parameters in the RCC_ClkInitStruct.\r\n  * @param  RCC_ClkInitStruct  pointer to an RCC_OscInitTypeDef structure that\r\n  *         contains the configuration information for the RCC peripheral.\r\n  * @param  FLatency  FLASH Latency\r\n  *          This parameter can be one of the following values:\r\n  *            @arg FLASH_LATENCY_0   FLASH 0 Latency cycle\r\n  *            @arg FLASH_LATENCY_1   FLASH 1 Latency cycle\r\n  *            @arg FLASH_LATENCY_2   FLASH 2 Latency cycles\r\n  *            @arg FLASH_LATENCY_3   FLASH 3 Latency cycles\r\n  *            @arg FLASH_LATENCY_4   FLASH 4 Latency cycles\r\n  *            @arg FLASH_LATENCY_5   FLASH 5 Latency cycles\r\n  *            @arg FLASH_LATENCY_6   FLASH 6 Latency cycles\r\n  *            @arg FLASH_LATENCY_7   FLASH 7 Latency cycles\r\n  *            @arg FLASH_LATENCY_8   FLASH 8 Latency cycles\r\n  *            @arg FLASH_LATENCY_9   FLASH 9 Latency cycles\r\n  *            @arg FLASH_LATENCY_10  FLASH 10 Latency cycles\r\n  *            @arg FLASH_LATENCY_11  FLASH 11 Latency cycles\r\n  *            @arg FLASH_LATENCY_12  FLASH 12 Latency cycles\r\n  *            @arg FLASH_LATENCY_13  FLASH 13 Latency cycles\r\n  *            @arg FLASH_LATENCY_14  FLASH 14 Latency cycles\r\n  *            @arg FLASH_LATENCY_15  FLASH 15 Latency cycles\r\n  *\r\n  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency\r\n  *         and updated by HAL_RCC_GetHCLKFreq() function called within this function\r\n  *\r\n  * @note   The HSI is used by default as system clock source after\r\n  *         startup from Reset, wake-up from STANDBY mode. After restart from Reset,\r\n  *         the HSI frequency is set to its default value 16 MHz.\r\n  *\r\n  * @note   The HSI can be selected as system clock source after\r\n  *         from STOP modes or in case of failure of the HSE used directly or indirectly\r\n  *         as system clock (if the Clock Security System CSS is enabled).\r\n  *\r\n  * @note   A switch from one clock source to another occurs only if the target\r\n  *         clock source is ready (clock stable after startup delay or PLL locked).\r\n  *         If a clock source which is not yet ready is selected, the switch will\r\n  *         occur when the clock source is ready.\r\n  *\r\n  * @note   You can use HAL_RCC_GetClockConfig() function to know which clock is\r\n  *         currently used as system clock source.\r\n  *\r\n  * @note   Depending on the device voltage range, the software has to set correctly\r\n  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency\r\n  *         (for more details refer to section above \"Initialization/de-initialization functions\")\r\n  * @retval None\r\n  */\r\nHAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)\r\n{\r\n  uint32_t tickstart;\r\n  uint32_t pllfreq;\r\n  uint32_t hpre = RCC_SYSCLK_DIV1;\r\n\r\n  /* Check Null pointer */\r\n  if (RCC_ClkInitStruct == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));\r\n  assert_param(IS_FLASH_LATENCY(FLatency));\r\n\r\n  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)\r\n    must be correctly programmed according to the frequency of the CPU clock\r\n    (HCLK) and the supply voltage of the device. */\r\n\r\n  /* Increasing the number of wait states because of higher CPU frequency */\r\n  if (FLatency > __HAL_FLASH_GET_LATENCY())\r\n  {\r\n    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */\r\n    __HAL_FLASH_SET_LATENCY(FLatency);\r\n\r\n    /* Check that the new number of wait states is taken into account to access the Flash\r\n    memory by reading the FLASH_ACR register */\r\n    if (__HAL_FLASH_GET_LATENCY() != FLatency)\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  /*------------------------- SYSCLK Configuration ---------------------------*/\r\n  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)\r\n  {\r\n    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));\r\n\r\n    /* PLL is selected as System Clock Source */\r\n    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)\r\n    {\r\n      /* Check the PLL ready flag */\r\n      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */\r\n      /* Compute target PLL output frequency */\r\n      pllfreq = RCC_GetSysClockFreqFromPLLSource();\r\n\r\n      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */\r\n      if(pllfreq > 80000000U)\r\n      {\r\n        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||\r\n            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&\r\n              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))\r\n        {\r\n          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);\r\n          hpre = RCC_SYSCLK_DIV2;\r\n        }\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* HSE is selected as System Clock Source */\r\n      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)\r\n      {\r\n        /* Check the HSE ready flag */\r\n        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)\r\n        {\r\n          return HAL_ERROR;\r\n        }\r\n      }\r\n      /* HSI is selected as System Clock Source */\r\n      else\r\n      {\r\n        /* Check the HSI ready flag */\r\n        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)\r\n        {\r\n          return HAL_ERROR;\r\n        }\r\n      }\r\n      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */\r\n      pllfreq = HAL_RCC_GetSysClockFreq();\r\n\r\n      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */\r\n      if(pllfreq > 80000000U)\r\n      {\r\n        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);\r\n        hpre = RCC_SYSCLK_DIV2;\r\n      }\r\n\r\n    }\r\n\r\n    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);\r\n\r\n    /* Get Start Tick*/\r\n    tickstart = HAL_GetTick();\r\n\r\n    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))\r\n    {\r\n      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)\r\n      {\r\n        return HAL_TIMEOUT;\r\n      }\r\n    }\r\n  }\r\n\r\n  /*-------------------------- HCLK Configuration --------------------------*/\r\n  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)\r\n  {\r\n    /* Set the highest APB divider in order to ensure that we do not go through\r\n       a non-spec phase whatever we decrease or increase HCLK. */\r\n    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)\r\n    {\r\n      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);\r\n    }\r\n    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)\r\n    {\r\n      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);\r\n    }\r\n\r\n    /* Set the new HCLK clock divider */\r\n    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));\r\n    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);\r\n  }\r\n  else\r\n  {\r\n    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */\r\n    if(hpre == RCC_SYSCLK_DIV2)\r\n    {\r\n      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);\r\n    }\r\n  }\r\n\r\n  /* Decreasing the number of wait states because of lower CPU frequency */\r\n  if (FLatency < __HAL_FLASH_GET_LATENCY())\r\n  {\r\n    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */\r\n    __HAL_FLASH_SET_LATENCY(FLatency);\r\n\r\n    /* Check that the new number of wait states is taken into account to access the Flash\r\n    memory by polling the FLASH_ACR register */\r\n    tickstart = HAL_GetTick();\r\n\r\n    while (__HAL_FLASH_GET_LATENCY() != FLatency)\r\n    {\r\n      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)\r\n      {\r\n        return HAL_TIMEOUT;\r\n      }\r\n    }\r\n  }\r\n\r\n  /*-------------------------- PCLK1 Configuration ---------------------------*/\r\n  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)\r\n  {\r\n    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));\r\n    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);\r\n  }\r\n\r\n  /*-------------------------- PCLK2 Configuration ---------------------------*/\r\n  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)\r\n  {\r\n    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));\r\n    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));\r\n  }\r\n\r\n  /* Update the SystemCoreClock global variable */\r\n  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);\r\n\r\n  /* Configure the source of time base considering new system clocks settings*/\r\n  return HAL_InitTick(uwTickPrio);\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions\r\n *  @brief   RCC clocks control functions\r\n *\r\n@verbatim\r\n ===============================================================================\r\n                      ##### Peripheral Control functions #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection provides a set of functions allowing to:\r\n\r\n    (+) Output clock to MCO pin.\r\n    (+) Retrieve current clock frequencies.\r\n    (+) Enable the Clock Security System.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Select the clock source to output on MCO pin(PA8/PG10).\r\n  * @note   PA8/PG10 should be configured in alternate function mode.\r\n  * @note   The default configuration of the GPIOG pin 10 (PG10) is set to reset mode (NRST pin)\r\n  *         and user shall set the NRST_MODE Bit in the FLASH OPTR register to be able to use it \r\n  *         as an MCO pin.\r\n  *         The @ref HAL_FLASHEx_OBProgram() API can be used to configure the NRST_MODE Bit value.\r\n  * @param  RCC_MCOx  specifies the output direction for the clock source.\r\n  *          For STM32G4xx family this parameter can have only one value:\r\n  *            @arg @ref RCC_MCO_PA8  Clock source to output on MCO1 pin(PA8).\r\n  *            @arg @ref RCC_MCO_PG10  Clock source to output on MCO1 pin(PG10).\r\n  * @param  RCC_MCOSource  specifies the clock source to output.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref RCC_MCO1SOURCE_NOCLOCK  MCO output disabled, no clock on MCO\r\n  *            @arg @ref RCC_MCO1SOURCE_SYSCLK  system  clock selected as MCO source\r\n  *            @arg @ref RCC_MCO1SOURCE_HSI  HSI clock selected as MCO source\r\n  *            @arg @ref RCC_MCO1SOURCE_HSE  HSE clock selected as MCO sourcee\r\n  *            @arg @ref RCC_MCO1SOURCE_PLLCLK  main PLL clock selected as MCO source\r\n  *            @arg @ref RCC_MCO1SOURCE_LSI  LSI clock selected as MCO source\r\n  *            @arg @ref RCC_MCO1SOURCE_LSE  LSE clock selected as MCO source\r\n  *            @arg @ref RCC_MCO1SOURCE_HSI48  HSI48 clock selected as MCO source for devices with HSI48\r\n  * @param  RCC_MCODiv  specifies the MCO prescaler.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref RCC_MCODIV_1  no division applied to MCO clock\r\n  *            @arg @ref RCC_MCODIV_2  division by 2 applied to MCO clock\r\n  *            @arg @ref RCC_MCODIV_4  division by 4 applied to MCO clock\r\n  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock\r\n  *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock\r\n  * @retval None\r\n  */\r\nvoid HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)\r\n{\r\n  GPIO_InitTypeDef gpio_initstruct;\r\n  uint32_t mcoindex;\r\n  uint32_t mco_gpio_index;\r\n  GPIO_TypeDef * mco_gpio_port;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_RCC_MCO(RCC_MCOx));\r\n\r\n  /* Common GPIO init parameters */\r\n  gpio_initstruct.Mode      = GPIO_MODE_AF_PP;\r\n  gpio_initstruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;\r\n  gpio_initstruct.Pull      = GPIO_NOPULL;\r\n\r\n  /* Get MCOx selection */\r\n  mcoindex = RCC_MCOx & RCC_MCO_INDEX_MASK;\r\n\r\n  /* Get MCOx GPIO Port */\r\n  mco_gpio_port = (GPIO_TypeDef *) RCC_GET_MCO_GPIO_PORT(RCC_MCOx);\r\n\r\n  /* MCOx Clock Enable */\r\n  mco_gpio_index = RCC_GET_MCO_GPIO_INDEX(RCC_MCOx);\r\n  SET_BIT(RCC->AHB2ENR, (1UL << mco_gpio_index ));\r\n\r\n  /* Configure the MCOx pin in alternate function mode */\r\n  gpio_initstruct.Pin = RCC_GET_MCO_GPIO_PIN(RCC_MCOx);\r\n  gpio_initstruct.Alternate = RCC_GET_MCO_GPIO_AF(RCC_MCOx);\r\n  HAL_GPIO_Init(mco_gpio_port, &gpio_initstruct);\r\n\r\n   if (mcoindex == RCC_MCO1_INDEX)\r\n  {\r\n    assert_param(IS_RCC_MCODIV(RCC_MCODiv));\r\n    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));\r\n    /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */\r\n    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Return the SYSCLK frequency.\r\n  *\r\n  * @note   The system frequency computed by this function is not the real\r\n  *         frequency in the chip. It is calculated based on the predefined\r\n  *         constant and the selected clock source:\r\n  * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)\r\n  * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)\r\n  * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**),\r\n  *           HSI_VALUE(*) Value multiplied/divided by the PLL factors.\r\n  * @note     (*) HSI_VALUE is a constant defined in stm32g4xx_hal_conf.h file (default value\r\n  *               16 MHz) but the real value may vary depending on the variations\r\n  *               in voltage and temperature.\r\n  * @note     (**) HSE_VALUE is a constant defined in stm32g4xx_hal_conf.h file (default value\r\n  *                8 MHz), user has to ensure that HSE_VALUE is same as the real\r\n  *                frequency of the crystal used. Otherwise, this function may\r\n  *                have wrong result.\r\n  *\r\n  * @note   The result of this function could be not correct when using fractional\r\n  *         value for HSE crystal.\r\n  *\r\n  * @note   This function can be used by the user application to compute the\r\n  *         baudrate for the communication peripherals or configure other parameters.\r\n  *\r\n  * @note   Each time SYSCLK changes, this function must be called to update the\r\n  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.\r\n  *\r\n  *\r\n  * @retval SYSCLK frequency\r\n  */\r\nuint32_t HAL_RCC_GetSysClockFreq(void)\r\n{\r\n  uint32_t pllvco, pllsource, pllr, pllm;\r\n  uint32_t sysclockfreq;\r\n\r\n  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)\r\n  {\r\n    /* HSI used as system clock source */\r\n    sysclockfreq = HSI_VALUE;\r\n  }\r\n  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)\r\n  {\r\n    /* HSE used as system clock source */\r\n    sysclockfreq = HSE_VALUE;\r\n  }\r\n  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)\r\n  {\r\n    /* PLL used as system clock  source */\r\n\r\n    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN\r\n    SYSCLK = PLL_VCO / PLLR\r\n    */\r\n    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);\r\n    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;\r\n\r\n    switch (pllsource)\r\n    {\r\n    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */\r\n      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);\r\n      break;\r\n\r\n    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */\r\n    default:\r\n      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);\r\n      break;\r\n    }\r\n    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;\r\n    sysclockfreq = pllvco/pllr;\r\n  }\r\n  else\r\n  {\r\n    sysclockfreq = 0U;\r\n  }\r\n\r\n  return sysclockfreq;\r\n}\r\n\r\n/**\r\n  * @brief  Return the HCLK frequency.\r\n  * @note   Each time HCLK changes, this function must be called to update the\r\n  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.\r\n  *\r\n  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.\r\n  * @retval HCLK frequency in Hz\r\n  */\r\nuint32_t HAL_RCC_GetHCLKFreq(void)\r\n{\r\n  return SystemCoreClock;\r\n}\r\n\r\n/**\r\n  * @brief  Return the PCLK1 frequency.\r\n  * @note   Each time PCLK1 changes, this function must be called to update the\r\n  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.\r\n  * @retval PCLK1 frequency in Hz\r\n  */\r\nuint32_t HAL_RCC_GetPCLK1Freq(void)\r\n{\r\n  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/\r\n  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));\r\n}\r\n\r\n/**\r\n  * @brief  Return the PCLK2 frequency.\r\n  * @note   Each time PCLK2 changes, this function must be called to update the\r\n  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.\r\n  * @retval PCLK2 frequency in Hz\r\n  */\r\nuint32_t HAL_RCC_GetPCLK2Freq(void)\r\n{\r\n  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/\r\n  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));\r\n}\r\n\r\n/**\r\n  * @brief  Configure the RCC_OscInitStruct according to the internal\r\n  *         RCC configuration registers.\r\n  * @param  RCC_OscInitStruct  pointer to an RCC_OscInitTypeDef structure that\r\n  *         will be configured.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(RCC_OscInitStruct != (void *)NULL);\r\n\r\n  /* Set all possible values for the Oscillator type parameter ---------------*/\r\n  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | \\\r\n                                      RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_HSI48;\r\n\r\n  /* Get the HSE configuration -----------------------------------------------*/\r\n  if(READ_BIT(RCC->CR, RCC_CR_HSEBYP) == RCC_CR_HSEBYP)\r\n  {\r\n    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;\r\n  }\r\n  else if(READ_BIT(RCC->CR, RCC_CR_HSEON) == RCC_CR_HSEON)\r\n  {\r\n    RCC_OscInitStruct->HSEState = RCC_HSE_ON;\r\n  }\r\n  else\r\n  {\r\n    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;\r\n  }\r\n\r\n  /* Get the HSI configuration -----------------------------------------------*/\r\n  if(READ_BIT(RCC->CR, RCC_CR_HSION) == RCC_CR_HSION)\r\n  {\r\n    RCC_OscInitStruct->HSIState = RCC_HSI_ON;\r\n  }\r\n  else\r\n  {\r\n    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;\r\n  }\r\n\r\n  RCC_OscInitStruct->HSICalibrationValue = READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos;\r\n\r\n  /* Get the LSE configuration -----------------------------------------------*/\r\n  if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)\r\n  {\r\n    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;\r\n  }\r\n  else if(READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == RCC_BDCR_LSEON)\r\n  {\r\n    RCC_OscInitStruct->LSEState = RCC_LSE_ON;\r\n  }\r\n  else\r\n  {\r\n    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;\r\n  }\r\n\r\n  /* Get the LSI configuration -----------------------------------------------*/\r\n  if(READ_BIT(RCC->CSR, RCC_CSR_LSION) == RCC_CSR_LSION)\r\n  {\r\n    RCC_OscInitStruct->LSIState = RCC_LSI_ON;\r\n  }\r\n  else\r\n  {\r\n    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;\r\n  }\r\n\r\n  /* Get the HSI48 configuration ---------------------------------------------*/\r\n  if(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON)\r\n  {\r\n    RCC_OscInitStruct->HSI48State = RCC_HSI48_ON;\r\n  }\r\n  else\r\n  {\r\n    RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF;\r\n  }\r\n\r\n  /* Get the PLL configuration -----------------------------------------------*/\r\n  if(READ_BIT(RCC->CR, RCC_CR_PLLON) == RCC_CR_PLLON)\r\n  {\r\n    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;\r\n  }\r\n  else\r\n  {\r\n    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;\r\n  }\r\n  RCC_OscInitStruct->PLL.PLLSource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);\r\n  RCC_OscInitStruct->PLL.PLLM = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U;\r\n  RCC_OscInitStruct->PLL.PLLN = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n  RCC_OscInitStruct->PLL.PLLQ = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);\r\n  RCC_OscInitStruct->PLL.PLLR = (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) << 1U);\r\n  RCC_OscInitStruct->PLL.PLLP = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the RCC_ClkInitStruct according to the internal\r\n  *         RCC configuration registers.\r\n  * @param  RCC_ClkInitStruct  pointer to an RCC_ClkInitTypeDef structure that\r\n  *         will be configured.\r\n  * @param  pFLatency  Pointer on the Flash Latency.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(RCC_ClkInitStruct != (void  *)NULL);\r\n  assert_param(pFLatency != (void *)NULL);\r\n\r\n  /* Set all possible values for the Clock type parameter --------------------*/\r\n  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;\r\n\r\n  /* Get the SYSCLK configuration --------------------------------------------*/\r\n  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);\r\n\r\n  /* Get the HCLK configuration ----------------------------------------------*/\r\n  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);\r\n\r\n  /* Get the APB1 configuration ----------------------------------------------*/\r\n  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);\r\n\r\n  /* Get the APB2 configuration ----------------------------------------------*/\r\n  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);\r\n\r\n  /* Get the Flash Wait State (Latency) configuration ------------------------*/\r\n  *pFLatency = __HAL_FLASH_GET_LATENCY();\r\n}\r\n\r\n/**\r\n  * @brief  Enable the Clock Security System.\r\n  * @note   If a failure is detected on the HSE oscillator clock, this oscillator\r\n  *         is automatically disabled and an interrupt is generated to inform the\r\n  *         software about the failure (Clock Security System Interrupt, CSSI),\r\n  *         allowing the MCU to perform rescue operations. The CSSI is linked to\r\n  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.\r\n  * @note   The Clock Security System can only be cleared by reset.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCC_EnableCSS(void)\r\n{\r\n  SET_BIT(RCC->CR, RCC_CR_CSSON) ;\r\n}\r\n\r\n/**\r\n  * @brief  Enable the LSE Clock Security System.\r\n  * @note   If a failure is detected on the external 32 kHz oscillator,\r\n  *         the LSE clock is no longer supplied to the RTC but no hardware action\r\n  *         is made to the registers. If enabled, an interrupt will be generated\r\n  *         and handle through @ref RCCEx_EXTI_LINE_LSECSS\r\n  * @note   The Clock Security System can only be cleared by reset or after a LSE failure detection.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCC_EnableLSECSS(void)\r\n{\r\n  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;\r\n}\r\n\r\n/**\r\n  * @brief  Disable the LSE Clock Security System.\r\n  * @note   After LSE failure detection, the software must disable LSECSSON\r\n  * @note   The Clock Security System can only be cleared by reset otherwise.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCC_DisableLSECSS(void)\r\n{\r\n  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;\r\n}\r\n\r\n/**\r\n  * @brief Handle the RCC Clock Security System interrupt request.\r\n  * @note This API should be called under the NMI_Handler().\r\n  * @retval None\r\n  */\r\nvoid HAL_RCC_NMI_IRQHandler(void)\r\n{\r\n  /* Check RCC CSSF interrupt flag  */\r\n  if(__HAL_RCC_GET_IT(RCC_IT_CSS))\r\n  {\r\n    /* RCC Clock Security System interrupt user callback */\r\n    HAL_RCC_CSSCallback();\r\n\r\n    /* Clear RCC CSS pending bit */\r\n    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  RCC Clock Security System interrupt callback.\r\n  * @retval none\r\n  */\r\n__weak void HAL_RCC_CSSCallback(void)\r\n{\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_RCC_CSSCallback should be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @addtogroup RCC_Private_Functions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.\r\n  * @retval SYSCLK frequency\r\n  */\r\nstatic uint32_t RCC_GetSysClockFreqFromPLLSource(void)\r\n{\r\n  uint32_t pllvco, pllsource, pllr, pllm;\r\n  uint32_t sysclockfreq;\r\n\r\n  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN\r\n     SYSCLK = PLL_VCO / PLLR\r\n   */\r\n  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);\r\n  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;\r\n\r\n  switch (pllsource)\r\n  {\r\n  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */\r\n    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);\r\n    break;\r\n\r\n  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */\r\n  default:\r\n    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);\r\n    break;\r\n  }\r\n\r\n  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;\r\n  sysclockfreq = pllvco/pllr;\r\n\r\n  return sysclockfreq;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_RCC_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm32g4xx_hal_rcc_ex.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_rcc_ex.c\r\n  * @author  MCD Application Team\r\n  * @brief   Extended RCC HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities RCC extended peripheral:\r\n  *           + Extended Peripheral Control functions\r\n  *           + Extended Clock management functions\r\n  *           + Extended Clock Recovery System Control functions\r\n  *\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file in\r\n  * the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup RCCEx RCCEx\r\n  * @brief RCC Extended HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_RCC_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private defines -----------------------------------------------------------*/\r\n/** @defgroup RCCEx_Private_Constants RCCEx Private Constants\r\n * @{\r\n */\r\n#define PLL_TIMEOUT_VALUE        2U                /* 2 ms (minimum Tick + 1) */\r\n\r\n#define DIVIDER_P_UPDATE          0U\r\n#define DIVIDER_Q_UPDATE          1U\r\n#define DIVIDER_R_UPDATE          2U\r\n\r\n#define __LSCO_CLK_ENABLE()       __HAL_RCC_GPIOA_CLK_ENABLE()\r\n#define LSCO_GPIO_PORT            GPIOA\r\n#define LSCO_PIN                  GPIO_PIN_2\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private macros ------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @defgroup RCCEx_Private_Functions RCCEx Private Functions\r\n * @{\r\n */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions\r\n *  @brief  Extended Peripheral Control functions\r\n *\r\n@verbatim\r\n ===============================================================================\r\n                ##### Extended Peripheral Control functions  #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection provides a set of functions allowing to control the RCC Clocks\r\n    frequencies.\r\n    [..]\r\n    (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to\r\n        select the RTC clock source; in this case the Backup domain will be reset in\r\n        order to modify the RTC Clock source, as consequence RTC registers (including\r\n        the backup registers) are set to their reset values.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Initialize the RCC extended peripherals clocks according to the specified\r\n  *         parameters in the RCC_PeriphCLKInitTypeDef.\r\n  * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that\r\n  *         contains a field PeriphClockSelection which can be a combination of the following values:\r\n  *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)\r\n  *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)\r\n  *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)\r\n  *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2S  I2S peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_FDCAN  FDCAN peripheral clock (only for devices with FDCAN)\r\n  *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)\r\n  *            @arg @ref RCC_PERIPHCLK_ADC12  ADC1 and ADC2 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_ADC345  ADC3, ADC4 and ADC5 peripheral clock (only for devices with ADC3, ADC4, ADC5)\r\n  *            @arg @ref RCC_PERIPHCLK_QSPI  QuadSPI peripheral clock (only for devices with QuadSPI)\r\n  *\r\n  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select\r\n  *         the RTC clock source: in this case the access to Backup domain is enabled.\r\n  *\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)\r\n{\r\n  uint32_t tmpregister;\r\n  uint32_t tickstart;\r\n  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */\r\n  HAL_StatusTypeDef status = HAL_OK;   /* Final status */\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));\r\n\r\n  /*-------------------------- RTC clock source configuration ----------------------*/\r\n  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)\r\n  {\r\n    FlagStatus       pwrclkchanged = RESET;\r\n    \r\n    /* Check for RTC Parameters used to output RTCCLK */\r\n    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));\r\n\r\n    /* Enable Power Clock */\r\n    if(__HAL_RCC_PWR_IS_CLK_DISABLED())\r\n    {\r\n      __HAL_RCC_PWR_CLK_ENABLE();\r\n      pwrclkchanged = SET;\r\n    }\r\n      \r\n    /* Enable write access to Backup domain */\r\n    SET_BIT(PWR->CR1, PWR_CR1_DBP);\r\n\r\n    /* Wait for Backup domain Write protection disable */\r\n    tickstart = HAL_GetTick();\r\n\r\n    while((PWR->CR1 & PWR_CR1_DBP) == 0U)\r\n    {\r\n      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)\r\n      {\r\n        ret = HAL_TIMEOUT;\r\n        break;\r\n      }\r\n    }\r\n\r\n    if(ret == HAL_OK)\r\n    { \r\n      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */\r\n      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);\r\n      \r\n      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))\r\n      {\r\n        /* Store the content of BDCR register before the reset of Backup Domain */\r\n        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));\r\n        /* RTC Clock selection can be changed only if the Backup Domain is reset */\r\n        __HAL_RCC_BACKUPRESET_FORCE();\r\n        __HAL_RCC_BACKUPRESET_RELEASE();\r\n        /* Restore the Content of BDCR register */\r\n        RCC->BDCR = tmpregister;\r\n      }\r\n\r\n      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */\r\n      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))\r\n      {\r\n        /* Get Start Tick*/\r\n        tickstart = HAL_GetTick();\r\n\r\n        /* Wait till LSE is ready */\r\n        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)\r\n        {\r\n          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)\r\n          {\r\n            ret = HAL_TIMEOUT;\r\n            break;\r\n          }\r\n        }\r\n      }\r\n      \r\n      if(ret == HAL_OK)\r\n      {\r\n        /* Apply new RTC clock source selection */\r\n        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);\r\n      }\r\n      else\r\n      {\r\n        /* set overall return value */\r\n        status = ret;\r\n      }\r\n    }\r\n    else\r\n    {\r\n      /* set overall return value */\r\n      status = ret;\r\n    }\r\n\r\n    /* Restore clock configuration if changed */\r\n    if(pwrclkchanged == SET)\r\n    {\r\n      __HAL_RCC_PWR_CLK_DISABLE();\r\n    }\r\n  }\r\n\r\n  /*-------------------------- USART1 clock source configuration -------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));\r\n\r\n    /* Configure the USART1 clock source */\r\n    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);\r\n  }\r\n\r\n  /*-------------------------- USART2 clock source configuration -------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));\r\n\r\n    /* Configure the USART2 clock source */\r\n    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);\r\n  }\r\n\r\n  /*-------------------------- USART3 clock source configuration -------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));\r\n\r\n    /* Configure the USART3 clock source */\r\n    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);\r\n  }\r\n\r\n#if defined(UART4)\r\n  /*-------------------------- UART4 clock source configuration --------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));\r\n\r\n    /* Configure the UART4 clock source */\r\n    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);\r\n  }\r\n#endif /* UART4 */\r\n\r\n#if defined(UART5)\r\n\r\n  /*-------------------------- UART5 clock source configuration --------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));\r\n\r\n    /* Configure the UART5 clock source */\r\n    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);\r\n  }\r\n\r\n#endif /* UART5 */\r\n\r\n  /*-------------------------- LPUART1 clock source configuration ------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));\r\n\r\n    /* Configure the LPUAR1 clock source */\r\n    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);\r\n  }\r\n\r\n  /*-------------------------- I2C1 clock source configuration ---------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));\r\n\r\n    /* Configure the I2C1 clock source */\r\n    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);\r\n  }\r\n\r\n  /*-------------------------- I2C2 clock source configuration ---------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));\r\n\r\n    /* Configure the I2C2 clock source */\r\n    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);\r\n  }\r\n\r\n  /*-------------------------- I2C3 clock source configuration ---------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));\r\n\r\n    /* Configure the I2C3 clock source */\r\n    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);\r\n  }\r\n\r\n#if defined(I2C4)  \r\n\r\n  /*-------------------------- I2C4 clock source configuration ---------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));\r\n\r\n    /* Configure the I2C4 clock source */\r\n    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);\r\n  }\r\n\r\n#endif /* I2C4 */\r\n\r\n  /*-------------------------- LPTIM1 clock source configuration ---------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));\r\n\r\n    /* Configure the LPTIM1 clock source */\r\n    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);\r\n  }\r\n\r\n  /*-------------------------- SAI1 clock source configuration ---------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));\r\n\r\n    /* Configure the SAI1 interface clock source */\r\n    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);\r\n    \r\n    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)\r\n    {\r\n      /* Enable PLL48M1CLK output */\r\n      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);\r\n    }\r\n  }\r\n\r\n  /*-------------------------- I2S clock source configuration ---------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));\r\n\r\n    /* Configure the I2S interface clock source */\r\n    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);\r\n    \r\n    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)\r\n    {\r\n      /* Enable PLL48M1CLK output */\r\n      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);\r\n    }\r\n  }\r\n\r\n#if defined(FDCAN1)\r\n  /*-------------------------- FDCAN clock source configuration ---------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));\r\n\r\n    /* Configure the FDCAN interface clock source */\r\n    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);\r\n    \r\n    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)\r\n    {\r\n      /* Enable PLL48M1CLK output */\r\n      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);\r\n    }\r\n  }\r\n#endif /* FDCAN1 */\r\n\r\n#if defined(USB)\r\n\r\n  /*-------------------------- USB clock source configuration ----------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))\r\n  {\r\n    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));\r\n    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);\r\n\r\n    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)\r\n    {\r\n      /* Enable PLL48M1CLK output */\r\n      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);\r\n    }\r\n  }\r\n\r\n#endif /* USB */\r\n\r\n  /*-------------------------- RNG clock source configuration ----------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))\r\n  {\r\n    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));\r\n    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);\r\n\r\n    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)\r\n    {\r\n      /* Enable PLL48M1CLK output */\r\n      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);\r\n    }\r\n  }\r\n\r\n  /*-------------------------- ADC12 clock source configuration ----------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));\r\n\r\n    /* Configure the ADC12 interface clock source */\r\n    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);\r\n    \r\n    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)\r\n    {\r\n      /* Enable PLLADCCLK output */\r\n      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);\r\n    }\r\n  }\r\n  \r\n#if defined(ADC345_COMMON)\r\n  /*-------------------------- ADC345 clock source configuration ----------------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));\r\n\r\n    /* Configure the ADC345 interface clock source */\r\n    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);\r\n    \r\n    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)\r\n    {\r\n      /* Enable PLLADCCLK output */\r\n      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);\r\n    }\r\n  }\r\n#endif /* ADC345_COMMON */\r\n\r\n#if defined(QUADSPI)\r\n\r\n  /*-------------------------- QuadSPIx clock source configuration ----------------*/\r\n  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));\r\n\r\n    /* Configure the QuadSPI clock source */\r\n    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);\r\n\r\n    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)\r\n    {\r\n      /* Enable PLL48M1CLK output */\r\n      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);\r\n    }\r\n  }\r\n\r\n#endif /* QUADSPI */\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.\r\n  * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that\r\n  *         returns the configuration information for the Extended Peripherals\r\n  *         clocks(USART1, USART2, USART3, UART4, UART5, LPUART1, I2C1, I2C2, I2C3, I2C4,\r\n  *         LPTIM1, SAI1, I2Sx, FDCANx, USB, RNG, ADCx, RTC, QSPI).\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)\r\n{\r\n  /* Set all possible values for the extended clock type parameter------------*/\r\n\r\n#if defined(STM32G474xx) || defined(STM32G484xx)\r\n\r\n  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | \\\r\n                                        RCC_PERIPHCLK_UART5   | \\\r\n                                        RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | RCC_PERIPHCLK_I2C3   | \\\r\n                                        RCC_PERIPHCLK_I2C4    | \\\r\n                                        RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCLK_I2S    | RCC_PERIPHCLK_FDCAN  | \\\r\n                                        RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_ADC345 | \\\r\n                                        RCC_PERIPHCLK_QSPI    | \\\r\n                                        RCC_PERIPHCLK_RTC;\r\n#elif defined(STM32G491xx) || defined(STM32G4A1xx)\r\n\r\n  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | \\\r\n                                        RCC_PERIPHCLK_UART5   | \\\r\n                                        RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | RCC_PERIPHCLK_I2C3   | \\\r\n                                        RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCLK_I2S    | RCC_PERIPHCLK_FDCAN  | \\\r\n                                        RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_ADC345 | \\\r\n                                        RCC_PERIPHCLK_QSPI    | \\\r\n                                        RCC_PERIPHCLK_RTC;\r\n\r\n#elif defined(STM32G473xx) || defined(STM32G483xx)\r\n\r\n  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | \\\r\n                                        RCC_PERIPHCLK_UART5   | \\\r\n                                        RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | RCC_PERIPHCLK_I2C3   | \\\r\n                                        RCC_PERIPHCLK_I2C4    | \\\r\n                                        RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCLK_I2S    | \\\r\n                                        RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCLK_ADC12  | RCC_PERIPHCLK_ADC345 | \\\r\n                                        RCC_PERIPHCLK_QSPI    | \\\r\n                                        RCC_PERIPHCLK_RTC;\r\n\r\n#elif defined(STM32G471xx)\r\n\r\n  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | \\\r\n                                        RCC_PERIPHCLK_UART5   | \\\r\n                                        RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | RCC_PERIPHCLK_I2C3   | \\\r\n                                        RCC_PERIPHCLK_I2C4    | \\\r\n                                        RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCLK_I2S    | \\\r\n                                        RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCLK_ADC12  | \\\r\n                                        RCC_PERIPHCLK_RTC;\r\n#elif defined(STM32G431xx) || defined(STM32G441xx)\r\n\r\n  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_UART4  | \\\r\n                                        RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | RCC_PERIPHCLK_I2C3   | \\\r\n                                        RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCLK_I2S    | RCC_PERIPHCLK_FDCAN    | \\\r\n                                        RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCLK_ADC12  | \\\r\n                                        RCC_PERIPHCLK_RTC;\r\n#elif defined(STM32GBK1CB)\r\n\r\n  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_USART3 | \\\r\n                                        RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCLK_I2C2   | RCC_PERIPHCLK_I2C3   | \\\r\n                                        RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_SAI1   | RCC_PERIPHCLK_I2S    | RCC_PERIPHCLK_FDCAN    | \\\r\n                                        RCC_PERIPHCLK_RNG     | RCC_PERIPHCLK_USB    | RCC_PERIPHCLK_ADC12  | \\\r\n                                        RCC_PERIPHCLK_RTC;\r\n\r\n#endif /* STM32G431xx */\r\n\r\n\r\n  /* Get the USART1 clock source ---------------------------------------------*/\r\n  PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();\r\n  /* Get the USART2 clock source ---------------------------------------------*/\r\n  PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();\r\n  /* Get the USART3 clock source ---------------------------------------------*/\r\n  PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();\r\n\r\n#if defined(UART4)\r\n  /* Get the UART4 clock source ----------------------------------------------*/\r\n  PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();\r\n#endif /* UART4 */\r\n\r\n#if defined(UART5)\r\n  /* Get the UART5 clock source ----------------------------------------------*/\r\n  PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();\r\n#endif /* UART5 */\r\n  \r\n  /* Get the LPUART1 clock source --------------------------------------------*/\r\n  PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();\r\n\r\n  /* Get the I2C1 clock source -----------------------------------------------*/\r\n  PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();\r\n\r\n  /* Get the I2C2 clock source ----------------------------------------------*/\r\n  PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();\r\n\r\n  /* Get the I2C3 clock source -----------------------------------------------*/\r\n  PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();\r\n\r\n#if defined(I2C4)\r\n  /* Get the I2C4 clock source -----------------------------------------------*/\r\n  PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();\r\n#endif /* I2C4 */\r\n\r\n  /* Get the LPTIM1 clock source ---------------------------------------------*/\r\n  PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();\r\n\r\n  /* Get the SAI1 clock source -----------------------------------------------*/\r\n  PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();\r\n\r\n  /* Get the I2S clock source -----------------------------------------------*/\r\n  PeriphClkInit->I2sClockSelection    = __HAL_RCC_GET_I2S_SOURCE();\r\n\r\n#if defined(FDCAN1)\r\n  /* Get the FDCAN clock source -----------------------------------------------*/\r\n  PeriphClkInit->FdcanClockSelection    = __HAL_RCC_GET_FDCAN_SOURCE();\r\n#endif /* FDCAN1 */\r\n\r\n#if defined(USB)\r\n  /* Get the USB clock source ------------------------------------------------*/\r\n  PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();\r\n#endif /* USB */\r\n\r\n  /* Get the RNG clock source ------------------------------------------------*/\r\n  PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();\r\n\r\n  /* Get the ADC12 clock source -----------------------------------------------*/\r\n  PeriphClkInit->Adc12ClockSelection     = __HAL_RCC_GET_ADC12_SOURCE();\r\n\r\n#if defined(ADC345_COMMON)\r\n  /* Get the ADC345 clock source ----------------------------------------------*/\r\n  PeriphClkInit->Adc345ClockSelection     = __HAL_RCC_GET_ADC345_SOURCE();\r\n#endif /* ADC345_COMMON */\r\n\r\n#if defined(QUADSPI)\r\n  /* Get the QuadSPIclock source --------------------------------------------*/\r\n  PeriphClkInit->QspiClockSelection = __HAL_RCC_GET_QSPI_SOURCE();\r\n#endif /* QUADSPI */\r\n\r\n  /* Get the RTC clock source ------------------------------------------------*/\r\n  PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();\r\n\r\n}\r\n\r\n/**\r\n  * @brief  Return the peripheral clock frequency for peripherals with clock source from PLL\r\n  * @note   Return 0 if peripheral clock identifier not managed by this API\r\n  * @param  PeriphClk  Peripheral clock identifier\r\n  *         This parameter can be one of the following values:\r\n  *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_USART3  USART3 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)\r\n  *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)\r\n  *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)\r\n  *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_I2S  SPI peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_FDCAN  FDCAN peripheral clock (only for devices with FDCAN)\r\n  *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)\r\n  *            @arg @ref RCC_PERIPHCLK_ADC12  ADC1 and ADC2 peripheral clock\r\n  *            @arg @ref RCC_PERIPHCLK_ADC345  ADC3, ADC4 and ADC5 peripheral clock (only for devices with ADC3, ADC4, ADC5)\r\n  *            @arg @ref RCC_PERIPHCLK_QSPI  QSPI peripheral clock (only for devices with QSPI)\r\n  *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock\r\n  * @retval Frequency in Hz\r\n  */\r\nuint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)\r\n{\r\n  uint32_t frequency = 0U;\r\n  uint32_t srcclk;\r\n  uint32_t pllvco, plln, pllp;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));\r\n\r\n  if(PeriphClk == RCC_PERIPHCLK_RTC)\r\n  {\r\n    /* Get the current RTC source */\r\n    srcclk = __HAL_RCC_GET_RTC_SOURCE();\r\n\r\n    /* Check if LSE is ready and if RTC clock selection is LSE */\r\n    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))\r\n    {\r\n      frequency = LSE_VALUE;\r\n    }\r\n    /* Check if LSI is ready and if RTC clock selection is LSI */\r\n    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))\r\n    {\r\n      frequency = LSI_VALUE;\r\n    }\r\n    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/\r\n    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))\r\n    {\r\n      frequency = HSE_VALUE / 32U;\r\n    }\r\n    /* Clock not enabled for RTC*/\r\n    else\r\n    {\r\n      /* nothing to do: frequency already initialized to 0 */\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* Other external peripheral clock source than RTC */\r\n\r\n    /* Compute PLL clock input */\r\n    if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)   /* HSI ? */\r\n    {\r\n      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))\r\n      {\r\n        pllvco = HSI_VALUE;\r\n      }\r\n      else\r\n      {\r\n        pllvco = 0U;\r\n      }\r\n    }\r\n    else if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)   /* HSE ? */\r\n    {\r\n      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))\r\n      {\r\n        pllvco = HSE_VALUE;\r\n      }\r\n      else\r\n      {\r\n        pllvco = 0U;\r\n      }\r\n    }\r\n    else /* No source */\r\n    {\r\n      pllvco = 0U;\r\n    }\r\n\r\n    /* f(PLL Source) / PLLM */\r\n    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));\r\n\r\n    switch(PeriphClk)\r\n    {\r\n\r\n    case RCC_PERIPHCLK_USART1:\r\n      /* Get the current USART1 source */\r\n      srcclk = __HAL_RCC_GET_USART1_SOURCE();\r\n\r\n      if(srcclk == RCC_USART1CLKSOURCE_PCLK2)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK2Freq();\r\n      }\r\n      else if(srcclk == RCC_USART1CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI) )\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))\r\n      {\r\n        frequency = LSE_VALUE;\r\n      }\r\n      /* Clock not enabled for USART1 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n    case RCC_PERIPHCLK_USART2:\r\n      /* Get the current USART2 source */\r\n      srcclk = __HAL_RCC_GET_USART2_SOURCE();\r\n\r\n      if(srcclk == RCC_USART2CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_USART2CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))  && (srcclk == RCC_USART2CLKSOURCE_LSE))\r\n      {\r\n        frequency = LSE_VALUE;\r\n      }\r\n      /* Clock not enabled for USART2 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n    case RCC_PERIPHCLK_USART3:\r\n      /* Get the current USART3 source */\r\n      srcclk = __HAL_RCC_GET_USART3_SOURCE();\r\n\r\n      if(srcclk == RCC_USART3CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_USART3CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))\r\n      {\r\n        frequency = LSE_VALUE;\r\n      }\r\n      /* Clock not enabled for USART3 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n#if defined(UART4)\r\n    case RCC_PERIPHCLK_UART4:\r\n      /* Get the current UART4 source */\r\n      srcclk = __HAL_RCC_GET_UART4_SOURCE();\r\n\r\n      if(srcclk == RCC_UART4CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_UART4CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))\r\n      {\r\n        frequency = LSE_VALUE;\r\n      }\r\n      /* Clock not enabled for UART4 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n#endif /* UART4 */\r\n\r\n#if defined(UART5)\r\n    case RCC_PERIPHCLK_UART5:\r\n      /* Get the current UART5 source */\r\n      srcclk = __HAL_RCC_GET_UART5_SOURCE();\r\n\r\n      if(srcclk == RCC_UART5CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_UART5CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))\r\n      {\r\n        frequency = LSE_VALUE;\r\n      }\r\n      /* Clock not enabled for UART5 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n#endif /* UART5 */\r\n\r\n    case RCC_PERIPHCLK_LPUART1:\r\n      /* Get the current LPUART1 source */\r\n      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();\r\n\r\n      if(srcclk == RCC_LPUART1CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))\r\n      {\r\n        frequency = LSE_VALUE;\r\n      }\r\n      /* Clock not enabled for LPUART1 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n    case RCC_PERIPHCLK_I2C1:\r\n      /* Get the current I2C1 source */\r\n      srcclk = __HAL_RCC_GET_I2C1_SOURCE();\r\n\r\n      if(srcclk == RCC_I2C1CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_I2C1CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      /* Clock not enabled for I2C1 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n    case RCC_PERIPHCLK_I2C2:\r\n      /* Get the current I2C2 source */\r\n      srcclk = __HAL_RCC_GET_I2C2_SOURCE();\r\n\r\n      if(srcclk == RCC_I2C2CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_I2C2CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      /* Clock not enabled for I2C2 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n    case RCC_PERIPHCLK_I2C3:\r\n      /* Get the current I2C3 source */\r\n      srcclk = __HAL_RCC_GET_I2C3_SOURCE();\r\n\r\n      if(srcclk == RCC_I2C3CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_I2C3CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      /* Clock not enabled for I2C3 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n#if defined(I2C4)\r\n\r\n    case RCC_PERIPHCLK_I2C4:\r\n      /* Get the current I2C4 source */\r\n      srcclk = __HAL_RCC_GET_I2C4_SOURCE();\r\n\r\n      if(srcclk == RCC_I2C4CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_I2C4CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      /* Clock not enabled for I2C4 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n#endif /* I2C4 */\r\n\r\n    case RCC_PERIPHCLK_LPTIM1:\r\n      /* Get the current LPTIM1 source */\r\n      srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();\r\n\r\n      if(srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))\r\n      {\r\n        frequency = LSI_VALUE;\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))\r\n      {\r\n        frequency = LSE_VALUE;\r\n      }\r\n      /* Clock not enabled for LPTIM1 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n    case RCC_PERIPHCLK_SAI1:\r\n      /* Get the current SAI1 source */\r\n      srcclk = __HAL_RCC_GET_SAI1_SOURCE();\r\n\r\n      if(srcclk == RCC_SAI1CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if(srcclk == RCC_SAI1CLKSOURCE_PLL)\r\n      {\r\n        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)\r\n        {\r\n          /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */\r\n          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);\r\n        }\r\n      }\r\n      else if(srcclk == RCC_SAI1CLKSOURCE_EXT)\r\n      {\r\n        /* External clock used.*/\r\n        frequency = EXTERNAL_CLOCK_VALUE;\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SAI1CLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      /* Clock not enabled for SAI1 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n    case RCC_PERIPHCLK_I2S:\r\n      /* Get the current I2Sx source */\r\n      srcclk = __HAL_RCC_GET_I2S_SOURCE();\r\n\r\n      if(srcclk == RCC_I2SCLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else if(srcclk == RCC_I2SCLKSOURCE_PLL)\r\n      {\r\n        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)\r\n        {\r\n          /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */\r\n          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);\r\n        }\r\n      }\r\n      else if(srcclk == RCC_I2SCLKSOURCE_EXT)\r\n      {\r\n        /* External clock used.*/\r\n        frequency = EXTERNAL_CLOCK_VALUE;\r\n      }      \r\n      else if((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2SCLKSOURCE_HSI))\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }\r\n      /* Clock not enabled for I2S */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n#if defined(FDCAN1)\r\n    case RCC_PERIPHCLK_FDCAN:\r\n      /* Get the current FDCANx source */\r\n      srcclk = __HAL_RCC_GET_FDCAN_SOURCE();\r\n\r\n      if(srcclk == RCC_FDCANCLKSOURCE_PCLK1)\r\n      {\r\n        frequency = HAL_RCC_GetPCLK1Freq();\r\n      }\r\n      else if(srcclk == RCC_FDCANCLKSOURCE_HSE)\r\n      {\r\n        frequency = HSE_VALUE;\r\n      }\r\n      else if(srcclk == RCC_FDCANCLKSOURCE_PLL)\r\n      {\r\n        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_48M1CLK) != 0U)\r\n        {\r\n          /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */\r\n          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n          frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);\r\n        }\r\n      }\r\n      /* Clock not enabled for FDCAN */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n#endif /* FDCAN1 */\r\n    \r\n#if defined(USB)\r\n    \r\n    case RCC_PERIPHCLK_USB:\r\n      /* Get the current USB source */\r\n      srcclk = __HAL_RCC_GET_USB_SOURCE();\r\n      \r\n      if(srcclk == RCC_USBCLKSOURCE_PLL)  /* PLL ? */\r\n      {\r\n        /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */\r\n        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);\r\n      }\r\n      else if((HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48)) /* HSI48 ? */\r\n      {\r\n        frequency = HSI48_VALUE;\r\n      }\r\n      else /* No clock source */\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n      \r\n#endif /* USB */\r\n\r\n    case RCC_PERIPHCLK_RNG:\r\n      /* Get the current RNG source */\r\n      srcclk = __HAL_RCC_GET_RNG_SOURCE();\r\n\r\n      if(srcclk == RCC_RNGCLKSOURCE_PLL)  /* PLL ? */\r\n      {\r\n        /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */\r\n        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);\r\n      }\r\n      else if( (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48)) /* HSI48 ? */\r\n      {\r\n        frequency = HSI48_VALUE;\r\n      }\r\n      else /* No clock source */\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n    case RCC_PERIPHCLK_ADC12:\r\n      /* Get the current ADC12 source */\r\n      srcclk = __HAL_RCC_GET_ADC12_SOURCE();\r\n      \r\n      if(srcclk == RCC_ADC12CLKSOURCE_PLL)\r\n      {\r\n        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)\r\n        {\r\n          /* f(PLLP) = f(VCO input) * PLLN / PLLP */\r\n          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;\r\n          if(pllp == 0U)\r\n          {\r\n            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)\r\n            {\r\n              pllp = 17U;\r\n            }\r\n            else\r\n            {\r\n              pllp = 7U;\r\n            }\r\n          }\r\n          frequency = (pllvco * plln) / pllp;\r\n        }\r\n      }\r\n      else if(srcclk == RCC_ADC12CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      /* Clock not enabled for ADC12 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n#if defined(ADC345_COMMON)\r\n    case RCC_PERIPHCLK_ADC345:\r\n      /* Get the current ADC345 source */\r\n      srcclk = __HAL_RCC_GET_ADC345_SOURCE();\r\n      \r\n      if(srcclk == RCC_ADC345CLKSOURCE_PLL)\r\n      {\r\n        if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_ADCCLK) != 0U)\r\n        {\r\n          /* f(PLLP) = f(VCO input) * PLLN / PLLP */\r\n          plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n          pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;\r\n          if(pllp == 0U)\r\n          {\r\n            if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)\r\n            {\r\n              pllp = 17U;\r\n            }\r\n            else\r\n            {\r\n              pllp = 7U;\r\n            }\r\n          }\r\n          frequency = (pllvco * plln) / pllp;\r\n        }\r\n      }\r\n      else if(srcclk == RCC_ADC345CLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      /* Clock not enabled for ADC345 */\r\n      else\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n#endif /* ADC345_COMMON */\r\n\r\n#if defined(QUADSPI)\r\n\r\n    case RCC_PERIPHCLK_QSPI:\r\n      /* Get the current QSPI source */\r\n      srcclk = __HAL_RCC_GET_QSPI_SOURCE();\r\n      \r\n      if(srcclk == RCC_QSPICLKSOURCE_PLL)  /* PLL ? */\r\n      {\r\n        /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */\r\n        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;\r\n        frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);\r\n      }\r\n      else if(srcclk == RCC_QSPICLKSOURCE_HSI)\r\n      {\r\n        frequency = HSI_VALUE;\r\n      }      \r\n      else if(srcclk == RCC_QSPICLKSOURCE_SYSCLK)\r\n      {\r\n        frequency = HAL_RCC_GetSysClockFreq();\r\n      }\r\n      else /* No clock source */\r\n      {\r\n        /* nothing to do: frequency already initialized to 0 */\r\n      }\r\n      break;\r\n\r\n#endif /* QUADSPI */\r\n\r\n    default:\r\n      break;\r\n    }\r\n  }\r\n\r\n  return(frequency);\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions\r\n *  @brief  Extended Clock management functions\r\n *\r\n@verbatim\r\n ===============================================================================\r\n                ##### Extended clock management functions  #####\r\n ===============================================================================\r\n    [..]\r\n    This subsection provides a set of functions allowing to control the\r\n    activation or deactivation of LSE CSS,\r\n    Low speed clock output and clock after wake-up from STOP mode.\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Enable the LSE Clock Security System.\r\n  * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled\r\n  *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC\r\n  *         clock with HAL_RCCEx_PeriphCLKConfig().\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_EnableLSECSS(void)\r\n{\r\n  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;\r\n}\r\n\r\n/**\r\n  * @brief  Disable the LSE Clock Security System.\r\n  * @note   LSE Clock Security System can only be disabled after a LSE failure detection.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_DisableLSECSS(void)\r\n{\r\n  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;\r\n\r\n  /* Disable LSE CSS IT if any */\r\n  __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);\r\n}\r\n\r\n/**\r\n  * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.\r\n  * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_EnableLSECSS_IT(void)\r\n{\r\n  /* Enable LSE CSS */\r\n  SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;\r\n\r\n  /* Enable LSE CSS IT */\r\n  __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);\r\n\r\n  /* Enable IT on EXTI Line 19 */\r\n  __HAL_RCC_LSECSS_EXTI_ENABLE_IT();\r\n  __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();\r\n}\r\n\r\n/**\r\n  * @brief Handle the RCC LSE Clock Security System interrupt request.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_LSECSS_IRQHandler(void)\r\n{\r\n  /* Check RCC LSE CSSF flag  */\r\n  if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))\r\n  {\r\n    /* RCC LSE Clock Security System interrupt user callback */\r\n    HAL_RCCEx_LSECSS_Callback();\r\n\r\n    /* Clear RCC LSE CSS pending bit */\r\n    __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  RCCEx LSE Clock Security System interrupt callback.\r\n  * @retval none\r\n  */\r\n__weak void HAL_RCCEx_LSECSS_Callback(void)\r\n{\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).\r\n  * @param  LSCOSource  specifies the Low Speed clock source to output.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source\r\n  *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)\r\n{\r\n  GPIO_InitTypeDef GPIO_InitStruct;\r\n  FlagStatus       pwrclkchanged = RESET;\r\n  FlagStatus       backupchanged = RESET;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_RCC_LSCOSOURCE(LSCOSource));\r\n\r\n  /* LSCO Pin Clock Enable */\r\n  __LSCO_CLK_ENABLE();\r\n\r\n  /* Configure the LSCO pin in analog mode */\r\n  GPIO_InitStruct.Pin = LSCO_PIN;\r\n  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;\r\n  GPIO_InitStruct.Pull = GPIO_NOPULL;\r\n  HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);\r\n\r\n  /* Update LSCOSEL clock source in Backup Domain control register */\r\n  if(__HAL_RCC_PWR_IS_CLK_DISABLED())\r\n  {\r\n    __HAL_RCC_PWR_CLK_ENABLE();\r\n    pwrclkchanged = SET;\r\n  }\r\n  if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))\r\n  {\r\n    HAL_PWR_EnableBkUpAccess();\r\n    backupchanged = SET;\r\n  }\r\n\r\n  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);\r\n\r\n  if(backupchanged == SET)\r\n  {\r\n    HAL_PWR_DisableBkUpAccess();\r\n  }\r\n  if(pwrclkchanged == SET)\r\n  {\r\n    __HAL_RCC_PWR_CLK_DISABLE();\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Disable the Low Speed clock output.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_DisableLSCO(void)\r\n{\r\n  FlagStatus       pwrclkchanged = RESET;\r\n  FlagStatus       backupchanged = RESET;\r\n\r\n  /* Update LSCOEN bit in Backup Domain control register */\r\n  if(__HAL_RCC_PWR_IS_CLK_DISABLED())\r\n  {\r\n    __HAL_RCC_PWR_CLK_ENABLE();\r\n    pwrclkchanged = SET;\r\n  }\r\n  if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))\r\n  {\r\n    /* Enable access to the backup domain */\r\n    HAL_PWR_EnableBkUpAccess();\r\n    backupchanged = SET;\r\n  }\r\n\r\n  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);\r\n\r\n  /* Restore previous configuration */\r\n  if(backupchanged == SET)\r\n  {\r\n    /* Disable access to the backup domain */\r\n    HAL_PWR_DisableBkUpAccess();\r\n  }\r\n  if(pwrclkchanged == SET)\r\n  {\r\n    __HAL_RCC_PWR_CLK_DISABLE();\r\n  }\r\n}\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#if defined(CRS)\r\n\r\n/** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions\r\n *  @brief  Extended Clock Recovery System Control functions\r\n *\r\n@verbatim\r\n ===============================================================================\r\n                ##### Extended Clock Recovery System Control functions  #####\r\n ===============================================================================\r\n    [..]\r\n      For devices with Clock Recovery System feature (CRS), RCC Extension HAL driver can be used as follows:\r\n\r\n      (#) In System clock config, HSI48 needs to be enabled\r\n\r\n      (#) Enable CRS clock in IP MSP init which will use CRS functions\r\n\r\n      (#) Call CRS functions as follows:\r\n          (##) Prepare synchronization configuration necessary for HSI48 calibration\r\n              (+++) Default values can be set for frequency Error Measurement (reload and error limit)\r\n                        and also HSI48 oscillator smooth trimming.\r\n              (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate\r\n                        directly reload value with target and sychronization frequencies values\r\n          (##) Call function HAL_RCCEx_CRSConfig which\r\n              (+++) Resets CRS registers to their default values.\r\n              (+++) Configures CRS registers with synchronization configuration\r\n              (+++) Enables automatic calibration and frequency error counter feature\r\n           Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the\r\n           periodic USB SOF will not be generated by the host. No SYNC signal will therefore be\r\n           provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock\r\n           precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs\r\n           should be used as SYNC signal.\r\n\r\n          (##) A polling function is provided to wait for complete synchronization\r\n              (+++) Call function HAL_RCCEx_CRSWaitSynchronization()\r\n              (+++) According to CRS status, user can decide to adjust again the calibration or continue\r\n                        application if synchronization is OK\r\n\r\n      (#) User can retrieve information related to synchronization in calling function\r\n            HAL_RCCEx_CRSGetSynchronizationInfo()\r\n\r\n      (#) Regarding synchronization status and synchronization information, user can try a new calibration\r\n           in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.\r\n           Note: When the SYNC event is detected during the downcounting phase (before reaching the zero value),\r\n           it means that the actual frequency is lower than the target (and so, that the TRIM value should be\r\n           incremented), while when it is detected during the upcounting phase it means that the actual frequency\r\n           is higher (and that the TRIM value should be decremented).\r\n\r\n      (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interrupts will go\r\n          through CRS Handler (CRS_IRQn/CRS_IRQHandler)\r\n              (++) Call function HAL_RCCEx_CRSConfig()\r\n              (++) Enable CRS_IRQn (thanks to NVIC functions)\r\n              (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)\r\n              (++) Implement CRS status management in the following user callbacks called from\r\n                   HAL_RCCEx_CRS_IRQHandler():\r\n                   (+++) HAL_RCCEx_CRS_SyncOkCallback()\r\n                   (+++) HAL_RCCEx_CRS_SyncWarnCallback()\r\n                   (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()\r\n                   (+++) HAL_RCCEx_CRS_ErrorCallback()\r\n\r\n      (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGenerate().\r\n          This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick handler)\r\n\r\n@endverbatim\r\n * @{\r\n */\r\n\r\n/**\r\n  * @brief  Start automatic synchronization for polling mode\r\n  * @param  pInit Pointer on RCC_CRSInitTypeDef structure\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)\r\n{\r\n  uint32_t value;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));\r\n  assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));\r\n  assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));\r\n  assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));\r\n  assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));\r\n  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));\r\n\r\n  /* CONFIGURATION */\r\n\r\n  /* Before configuration, reset CRS registers to their default values*/\r\n  __HAL_RCC_CRS_FORCE_RESET();\r\n  __HAL_RCC_CRS_RELEASE_RESET();\r\n\r\n  /* Set the SYNCDIV[2:0] bits according to Prescaler value */\r\n  /* Set the SYNCSRC[1:0] bits according to Source value */\r\n  /* Set the SYNCSPOL bit according to Polarity value */\r\n  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);\r\n  /* Set the RELOAD[15:0] bits according to ReloadValue value */\r\n  value |= pInit->ReloadValue;\r\n  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */\r\n  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);\r\n  WRITE_REG(CRS->CFGR, value);\r\n\r\n  /* Adjust HSI48 oscillator smooth trimming */\r\n  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */\r\n  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));\r\n\r\n  /* START AUTOMATIC SYNCHRONIZATION*/\r\n\r\n  /* Enable Automatic trimming & Frequency error counter */\r\n  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);\r\n}\r\n\r\n/**\r\n  * @brief  Generate the software synchronization event\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)\r\n{\r\n  SET_BIT(CRS->CR, CRS_CR_SWSYNC);\r\n}\r\n\r\n/**\r\n  * @brief  Return synchronization info\r\n  * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)\r\n{\r\n  /* Check the parameter */\r\n  assert_param(pSynchroInfo != (void *)NULL);\r\n\r\n  /* Get the reload value */\r\n  pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));\r\n\r\n  /* Get HSI48 oscillator smooth trimming */\r\n  pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);\r\n\r\n  /* Get Frequency error capture */\r\n  pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);\r\n\r\n  /* Get Frequency error direction */\r\n  pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));\r\n}\r\n\r\n/**\r\n* @brief Wait for CRS Synchronization status.\r\n* @param Timeout  Duration of the timeout\r\n* @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization\r\n*        frequency.\r\n* @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.\r\n* @retval Combination of Synchronization status\r\n*          This parameter can be a combination of the following values:\r\n*            @arg @ref RCC_CRS_TIMEOUT\r\n*            @arg @ref RCC_CRS_SYNCOK\r\n*            @arg @ref RCC_CRS_SYNCWARN\r\n*            @arg @ref RCC_CRS_SYNCERR\r\n*            @arg @ref RCC_CRS_SYNCMISS\r\n*            @arg @ref RCC_CRS_TRIMOVF\r\n*/\r\nuint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)\r\n{\r\n  uint32_t crsstatus = RCC_CRS_NONE;\r\n  uint32_t tickstart;\r\n\r\n  /* Get timeout */\r\n  tickstart = HAL_GetTick();\r\n\r\n  /* Wait for CRS flag or timeout detection */\r\n  do\r\n  {\r\n    if(Timeout != HAL_MAX_DELAY)\r\n    {\r\n      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))\r\n      {\r\n        crsstatus = RCC_CRS_TIMEOUT;\r\n      }\r\n    }\r\n    /* Check CRS SYNCOK flag  */\r\n    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))\r\n    {\r\n      /* CRS SYNC event OK */\r\n      crsstatus |= RCC_CRS_SYNCOK;\r\n\r\n      /* Clear CRS SYNC event OK bit */\r\n      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);\r\n    }\r\n\r\n    /* Check CRS SYNCWARN flag  */\r\n    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))\r\n    {\r\n      /* CRS SYNC warning */\r\n      crsstatus |= RCC_CRS_SYNCWARN;\r\n\r\n      /* Clear CRS SYNCWARN bit */\r\n      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);\r\n    }\r\n\r\n    /* Check CRS TRIM overflow flag  */\r\n    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))\r\n    {\r\n      /* CRS SYNC Error */\r\n      crsstatus |= RCC_CRS_TRIMOVF;\r\n\r\n      /* Clear CRS Error bit */\r\n      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);\r\n    }\r\n\r\n    /* Check CRS Error flag  */\r\n    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))\r\n    {\r\n      /* CRS SYNC Error */\r\n      crsstatus |= RCC_CRS_SYNCERR;\r\n\r\n      /* Clear CRS Error bit */\r\n      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);\r\n    }\r\n\r\n    /* Check CRS SYNC Missed flag  */\r\n    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))\r\n    {\r\n      /* CRS SYNC Missed */\r\n      crsstatus |= RCC_CRS_SYNCMISS;\r\n\r\n      /* Clear CRS SYNC Missed bit */\r\n      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);\r\n    }\r\n\r\n    /* Check CRS Expected SYNC flag  */\r\n    if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))\r\n    {\r\n      /* frequency error counter reached a zero value */\r\n      __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);\r\n    }\r\n  } while(RCC_CRS_NONE == crsstatus);\r\n\r\n  return crsstatus;\r\n}\r\n\r\n/**\r\n  * @brief Handle the Clock Recovery System interrupt request.\r\n  * @retval None\r\n  */\r\nvoid HAL_RCCEx_CRS_IRQHandler(void)\r\n{\r\n  uint32_t crserror = RCC_CRS_NONE;\r\n  /* Get current IT flags and IT sources values */\r\n  uint32_t itflags = READ_REG(CRS->ISR);\r\n  uint32_t itsources = READ_REG(CRS->CR);\r\n\r\n  /* Check CRS SYNCOK flag  */\r\n  if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))\r\n  {\r\n    /* Clear CRS SYNC event OK flag */\r\n    WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);\r\n\r\n    /* user callback */\r\n    HAL_RCCEx_CRS_SyncOkCallback();\r\n  }\r\n  /* Check CRS SYNCWARN flag  */\r\n  else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))\r\n  {\r\n    /* Clear CRS SYNCWARN flag */\r\n    WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);\r\n\r\n    /* user callback */\r\n    HAL_RCCEx_CRS_SyncWarnCallback();\r\n  }\r\n  /* Check CRS Expected SYNC flag  */\r\n  else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))\r\n  {\r\n    /* frequency error counter reached a zero value */\r\n    WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);\r\n\r\n    /* user callback */\r\n    HAL_RCCEx_CRS_ExpectedSyncCallback();\r\n  }\r\n  /* Check CRS Error flags  */\r\n  else\r\n  {\r\n    if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))\r\n    {\r\n      if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)\r\n      {\r\n        crserror |= RCC_CRS_SYNCERR;\r\n      }\r\n      if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)\r\n      {\r\n        crserror |= RCC_CRS_SYNCMISS;\r\n      }\r\n      if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)\r\n      {\r\n        crserror |= RCC_CRS_TRIMOVF;\r\n      }\r\n\r\n      /* Clear CRS Error flags */\r\n      WRITE_REG(CRS->ICR, CRS_ICR_ERRC);\r\n\r\n      /* user error callback */\r\n      HAL_RCCEx_CRS_ErrorCallback(crserror);\r\n    }\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.\r\n  * @retval none\r\n  */\r\n__weak void HAL_RCCEx_CRS_SyncOkCallback(void)\r\n{\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.\r\n  * @retval none\r\n  */\r\n__weak void HAL_RCCEx_CRS_SyncWarnCallback(void)\r\n{\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.\r\n  * @retval none\r\n  */\r\n__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)\r\n{\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  RCCEx Clock Recovery System Error interrupt callback.\r\n  * @param  Error Combination of Error status.\r\n  *         This parameter can be a combination of the following values:\r\n  *           @arg @ref RCC_CRS_SYNCERR\r\n  *           @arg @ref RCC_CRS_SYNCMISS\r\n  *           @arg @ref RCC_CRS_TRIMOVF\r\n  * @retval none\r\n  */\r\n__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(Error);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* CRS */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup RCCEx_Private_Functions\r\n * @{\r\n */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_RCC_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n"},{"name":"stm32g4xx_hal_tim.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_tim.c\r\n  * @author  MCD Application Team\r\n  * @brief   TIM HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the Timer (TIM) peripheral:\r\n  *           + TIM Time Base Initialization\r\n  *           + TIM Time Base Start\r\n  *           + TIM Time Base Start Interruption\r\n  *           + TIM Time Base Start DMA\r\n  *           + TIM Output Compare/PWM Initialization\r\n  *           + TIM Output Compare/PWM Channel Configuration\r\n  *           + TIM Output Compare/PWM  Start\r\n  *           + TIM Output Compare/PWM  Start Interruption\r\n  *           + TIM Output Compare/PWM Start DMA\r\n  *           + TIM Input Capture Initialization\r\n  *           + TIM Input Capture Channel Configuration\r\n  *           + TIM Input Capture Start\r\n  *           + TIM Input Capture Start Interruption\r\n  *           + TIM Input Capture Start DMA\r\n  *           + TIM One Pulse Initialization\r\n  *           + TIM One Pulse Channel Configuration\r\n  *           + TIM One Pulse Start\r\n  *           + TIM Encoder Interface Initialization\r\n  *           + TIM Encoder Interface Start\r\n  *           + TIM Encoder Interface Start Interruption\r\n  *           + TIM Encoder Interface Start DMA\r\n  *           + Commutation Event configuration with Interruption and DMA\r\n  *           + TIM OCRef clear configuration\r\n  *           + TIM External Clock configuration\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  @verbatim\r\n  ==============================================================================\r\n                      ##### TIMER Generic features #####\r\n  ==============================================================================\r\n  [..] The Timer features include:\r\n       (#) 16-bit up, down, up/down auto-reload counter.\r\n       (#) 16-bit programmable prescaler allowing dividing (also on the fly) the\r\n           counter clock frequency either by any factor between 1 and 65536.\r\n       (#) Up to 4 independent channels for:\r\n           (++) Input Capture\r\n           (++) Output Compare\r\n           (++) PWM generation (Edge and Center-aligned Mode)\r\n           (++) One-pulse mode output\r\n       (#) Synchronization circuit to control the timer with external signals and to interconnect\r\n            several timers together.\r\n       (#) Supports incremental encoder for positioning purposes\r\n\r\n            ##### How to use this driver #####\r\n  ==============================================================================\r\n    [..]\r\n     (#) Initialize the TIM low level resources by implementing the following functions\r\n         depending on the selected feature:\r\n           (++) Time Base : HAL_TIM_Base_MspInit()\r\n           (++) Input Capture : HAL_TIM_IC_MspInit()\r\n           (++) Output Compare : HAL_TIM_OC_MspInit()\r\n           (++) PWM generation : HAL_TIM_PWM_MspInit()\r\n           (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit()\r\n           (++) Encoder mode output : HAL_TIM_Encoder_MspInit()\r\n\r\n     (#) Initialize the TIM low level resources :\r\n        (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();\r\n        (##) TIM pins configuration\r\n            (+++) Enable the clock for the TIM GPIOs using the following function:\r\n             __HAL_RCC_GPIOx_CLK_ENABLE();\r\n            (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();\r\n\r\n     (#) The external Clock can be configured, if needed (the default clock is the\r\n         internal clock from the APBx), using the following function:\r\n         HAL_TIM_ConfigClockSource, the clock configuration should be done before\r\n         any start function.\r\n\r\n     (#) Configure the TIM in the desired functioning mode using one of the\r\n       Initialization function of this driver:\r\n       (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base\r\n       (++) HAL_TIM_OC_Init, HAL_TIM_OC_ConfigChannel and optionally HAL_TIMEx_OC_ConfigPulseOnCompare:\r\n            to use the Timer to generate an Output Compare signal.\r\n       (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a\r\n            PWM signal.\r\n       (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an\r\n            external signal.\r\n       (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer\r\n            in One Pulse Mode.\r\n       (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface.\r\n\r\n     (#) Activate the TIM peripheral using one of the start functions depending from the feature used:\r\n           (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT()\r\n           (++) Input Capture :  HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT()\r\n           (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT()\r\n           (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT()\r\n           (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT()\r\n           (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM_Encoder_Start_IT().\r\n\r\n     (#) The DMA Burst is managed with the two following functions:\r\n         HAL_TIM_DMABurst_WriteStart()\r\n         HAL_TIM_DMABurst_ReadStart()\r\n\r\n    *** Callback registration ***\r\n  =============================================\r\n\r\n  [..]\r\n  The compilation define  USE_HAL_TIM_REGISTER_CALLBACKS when set to 1\r\n  allows the user to configure dynamically the driver callbacks.\r\n\r\n  [..]\r\n  Use Function HAL_TIM_RegisterCallback() to register a callback.\r\n  HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle,\r\n  the Callback ID and a pointer to the user callback function.\r\n\r\n  [..]\r\n  Use function HAL_TIM_UnRegisterCallback() to reset a callback to the default\r\n  weak function.\r\n  HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle,\r\n  and the Callback ID.\r\n\r\n  [..]\r\n  These functions allow to register/unregister following callbacks:\r\n    (+) Base_MspInitCallback              : TIM Base Msp Init Callback.\r\n    (+) Base_MspDeInitCallback            : TIM Base Msp DeInit Callback.\r\n    (+) IC_MspInitCallback                : TIM IC Msp Init Callback.\r\n    (+) IC_MspDeInitCallback              : TIM IC Msp DeInit Callback.\r\n    (+) OC_MspInitCallback                : TIM OC Msp Init Callback.\r\n    (+) OC_MspDeInitCallback              : TIM OC Msp DeInit Callback.\r\n    (+) PWM_MspInitCallback               : TIM PWM Msp Init Callback.\r\n    (+) PWM_MspDeInitCallback             : TIM PWM Msp DeInit Callback.\r\n    (+) OnePulse_MspInitCallback          : TIM One Pulse Msp Init Callback.\r\n    (+) OnePulse_MspDeInitCallback        : TIM One Pulse Msp DeInit Callback.\r\n    (+) Encoder_MspInitCallback           : TIM Encoder Msp Init Callback.\r\n    (+) Encoder_MspDeInitCallback         : TIM Encoder Msp DeInit Callback.\r\n    (+) HallSensor_MspInitCallback        : TIM Hall Sensor Msp Init Callback.\r\n    (+) HallSensor_MspDeInitCallback      : TIM Hall Sensor Msp DeInit Callback.\r\n    (+) PeriodElapsedCallback             : TIM Period Elapsed Callback.\r\n    (+) PeriodElapsedHalfCpltCallback     : TIM Period Elapsed half complete Callback.\r\n    (+) TriggerCallback                   : TIM Trigger Callback.\r\n    (+) TriggerHalfCpltCallback           : TIM Trigger half complete Callback.\r\n    (+) IC_CaptureCallback                : TIM Input Capture Callback.\r\n    (+) IC_CaptureHalfCpltCallback        : TIM Input Capture half complete Callback.\r\n    (+) OC_DelayElapsedCallback           : TIM Output Compare Delay Elapsed Callback.\r\n    (+) PWM_PulseFinishedCallback         : TIM PWM Pulse Finished Callback.\r\n    (+) PWM_PulseFinishedHalfCpltCallback : TIM PWM Pulse Finished half complete Callback.\r\n    (+) ErrorCallback                     : TIM Error Callback.\r\n    (+) CommutationCallback               : TIM Commutation Callback.\r\n    (+) CommutationHalfCpltCallback       : TIM Commutation half complete Callback.\r\n    (+) BreakCallback                     : TIM Break Callback.\r\n    (+) Break2Callback                    : TIM Break2 Callback.\r\n    (+) EncoderIndexCallback              : TIM Encoder Index Callback.\r\n    (+) DirectionChangeCallback           : TIM Direction Change Callback\r\n    (+) IndexErrorCallback                : TIM Index Error Callback.\r\n    (+) TransitionErrorCallback           : TIM Transition Error Callback\r\n\r\n  [..]\r\nBy default, after the Init and when the state is HAL_TIM_STATE_RESET\r\nall interrupt callbacks are set to the corresponding weak functions:\r\n  examples HAL_TIM_TriggerCallback(), HAL_TIM_ErrorCallback().\r\n\r\n  [..]\r\n  Exception done for MspInit and MspDeInit functions that are reset to the legacy weak\r\n  functionalities in the Init / DeInit only when these callbacks are null\r\n  (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit\r\n    keep and use the user MspInit / MspDeInit callbacks(registered beforehand)\r\n\r\n  [..]\r\n    Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only.\r\n    Exception done MspInit / MspDeInit that can be registered / unregistered\r\n    in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state,\r\n    thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit.\r\n  In that case first register the MspInit/MspDeInit user callbacks\r\n      using HAL_TIM_RegisterCallback() before calling DeInit or Init function.\r\n\r\n  [..]\r\n      When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or\r\n      not defined, the callback registration feature is not available and all callbacks\r\n      are set to the corresponding weak functions.\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup TIM TIM\r\n  * @brief TIM HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_TIM_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/** @addtogroup TIM_Private_Constants\r\n  * @{\r\n  */\r\n#define TIMx_AF2_OCRSEL TIM1_AF2_OCRSEL\r\n\r\n/**\r\n  * @}\r\n  */\r\n/* Private macros ------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @addtogroup TIM_Private_Functions\r\n  * @{\r\n  */\r\nstatic void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);\r\nstatic void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);\r\nstatic void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);\r\nstatic void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);\r\nstatic void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config);\r\nstatic void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);\r\nstatic void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,\r\n                              uint32_t TIM_ICFilter);\r\nstatic void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);\r\nstatic void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,\r\n                              uint32_t TIM_ICFilter);\r\nstatic void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,\r\n                              uint32_t TIM_ICFilter);\r\nstatic void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource);\r\nstatic void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma);\r\nstatic void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma);\r\nstatic void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);\r\nstatic void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma);\r\nstatic void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma);\r\nstatic HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,\r\n                                                  TIM_SlaveConfigTypeDef *sSlaveConfig);\r\n/**\r\n  * @}\r\n  */\r\n/* Exported functions --------------------------------------------------------*/\r\n\r\n/** @defgroup TIM_Exported_Functions TIM Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group1 TIM Time Base functions\r\n  *  @brief    Time Base functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n              ##### Time Base functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Initialize and configure the TIM base.\r\n    (+) De-initialize the TIM base.\r\n    (+) Start the Time Base.\r\n    (+) Stop the Time Base.\r\n    (+) Start the Time Base and enable interrupt.\r\n    (+) Stop the Time Base and disable interrupt.\r\n    (+) Start the Time Base and enable DMA transfer.\r\n    (+) Stop the Time Base and disable DMA transfer.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Initializes the TIM Time base Unit according to the specified\r\n  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.\r\n  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)\r\n  *         requires a timer reset to avoid unexpected direction\r\n  *         due to DIR bit readonly in center aligned mode.\r\n  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()\r\n  * @param  htim TIM Base handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the TIM handle allocation */\r\n  if (htim == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));\r\n  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));\r\n  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));\r\n\r\n  if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    /* Allocate lock resource and initialize it */\r\n    htim->Lock = HAL_UNLOCKED;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n    /* Reset interrupt callbacks to legacy weak callbacks */\r\n    TIM_ResetCallback(htim);\r\n\r\n    if (htim->Base_MspInitCallback == NULL)\r\n    {\r\n      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;\r\n    }\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC */\r\n    htim->Base_MspInitCallback(htim);\r\n#else\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC */\r\n    HAL_TIM_Base_MspInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Set the Time Base configuration */\r\n  TIM_Base_SetConfig(htim->Instance, &htim->Init);\r\n\r\n  /* Initialize the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n\r\n  /* Initialize the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Initialize the TIM state*/\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes the TIM Base peripheral\r\n  * @param  htim TIM Base handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Disable the TIM Peripheral Clock */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  if (htim->Base_MspDeInitCallback == NULL)\r\n  {\r\n    htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;\r\n  }\r\n  /* DeInit the low level hardware */\r\n  htim->Base_MspDeInitCallback(htim);\r\n#else\r\n  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */\r\n  HAL_TIM_Base_MspDeInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  /* Change the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;\r\n\r\n  /* Change the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);\r\n\r\n  /* Change TIM state */\r\n  htim->State = HAL_TIM_STATE_RESET;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM Base MSP.\r\n  * @param  htim TIM Base handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_Base_MspInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes TIM Base MSP.\r\n  * @param  htim TIM Base handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_Base_MspDeInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Starts the TIM Base generation.\r\n  * @param  htim TIM Base handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  /* Check the TIM state */\r\n  if (htim->State != HAL_TIM_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Base generation.\r\n  * @param  htim TIM Base handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Base generation in interrupt mode.\r\n  * @param  htim TIM Base handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  /* Check the TIM state */\r\n  if (htim->State != HAL_TIM_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Enable the TIM Update interrupt */\r\n  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Base generation in interrupt mode.\r\n  * @param  htim TIM Base handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the TIM Update interrupt */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Base generation in DMA mode.\r\n  * @param  htim TIM Base handle\r\n  * @param  pData The source Buffer address.\r\n  * @param  Length The length of data to be transferred from memory to peripheral.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));\r\n\r\n  /* Set the TIM state */\r\n  if (htim->State == HAL_TIM_STATE_BUSY)\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if (htim->State == HAL_TIM_STATE_READY)\r\n  {\r\n    if ((pData == NULL) && (Length > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      htim->State = HAL_TIM_STATE_BUSY;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the DMA Period elapsed callbacks */\r\n  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;\r\n  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;\r\n\r\n  /* Set the DMA error callback */\r\n  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;\r\n\r\n  /* Enable the DMA channel */\r\n  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,\r\n                       Length) != HAL_OK)\r\n  {\r\n    /* Return error status */\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Enable the TIM Update DMA request */\r\n  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Base generation in DMA mode.\r\n  * @param  htim TIM Base handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the TIM Update DMA request */\r\n  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);\r\n\r\n  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group2 TIM Output Compare functions\r\n  *  @brief    TIM Output Compare functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                  ##### TIM Output Compare functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Initialize and configure the TIM Output Compare.\r\n    (+) De-initialize the TIM Output Compare.\r\n    (+) Start the TIM Output Compare.\r\n    (+) Stop the TIM Output Compare.\r\n    (+) Start the TIM Output Compare and enable interrupt.\r\n    (+) Stop the TIM Output Compare and disable interrupt.\r\n    (+) Start the TIM Output Compare and enable DMA transfer.\r\n    (+) Stop the TIM Output Compare and disable DMA transfer.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Initializes the TIM Output Compare according to the specified\r\n  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.\r\n  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)\r\n  *         requires a timer reset to avoid unexpected direction\r\n  *         due to DIR bit readonly in center aligned mode.\r\n  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()\r\n  * @param  htim TIM Output Compare handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the TIM handle allocation */\r\n  if (htim == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));\r\n  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));\r\n  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));\r\n\r\n  if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    /* Allocate lock resource and initialize it */\r\n    htim->Lock = HAL_UNLOCKED;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n    /* Reset interrupt callbacks to legacy weak callbacks */\r\n    TIM_ResetCallback(htim);\r\n\r\n    if (htim->OC_MspInitCallback == NULL)\r\n    {\r\n      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;\r\n    }\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC */\r\n    htim->OC_MspInitCallback(htim);\r\n#else\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */\r\n    HAL_TIM_OC_MspInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Init the base time for the Output Compare */\r\n  TIM_Base_SetConfig(htim->Instance,  &htim->Init);\r\n\r\n  /* Initialize the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n\r\n  /* Initialize the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Initialize the TIM state*/\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes the TIM peripheral\r\n  * @param  htim TIM Output Compare handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Disable the TIM Peripheral Clock */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  if (htim->OC_MspDeInitCallback == NULL)\r\n  {\r\n    htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;\r\n  }\r\n  /* DeInit the low level hardware */\r\n  htim->OC_MspDeInitCallback(htim);\r\n#else\r\n  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */\r\n  HAL_TIM_OC_MspDeInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  /* Change the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;\r\n\r\n  /* Change the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);\r\n\r\n  /* Change TIM state */\r\n  htim->State = HAL_TIM_STATE_RESET;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM Output Compare MSP.\r\n  * @param  htim TIM Output Compare handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_OC_MspInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes TIM Output Compare MSP.\r\n  * @param  htim TIM Output Compare handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_OC_MspDeInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Output Compare signal generation.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM channel state */\r\n  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the Output compare channel */\r\n  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n  {\r\n    /* Enable the main output */\r\n    __HAL_TIM_MOE_ENABLE(htim);\r\n  }\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Output Compare signal generation.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Disable the Output compare channel */\r\n  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n  {\r\n    /* Disable the Main Output */\r\n    __HAL_TIM_MOE_DISABLE(htim);\r\n  }\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Output Compare signal generation in interrupt mode.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM channel state */\r\n  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Enable the TIM Capture/Compare 1 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Enable the TIM Capture/Compare 2 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Enable the TIM Capture/Compare 3 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Enable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the Output compare channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n    {\r\n      /* Enable the main output */\r\n      __HAL_TIM_MOE_ENABLE(htim);\r\n    }\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Output Compare signal generation in interrupt mode.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Capture/Compare 1 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Capture/Compare 2 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Capture/Compare 3 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the Output compare channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n    {\r\n      /* Disable the Main Output */\r\n      __HAL_TIM_MOE_DISABLE(htim);\r\n    }\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM channel state */\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Output Compare signal generation in DMA mode.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @param  pData The source Buffer address.\r\n  * @param  Length The length of data to be transferred from memory to TIM peripheral\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Set the TIM channel state */\r\n  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    if ((pData == NULL) && (Length > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n\r\n      /* Enable the TIM Capture/Compare 1 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n\r\n      /* Enable the TIM Capture/Compare 2 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 3 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 4 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the Output compare channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n    {\r\n      /* Enable the main output */\r\n      __HAL_TIM_MOE_ENABLE(htim);\r\n    }\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Output Compare signal generation in DMA mode.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Capture/Compare 1 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Capture/Compare 2 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Capture/Compare 3 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the Output compare channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n    {\r\n      /* Disable the Main Output */\r\n      __HAL_TIM_MOE_DISABLE(htim);\r\n    }\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM channel state */\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group3 TIM PWM functions\r\n  *  @brief    TIM PWM functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                          ##### TIM PWM functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Initialize and configure the TIM PWM.\r\n    (+) De-initialize the TIM PWM.\r\n    (+) Start the TIM PWM.\r\n    (+) Stop the TIM PWM.\r\n    (+) Start the TIM PWM and enable interrupt.\r\n    (+) Stop the TIM PWM and disable interrupt.\r\n    (+) Start the TIM PWM and enable DMA transfer.\r\n    (+) Stop the TIM PWM and disable DMA transfer.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Initializes the TIM PWM Time Base according to the specified\r\n  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.\r\n  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)\r\n  *         requires a timer reset to avoid unexpected direction\r\n  *         due to DIR bit readonly in center aligned mode.\r\n  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()\r\n  * @param  htim TIM PWM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the TIM handle allocation */\r\n  if (htim == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));\r\n  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));\r\n  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));\r\n\r\n  if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    /* Allocate lock resource and initialize it */\r\n    htim->Lock = HAL_UNLOCKED;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n    /* Reset interrupt callbacks to legacy weak callbacks */\r\n    TIM_ResetCallback(htim);\r\n\r\n    if (htim->PWM_MspInitCallback == NULL)\r\n    {\r\n      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;\r\n    }\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC */\r\n    htim->PWM_MspInitCallback(htim);\r\n#else\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */\r\n    HAL_TIM_PWM_MspInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Init the base time for the PWM */\r\n  TIM_Base_SetConfig(htim->Instance, &htim->Init);\r\n\r\n  /* Initialize the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n\r\n  /* Initialize the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Initialize the TIM state*/\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes the TIM peripheral\r\n  * @param  htim TIM PWM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Disable the TIM Peripheral Clock */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  if (htim->PWM_MspDeInitCallback == NULL)\r\n  {\r\n    htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;\r\n  }\r\n  /* DeInit the low level hardware */\r\n  htim->PWM_MspDeInitCallback(htim);\r\n#else\r\n  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */\r\n  HAL_TIM_PWM_MspDeInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  /* Change the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;\r\n\r\n  /* Change the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);\r\n\r\n  /* Change TIM state */\r\n  htim->State = HAL_TIM_STATE_RESET;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM PWM MSP.\r\n  * @param  htim TIM PWM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_PWM_MspInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes TIM PWM MSP.\r\n  * @param  htim TIM PWM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_PWM_MspDeInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Starts the PWM signal generation.\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM channel state */\r\n  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the Capture compare channel */\r\n  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n  {\r\n    /* Enable the main output */\r\n    __HAL_TIM_MOE_ENABLE(htim);\r\n  }\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the PWM signal generation.\r\n  * @param  htim TIM PWM handle\r\n  * @param  Channel TIM Channels to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Disable the Capture compare channel */\r\n  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n  {\r\n    /* Disable the Main Output */\r\n    __HAL_TIM_MOE_DISABLE(htim);\r\n  }\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the PWM signal generation in interrupt mode.\r\n  * @param  htim TIM PWM handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM channel state */\r\n  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Enable the TIM Capture/Compare 1 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Enable the TIM Capture/Compare 2 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Enable the TIM Capture/Compare 3 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Enable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the Capture compare channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n    {\r\n      /* Enable the main output */\r\n      __HAL_TIM_MOE_ENABLE(htim);\r\n    }\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the PWM signal generation in interrupt mode.\r\n  * @param  htim TIM PWM handle\r\n  * @param  Channel TIM Channels to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Capture/Compare 1 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Capture/Compare 2 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Capture/Compare 3 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the Capture compare channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n    {\r\n      /* Disable the Main Output */\r\n      __HAL_TIM_MOE_DISABLE(htim);\r\n    }\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM channel state */\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM PWM signal generation in DMA mode.\r\n  * @param  htim TIM PWM handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @param  pData The source Buffer address.\r\n  * @param  Length The length of data to be transferred from memory to TIM peripheral\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Set the TIM channel state */\r\n  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    if ((pData == NULL) && (Length > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n\r\n      /* Enable the TIM Capture/Compare 1 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 2 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Output Capture/Compare 3 request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 4 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the Capture compare channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n    {\r\n      /* Enable the main output */\r\n      __HAL_TIM_MOE_ENABLE(htim);\r\n    }\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM PWM signal generation in DMA mode.\r\n  * @param  htim TIM PWM handle\r\n  * @param  Channel TIM Channels to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Capture/Compare 1 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Capture/Compare 2 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Capture/Compare 3 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the Capture compare channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n    {\r\n      /* Disable the Main Output */\r\n      __HAL_TIM_MOE_DISABLE(htim);\r\n    }\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM channel state */\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group4 TIM Input Capture functions\r\n  *  @brief    TIM Input Capture functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n              ##### TIM Input Capture functions #####\r\n  ==============================================================================\r\n [..]\r\n   This section provides functions allowing to:\r\n   (+) Initialize and configure the TIM Input Capture.\r\n   (+) De-initialize the TIM Input Capture.\r\n   (+) Start the TIM Input Capture.\r\n   (+) Stop the TIM Input Capture.\r\n   (+) Start the TIM Input Capture and enable interrupt.\r\n   (+) Stop the TIM Input Capture and disable interrupt.\r\n   (+) Start the TIM Input Capture and enable DMA transfer.\r\n   (+) Stop the TIM Input Capture and disable DMA transfer.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Initializes the TIM Input Capture Time base according to the specified\r\n  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.\r\n  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)\r\n  *         requires a timer reset to avoid unexpected direction\r\n  *         due to DIR bit readonly in center aligned mode.\r\n  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()\r\n  * @param  htim TIM Input Capture handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the TIM handle allocation */\r\n  if (htim == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));\r\n  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));\r\n  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));\r\n\r\n  if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    /* Allocate lock resource and initialize it */\r\n    htim->Lock = HAL_UNLOCKED;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n    /* Reset interrupt callbacks to legacy weak callbacks */\r\n    TIM_ResetCallback(htim);\r\n\r\n    if (htim->IC_MspInitCallback == NULL)\r\n    {\r\n      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;\r\n    }\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC */\r\n    htim->IC_MspInitCallback(htim);\r\n#else\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */\r\n    HAL_TIM_IC_MspInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Init the base time for the input capture */\r\n  TIM_Base_SetConfig(htim->Instance, &htim->Init);\r\n\r\n  /* Initialize the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n\r\n  /* Initialize the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Initialize the TIM state*/\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes the TIM peripheral\r\n  * @param  htim TIM Input Capture handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Disable the TIM Peripheral Clock */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  if (htim->IC_MspDeInitCallback == NULL)\r\n  {\r\n    htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;\r\n  }\r\n  /* DeInit the low level hardware */\r\n  htim->IC_MspDeInitCallback(htim);\r\n#else\r\n  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */\r\n  HAL_TIM_IC_MspDeInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  /* Change the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;\r\n\r\n  /* Change the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);\r\n\r\n  /* Change TIM state */\r\n  htim->State = HAL_TIM_STATE_RESET;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM Input Capture MSP.\r\n  * @param  htim TIM Input Capture handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_IC_MspInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes TIM Input Capture MSP.\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_IC_MspDeInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Input Capture measurement.\r\n  * @param  htim TIM Input Capture handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  uint32_t tmpsmcr;\r\n  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM channel state */\r\n  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the Input Capture channel */\r\n  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Input Capture measurement.\r\n  * @param  htim TIM Input Capture handle\r\n  * @param  Channel TIM Channels to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Disable the Input Capture channel */\r\n  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Input Capture measurement in interrupt mode.\r\n  * @param  htim TIM Input Capture handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM channel state */\r\n  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Enable the TIM Capture/Compare 1 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Enable the TIM Capture/Compare 2 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Enable the TIM Capture/Compare 3 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Enable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the Input Capture channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Input Capture measurement in interrupt mode.\r\n  * @param  htim TIM Input Capture handle\r\n  * @param  Channel TIM Channels to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Capture/Compare 1 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Capture/Compare 2 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Capture/Compare 3 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the Input Capture channel */\r\n    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM channel state */\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Input Capture measurement in DMA mode.\r\n  * @param  htim TIM Input Capture handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @param  pData The destination Buffer address.\r\n  * @param  Length The length of data to be transferred from TIM peripheral to memory.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));\r\n\r\n  /* Set the TIM channel state */\r\n  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)\r\n      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)\r\n           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    if ((pData == NULL) && (Length > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Enable the Input Capture channel */\r\n  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 1 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 2  DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 3  DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 4  DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Input Capture measurement in DMA mode.\r\n  * @param  htim TIM Input Capture handle\r\n  * @param  Channel TIM Channels to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the Input Capture channel */\r\n  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Capture/Compare 1 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Capture/Compare 2 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Capture/Compare 3  DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Capture/Compare 4  DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM channel state */\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group5 TIM One Pulse functions\r\n  *  @brief    TIM One Pulse functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                        ##### TIM One Pulse functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Initialize and configure the TIM One Pulse.\r\n    (+) De-initialize the TIM One Pulse.\r\n    (+) Start the TIM One Pulse.\r\n    (+) Stop the TIM One Pulse.\r\n    (+) Start the TIM One Pulse and enable interrupt.\r\n    (+) Stop the TIM One Pulse and disable interrupt.\r\n    (+) Start the TIM One Pulse and enable DMA transfer.\r\n    (+) Stop the TIM One Pulse and disable DMA transfer.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Initializes the TIM One Pulse Time Base according to the specified\r\n  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.\r\n  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)\r\n  *         requires a timer reset to avoid unexpected direction\r\n  *         due to DIR bit readonly in center aligned mode.\r\n  *         Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init()\r\n  * @note   When the timer instance is initialized in One Pulse mode, timer\r\n  *         channels 1 and channel 2 are reserved and cannot be used for other\r\n  *         purpose.\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OnePulseMode Select the One pulse mode.\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.\r\n  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)\r\n{\r\n  /* Check the TIM handle allocation */\r\n  if (htim == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));\r\n  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));\r\n  assert_param(IS_TIM_OPM_MODE(OnePulseMode));\r\n  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));\r\n\r\n  if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    /* Allocate lock resource and initialize it */\r\n    htim->Lock = HAL_UNLOCKED;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n    /* Reset interrupt callbacks to legacy weak callbacks */\r\n    TIM_ResetCallback(htim);\r\n\r\n    if (htim->OnePulse_MspInitCallback == NULL)\r\n    {\r\n      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;\r\n    }\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC */\r\n    htim->OnePulse_MspInitCallback(htim);\r\n#else\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */\r\n    HAL_TIM_OnePulse_MspInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Configure the Time base in the One Pulse Mode */\r\n  TIM_Base_SetConfig(htim->Instance, &htim->Init);\r\n\r\n  /* Reset the OPM Bit */\r\n  htim->Instance->CR1 &= ~TIM_CR1_OPM;\r\n\r\n  /* Configure the OPM Mode */\r\n  htim->Instance->CR1 |= OnePulseMode;\r\n\r\n  /* Initialize the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n\r\n  /* Initialize the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Initialize the TIM state*/\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes the TIM One Pulse\r\n  * @param  htim TIM One Pulse handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Disable the TIM Peripheral Clock */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  if (htim->OnePulse_MspDeInitCallback == NULL)\r\n  {\r\n    htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;\r\n  }\r\n  /* DeInit the low level hardware */\r\n  htim->OnePulse_MspDeInitCallback(htim);\r\n#else\r\n  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */\r\n  HAL_TIM_OnePulse_MspDeInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  /* Change the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);\r\n\r\n  /* Change TIM state */\r\n  htim->State = HAL_TIM_STATE_RESET;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM One Pulse MSP.\r\n  * @param  htim TIM One Pulse handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_OnePulse_MspInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes TIM One Pulse MSP.\r\n  * @param  htim TIM One Pulse handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM One Pulse signal generation.\r\n  * @note Though OutputChannel parameter is deprecated and ignored by the function\r\n  *        it has been kept to avoid HAL_TIM API compatibility break.\r\n  * @note The pulse output channel is determined when calling\r\n  *       @ref HAL_TIM_OnePulse_ConfigChannel().\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OutputChannel See note above\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)\r\n{\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(OutputChannel);\r\n\r\n  /* Check the TIM channels state */\r\n  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the Capture compare and the Input Capture channels\r\n    (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)\r\n    if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and\r\n    if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output\r\n    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together\r\n\r\n    No need to enable the counter, it's enabled automatically by hardware\r\n    (the counter starts in response to a stimulus and generate a pulse */\r\n\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n  {\r\n    /* Enable the main output */\r\n    __HAL_TIM_MOE_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM One Pulse signal generation.\r\n  * @note Though OutputChannel parameter is deprecated and ignored by the function\r\n  *        it has been kept to avoid HAL_TIM API compatibility break.\r\n  * @note The pulse output channel is determined when calling\r\n  *       @ref HAL_TIM_OnePulse_ConfigChannel().\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OutputChannel See note above\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(OutputChannel);\r\n\r\n  /* Disable the Capture compare and the Input Capture channels\r\n  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)\r\n  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and\r\n  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output\r\n  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */\r\n\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n  {\r\n    /* Disable the Main Output */\r\n    __HAL_TIM_MOE_DISABLE(htim);\r\n  }\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM One Pulse signal generation in interrupt mode.\r\n  * @note Though OutputChannel parameter is deprecated and ignored by the function\r\n  *        it has been kept to avoid HAL_TIM API compatibility break.\r\n  * @note The pulse output channel is determined when calling\r\n  *       @ref HAL_TIM_OnePulse_ConfigChannel().\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OutputChannel See note above\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)\r\n{\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(OutputChannel);\r\n\r\n  /* Check the TIM channels state */\r\n  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the Capture compare and the Input Capture channels\r\n    (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)\r\n    if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and\r\n    if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output\r\n    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together\r\n\r\n    No need to enable the counter, it's enabled automatically by hardware\r\n    (the counter starts in response to a stimulus and generate a pulse */\r\n\r\n  /* Enable the TIM Capture/Compare 1 interrupt */\r\n  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n\r\n  /* Enable the TIM Capture/Compare 2 interrupt */\r\n  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n  {\r\n    /* Enable the main output */\r\n    __HAL_TIM_MOE_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM One Pulse signal generation in interrupt mode.\r\n  * @note Though OutputChannel parameter is deprecated and ignored by the function\r\n  *        it has been kept to avoid HAL_TIM API compatibility break.\r\n  * @note The pulse output channel is determined when calling\r\n  *       @ref HAL_TIM_OnePulse_ConfigChannel().\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OutputChannel See note above\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(OutputChannel);\r\n\r\n  /* Disable the TIM Capture/Compare 1 interrupt */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n\r\n  /* Disable the TIM Capture/Compare 2 interrupt */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n\r\n  /* Disable the Capture compare and the Input Capture channels\r\n  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)\r\n  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and\r\n  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output\r\n  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)\r\n  {\r\n    /* Disable the Main Output */\r\n    __HAL_TIM_MOE_DISABLE(htim);\r\n  }\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group6 TIM Encoder functions\r\n  *  @brief    TIM Encoder functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                          ##### TIM Encoder functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Initialize and configure the TIM Encoder.\r\n    (+) De-initialize the TIM Encoder.\r\n    (+) Start the TIM Encoder.\r\n    (+) Stop the TIM Encoder.\r\n    (+) Start the TIM Encoder and enable interrupt.\r\n    (+) Stop the TIM Encoder and disable interrupt.\r\n    (+) Start the TIM Encoder and enable DMA transfer.\r\n    (+) Stop the TIM Encoder and disable DMA transfer.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Initializes the TIM Encoder Interface and initialize the associated handle.\r\n  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)\r\n  *         requires a timer reset to avoid unexpected direction\r\n  *         due to DIR bit readonly in center aligned mode.\r\n  *         Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init()\r\n  * @note   Encoder mode and External clock mode 2 are not compatible and must not be selected together\r\n  *         Ex: A call for @ref HAL_TIM_Encoder_Init will erase the settings of @ref HAL_TIM_ConfigClockSource\r\n  *         using TIM_CLOCKSOURCE_ETRMODE2 and vice versa\r\n  * @note   When the timer instance is initialized in Encoder mode, timer\r\n  *         channels 1 and channel 2 are reserved and cannot be used for other\r\n  *         purpose.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @param  sConfig TIM Encoder Interface configuration structure\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)\r\n{\r\n  uint32_t tmpsmcr;\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n\r\n  /* Check the TIM handle allocation */\r\n  if (htim == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));\r\n  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));\r\n  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));\r\n  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));\r\n  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));\r\n  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));\r\n  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));\r\n  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));\r\n  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));\r\n  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));\r\n  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));\r\n  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));\r\n\r\n  if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    /* Allocate lock resource and initialize it */\r\n    htim->Lock = HAL_UNLOCKED;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n    /* Reset interrupt callbacks to legacy weak callbacks */\r\n    TIM_ResetCallback(htim);\r\n\r\n    if (htim->Encoder_MspInitCallback == NULL)\r\n    {\r\n      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;\r\n    }\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC */\r\n    htim->Encoder_MspInitCallback(htim);\r\n#else\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */\r\n    HAL_TIM_Encoder_MspInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Reset the SMS and ECE bits */\r\n  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);\r\n\r\n  /* Configure the Time base in the Encoder Mode */\r\n  TIM_Base_SetConfig(htim->Instance, &htim->Init);\r\n\r\n  /* Get the TIMx SMCR register value */\r\n  tmpsmcr = htim->Instance->SMCR;\r\n\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmr1 = htim->Instance->CCMR1;\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = htim->Instance->CCER;\r\n\r\n  /* Set the encoder Mode */\r\n  tmpsmcr |= sConfig->EncoderMode;\r\n\r\n  /* Select the Capture Compare 1 and the Capture Compare 2 as input */\r\n  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);\r\n  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));\r\n\r\n  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */\r\n  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);\r\n  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);\r\n  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);\r\n  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);\r\n\r\n  /* Set the TI1 and the TI2 Polarities */\r\n  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);\r\n  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);\r\n  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);\r\n\r\n  /* Write to TIMx SMCR */\r\n  htim->Instance->SMCR = tmpsmcr;\r\n\r\n  /* Write to TIMx CCMR1 */\r\n  htim->Instance->CCMR1 = tmpccmr1;\r\n\r\n  /* Write to TIMx CCER */\r\n  htim->Instance->CCER = tmpccer;\r\n\r\n  /* Initialize the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Initialize the TIM state*/\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  DeInitializes the TIM Encoder interface\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Disable the TIM Peripheral Clock */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  if (htim->Encoder_MspDeInitCallback == NULL)\r\n  {\r\n    htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;\r\n  }\r\n  /* DeInit the low level hardware */\r\n  htim->Encoder_MspDeInitCallback(htim);\r\n#else\r\n  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */\r\n  HAL_TIM_Encoder_MspDeInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  /* Change the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);\r\n\r\n  /* Change TIM state */\r\n  htim->State = HAL_TIM_STATE_RESET;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM Encoder Interface MSP.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_Encoder_MspInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes TIM Encoder Interface MSP.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_Encoder_MspDeInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Encoder Interface.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Set the TIM channel(s) state */\r\n  if (Channel == TIM_CHANNEL_1)\r\n  {\r\n    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else if (Channel == TIM_CHANNEL_2)\r\n  {\r\n    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n\r\n  /* Enable the encoder interface channels */\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);\r\n      break;\r\n    }\r\n\r\n    default :\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);\r\n      break;\r\n    }\r\n  }\r\n  /* Enable the Peripheral */\r\n  __HAL_TIM_ENABLE(htim);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Encoder Interface.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @param  Channel TIM Channels to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the Input Capture channels 1 and 2\r\n    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);\r\n      break;\r\n    }\r\n\r\n    default :\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);\r\n      break;\r\n    }\r\n  }\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channel(s) state */\r\n  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))\r\n  {\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else\r\n  {\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Encoder Interface in interrupt mode.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Set the TIM channel(s) state */\r\n  if (Channel == TIM_CHANNEL_1)\r\n  {\r\n    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else if (Channel == TIM_CHANNEL_2)\r\n  {\r\n    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n\r\n  /* Enable the encoder interface channels */\r\n  /* Enable the capture compare Interrupts 1 and/or 2 */\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    default :\r\n    {\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n  }\r\n\r\n  /* Enable the Peripheral */\r\n  __HAL_TIM_ENABLE(htim);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Encoder Interface in interrupt mode.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @param  Channel TIM Channels to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the Input Capture channels 1 and 2\r\n    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */\r\n  if (Channel == TIM_CHANNEL_1)\r\n  {\r\n    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n\r\n    /* Disable the capture compare Interrupts 1 */\r\n    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n  }\r\n  else if (Channel == TIM_CHANNEL_2)\r\n  {\r\n    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);\r\n\r\n    /* Disable the capture compare Interrupts 2 */\r\n    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n  }\r\n  else\r\n  {\r\n    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);\r\n\r\n    /* Disable the capture compare Interrupts 1 and 2 */\r\n    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n  }\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channel(s) state */\r\n  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))\r\n  {\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else\r\n  {\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Encoder Interface in DMA mode.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected\r\n  * @param  pData1 The destination Buffer address for IC1.\r\n  * @param  pData2 The destination Buffer address for IC2.\r\n  * @param  Length The length of data to be transferred from TIM peripheral to memory.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,\r\n                                            uint32_t *pData2, uint16_t Length)\r\n{\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Set the TIM channel(s) state */\r\n  if (Channel == TIM_CHANNEL_1)\r\n  {\r\n    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)\r\n        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))\r\n    {\r\n      return HAL_BUSY;\r\n    }\r\n    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)\r\n             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      if ((pData1 == NULL) && (Length > 0U))\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n      else\r\n      {\r\n        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n  }\r\n  else if (Channel == TIM_CHANNEL_2)\r\n  {\r\n    if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)\r\n        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))\r\n    {\r\n      return HAL_BUSY;\r\n    }\r\n    else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)\r\n             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      if ((pData2 == NULL) && (Length > 0U))\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n      else\r\n      {\r\n        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)\r\n        || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)\r\n        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)\r\n        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))\r\n    {\r\n      return HAL_BUSY;\r\n    }\r\n    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)\r\n             && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)\r\n             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)\r\n             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))\r\n    {\r\n      if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U))\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n      else\r\n      {\r\n        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n  }\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Input Capture DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);\r\n\r\n      /* Enable the Capture compare channel */\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n\r\n      /* Enable the Peripheral */\r\n      __HAL_TIM_ENABLE(htim);\r\n\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Input Capture  DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);\r\n\r\n      /* Enable the Capture compare channel */\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);\r\n\r\n      /* Enable the Peripheral */\r\n      __HAL_TIM_ENABLE(htim);\r\n\r\n      break;\r\n    }\r\n\r\n    default:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n\r\n      /* Enable the TIM Input Capture  DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);\r\n      /* Enable the TIM Input Capture  DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);\r\n\r\n      /* Enable the Capture compare channel */\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);\r\n\r\n      /* Enable the Peripheral */\r\n      __HAL_TIM_ENABLE(htim);\r\n\r\n      break;\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Encoder Interface in DMA mode.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the Input Capture channels 1 and 2\r\n    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */\r\n  if (Channel == TIM_CHANNEL_1)\r\n  {\r\n    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n\r\n    /* Disable the capture compare DMA Request 1 */\r\n    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);\r\n    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n  }\r\n  else if (Channel == TIM_CHANNEL_2)\r\n  {\r\n    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);\r\n\r\n    /* Disable the capture compare DMA Request 2 */\r\n    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);\r\n    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n  }\r\n  else\r\n  {\r\n    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);\r\n\r\n    /* Disable the capture compare DMA Request 1 and 2 */\r\n    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);\r\n    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);\r\n    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n  }\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channel(s) state */\r\n  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))\r\n  {\r\n    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else\r\n  {\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n/** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management\r\n  *  @brief    TIM IRQ handler management\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                        ##### IRQ handler management #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides Timer IRQ handler function.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  This function handles TIM interrupts requests.\r\n  * @param  htim TIM  handle\r\n  * @retval None\r\n  */\r\nvoid HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Capture compare 1 event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)\r\n    {\r\n      {\r\n        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);\r\n        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;\r\n\r\n        /* Input capture event */\r\n        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)\r\n        {\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n          htim->IC_CaptureCallback(htim);\r\n#else\r\n          HAL_TIM_IC_CaptureCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n        }\r\n        /* Output compare event */\r\n        else\r\n        {\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n          htim->OC_DelayElapsedCallback(htim);\r\n          htim->PWM_PulseFinishedCallback(htim);\r\n#else\r\n          HAL_TIM_OC_DelayElapsedCallback(htim);\r\n          HAL_TIM_PWM_PulseFinishedCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n        }\r\n        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n      }\r\n    }\r\n  }\r\n  /* Capture compare 2 event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);\r\n      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;\r\n      /* Input capture event */\r\n      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)\r\n      {\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n        htim->IC_CaptureCallback(htim);\r\n#else\r\n        HAL_TIM_IC_CaptureCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n      }\r\n      /* Output compare event */\r\n      else\r\n      {\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n        htim->OC_DelayElapsedCallback(htim);\r\n        htim->PWM_PulseFinishedCallback(htim);\r\n#else\r\n        HAL_TIM_OC_DelayElapsedCallback(htim);\r\n        HAL_TIM_PWM_PulseFinishedCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n      }\r\n      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n    }\r\n  }\r\n  /* Capture compare 3 event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);\r\n      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;\r\n      /* Input capture event */\r\n      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)\r\n      {\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n        htim->IC_CaptureCallback(htim);\r\n#else\r\n        HAL_TIM_IC_CaptureCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n      }\r\n      /* Output compare event */\r\n      else\r\n      {\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n        htim->OC_DelayElapsedCallback(htim);\r\n        htim->PWM_PulseFinishedCallback(htim);\r\n#else\r\n        HAL_TIM_OC_DelayElapsedCallback(htim);\r\n        HAL_TIM_PWM_PulseFinishedCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n      }\r\n      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n    }\r\n  }\r\n  /* Capture compare 4 event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);\r\n      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;\r\n      /* Input capture event */\r\n      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)\r\n      {\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n        htim->IC_CaptureCallback(htim);\r\n#else\r\n        HAL_TIM_IC_CaptureCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n      }\r\n      /* Output compare event */\r\n      else\r\n      {\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n        htim->OC_DelayElapsedCallback(htim);\r\n        htim->PWM_PulseFinishedCallback(htim);\r\n#else\r\n        HAL_TIM_OC_DelayElapsedCallback(htim);\r\n        HAL_TIM_PWM_PulseFinishedCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n      }\r\n      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n    }\r\n  }\r\n  /* TIM Update event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->PeriodElapsedCallback(htim);\r\n#else\r\n      HAL_TIM_PeriodElapsedCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n  /* TIM Break input event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->BreakCallback(htim);\r\n#else\r\n      HAL_TIMEx_BreakCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n  /* TIM Break2 input event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->Break2Callback(htim);\r\n#else\r\n      HAL_TIMEx_Break2Callback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n  /* TIM Trigger detection event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->TriggerCallback(htim);\r\n#else\r\n      HAL_TIM_TriggerCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n  /* TIM commutation event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->CommutationCallback(htim);\r\n#else\r\n      HAL_TIMEx_CommutCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n  /* TIM Encoder index event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->EncoderIndexCallback(htim);\r\n#else\r\n      HAL_TIMEx_EncoderIndexCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n  /* TIM Direction change event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->DirectionChangeCallback(htim);\r\n#else\r\n      HAL_TIMEx_DirectionChangeCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n  /* TIM Index error event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->IndexErrorCallback(htim);\r\n#else\r\n      HAL_TIMEx_IndexErrorCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n  /* TIM Transition error event */\r\n  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)\r\n  {\r\n    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)\r\n    {\r\n      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n      htim->TransitionErrorCallback(htim);\r\n#else\r\n      HAL_TIMEx_TransitionErrorCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n    }\r\n  }\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions\r\n  *  @brief    TIM Peripheral Control functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                   ##### Peripheral Control functions #####\r\n  ==============================================================================\r\n [..]\r\n   This section provides functions allowing to:\r\n      (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode.\r\n      (+) Configure External Clock source.\r\n      (+) Configure Complementary channels, break features and dead time.\r\n      (+) Configure Master and the Slave synchronization.\r\n      (+) Configure the DMA Burst Mode.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Initializes the TIM Output Compare Channels according to the specified\r\n  *         parameters in the TIM_OC_InitTypeDef.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  sConfig TIM Output Compare configuration structure\r\n  * @param  Channel TIM Channels to configure\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,\r\n                                           TIM_OC_InitTypeDef *sConfig,\r\n                                           uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CHANNELS(Channel));\r\n  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));\r\n  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the TIM Channel 1 in Output Compare */\r\n      TIM_OC1_SetConfig(htim->Instance, sConfig);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the TIM Channel 2 in Output Compare */\r\n      TIM_OC2_SetConfig(htim->Instance, sConfig);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the TIM Channel 3 in Output Compare */\r\n      TIM_OC3_SetConfig(htim->Instance, sConfig);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the TIM Channel 4 in Output Compare */\r\n      TIM_OC4_SetConfig(htim->Instance, sConfig);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_5:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the TIM Channel 5 in Output Compare */\r\n      TIM_OC5_SetConfig(htim->Instance, sConfig);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_6:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the TIM Channel 6 in Output Compare */\r\n      TIM_OC6_SetConfig(htim->Instance, sConfig);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM Input Capture Channels according to the specified\r\n  *         parameters in the TIM_IC_InitTypeDef.\r\n  * @param  htim TIM IC handle\r\n  * @param  sConfig TIM Input Capture configuration structure\r\n  * @param  Channel TIM Channel to configure\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));\r\n  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));\r\n  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));\r\n  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  if (Channel == TIM_CHANNEL_1)\r\n  {\r\n    /* TI1 Configuration */\r\n    TIM_TI1_SetConfig(htim->Instance,\r\n                      sConfig->ICPolarity,\r\n                      sConfig->ICSelection,\r\n                      sConfig->ICFilter);\r\n\r\n    /* Reset the IC1PSC Bits */\r\n    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;\r\n\r\n    /* Set the IC1PSC value */\r\n    htim->Instance->CCMR1 |= sConfig->ICPrescaler;\r\n  }\r\n  else if (Channel == TIM_CHANNEL_2)\r\n  {\r\n    /* TI2 Configuration */\r\n    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));\r\n\r\n    TIM_TI2_SetConfig(htim->Instance,\r\n                      sConfig->ICPolarity,\r\n                      sConfig->ICSelection,\r\n                      sConfig->ICFilter);\r\n\r\n    /* Reset the IC2PSC Bits */\r\n    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;\r\n\r\n    /* Set the IC2PSC value */\r\n    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);\r\n  }\r\n  else if (Channel == TIM_CHANNEL_3)\r\n  {\r\n    /* TI3 Configuration */\r\n    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));\r\n\r\n    TIM_TI3_SetConfig(htim->Instance,\r\n                      sConfig->ICPolarity,\r\n                      sConfig->ICSelection,\r\n                      sConfig->ICFilter);\r\n\r\n    /* Reset the IC3PSC Bits */\r\n    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;\r\n\r\n    /* Set the IC3PSC value */\r\n    htim->Instance->CCMR2 |= sConfig->ICPrescaler;\r\n  }\r\n  else if (Channel == TIM_CHANNEL_4)\r\n  {\r\n    /* TI4 Configuration */\r\n    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));\r\n\r\n    TIM_TI4_SetConfig(htim->Instance,\r\n                      sConfig->ICPolarity,\r\n                      sConfig->ICSelection,\r\n                      sConfig->ICFilter);\r\n\r\n    /* Reset the IC4PSC Bits */\r\n    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;\r\n\r\n    /* Set the IC4PSC value */\r\n    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);\r\n  }\r\n  else\r\n  {\r\n    status = HAL_ERROR;\r\n  }\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM PWM  channels according to the specified\r\n  *         parameters in the TIM_OC_InitTypeDef.\r\n  * @param  htim TIM PWM handle\r\n  * @param  sConfig TIM PWM configuration structure\r\n  * @param  Channel TIM Channels to be configured\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,\r\n                                            TIM_OC_InitTypeDef *sConfig,\r\n                                            uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CHANNELS(Channel));\r\n  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));\r\n  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));\r\n  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the Channel 1 in PWM mode */\r\n      TIM_OC1_SetConfig(htim->Instance, sConfig);\r\n\r\n      /* Set the Preload enable bit for channel1 */\r\n      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;\r\n\r\n      /* Configure the Output Fast mode */\r\n      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;\r\n      htim->Instance->CCMR1 |= sConfig->OCFastMode;\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the Channel 2 in PWM mode */\r\n      TIM_OC2_SetConfig(htim->Instance, sConfig);\r\n\r\n      /* Set the Preload enable bit for channel2 */\r\n      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;\r\n\r\n      /* Configure the Output Fast mode */\r\n      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;\r\n      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the Channel 3 in PWM mode */\r\n      TIM_OC3_SetConfig(htim->Instance, sConfig);\r\n\r\n      /* Set the Preload enable bit for channel3 */\r\n      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;\r\n\r\n      /* Configure the Output Fast mode */\r\n      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;\r\n      htim->Instance->CCMR2 |= sConfig->OCFastMode;\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the Channel 4 in PWM mode */\r\n      TIM_OC4_SetConfig(htim->Instance, sConfig);\r\n\r\n      /* Set the Preload enable bit for channel4 */\r\n      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;\r\n\r\n      /* Configure the Output Fast mode */\r\n      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;\r\n      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_5:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the Channel 5 in PWM mode */\r\n      TIM_OC5_SetConfig(htim->Instance, sConfig);\r\n\r\n      /* Set the Preload enable bit for channel5*/\r\n      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;\r\n\r\n      /* Configure the Output Fast mode */\r\n      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;\r\n      htim->Instance->CCMR3 |= sConfig->OCFastMode;\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_6:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));\r\n\r\n      /* Configure the Channel 6 in PWM mode */\r\n      TIM_OC6_SetConfig(htim->Instance, sConfig);\r\n\r\n      /* Set the Preload enable bit for channel6 */\r\n      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;\r\n\r\n      /* Configure the Output Fast mode */\r\n      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;\r\n      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM One Pulse Channels according to the specified\r\n  *         parameters in the TIM_OnePulse_InitTypeDef.\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  sConfig TIM One Pulse configuration structure\r\n  * @param  OutputChannel TIM output channel to configure\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  * @param  InputChannel TIM input Channel to configure\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  * @note  To output a waveform with a minimum delay user can enable the fast\r\n  *        mode by calling the @ref __HAL_TIM_ENABLE_OCxFAST macro. Then CCx\r\n  *        output is forced in response to the edge detection on TIx input,\r\n  *        without taking in account the comparison.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef *sConfig,\r\n                                                 uint32_t OutputChannel,  uint32_t InputChannel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  TIM_OC_InitTypeDef temp1;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));\r\n  assert_param(IS_TIM_OPM_CHANNELS(InputChannel));\r\n\r\n  if (OutputChannel != InputChannel)\r\n  {\r\n    /* Process Locked */\r\n    __HAL_LOCK(htim);\r\n\r\n    htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n    /* Extract the Output compare configuration from sConfig structure */\r\n    temp1.OCMode = sConfig->OCMode;\r\n    temp1.Pulse = sConfig->Pulse;\r\n    temp1.OCPolarity = sConfig->OCPolarity;\r\n    temp1.OCNPolarity = sConfig->OCNPolarity;\r\n    temp1.OCIdleState = sConfig->OCIdleState;\r\n    temp1.OCNIdleState = sConfig->OCNIdleState;\r\n\r\n    switch (OutputChannel)\r\n    {\r\n      case TIM_CHANNEL_1:\r\n      {\r\n        assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));\r\n\r\n        TIM_OC1_SetConfig(htim->Instance, &temp1);\r\n        break;\r\n      }\r\n\r\n      case TIM_CHANNEL_2:\r\n      {\r\n        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));\r\n\r\n        TIM_OC2_SetConfig(htim->Instance, &temp1);\r\n        break;\r\n      }\r\n\r\n      default:\r\n        status = HAL_ERROR;\r\n        break;\r\n    }\r\n\r\n    if (status == HAL_OK)\r\n    {\r\n      switch (InputChannel)\r\n      {\r\n        case TIM_CHANNEL_1:\r\n        {\r\n          assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));\r\n\r\n          TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,\r\n                            sConfig->ICSelection, sConfig->ICFilter);\r\n\r\n          /* Reset the IC1PSC Bits */\r\n          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;\r\n\r\n          /* Select the Trigger source */\r\n          htim->Instance->SMCR &= ~TIM_SMCR_TS;\r\n          htim->Instance->SMCR |= TIM_TS_TI1FP1;\r\n\r\n          /* Select the Slave Mode */\r\n          htim->Instance->SMCR &= ~TIM_SMCR_SMS;\r\n          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;\r\n          break;\r\n        }\r\n\r\n        case TIM_CHANNEL_2:\r\n        {\r\n          assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));\r\n\r\n          TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,\r\n                            sConfig->ICSelection, sConfig->ICFilter);\r\n\r\n          /* Reset the IC2PSC Bits */\r\n          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;\r\n\r\n          /* Select the Trigger source */\r\n          htim->Instance->SMCR &= ~TIM_SMCR_TS;\r\n          htim->Instance->SMCR |= TIM_TS_TI2FP2;\r\n\r\n          /* Select the Slave Mode */\r\n          htim->Instance->SMCR &= ~TIM_SMCR_SMS;\r\n          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;\r\n          break;\r\n        }\r\n\r\n        default:\r\n          status = HAL_ERROR;\r\n          break;\r\n      }\r\n    }\r\n\r\n    htim->State = HAL_TIM_STATE_READY;\r\n\r\n    __HAL_UNLOCK(htim);\r\n\r\n    return status;\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief  Configure the DMA Burst to transfer Data from the memory to the TIM peripheral\r\n  * @param  htim TIM handle\r\n  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data write\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_DMABASE_CR1\r\n  *            @arg TIM_DMABASE_CR2\r\n  *            @arg TIM_DMABASE_SMCR\r\n  *            @arg TIM_DMABASE_DIER\r\n  *            @arg TIM_DMABASE_SR\r\n  *            @arg TIM_DMABASE_EGR\r\n  *            @arg TIM_DMABASE_CCMR1\r\n  *            @arg TIM_DMABASE_CCMR2\r\n  *            @arg TIM_DMABASE_CCER\r\n  *            @arg TIM_DMABASE_CNT\r\n  *            @arg TIM_DMABASE_PSC\r\n  *            @arg TIM_DMABASE_ARR\r\n  *            @arg TIM_DMABASE_RCR\r\n  *            @arg TIM_DMABASE_CCR1\r\n  *            @arg TIM_DMABASE_CCR2\r\n  *            @arg TIM_DMABASE_CCR3\r\n  *            @arg TIM_DMABASE_CCR4\r\n  *            @arg TIM_DMABASE_BDTR\r\n  *            @arg TIM_DMABASE_CCMR3\r\n  *            @arg TIM_DMABASE_CCR5\r\n  *            @arg TIM_DMABASE_CCR6\r\n  *            @arg TIM_DMABASE_DTR2\r\n  *            @arg TIM_DMABASE_ECR\r\n  *            @arg TIM_DMABASE_TISEL\r\n  *            @arg TIM_DMABASE_AF1\r\n  *            @arg TIM_DMABASE_AF2\r\n  *            @arg TIM_DMABASE_OR\r\n  * @param  BurstRequestSrc TIM DMA Request sources\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source\r\n  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source\r\n  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source\r\n  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source\r\n  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source\r\n  *            @arg TIM_DMA_COM: TIM Commutation DMA source\r\n  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source\r\n  * @param  BurstBuffer The Buffer address.\r\n  * @param  BurstLength DMA Burst length. This parameter can be one value\r\n  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_26TRANSFER.\r\n  * @note   This function should be used only when BurstLength is equal to DMA data transfer length.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,\r\n                                              uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t  BurstLength)\r\n{\r\n  HAL_StatusTypeDef status;\r\n\r\n  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,\r\n                                            ((BurstLength) >> 8U) + 1U);\r\n\r\n\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the DMA Burst to transfer multiple Data from the memory to the TIM peripheral\r\n  * @param  htim TIM handle\r\n  * @param  BurstBaseAddress TIM Base address from where the DMA will start the Data write\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_DMABASE_CR1\r\n  *            @arg TIM_DMABASE_CR2\r\n  *            @arg TIM_DMABASE_SMCR\r\n  *            @arg TIM_DMABASE_DIER\r\n  *            @arg TIM_DMABASE_SR\r\n  *            @arg TIM_DMABASE_EGR\r\n  *            @arg TIM_DMABASE_CCMR1\r\n  *            @arg TIM_DMABASE_CCMR2\r\n  *            @arg TIM_DMABASE_CCER\r\n  *            @arg TIM_DMABASE_CNT\r\n  *            @arg TIM_DMABASE_PSC\r\n  *            @arg TIM_DMABASE_ARR\r\n  *            @arg TIM_DMABASE_RCR\r\n  *            @arg TIM_DMABASE_CCR1\r\n  *            @arg TIM_DMABASE_CCR2\r\n  *            @arg TIM_DMABASE_CCR3\r\n  *            @arg TIM_DMABASE_CCR4\r\n  *            @arg TIM_DMABASE_BDTR\r\n  *            @arg TIM_DMABASE_CCMR3\r\n  *            @arg TIM_DMABASE_CCR5\r\n  *            @arg TIM_DMABASE_CCR6\r\n  *            @arg TIM_DMABASE_DTR2\r\n  *            @arg TIM_DMABASE_ECR\r\n  *            @arg TIM_DMABASE_TISEL\r\n  *            @arg TIM_DMABASE_AF1\r\n  *            @arg TIM_DMABASE_AF2\r\n  *            @arg TIM_DMABASE_OR\r\n  * @param  BurstRequestSrc TIM DMA Request sources\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source\r\n  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source\r\n  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source\r\n  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source\r\n  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source\r\n  *            @arg TIM_DMA_COM: TIM Commutation DMA source\r\n  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source\r\n  * @param  BurstBuffer The Buffer address.\r\n  * @param  BurstLength DMA Burst length. This parameter can be one value\r\n  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_26TRANSFER.\r\n  * @param  DataLength Data length. This parameter can be one value\r\n  *         between 1 and 0xFFFF.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,\r\n                                                   uint32_t BurstRequestSrc, uint32_t *BurstBuffer,\r\n                                                   uint32_t  BurstLength,  uint32_t  DataLength)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));\r\n  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));\r\n  assert_param(IS_TIM_DMA_LENGTH(BurstLength));\r\n  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));\r\n\r\n  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)\r\n  {\r\n    if ((BurstBuffer == NULL) && (BurstLength > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* nothing to do */\r\n  }\r\n\r\n  switch (BurstRequestSrc)\r\n  {\r\n    case TIM_DMA_UPDATE:\r\n    {\r\n      /* Set the DMA Period elapsed callbacks */\r\n      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;\r\n      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,\r\n                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_CC1:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,\r\n                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_CC2:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,\r\n                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_CC3:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,\r\n                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_CC4:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,\r\n                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_COM:\r\n    {\r\n      /* Set the DMA commutation callbacks */\r\n      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;\r\n      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,\r\n                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_TRIGGER:\r\n    {\r\n      /* Set the DMA trigger callbacks */\r\n      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;\r\n      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,\r\n                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Configure the DMA Burst Mode */\r\n    htim->Instance->DCR = (BurstBaseAddress | BurstLength);\r\n    /* Enable the TIM DMA Request */\r\n    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM DMA Burst mode\r\n  * @param  htim TIM handle\r\n  * @param  BurstRequestSrc TIM DMA Request sources to disable\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));\r\n\r\n  /* Abort the DMA transfer (at least disable the DMA channel) */\r\n  switch (BurstRequestSrc)\r\n  {\r\n    case TIM_DMA_UPDATE:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);\r\n      break;\r\n    }\r\n    case TIM_DMA_CC1:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n      break;\r\n    }\r\n    case TIM_DMA_CC2:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n      break;\r\n    }\r\n    case TIM_DMA_CC3:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);\r\n      break;\r\n    }\r\n    case TIM_DMA_CC4:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);\r\n      break;\r\n    }\r\n    case TIM_DMA_COM:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);\r\n      break;\r\n    }\r\n    case TIM_DMA_TRIGGER:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);\r\n      break;\r\n    }\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the TIM Update DMA request */\r\n    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);\r\n\r\n    /* Change the DMA burst operation state */\r\n    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory\r\n  * @param  htim TIM handle\r\n  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_DMABASE_CR1\r\n  *            @arg TIM_DMABASE_CR2\r\n  *            @arg TIM_DMABASE_SMCR\r\n  *            @arg TIM_DMABASE_DIER\r\n  *            @arg TIM_DMABASE_SR\r\n  *            @arg TIM_DMABASE_EGR\r\n  *            @arg TIM_DMABASE_CCMR1\r\n  *            @arg TIM_DMABASE_CCMR2\r\n  *            @arg TIM_DMABASE_CCER\r\n  *            @arg TIM_DMABASE_CNT\r\n  *            @arg TIM_DMABASE_PSC\r\n  *            @arg TIM_DMABASE_ARR\r\n  *            @arg TIM_DMABASE_RCR\r\n  *            @arg TIM_DMABASE_CCR1\r\n  *            @arg TIM_DMABASE_CCR2\r\n  *            @arg TIM_DMABASE_CCR3\r\n  *            @arg TIM_DMABASE_CCR4\r\n  *            @arg TIM_DMABASE_BDTR\r\n  *            @arg TIM_DMABASE_CCMR3\r\n  *            @arg TIM_DMABASE_CCR5\r\n  *            @arg TIM_DMABASE_CCR6\r\n  *            @arg TIM_DMABASE_DTR2\r\n  *            @arg TIM_DMABASE_ECR\r\n  *            @arg TIM_DMABASE_TISEL\r\n  *            @arg TIM_DMABASE_AF1\r\n  *            @arg TIM_DMABASE_AF2\r\n  *            @arg TIM_DMABASE_OR\r\n  * @param  BurstRequestSrc TIM DMA Request sources\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source\r\n  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source\r\n  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source\r\n  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source\r\n  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source\r\n  *            @arg TIM_DMA_COM: TIM Commutation DMA source\r\n  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source\r\n  * @param  BurstBuffer The Buffer address.\r\n  * @param  BurstLength DMA Burst length. This parameter can be one value\r\n  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_26TRANSFER.\r\n  * @note   This function should be used only when BurstLength is equal to DMA data transfer length.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,\r\n                                             uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength)\r\n{\r\n  HAL_StatusTypeDef status;\r\n\r\n  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,\r\n                                           ((BurstLength) >> 8U) + 1U);\r\n\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory\r\n  * @param  htim TIM handle\r\n  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_DMABASE_CR1\r\n  *            @arg TIM_DMABASE_CR2\r\n  *            @arg TIM_DMABASE_SMCR\r\n  *            @arg TIM_DMABASE_DIER\r\n  *            @arg TIM_DMABASE_SR\r\n  *            @arg TIM_DMABASE_EGR\r\n  *            @arg TIM_DMABASE_CCMR1\r\n  *            @arg TIM_DMABASE_CCMR2\r\n  *            @arg TIM_DMABASE_CCER\r\n  *            @arg TIM_DMABASE_CNT\r\n  *            @arg TIM_DMABASE_PSC\r\n  *            @arg TIM_DMABASE_ARR\r\n  *            @arg TIM_DMABASE_RCR\r\n  *            @arg TIM_DMABASE_CCR1\r\n  *            @arg TIM_DMABASE_CCR2\r\n  *            @arg TIM_DMABASE_CCR3\r\n  *            @arg TIM_DMABASE_CCR4\r\n  *            @arg TIM_DMABASE_BDTR\r\n  *            @arg TIM_DMABASE_CCMR3\r\n  *            @arg TIM_DMABASE_CCR5\r\n  *            @arg TIM_DMABASE_CCR6\r\n  *            @arg TIM_DMABASE_DTR2\r\n  *            @arg TIM_DMABASE_ECR\r\n  *            @arg TIM_DMABASE_TISEL\r\n  *            @arg TIM_DMABASE_AF1\r\n  *            @arg TIM_DMABASE_AF2\r\n  *            @arg TIM_DMABASE_OR\r\n  * @param  BurstRequestSrc TIM DMA Request sources\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source\r\n  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source\r\n  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source\r\n  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source\r\n  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source\r\n  *            @arg TIM_DMA_COM: TIM Commutation DMA source\r\n  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source\r\n  * @param  BurstBuffer The Buffer address.\r\n  * @param  BurstLength DMA Burst length. This parameter can be one value\r\n  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_26TRANSFER.\r\n  * @param  DataLength Data length. This parameter can be one value\r\n  *         between 1 and 0xFFFF.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,\r\n                                                  uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,\r\n                                                  uint32_t  BurstLength, uint32_t  DataLength)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));\r\n  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));\r\n  assert_param(IS_TIM_DMA_LENGTH(BurstLength));\r\n  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));\r\n\r\n  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)\r\n  {\r\n    if ((BurstBuffer == NULL) && (BurstLength > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* nothing to do */\r\n  }\r\n  switch (BurstRequestSrc)\r\n  {\r\n    case TIM_DMA_UPDATE:\r\n    {\r\n      /* Set the DMA Period elapsed callbacks */\r\n      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;\r\n      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,\r\n                           DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_CC1:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,\r\n                           DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_CC2:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,\r\n                           DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_CC3:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,\r\n                           DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_CC4:\r\n    {\r\n      /* Set the DMA capture callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,\r\n                           DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_COM:\r\n    {\r\n      /* Set the DMA commutation callbacks */\r\n      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;\r\n      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,\r\n                           DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    case TIM_DMA_TRIGGER:\r\n    {\r\n      /* Set the DMA trigger callbacks */\r\n      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;\r\n      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,\r\n                           DataLength) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      break;\r\n    }\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Configure the DMA Burst Mode */\r\n    htim->Instance->DCR = (BurstBaseAddress | BurstLength);\r\n\r\n    /* Enable the TIM DMA Request */\r\n    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stop the DMA burst reading\r\n  * @param  htim TIM handle\r\n  * @param  BurstRequestSrc TIM DMA Request sources to disable.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));\r\n\r\n  /* Abort the DMA transfer (at least disable the DMA channel) */\r\n  switch (BurstRequestSrc)\r\n  {\r\n    case TIM_DMA_UPDATE:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);\r\n      break;\r\n    }\r\n    case TIM_DMA_CC1:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n      break;\r\n    }\r\n    case TIM_DMA_CC2:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n      break;\r\n    }\r\n    case TIM_DMA_CC3:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);\r\n      break;\r\n    }\r\n    case TIM_DMA_CC4:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);\r\n      break;\r\n    }\r\n    case TIM_DMA_COM:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);\r\n      break;\r\n    }\r\n    case TIM_DMA_TRIGGER:\r\n    {\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);\r\n      break;\r\n    }\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the TIM Update DMA request */\r\n    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);\r\n\r\n    /* Change the DMA burst operation state */\r\n    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Generate a software event\r\n  * @param  htim TIM handle\r\n  * @param  EventSource specifies the event source.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source\r\n  *            @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source\r\n  *            @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source\r\n  *            @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source\r\n  *            @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source\r\n  *            @arg TIM_EVENTSOURCE_COM: Timer COM event source\r\n  *            @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source\r\n  *            @arg TIM_EVENTSOURCE_BREAK: Timer Break event source\r\n  *            @arg TIM_EVENTSOURCE_BREAK2: Timer Break2 event source\r\n  * @note   Basic timers can only generate an update event.\r\n  * @note   TIM_EVENTSOURCE_COM is relevant only with advanced timer instances.\r\n  * @note   TIM_EVENTSOURCE_BREAK and TIM_EVENTSOURCE_BREAK2 are relevant\r\n  *         only for timer instances supporting break input(s).\r\n  * @retval HAL status\r\n  */\r\n\r\nHAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_EVENT_SOURCE(EventSource));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  /* Change the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Set the event sources */\r\n  htim->Instance->EGR = EventSource;\r\n\r\n  /* Change the TIM state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configures the OCRef clear feature\r\n  * @param  htim TIM handle\r\n  * @param  sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that\r\n  *         contains the OCREF clear feature and parameters for the TIM peripheral.\r\n  * @param  Channel specifies the TIM Channel\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,\r\n                                           TIM_ClearInputConfigTypeDef *sClearInputConfig,\r\n                                           uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  switch (sClearInputConfig->ClearInputSource)\r\n  {\r\n    case TIM_CLEARINPUTSOURCE_NONE:\r\n    {\r\n      /* Clear the OCREF clear selection bit and the the ETR Bits */\r\n      if (IS_TIM_OCCS_INSTANCE(htim->Instance))\r\n      {\r\n        CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_OCCS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));\r\n\r\n        /* Clear TIMx_AF2_OCRSEL (reset value) */\r\n        CLEAR_BIT(htim->Instance->AF2, TIMx_AF2_OCRSEL);\r\n      }\r\n      else\r\n      {\r\n        CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));\r\n      }\r\n      break;\r\n    }\r\n\r\n    case TIM_CLEARINPUTSOURCE_COMP1:\r\n    case TIM_CLEARINPUTSOURCE_COMP2:\r\n    case TIM_CLEARINPUTSOURCE_COMP3:\r\n    case TIM_CLEARINPUTSOURCE_COMP4:\r\n#if defined (COMP5)\r\n    case TIM_CLEARINPUTSOURCE_COMP5:\r\n#endif /* COMP5 */\r\n#if defined (COMP6)\r\n    case TIM_CLEARINPUTSOURCE_COMP6:\r\n#endif /* COMP6 */\r\n#if defined (COMP7)\r\n    case TIM_CLEARINPUTSOURCE_COMP7:\r\n#endif /* COMP7 */\r\n    {\r\n      if (IS_TIM_OCCS_INSTANCE(htim->Instance))\r\n      {\r\n        /* Clear the OCREF clear selection bit */\r\n        CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);\r\n\r\n        /* Clear TIM1_AF2_OCRSEL (reset value) */\r\n        MODIFY_REG(htim->Instance->AF2, TIMx_AF2_OCRSEL, sClearInputConfig->ClearInputSource);\r\n      }\r\n      break;\r\n    }\r\n\r\n    case TIM_CLEARINPUTSOURCE_ETR:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));\r\n      assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));\r\n      assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));\r\n\r\n      /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */\r\n      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)\r\n      {\r\n        htim->State = HAL_TIM_STATE_READY;\r\n        __HAL_UNLOCK(htim);\r\n        return HAL_ERROR;\r\n      }\r\n\r\n      TIM_ETR_SetConfig(htim->Instance,\r\n                        sClearInputConfig->ClearInputPrescaler,\r\n                        sClearInputConfig->ClearInputPolarity,\r\n                        sClearInputConfig->ClearInputFilter);\r\n\r\n      if (IS_TIM_OCCS_INSTANCE(htim->Instance))\r\n      {\r\n        /* Set the OCREF clear selection bit */\r\n        SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS);\r\n\r\n        /* Clear TIMx_AF2_OCRSEL (reset value) */\r\n        CLEAR_BIT(htim->Instance->AF2, TIMx_AF2_OCRSEL);\r\n      }\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    switch (Channel)\r\n    {\r\n      case TIM_CHANNEL_1:\r\n      {\r\n        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)\r\n        {\r\n          /* Enable the OCREF clear feature for Channel 1 */\r\n          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);\r\n        }\r\n        else\r\n        {\r\n          /* Disable the OCREF clear feature for Channel 1 */\r\n          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);\r\n        }\r\n        break;\r\n      }\r\n      case TIM_CHANNEL_2:\r\n      {\r\n        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)\r\n        {\r\n          /* Enable the OCREF clear feature for Channel 2 */\r\n          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);\r\n        }\r\n        else\r\n        {\r\n          /* Disable the OCREF clear feature for Channel 2 */\r\n          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);\r\n        }\r\n        break;\r\n      }\r\n      case TIM_CHANNEL_3:\r\n      {\r\n        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)\r\n        {\r\n          /* Enable the OCREF clear feature for Channel 3 */\r\n          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);\r\n        }\r\n        else\r\n        {\r\n          /* Disable the OCREF clear feature for Channel 3 */\r\n          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);\r\n        }\r\n        break;\r\n      }\r\n      case TIM_CHANNEL_4:\r\n      {\r\n        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)\r\n        {\r\n          /* Enable the OCREF clear feature for Channel 4 */\r\n          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);\r\n        }\r\n        else\r\n        {\r\n          /* Disable the OCREF clear feature for Channel 4 */\r\n          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);\r\n        }\r\n        break;\r\n      }\r\n      case TIM_CHANNEL_5:\r\n      {\r\n        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)\r\n        {\r\n          /* Enable the OCREF clear feature for Channel 5 */\r\n          SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);\r\n        }\r\n        else\r\n        {\r\n          /* Disable the OCREF clear feature for Channel 5 */\r\n          CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE);\r\n        }\r\n        break;\r\n      }\r\n      case TIM_CHANNEL_6:\r\n      {\r\n        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)\r\n        {\r\n          /* Enable the OCREF clear feature for Channel 6 */\r\n          SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);\r\n        }\r\n        else\r\n        {\r\n          /* Disable the OCREF clear feature for Channel 6 */\r\n          CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE);\r\n        }\r\n        break;\r\n      }\r\n      default:\r\n        break;\r\n    }\r\n  }\r\n\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief   Configures the clock source to be used\r\n  * @param  htim TIM handle\r\n  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that\r\n  *         contains the clock source information for the TIM peripheral.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));\r\n\r\n  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */\r\n  tmpsmcr = htim->Instance->SMCR;\r\n  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);\r\n  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);\r\n  htim->Instance->SMCR = tmpsmcr;\r\n\r\n  switch (sClockSourceConfig->ClockSource)\r\n  {\r\n    case TIM_CLOCKSOURCE_INTERNAL:\r\n    {\r\n      assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n      break;\r\n    }\r\n\r\n    case TIM_CLOCKSOURCE_ETRMODE1:\r\n    {\r\n      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/\r\n      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));\r\n\r\n      /* Check ETR input conditioning related parameters */\r\n      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));\r\n      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));\r\n      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));\r\n\r\n      /* Configure the ETR Clock source */\r\n      TIM_ETR_SetConfig(htim->Instance,\r\n                        sClockSourceConfig->ClockPrescaler,\r\n                        sClockSourceConfig->ClockPolarity,\r\n                        sClockSourceConfig->ClockFilter);\r\n\r\n      /* Select the External clock mode1 and the ETRF trigger */\r\n      tmpsmcr = htim->Instance->SMCR;\r\n      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);\r\n      /* Write to TIMx SMCR */\r\n      htim->Instance->SMCR = tmpsmcr;\r\n      break;\r\n    }\r\n\r\n    case TIM_CLOCKSOURCE_ETRMODE2:\r\n    {\r\n      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/\r\n      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));\r\n\r\n      /* Check ETR input conditioning related parameters */\r\n      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));\r\n      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));\r\n      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));\r\n\r\n      /* Configure the ETR Clock source */\r\n      TIM_ETR_SetConfig(htim->Instance,\r\n                        sClockSourceConfig->ClockPrescaler,\r\n                        sClockSourceConfig->ClockPolarity,\r\n                        sClockSourceConfig->ClockFilter);\r\n      /* Enable the External clock mode2 */\r\n      htim->Instance->SMCR |= TIM_SMCR_ECE;\r\n      break;\r\n    }\r\n\r\n    case TIM_CLOCKSOURCE_TI1:\r\n    {\r\n      /* Check whether or not the timer instance supports external clock mode 1 */\r\n      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));\r\n\r\n      /* Check TI1 input conditioning related parameters */\r\n      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));\r\n      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));\r\n\r\n      TIM_TI1_ConfigInputStage(htim->Instance,\r\n                               sClockSourceConfig->ClockPolarity,\r\n                               sClockSourceConfig->ClockFilter);\r\n      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CLOCKSOURCE_TI2:\r\n    {\r\n      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/\r\n      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));\r\n\r\n      /* Check TI2 input conditioning related parameters */\r\n      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));\r\n      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));\r\n\r\n      TIM_TI2_ConfigInputStage(htim->Instance,\r\n                               sClockSourceConfig->ClockPolarity,\r\n                               sClockSourceConfig->ClockFilter);\r\n      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CLOCKSOURCE_TI1ED:\r\n    {\r\n      /* Check whether or not the timer instance supports external clock mode 1 */\r\n      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));\r\n\r\n      /* Check TI1 input conditioning related parameters */\r\n      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));\r\n      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));\r\n\r\n      TIM_TI1_ConfigInputStage(htim->Instance,\r\n                               sClockSourceConfig->ClockPolarity,\r\n                               sClockSourceConfig->ClockFilter);\r\n      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);\r\n      break;\r\n    }\r\n\r\n    case TIM_CLOCKSOURCE_ITR0:\r\n    case TIM_CLOCKSOURCE_ITR1:\r\n    case TIM_CLOCKSOURCE_ITR2:\r\n    case TIM_CLOCKSOURCE_ITR3:\r\n#if defined (TIM5)\r\n    case TIM_CLOCKSOURCE_ITR4:\r\n#endif /* TIM5 */\r\n    case TIM_CLOCKSOURCE_ITR5:\r\n    case TIM_CLOCKSOURCE_ITR6:\r\n    case TIM_CLOCKSOURCE_ITR7:\r\n    case TIM_CLOCKSOURCE_ITR8:\r\n#if defined (TIM20)\r\n    case TIM_CLOCKSOURCE_ITR9:\r\n#endif /* TIM20 */\r\n#if defined (HRTIM1)\r\n    case TIM_CLOCKSOURCE_ITR10:\r\n#endif /* HRTIM1 */\r\n    case TIM_CLOCKSOURCE_ITR11:\r\n    {\r\n      /* Check whether or not the timer instance supports internal trigger input */\r\n      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));\r\n\r\n      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Selects the signal connected to the TI1 input: direct from CH1_input\r\n  *         or a XOR combination between CH1_input, CH2_input & CH3_input\r\n  * @param  htim TIM handle.\r\n  * @param  TI1_Selection Indicate whether or not channel 1 is connected to the\r\n  *         output of a XOR gate.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input\r\n  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3\r\n  *            pins are connected to the TI1 input (XOR combination)\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)\r\n{\r\n  uint32_t tmpcr2;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));\r\n\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 = htim->Instance->CR2;\r\n\r\n  /* Reset the TI1 selection */\r\n  tmpcr2 &= ~TIM_CR2_TI1S;\r\n\r\n  /* Set the TI1 selection */\r\n  tmpcr2 |= TI1_Selection;\r\n\r\n  /* Write to TIMxCR2 */\r\n  htim->Instance->CR2 = tmpcr2;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configures the TIM in Slave mode\r\n  * @param  htim TIM handle.\r\n  * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that\r\n  *         contains the selected trigger (internal trigger input, filtered\r\n  *         timer input or external trigger input) and the Slave mode\r\n  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));\r\n  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));\r\n\r\n  __HAL_LOCK(htim);\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)\r\n  {\r\n    htim->State = HAL_TIM_STATE_READY;\r\n    __HAL_UNLOCK(htim);\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Disable Trigger Interrupt */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);\r\n\r\n  /* Disable Trigger DMA request */\r\n  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);\r\n\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configures the TIM in Slave mode in interrupt mode\r\n  * @param  htim TIM handle.\r\n  * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that\r\n  *         contains the selected trigger (internal trigger input, filtered\r\n  *         timer input or external trigger input) and the Slave mode\r\n  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,\r\n                                                TIM_SlaveConfigTypeDef *sSlaveConfig)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));\r\n  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));\r\n\r\n  __HAL_LOCK(htim);\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)\r\n  {\r\n    htim->State = HAL_TIM_STATE_READY;\r\n    __HAL_UNLOCK(htim);\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Enable Trigger Interrupt */\r\n  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);\r\n\r\n  /* Disable Trigger DMA request */\r\n  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);\r\n\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Read the captured value from Capture Compare unit\r\n  * @param  htim TIM handle.\r\n  * @param  Channel TIM Channels to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval Captured value\r\n  */\r\nuint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  uint32_t tmpreg = 0U;\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));\r\n\r\n      /* Return the capture 1 value */\r\n      tmpreg =  htim->Instance->CCR1;\r\n\r\n      break;\r\n    }\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));\r\n\r\n      /* Return the capture 2 value */\r\n      tmpreg =   htim->Instance->CCR2;\r\n\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));\r\n\r\n      /* Return the capture 3 value */\r\n      tmpreg =   htim->Instance->CCR3;\r\n\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));\r\n\r\n      /* Return the capture 4 value */\r\n      tmpreg =   htim->Instance->CCR4;\r\n\r\n      break;\r\n    }\r\n\r\n    default:\r\n      break;\r\n  }\r\n\r\n  return tmpreg;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions\r\n  *  @brief    TIM Callbacks functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                        ##### TIM Callbacks functions #####\r\n  ==============================================================================\r\n [..]\r\n   This section provides TIM callback functions:\r\n   (+) TIM Period elapsed callback\r\n   (+) TIM Output Compare callback\r\n   (+) TIM Input capture callback\r\n   (+) TIM Trigger callback\r\n   (+) TIM Error callback\r\n   (+) TIM Index callback\r\n   (+) TIM Direction change callback\r\n   (+) TIM Index error callback\r\n   (+) TIM Transition error callback\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Period elapsed callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Period elapsed half complete callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Output Compare callback in non-blocking mode\r\n  * @param  htim TIM OC handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Input Capture callback in non-blocking mode\r\n  * @param  htim TIM IC handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_IC_CaptureCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Input Capture half complete callback in non-blocking mode\r\n  * @param  htim TIM IC handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  PWM Pulse finished callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  PWM Pulse finished half complete callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Hall Trigger detection callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_TriggerCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Hall Trigger detection half complete callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Timer error callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIM_ErrorCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n/**\r\n  * @brief  Register a User TIM callback to be used instead of the weak predefined callback\r\n  * @param htim tim handle\r\n  * @param CallbackID ID of the callback to be registered\r\n  *        This parameter can be one of the following values:\r\n  *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID\r\n  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID\r\n  *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID\r\n  *          @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID\r\n  *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID\r\n  *          @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID\r\n  *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID\r\n  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID\r\n  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID\r\n  *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID\r\n  *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID\r\n  *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID\r\n  *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID\r\n  *          @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID\r\n  *          @arg @ref HAL_TIM_ENCODER_INDEX_CB_ID Encoder Index Callback ID\r\n  *          @arg @ref HAL_TIM_DIRECTION_CHANGE_CB_ID Direction Change Callback ID\r\n  *          @arg @ref HAL_TIM_INDEX_ERROR_CB_ID Index Error Callback ID\r\n  *          @arg @ref HAL_TIM_TRANSITION_ERROR_CB_ID Transition Error Callback ID\r\n  *          @param pCallback pointer to the callback function\r\n  *          @retval status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,\r\n                                           pTIM_CallbackTypeDef pCallback)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  if (pCallback == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n  /* Process locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  if (htim->State == HAL_TIM_STATE_READY)\r\n  {\r\n    switch (CallbackID)\r\n    {\r\n      case HAL_TIM_BASE_MSPINIT_CB_ID :\r\n        htim->Base_MspInitCallback                 = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_BASE_MSPDEINIT_CB_ID :\r\n        htim->Base_MspDeInitCallback               = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_IC_MSPINIT_CB_ID :\r\n        htim->IC_MspInitCallback                   = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_IC_MSPDEINIT_CB_ID :\r\n        htim->IC_MspDeInitCallback                 = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_OC_MSPINIT_CB_ID :\r\n        htim->OC_MspInitCallback                   = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_OC_MSPDEINIT_CB_ID :\r\n        htim->OC_MspDeInitCallback                 = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_MSPINIT_CB_ID :\r\n        htim->PWM_MspInitCallback                  = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_MSPDEINIT_CB_ID :\r\n        htim->PWM_MspDeInitCallback                = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :\r\n        htim->OnePulse_MspInitCallback             = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :\r\n        htim->OnePulse_MspDeInitCallback           = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_MSPINIT_CB_ID :\r\n        htim->Encoder_MspInitCallback              = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :\r\n        htim->Encoder_MspDeInitCallback            = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :\r\n        htim->HallSensor_MspInitCallback           = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :\r\n        htim->HallSensor_MspDeInitCallback         = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PERIOD_ELAPSED_CB_ID :\r\n        htim->PeriodElapsedCallback                = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :\r\n        htim->PeriodElapsedHalfCpltCallback        = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_TRIGGER_CB_ID :\r\n        htim->TriggerCallback                      = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_TRIGGER_HALF_CB_ID :\r\n        htim->TriggerHalfCpltCallback              = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_IC_CAPTURE_CB_ID :\r\n        htim->IC_CaptureCallback                   = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :\r\n        htim->IC_CaptureHalfCpltCallback           = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :\r\n        htim->OC_DelayElapsedCallback              = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :\r\n        htim->PWM_PulseFinishedCallback            = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :\r\n        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ERROR_CB_ID :\r\n        htim->ErrorCallback                        = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_COMMUTATION_CB_ID :\r\n        htim->CommutationCallback                  = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_COMMUTATION_HALF_CB_ID :\r\n        htim->CommutationHalfCpltCallback          = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_BREAK_CB_ID :\r\n        htim->BreakCallback                        = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_BREAK2_CB_ID :\r\n        htim->Break2Callback                       = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_INDEX_CB_ID :\r\n        htim->EncoderIndexCallback                 = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_DIRECTION_CHANGE_CB_ID :\r\n        htim->DirectionChangeCallback              = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_INDEX_ERROR_CB_ID :\r\n        htim->IndexErrorCallback                   = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_TRANSITION_ERROR_CB_ID :\r\n        htim->TransitionErrorCallback              = pCallback;\r\n        break;\r\n\r\n      default :\r\n        /* Return error status */\r\n        status = HAL_ERROR;\r\n        break;\r\n    }\r\n  }\r\n  else if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    switch (CallbackID)\r\n    {\r\n      case HAL_TIM_BASE_MSPINIT_CB_ID :\r\n        htim->Base_MspInitCallback         = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_BASE_MSPDEINIT_CB_ID :\r\n        htim->Base_MspDeInitCallback       = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_IC_MSPINIT_CB_ID :\r\n        htim->IC_MspInitCallback           = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_IC_MSPDEINIT_CB_ID :\r\n        htim->IC_MspDeInitCallback         = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_OC_MSPINIT_CB_ID :\r\n        htim->OC_MspInitCallback           = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_OC_MSPDEINIT_CB_ID :\r\n        htim->OC_MspDeInitCallback         = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_MSPINIT_CB_ID :\r\n        htim->PWM_MspInitCallback          = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_MSPDEINIT_CB_ID :\r\n        htim->PWM_MspDeInitCallback        = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :\r\n        htim->OnePulse_MspInitCallback     = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :\r\n        htim->OnePulse_MspDeInitCallback   = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_MSPINIT_CB_ID :\r\n        htim->Encoder_MspInitCallback      = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :\r\n        htim->Encoder_MspDeInitCallback    = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :\r\n        htim->HallSensor_MspInitCallback   = pCallback;\r\n        break;\r\n\r\n      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :\r\n        htim->HallSensor_MspDeInitCallback = pCallback;\r\n        break;\r\n\r\n      default :\r\n        /* Return error status */\r\n        status = HAL_ERROR;\r\n        break;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* Return error status */\r\n    status = HAL_ERROR;\r\n  }\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Unregister a TIM callback\r\n  *         TIM callback is redirected to the weak predefined callback\r\n  * @param htim tim handle\r\n  * @param CallbackID ID of the callback to be unregistered\r\n  *        This parameter can be one of the following values:\r\n  *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID\r\n  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID\r\n  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID\r\n  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID\r\n  *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID\r\n  *          @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID\r\n  *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID\r\n  *          @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID\r\n  *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID\r\n  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID\r\n  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID\r\n  *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID\r\n  *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID\r\n  *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID\r\n  *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID\r\n  *          @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID\r\n  *          @arg @ref HAL_TIM_ENCODER_INDEX_CB_ID Encoder Index Callback ID\r\n  *          @arg @ref HAL_TIM_DIRECTION_CHANGE_CB_ID Direction Change Callback ID\r\n  *          @arg @ref HAL_TIM_INDEX_ERROR_CB_ID Index Error Callback ID\r\n  *          @arg @ref HAL_TIM_TRANSITION_ERROR_CB_ID Transition Error Callback ID\r\n  *          @retval status\r\n  */\r\nHAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Process locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  if (htim->State == HAL_TIM_STATE_READY)\r\n  {\r\n    switch (CallbackID)\r\n    {\r\n      case HAL_TIM_BASE_MSPINIT_CB_ID :\r\n        /* Legacy weak Base MspInit Callback */\r\n        htim->Base_MspInitCallback              = HAL_TIM_Base_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_BASE_MSPDEINIT_CB_ID :\r\n        /* Legacy weak Base Msp DeInit Callback */\r\n        htim->Base_MspDeInitCallback            = HAL_TIM_Base_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_IC_MSPINIT_CB_ID :\r\n        /* Legacy weak IC Msp Init Callback */\r\n        htim->IC_MspInitCallback                = HAL_TIM_IC_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_IC_MSPDEINIT_CB_ID :\r\n        /* Legacy weak IC Msp DeInit Callback */\r\n        htim->IC_MspDeInitCallback              = HAL_TIM_IC_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_OC_MSPINIT_CB_ID :\r\n        /* Legacy weak OC Msp Init Callback */\r\n        htim->OC_MspInitCallback                = HAL_TIM_OC_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_OC_MSPDEINIT_CB_ID :\r\n        /* Legacy weak OC Msp DeInit Callback */\r\n        htim->OC_MspDeInitCallback              = HAL_TIM_OC_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_MSPINIT_CB_ID :\r\n        /* Legacy weak PWM Msp Init Callback */\r\n        htim->PWM_MspInitCallback               = HAL_TIM_PWM_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_MSPDEINIT_CB_ID :\r\n        /* Legacy weak PWM Msp DeInit Callback */\r\n        htim->PWM_MspDeInitCallback             = HAL_TIM_PWM_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :\r\n        /* Legacy weak One Pulse Msp Init Callback */\r\n        htim->OnePulse_MspInitCallback          = HAL_TIM_OnePulse_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :\r\n        /* Legacy weak One Pulse Msp DeInit Callback */\r\n        htim->OnePulse_MspDeInitCallback        = HAL_TIM_OnePulse_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_MSPINIT_CB_ID :\r\n        /* Legacy weak Encoder Msp Init Callback */\r\n        htim->Encoder_MspInitCallback           = HAL_TIM_Encoder_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :\r\n        /* Legacy weak Encoder Msp DeInit Callback */\r\n        htim->Encoder_MspDeInitCallback         = HAL_TIM_Encoder_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :\r\n        /* Legacy weak Hall Sensor Msp Init Callback */\r\n        htim->HallSensor_MspInitCallback        = HAL_TIMEx_HallSensor_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :\r\n        /* Legacy weak Hall Sensor Msp DeInit Callback */\r\n        htim->HallSensor_MspDeInitCallback      = HAL_TIMEx_HallSensor_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_PERIOD_ELAPSED_CB_ID :\r\n        /* Legacy weak Period Elapsed Callback */\r\n        htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :\r\n        /* Legacy weak Period Elapsed half complete Callback */\r\n        htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;\r\n        break;\r\n\r\n      case HAL_TIM_TRIGGER_CB_ID :\r\n        /* Legacy weak Trigger Callback */\r\n        htim->TriggerCallback                   = HAL_TIM_TriggerCallback;\r\n        break;\r\n\r\n      case HAL_TIM_TRIGGER_HALF_CB_ID :\r\n        /* Legacy weak Trigger half complete Callback */\r\n        htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;\r\n        break;\r\n\r\n      case HAL_TIM_IC_CAPTURE_CB_ID :\r\n        /* Legacy weak IC Capture Callback */\r\n        htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;\r\n        break;\r\n\r\n      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :\r\n        /* Legacy weak IC Capture half complete Callback */\r\n        htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;\r\n        break;\r\n\r\n      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :\r\n        /* Legacy weak OC Delay Elapsed Callback */\r\n        htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :\r\n        /* Legacy weak PWM Pulse Finished Callback */\r\n        htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :\r\n        /* Legacy weak PWM Pulse Finished half complete Callback */\r\n        htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;\r\n        break;\r\n\r\n      case HAL_TIM_ERROR_CB_ID :\r\n        /* Legacy weak Error Callback */\r\n        htim->ErrorCallback                     = HAL_TIM_ErrorCallback;\r\n        break;\r\n\r\n      case HAL_TIM_COMMUTATION_CB_ID :\r\n        /* Legacy weak Commutation Callback */\r\n        htim->CommutationCallback               = HAL_TIMEx_CommutCallback;\r\n        break;\r\n\r\n      case HAL_TIM_COMMUTATION_HALF_CB_ID :\r\n        /* Legacy weak Commutation half complete Callback */\r\n        htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;\r\n        break;\r\n\r\n      case HAL_TIM_BREAK_CB_ID :\r\n        /* Legacy weak Break Callback */\r\n        htim->BreakCallback                     = HAL_TIMEx_BreakCallback;\r\n        break;\r\n\r\n      case HAL_TIM_BREAK2_CB_ID :\r\n        /* Legacy weak Break2 Callback */\r\n        htim->Break2Callback                    = HAL_TIMEx_Break2Callback;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_INDEX_CB_ID :\r\n        /* Legacy weak Encoder Index Callback */\r\n        htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;\r\n        break;\r\n\r\n      case HAL_TIM_DIRECTION_CHANGE_CB_ID :\r\n        /* Legacy weak Direction Change Callback */\r\n        htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;\r\n        break;\r\n\r\n      case HAL_TIM_INDEX_ERROR_CB_ID :\r\n        /* Legacy weak Index Error Callback */\r\n        htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;\r\n        break;\r\n\r\n      case HAL_TIM_TRANSITION_ERROR_CB_ID :\r\n        /* Legacy weak Transition Error Callback */\r\n        htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;\r\n        break;\r\n\r\n      default :\r\n        /* Return error status */\r\n        status = HAL_ERROR;\r\n        break;\r\n    }\r\n  }\r\n  else if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    switch (CallbackID)\r\n    {\r\n      case HAL_TIM_BASE_MSPINIT_CB_ID :\r\n        /* Legacy weak Base MspInit Callback */\r\n        htim->Base_MspInitCallback         = HAL_TIM_Base_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_BASE_MSPDEINIT_CB_ID :\r\n        /* Legacy weak Base Msp DeInit Callback */\r\n        htim->Base_MspDeInitCallback       = HAL_TIM_Base_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_IC_MSPINIT_CB_ID :\r\n        /* Legacy weak IC Msp Init Callback */\r\n        htim->IC_MspInitCallback           = HAL_TIM_IC_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_IC_MSPDEINIT_CB_ID :\r\n        /* Legacy weak IC Msp DeInit Callback */\r\n        htim->IC_MspDeInitCallback         = HAL_TIM_IC_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_OC_MSPINIT_CB_ID :\r\n        /* Legacy weak OC Msp Init Callback */\r\n        htim->OC_MspInitCallback           = HAL_TIM_OC_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_OC_MSPDEINIT_CB_ID :\r\n        /* Legacy weak OC Msp DeInit Callback */\r\n        htim->OC_MspDeInitCallback         = HAL_TIM_OC_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_MSPINIT_CB_ID :\r\n        /* Legacy weak PWM Msp Init Callback */\r\n        htim->PWM_MspInitCallback          = HAL_TIM_PWM_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_PWM_MSPDEINIT_CB_ID :\r\n        /* Legacy weak PWM Msp DeInit Callback */\r\n        htim->PWM_MspDeInitCallback        = HAL_TIM_PWM_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :\r\n        /* Legacy weak One Pulse Msp Init Callback */\r\n        htim->OnePulse_MspInitCallback     = HAL_TIM_OnePulse_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :\r\n        /* Legacy weak One Pulse Msp DeInit Callback */\r\n        htim->OnePulse_MspDeInitCallback   = HAL_TIM_OnePulse_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_MSPINIT_CB_ID :\r\n        /* Legacy weak Encoder Msp Init Callback */\r\n        htim->Encoder_MspInitCallback      = HAL_TIM_Encoder_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :\r\n        /* Legacy weak Encoder Msp DeInit Callback */\r\n        htim->Encoder_MspDeInitCallback    = HAL_TIM_Encoder_MspDeInit;\r\n        break;\r\n\r\n      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :\r\n        /* Legacy weak Hall Sensor Msp Init Callback */\r\n        htim->HallSensor_MspInitCallback   = HAL_TIMEx_HallSensor_MspInit;\r\n        break;\r\n\r\n      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :\r\n        /* Legacy weak Hall Sensor Msp DeInit Callback */\r\n        htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;\r\n        break;\r\n\r\n      default :\r\n        /* Return error status */\r\n        status = HAL_ERROR;\r\n        break;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* Return error status */\r\n    status = HAL_ERROR;\r\n  }\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions\r\n  *  @brief   TIM Peripheral State functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                        ##### Peripheral State functions #####\r\n  ==============================================================================\r\n    [..]\r\n    This subsection permits to get in run-time the status of the peripheral\r\n    and the data flow.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Return the TIM Base handle state.\r\n  * @param  htim TIM Base handle\r\n  * @retval HAL state\r\n  */\r\nHAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim)\r\n{\r\n  return htim->State;\r\n}\r\n\r\n/**\r\n  * @brief  Return the TIM OC handle state.\r\n  * @param  htim TIM Output Compare handle\r\n  * @retval HAL state\r\n  */\r\nHAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim)\r\n{\r\n  return htim->State;\r\n}\r\n\r\n/**\r\n  * @brief  Return the TIM PWM handle state.\r\n  * @param  htim TIM handle\r\n  * @retval HAL state\r\n  */\r\nHAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim)\r\n{\r\n  return htim->State;\r\n}\r\n\r\n/**\r\n  * @brief  Return the TIM Input Capture handle state.\r\n  * @param  htim TIM IC handle\r\n  * @retval HAL state\r\n  */\r\nHAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim)\r\n{\r\n  return htim->State;\r\n}\r\n\r\n/**\r\n  * @brief  Return the TIM One Pulse Mode handle state.\r\n  * @param  htim TIM OPM handle\r\n  * @retval HAL state\r\n  */\r\nHAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim)\r\n{\r\n  return htim->State;\r\n}\r\n\r\n/**\r\n  * @brief  Return the TIM Encoder Mode handle state.\r\n  * @param  htim TIM Encoder Interface handle\r\n  * @retval HAL state\r\n  */\r\nHAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim)\r\n{\r\n  return htim->State;\r\n}\r\n\r\n/**\r\n  * @brief  Return the TIM Encoder Mode handle state.\r\n  * @param  htim TIM handle\r\n  * @retval Active channel\r\n  */\r\nHAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(TIM_HandleTypeDef *htim)\r\n{\r\n  return htim->Channel;\r\n}\r\n\r\n/**\r\n  * @brief  Return actual state of the TIM channel.\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channel\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6\r\n  * @retval TIM Channel state\r\n  */\r\nHAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(TIM_HandleTypeDef *htim,  uint32_t Channel)\r\n{\r\n  HAL_TIM_ChannelStateTypeDef channel_state;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));\r\n\r\n  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);\r\n\r\n  return channel_state;\r\n}\r\n\r\n/**\r\n  * @brief  Return actual state of a DMA burst operation.\r\n  * @param  htim TIM handle\r\n  * @retval DMA burst state\r\n  */\r\nHAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));\r\n\r\n  return htim->DMABurstState;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIM_Private_Functions TIM Private Functions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  TIM DMA error callback\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nvoid TIM_DMAError(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (hdma == htim->hdma[TIM_DMA_ID_CC1])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;\r\n    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else\r\n  {\r\n    htim->State = HAL_TIM_STATE_READY;\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->ErrorCallback(htim);\r\n#else\r\n  HAL_TIM_ErrorCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Delay Pulse complete callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nstatic void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (hdma == htim->hdma[TIM_DMA_ID_CC1])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* nothing to do */\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->PWM_PulseFinishedCallback(htim);\r\n#else\r\n  HAL_TIM_PWM_PulseFinishedCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Delay Pulse half complete callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nvoid TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (hdma == htim->hdma[TIM_DMA_ID_CC1])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;\r\n  }\r\n  else\r\n  {\r\n    /* nothing to do */\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->PWM_PulseFinishedHalfCpltCallback(htim);\r\n#else\r\n  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Capture complete callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nvoid TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (hdma == htim->hdma[TIM_DMA_ID_CC1])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* nothing to do */\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->IC_CaptureCallback(htim);\r\n#else\r\n  HAL_TIM_IC_CaptureCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Capture half complete callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nvoid TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (hdma == htim->hdma[TIM_DMA_ID_CC1])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;\r\n  }\r\n  else\r\n  {\r\n    /* nothing to do */\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->IC_CaptureHalfCpltCallback(htim);\r\n#else\r\n  HAL_TIM_IC_CaptureHalfCpltCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Period Elapse complete callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nstatic void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)\r\n  {\r\n    htim->State = HAL_TIM_STATE_READY;\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->PeriodElapsedCallback(htim);\r\n#else\r\n  HAL_TIM_PeriodElapsedCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Period Elapse half complete callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nstatic void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->PeriodElapsedHalfCpltCallback(htim);\r\n#else\r\n  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Trigger callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nstatic void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)\r\n  {\r\n    htim->State = HAL_TIM_STATE_READY;\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->TriggerCallback(htim);\r\n#else\r\n  HAL_TIM_TriggerCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Trigger half complete callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nstatic void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->TriggerHalfCpltCallback(htim);\r\n#else\r\n  HAL_TIM_TriggerHalfCpltCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n}\r\n\r\n/**\r\n  * @brief  Time Base configuration\r\n  * @param  TIMx TIM peripheral\r\n  * @param  Structure TIM Base configuration structure\r\n  * @retval None\r\n  */\r\nvoid TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)\r\n{\r\n  uint32_t tmpcr1;\r\n  tmpcr1 = TIMx->CR1;\r\n\r\n  /* Set TIM Time Base Unit parameters ---------------------------------------*/\r\n  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))\r\n  {\r\n    /* Select the Counter Mode */\r\n    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);\r\n    tmpcr1 |= Structure->CounterMode;\r\n  }\r\n\r\n  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))\r\n  {\r\n    /* Set the clock division */\r\n    tmpcr1 &= ~TIM_CR1_CKD;\r\n    tmpcr1 |= (uint32_t)Structure->ClockDivision;\r\n  }\r\n\r\n  /* Set the auto-reload preload */\r\n  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);\r\n\r\n  TIMx->CR1 = tmpcr1;\r\n\r\n  /* Set the Autoreload value */\r\n  TIMx->ARR = (uint32_t)Structure->Period ;\r\n\r\n  /* Set the Prescaler value */\r\n  TIMx->PSC = Structure->Prescaler;\r\n\r\n  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))\r\n  {\r\n    /* Set the Repetition Counter value */\r\n    TIMx->RCR = Structure->RepetitionCounter;\r\n  }\r\n\r\n  /* Generate an update event to reload the Prescaler\r\n     and the repetition counter (only for advanced timer) value immediately */\r\n  TIMx->EGR = TIM_EGR_UG;\r\n}\r\n\r\n/**\r\n  * @brief  Timer Output Compare 1 configuration\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  OC_Config The output configuration structure\r\n  * @retval None\r\n  */\r\nstatic void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)\r\n{\r\n  uint32_t tmpccmrx;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Disable the Channel 1: Reset the CC1E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC1E;\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = TIMx->CCER;\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 =  TIMx->CR2;\r\n\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmrx = TIMx->CCMR1;\r\n\r\n  /* Reset the Output Compare Mode Bits */\r\n  tmpccmrx &= ~TIM_CCMR1_OC1M;\r\n  tmpccmrx &= ~TIM_CCMR1_CC1S;\r\n  /* Select the Output Compare Mode */\r\n  tmpccmrx |= OC_Config->OCMode;\r\n\r\n  /* Reset the Output Polarity level */\r\n  tmpccer &= ~TIM_CCER_CC1P;\r\n  /* Set the Output Compare Polarity */\r\n  tmpccer |= OC_Config->OCPolarity;\r\n\r\n  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))\r\n  {\r\n    /* Check parameters */\r\n    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));\r\n\r\n    /* Reset the Output N Polarity level */\r\n    tmpccer &= ~TIM_CCER_CC1NP;\r\n    /* Set the Output N Polarity */\r\n    tmpccer |= OC_Config->OCNPolarity;\r\n    /* Reset the Output N State */\r\n    tmpccer &= ~TIM_CCER_CC1NE;\r\n  }\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    /* Check parameters */\r\n    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));\r\n    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));\r\n\r\n    /* Reset the Output Compare and Output Compare N IDLE State */\r\n    tmpcr2 &= ~TIM_CR2_OIS1;\r\n    tmpcr2 &= ~TIM_CR2_OIS1N;\r\n    /* Set the Output Idle state */\r\n    tmpcr2 |= OC_Config->OCIdleState;\r\n    /* Set the Output N Idle state */\r\n    tmpcr2 |= OC_Config->OCNIdleState;\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  TIMx->CR2 = tmpcr2;\r\n\r\n  /* Write to TIMx CCMR1 */\r\n  TIMx->CCMR1 = tmpccmrx;\r\n\r\n  /* Set the Capture Compare Register value */\r\n  TIMx->CCR1 = OC_Config->Pulse;\r\n\r\n  /* Write to TIMx CCER */\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Timer Output Compare 2 configuration\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  OC_Config The output configuration structure\r\n  * @retval None\r\n  */\r\nvoid TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)\r\n{\r\n  uint32_t tmpccmrx;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Disable the Channel 2: Reset the CC2E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC2E;\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = TIMx->CCER;\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 =  TIMx->CR2;\r\n\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmrx = TIMx->CCMR1;\r\n\r\n  /* Reset the Output Compare mode and Capture/Compare selection Bits */\r\n  tmpccmrx &= ~TIM_CCMR1_OC2M;\r\n  tmpccmrx &= ~TIM_CCMR1_CC2S;\r\n\r\n  /* Select the Output Compare Mode */\r\n  tmpccmrx |= (OC_Config->OCMode << 8U);\r\n\r\n  /* Reset the Output Polarity level */\r\n  tmpccer &= ~TIM_CCER_CC2P;\r\n  /* Set the Output Compare Polarity */\r\n  tmpccer |= (OC_Config->OCPolarity << 4U);\r\n\r\n  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))\r\n  {\r\n    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));\r\n\r\n    /* Reset the Output N Polarity level */\r\n    tmpccer &= ~TIM_CCER_CC2NP;\r\n    /* Set the Output N Polarity */\r\n    tmpccer |= (OC_Config->OCNPolarity << 4U);\r\n    /* Reset the Output N State */\r\n    tmpccer &= ~TIM_CCER_CC2NE;\r\n\r\n  }\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    /* Check parameters */\r\n    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));\r\n    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));\r\n\r\n    /* Reset the Output Compare and Output Compare N IDLE State */\r\n    tmpcr2 &= ~TIM_CR2_OIS2;\r\n    tmpcr2 &= ~TIM_CR2_OIS2N;\r\n    /* Set the Output Idle state */\r\n    tmpcr2 |= (OC_Config->OCIdleState << 2U);\r\n    /* Set the Output N Idle state */\r\n    tmpcr2 |= (OC_Config->OCNIdleState << 2U);\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  TIMx->CR2 = tmpcr2;\r\n\r\n  /* Write to TIMx CCMR1 */\r\n  TIMx->CCMR1 = tmpccmrx;\r\n\r\n  /* Set the Capture Compare Register value */\r\n  TIMx->CCR2 = OC_Config->Pulse;\r\n\r\n  /* Write to TIMx CCER */\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Timer Output Compare 3 configuration\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  OC_Config The output configuration structure\r\n  * @retval None\r\n  */\r\nstatic void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)\r\n{\r\n  uint32_t tmpccmrx;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Disable the Channel 3: Reset the CC2E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC3E;\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = TIMx->CCER;\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 =  TIMx->CR2;\r\n\r\n  /* Get the TIMx CCMR2 register value */\r\n  tmpccmrx = TIMx->CCMR2;\r\n\r\n  /* Reset the Output Compare mode and Capture/Compare selection Bits */\r\n  tmpccmrx &= ~TIM_CCMR2_OC3M;\r\n  tmpccmrx &= ~TIM_CCMR2_CC3S;\r\n  /* Select the Output Compare Mode */\r\n  tmpccmrx |= OC_Config->OCMode;\r\n\r\n  /* Reset the Output Polarity level */\r\n  tmpccer &= ~TIM_CCER_CC3P;\r\n  /* Set the Output Compare Polarity */\r\n  tmpccer |= (OC_Config->OCPolarity << 8U);\r\n\r\n  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))\r\n  {\r\n    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));\r\n\r\n    /* Reset the Output N Polarity level */\r\n    tmpccer &= ~TIM_CCER_CC3NP;\r\n    /* Set the Output N Polarity */\r\n    tmpccer |= (OC_Config->OCNPolarity << 8U);\r\n    /* Reset the Output N State */\r\n    tmpccer &= ~TIM_CCER_CC3NE;\r\n  }\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    /* Check parameters */\r\n    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));\r\n    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));\r\n\r\n    /* Reset the Output Compare and Output Compare N IDLE State */\r\n    tmpcr2 &= ~TIM_CR2_OIS3;\r\n    tmpcr2 &= ~TIM_CR2_OIS3N;\r\n    /* Set the Output Idle state */\r\n    tmpcr2 |= (OC_Config->OCIdleState << 4U);\r\n    /* Set the Output N Idle state */\r\n    tmpcr2 |= (OC_Config->OCNIdleState << 4U);\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  TIMx->CR2 = tmpcr2;\r\n\r\n  /* Write to TIMx CCMR2 */\r\n  TIMx->CCMR2 = tmpccmrx;\r\n\r\n  /* Set the Capture Compare Register value */\r\n  TIMx->CCR3 = OC_Config->Pulse;\r\n\r\n  /* Write to TIMx CCER */\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Timer Output Compare 4 configuration\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  OC_Config The output configuration structure\r\n  * @retval None\r\n  */\r\nstatic void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)\r\n{\r\n  uint32_t tmpccmrx;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Disable the Channel 4: Reset the CC4E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC4E;\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = TIMx->CCER;\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 =  TIMx->CR2;\r\n\r\n  /* Get the TIMx CCMR2 register value */\r\n  tmpccmrx = TIMx->CCMR2;\r\n\r\n  /* Reset the Output Compare mode and Capture/Compare selection Bits */\r\n  tmpccmrx &= ~TIM_CCMR2_OC4M;\r\n  tmpccmrx &= ~TIM_CCMR2_CC4S;\r\n\r\n  /* Select the Output Compare Mode */\r\n  tmpccmrx |= (OC_Config->OCMode << 8U);\r\n\r\n  /* Reset the Output Polarity level */\r\n  tmpccer &= ~TIM_CCER_CC4P;\r\n  /* Set the Output Compare Polarity */\r\n  tmpccer |= (OC_Config->OCPolarity << 12U);\r\n\r\n  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))\r\n  {\r\n    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));\r\n\r\n    /* Reset the Output N Polarity level */\r\n    tmpccer &= ~TIM_CCER_CC4NP;\r\n    /* Set the Output N Polarity */\r\n    tmpccer |= (OC_Config->OCNPolarity << 12U);\r\n    /* Reset the Output N State */\r\n    tmpccer &= ~TIM_CCER_CC4NE;\r\n  }\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    /* Check parameters */\r\n    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));\r\n    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));\r\n\r\n    /* Reset the Output Compare IDLE State */\r\n    tmpcr2 &= ~TIM_CR2_OIS4;\r\n    /* Reset the Output Compare N IDLE State */\r\n    tmpcr2 &= ~TIM_CR2_OIS4N;\r\n\r\n    /* Set the Output Idle state */\r\n    tmpcr2 |= (OC_Config->OCIdleState << 6U);\r\n    /* Set the Output N Idle state */\r\n    tmpcr2 |= (OC_Config->OCNIdleState << 6U);\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  TIMx->CR2 = tmpcr2;\r\n\r\n  /* Write to TIMx CCMR2 */\r\n  TIMx->CCMR2 = tmpccmrx;\r\n\r\n  /* Set the Capture Compare Register value */\r\n  TIMx->CCR4 = OC_Config->Pulse;\r\n\r\n  /* Write to TIMx CCER */\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Timer Output Compare 5 configuration\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  OC_Config The output configuration structure\r\n  * @retval None\r\n  */\r\nstatic void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,\r\n                              TIM_OC_InitTypeDef *OC_Config)\r\n{\r\n  uint32_t tmpccmrx;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Disable the output: Reset the CCxE Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC5E;\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = TIMx->CCER;\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 =  TIMx->CR2;\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmrx = TIMx->CCMR3;\r\n\r\n  /* Reset the Output Compare Mode Bits */\r\n  tmpccmrx &= ~(TIM_CCMR3_OC5M);\r\n  /* Select the Output Compare Mode */\r\n  tmpccmrx |= OC_Config->OCMode;\r\n\r\n  /* Reset the Output Polarity level */\r\n  tmpccer &= ~TIM_CCER_CC5P;\r\n  /* Set the Output Compare Polarity */\r\n  tmpccer |= (OC_Config->OCPolarity << 16U);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    /* Reset the Output Compare IDLE State */\r\n    tmpcr2 &= ~TIM_CR2_OIS5;\r\n    /* Set the Output Idle state */\r\n    tmpcr2 |= (OC_Config->OCIdleState << 8U);\r\n  }\r\n  /* Write to TIMx CR2 */\r\n  TIMx->CR2 = tmpcr2;\r\n\r\n  /* Write to TIMx CCMR3 */\r\n  TIMx->CCMR3 = tmpccmrx;\r\n\r\n  /* Set the Capture Compare Register value */\r\n  TIMx->CCR5 = OC_Config->Pulse;\r\n\r\n  /* Write to TIMx CCER */\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Timer Output Compare 6 configuration\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  OC_Config The output configuration structure\r\n  * @retval None\r\n  */\r\nstatic void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,\r\n                              TIM_OC_InitTypeDef *OC_Config)\r\n{\r\n  uint32_t tmpccmrx;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Disable the output: Reset the CCxE Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC6E;\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = TIMx->CCER;\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 =  TIMx->CR2;\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmrx = TIMx->CCMR3;\r\n\r\n  /* Reset the Output Compare Mode Bits */\r\n  tmpccmrx &= ~(TIM_CCMR3_OC6M);\r\n  /* Select the Output Compare Mode */\r\n  tmpccmrx |= (OC_Config->OCMode << 8U);\r\n\r\n  /* Reset the Output Polarity level */\r\n  tmpccer &= (uint32_t)~TIM_CCER_CC6P;\r\n  /* Set the Output Compare Polarity */\r\n  tmpccer |= (OC_Config->OCPolarity << 20U);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    /* Reset the Output Compare IDLE State */\r\n    tmpcr2 &= ~TIM_CR2_OIS6;\r\n    /* Set the Output Idle state */\r\n    tmpcr2 |= (OC_Config->OCIdleState << 10U);\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  TIMx->CR2 = tmpcr2;\r\n\r\n  /* Write to TIMx CCMR3 */\r\n  TIMx->CCMR3 = tmpccmrx;\r\n\r\n  /* Set the Capture Compare Register value */\r\n  TIMx->CCR6 = OC_Config->Pulse;\r\n\r\n  /* Write to TIMx CCER */\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Slave Timer configuration function\r\n  * @param  htim TIM handle\r\n  * @param  sSlaveConfig Slave timer configuration\r\n  * @retval None\r\n  */\r\nstatic HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,\r\n                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n\r\n  /* Get the TIMx SMCR register value */\r\n  tmpsmcr = htim->Instance->SMCR;\r\n\r\n  /* Reset the Trigger Selection Bits */\r\n  tmpsmcr &= ~TIM_SMCR_TS;\r\n  /* Set the Input Trigger source */\r\n  tmpsmcr |= sSlaveConfig->InputTrigger;\r\n\r\n  /* Reset the slave mode Bits */\r\n  tmpsmcr &= ~TIM_SMCR_SMS;\r\n  /* Set the slave mode */\r\n  tmpsmcr |= sSlaveConfig->SlaveMode;\r\n\r\n  /* Write to TIMx SMCR */\r\n  htim->Instance->SMCR = tmpsmcr;\r\n\r\n  /* Configure the trigger prescaler, filter, and polarity */\r\n  switch (sSlaveConfig->InputTrigger)\r\n  {\r\n    case TIM_TS_ETRF:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));\r\n      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));\r\n      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));\r\n      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));\r\n      /* Configure the ETR Trigger source */\r\n      TIM_ETR_SetConfig(htim->Instance,\r\n                        sSlaveConfig->TriggerPrescaler,\r\n                        sSlaveConfig->TriggerPolarity,\r\n                        sSlaveConfig->TriggerFilter);\r\n      break;\r\n    }\r\n\r\n    case TIM_TS_TI1F_ED:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));\r\n      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));\r\n\r\n      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \\\r\n          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))\r\n      {\r\n        return HAL_ERROR;\r\n      }\r\n\r\n      /* Disable the Channel 1: Reset the CC1E Bit */\r\n      tmpccer = htim->Instance->CCER;\r\n      htim->Instance->CCER &= ~TIM_CCER_CC1E;\r\n      tmpccmr1 = htim->Instance->CCMR1;\r\n\r\n      /* Set the filter */\r\n      tmpccmr1 &= ~TIM_CCMR1_IC1F;\r\n      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);\r\n\r\n      /* Write to TIMx CCMR1 and CCER registers */\r\n      htim->Instance->CCMR1 = tmpccmr1;\r\n      htim->Instance->CCER = tmpccer;\r\n      break;\r\n    }\r\n\r\n    case TIM_TS_TI1FP1:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));\r\n      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));\r\n      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));\r\n\r\n      /* Configure TI1 Filter and Polarity */\r\n      TIM_TI1_ConfigInputStage(htim->Instance,\r\n                               sSlaveConfig->TriggerPolarity,\r\n                               sSlaveConfig->TriggerFilter);\r\n      break;\r\n    }\r\n\r\n    case TIM_TS_TI2FP2:\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));\r\n      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));\r\n      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));\r\n\r\n      /* Configure TI2 Filter and Polarity */\r\n      TIM_TI2_ConfigInputStage(htim->Instance,\r\n                               sSlaveConfig->TriggerPolarity,\r\n                               sSlaveConfig->TriggerFilter);\r\n      break;\r\n    }\r\n\r\n    case TIM_TS_ITR0:\r\n    case TIM_TS_ITR1:\r\n    case TIM_TS_ITR2:\r\n    case TIM_TS_ITR3:\r\n#if defined (TIM5)\r\n    case TIM_TS_ITR4:\r\n#endif /* TIM5 */\r\n    case TIM_TS_ITR5:\r\n    case TIM_TS_ITR6:\r\n    case TIM_TS_ITR7:\r\n    case TIM_TS_ITR8:\r\n#if defined (TIM20)\r\n    case TIM_TS_ITR9:\r\n#endif /* TIM20 */\r\n#if defined (HRTIM1)\r\n    case TIM_TS_ITR10:\r\n#endif /* HRTIM1 */\r\n    case TIM_TS_ITR11:\r\n    {\r\n      /* Check the parameter */\r\n      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TI1 as Input.\r\n  * @param  TIMx to select the TIM peripheral.\r\n  * @param  TIM_ICPolarity The Input Polarity.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICPOLARITY_RISING\r\n  *            @arg TIM_ICPOLARITY_FALLING\r\n  *            @arg TIM_ICPOLARITY_BOTHEDGE\r\n  * @param  TIM_ICSelection specifies the input to be used.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1.\r\n  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2.\r\n  *            @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC.\r\n  * @param  TIM_ICFilter Specifies the Input Capture Filter.\r\n  *          This parameter must be a value between 0x00 and 0x0F.\r\n  * @retval None\r\n  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1\r\n  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be\r\n  *        protected against un-initialized filter and polarity values.\r\n  */\r\nvoid TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,\r\n                       uint32_t TIM_ICFilter)\r\n{\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n\r\n  /* Disable the Channel 1: Reset the CC1E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC1E;\r\n  tmpccmr1 = TIMx->CCMR1;\r\n  tmpccer = TIMx->CCER;\r\n\r\n  /* Select the Input */\r\n  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)\r\n  {\r\n    tmpccmr1 &= ~TIM_CCMR1_CC1S;\r\n    tmpccmr1 |= TIM_ICSelection;\r\n  }\r\n  else\r\n  {\r\n    tmpccmr1 |= TIM_CCMR1_CC1S_0;\r\n  }\r\n\r\n  /* Set the filter */\r\n  tmpccmr1 &= ~TIM_CCMR1_IC1F;\r\n  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);\r\n\r\n  /* Select the Polarity and set the CC1E Bit */\r\n  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);\r\n  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));\r\n\r\n  /* Write to TIMx CCMR1 and CCER registers */\r\n  TIMx->CCMR1 = tmpccmr1;\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the Polarity and Filter for TI1.\r\n  * @param  TIMx to select the TIM peripheral.\r\n  * @param  TIM_ICPolarity The Input Polarity.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICPOLARITY_RISING\r\n  *            @arg TIM_ICPOLARITY_FALLING\r\n  *            @arg TIM_ICPOLARITY_BOTHEDGE\r\n  * @param  TIM_ICFilter Specifies the Input Capture Filter.\r\n  *          This parameter must be a value between 0x00 and 0x0F.\r\n  * @retval None\r\n  */\r\nstatic void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)\r\n{\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n\r\n  /* Disable the Channel 1: Reset the CC1E Bit */\r\n  tmpccer = TIMx->CCER;\r\n  TIMx->CCER &= ~TIM_CCER_CC1E;\r\n  tmpccmr1 = TIMx->CCMR1;\r\n\r\n  /* Set the filter */\r\n  tmpccmr1 &= ~TIM_CCMR1_IC1F;\r\n  tmpccmr1 |= (TIM_ICFilter << 4U);\r\n\r\n  /* Select the Polarity and set the CC1E Bit */\r\n  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);\r\n  tmpccer |= TIM_ICPolarity;\r\n\r\n  /* Write to TIMx CCMR1 and CCER registers */\r\n  TIMx->CCMR1 = tmpccmr1;\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TI2 as Input.\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  TIM_ICPolarity The Input Polarity.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICPOLARITY_RISING\r\n  *            @arg TIM_ICPOLARITY_FALLING\r\n  *            @arg TIM_ICPOLARITY_BOTHEDGE\r\n  * @param  TIM_ICSelection specifies the input to be used.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2.\r\n  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1.\r\n  *            @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC.\r\n  * @param  TIM_ICFilter Specifies the Input Capture Filter.\r\n  *          This parameter must be a value between 0x00 and 0x0F.\r\n  * @retval None\r\n  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2\r\n  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be\r\n  *        protected against un-initialized filter and polarity values.\r\n  */\r\nstatic void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,\r\n                              uint32_t TIM_ICFilter)\r\n{\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n\r\n  /* Disable the Channel 2: Reset the CC2E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC2E;\r\n  tmpccmr1 = TIMx->CCMR1;\r\n  tmpccer = TIMx->CCER;\r\n\r\n  /* Select the Input */\r\n  tmpccmr1 &= ~TIM_CCMR1_CC2S;\r\n  tmpccmr1 |= (TIM_ICSelection << 8U);\r\n\r\n  /* Set the filter */\r\n  tmpccmr1 &= ~TIM_CCMR1_IC2F;\r\n  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);\r\n\r\n  /* Select the Polarity and set the CC2E Bit */\r\n  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);\r\n  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));\r\n\r\n  /* Write to TIMx CCMR1 and CCER registers */\r\n  TIMx->CCMR1 = tmpccmr1 ;\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the Polarity and Filter for TI2.\r\n  * @param  TIMx to select the TIM peripheral.\r\n  * @param  TIM_ICPolarity The Input Polarity.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICPOLARITY_RISING\r\n  *            @arg TIM_ICPOLARITY_FALLING\r\n  *            @arg TIM_ICPOLARITY_BOTHEDGE\r\n  * @param  TIM_ICFilter Specifies the Input Capture Filter.\r\n  *          This parameter must be a value between 0x00 and 0x0F.\r\n  * @retval None\r\n  */\r\nstatic void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)\r\n{\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n\r\n  /* Disable the Channel 2: Reset the CC2E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC2E;\r\n  tmpccmr1 = TIMx->CCMR1;\r\n  tmpccer = TIMx->CCER;\r\n\r\n  /* Set the filter */\r\n  tmpccmr1 &= ~TIM_CCMR1_IC2F;\r\n  tmpccmr1 |= (TIM_ICFilter << 12U);\r\n\r\n  /* Select the Polarity and set the CC2E Bit */\r\n  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);\r\n  tmpccer |= (TIM_ICPolarity << 4U);\r\n\r\n  /* Write to TIMx CCMR1 and CCER registers */\r\n  TIMx->CCMR1 = tmpccmr1 ;\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TI3 as Input.\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  TIM_ICPolarity The Input Polarity.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICPOLARITY_RISING\r\n  *            @arg TIM_ICPOLARITY_FALLING\r\n  *            @arg TIM_ICPOLARITY_BOTHEDGE\r\n  * @param  TIM_ICSelection specifies the input to be used.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3.\r\n  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4.\r\n  *            @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC.\r\n  * @param  TIM_ICFilter Specifies the Input Capture Filter.\r\n  *          This parameter must be a value between 0x00 and 0x0F.\r\n  * @retval None\r\n  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4\r\n  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be\r\n  *        protected against un-initialized filter and polarity values.\r\n  */\r\nstatic void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,\r\n                              uint32_t TIM_ICFilter)\r\n{\r\n  uint32_t tmpccmr2;\r\n  uint32_t tmpccer;\r\n\r\n  /* Disable the Channel 3: Reset the CC3E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC3E;\r\n  tmpccmr2 = TIMx->CCMR2;\r\n  tmpccer = TIMx->CCER;\r\n\r\n  /* Select the Input */\r\n  tmpccmr2 &= ~TIM_CCMR2_CC3S;\r\n  tmpccmr2 |= TIM_ICSelection;\r\n\r\n  /* Set the filter */\r\n  tmpccmr2 &= ~TIM_CCMR2_IC3F;\r\n  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);\r\n\r\n  /* Select the Polarity and set the CC3E Bit */\r\n  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);\r\n  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));\r\n\r\n  /* Write to TIMx CCMR2 and CCER registers */\r\n  TIMx->CCMR2 = tmpccmr2;\r\n  TIMx->CCER = tmpccer;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TI4 as Input.\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  TIM_ICPolarity The Input Polarity.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICPOLARITY_RISING\r\n  *            @arg TIM_ICPOLARITY_FALLING\r\n  *            @arg TIM_ICPOLARITY_BOTHEDGE\r\n  * @param  TIM_ICSelection specifies the input to be used.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4.\r\n  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3.\r\n  *            @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC.\r\n  * @param  TIM_ICFilter Specifies the Input Capture Filter.\r\n  *          This parameter must be a value between 0x00 and 0x0F.\r\n  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3\r\n  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be\r\n  *        protected against un-initialized filter and polarity values.\r\n  * @retval None\r\n  */\r\nstatic void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,\r\n                              uint32_t TIM_ICFilter)\r\n{\r\n  uint32_t tmpccmr2;\r\n  uint32_t tmpccer;\r\n\r\n  /* Disable the Channel 4: Reset the CC4E Bit */\r\n  TIMx->CCER &= ~TIM_CCER_CC4E;\r\n  tmpccmr2 = TIMx->CCMR2;\r\n  tmpccer = TIMx->CCER;\r\n\r\n  /* Select the Input */\r\n  tmpccmr2 &= ~TIM_CCMR2_CC4S;\r\n  tmpccmr2 |= (TIM_ICSelection << 8U);\r\n\r\n  /* Set the filter */\r\n  tmpccmr2 &= ~TIM_CCMR2_IC4F;\r\n  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);\r\n\r\n  /* Select the Polarity and set the CC4E Bit */\r\n  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);\r\n  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));\r\n\r\n  /* Write to TIMx CCMR2 and CCER registers */\r\n  TIMx->CCMR2 = tmpccmr2;\r\n  TIMx->CCER = tmpccer ;\r\n}\r\n\r\n/**\r\n  * @brief  Selects the Input Trigger source\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  InputTriggerSource The Input Trigger source.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_TS_ITR0: Internal Trigger 0\r\n  *            @arg TIM_TS_ITR1: Internal Trigger 1\r\n  *            @arg TIM_TS_ITR2: Internal Trigger 2\r\n  *            @arg TIM_TS_ITR3: Internal Trigger 3\r\n  *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector\r\n  *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1\r\n  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2\r\n  *            @arg TIM_TS_ETRF: External Trigger input\r\n  *            @arg TIM_TS_ITR4: Internal Trigger 4  (*)\r\n  *            @arg TIM_TS_ITR5: Internal Trigger 5\r\n  *            @arg TIM_TS_ITR6: Internal Trigger 6\r\n  *            @arg TIM_TS_ITR7: Internal Trigger 7\r\n  *            @arg TIM_TS_ITR8: Internal Trigger 8\r\n  *            @arg TIM_TS_ITR9: Internal Trigger 9   (*)\r\n  *            @arg TIM_TS_ITR10: Internal Trigger 10\r\n  *            @arg TIM_TS_ITR11: Internal Trigger 11\r\n  *\r\n  *       (*)  Value not defined in all devices.\r\n  *\r\n  * @retval None\r\n  */\r\nstatic void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Get the TIMx SMCR register value */\r\n  tmpsmcr = TIMx->SMCR;\r\n  /* Reset the TS Bits */\r\n  tmpsmcr &= ~TIM_SMCR_TS;\r\n  /* Set the Input Trigger source and the slave mode*/\r\n  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);\r\n  /* Write to TIMx SMCR */\r\n  TIMx->SMCR = tmpsmcr;\r\n}\r\n/**\r\n  * @brief  Configures the TIMx External Trigger (ETR).\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  TIM_ExtTRGPrescaler The external Trigger Prescaler.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF.\r\n  *            @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2.\r\n  *            @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4.\r\n  *            @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8.\r\n  * @param  TIM_ExtTRGPolarity The external Trigger Polarity.\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active.\r\n  *            @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active.\r\n  * @param  ExtTRGFilter External Trigger Filter.\r\n  *          This parameter must be a value between 0x00 and 0x0F\r\n  * @retval None\r\n  */\r\nvoid TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,\r\n                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  tmpsmcr = TIMx->SMCR;\r\n\r\n  /* Reset the ETR Bits */\r\n  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);\r\n\r\n  /* Set the Prescaler, the Filter value and the Polarity */\r\n  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));\r\n\r\n  /* Write to TIMx SMCR */\r\n  TIMx->SMCR = tmpsmcr;\r\n}\r\n\r\n/**\r\n  * @brief  Enables or disables the TIM Capture Compare Channel x.\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  Channel specifies the TIM Channel\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4\r\n  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected\r\n  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected\r\n  * @param  ChannelState specifies the TIM Channel CCxE bit new state.\r\n  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.\r\n  * @retval None\r\n  */\r\nvoid TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)\r\n{\r\n  uint32_t tmp;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC1_INSTANCE(TIMx));\r\n  assert_param(IS_TIM_CHANNELS(Channel));\r\n\r\n  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */\r\n\r\n  /* Reset the CCxE Bit */\r\n  TIMx->CCER &= ~tmp;\r\n\r\n  /* Set or reset the CCxE Bit */\r\n  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */\r\n}\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n/**\r\n  * @brief  Reset interrupt callbacks to the legacy weak callbacks.\r\n  * @param  htim pointer to a TIM_HandleTypeDef structure that contains\r\n  *                the configuration information for TIM module.\r\n  * @retval None\r\n  */\r\nvoid TIM_ResetCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Reset the TIM callback to the legacy weak callbacks */\r\n  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;\r\n  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;\r\n  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;\r\n  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;\r\n  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;\r\n  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;\r\n  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;\r\n  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;\r\n  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;\r\n  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;\r\n  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;\r\n  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;\r\n  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;\r\n  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;\r\n  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;\r\n  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;\r\n  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;\r\n  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;\r\n}\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_TIM_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n"},{"name":"stm32g4xx_hal_tim_ex.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_tim_ex.c\r\n  * @author  MCD Application Team\r\n  * @brief   TIM HAL module driver.\r\n  *          This file provides firmware functions to manage the following\r\n  *          functionalities of the Timer Extended peripheral:\r\n  *           + Time Hall Sensor Interface Initialization\r\n  *           + Time Hall Sensor Interface Start\r\n  *           + Time Complementary signal break and dead time configuration\r\n  *           + Time Master and Slave synchronization configuration\r\n  *           + Time Output Compare/PWM Channel Configuration (for channels 5 and 6)\r\n  *           + Time OCRef clear configuration\r\n  *           + Timer remapping capabilities configuration\r\n  *           + Timer encoder index configuration\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  @verbatim\r\n  ==============================================================================\r\n                      ##### TIMER Extended features #####\r\n  ==============================================================================\r\n  [..]\r\n    The Timer Extended features include:\r\n    (#) Complementary outputs with programmable dead-time for :\r\n        (++) Output Compare\r\n        (++) PWM generation (Edge and Center-aligned Mode)\r\n        (++) One-pulse mode output\r\n    (#) Synchronization circuit to control the timer with external signals and to\r\n        interconnect several timers together.\r\n    (#) Break input to put the timer output signals in reset state or in a known state.\r\n    (#) Supports incremental (quadrature) encoder and hall-sensor circuitry for\r\n        positioning purposes\r\n    (#) In case of Pulse on compare, configure pulse length and delay\r\n    (#) Encoder index configuration\r\n\r\n            ##### How to use this driver #####\r\n  ==============================================================================\r\n    [..]\r\n     (#) Initialize the TIM low level resources by implementing the following functions\r\n         depending on the selected feature:\r\n           (++) Hall Sensor output : HAL_TIMEx_HallSensor_MspInit()\r\n\r\n     (#) Initialize the TIM low level resources :\r\n        (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();\r\n        (##) TIM pins configuration\r\n            (+++) Enable the clock for the TIM GPIOs using the following function:\r\n              __HAL_RCC_GPIOx_CLK_ENABLE();\r\n            (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();\r\n\r\n     (#) The external Clock can be configured, if needed (the default clock is the\r\n         internal clock from the APBx), using the following function:\r\n         HAL_TIM_ConfigClockSource, the clock configuration should be done before\r\n         any start function.\r\n\r\n     (#) Configure the TIM in the desired functioning mode using one of the\r\n         initialization function of this driver:\r\n          (++) HAL_TIMEx_HallSensor_Init() and HAL_TIMEx_ConfigCommutEvent(): to use the\r\n               Timer Hall Sensor Interface and the commutation event with the corresponding\r\n               Interrupt and DMA request if needed (Note that One Timer is used to interface\r\n               with the Hall sensor Interface and another Timer should be used to use\r\n               the commutation event).\r\n     (#) In case of Pulse On Compare:\r\n           (++) HAL_TIMEx_OC_ConfigPulseOnCompare(): to configure pulse width and prescaler\r\n\r\n\r\n     (#) Activate the TIM peripheral using one of the start functions:\r\n           (++) Complementary Output Compare : HAL_TIMEx_OCN_Start(), HAL_TIMEx_OCN_Start_DMA(),\r\n                HAL_TIMEx_OCN_Start_IT()\r\n           (++) Complementary PWM generation : HAL_TIMEx_PWMN_Start(), HAL_TIMEx_PWMN_Start_DMA(),\r\n                HAL_TIMEx_PWMN_Start_IT()\r\n           (++) Complementary One-pulse mode output : HAL_TIMEx_OnePulseN_Start(), HAL_TIMEx_OnePulseN_Start_IT()\r\n           (++) Hall Sensor output : HAL_TIMEx_HallSensor_Start(), HAL_TIMEx_HallSensor_Start_DMA(),\r\n                HAL_TIMEx_HallSensor_Start_IT().\r\n\r\n  @endverbatim\r\n  ******************************************************************************\r\n  */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n\r\n/** @addtogroup STM32G4xx_HAL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @defgroup TIMEx TIMEx\r\n  * @brief TIM Extended HAL module driver\r\n  * @{\r\n  */\r\n\r\n#ifdef HAL_TIM_MODULE_ENABLED\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/** @defgroup TIMEx_Private_Constants TIM Extended Private Constants\r\n  * @{\r\n  */\r\n/* Timeout for break input rearm */\r\n#define TIM_BREAKINPUT_REARM_TIMEOUT    5UL /* 5 milliseconds */\r\n/**\r\n  * @}\r\n  */\r\n/* End of private constants --------------------------------------------------*/\r\n\r\n/* Private macros ------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private function prototypes -----------------------------------------------*/\r\nstatic void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma);\r\nstatic void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma);\r\nstatic void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState);\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @defgroup TIMEx_Exported_Functions TIM Extended Exported Functions\r\n  * @{\r\n  */\r\n\r\n/** @defgroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions\r\n  * @brief    Timer Hall Sensor functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                      ##### Timer Hall Sensor functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Initialize and configure TIM HAL Sensor.\r\n    (+) De-initialize TIM HAL Sensor.\r\n    (+) Start the Hall Sensor Interface.\r\n    (+) Stop the Hall Sensor Interface.\r\n    (+) Start the Hall Sensor Interface and enable interrupts.\r\n    (+) Stop the Hall Sensor Interface and disable interrupts.\r\n    (+) Start the Hall Sensor Interface and enable DMA transfers.\r\n    (+) Stop the Hall Sensor Interface and disable DMA transfers.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Initializes the TIM Hall Sensor Interface and initialize the associated handle.\r\n  * @note   When the timer instance is initialized in Hall Sensor Interface mode,\r\n  *         timer channels 1 and channel 2 are reserved and cannot be used for\r\n  *         other purpose.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @param  sConfig TIM Hall Sensor configuration structure\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)\r\n{\r\n  TIM_OC_InitTypeDef OC_Config;\r\n\r\n  /* Check the TIM handle allocation */\r\n  if (htim == NULL)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));\r\n  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));\r\n  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));\r\n  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));\r\n  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));\r\n  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));\r\n\r\n  if (htim->State == HAL_TIM_STATE_RESET)\r\n  {\r\n    /* Allocate lock resource and initialize it */\r\n    htim->Lock = HAL_UNLOCKED;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n    /* Reset interrupt callbacks to legacy week callbacks */\r\n    TIM_ResetCallback(htim);\r\n\r\n    if (htim->HallSensor_MspInitCallback == NULL)\r\n    {\r\n      htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit;\r\n    }\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC */\r\n    htim->HallSensor_MspInitCallback(htim);\r\n#else\r\n    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */\r\n    HAL_TIMEx_HallSensor_MspInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n  }\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Configure the Time base in the Encoder Mode */\r\n  TIM_Base_SetConfig(htim->Instance, &htim->Init);\r\n\r\n  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */\r\n  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);\r\n\r\n  /* Reset the IC1PSC Bits */\r\n  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;\r\n  /* Set the IC1PSC value */\r\n  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;\r\n\r\n  /* Enable the Hall sensor interface (XOR function of the three inputs) */\r\n  htim->Instance->CR2 |= TIM_CR2_TI1S;\r\n\r\n  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */\r\n  htim->Instance->SMCR &= ~TIM_SMCR_TS;\r\n  htim->Instance->SMCR |= TIM_TS_TI1F_ED;\r\n\r\n  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */\r\n  htim->Instance->SMCR &= ~TIM_SMCR_SMS;\r\n  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;\r\n\r\n  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/\r\n  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;\r\n  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;\r\n  OC_Config.OCMode = TIM_OCMODE_PWM2;\r\n  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;\r\n  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;\r\n  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;\r\n  OC_Config.Pulse = sConfig->Commutation_Delay;\r\n\r\n  TIM_OC2_SetConfig(htim->Instance, &OC_Config);\r\n\r\n  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2\r\n    register to 101 */\r\n  htim->Instance->CR2 &= ~TIM_CR2_MMS;\r\n  htim->Instance->CR2 |= TIM_TRGO_OC2REF;\r\n\r\n  /* Initialize the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;\r\n\r\n  /* Initialize the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Initialize the TIM state*/\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes the TIM Hall Sensor interface\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Disable the TIM Peripheral Clock */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  if (htim->HallSensor_MspDeInitCallback == NULL)\r\n  {\r\n    htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;\r\n  }\r\n  /* DeInit the low level hardware */\r\n  htim->HallSensor_MspDeInitCallback(htim);\r\n#else\r\n  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */\r\n  HAL_TIMEx_HallSensor_MspDeInit(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  /* Change the DMA burst operation state */\r\n  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;\r\n\r\n  /* Change the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);\r\n\r\n  /* Change TIM state */\r\n  htim->State = HAL_TIM_STATE_RESET;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the TIM Hall Sensor MSP.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  DeInitializes TIM Hall Sensor MSP.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Hall Sensor Interface.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)\r\n{\r\n  uint32_t tmpsmcr;\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Check the TIM channels state */\r\n  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the Input Capture channel 1\r\n  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,\r\n  TIM_CHANNEL_2 and TIM_CHANNEL_3) */\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Hall sensor Interface.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the Input Capture channels 1, 2 and 3\r\n  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,\r\n  TIM_CHANNEL_2 and TIM_CHANNEL_3) */\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)\r\n{\r\n  uint32_t tmpsmcr;\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Check the TIM channels state */\r\n  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the capture compare Interrupts 1 event */\r\n  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n\r\n  /* Enable the Input Capture channel 1\r\n  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,\r\n  TIM_CHANNEL_2 and TIM_CHANNEL_3) */\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Hall Sensor Interface in interrupt mode.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the Input Capture channel 1\r\n  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,\r\n  TIM_CHANNEL_2 and TIM_CHANNEL_3) */\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n\r\n  /* Disable the capture compare Interrupts event */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Hall Sensor Interface in DMA mode.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @param  pData The destination Buffer address.\r\n  * @param  Length The length of data to be transferred from TIM peripheral to memory.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)\r\n{\r\n  uint32_t tmpsmcr;\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Set the TIM channel state */\r\n  if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)\r\n      || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)\r\n           && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    if ((pData == NULL) && (Length > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Enable the Input Capture channel 1\r\n  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,\r\n  TIM_CHANNEL_2 and TIM_CHANNEL_3) */\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);\r\n\r\n  /* Set the DMA Input Capture 1 Callbacks */\r\n  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;\r\n  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;\r\n  /* Set the DMA error callback */\r\n  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;\r\n\r\n  /* Enable the DMA channel for Capture 1*/\r\n  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)\r\n  {\r\n    /* Return error status */\r\n    return HAL_ERROR;\r\n  }\r\n  /* Enable the capture compare 1 Interrupt */\r\n  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Hall Sensor Interface in DMA mode.\r\n  * @param  htim TIM Hall Sensor Interface handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  /* Disable the Input Capture channel 1\r\n  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,\r\n  TIM_CHANNEL_2 and TIM_CHANNEL_3) */\r\n  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);\r\n\r\n\r\n  /* Disable the capture compare Interrupts 1 event */\r\n  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);\r\n\r\n  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM channel state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions\r\n  *  @brief   Timer Complementary Output Compare functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n              ##### Timer Complementary Output Compare functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Start the Complementary Output Compare/PWM.\r\n    (+) Stop the Complementary Output Compare/PWM.\r\n    (+) Start the Complementary Output Compare/PWM and enable interrupts.\r\n    (+) Stop the Complementary Output Compare/PWM and disable interrupts.\r\n    (+) Start the Complementary Output Compare/PWM and enable DMA transfers.\r\n    (+) Stop the Complementary Output Compare/PWM and disable DMA transfers.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Starts the TIM Output Compare signal generation on the complementary\r\n  *         output.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM complementary channel state */\r\n  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM complementary channel state */\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the Capture compare channel N */\r\n  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);\r\n\r\n  /* Enable the Main Output */\r\n  __HAL_TIM_MOE_ENABLE(htim);\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Output Compare signal generation on the complementary\r\n  *         output.\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Disable the Capture compare channel N */\r\n  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);\r\n\r\n  /* Disable the Main Output */\r\n  __HAL_TIM_MOE_DISABLE(htim);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM complementary channel state */\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Output Compare signal generation in interrupt mode\r\n  *         on the complementary output.\r\n  * @param  htim TIM OC handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM complementary channel state */\r\n  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM complementary channel state */\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Enable the TIM Output Compare interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Enable the TIM Output Compare interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Enable the TIM Output Compare interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Enable the TIM Output Compare interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the TIM Break interrupt */\r\n    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);\r\n\r\n    /* Enable the Capture compare channel N */\r\n    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);\r\n\r\n    /* Enable the Main Output */\r\n    __HAL_TIM_MOE_ENABLE(htim);\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Output Compare signal generation in interrupt mode\r\n  *         on the complementary output.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpccer;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Output Compare interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Output Compare interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Output Compare interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Output Compare interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the Capture compare channel N */\r\n    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);\r\n\r\n    /* Disable the TIM Break interrupt (only if no more channel is active) */\r\n    tmpccer = htim->Instance->CCER;\r\n    if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE  | TIM_CCER_CC4NE)) == (uint32_t)RESET)\r\n    {\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);\r\n    }\r\n\r\n    /* Disable the Main Output */\r\n    __HAL_TIM_MOE_DISABLE(htim);\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM complementary channel state */\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM Output Compare signal generation in DMA mode\r\n  *         on the complementary output.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @param  pData The source Buffer address.\r\n  * @param  Length The length of data to be transferred from memory to TIM peripheral\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Set the TIM complementary channel state */\r\n  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    if ((pData == NULL) && (Length > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Output Compare DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Output Compare DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Output Compare DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseNCplt;\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAErrorCCxN ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Output Compare DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the Capture compare channel N */\r\n    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);\r\n\r\n    /* Enable the Main Output */\r\n    __HAL_TIM_MOE_ENABLE(htim);\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM Output Compare signal generation in DMA mode\r\n  *         on the complementary output.\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Output Compare DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Output Compare DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Output Compare DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Output Compare interrupt */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the Capture compare channel N */\r\n    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);\r\n\r\n    /* Disable the Main Output */\r\n    __HAL_TIM_MOE_DISABLE(htim);\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM complementary channel state */\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions\r\n  * @brief    Timer Complementary PWM functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                 ##### Timer Complementary PWM functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Start the Complementary PWM.\r\n    (+) Stop the Complementary PWM.\r\n    (+) Start the Complementary PWM and enable interrupts.\r\n    (+) Stop the Complementary PWM and disable interrupts.\r\n    (+) Start the Complementary PWM and enable DMA transfers.\r\n    (+) Stop the Complementary PWM and disable DMA transfers.\r\n    (+) Start the Complementary Input Capture measurement.\r\n    (+) Stop the Complementary Input Capture.\r\n    (+) Start the Complementary Input Capture and enable interrupts.\r\n    (+) Stop the Complementary Input Capture and disable interrupts.\r\n    (+) Start the Complementary Input Capture and enable DMA transfers.\r\n    (+) Stop the Complementary Input Capture and disable DMA transfers.\r\n    (+) Start the Complementary One Pulse generation.\r\n    (+) Stop the Complementary One Pulse.\r\n    (+) Start the Complementary One Pulse and enable interrupts.\r\n    (+) Stop the Complementary One Pulse and disable interrupts.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Starts the PWM signal generation on the complementary output.\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM complementary channel state */\r\n  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM complementary channel state */\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the complementary PWM output  */\r\n  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);\r\n\r\n  /* Enable the Main Output */\r\n  __HAL_TIM_MOE_ENABLE(htim);\r\n\r\n  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    __HAL_TIM_ENABLE(htim);\r\n  }\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the PWM signal generation on the complementary output.\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Disable the complementary PWM output  */\r\n  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);\r\n\r\n  /* Disable the Main Output */\r\n  __HAL_TIM_MOE_DISABLE(htim);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM complementary channel state */\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the PWM signal generation in interrupt mode on the\r\n  *         complementary output.\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Check the TIM complementary channel state */\r\n  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM complementary channel state */\r\n  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Enable the TIM Capture/Compare 1 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Enable the TIM Capture/Compare 2 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Enable the TIM Capture/Compare 3 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Enable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the TIM Break interrupt */\r\n    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);\r\n\r\n    /* Enable the complementary PWM output  */\r\n    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);\r\n\r\n    /* Enable the Main Output */\r\n    __HAL_TIM_MOE_ENABLE(htim);\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the PWM signal generation in interrupt mode on the\r\n  *         complementary output.\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpccer;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Capture/Compare 1 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Capture/Compare 2 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Capture/Compare 3 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Capture/Compare 4 interrupt */\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the complementary PWM output  */\r\n    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);\r\n\r\n    /* Disable the TIM Break interrupt (only if no more channel is active) */\r\n    tmpccer = htim->Instance->CCER;\r\n    if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE  | TIM_CCER_CC4NE)) == (uint32_t)RESET)\r\n    {\r\n      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);\r\n    }\r\n\r\n    /* Disable the Main Output */\r\n    __HAL_TIM_MOE_DISABLE(htim);\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM complementary channel state */\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM PWM signal generation in DMA mode on the\r\n  *         complementary output\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channel to be enabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @param  pData The source Buffer address.\r\n  * @param  Length The length of data to be transferred from memory to TIM peripheral\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  /* Set the TIM complementary channel state */\r\n  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)\r\n  {\r\n    return HAL_BUSY;\r\n  }\r\n  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)\r\n  {\r\n    if ((pData == NULL) && (Length > 0U))\r\n    {\r\n      return HAL_ERROR;\r\n    }\r\n    else\r\n    {\r\n      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 1 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 2 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 3 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Set the DMA compare callbacks */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseNCplt;\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;\r\n\r\n      /* Set the DMA error callback */\r\n      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAErrorCCxN ;\r\n\r\n      /* Enable the DMA channel */\r\n      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,\r\n                           Length) != HAL_OK)\r\n      {\r\n        /* Return error status */\r\n        return HAL_ERROR;\r\n      }\r\n      /* Enable the TIM Capture/Compare 4 DMA request */\r\n      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Enable the complementary PWM output  */\r\n    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);\r\n\r\n    /* Enable the Main Output */\r\n    __HAL_TIM_MOE_ENABLE(htim);\r\n\r\n    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */\r\n    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n    {\r\n      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;\r\n      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))\r\n      {\r\n        __HAL_TIM_ENABLE(htim);\r\n      }\r\n    }\r\n    else\r\n    {\r\n      __HAL_TIM_ENABLE(htim);\r\n    }\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM PWM signal generation in DMA mode on the complementary\r\n  *         output\r\n  * @param  htim TIM handle\r\n  * @param  Channel TIM Channel to be disabled\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n    {\r\n      /* Disable the TIM Capture/Compare 1 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_2:\r\n    {\r\n      /* Disable the TIM Capture/Compare 2 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_3:\r\n    {\r\n      /* Disable the TIM Capture/Compare 3 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);\r\n      break;\r\n    }\r\n\r\n    case TIM_CHANNEL_4:\r\n    {\r\n      /* Disable the TIM Capture/Compare 4 DMA request */\r\n      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);\r\n      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);\r\n      break;\r\n    }\r\n\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Disable the complementary PWM output */\r\n    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);\r\n\r\n    /* Disable the Main Output */\r\n    __HAL_TIM_MOE_DISABLE(htim);\r\n\r\n    /* Disable the Peripheral */\r\n    __HAL_TIM_DISABLE(htim);\r\n\r\n    /* Set the TIM complementary channel state */\r\n    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n\r\n  /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions\r\n  * @brief    Timer Complementary One Pulse functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                ##### Timer Complementary One Pulse functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n    (+) Start the Complementary One Pulse generation.\r\n    (+) Stop the Complementary One Pulse.\r\n    (+) Start the Complementary One Pulse and enable interrupts.\r\n    (+) Stop the Complementary One Pulse and disable interrupts.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Starts the TIM One Pulse signal generation on the complementary\r\n  *         output.\r\n  * @note OutputChannel must match the pulse output channel chosen when calling\r\n  *       @ref HAL_TIM_OnePulse_ConfigChannel().\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OutputChannel pulse output channel to enable\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)\r\n{\r\n  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));\r\n\r\n  /* Check the TIM channels state */\r\n  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the complementary One Pulse output channel and the Input Capture channel */\r\n  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);\r\n  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);\r\n\r\n  /* Enable the Main Output */\r\n  __HAL_TIM_MOE_ENABLE(htim);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM One Pulse signal generation on the complementary\r\n  *         output.\r\n  * @note OutputChannel must match the pulse output channel chosen when calling\r\n  *       @ref HAL_TIM_OnePulse_ConfigChannel().\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OutputChannel pulse output channel to disable\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)\r\n{\r\n  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));\r\n\r\n  /* Disable the complementary One Pulse output channel and the Input Capture channel */\r\n  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);\r\n  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);\r\n\r\n  /* Disable the Main Output */\r\n  __HAL_TIM_MOE_DISABLE(htim);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM  channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Starts the TIM One Pulse signal generation in interrupt mode on the\r\n  *         complementary channel.\r\n  * @note OutputChannel must match the pulse output channel chosen when calling\r\n  *       @ref HAL_TIM_OnePulse_ConfigChannel().\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OutputChannel pulse output channel to enable\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)\r\n{\r\n  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;\r\n  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);\r\n  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));\r\n\r\n  /* Check the TIM channels state */\r\n  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)\r\n      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))\r\n  {\r\n    return HAL_ERROR;\r\n  }\r\n\r\n  /* Set the TIM channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);\r\n\r\n  /* Enable the TIM Capture/Compare 1 interrupt */\r\n  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);\r\n\r\n  /* Enable the TIM Capture/Compare 2 interrupt */\r\n  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);\r\n\r\n  /* Enable the complementary One Pulse output channel and the Input Capture channel */\r\n  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);\r\n  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);\r\n\r\n  /* Enable the Main Output */\r\n  __HAL_TIM_MOE_ENABLE(htim);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Stops the TIM One Pulse signal generation in interrupt mode on the\r\n  *         complementary channel.\r\n  * @note OutputChannel must match the pulse output channel chosen when calling\r\n  *       @ref HAL_TIM_OnePulse_ConfigChannel().\r\n  * @param  htim TIM One Pulse handle\r\n  * @param  OutputChannel pulse output channel to disable\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)\r\n{\r\n  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));\r\n\r\n  /* Disable the TIM Capture/Compare 1 interrupt */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);\r\n\r\n  /* Disable the TIM Capture/Compare 2 interrupt */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);\r\n\r\n  /* Disable the complementary One Pulse output channel and the Input Capture channel */\r\n  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);\r\n  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);\r\n\r\n  /* Disable the Main Output */\r\n  __HAL_TIM_MOE_DISABLE(htim);\r\n\r\n  /* Disable the Peripheral */\r\n  __HAL_TIM_DISABLE(htim);\r\n\r\n  /* Set the TIM  channels state */\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n\r\n  /* Return function status */\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions\r\n  * @brief    Peripheral Control functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                    ##### Peripheral Control functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides functions allowing to:\r\n      (+) Configure the commutation event in case of use of the Hall sensor interface.\r\n      (+) Configure Output channels for OC and PWM mode.\r\n\r\n      (+) Configure Complementary channels, break features and dead time.\r\n      (+) Configure Master synchronization.\r\n      (+) Configure timer remapping capabilities.\r\n      (+) Select timer input source.\r\n      (+) Enable or disable channel grouping.\r\n      (+) Configure Pulse on compare.\r\n      (+) Configure Encoder index.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Configure the TIM commutation event sequence.\r\n  * @note  This function is mandatory to use the commutation event in order to\r\n  *        update the configuration at each commutation detection on the TRGI input of the Timer,\r\n  *        the typical use of this feature is with the use of another Timer(interface Timer)\r\n  *        configured in Hall sensor interface, this interface Timer will generate the\r\n  *        commutation at its TRGO output (connected to Timer used in this function) each time\r\n  *        the TI1 of the Interface Timer detect a commutation at its input TI1.\r\n  * @param  htim TIM handle\r\n  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_TS_ITR0: Internal trigger 0 selected\r\n  *            @arg TIM_TS_ITR1: Internal trigger 1 selected\r\n  *            @arg TIM_TS_ITR2: Internal trigger 2 selected\r\n  *            @arg TIM_TS_ITR3: Internal trigger 3 selected\r\n  *            @arg TIM_TS_ITR4: Internal trigger 4 selected   (*)\r\n  *            @arg TIM_TS_ITR5: Internal trigger 5 selected\r\n  *            @arg TIM_TS_ITR6: Internal trigger 6 selected\r\n  *            @arg TIM_TS_ITR7: Internal trigger 7 selected\r\n  *            @arg TIM_TS_ITR8: Internal trigger 8 selected\r\n  *            @arg TIM_TS_ITR9: Internal trigger 9 selected   (*)\r\n  *            @arg TIM_TS_ITR10: Internal trigger 10 selected\r\n  *            @arg TIM_TS_ITR11: Internal trigger 11 selected\r\n  *            @arg TIM_TS_NONE: No trigger is needed\r\n  *\r\n  *         (*)  Value not defined in all devices.\r\n  *\r\n  * @param  CommutationSource the Commutation Event source\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer\r\n  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,\r\n                                              uint32_t  CommutationSource)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE(htim->Instance, InputTrigger));\r\n\r\n  __HAL_LOCK(htim);\r\n\r\n#if defined(TIM5) && defined(TIM20)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR4)  || (InputTrigger == TIM_TS_ITR5) ||\r\n      (InputTrigger == TIM_TS_ITR6)  || (InputTrigger == TIM_TS_ITR7) ||\r\n      (InputTrigger == TIM_TS_ITR8)  || (InputTrigger == TIM_TS_ITR9) ||\r\n      (InputTrigger == TIM_TS_ITR10) || (InputTrigger == TIM_TS_ITR11))\r\n#elif defined(TIM5)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR4)  || (InputTrigger == TIM_TS_ITR5) ||\r\n      (InputTrigger == TIM_TS_ITR6)  || (InputTrigger == TIM_TS_ITR7) ||\r\n      (InputTrigger == TIM_TS_ITR8)  || (InputTrigger == TIM_TS_ITR11))\r\n#elif defined(TIM20)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR5)  || (InputTrigger == TIM_TS_ITR6) ||\r\n      (InputTrigger == TIM_TS_ITR7)  || (InputTrigger == TIM_TS_ITR8) ||\r\n      (InputTrigger == TIM_TS_ITR9)  || (InputTrigger == TIM_TS_ITR11))\r\n#else\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR5)  || (InputTrigger == TIM_TS_ITR6) ||\r\n      (InputTrigger == TIM_TS_ITR7)  || (InputTrigger == TIM_TS_ITR8) ||\r\n      (InputTrigger == TIM_TS_ITR11))\r\n#endif /* TIM5 && TIM20 */\r\n  {\r\n    /* Select the Input trigger */\r\n    htim->Instance->SMCR &= ~TIM_SMCR_TS;\r\n    htim->Instance->SMCR |= InputTrigger;\r\n  }\r\n\r\n  /* Select the Capture Compare preload feature */\r\n  htim->Instance->CR2 |= TIM_CR2_CCPC;\r\n  /* Select the Commutation event source */\r\n  htim->Instance->CR2 &= ~TIM_CR2_CCUS;\r\n  htim->Instance->CR2 |= CommutationSource;\r\n\r\n  /* Disable Commutation Interrupt */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);\r\n\r\n  /* Disable Commutation DMA request */\r\n  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIM commutation event sequence with interrupt.\r\n  * @note  This function is mandatory to use the commutation event in order to\r\n  *        update the configuration at each commutation detection on the TRGI input of the Timer,\r\n  *        the typical use of this feature is with the use of another Timer(interface Timer)\r\n  *        configured in Hall sensor interface, this interface Timer will generate the\r\n  *        commutation at its TRGO output (connected to Timer used in this function) each time\r\n  *        the TI1 of the Interface Timer detect a commutation at its input TI1.\r\n  * @param  htim TIM handle\r\n  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_TS_ITR0: Internal trigger 0 selected\r\n  *            @arg TIM_TS_ITR1: Internal trigger 1 selected\r\n  *            @arg TIM_TS_ITR2: Internal trigger 2 selected\r\n  *            @arg TIM_TS_ITR3: Internal trigger 3 selected\r\n  *            @arg TIM_TS_ITR4: Internal trigger 4 selected   (*)\r\n  *            @arg TIM_TS_ITR5: Internal trigger 5 selected\r\n  *            @arg TIM_TS_ITR6: Internal trigger 6 selected\r\n  *            @arg TIM_TS_ITR7: Internal trigger 7 selected\r\n  *            @arg TIM_TS_ITR8: Internal trigger 8 selected\r\n  *            @arg TIM_TS_ITR9: Internal trigger 9 selected   (*)\r\n  *            @arg TIM_TS_ITR10: Internal trigger 10 selected\r\n  *            @arg TIM_TS_ITR11: Internal trigger 11 selected\r\n  *            @arg TIM_TS_NONE: No trigger is needed\r\n  *\r\n  *         (*)  Value not defined in all devices.\r\n  *\r\n  * @param  CommutationSource the Commutation Event source\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer\r\n  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,\r\n                                                 uint32_t  CommutationSource)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE(htim->Instance, InputTrigger));\r\n\r\n  __HAL_LOCK(htim);\r\n\r\n#if defined(TIM5) && defined(TIM20)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR4)  || (InputTrigger == TIM_TS_ITR5) ||\r\n      (InputTrigger == TIM_TS_ITR6)  || (InputTrigger == TIM_TS_ITR7) ||\r\n      (InputTrigger == TIM_TS_ITR8)  || (InputTrigger == TIM_TS_ITR9) ||\r\n      (InputTrigger == TIM_TS_ITR10) || (InputTrigger == TIM_TS_ITR11))\r\n#elif defined(TIM5)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR4)  || (InputTrigger == TIM_TS_ITR5) ||\r\n      (InputTrigger == TIM_TS_ITR6)  || (InputTrigger == TIM_TS_ITR7) ||\r\n      (InputTrigger == TIM_TS_ITR8)  || (InputTrigger == TIM_TS_ITR11))\r\n#elif defined(TIM20)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR5)  || (InputTrigger == TIM_TS_ITR6) ||\r\n      (InputTrigger == TIM_TS_ITR7)  || (InputTrigger == TIM_TS_ITR8) ||\r\n      (InputTrigger == TIM_TS_ITR9)  || (InputTrigger == TIM_TS_ITR11))\r\n#else\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR5)  || (InputTrigger == TIM_TS_ITR6) ||\r\n      (InputTrigger == TIM_TS_ITR7)  || (InputTrigger == TIM_TS_ITR8) ||\r\n      (InputTrigger == TIM_TS_ITR11))\r\n#endif /* TIM5 && TIM20 */\r\n  {\r\n    /* Select the Input trigger */\r\n    htim->Instance->SMCR &= ~TIM_SMCR_TS;\r\n    htim->Instance->SMCR |= InputTrigger;\r\n  }\r\n\r\n  /* Select the Capture Compare preload feature */\r\n  htim->Instance->CR2 |= TIM_CR2_CCPC;\r\n  /* Select the Commutation event source */\r\n  htim->Instance->CR2 &= ~TIM_CR2_CCUS;\r\n  htim->Instance->CR2 |= CommutationSource;\r\n\r\n  /* Disable Commutation DMA request */\r\n  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);\r\n\r\n  /* Enable the Commutation Interrupt */\r\n  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIM commutation event sequence with DMA.\r\n  * @note  This function is mandatory to use the commutation event in order to\r\n  *        update the configuration at each commutation detection on the TRGI input of the Timer,\r\n  *        the typical use of this feature is with the use of another Timer(interface Timer)\r\n  *        configured in Hall sensor interface, this interface Timer will generate the\r\n  *        commutation at its TRGO output (connected to Timer used in this function) each time\r\n  *        the TI1 of the Interface Timer detect a commutation at its input TI1.\r\n  * @note  The user should configure the DMA in his own software, in This function only the COMDE bit is set\r\n  * @param  htim TIM handle\r\n  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_TS_ITR0: Internal trigger 0 selected\r\n  *            @arg TIM_TS_ITR1: Internal trigger 1 selected\r\n  *            @arg TIM_TS_ITR2: Internal trigger 2 selected\r\n  *            @arg TIM_TS_ITR3: Internal trigger 3 selected\r\n  *            @arg TIM_TS_ITR4: Internal trigger 4 selected   (*)\r\n  *            @arg TIM_TS_ITR5: Internal trigger 5 selected\r\n  *            @arg TIM_TS_ITR6: Internal trigger 6 selected\r\n  *            @arg TIM_TS_ITR7: Internal trigger 7 selected\r\n  *            @arg TIM_TS_ITR8: Internal trigger 8 selected\r\n  *            @arg TIM_TS_ITR9: Internal trigger 9 selected   (*)\r\n  *            @arg TIM_TS_ITR10: Internal trigger 10 selected\r\n  *            @arg TIM_TS_ITR11: Internal trigger 11 selected\r\n  *            @arg TIM_TS_NONE: No trigger is needed\r\n  *\r\n  *         (*)  Value not defined in all devices.\r\n  *\r\n  * @param  CommutationSource the Commutation Event source\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer\r\n  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,\r\n                                                  uint32_t  CommutationSource)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE(htim->Instance, InputTrigger));\r\n\r\n  __HAL_LOCK(htim);\r\n\r\n#if defined(TIM5) && defined(TIM20)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR4)  || (InputTrigger == TIM_TS_ITR5) ||\r\n      (InputTrigger == TIM_TS_ITR6)  || (InputTrigger == TIM_TS_ITR7) ||\r\n      (InputTrigger == TIM_TS_ITR8)  || (InputTrigger == TIM_TS_ITR9) ||\r\n      (InputTrigger == TIM_TS_ITR10) || (InputTrigger == TIM_TS_ITR11))\r\n#elif defined(TIM5)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR4)  || (InputTrigger == TIM_TS_ITR5) ||\r\n      (InputTrigger == TIM_TS_ITR6)  || (InputTrigger == TIM_TS_ITR7) ||\r\n      (InputTrigger == TIM_TS_ITR8)  || (InputTrigger == TIM_TS_ITR11))\r\n#elif defined(TIM20)\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR5)  || (InputTrigger == TIM_TS_ITR6) ||\r\n      (InputTrigger == TIM_TS_ITR7)  || (InputTrigger == TIM_TS_ITR8) ||\r\n      (InputTrigger == TIM_TS_ITR9)  || (InputTrigger == TIM_TS_ITR11))\r\n#else\r\n  if ((InputTrigger == TIM_TS_ITR0)  || (InputTrigger == TIM_TS_ITR1) ||\r\n      (InputTrigger == TIM_TS_ITR2)  || (InputTrigger == TIM_TS_ITR3) ||\r\n      (InputTrigger == TIM_TS_ITR5)  || (InputTrigger == TIM_TS_ITR6) ||\r\n      (InputTrigger == TIM_TS_ITR7)  || (InputTrigger == TIM_TS_ITR8) ||\r\n      (InputTrigger == TIM_TS_ITR11))\r\n#endif /* TIM5 && TIM20 */\r\n  {\r\n    /* Select the Input trigger */\r\n    htim->Instance->SMCR &= ~TIM_SMCR_TS;\r\n    htim->Instance->SMCR |= InputTrigger;\r\n  }\r\n\r\n  /* Select the Capture Compare preload feature */\r\n  htim->Instance->CR2 |= TIM_CR2_CCPC;\r\n  /* Select the Commutation event source */\r\n  htim->Instance->CR2 &= ~TIM_CR2_CCUS;\r\n  htim->Instance->CR2 |= CommutationSource;\r\n\r\n  /* Enable the Commutation DMA Request */\r\n  /* Set the DMA Commutation Callback */\r\n  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;\r\n  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;\r\n  /* Set the DMA error callback */\r\n  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;\r\n\r\n  /* Disable Commutation Interrupt */\r\n  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);\r\n\r\n  /* Enable the Commutation DMA Request */\r\n  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configures the TIM in master mode.\r\n  * @param  htim TIM handle.\r\n  * @param  sMasterConfig pointer to a TIM_MasterConfigTypeDef structure that\r\n  *         contains the selected trigger output (TRGO) and the Master/Slave\r\n  *         mode.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,\r\n                                                        TIM_MasterConfigTypeDef *sMasterConfig)\r\n{\r\n  uint32_t tmpcr2;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));\r\n  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));\r\n\r\n  /* Check input state */\r\n  __HAL_LOCK(htim);\r\n\r\n  /* Change the handler state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 = htim->Instance->CR2;\r\n\r\n  /* Get the TIMx SMCR register value */\r\n  tmpsmcr = htim->Instance->SMCR;\r\n\r\n  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */\r\n  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));\r\n\r\n    /* Clear the MMS2 bits */\r\n    tmpcr2 &= ~TIM_CR2_MMS2;\r\n    /* Select the TRGO2 source*/\r\n    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;\r\n  }\r\n\r\n  /* Reset the MMS Bits */\r\n  tmpcr2 &= ~TIM_CR2_MMS;\r\n  /* Select the TRGO source */\r\n  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;\r\n\r\n  /* Update TIMx CR2 */\r\n  htim->Instance->CR2 = tmpcr2;\r\n\r\n  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))\r\n  {\r\n    /* Reset the MSM Bit */\r\n    tmpsmcr &= ~TIM_SMCR_MSM;\r\n    /* Set master mode */\r\n    tmpsmcr |= sMasterConfig->MasterSlaveMode;\r\n\r\n    /* Update TIMx SMCR */\r\n    htim->Instance->SMCR = tmpsmcr;\r\n  }\r\n\r\n  /* Change the htim state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State\r\n  *         and the AOE(automatic output enable).\r\n  * @param  htim TIM handle\r\n  * @param  sBreakDeadTimeConfig pointer to a TIM_ConfigBreakDeadConfigTypeDef structure that\r\n  *         contains the BDTR Register configuration  information for the TIM peripheral.\r\n  * @note   Interrupts can be generated when an active level is detected on the\r\n  *         break input, the break 2 input or the system break input. Break\r\n  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,\r\n                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)\r\n{\r\n  /* Keep this variable initialized to 0 as it is used to configure BDTR register */\r\n  uint32_t tmpbdtr = 0U;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));\r\n  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));\r\n  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));\r\n  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));\r\n  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));\r\n  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));\r\n  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));\r\n  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));\r\n\r\n  /* Check input state */\r\n  __HAL_LOCK(htim);\r\n\r\n  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,\r\n     the OSSI State, the dead time value and the Automatic Output Enable Bit */\r\n\r\n  /* Set the BDTR bits */\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));\r\n\r\n  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));\r\n\r\n    /* Set BREAK AF mode */\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);\r\n  }\r\n\r\n  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))\r\n  {\r\n    /* Check the parameters */\r\n    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));\r\n    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));\r\n    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));\r\n\r\n    /* Set the BREAK2 input related BDTR bits */\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);\r\n\r\n    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))\r\n    {\r\n      /* Check the parameters */\r\n      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));\r\n\r\n      /* Set BREAK2 AF mode */\r\n      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);\r\n    }\r\n  }\r\n\r\n  /* Set TIMx_BDTR */\r\n  htim->Instance->BDTR = tmpbdtr;\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configures the break input source.\r\n  * @param  htim TIM handle.\r\n  * @param  BreakInput Break input to configure\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_BREAKINPUT_BRK: Timer break input\r\n  *            @arg TIM_BREAKINPUT_BRK2: Timer break 2 input\r\n  * @param  sBreakInputConfig Break input source configuration\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,\r\n                                             uint32_t BreakInput,\r\n                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)\r\n\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmporx;\r\n  uint32_t bkin_enable_mask;\r\n  uint32_t bkin_polarity_mask;\r\n  uint32_t bkin_enable_bitpos;\r\n  uint32_t bkin_polarity_bitpos;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_BREAKINPUT(BreakInput));\r\n  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));\r\n  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));\r\n  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));\r\n\r\n  /* Check input state */\r\n  __HAL_LOCK(htim);\r\n\r\n  switch (sBreakInputConfig->Source)\r\n  {\r\n    case TIM_BREAKINPUTSOURCE_BKIN:\r\n    {\r\n      bkin_enable_mask = TIM1_AF1_BKINE;\r\n      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;\r\n      bkin_polarity_mask = TIM1_AF1_BKINP;\r\n      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;\r\n      break;\r\n    }\r\n    case TIM_BREAKINPUTSOURCE_COMP1:\r\n    {\r\n      bkin_enable_mask = TIM1_AF1_BKCMP1E;\r\n      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;\r\n      bkin_polarity_mask = TIM1_AF1_BKCMP1P;\r\n      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;\r\n      break;\r\n    }\r\n    case TIM_BREAKINPUTSOURCE_COMP2:\r\n    {\r\n      bkin_enable_mask = TIM1_AF1_BKCMP2E;\r\n      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;\r\n      bkin_polarity_mask = TIM1_AF1_BKCMP2P;\r\n      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;\r\n      break;\r\n    }\r\n    case TIM_BREAKINPUTSOURCE_COMP3:\r\n    {\r\n      bkin_enable_mask = TIM1_AF1_BKCMP3E;\r\n      bkin_enable_bitpos = TIM1_AF1_BKCMP3E_Pos;\r\n      bkin_polarity_mask = TIM1_AF1_BKCMP3P;\r\n      bkin_polarity_bitpos = TIM1_AF1_BKCMP3P_Pos;\r\n      break;\r\n    }\r\n    case TIM_BREAKINPUTSOURCE_COMP4:\r\n    {\r\n      bkin_enable_mask = TIM1_AF1_BKCMP4E;\r\n      bkin_enable_bitpos = TIM1_AF1_BKCMP4E_Pos;\r\n      bkin_polarity_mask = TIM1_AF1_BKCMP4P;\r\n      bkin_polarity_bitpos = TIM1_AF1_BKCMP4P_Pos;\r\n      break;\r\n    }\r\n#if defined (COMP5)\r\n    case TIM_BREAKINPUTSOURCE_COMP5:\r\n    {\r\n      bkin_enable_mask = TIM1_AF1_BKCMP5E;\r\n      bkin_enable_bitpos = TIM1_AF1_BKCMP5E_Pos;\r\n      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */\r\n      bkin_polarity_mask = 0U;\r\n      bkin_polarity_bitpos = 0U;\r\n      break;\r\n    }\r\n#endif /* COMP5 */\r\n#if defined (COMP6)\r\n    case TIM_BREAKINPUTSOURCE_COMP6:\r\n    {\r\n      bkin_enable_mask = TIM1_AF1_BKCMP6E;\r\n      bkin_enable_bitpos = TIM1_AF1_BKCMP6E_Pos;\r\n      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */\r\n      bkin_polarity_mask = 0U;\r\n      bkin_polarity_bitpos = 0U;\r\n      break;\r\n    }\r\n#endif /* COMP7 */\r\n#if defined (COMP7)\r\n    case TIM_BREAKINPUTSOURCE_COMP7:\r\n    {\r\n      bkin_enable_mask = TIM1_AF1_BKCMP7E;\r\n      bkin_enable_bitpos = TIM1_AF1_BKCMP7E_Pos;\r\n      /* No palarity bit for this COMP. Variable bkin_polarity_mask keeps its default value 0 */\r\n      bkin_polarity_mask = 0U;\r\n      bkin_polarity_bitpos = 0U;\r\n      break;\r\n    }\r\n#endif /* COMP7 */\r\n\r\n    default:\r\n    {\r\n      bkin_enable_mask = 0U;\r\n      bkin_polarity_mask = 0U;\r\n      bkin_enable_bitpos = 0U;\r\n      bkin_polarity_bitpos = 0U;\r\n      break;\r\n    }\r\n  }\r\n\r\n  switch (BreakInput)\r\n  {\r\n    case TIM_BREAKINPUT_BRK:\r\n    {\r\n      /* Get the TIMx_AF1 register value */\r\n      tmporx = htim->Instance->AF1;\r\n\r\n      /* Enable the break input */\r\n      tmporx &= ~bkin_enable_mask;\r\n      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;\r\n\r\n      /* Set the break input polarity */\r\n      tmporx &= ~bkin_polarity_mask;\r\n      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;\r\n\r\n      /* Set TIMx_AF1 */\r\n      htim->Instance->AF1 = tmporx;\r\n      break;\r\n    }\r\n    case TIM_BREAKINPUT_BRK2:\r\n    {\r\n      /* Get the TIMx_AF2 register value */\r\n      tmporx = htim->Instance->AF2;\r\n\r\n      /* Enable the break input */\r\n      tmporx &= ~bkin_enable_mask;\r\n      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;\r\n\r\n      /* Set the break input polarity */\r\n      tmporx &= ~bkin_polarity_mask;\r\n      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;\r\n\r\n      /* Set TIMx_AF2 */\r\n      htim->Instance->AF2 = tmporx;\r\n      break;\r\n    }\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Configures the TIMx Remapping input capabilities.\r\n  * @param  htim TIM handle.\r\n  * @param  Remap specifies the TIM remapping source.\r\n  *         For TIM1, the parameter can take one of the following values:\r\n  *            @arg TIM_TIM1_ETR_GPIO           TIM1 ETR is connected to GPIO\r\n  *            @arg TIM_TIM1_ETR_COMP1          TIM1 ETR is connected to COMP1 output\r\n  *            @arg TIM_TIM1_ETR_COMP2          TIM1 ETR is connected to COMP2 output\r\n  *            @arg TIM_TIM1_ETR_COMP3          TIM1 ETR is connected to COMP3 output\r\n  *            @arg TIM_TIM1_ETR_COMP4          TIM1 ETR is connected to COMP4 output\r\n  *            @arg TIM_TIM1_ETR_COMP5          TIM1 ETR is connected to COMP5 output    (*)\r\n  *            @arg TIM_TIM1_ETR_COMP6          TIM1 ETR is connected to COMP6 output    (*)\r\n  *            @arg TIM_TIM1_ETR_COMP7          TIM1 ETR is connected to COMP7 output    (*)\r\n  *            @arg TIM_TIM1_ETR_ADC1_AWD1      TIM1 ETR is connected to ADC1 AWD1\r\n  *            @arg TIM_TIM1_ETR_ADC1_AWD2      TIM1 ETR is connected to ADC1 AWD2\r\n  *            @arg TIM_TIM1_ETR_ADC1_AWD3      TIM1 ETR is connected to ADC1 AWD3\r\n  *            @arg TIM_TIM1_ETR_ADC4_AWD1      TIM1 ETR is connected to ADC4 AWD1       (*)\r\n  *            @arg TIM_TIM1_ETR_ADC4_AWD2      TIM1 ETR is connected to ADC4 AWD2       (*)\r\n  *            @arg TIM_TIM1_ETR_ADC4_AWD3      TIM1 ETR is connected to ADC4 AWD3       (*)\r\n  *\r\n  *         For TIM2, the parameter can take one of the following values:\r\n  *            @arg TIM_TIM2_ETR_GPIO           TIM2 ETR is connected to GPIO\r\n  *            @arg TIM_TIM2_ETR_COMP1          TIM2 ETR is connected to COMP1 output\r\n  *            @arg TIM_TIM2_ETR_COMP2          TIM2 ETR is connected to COMP2 output\r\n  *            @arg TIM_TIM2_ETR_COMP3          TIM2 ETR is connected to COMP3 output\r\n  *            @arg TIM_TIM2_ETR_COMP4          TIM2 ETR is connected to COMP4 output\r\n  *            @arg TIM_TIM2_ETR_COMP5          TIM2 ETR is connected to COMP5 output    (*)\r\n  *            @arg TIM_TIM2_ETR_COMP6          TIM2 ETR is connected to COMP6 output    (*)\r\n  *            @arg TIM_TIM2_ETR_COMP7          TIM2 ETR is connected to COMP7 output    (*)\r\n  *            @arg TIM_TIM2_ETR_TIM3_ETR       TIM2 ETR is connected to TIM3 ETR pin\r\n  *            @arg TIM_TIM2_ETR_TIM4_ETR       TIM2 ETR is connected to TIM4 ETR pin\r\n  *            @arg TIM_TIM2_ETR_TIM5_ETR       TIM2 ETR is connected to TIM5 ETR pin    (*)\r\n  *            @arg TIM_TIM2_ETR_LSE\r\n  *\r\n  *         For TIM3, the parameter can take one of the following values:\r\n  *            @arg TIM_TIM3_ETR_GPIO           TIM3 ETR is connected to GPIO\r\n  *            @arg TIM_TIM3_ETR_COMP1          TIM3 ETR is connected to COMP1 output\r\n  *            @arg TIM_TIM3_ETR_COMP2          TIM3 ETR is connected to COMP2 output\r\n  *            @arg TIM_TIM3_ETR_COMP3          TIM3 ETR is connected to COMP3 output\r\n  *            @arg TIM_TIM3_ETR_COMP4          TIM3 ETR is connected to COMP4 output\r\n  *            @arg TIM_TIM3_ETR_COMP5          TIM3 ETR is connected to COMP5 output    (*)\r\n  *            @arg TIM_TIM3_ETR_COMP6          TIM3 ETR is connected to COMP6 output    (*)\r\n  *            @arg TIM_TIM3_ETR_COMP7          TIM3 ETR is connected to COMP7 output    (*)\r\n  *            @arg TIM_TIM3_ETR_TIM2_ETR       TIM3 ETR is connected to TIM2 ETR pin\r\n  *            @arg TIM_TIM3_ETR_TIM4_ETR       TIM3 ETR is connected to TIM4 ETR pin\r\n  *            @arg TIM_TIM3_ETR_ADC2_AWD1      TIM3 ETR is connected to ADC2 AWD1\r\n  *            @arg TIM_TIM3_ETR_ADC2_AWD2      TIM3 ETR is connected to ADC2 AWD2\r\n  *            @arg TIM_TIM3_ETR_ADC2_AWD3      TIM3 ETR is connected to ADC2 AWD3\r\n  *\r\n  *         For TIM4, the parameter can take one of the following values:\r\n  *            @arg TIM_TIM4_ETR_GPIO           TIM4 ETR is connected to GPIO\r\n  *            @arg TIM_TIM4_ETR_COMP1          TIM4 ETR is connected to COMP1 output\r\n  *            @arg TIM_TIM4_ETR_COMP2          TIM4 ETR is connected to COMP2 output\r\n  *            @arg TIM_TIM4_ETR_COMP3          TIM4 ETR is connected to COMP3 output\r\n  *            @arg TIM_TIM4_ETR_COMP4          TIM4 ETR is connected to COMP4 output\r\n  *            @arg TIM_TIM4_ETR_COMP5          TIM4 ETR is connected to COMP5 output    (*)\r\n  *            @arg TIM_TIM4_ETR_COMP6          TIM4 ETR is connected to COMP6 output    (*)\r\n  *            @arg TIM_TIM4_ETR_COMP7          TIM4 ETR is connected to COMP7 output    (*)\r\n  *            @arg TIM_TIM4_ETR_TIM3_ETR       TIM4 ETR is connected to TIM3 ETR pin\r\n  *            @arg TIM_TIM4_ETR_TIM5_ETR       TIM4 ETR is connected to TIM5 ETR pin    (*)\r\n  *\r\n  *         For TIM5, the parameter can take one of the following values:       (**)\r\n  *            @arg TIM_TIM5_ETR_GPIO           TIM5 ETR is connected to GPIO            (*)\r\n  *            @arg TIM_TIM5_ETR_COMP1          TIM5 ETR is connected to COMP1 output    (*)\r\n  *            @arg TIM_TIM5_ETR_COMP2          TIM5 ETR is connected to COMP2 output    (*)\r\n  *            @arg TIM_TIM5_ETR_COMP3          TIM5 ETR is connected to COMP3 output    (*)\r\n  *            @arg TIM_TIM5_ETR_COMP4          TIM5 ETR is connected to COMP4 output    (*)\r\n  *            @arg TIM_TIM5_ETR_COMP5          TIM5 ETR is connected to COMP5 output    (*)\r\n  *            @arg TIM_TIM5_ETR_COMP6          TIM5 ETR is connected to COMP6 output    (*)\r\n  *            @arg TIM_TIM5_ETR_COMP7          TIM5 ETR is connected to COMP7 output    (*)\r\n  *            @arg TIM_TIM5_ETR_TIM2_ETR       TIM5 ETR is connected to TIM2 ETR pin    (*)\r\n  *            @arg TIM_TIM5_ETR_TIM3_ETR       TIM5 ETR is connected to TIM3 ETR pin    (*)\r\n  *\r\n  *         For TIM8, the parameter can take one of the following values:\r\n  *            @arg TIM_TIM8_ETR_GPIO            TIM8 ETR is connected to GPIO\r\n  *            @arg TIM_TIM8_ETR_COMP1           TIM8 ETR is connected to COMP1 output\r\n  *            @arg TIM_TIM8_ETR_COMP2           TIM8 ETR is connected to COMP2 output\r\n  *            @arg TIM_TIM8_ETR_COMP3           TIM8 ETR is connected to COMP3 output\r\n  *            @arg TIM_TIM8_ETR_COMP4           TIM8 ETR is connected to COMP4 output\r\n  *            @arg TIM_TIM8_ETR_COMP5           TIM8 ETR is connected to COMP5 output    (*)\r\n  *            @arg TIM_TIM8_ETR_COMP6           TIM8 ETR is connected to COMP6 output    (*)\r\n  *            @arg TIM_TIM8_ETR_COMP7           TIM8 ETR is connected to COMP7 output    (*)\r\n  *            @arg TIM_TIM8_ETR_ADC2_AWD1       TIM8 ETR is connected to ADC2 AWD1\r\n  *            @arg TIM_TIM8_ETR_ADC2_AWD2       TIM8 ETR is connected to ADC2 AWD2\r\n  *            @arg TIM_TIM8_ETR_ADC2_AWD3       TIM8 ETR is connected to ADC2 AWD3\r\n  *            @arg TIM_TIM8_ETR_ADC3_AWD1       TIM8 ETR is connected to ADC3 AWD1       (*)\r\n  *            @arg TIM_TIM8_ETR_ADC3_AWD2       TIM8 ETR is connected to ADC3 AWD2       (*)\r\n  *            @arg TIM_TIM8_ETR_ADC3_AWD3       TIM8 ETR is connected to ADC3 AWD3       (*)\r\n  *\r\n  *         For TIM20, the parameter can take one of the following values:       (**)\r\n  *            @arg TIM_TIM20_ETR_GPIO            TIM20 ETR is connected to GPIO\r\n  *            @arg TIM_TIM20_ETR_COMP1           TIM20 ETR is connected to COMP1 output  (*)\r\n  *            @arg TIM_TIM20_ETR_COMP2           TIM20 ETR is connected to COMP2 output  (*)\r\n  *            @arg TIM_TIM20_ETR_COMP3           TIM20 ETR is connected to COMP3 output  (*)\r\n  *            @arg TIM_TIM20_ETR_COMP4           TIM20 ETR is connected to COMP4 output  (*)\r\n  *            @arg TIM_TIM20_ETR_COMP5           TIM20 ETR is connected to COMP5 output  (*)\r\n  *            @arg TIM_TIM20_ETR_COMP6           TIM20 ETR is connected to COMP6 output  (*)\r\n  *            @arg TIM_TIM20_ETR_COMP7           TIM20 ETR is connected to COMP7 output  (*)\r\n  *            @arg TIM_TIM20_ETR_ADC3_AWD1       TIM20 ETR is connected to ADC3 AWD1     (*)\r\n  *            @arg TIM_TIM20_ETR_ADC3_AWD2       TIM20 ETR is connected to ADC3 AWD2     (*)\r\n  *            @arg TIM_TIM20_ETR_ADC3_AWD3       TIM20 ETR is connected to ADC3 AWD3     (*)\r\n  *            @arg TIM_TIM20_ETR_ADC5_AWD1       TIM20 ETR is connected to ADC5 AWD1     (*)\r\n  *            @arg TIM_TIM20_ETR_ADC5_AWD2       TIM20 ETR is connected to ADC5 AWD2     (*)\r\n  *            @arg TIM_TIM20_ETR_ADC5_AWD3       TIM20 ETR is connected to ADC5 AWD3     (*)\r\n  *\r\n  *         (*)  Value not defined in all devices. \\n\r\n  *         (**) Register not available in all devices.\r\n  *\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)\r\n{\r\n  /* Check parameters */\r\n  assert_param(IS_TIM_REMAP_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_REMAP(Remap));\r\n\r\n  __HAL_LOCK(htim);\r\n\r\n  MODIFY_REG(htim->Instance->AF1, TIM1_AF1_ETRSEL_Msk, Remap);\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Select the timer input source\r\n  * @param  htim TIM handle.\r\n  * @param  Channel specifies the TIM Channel\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TI1 input channel\r\n  *            @arg TIM_CHANNEL_2: TI2 input channel\r\n  *            @arg TIM_CHANNEL_3: TI3 input channel\r\n  *            @arg TIM_CHANNEL_4: TI4 input channel\r\n  * @param  TISelection specifies the timer input source\r\n  *         For TIM1 this parameter can be one of the following values:\r\n  *            @arg TIM_TIM1_TI1_GPIO:                TIM1 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM1_TI1_COMP1:               TIM1 TI1 is connected to COMP1 output\r\n  *            @arg TIM_TIM1_TI1_COMP2:               TIM1 TI1 is connected to COMP2 output\r\n  *            @arg TIM_TIM1_TI1_COMP3:               TIM1 TI1 is connected to COMP3 output\r\n  *            @arg TIM_TIM1_TI1_COMP4:               TIM1 TI1 is connected to COMP4 output\r\n  *\r\n  *         For TIM2 this parameter can be one of the following values:\r\n  *            @arg TIM_TIM2_TI1_GPIO:                TIM2 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM2_TI1_COMP1:               TIM2 TI1 is connected to COMP1 output\r\n  *            @arg TIM_TIM2_TI1_COMP2:               TIM2 TI1 is connected to COMP2 output\r\n  *            @arg TIM_TIM2_TI1_COMP3:               TIM2 TI1 is connected to COMP3 output\r\n  *            @arg TIM_TIM2_TI1_COMP4:               TIM2 TI1 is connected to COMP4 output\r\n  *            @arg TIM_TIM2_TI1_COMP5:               TIM2 TI1 is connected to COMP5 output     (*)\r\n  *\r\n  *            @arg TIM_TIM2_TI2_GPIO:                TIM1 TI2 is connected to GPIO\r\n  *            @arg TIM_TIM2_TI2_COMP1:               TIM2 TI2 is connected to COMP1 output\r\n  *            @arg TIM_TIM2_TI2_COMP2:               TIM2 TI2 is connected to COMP2 output\r\n  *            @arg TIM_TIM2_TI2_COMP3:               TIM2 TI2 is connected to COMP3 output\r\n  *            @arg TIM_TIM2_TI2_COMP4:               TIM2 TI2 is connected to COMP4 output\r\n  *            @arg TIM_TIM2_TI2_COMP6:               TIM2 TI2 is connected to COMP6 output     (*)\r\n  *\r\n  *            @arg TIM_TIM2_TI3_GPIO:                TIM2 TI3 is connected to GPIO\r\n  *            @arg TIM_TIM2_TI3_COMP4:               TIM2 TI3 is connected to COMP4 output\r\n  *\r\n  *            @arg TIM_TIM2_TI4_GPIO:                TIM2 TI4 is connected to GPIO\r\n  *            @arg TIM_TIM2_TI4_COMP1:               TIM2 TI4 is connected to COMP1 output\r\n  *            @arg TIM_TIM2_TI4_COMP2:               TIM2 TI4 is connected to COMP2 output\r\n  *\r\n  *         For TIM3 this parameter can be one of the following values:\r\n  *            @arg TIM_TIM3_TI1_GPIO:                TIM3 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM3_TI1_COMP1:               TIM3 TI1 is connected to COMP1 output\r\n  *            @arg TIM_TIM3_TI1_COMP2:               TIM3 TI1 is connected to COMP2 output\r\n  *            @arg TIM_TIM3_TI1_COMP3:               TIM3 TI1 is connected to COMP3 output\r\n  *            @arg TIM_TIM3_TI1_COMP4:               TIM3 TI1 is connected to COMP4 output\r\n  *            @arg TIM_TIM3_TI1_COMP5:               TIM3 TI1 is connected to COMP5 output     (*)\r\n  *            @arg TIM_TIM3_TI1_COMP6:               TIM3 TI1 is connected to COMP6 output     (*)\r\n  *            @arg TIM_TIM3_TI1_COMP7:               TIM3 TI1 is connected to COMP7 output     (*)\r\n  *\r\n  *            @arg TIM_TIM3_TI2_GPIO:                TIM3 TI2 is connected to GPIO\r\n  *            @arg TIM_TIM3_TI2_COMP1:               TIM3 TI2 is connected to COMP1 output\r\n  *            @arg TIM_TIM3_TI2_COMP2:               TIM3 TI2 is connected to COMP2 output\r\n  *            @arg TIM_TIM3_TI2_COMP3:               TIM3 TI2 is connected to COMP3 output\r\n  *            @arg TIM_TIM3_TI2_COMP4:               TIM3 TI2 is connected to COMP4 output\r\n  *            @arg TIM_TIM3_TI2_COMP5:               TIM3 TI2 is connected to COMP5 output     (*)\r\n  *            @arg TIM_TIM3_TI2_COMP6:               TIM3 TI2 is connected to COMP6 output     (*)\r\n  *            @arg TIM_TIM3_TI2_COMP7:               TIM3 TI2 is connected to COMP7 output     (*)\r\n  *\r\n  *            @arg TIM_TIM3_TI3_GPIO:                TIM3 TI3 is connected to GPIO\r\n  *            @arg TIM_TIM3_TI3_COMP3:               TIM3 TI3 is connected to COMP3 output\r\n\r\n  *         For TIM4 this parameter can be one of the following values:\r\n  *            @arg TIM_TIM4_TI1_GPIO:                TIM4 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM4_TI1_COMP1:               TIM4 TI1 is connected to COMP1 output\r\n  *            @arg TIM_TIM4_TI1_COMP2:               TIM4 TI1 is connected to COMP2 output\r\n  *            @arg TIM_TIM4_TI1_COMP3:               TIM4 TI1 is connected to COMP3 output\r\n  *            @arg TIM_TIM4_TI1_COMP4:               TIM4 TI1 is connected to COMP4 output\r\n  *            @arg TIM_TIM4_TI1_COMP5:               TIM4 TI1 is connected to COMP5 output     (*)\r\n  *            @arg TIM_TIM4_TI1_COMP6:               TIM4 TI1 is connected to COMP6 output     (*)\r\n  *            @arg TIM_TIM4_TI1_COMP7:               TIM4 TI1 is connected to COMP7 output     (*)\r\n  *\r\n  *            @arg TIM_TIM4_TI2_GPIO:                TIM4 TI2 is connected to GPIO\r\n  *            @arg TIM_TIM4_TI2_COMP1:               TIM4 TI2 is connected to COMP1 output\r\n  *            @arg TIM_TIM4_TI2_COMP2:               TIM4 TI2 is connected to COMP2 output\r\n  *            @arg TIM_TIM4_TI2_COMP3:               TIM4 TI2 is connected to COMP3 output\r\n  *            @arg TIM_TIM4_TI2_COMP4:               TIM4 TI2 is connected to COMP4 output\r\n  *            @arg TIM_TIM4_TI2_COMP5:               TIM4 TI2 is connected to COMP5 output     (*)\r\n  *            @arg TIM_TIM4_TI2_COMP6:               TIM4 TI2 is connected to COMP6 output     (*)\r\n  *            @arg TIM_TIM4_TI2_COMP7:               TIM4 TI2 is connected to COMP7 output     (*)\r\n  *\r\n  *            @arg TIM_TIM4_TI3_GPIO:                TIM4 TI3 is connected to GPIO\r\n  *            @arg TIM_TIM4_TI3_COMP5:               TIM4 TI3 is connected to COMP5 output     (*)\r\n  *\r\n  *            @arg TIM_TIM4_TI4_GPIO:                TIM4 TI4 is connected to GPIO\r\n  *            @arg TIM_TIM4_TI4_COMP6:               TIM4 TI4 is connected to COMP6 output     (*)\r\n  *\r\n  *         For TIM5 this parameter can be one of the following values:    (**)\r\n  *            @arg TIM_TIM5_TI1_GPIO:                TIM5 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM5_TI1_LSI:                 TIM5 TI1 is connected to LSI clock        (*)\r\n  *            @arg TIM_TIM5_TI1_LSE:                 TIM5 TI1 is connected to LSE clock        (*)\r\n  *            @arg TIM_TIM5_TI1_RTC_WK:              TIM5 TI1 is connected to RTC Wakeup       (*)\r\n  *            @arg TIM_TIM5_TI1_COMP1:               TIM5 TI1 is connected to COMP1 output     (*)\r\n  *            @arg TIM_TIM5_TI1_COMP2:               TIM5 TI1 is connected to COMP2 output     (*)\r\n  *            @arg TIM_TIM5_TI1_COMP3:               TIM5 TI1 is connected to COMP3 output     (*)\r\n  *            @arg TIM_TIM5_TI1_COMP4:               TIM5 TI1 is connected to COMP4 output     (*)\r\n  *            @arg TIM_TIM5_TI1_COMP5:               TIM5 TI1 is connected to COMP5 output     (*)\r\n  *            @arg TIM_TIM5_TI1_COMP6:               TIM5 TI1 is connected to COMP6 output     (*)\r\n  *            @arg TIM_TIM5_TI1_COMP7:               TIM5 TI1 is connected to COMP7 output     (*)\r\n  *\r\n  *            @arg TIM_TIM5_TI2_GPIO:                TIM5 TI2 is connected to GPIO\r\n  *            @arg TIM_TIM5_TI2_COMP1:               TIM5 TI2 is connected to COMP1 output\r\n  *            @arg TIM_TIM5_TI2_COMP2:               TIM5 TI2 is connected to COMP2 output\r\n  *            @arg TIM_TIM5_TI2_COMP3:               TIM5 TI2 is connected to COMP3 output\r\n  *            @arg TIM_TIM5_TI2_COMP4:               TIM5 TI2 is connected to COMP4 output\r\n  *            @arg TIM_TIM5_TI2_COMP5:               TIM5 TI2 is connected to COMP5 output     (*)\r\n  *            @arg TIM_TIM5_TI2_COMP6:               TIM5 TI2 is connected to COMP6 output     (*)\r\n  *            @arg TIM_TIM5_TI2_COMP7:               TIM5 TI2 is connected to COMP7 output     (*)\r\n  *\r\n  *         For TIM8 this parameter can be one of the following values:\r\n  *            @arg TIM_TIM8_TI1_GPIO:                TIM8 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM8_TI1_COMP1:               TIM8 TI1 is connected to COMP1 output\r\n  *            @arg TIM_TIM8_TI1_COMP2:               TIM8 TI1 is connected to COMP2 output\r\n  *            @arg TIM_TIM8_TI1_COMP3:               TIM8 TI1 is connected to COMP3 output\r\n  *            @arg TIM_TIM8_TI1_COMP4:               TIM8 TI1 is connected to COMP4 output\r\n  *\r\n  *         For TIM15 this parameter can be one of the following values:\r\n  *            @arg TIM_TIM15_TI1_GPIO:                TIM15 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM15_TI1_LSE:                 TIM15 TI1 is connected to LSE clock\r\n  *            @arg TIM_TIM15_TI1_COMP1:               TIM15 TI1 is connected to COMP1 output\r\n  *            @arg TIM_TIM15_TI1_COMP2:               TIM15 TI1 is connected to COMP2 output\r\n  *            @arg TIM_TIM15_TI1_COMP5:               TIM15 TI1 is connected to COMP5 output     (*)\r\n  *            @arg TIM_TIM15_TI1_COMP7:               TIM15 TI1 is connected to COMP7 output     (*)\r\n  *\r\n  *            @arg TIM_TIM15_TI2_GPIO:                TIM15 TI2 is connected to GPIO\r\n  *            @arg TIM_TIM15_TI2_COMP2:               TIM15 TI2 is connected to COMP2 output\r\n  *            @arg TIM_TIM15_TI2_COMP3:               TIM15 TI2 is connected to COMP3 output\r\n  *            @arg TIM_TIM15_TI2_COMP6:               TIM15 TI2 is connected to COMP6 output     (*)\r\n  *            @arg TIM_TIM15_TI2_COMP7:               TIM15 TI2 is connected to COMP7 output     (*)\r\n  *\r\n  *         For TIM16 this parameter can be one of the following values:\r\n  *            @arg TIM_TIM16_TI1_GPIO:                TIM16 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM16_TI1_COMP6:               TIM16 TI1 is connected to COMP6 output     (*)\r\n  *            @arg TIM_TIM16_TI1_MCO:                 TIM15 TI1 is connected to MCO output\r\n  *            @arg TIM_TIM16_TI1_HSE_32:              TIM15 TI1 is connected to HSE div 32\r\n  *            @arg TIM_TIM16_TI1_RTC_WK:              TIM15 TI1 is connected to RTC wakeup\r\n  *            @arg TIM_TIM16_TI1_LSE:                 TIM15 TI1 is connected to LSE clock\r\n  *            @arg TIM_TIM16_TI1_LSI:                 TIM15 TI1 is connected to LSI clock\r\n  *\r\n  *         For TIM17 this parameter can be one of the following values:\r\n  *            @arg TIM_TIM17_TI1_GPIO:                TIM17 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM17_TI1_COMP5:               TIM17 TI1 is connected to COMP5 output     (*)\r\n  *            @arg TIM_TIM17_TI1_MCO:                 TIM17 TI1 is connected to MCO output\r\n  *            @arg TIM_TIM17_TI1_HSE_32:              TIM17 TI1 is connected to HSE div 32\r\n  *            @arg TIM_TIM17_TI1_RTC_WK:              TIM17 TI1 is connected to RTC wakeup\r\n  *            @arg TIM_TIM17_TI1_LSE:                 TIM17 TI1 is connected to LSE clock\r\n  *            @arg TIM_TIM17_TI1_LSI:                 TIM17 TI1 is connected to LSI clock\r\n\r\n  *         For TIM20 this parameter can be one of the following values:    (**)\r\n  *            @arg TIM_TIM20_TI1_GPIO:                TIM20 TI1 is connected to GPIO\r\n  *            @arg TIM_TIM20_TI1_COMP1:               TIM20 TI1 is connected to COMP1 output     (*)\r\n  *            @arg TIM_TIM20_TI1_COMP2:               TIM20 TI1 is connected to COMP2 output     (*)\r\n  *            @arg TIM_TIM20_TI1_COMP3:               TIM20 TI1 is connected to COMP3 output     (*)\r\n  *            @arg TIM_TIM20_TI1_COMP4:               TIM20 TI1 is connected to COMP4 output     (*)\r\n  *\r\n  *         (*)  Value not defined in all devices. \\n\r\n  *         (**) Register not available in all devices.\r\n  *\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef  HAL_TIMEx_TISelection(TIM_HandleTypeDef *htim, uint32_t TISelection, uint32_t Channel)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n\r\n  /* Check parameters */\r\n  assert_param(IS_TIM_TISEL_TIX_INSTANCE(htim->Instance, Channel));\r\n  assert_param(IS_TIM_TISEL(TISelection));\r\n\r\n  __HAL_LOCK(htim);\r\n\r\n  switch (Channel)\r\n  {\r\n    case TIM_CHANNEL_1:\r\n      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI1SEL, TISelection);\r\n\r\n      /* If required, set OR bit to request HSE/32 clock */\r\n      if (IS_TIM_HSE32_INSTANCE(htim->Instance))\r\n      {\r\n        SET_BIT(htim->Instance->OR, TIM_OR_HSE32EN);\r\n      }\r\n      else\r\n      {\r\n        CLEAR_BIT(htim->Instance->OR, TIM_OR_HSE32EN);\r\n      }\r\n      break;\r\n    case TIM_CHANNEL_2:\r\n      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI2SEL, TISelection);\r\n      break;\r\n    case TIM_CHANNEL_3:\r\n      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI3SEL, TISelection);\r\n      break;\r\n    case TIM_CHANNEL_4:\r\n      MODIFY_REG(htim->Instance->TISEL, TIM_TISEL_TI4SEL, TISelection);\r\n      break;\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Group channel 5 and channel 1, 2 or 3\r\n  * @param  htim TIM handle.\r\n  * @param  Channels specifies the reference signal(s) the OC5REF is combined with.\r\n  *         This parameter can be any combination of the following values:\r\n  *         TIM_GROUPCH5_NONE: No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC\r\n  *         TIM_GROUPCH5_OC1REFC: OC1REFC is the logical AND of OC1REFC and OC5REF\r\n  *         TIM_GROUPCH5_OC2REFC: OC2REFC is the logical AND of OC2REFC and OC5REF\r\n  *         TIM_GROUPCH5_OC3REFC: OC3REFC is the logical AND of OC3REFC and OC5REF\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels)\r\n{\r\n  /* Check parameters */\r\n  assert_param(IS_TIM_COMBINED3PHASEPWM_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_GROUPCH5(Channels));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Clear GC5Cx bit fields */\r\n  htim->Instance->CCR5 &= ~(TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1);\r\n\r\n  /* Set GC5Cx bit fields */\r\n  htim->Instance->CCR5 |= Channels;\r\n\r\n  /* Change the htim state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Disarm the designated break input (when it operates in bidirectional mode).\r\n  * @param  htim TIM handle.\r\n  * @param  BreakInput Break input to disarm\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_BREAKINPUT_BRK: Timer break input\r\n  *            @arg TIM_BREAKINPUT_BRK2: Timer break 2 input\r\n  * @note  The break input can be disarmed only when it is configured in\r\n  *        bidirectional mode and when when MOE is reset.\r\n  * @note  Purpose is to be able to have the input voltage back to high-state,\r\n  *        whatever the time constant on the output .\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_DisarmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tmpbdtr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_BREAKINPUT(BreakInput));\r\n\r\n  switch (BreakInput)\r\n  {\r\n    case TIM_BREAKINPUT_BRK:\r\n    {\r\n      /* Check initial conditions */\r\n      tmpbdtr = READ_REG(htim->Instance->BDTR);\r\n      if ((READ_BIT(tmpbdtr, TIM_BDTR_BKBID) == TIM_BDTR_BKBID) &&\r\n          (READ_BIT(tmpbdtr, TIM_BDTR_MOE) == 0U))\r\n      {\r\n        /* Break input BRK is disarmed */\r\n        SET_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM);\r\n      }\r\n      break;\r\n    }\r\n\r\n    case TIM_BREAKINPUT_BRK2:\r\n    {\r\n      /* Check initial conditions */\r\n      tmpbdtr = READ_REG(htim->Instance->BDTR);\r\n      if ((READ_BIT(tmpbdtr, TIM_BDTR_BK2BID) == TIM_BDTR_BK2BID) &&\r\n          (READ_BIT(tmpbdtr, TIM_BDTR_MOE) == 0U))\r\n      {\r\n        /* Break input BRK is disarmed */\r\n        SET_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM);\r\n      }\r\n      break;\r\n    }\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Arm the designated break input (when it operates in bidirectional mode).\r\n  * @param  htim TIM handle.\r\n  * @param  BreakInput Break input to arm\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_BREAKINPUT_BRK: Timer break input\r\n  *            @arg TIM_BREAKINPUT_BRK2: Timer break 2 input\r\n  * @note  Arming is possible at anytime, even if fault is present.\r\n  * @note  Break input is automatically armed as soon as MOE bit is set.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ReArmBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput)\r\n{\r\n  HAL_StatusTypeDef status = HAL_OK;\r\n  uint32_t tickstart;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ADVANCED_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_BREAKINPUT(BreakInput));\r\n\r\n  switch (BreakInput)\r\n  {\r\n    case TIM_BREAKINPUT_BRK:\r\n    {\r\n      /* Check initial conditions */\r\n      if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKBID) == TIM_BDTR_BKBID)\r\n      {\r\n        /* Break input BRK is re-armed automatically by hardware. Poll to check whether fault condition disappeared */\r\n        /* Init tickstart for timeout management */\r\n        tickstart = HAL_GetTick();\r\n        while (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM) != 0UL)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > TIM_BREAKINPUT_REARM_TIMEOUT)\r\n          {\r\n            /* New check to avoid false timeout detection in case of preemption */\r\n            if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BKDSRM) != 0UL)\r\n            {\r\n              return HAL_TIMEOUT;\r\n            }\r\n          }\r\n        }\r\n      }\r\n      break;\r\n    }\r\n\r\n    case TIM_BREAKINPUT_BRK2:\r\n    {\r\n      /* Check initial conditions */\r\n      if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2BID) == TIM_BDTR_BK2BID)\r\n      {\r\n        /* Break input BRK2 is re-armed automatically by hardware. Poll to check whether fault condition disappeared */\r\n        /* Init tickstart for timeout management */\r\n        tickstart = HAL_GetTick();\r\n        while (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM) != 0UL)\r\n        {\r\n          if ((HAL_GetTick() - tickstart) > TIM_BREAKINPUT_REARM_TIMEOUT)\r\n          {\r\n            /* New check to avoid false timeout detection in case of preemption */\r\n            if (READ_BIT(htim->Instance->BDTR, TIM_BDTR_BK2DSRM) != 0UL)\r\n            {\r\n              return HAL_TIMEOUT;\r\n            }\r\n          }\r\n        }\r\n      }\r\n      break;\r\n    }\r\n    default:\r\n      status = HAL_ERROR;\r\n      break;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Enable dithering\r\n  * @param  htim TIM handle\r\n  * @note   Main usage is PWM mode\r\n  * @note   This function must be called when timer is stopped or disabled (CEN =0)\r\n  * @note   If dithering is activated, pay attention to ARR, CCRx, CNT interpretation:\r\n  *           - CNT: only CNT[11:0] holds the non-dithered part for 16b timers (or CNT[26:0] for 32b timers)\r\n  *           - ARR: ARR[15:4] holds the non-dithered part, and ARR[3:0] the dither part for 16b timers\r\n  *           - CCRx: CCRx[15:4] holds the non-dithered part, and CCRx[3:0] the dither part for 16b timers\r\n  *           - ARR and CCRx values are limited to 0xFFEF in dithering mode for 16b timers\r\n  *             (corresponds to 4094 for the integer part and 15 for the dithered part).\r\n  * @note   Macros @ref __HAL_TIM_CALC_PERIOD_DITHER() __HAL_TIM_CALC_DELAY_DITHER()  __HAL_TIM_CALC_PULSE_DITHER()\r\n  *         can be used to calculate period (ARR) and delay (CCRx) value.\r\n  * @note   Enabling dithering, modifies automatically values of registers ARR/CCRx to keep the same integer part.\r\n  * @note   Enabling dithering, modifies automatically values of registers ARR/CCRx to keep the same integer part.\r\n  *         So it may be necessary to read ARR value or CCRx value with macros @ref __HAL_TIM_GET_AUTORELOAD()\r\n  *         __HAL_TIM_GET_COMPARE() and if necessary update Init structure field htim->Init.Period .\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_DitheringEnable(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  SET_BIT(htim->Instance->CR1, TIM_CR1_DITHEN);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Disable dithering\r\n  * @param  htim TIM handle\r\n  * @note   This function must be called when timer is stopped or disabled (CEN =0)\r\n  * @note   If dithering is activated, pay attention to ARR, CCRx, CNT interpretation:\r\n  *           - CNT: only CNT[11:0] holds the non-dithered part for 16b timers (or CNT[26:0] for 32b timers)\r\n  *           - ARR: ARR[15:4] holds the non-dithered part, and ARR[3:0] the dither part for 16b timers\r\n  *           - CCRx: CCRx[15:4] holds the non-dithered part, and CCRx[3:0] the dither part for 16b timers\r\n  *           - ARR and CCRx values are limited to 0xFFEF in dithering mode\r\n  *             (corresponds to 4094 for the integer part and 15 for the dithered part).\r\n  * @note   Disabling dithering, modifies automatically values of registers ARR/CCRx to keep the same integer part.\r\n  *         So it may be necessary to read ARR value or CCRx value with macros @ref __HAL_TIM_GET_AUTORELOAD()\r\n  *         __HAL_TIM_GET_COMPARE() and if necessary update Init structure field htim->Init.Period .\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_DitheringDisable(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(htim->Instance));\r\n\r\n  CLEAR_BIT(htim->Instance->CR1, TIM_CR1_DITHEN);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Initializes the pulse on compare pulse width and pulse prescaler\r\n  * @param  htim TIM Output Compare handle\r\n  * @param  PulseWidthPrescaler  Pulse width prescaler\r\n  *         This parameter can be a number between Min_Data = 0x0 and Max_Data = 0x7\r\n  * @param  PulseWidth  Pulse width\r\n  *         This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_OC_ConfigPulseOnCompare(TIM_HandleTypeDef *htim,\r\n                                                    uint32_t PulseWidthPrescaler,\r\n                                                    uint32_t PulseWidth)\r\n{\r\n  uint32_t tmpecr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_PULSEONCOMPARE_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_PULSEONCOMPARE_WIDTH(PulseWidth));\r\n  assert_param(IS_TIM_PULSEONCOMPARE_WIDTHPRESCALER(PulseWidthPrescaler));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  /* Set the TIM state */\r\n  htim->State = HAL_TIM_STATE_BUSY;\r\n\r\n  /* Get the TIMx ECR register value */\r\n  tmpecr = htim->Instance->ECR;\r\n  /* Reset the Pulse width prescaler and the Pulse width */\r\n  tmpecr &= ~(TIM_ECR_PWPRSC | TIM_ECR_PW);\r\n  /* Set the Pulse width prescaler and Pulse width*/\r\n  tmpecr |= PulseWidthPrescaler << TIM_ECR_PWPRSC_Pos;\r\n  tmpecr |= PulseWidth << TIM_ECR_PW_Pos;\r\n  /* Write to TIMx ECR */\r\n  htim->Instance->ECR = tmpecr;\r\n\r\n  /* Change the TIM state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n  /* Release Lock */\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configure preload source of Slave Mode Selection bitfield (SMS in SMCR register)\r\n  * @param  htim TIM handle\r\n  * @param  Source Source of slave mode selection preload\r\n  *         This parameter can be one of the following values:\r\n  *            @arg TIM_SMS_PRELOAD_SOURCE_UPDATE: Timer update event is used as source of Slave Mode Selection preload\r\n  *            @arg TIM_SMS_PRELOAD_SOURCE_INDEX: Timer index event is used as source of Slave Mode Selection preload\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigSlaveModePreload(TIM_HandleTypeDef *htim, uint32_t Source)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_SLAVE_PRELOAD_SOURCE(Source));\r\n\r\n  MODIFY_REG(htim->Instance->SMCR, TIM_SMCR_SMSPS, Source);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Enable preload of Slave Mode Selection bitfield (SMS in SMCR register)\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_EnableSlaveModePreload(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));\r\n\r\n  SET_BIT(htim->Instance->SMCR, TIM_SMCR_SMSPE);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Disable preload of Slave Mode Selection bitfield (SMS in SMCR register)\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_DisableSlaveModePreload(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));\r\n\r\n  CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_SMSPE);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Enable deadtime preload\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));\r\n\r\n  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Disable deadtime preload\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_DisableDeadTimePreload(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));\r\n\r\n  CLEAR_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configure deadtime\r\n  * @param  htim TIM handle\r\n  * @param  Deadtime Deadtime value\r\n  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigDeadTime(TIM_HandleTypeDef *htim, uint32_t Deadtime)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_DEADTIME(Deadtime));\r\n\r\n  MODIFY_REG(htim->Instance->BDTR, TIM_BDTR_DTG, Deadtime);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configure asymmetrical deadtime\r\n  * @param  htim TIM handle\r\n  * @param  FallingDeadtime Falling edge deadtime value\r\n  * @note   This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigAsymmetricalDeadTime(TIM_HandleTypeDef *htim, uint32_t FallingDeadtime)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_DEADTIME(FallingDeadtime));\r\n\r\n  MODIFY_REG(htim->Instance->DTR2, TIM_DTR2_DTGF, FallingDeadtime);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Enable asymmetrical deadtime\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_EnableAsymmetricalDeadTime(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));\r\n\r\n  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Disable asymmetrical deadtime\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_DisableAsymmetricalDeadTime(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));\r\n\r\n  CLEAR_BIT(htim->Instance->DTR2, TIM_DTR2_DTAE);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Configures the encoder index.\r\n  * @note   warning in case of encoder mode clock plus direction\r\n  *                    @ref TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1 or @ref TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2\r\n  *         Direction must be set to @ref TIM_ENCODERINDEX_DIRECTION_UP_DOWN\r\n  * @param  htim TIM handle.\r\n  * @param  sEncoderIndexConfig Encoder index configuration\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_ConfigEncoderIndex(TIM_HandleTypeDef *htim,\r\n                                               TIMEx_EncoderIndexConfigTypeDef *sEncoderIndexConfig)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n  assert_param(IS_TIM_ENCODERINDEX_POLARITY(sEncoderIndexConfig->Polarity));\r\n  assert_param(IS_TIM_ENCODERINDEX_PRESCALER(sEncoderIndexConfig->Prescaler));\r\n  assert_param(IS_TIM_ENCODERINDEX_FILTER(sEncoderIndexConfig->Filter));\r\n  assert_param(IS_FUNCTIONAL_STATE(sEncoderIndexConfig->FirstIndexEnable));\r\n  assert_param(IS_TIM_ENCODERINDEX_POSITION(sEncoderIndexConfig->Position));\r\n  assert_param(IS_TIM_ENCODERINDEX_DIRECTION(sEncoderIndexConfig->Direction));\r\n\r\n  /* Process Locked */\r\n  __HAL_LOCK(htim);\r\n\r\n  /* Configures the TIMx External Trigger (ETR) which is used as Index input */\r\n  TIM_ETR_SetConfig(htim->Instance,\r\n                    sEncoderIndexConfig->Prescaler,\r\n                    sEncoderIndexConfig->Polarity,\r\n                    sEncoderIndexConfig->Filter);\r\n\r\n  /* Configures the encoder index */\r\n  MODIFY_REG(htim->Instance->ECR,\r\n             TIM_ECR_IDIR_Msk | TIM_ECR_FIDX_Msk | TIM_ECR_IPOS_Msk,\r\n             (sEncoderIndexConfig->Direction |\r\n              ((sEncoderIndexConfig->FirstIndexEnable == ENABLE) ? (0x1U << TIM_ECR_FIDX_Pos) : 0U) |\r\n              sEncoderIndexConfig->Position |\r\n              TIM_ECR_IE));\r\n\r\n  __HAL_UNLOCK(htim);\r\n\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Enable encoder index\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_EnableEncoderIndex(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  SET_BIT(htim->Instance->ECR, TIM_ECR_IE);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Disable encoder index\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_DisableEncoderIndex(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  CLEAR_BIT(htim->Instance->ECR, TIM_ECR_IE);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Enable encoder first index\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_EnableEncoderFirstIndex(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  SET_BIT(htim->Instance->ECR, TIM_ECR_FIDX);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @brief  Disable encoder first index\r\n  * @param  htim TIM handle\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_TIMEx_DisableEncoderFirstIndex(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));\r\n\r\n  CLEAR_BIT(htim->Instance->ECR, TIM_ECR_FIDX);\r\n  return HAL_OK;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions\r\n  * @brief    Extended Callbacks functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                    ##### Extended Callbacks functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This section provides Extended TIM callback functions:\r\n    (+) Timer Commutation callback\r\n    (+) Timer Break callback\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Hall commutation changed callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_CommutCallback could be implemented in the user file\r\n   */\r\n}\r\n/**\r\n  * @brief  Hall commutation changed half complete callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Hall Break detection callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_BreakCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Hall Break2 detection callback in non blocking mode\r\n  * @param  htim: TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function Should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_Break2Callback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Encoder index callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Direction change callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Index error callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @brief  Transition error callback in non-blocking mode\r\n  * @param  htim TIM handle\r\n  * @retval None\r\n  */\r\n__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)\r\n{\r\n  /* Prevent unused argument(s) compilation warning */\r\n  UNUSED(htim);\r\n\r\n  /* NOTE : This function should not be modified, when the callback is needed,\r\n            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file\r\n   */\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @defgroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions\r\n  * @brief    Extended Peripheral State functions\r\n  *\r\n@verbatim\r\n  ==============================================================================\r\n                ##### Extended Peripheral State functions #####\r\n  ==============================================================================\r\n  [..]\r\n    This subsection permits to get in run-time the status of the peripheral\r\n    and the data flow.\r\n\r\n@endverbatim\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Return the TIM Hall Sensor interface handle state.\r\n  * @param  htim TIM Hall Sensor handle\r\n  * @retval HAL state\r\n  */\r\nHAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim)\r\n{\r\n  return htim->State;\r\n}\r\n\r\n/**\r\n  * @brief  Return actual state of the TIM complementary channel.\r\n  * @param  htim TIM handle\r\n  * @param  ChannelN TIM Complementary channel\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4\r\n  * @retval TIM Complementary channel state\r\n  */\r\nHAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(TIM_HandleTypeDef *htim,  uint32_t ChannelN)\r\n{\r\n  HAL_TIM_ChannelStateTypeDef channel_state;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN));\r\n\r\n  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);\r\n\r\n  return channel_state;\r\n}\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private functions ---------------------------------------------------------*/\r\n/** @defgroup TIMEx_Private_Functions TIM Extended Private Functions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  TIM DMA Commutation callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nvoid TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  /* Change the htim state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->CommutationCallback(htim);\r\n#else\r\n  HAL_TIMEx_CommutCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA Commutation half complete callback.\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nvoid TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  /* Change the htim state */\r\n  htim->State = HAL_TIM_STATE_READY;\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->CommutationHalfCpltCallback(htim);\r\n#else\r\n  HAL_TIMEx_CommutHalfCpltCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n}\r\n\r\n\r\n/**\r\n  * @brief  TIM DMA Delay Pulse complete callback (complementary channel).\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nstatic void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (hdma == htim->hdma[TIM_DMA_ID_CC1])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;\r\n\r\n    if (hdma->Init.Mode == DMA_NORMAL)\r\n    {\r\n      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* nothing to do */\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->PWM_PulseFinishedCallback(htim);\r\n#else\r\n  HAL_TIM_PWM_PulseFinishedCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n}\r\n\r\n/**\r\n  * @brief  TIM DMA error callback (complementary channel)\r\n  * @param  hdma pointer to DMA handle.\r\n  * @retval None\r\n  */\r\nstatic void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma)\r\n{\r\n  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;\r\n\r\n  if (hdma == htim->hdma[TIM_DMA_ID_CC1])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])\r\n  {\r\n    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;\r\n    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);\r\n  }\r\n  else\r\n  {\r\n    /* nothing to do */\r\n  }\r\n\r\n#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)\r\n  htim->ErrorCallback(htim);\r\n#else\r\n  HAL_TIM_ErrorCallback(htim);\r\n#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */\r\n\r\n  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;\r\n}\r\n\r\n/**\r\n  * @brief  Enables or disables the TIM Capture Compare Channel xN.\r\n  * @param  TIMx to select the TIM peripheral\r\n  * @param  Channel specifies the TIM Channel\r\n  *          This parameter can be one of the following values:\r\n  *            @arg TIM_CHANNEL_1: TIM Channel 1\r\n  *            @arg TIM_CHANNEL_2: TIM Channel 2\r\n  *            @arg TIM_CHANNEL_3: TIM Channel 3\r\n  *            @arg TIM_CHANNEL_4: TIM Channel 4\r\n  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.\r\n  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.\r\n  * @retval None\r\n  */\r\nstatic void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)\r\n{\r\n  uint32_t tmp;\r\n\r\n  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */\r\n\r\n  /* Reset the CCxNE Bit */\r\n  TIMx->CCER &=  ~tmp;\r\n\r\n  /* Set or reset the CCxNE Bit */\r\n  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */\r\n}\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* HAL_TIM_MODULE_ENABLED */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n"},{"name":"stm32g4xx_hal_timebase_tim.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Core\\Src","tag":"","groupDisplay":"其他文件","code":"/* USER CODE BEGIN Header */\r\n/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_hal_timebase_TIM.c\r\n  * @brief   HAL time base based on the hardware TIM.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2026 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n/* USER CODE END Header */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_hal.h\"\r\n#include \"stm32g4xx_hal_tim.h\"\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* Private define ------------------------------------------------------------*/\r\n/* Private macro -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\nTIM_HandleTypeDef        htim2;\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* Private functions ---------------------------------------------------------*/\r\n\r\n/**\r\n  * @brief  This function configures the TIM2 as a time base source.\r\n  *         The time source is configured  to have 1ms time base with a dedicated\r\n  *         Tick interrupt priority.\r\n  * @note   This function is called  automatically at the beginning of program after\r\n  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().\r\n  * @param  TickPriority: Tick interrupt priority.\r\n  * @retval HAL status\r\n  */\r\nHAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)\r\n{\r\n  RCC_ClkInitTypeDef    clkconfig;\r\n  uint32_t              uwTimclock = 0;\r\n  uint32_t              uwPrescalerValue = 0;\r\n  uint32_t              pFLatency;\r\n  HAL_StatusTypeDef     status = HAL_OK;\r\n\r\n  /* Enable TIM2 clock */\r\n  __HAL_RCC_TIM2_CLK_ENABLE();\r\n\r\n  /* Get clock configuration */\r\n  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);\r\n\r\n  /* Compute TIM2 clock */\r\n  uwTimclock = HAL_RCC_GetPCLK1Freq();\r\n  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */\r\n  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);\r\n\r\n  /* Initialize TIM2 */\r\n  htim2.Instance = TIM2;\r\n\r\n  /* Initialize TIMx peripheral as follow:\r\n  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.\r\n  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.\r\n  + ClockDivision = 0\r\n  + Counter direction = Up\r\n  */\r\n  htim2.Init.Period = (1000000U / 1000U) - 1U;\r\n  htim2.Init.Prescaler = uwPrescalerValue;\r\n  htim2.Init.ClockDivision = 0;\r\n  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;\r\n\r\n  status = HAL_TIM_Base_Init(&htim2);\r\n  if (status == HAL_OK)\r\n  {\r\n    /* Start the TIM time Base generation in interrupt mode */\r\n    status = HAL_TIM_Base_Start_IT(&htim2);\r\n    if (status == HAL_OK)\r\n    {\r\n    /* Enable the TIM2 global Interrupt */\r\n        HAL_NVIC_EnableIRQ(TIM2_IRQn);\r\n      /* Configure the SysTick IRQ priority */\r\n      if (TickPriority < (1UL << __NVIC_PRIO_BITS))\r\n      {\r\n        /* Configure the TIM IRQ priority */\r\n        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);\r\n        uwTickPrio = TickPriority;\r\n      }\r\n      else\r\n      {\r\n        status = HAL_ERROR;\r\n      }\r\n    }\r\n  }\r\n /* Return function status */\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Suspend Tick increment.\r\n  * @note   Disable the tick increment by disabling TIM2 update interrupt.\r\n  * @param  None\r\n  * @retval None\r\n  */\r\nvoid HAL_SuspendTick(void)\r\n{\r\n  /* Disable TIM2 update Interrupt */\r\n  __HAL_TIM_DISABLE_IT(&htim2, TIM_IT_UPDATE);\r\n}\r\n\r\n/**\r\n  * @brief  Resume Tick increment.\r\n  * @note   Enable the tick increment by Enabling TIM2 update interrupt.\r\n  * @param  None\r\n  * @retval None\r\n  */\r\nvoid HAL_ResumeTick(void)\r\n{\r\n  /* Enable TIM2 Update interrupt */\r\n  __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);\r\n}\r\n\r\n"},{"name":"stm32g4xx_it.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Core\\Src","tag":"","groupDisplay":"其他文件","code":"/* USER CODE BEGIN Header */\r\n/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_it.c\r\n  * @brief   Interrupt Service Routines.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2026 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n/* USER CODE END Header */\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"main.h\"\r\n#include \"stm32g4xx_it.h\"\r\n/* Private includes ----------------------------------------------------------*/\r\n/* USER CODE BEGIN Includes */\r\n/* USER CODE END Includes */\r\n\r\n/* Private typedef -----------------------------------------------------------*/\r\n/* USER CODE BEGIN TD */\r\n\r\n/* USER CODE END TD */\r\n\r\n/* Private define ------------------------------------------------------------*/\r\n/* USER CODE BEGIN PD */\r\n\r\n/* USER CODE END PD */\r\n\r\n/* Private macro -------------------------------------------------------------*/\r\n/* USER CODE BEGIN PM */\r\n\r\n/* USER CODE END PM */\r\n\r\n/* Private variables ---------------------------------------------------------*/\r\n/* USER CODE BEGIN PV */\r\n\r\n/* USER CODE END PV */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n/* USER CODE BEGIN PFP */\r\n\r\n/* USER CODE END PFP */\r\n\r\n/* Private user code ---------------------------------------------------------*/\r\n/* USER CODE BEGIN 0 */\r\n\r\n/* USER CODE END 0 */\r\n\r\n/* External variables --------------------------------------------------------*/\r\nextern TIM_HandleTypeDef htim2;\r\n\r\n/* USER CODE BEGIN EV */\r\n\r\n/* USER CODE END EV */\r\n\r\n/******************************************************************************/\r\n/*           Cortex-M4 Processor Interruption and Exception Handlers          */\r\n/******************************************************************************/\r\n/**\r\n  * @brief This function handles Non maskable interrupt.\r\n  */\r\n__attribute__((weak)) void NMI_Handler (void)\r\n{\r\n  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */\r\n\r\n  /* USER CODE END NonMaskableInt_IRQn 0 */\r\n  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */\r\n  while (1)\r\n  {\r\n  }\r\n  /* USER CODE END NonMaskableInt_IRQn 1 */\r\n}\r\n\r\n/**\r\n  * @brief This function handles Hard fault interrupt.\r\n  */\r\n__attribute__((weak)) void HardFault_Handler (void)\r\n{\r\n  /* USER CODE BEGIN HardFault_IRQn 0 */\r\n\r\n  /* USER CODE END HardFault_IRQn 0 */\r\n  while (1)\r\n  {\r\n    /* USER CODE BEGIN W1_HardFault_IRQn 0 */\r\n    /* USER CODE END W1_HardFault_IRQn 0 */\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief This function handles Memory management fault.\r\n  */\r\n__attribute__((weak)) void MemManage_Handler (void)\r\n{\r\n  /* USER CODE BEGIN MemoryManagement_IRQn 0 */\r\n\r\n  /* USER CODE END MemoryManagement_IRQn 0 */\r\n  while (1)\r\n  {\r\n    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */\r\n    /* USER CODE END W1_MemoryManagement_IRQn 0 */\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief This function handles Prefetch fault, memory access fault.\r\n  */\r\n__attribute__((weak)) void BusFault_Handler (void)\r\n{\r\n  /* USER CODE BEGIN BusFault_IRQn 0 */\r\n\r\n  /* USER CODE END BusFault_IRQn 0 */\r\n  while (1)\r\n  {\r\n    /* USER CODE BEGIN W1_BusFault_IRQn 0 */\r\n    /* USER CODE END W1_BusFault_IRQn 0 */\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief This function handles Undefined instruction or illegal state.\r\n  */\r\n__attribute__((weak)) void UsageFault_Handler (void)\r\n{\r\n  /* USER CODE BEGIN UsageFault_IRQn 0 */\r\n\r\n  /* USER CODE END UsageFault_IRQn 0 */\r\n  while (1)\r\n  {\r\n    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */\r\n    /* USER CODE END W1_UsageFault_IRQn 0 */\r\n  }\r\n}\r\n\r\n/**\r\n  * @brief This function handles System service call via SWI instruction.\r\n  */\r\n__attribute__((weak)) void SVC_Handler (void)\r\n{\r\n  /* USER CODE BEGIN SVCall_IRQn 0 */\r\n\r\n  /* USER CODE END SVCall_IRQn 0 */\r\n  /* USER CODE BEGIN SVCall_IRQn 1 */\r\n\r\n  /* USER CODE END SVCall_IRQn 1 */\r\n}\r\n\r\n/**\r\n  * @brief This function handles Debug monitor.\r\n  */\r\n__attribute__((weak)) void DebugMon_Handler (void)\r\n{\r\n  /* USER CODE BEGIN DebugMonitor_IRQn 0 */\r\n\r\n  /* USER CODE END DebugMonitor_IRQn 0 */\r\n  /* USER CODE BEGIN DebugMonitor_IRQn 1 */\r\n\r\n  /* USER CODE END DebugMonitor_IRQn 1 */\r\n}\r\n\r\n/**\r\n  * @brief This function handles Pendable request for system service.\r\n  */\r\n__attribute__((weak)) void PendSV_Handler (void)\r\n{\r\n  /* USER CODE BEGIN PendSV_IRQn 0 */\r\n\r\n  /* USER CODE END PendSV_IRQn 0 */\r\n  /* USER CODE BEGIN PendSV_IRQn 1 */\r\n\r\n  /* USER CODE END PendSV_IRQn 1 */\r\n}\r\n\r\n/**\r\n  * @brief This function handles System tick timer.\r\n  */\r\n__attribute__((weak)) void SysTick_Handler (void)\r\n{\r\n  /* USER CODE BEGIN SysTick_IRQn 0 */\r\n\r\n  /* USER CODE END SysTick_IRQn 0 */\r\n\r\n  /* USER CODE BEGIN SysTick_IRQn 1 */\r\n\r\n  /* USER CODE END SysTick_IRQn 1 */\r\n}\r\n\r\n/******************************************************************************/\r\n/* STM32G4xx Peripheral Interrupt Handlers                                    */\r\n/* Add here the Interrupt Handlers for the used peripherals.                  */\r\n/* For the available peripheral interrupt handler names,                      */\r\n/* please refer to the startup file (startup_stm32g4xx.s).                    */\r\n/******************************************************************************/\r\n\r\n/**\r\n  * @brief This function handles DMA1 channel1 global interrupt.\r\n  */\r\n__attribute__((weak)) void DMA1_Channel1_IRQHandler (void)\r\n{\r\n  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */\r\n\r\n  /* USER CODE END DMA1_Channel1_IRQn 0 */\r\n\r\n  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */\r\n\r\n  /* USER CODE END DMA1_Channel1_IRQn 1 */\r\n}\r\n\r\n/**\r\n  * @brief This function handles DMA1 channel2 global interrupt.\r\n  */\r\n__attribute__((weak)) void DMA1_Channel2_IRQHandler (void)\r\n{\r\n  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */\r\n\r\n  /* USER CODE END DMA1_Channel2_IRQn 0 */\r\n\r\n  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */\r\n\r\n  /* USER CODE END DMA1_Channel2_IRQn 1 */\r\n}\r\n\r\n/**\r\n  * @brief This function handles EXTI line[9:5] interrupts.\r\n  */\r\n__attribute__((weak)) void EXTI9_5_IRQHandler (void)\r\n{\r\n  /* USER CODE BEGIN EXTI9_5_IRQn 0 */\r\n\r\n  /* USER CODE END EXTI9_5_IRQn 0 */\r\n  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_9) != RESET)\r\n  {\r\n    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_9);\r\n    /* USER CODE BEGIN LL_EXTI_LINE_9 */\r\n\r\n    /* USER CODE END LL_EXTI_LINE_9 */\r\n  }\r\n  /* USER CODE BEGIN EXTI9_5_IRQn 1 */\r\n\r\n  /* USER CODE END EXTI9_5_IRQn 1 */\r\n}\r\n\r\n/**\r\n  * @brief This function handles TIM2 global interrupt.\r\n  */\r\n__attribute__((weak)) void TIM2_IRQHandler (void)\r\n{\r\n  /* USER CODE BEGIN TIM2_IRQn 0 */\r\n\r\n  /* USER CODE END TIM2_IRQn 0 */\r\n  HAL_TIM_IRQHandler(&htim2);\r\n  /* USER CODE BEGIN TIM2_IRQn 1 */\r\n\r\n  /* USER CODE END TIM2_IRQn 1 */\r\n}\r\n\r\n/**\r\n  * @brief This function handles EXTI line[15:10] interrupts.\r\n  */\r\n__attribute__((weak)) void EXTI15_10_IRQHandler (void)\r\n{\r\n  /* USER CODE BEGIN EXTI15_10_IRQn 0 */\r\n\r\n  /* USER CODE END EXTI15_10_IRQn 0 */\r\n  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)\r\n  {\r\n    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);\r\n    /* USER CODE BEGIN LL_EXTI_LINE_13 */\r\n\r\n    /* USER CODE END LL_EXTI_LINE_13 */\r\n  }\r\n  /* USER CODE BEGIN EXTI15_10_IRQn 1 */\r\n\r\n  /* USER CODE END EXTI15_10_IRQn 1 */\r\n}\r\n\r\n/* USER CODE BEGIN 1 */\r\n\r\n/* USER CODE END 1 */\r\n\r\n"},{"name":"stm32g4xx_ll_adc.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_ll_adc.c\r\n  * @author  MCD Application Team\r\n  * @brief   ADC LL module driver\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n#if defined(USE_FULL_LL_DRIVER)\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_ll_adc.h\"\r\n#include \"stm32g4xx_ll_bus.h\"\r\n\r\n#ifdef  USE_FULL_ASSERT\r\n#include \"stm32_assert.h\"\r\n#else\r\n#define assert_param(expr) ((void)0U)\r\n#endif\r\n\r\n/** @addtogroup STM32G4xx_LL_Driver\r\n  * @{\r\n  */\r\n\r\n#if defined (ADC1) || defined (ADC2) || defined (ADC3) || defined (ADC4) || defined (ADC5)\r\n\r\n/** @addtogroup ADC_LL ADC\r\n  * @{\r\n  */\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/** @addtogroup ADC_LL_Private_Constants\r\n  * @{\r\n  */\r\n\r\n/* Definitions of ADC hardware constraints delays */\r\n/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver,   */\r\n/*       not timeout values:                                                  */\r\n/*       Timeout values for ADC operations are dependent to device clock      */\r\n/*       configuration (system clock versus ADC clock),                       */\r\n/*       and therefore must be defined in user application.                   */\r\n/*       Refer to @ref ADC_LL_EC_HW_DELAYS for description of ADC timeout     */\r\n/*       values definition.                                                   */\r\n/* Note: ADC timeout values are defined here in CPU cycles to be independent  */\r\n/*       of device clock setting.                                             */\r\n/*       In user application, ADC timeout values should be defined with       */\r\n/*       temporal values, in function of device clock settings.               */\r\n/*       Highest ratio CPU clock frequency vs ADC clock frequency:            */\r\n/*        - ADC clock from synchronous clock with AHB prescaler 512,          */\r\n/*          ADC prescaler 4.                                                  */\r\n/*           Ratio max = 512 *4 = 2048                                        */\r\n/*        - ADC clock from asynchronous clock (PLLP) with prescaler 256.      */\r\n/*          Highest CPU clock PLL (PLLR).                                     */\r\n/*           Ratio max = PLLRmax /PPLPmin * 256 = (VCO/2) / (VCO/31) * 256    */\r\n/*                     = 3968                                                 */\r\n/* Unit: CPU cycles.                                                          */\r\n#define ADC_CLOCK_RATIO_VS_CPU_HIGHEST          (3968UL)\r\n#define ADC_TIMEOUT_DISABLE_CPU_CYCLES          (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 1UL)\r\n#define ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES  (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 1UL)\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private macros ------------------------------------------------------------*/\r\n\r\n/** @addtogroup ADC_LL_Private_Macros\r\n  * @{\r\n  */\r\n\r\n/* Check of parameters for configuration of ADC hierarchical scope:           */\r\n/* common to several ADC instances.                                           */\r\n#define IS_LL_ADC_COMMON_CLOCK(__CLOCK__)                                      \\\r\n  (((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV1)                                \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV2)                             \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV4)                             \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV1)                                 \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV2)                                 \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV4)                                 \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV6)                                 \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV8)                                 \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV10)                                \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV12)                                \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV16)                                \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV32)                                \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV64)                                \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV128)                               \\\r\n   || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV256)                               \\\r\n  )\r\n\r\n/* Check of parameters for configuration of ADC hierarchical scope:           */\r\n/* ADC instance.                                                              */\r\n#define IS_LL_ADC_RESOLUTION(__RESOLUTION__)                                   \\\r\n  (((__RESOLUTION__) == LL_ADC_RESOLUTION_12B)                                 \\\r\n   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_10B)                              \\\r\n   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_8B)                               \\\r\n   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_6B)                               \\\r\n  )\r\n\r\n#define IS_LL_ADC_DATA_ALIGN(__DATA_ALIGN__)                                   \\\r\n  (((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_RIGHT)                               \\\r\n   || ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_LEFT)                             \\\r\n  )\r\n\r\n#define IS_LL_ADC_LOW_POWER(__LOW_POWER__)                                     \\\r\n  (((__LOW_POWER__) == LL_ADC_LP_MODE_NONE)                                    \\\r\n   || ((__LOW_POWER__) == LL_ADC_LP_AUTOWAIT)                                  \\\r\n  )\r\n\r\n/* Check of parameters for configuration of ADC hierarchical scope:           */\r\n/* ADC group regular                                                          */\r\n#if defined(STM32G474xx) || defined(STM32G484xx)\r\n#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \\\r\n  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO2)               \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH1)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG1)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG3)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG5)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG6)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG7)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG8)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG9)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG10)               \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \\\r\n       && (                                                                    \\\r\n            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH2)           \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH3)           \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)         \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n   || ((((__ADC_INSTANCE__) == ADC3) || ((__ADC_INSTANCE__) == ADC4) || ((__ADC_INSTANCE__) == ADC5)) \\\r\n       && (                                                                    \\\r\n            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE2)          \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG2)          \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_HRTIM_TRG4)          \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n  )\r\n#elif defined(STM32G473xx) || defined(STM32G483xx)\r\n#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \\\r\n  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO2)               \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH1)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \\\r\n       && (                                                                    \\\r\n            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH2)           \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH3)           \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)         \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n   || ((((__ADC_INSTANCE__) == ADC3) || ((__ADC_INSTANCE__) == ADC4) || ((__ADC_INSTANCE__) == ADC5)) \\\r\n       && (                                                                    \\\r\n            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE2)          \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n  )\r\n#elif defined(STM32G471xx)\r\n#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \\\r\n  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \\\r\n       && (                                                                    \\\r\n            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)         \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n   || (((__ADC_INSTANCE__) == ADC3) \\\r\n       && (                                                                    \\\r\n            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE2)          \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n  )\r\n#elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx)\r\n#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \\\r\n  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \\\r\n  )\r\n#elif defined(STM32G491xx) || defined(STM32G4A1xx)\r\n#define IS_LL_ADC_REG_TRIG_SOURCE(__ADC_INSTANCE__, __REG_TRIG_SOURCE__)       \\\r\n  (((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                         \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO)                \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_TRGO2)               \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH1)                 \\\r\n   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \\\r\n       && (                                                                    \\\r\n            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH4)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH2)           \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM20_CH3)           \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)         \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n   || (((__ADC_INSTANCE__) == ADC3)                                            \\\r\n       && (                                                                    \\\r\n            ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)            \\\r\n         || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE2)          \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n  )\r\n#endif\r\n\r\n#define IS_LL_ADC_REG_CONTINUOUS_MODE(__REG_CONTINUOUS_MODE__)                 \\\r\n  (((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_SINGLE)                       \\\r\n   || ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_CONTINUOUS)                \\\r\n  )\r\n\r\n#define IS_LL_ADC_REG_DMA_TRANSFER(__REG_DMA_TRANSFER__)                       \\\r\n  (((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_NONE)                    \\\r\n   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_LIMITED)              \\\r\n   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_UNLIMITED)            \\\r\n  )\r\n\r\n#define IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(__REG_OVR_DATA_BEHAVIOR__)             \\\r\n  (((__REG_OVR_DATA_BEHAVIOR__) == LL_ADC_REG_OVR_DATA_PRESERVED)              \\\r\n   || ((__REG_OVR_DATA_BEHAVIOR__) == LL_ADC_REG_OVR_DATA_OVERWRITTEN)         \\\r\n  )\r\n\r\n#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(__REG_SEQ_SCAN_LENGTH__)                 \\\r\n  (((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_DISABLE)                  \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS)         \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS)         \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS)         \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS)         \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS)         \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS)         \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS)         \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS)         \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS)        \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS)        \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS)        \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS)        \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS)        \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS)        \\\r\n   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS)        \\\r\n  )\r\n\r\n#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(__REG_SEQ_DISCONT_MODE__)          \\\r\n  (((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_DISABLE)              \\\r\n   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_1RANK)             \\\r\n   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_2RANKS)            \\\r\n   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_3RANKS)            \\\r\n   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_4RANKS)            \\\r\n   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_5RANKS)            \\\r\n   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_6RANKS)            \\\r\n   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_7RANKS)            \\\r\n   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_8RANKS)            \\\r\n  )\r\n\r\n/* Check of parameters for configuration of ADC hierarchical scope:           */\r\n/* ADC group injected                                                         */\r\n#if defined(STM32G474xx) || defined(STM32G484xx)\r\n#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \\\r\n  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2)               \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG4)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG5)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG6)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG7)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG8)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG9)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG10)               \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \\\r\n       && (                                                                    \\\r\n            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH4)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)         \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n   || ((((__ADC_INSTANCE__) == ADC3) || ((__ADC_INSTANCE__) == ADC4) || ((__ADC_INSTANCE__) == ADC5)) \\\r\n       && (                                                                    \\\r\n            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH4)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH2)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG1)          \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_HRTIM_TRG3)          \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE3)          \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n  )\r\n#elif defined(STM32G473xx) || defined(STM32G483xx)\r\n#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \\\r\n  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2)               \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \\\r\n       && (                                                                    \\\r\n            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH4)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)         \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n   || ((((__ADC_INSTANCE__) == ADC3) || ((__ADC_INSTANCE__) == ADC4) || ((__ADC_INSTANCE__) == ADC5)) \\\r\n       && (                                                                    \\\r\n            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH4)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH2)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE3)          \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n  )\r\n#elif defined(STM32G471xx)\r\n#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \\\r\n  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \\\r\n       && (                                                                    \\\r\n            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)         \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n   || ((((__ADC_INSTANCE__) == ADC3)) \\\r\n       && (                                                                    \\\r\n            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH4)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE3)          \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n  )\r\n#elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx)\r\n#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \\\r\n  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)               \\\r\n  )\r\n#elif defined(STM32G491xx) || defined(STM32G4A1xx)\r\n#define IS_LL_ADC_INJ_TRIG_SOURCE(__ADC_INSTANCE__, __INJ_TRIG_SOURCE__)       \\\r\n  (((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                         \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM6_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM7_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO)                 \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_TRGO2)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM15_TRGO)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO)                \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_TRGO2)               \\\r\n   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_LPTIM_OUT)                 \\\r\n   || ((((__ADC_INSTANCE__) == ADC1) || ((__ADC_INSTANCE__) == ADC2))          \\\r\n       && (                                                                    \\\r\n            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH1)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM16_CH1)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH4)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)         \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n   || ((((__ADC_INSTANCE__) == ADC3))                                          \\\r\n       && (                                                                    \\\r\n            ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH4)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)            \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM20_CH2)           \\\r\n         || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE3)          \\\r\n          )                                                                    \\\r\n      )                                                                        \\\r\n  )\r\n#endif\r\n\r\n#define IS_LL_ADC_INJ_TRIG_EXT_EDGE(__INJ_TRIG_EXT_EDGE__)                     \\\r\n  (((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISING)                     \\\r\n   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_FALLING)                 \\\r\n   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISINGFALLING)           \\\r\n  )\r\n\r\n#define IS_LL_ADC_INJ_TRIG_AUTO(__INJ_TRIG_AUTO__)                             \\\r\n  (((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_INDEPENDENT)                        \\\r\n   || ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_FROM_GRP_REGULAR)                \\\r\n  )\r\n\r\n#define IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(__INJ_SEQ_SCAN_LENGTH__)                 \\\r\n  (((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_DISABLE)                  \\\r\n   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS)         \\\r\n   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS)         \\\r\n   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS)         \\\r\n  )\r\n\r\n#define IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(__INJ_SEQ_DISCONT_MODE__)          \\\r\n  (((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_DISABLE)              \\\r\n   || ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_1RANK)             \\\r\n  )\r\n\r\n#if defined(ADC_MULTIMODE_SUPPORT)\r\n/* Check of parameters for configuration of ADC hierarchical scope:           */\r\n/* multimode.                                                                 */\r\n#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \\\r\n  (((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                              \\\r\n   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \\\r\n   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL)                       \\\r\n   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \\\r\n   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \\\r\n   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \\\r\n   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \\\r\n   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM)                  \\\r\n  )\r\n\r\n#define IS_LL_ADC_MULTI_DMA_TRANSFER(__MULTI_DMA_TRANSFER__)                   \\\r\n  (((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_EACH_ADC)                 \\\r\n   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_RES12_10B)       \\\r\n   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B)         \\\r\n   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B)       \\\r\n   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B)         \\\r\n  )\r\n\r\n#define IS_LL_ADC_MULTI_TWOSMP_DELAY(__MULTI_TWOSMP_DELAY__)                   \\\r\n  (((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE)              \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_2CYCLES)          \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_3CYCLES)          \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_4CYCLES)          \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES)          \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES)          \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES)          \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES)          \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES)          \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES)         \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES)         \\\r\n   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES)         \\\r\n  )\r\n\r\n#define IS_LL_ADC_MULTI_MASTER_SLAVE(__MULTI_MASTER_SLAVE__)                   \\\r\n  (((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER)                           \\\r\n   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_SLAVE)                         \\\r\n   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER_SLAVE)                  \\\r\n  )\r\n\r\n#endif /* ADC_MULTIMODE_SUPPORT */\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @addtogroup ADC_LL_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup ADC_LL_EF_Init\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  De-initialize registers of all ADC instances belonging to\r\n  *         the same ADC common instance to their default reset values.\r\n  * @note   This function is performing a hard reset, using high level\r\n  *         clock source RCC ADC reset.\r\n  *         Caution: On this STM32 series, if several ADC instances are available\r\n  *         on the selected device, RCC ADC reset will reset\r\n  *         all ADC instances belonging to the common ADC instance.\r\n  *         To de-initialize only 1 ADC instance, use\r\n  *         function @ref LL_ADC_DeInit().\r\n  * @param  ADCxy_COMMON ADC common instance\r\n  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: ADC common registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));\r\n\r\n  if (ADCxy_COMMON == ADC12_COMMON)\r\n  {\r\n    /* Force reset of ADC clock (core clock) */\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ADC12);\r\n\r\n    /* Release reset of ADC clock (core clock) */\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ADC12);\r\n  }\r\n#if defined(ADC345_COMMON)\r\n  else\r\n  {\r\n    /* Force reset of ADC clock (core clock) */\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ADC345);\r\n\r\n    /* Release reset of ADC clock (core clock) */\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ADC345);\r\n  }\r\n#endif\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Initialize some features of ADC common parameters\r\n  *         (all ADC instances belonging to the same ADC common instance)\r\n  *         and multimode (for devices with several ADC instances available).\r\n  * @note   The setting of ADC common parameters is conditioned to\r\n  *         ADC instances state:\r\n  *         All ADC instances belonging to the same ADC common instance\r\n  *         must be disabled.\r\n  * @param  ADCxy_COMMON ADC common instance\r\n  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )\r\n  * @param  ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: ADC common registers are initialized\r\n  *          - ERROR: ADC common registers are not initialized\r\n  */\r\nErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));\r\n  assert_param(IS_LL_ADC_COMMON_CLOCK(ADC_CommonInitStruct->CommonClock));\r\n\r\n#if defined(ADC_MULTIMODE_SUPPORT)\r\n  assert_param(IS_LL_ADC_MULTI_MODE(ADC_CommonInitStruct->Multimode));\r\n  if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)\r\n  {\r\n    assert_param(IS_LL_ADC_MULTI_DMA_TRANSFER(ADC_CommonInitStruct->MultiDMATransfer));\r\n    assert_param(IS_LL_ADC_MULTI_TWOSMP_DELAY(ADC_CommonInitStruct->MultiTwoSamplingDelay));\r\n  }\r\n#endif /* ADC_MULTIMODE_SUPPORT */\r\n\r\n  /* Note: Hardware constraint (refer to description of functions             */\r\n  /*       \"LL_ADC_SetCommonXXX()\" and \"LL_ADC_SetMultiXXX()\"):               */\r\n  /*       On this STM32 series, setting of these features is conditioned to  */\r\n  /*       ADC state:                                                         */\r\n  /*       All ADC instances of the ADC common group must be disabled.        */\r\n  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)\r\n  {\r\n    /* Configuration of ADC hierarchical scope:                               */\r\n    /*  - common to several ADC                                               */\r\n    /*    (all ADC instances belonging to the same ADC common instance)       */\r\n    /*    - Set ADC clock (conversion clock)                                  */\r\n    /*  - multimode (if several ADC instances available on the                */\r\n    /*    selected device)                                                    */\r\n    /*    - Set ADC multimode configuration                                   */\r\n    /*    - Set ADC multimode DMA transfer                                    */\r\n    /*    - Set ADC multimode: delay between 2 sampling phases                */\r\n#if defined(ADC_MULTIMODE_SUPPORT)\r\n    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)\r\n    {\r\n      MODIFY_REG(ADCxy_COMMON->CCR,\r\n                 ADC_CCR_CKMODE\r\n                 | ADC_CCR_PRESC\r\n                 | ADC_CCR_DUAL\r\n                 | ADC_CCR_MDMA\r\n                 | ADC_CCR_DELAY\r\n                 ,\r\n                 ADC_CommonInitStruct->CommonClock\r\n                 | ADC_CommonInitStruct->Multimode\r\n                 | ADC_CommonInitStruct->MultiDMATransfer\r\n                 | ADC_CommonInitStruct->MultiTwoSamplingDelay\r\n                );\r\n    }\r\n    else\r\n    {\r\n      MODIFY_REG(ADCxy_COMMON->CCR,\r\n                 ADC_CCR_CKMODE\r\n                 | ADC_CCR_PRESC\r\n                 | ADC_CCR_DUAL\r\n                 | ADC_CCR_MDMA\r\n                 | ADC_CCR_DELAY\r\n                 ,\r\n                 ADC_CommonInitStruct->CommonClock\r\n                 | LL_ADC_MULTI_INDEPENDENT\r\n                );\r\n    }\r\n#else\r\n    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct->CommonClock);\r\n#endif\r\n  }\r\n  else\r\n  {\r\n    /* Initialization error: One or several ADC instances belonging to        */\r\n    /* the same ADC common instance are not disabled.                         */\r\n    status = ERROR;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Set each @ref LL_ADC_CommonInitTypeDef field to default value.\r\n  * @param  ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure\r\n  *                              whose fields will be set to default values.\r\n  * @retval None\r\n  */\r\nvoid LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)\r\n{\r\n  /* Set ADC_CommonInitStruct fields to default values */\r\n  /* Set fields of ADC common */\r\n  /* (all ADC instances belonging to the same ADC common instance) */\r\n  ADC_CommonInitStruct->CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;\r\n\r\n#if defined(ADC_MULTIMODE_SUPPORT)\r\n  /* Set fields of ADC multimode */\r\n  ADC_CommonInitStruct->Multimode             = LL_ADC_MULTI_INDEPENDENT;\r\n  ADC_CommonInitStruct->MultiDMATransfer      = LL_ADC_MULTI_REG_DMA_EACH_ADC;\r\n  ADC_CommonInitStruct->MultiTwoSamplingDelay = LL_ADC_MULTI_TWOSMP_DELAY_1CYCLE;\r\n#endif /* ADC_MULTIMODE_SUPPORT */\r\n}\r\n\r\n/**\r\n  * @brief  De-initialize registers of the selected ADC instance\r\n  *         to their default reset values.\r\n  * @note   To reset all ADC instances quickly (perform a hard reset),\r\n  *         use function @ref LL_ADC_CommonDeInit().\r\n  * @note   If this functions returns error status, it means that ADC instance\r\n  *         is in an unknown state.\r\n  *         In this case, perform a hard reset using high level\r\n  *         clock source RCC ADC reset.\r\n  *         Caution: On this STM32 series, if several ADC instances are available\r\n  *         on the selected device, RCC ADC reset will reset\r\n  *         all ADC instances belonging to the common ADC instance.\r\n  *         Refer to function @ref LL_ADC_CommonDeInit().\r\n  * @param  ADCx ADC instance\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: ADC registers are de-initialized\r\n  *          - ERROR: ADC registers are not de-initialized\r\n  */\r\nErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  __IO uint32_t timeout_cpu_cycles = 0UL;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_ADC_ALL_INSTANCE(ADCx));\r\n\r\n  /* Disable ADC instance if not already disabled.                            */\r\n  if (LL_ADC_IsEnabled(ADCx) == 1UL)\r\n  {\r\n    /* Set ADC group regular trigger source to SW start to ensure to not      */\r\n    /* have an external trigger event occurring during the conversion stop    */\r\n    /* ADC disable process.                                                   */\r\n    LL_ADC_REG_SetTriggerSource(ADCx, LL_ADC_REG_TRIG_SOFTWARE);\r\n\r\n    /* Stop potential ADC conversion on going on ADC group regular.           */\r\n    if (LL_ADC_REG_IsConversionOngoing(ADCx) != 0UL)\r\n    {\r\n      if (LL_ADC_REG_IsStopConversionOngoing(ADCx) == 0UL)\r\n      {\r\n        LL_ADC_REG_StopConversion(ADCx);\r\n      }\r\n    }\r\n\r\n    /* Set ADC group injected trigger source to SW start to ensure to not     */\r\n    /* have an external trigger event occurring during the conversion stop    */\r\n    /* ADC disable process.                                                   */\r\n    LL_ADC_INJ_SetTriggerSource(ADCx, LL_ADC_INJ_TRIG_SOFTWARE);\r\n\r\n    /* Stop potential ADC conversion on going on ADC group injected.          */\r\n    if (LL_ADC_INJ_IsConversionOngoing(ADCx) != 0UL)\r\n    {\r\n      if (LL_ADC_INJ_IsStopConversionOngoing(ADCx) == 0UL)\r\n      {\r\n        LL_ADC_INJ_StopConversion(ADCx);\r\n      }\r\n    }\r\n\r\n    /* Wait for ADC conversions are effectively stopped                       */\r\n    timeout_cpu_cycles = ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES;\r\n    while ((LL_ADC_REG_IsStopConversionOngoing(ADCx)\r\n            | LL_ADC_INJ_IsStopConversionOngoing(ADCx)) == 1UL)\r\n    {\r\n      timeout_cpu_cycles--;\r\n      if (timeout_cpu_cycles == 0UL)\r\n      {\r\n        /* Time-out error */\r\n        status = ERROR;\r\n        break;\r\n      }\r\n    }\r\n\r\n    /* Flush group injected contexts queue (register JSQR):                   */\r\n    /* Note: Bit JQM must be set to empty the contexts queue (otherwise       */\r\n    /*       contexts queue is maintained with the last active context).      */\r\n    LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY);\r\n\r\n    /* Disable the ADC instance */\r\n    LL_ADC_Disable(ADCx);\r\n\r\n    /* Wait for ADC instance is effectively disabled */\r\n    timeout_cpu_cycles = ADC_TIMEOUT_DISABLE_CPU_CYCLES;\r\n    while (LL_ADC_IsDisableOngoing(ADCx) == 1UL)\r\n    {\r\n      timeout_cpu_cycles--;\r\n      if (timeout_cpu_cycles == 0UL)\r\n      {\r\n        /* Time-out error */\r\n        status = ERROR;\r\n        break;\r\n      }\r\n    }\r\n  }\r\n\r\n  /* Check whether ADC state is compliant with expected state */\r\n  if (READ_BIT(ADCx->CR,\r\n               (ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART\r\n                | ADC_CR_ADDIS | ADC_CR_ADEN)\r\n              )\r\n      == 0UL)\r\n  {\r\n    /* ========== Reset ADC registers ========== */\r\n    /* Reset register IER */\r\n    CLEAR_BIT(ADCx->IER,\r\n              (LL_ADC_IT_ADRDY\r\n               | LL_ADC_IT_EOC\r\n               | LL_ADC_IT_EOS\r\n               | LL_ADC_IT_OVR\r\n               | LL_ADC_IT_EOSMP\r\n               | LL_ADC_IT_JEOC\r\n               | LL_ADC_IT_JEOS\r\n               | LL_ADC_IT_JQOVF\r\n               | LL_ADC_IT_AWD1\r\n               | LL_ADC_IT_AWD2\r\n               | LL_ADC_IT_AWD3\r\n              )\r\n             );\r\n\r\n    /* Reset register ISR */\r\n    SET_BIT(ADCx->ISR,\r\n            (LL_ADC_FLAG_ADRDY\r\n             | LL_ADC_FLAG_EOC\r\n             | LL_ADC_FLAG_EOS\r\n             | LL_ADC_FLAG_OVR\r\n             | LL_ADC_FLAG_EOSMP\r\n             | LL_ADC_FLAG_JEOC\r\n             | LL_ADC_FLAG_JEOS\r\n             | LL_ADC_FLAG_JQOVF\r\n             | LL_ADC_FLAG_AWD1\r\n             | LL_ADC_FLAG_AWD2\r\n             | LL_ADC_FLAG_AWD3\r\n            )\r\n           );\r\n\r\n    /* Reset register CR */\r\n    /*  - Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,  */\r\n    /*    ADC_CR_ADCAL, ADC_CR_ADDIS, ADC_CR_ADEN are in                      */\r\n    /*    access mode \"read-set\": no direct reset applicable.                 */\r\n    /*  - Reset Calibration mode to default setting (single ended).           */\r\n    /*  - Disable ADC internal voltage regulator.                             */\r\n    /*  - Enable ADC deep power down.                                         */\r\n    /*    Note: ADC internal voltage regulator disable and ADC deep power     */\r\n    /*          down enable are conditioned to ADC state disabled:            */\r\n    /*          already done above.                                           */\r\n    CLEAR_BIT(ADCx->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);\r\n    SET_BIT(ADCx->CR, ADC_CR_DEEPPWD);\r\n\r\n    /* Reset register CFGR */\r\n    MODIFY_REG(ADCx->CFGR,\r\n               (ADC_CFGR_AWD1CH  | ADC_CFGR_JAUTO   | ADC_CFGR_JAWD1EN\r\n                | ADC_CFGR_AWD1EN  | ADC_CFGR_AWD1SGL | ADC_CFGR_JQM\r\n                | ADC_CFGR_JDISCEN | ADC_CFGR_DISCNUM | ADC_CFGR_DISCEN\r\n                | ADC_CFGR_AUTDLY  | ADC_CFGR_CONT    | ADC_CFGR_OVRMOD\r\n                | ADC_CFGR_EXTEN   | ADC_CFGR_EXTSEL  | ADC_CFGR_ALIGN\r\n                | ADC_CFGR_RES     | ADC_CFGR_DMACFG  | ADC_CFGR_DMAEN),\r\n               ADC_CFGR_JQDIS\r\n              );\r\n\r\n    /* Reset register CFGR2 */\r\n    CLEAR_BIT(ADCx->CFGR2,\r\n              (ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS | ADC_CFGR2_OVSS\r\n               | ADC_CFGR2_SWTRIG | ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG\r\n               | ADC_CFGR2_GCOMP\r\n               | ADC_CFGR2_OVSR   | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE)\r\n             );\r\n\r\n    /* Reset register SMPR1 */\r\n    CLEAR_BIT(ADCx->SMPR1,\r\n              (ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7\r\n               | ADC_SMPR1_SMP6 | ADC_SMPR1_SMP5 | ADC_SMPR1_SMP4\r\n               | ADC_SMPR1_SMP3 | ADC_SMPR1_SMP2 | ADC_SMPR1_SMP1)\r\n             );\r\n\r\n    /* Reset register SMPR2 */\r\n    CLEAR_BIT(ADCx->SMPR2,\r\n              (ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16\r\n               | ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13\r\n               | ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10)\r\n             );\r\n\r\n    /* Reset register TR1 */\r\n    MODIFY_REG(ADCx->TR1, ADC_TR1_AWDFILT | ADC_TR1_HT1 | ADC_TR1_LT1, ADC_TR1_HT1);\r\n\r\n    /* Reset register TR2 */\r\n    MODIFY_REG(ADCx->TR2, ADC_TR2_HT2 | ADC_TR2_LT2, ADC_TR2_HT2);\r\n\r\n    /* Reset register TR3 */\r\n    MODIFY_REG(ADCx->TR3, ADC_TR3_HT3 | ADC_TR3_LT3, ADC_TR3_HT3);\r\n\r\n    /* Reset register SQR1 */\r\n    CLEAR_BIT(ADCx->SQR1,\r\n              (ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2\r\n               | ADC_SQR1_SQ1 | ADC_SQR1_L)\r\n             );\r\n\r\n    /* Reset register SQR2 */\r\n    CLEAR_BIT(ADCx->SQR2,\r\n              (ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7\r\n               | ADC_SQR2_SQ6 | ADC_SQR2_SQ5)\r\n             );\r\n\r\n    /* Reset register SQR3 */\r\n    CLEAR_BIT(ADCx->SQR3,\r\n              (ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12\r\n               | ADC_SQR3_SQ11 | ADC_SQR3_SQ10)\r\n             );\r\n\r\n    /* Reset register SQR4 */\r\n    CLEAR_BIT(ADCx->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);\r\n\r\n    /* Reset register JSQR */\r\n    CLEAR_BIT(ADCx->JSQR,\r\n              (ADC_JSQR_JL\r\n               | ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN\r\n               | ADC_JSQR_JSQ4    | ADC_JSQR_JSQ3\r\n               | ADC_JSQR_JSQ2    | ADC_JSQR_JSQ1)\r\n             );\r\n\r\n    /* Reset register DR */\r\n    /* Note: bits in access mode read only, no direct reset applicable */\r\n\r\n    /* Reset register OFR1 */\r\n    CLEAR_BIT(ADCx->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1 | ADC_OFR1_SATEN | ADC_OFR1_OFFSETPOS);\r\n    /* Reset register OFR2 */\r\n    CLEAR_BIT(ADCx->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2 | ADC_OFR2_SATEN | ADC_OFR2_OFFSETPOS);\r\n    /* Reset register OFR3 */\r\n    CLEAR_BIT(ADCx->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3 | ADC_OFR3_SATEN | ADC_OFR3_OFFSETPOS);\r\n    /* Reset register OFR4 */\r\n    CLEAR_BIT(ADCx->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4 | ADC_OFR4_SATEN | ADC_OFR4_OFFSETPOS);\r\n\r\n    /* Reset registers JDR1, JDR2, JDR3, JDR4 */\r\n    /* Note: bits in access mode read only, no direct reset applicable */\r\n\r\n    /* Reset register AWD2CR */\r\n    CLEAR_BIT(ADCx->AWD2CR, ADC_AWD2CR_AWD2CH);\r\n\r\n    /* Reset register AWD3CR */\r\n    CLEAR_BIT(ADCx->AWD3CR, ADC_AWD3CR_AWD3CH);\r\n\r\n    /* Reset register DIFSEL */\r\n    CLEAR_BIT(ADCx->DIFSEL, ADC_DIFSEL_DIFSEL);\r\n\r\n    /* Reset register CALFACT */\r\n    CLEAR_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);\r\n\r\n    /* Reset register GCOMP */\r\n    CLEAR_BIT(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF);\r\n  }\r\n  else\r\n  {\r\n    /* ADC instance is in an unknown state */\r\n    /* Need to performing a hard reset of ADC instance, using high level      */\r\n    /* clock source RCC ADC reset.                                            */\r\n    /* Caution: On this STM32 series, if several ADC instances are available  */\r\n    /*          on the selected device, RCC ADC reset will reset              */\r\n    /*          all ADC instances belonging to the common ADC instance.       */\r\n    /* Caution: On this STM32 series, if several ADC instances are available  */\r\n    /*          on the selected device, RCC ADC reset will reset              */\r\n    /*          all ADC instances belonging to the common ADC instance.       */\r\n    status = ERROR;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Initialize some features of ADC instance.\r\n  * @note   These parameters have an impact on ADC scope: ADC instance.\r\n  *         Affects both group regular and group injected (availability\r\n  *         of ADC group injected depends on STM32 families).\r\n  *         Refer to corresponding unitary functions into\r\n  *         @ref ADC_LL_EF_Configuration_ADC_Instance .\r\n  * @note   The setting of these parameters by function @ref LL_ADC_Init()\r\n  *         is conditioned to ADC state:\r\n  *         ADC instance must be disabled.\r\n  *         This condition is applied to all ADC features, for efficiency\r\n  *         and compatibility over all STM32 families. However, the different\r\n  *         features can be set under different ADC state conditions\r\n  *         (setting possible with ADC enabled without conversion on going,\r\n  *         ADC enabled with conversion on going, ...)\r\n  *         Each feature can be updated afterwards with a unitary function\r\n  *         and potentially with ADC in a different state than disabled,\r\n  *         refer to description of each function for setting\r\n  *         conditioned to ADC state.\r\n  * @note   After using this function, some other features must be configured\r\n  *         using LL unitary functions.\r\n  *         The minimum configuration remaining to be done is:\r\n  *          - Set ADC group regular or group injected sequencer:\r\n  *            map channel on the selected sequencer rank.\r\n  *            Refer to function @ref LL_ADC_REG_SetSequencerRanks().\r\n  *          - Set ADC channel sampling time\r\n  *            Refer to function LL_ADC_SetChannelSamplingTime();\r\n  * @param  ADCx ADC instance\r\n  * @param  ADC_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: ADC registers are initialized\r\n  *          - ERROR: ADC registers are not initialized\r\n  */\r\nErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_ADC_ALL_INSTANCE(ADCx));\r\n\r\n  assert_param(IS_LL_ADC_RESOLUTION(ADC_InitStruct->Resolution));\r\n  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));\r\n  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));\r\n\r\n  /* Note: Hardware constraint (refer to description of this function):       */\r\n  /*       ADC instance must be disabled.                                     */\r\n  if (LL_ADC_IsEnabled(ADCx) == 0UL)\r\n  {\r\n    /* Configuration of ADC hierarchical scope:                               */\r\n    /*  - ADC instance                                                        */\r\n    /*    - Set ADC data resolution                                           */\r\n    /*    - Set ADC conversion data alignment                                 */\r\n    /*    - Set ADC low power mode                                            */\r\n    MODIFY_REG(ADCx->CFGR,\r\n               ADC_CFGR_RES\r\n               | ADC_CFGR_ALIGN\r\n               | ADC_CFGR_AUTDLY\r\n               ,\r\n               ADC_InitStruct->Resolution\r\n               | ADC_InitStruct->DataAlignment\r\n               | ADC_InitStruct->LowPowerMode\r\n              );\r\n\r\n  }\r\n  else\r\n  {\r\n    /* Initialization error: ADC instance is not disabled. */\r\n    status = ERROR;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Set each @ref LL_ADC_InitTypeDef field to default value.\r\n  * @param  ADC_InitStruct Pointer to a @ref LL_ADC_InitTypeDef structure\r\n  *                        whose fields will be set to default values.\r\n  * @retval None\r\n  */\r\nvoid LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct)\r\n{\r\n  /* Set ADC_InitStruct fields to default values */\r\n  /* Set fields of ADC instance */\r\n  ADC_InitStruct->Resolution    = LL_ADC_RESOLUTION_12B;\r\n  ADC_InitStruct->DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;\r\n  ADC_InitStruct->LowPowerMode  = LL_ADC_LP_MODE_NONE;\r\n\r\n}\r\n\r\n/**\r\n  * @brief  Initialize some features of ADC group regular.\r\n  * @note   These parameters have an impact on ADC scope: ADC group regular.\r\n  *         Refer to corresponding unitary functions into\r\n  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular\r\n  *         (functions with prefix \"REG\").\r\n  * @note   The setting of these parameters by function @ref LL_ADC_Init()\r\n  *         is conditioned to ADC state:\r\n  *         ADC instance must be disabled.\r\n  *         This condition is applied to all ADC features, for efficiency\r\n  *         and compatibility over all STM32 families. However, the different\r\n  *         features can be set under different ADC state conditions\r\n  *         (setting possible with ADC enabled without conversion on going,\r\n  *         ADC enabled with conversion on going, ...)\r\n  *         Each feature can be updated afterwards with a unitary function\r\n  *         and potentially with ADC in a different state than disabled,\r\n  *         refer to description of each function for setting\r\n  *         conditioned to ADC state.\r\n  * @note   After using this function, other features must be configured\r\n  *         using LL unitary functions.\r\n  *         The minimum configuration remaining to be done is:\r\n  *          - Set ADC group regular or group injected sequencer:\r\n  *            map channel on the selected sequencer rank.\r\n  *            Refer to function @ref LL_ADC_REG_SetSequencerRanks().\r\n  *          - Set ADC channel sampling time\r\n  *            Refer to function LL_ADC_SetChannelSamplingTime();\r\n  * @param  ADCx ADC instance\r\n  * @param  ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: ADC registers are initialized\r\n  *          - ERROR: ADC registers are not initialized\r\n  */\r\nErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_ADC_ALL_INSTANCE(ADCx));\r\n  assert_param(IS_LL_ADC_REG_TRIG_SOURCE(ADCx, ADC_REG_InitStruct->TriggerSource));\r\n  assert_param(IS_LL_ADC_REG_SEQ_SCAN_LENGTH(ADC_REG_InitStruct->SequencerLength));\r\n  if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)\r\n  {\r\n    assert_param(IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(ADC_REG_InitStruct->SequencerDiscont));\r\n\r\n    /* ADC group regular continuous mode and discontinuous mode                 */\r\n    /* can not be enabled simultenaeously                                       */\r\n    assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)\r\n                 || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));\r\n  }\r\n  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));\r\n  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));\r\n  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));\r\n\r\n  /* Note: Hardware constraint (refer to description of this function):       */\r\n  /*       ADC instance must be disabled.                                     */\r\n  if (LL_ADC_IsEnabled(ADCx) == 0UL)\r\n  {\r\n    /* Configuration of ADC hierarchical scope:                               */\r\n    /*  - ADC group regular                                                   */\r\n    /*    - Set ADC group regular trigger source                              */\r\n    /*    - Set ADC group regular sequencer length                            */\r\n    /*    - Set ADC group regular sequencer discontinuous mode                */\r\n    /*    - Set ADC group regular continuous mode                             */\r\n    /*    - Set ADC group regular conversion data transfer: no transfer or    */\r\n    /*      transfer by DMA, and DMA requests mode                            */\r\n    /*    - Set ADC group regular overrun behavior                            */\r\n    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */\r\n    /*       setting of trigger source to SW start.                           */\r\n    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)\r\n    {\r\n      MODIFY_REG(ADCx->CFGR,\r\n                 ADC_CFGR_EXTSEL\r\n                 | ADC_CFGR_EXTEN\r\n                 | ADC_CFGR_DISCEN\r\n                 | ADC_CFGR_DISCNUM\r\n                 | ADC_CFGR_CONT\r\n                 | ADC_CFGR_DMAEN\r\n                 | ADC_CFGR_DMACFG\r\n                 | ADC_CFGR_OVRMOD\r\n                 ,\r\n                 ADC_REG_InitStruct->TriggerSource\r\n                 | ADC_REG_InitStruct->SequencerDiscont\r\n                 | ADC_REG_InitStruct->ContinuousMode\r\n                 | ADC_REG_InitStruct->DMATransfer\r\n                 | ADC_REG_InitStruct->Overrun\r\n                );\r\n    }\r\n    else\r\n    {\r\n      MODIFY_REG(ADCx->CFGR,\r\n                 ADC_CFGR_EXTSEL\r\n                 | ADC_CFGR_EXTEN\r\n                 | ADC_CFGR_DISCEN\r\n                 | ADC_CFGR_DISCNUM\r\n                 | ADC_CFGR_CONT\r\n                 | ADC_CFGR_DMAEN\r\n                 | ADC_CFGR_DMACFG\r\n                 | ADC_CFGR_OVRMOD\r\n                 ,\r\n                 ADC_REG_InitStruct->TriggerSource\r\n                 | LL_ADC_REG_SEQ_DISCONT_DISABLE\r\n                 | ADC_REG_InitStruct->ContinuousMode\r\n                 | ADC_REG_InitStruct->DMATransfer\r\n                 | ADC_REG_InitStruct->Overrun\r\n                );\r\n    }\r\n\r\n    /* Set ADC group regular sequencer length and scan direction */\r\n    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);\r\n  }\r\n  else\r\n  {\r\n    /* Initialization error: ADC instance is not disabled. */\r\n    status = ERROR;\r\n  }\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Set each @ref LL_ADC_REG_InitTypeDef field to default value.\r\n  * @param  ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure\r\n  *                            whose fields will be set to default values.\r\n  * @retval None\r\n  */\r\nvoid LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)\r\n{\r\n  /* Set ADC_REG_InitStruct fields to default values */\r\n  /* Set fields of ADC group regular */\r\n  /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by      */\r\n  /*       setting of trigger source to SW start.                             */\r\n  ADC_REG_InitStruct->TriggerSource    = LL_ADC_REG_TRIG_SOFTWARE;\r\n  ADC_REG_InitStruct->SequencerLength  = LL_ADC_REG_SEQ_SCAN_DISABLE;\r\n  ADC_REG_InitStruct->SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;\r\n  ADC_REG_InitStruct->ContinuousMode   = LL_ADC_REG_CONV_SINGLE;\r\n  ADC_REG_InitStruct->DMATransfer      = LL_ADC_REG_DMA_TRANSFER_NONE;\r\n  ADC_REG_InitStruct->Overrun          = LL_ADC_REG_OVR_DATA_OVERWRITTEN;\r\n}\r\n\r\n/**\r\n  * @brief  Initialize some features of ADC group injected.\r\n  * @note   These parameters have an impact on ADC scope: ADC group injected.\r\n  *         Refer to corresponding unitary functions into\r\n  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular\r\n  *         (functions with prefix \"INJ\").\r\n  * @note   The setting of these parameters by function @ref LL_ADC_Init()\r\n  *         is conditioned to ADC state:\r\n  *         ADC instance must be disabled.\r\n  *         This condition is applied to all ADC features, for efficiency\r\n  *         and compatibility over all STM32 families. However, the different\r\n  *         features can be set under different ADC state conditions\r\n  *         (setting possible with ADC enabled without conversion on going,\r\n  *         ADC enabled with conversion on going, ...)\r\n  *         Each feature can be updated afterwards with a unitary function\r\n  *         and potentially with ADC in a different state than disabled,\r\n  *         refer to description of each function for setting\r\n  *         conditioned to ADC state.\r\n  * @note   After using this function, other features must be configured\r\n  *         using LL unitary functions.\r\n  *         The minimum configuration remaining to be done is:\r\n  *          - Set ADC group injected sequencer:\r\n  *            map channel on the selected sequencer rank.\r\n  *            Refer to function @ref LL_ADC_INJ_SetSequencerRanks().\r\n  *          - Set ADC channel sampling time\r\n  *            Refer to function LL_ADC_SetChannelSamplingTime();\r\n  * @note   Caution if feature ADC group injected contexts queue is enabled\r\n  *         (refer to with function @ref LL_ADC_INJ_SetQueueMode() ):\r\n  *         using successively several times this function will appear as\r\n  *         having no effect.\r\n  *         To set several features of ADC group injected, use\r\n  *         function @ref LL_ADC_INJ_ConfigQueueContext().\r\n  * @param  ADCx ADC instance\r\n  * @param  ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: ADC registers are initialized\r\n  *          - ERROR: ADC registers are not initialized\r\n  */\r\nErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_ADC_ALL_INSTANCE(ADCx));\r\n  assert_param(IS_LL_ADC_INJ_TRIG_SOURCE(ADCx, ADC_INJ_InitStruct->TriggerSource));\r\n  assert_param(IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(ADC_INJ_InitStruct->SequencerLength));\r\n  if (ADC_INJ_InitStruct->SequencerLength != LL_ADC_INJ_SEQ_SCAN_DISABLE)\r\n  {\r\n    assert_param(IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(ADC_INJ_InitStruct->SequencerDiscont));\r\n  }\r\n  assert_param(IS_LL_ADC_INJ_TRIG_AUTO(ADC_INJ_InitStruct->TrigAuto));\r\n\r\n  /* Note: Hardware constraint (refer to description of this function):       */\r\n  /*       ADC instance must be disabled.                                     */\r\n  if (LL_ADC_IsEnabled(ADCx) == 0UL)\r\n  {\r\n    /* Configuration of ADC hierarchical scope:                               */\r\n    /*  - ADC group injected                                                  */\r\n    /*    - Set ADC group injected trigger source                             */\r\n    /*    - Set ADC group injected sequencer length                           */\r\n    /*    - Set ADC group injected sequencer discontinuous mode               */\r\n    /*    - Set ADC group injected conversion trigger: independent or         */\r\n    /*      from ADC group regular                                            */\r\n    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */\r\n    /*       setting of trigger source to SW start.                           */\r\n    if (ADC_INJ_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)\r\n    {\r\n      MODIFY_REG(ADCx->CFGR,\r\n                 ADC_CFGR_JDISCEN\r\n                 | ADC_CFGR_JAUTO\r\n                 ,\r\n                 ADC_INJ_InitStruct->SequencerDiscont\r\n                 | ADC_INJ_InitStruct->TrigAuto\r\n                );\r\n    }\r\n    else\r\n    {\r\n      MODIFY_REG(ADCx->CFGR,\r\n                 ADC_CFGR_JDISCEN\r\n                 | ADC_CFGR_JAUTO\r\n                 ,\r\n                 LL_ADC_REG_SEQ_DISCONT_DISABLE\r\n                 | ADC_INJ_InitStruct->TrigAuto\r\n                );\r\n    }\r\n\r\n    MODIFY_REG(ADCx->JSQR,\r\n               ADC_JSQR_JEXTSEL\r\n               | ADC_JSQR_JEXTEN\r\n               | ADC_JSQR_JL\r\n               ,\r\n               ADC_INJ_InitStruct->TriggerSource\r\n               | ADC_INJ_InitStruct->SequencerLength\r\n              );\r\n  }\r\n  else\r\n  {\r\n    /* Initialization error: ADC instance is not disabled. */\r\n    status = ERROR;\r\n  }\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Set each @ref LL_ADC_INJ_InitTypeDef field to default value.\r\n  * @param  ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure\r\n  *                            whose fields will be set to default values.\r\n  * @retval None\r\n  */\r\nvoid LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)\r\n{\r\n  /* Set ADC_INJ_InitStruct fields to default values */\r\n  /* Set fields of ADC group injected */\r\n  ADC_INJ_InitStruct->TriggerSource    = LL_ADC_INJ_TRIG_SOFTWARE;\r\n  ADC_INJ_InitStruct->SequencerLength  = LL_ADC_INJ_SEQ_SCAN_DISABLE;\r\n  ADC_INJ_InitStruct->SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE;\r\n  ADC_INJ_InitStruct->TrigAuto         = LL_ADC_INJ_TRIG_INDEPENDENT;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* ADC1 || ADC2 || ADC3 || ADC4 || ADC5 */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* USE_FULL_LL_DRIVER */\r\n"},{"name":"stm32g4xx_ll_dma.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_ll_dma.c\r\n  * @author  MCD Application Team\r\n  * @brief   DMA LL module driver.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n\r\n#if defined(USE_FULL_LL_DRIVER)\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_ll_dma.h\"\r\n#include \"stm32g4xx_ll_bus.h\"\r\n#ifdef  USE_FULL_ASSERT\r\n#include \"stm32_assert.h\"\r\n#else\r\n#define assert_param(expr) ((void)0U)\r\n#endif /* USE_FULL_ASSERT */\r\n\r\n/** @addtogroup STM32G4xx_LL_Driver\r\n  * @{\r\n  */\r\n\r\n#if defined (DMA1) || defined (DMA2)\r\n\r\n/** @defgroup DMA_LL DMA\r\n  * @{\r\n  */\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/* Private macros ------------------------------------------------------------*/\r\n/** @addtogroup DMA_LL_Private_Macros\r\n  * @{\r\n  */\r\n#define IS_LL_DMA_DIRECTION(__VALUE__)          (((__VALUE__) == LL_DMA_DIRECTION_PERIPH_TO_MEMORY) || \\\r\n                                                 ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) || \\\r\n                                                 ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_MEMORY))\r\n\r\n#define IS_LL_DMA_MODE(__VALUE__)               (((__VALUE__) == LL_DMA_MODE_NORMAL) || \\\r\n                                                 ((__VALUE__) == LL_DMA_MODE_CIRCULAR))\r\n\r\n#define IS_LL_DMA_PERIPHINCMODE(__VALUE__)      (((__VALUE__) == LL_DMA_PERIPH_INCREMENT) || \\\r\n                                                 ((__VALUE__) == LL_DMA_PERIPH_NOINCREMENT))\r\n\r\n#define IS_LL_DMA_MEMORYINCMODE(__VALUE__)      (((__VALUE__) == LL_DMA_MEMORY_INCREMENT) || \\\r\n                                                 ((__VALUE__) == LL_DMA_MEMORY_NOINCREMENT))\r\n\r\n#define IS_LL_DMA_PERIPHDATASIZE(__VALUE__)     (((__VALUE__) == LL_DMA_PDATAALIGN_BYTE)      || \\\r\n                                                 ((__VALUE__) == LL_DMA_PDATAALIGN_HALFWORD)  || \\\r\n                                                 ((__VALUE__) == LL_DMA_PDATAALIGN_WORD))\r\n\r\n#define IS_LL_DMA_MEMORYDATASIZE(__VALUE__)     (((__VALUE__) == LL_DMA_MDATAALIGN_BYTE)      || \\\r\n                                                 ((__VALUE__) == LL_DMA_MDATAALIGN_HALFWORD)  || \\\r\n                                                 ((__VALUE__) == LL_DMA_MDATAALIGN_WORD))\r\n\r\n#define IS_LL_DMA_NBDATA(__VALUE__)             ((__VALUE__)  <= (uint32_t)0x0000FFFFU)\r\n\r\n#define IS_LL_DMA_PERIPHREQUEST(__VALUE__)      ((__VALUE__) <= 115U)\r\n\r\n#define IS_LL_DMA_PRIORITY(__VALUE__)           (((__VALUE__) == LL_DMA_PRIORITY_LOW)    || \\\r\n                                                 ((__VALUE__) == LL_DMA_PRIORITY_MEDIUM) || \\\r\n                                                 ((__VALUE__) == LL_DMA_PRIORITY_HIGH)   || \\\r\n                                                 ((__VALUE__) == LL_DMA_PRIORITY_VERYHIGH))\r\n\r\n#if defined (DMA1_Channel8)\r\n#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL)  ((((INSTANCE) == DMA1) && \\\r\n                                                             (((CHANNEL) == LL_DMA_CHANNEL_1) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_2) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_3) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_4) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_5) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_6) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_7) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_8))) || \\\r\n                                                            (((INSTANCE) == DMA2) && \\\r\n                                                             (((CHANNEL) == LL_DMA_CHANNEL_1) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_2) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_3) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_4) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_5) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_6) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_7) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_8))))\r\n#elif defined (DMA1_Channel6)\r\n#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL)  ((((INSTANCE) == DMA1) && \\\r\n                                                             (((CHANNEL) == LL_DMA_CHANNEL_1) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_2) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_3) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_4) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_5) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_6))) || \\\r\n                                                            (((INSTANCE) == DMA2) && \\\r\n                                                             (((CHANNEL) == LL_DMA_CHANNEL_1) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_2) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_3) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_4) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_5) || \\\r\n                                                              ((CHANNEL) == LL_DMA_CHANNEL_6))))\r\n#endif /* DMA1_Channel8 */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @addtogroup DMA_LL_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup DMA_LL_EF_Init\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  De-initialize the DMA registers to their default reset values.\r\n  * @param  DMAx DMAx Instance\r\n  * @param  Channel This parameter can be one of the following values:\r\n  *         @arg @ref LL_DMA_CHANNEL_1\r\n  *         @arg @ref LL_DMA_CHANNEL_2\r\n  *         @arg @ref LL_DMA_CHANNEL_3\r\n  *         @arg @ref LL_DMA_CHANNEL_4\r\n  *         @arg @ref LL_DMA_CHANNEL_5\r\n  *         @arg @ref LL_DMA_CHANNEL_6\r\n  *         @arg @ref LL_DMA_CHANNEL_7 (*)\r\n  *         @arg @ref LL_DMA_CHANNEL_8 (*)\r\n  *         @arg @ref LL_DMA_CHANNEL_ALL\r\n  *         (*) Not on all G4 devices\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: DMA registers are de-initialized\r\n  *          - ERROR: DMA registers are not de-initialized\r\n  */\r\nuint32_t LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel)\r\n{\r\n  DMA_Channel_TypeDef *tmp;\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  /* Check the DMA Instance DMAx and Channel parameters*/\r\n  assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel) || (Channel == LL_DMA_CHANNEL_ALL));\r\n\r\n  if (Channel == LL_DMA_CHANNEL_ALL)\r\n  {\r\n    if (DMAx == DMA1)\r\n    {\r\n      /* Force reset of DMA clock */\r\n      LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA1);\r\n\r\n      /* Release reset of DMA clock */\r\n      LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA1);\r\n    }\r\n    else if (DMAx == DMA2)\r\n    {\r\n      /* Force reset of DMA clock */\r\n      LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA2);\r\n\r\n      /* Release reset of DMA clock */\r\n      LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA2);\r\n    }\r\n    else\r\n    {\r\n      status = ERROR;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    tmp = (DMA_Channel_TypeDef *)(__LL_DMA_GET_CHANNEL_INSTANCE(DMAx, Channel));\r\n\r\n    /* Disable the selected DMAx_Channely */\r\n    CLEAR_BIT(tmp->CCR, DMA_CCR_EN);\r\n\r\n    /* Reset DMAx_Channely control register */\r\n    WRITE_REG(tmp->CCR, 0U);\r\n\r\n    /* Reset DMAx_Channely remaining bytes register */\r\n    WRITE_REG(tmp->CNDTR, 0U);\r\n\r\n    /* Reset DMAx_Channely peripheral address register */\r\n    WRITE_REG(tmp->CPAR, 0U);\r\n\r\n    /* Reset DMAx_Channely memory address register */\r\n    WRITE_REG(tmp->CMAR, 0U);\r\n\r\n    /* Reset Request register field for DMAx Channel */\r\n    LL_DMA_SetPeriphRequest(DMAx, Channel, LL_DMAMUX_REQ_MEM2MEM);\r\n\r\n    if (Channel == LL_DMA_CHANNEL_1)\r\n    {\r\n      /* Reset interrupt pending bits for DMAx Channel1 */\r\n      LL_DMA_ClearFlag_GI1(DMAx);\r\n    }\r\n    else if (Channel == LL_DMA_CHANNEL_2)\r\n    {\r\n      /* Reset interrupt pending bits for DMAx Channel2 */\r\n      LL_DMA_ClearFlag_GI2(DMAx);\r\n    }\r\n    else if (Channel == LL_DMA_CHANNEL_3)\r\n    {\r\n      /* Reset interrupt pending bits for DMAx Channel3 */\r\n      LL_DMA_ClearFlag_GI3(DMAx);\r\n    }\r\n    else if (Channel == LL_DMA_CHANNEL_4)\r\n    {\r\n      /* Reset interrupt pending bits for DMAx Channel4 */\r\n      LL_DMA_ClearFlag_GI4(DMAx);\r\n    }\r\n    else if (Channel == LL_DMA_CHANNEL_5)\r\n    {\r\n      /* Reset interrupt pending bits for DMAx Channel5 */\r\n      LL_DMA_ClearFlag_GI5(DMAx);\r\n    }\r\n\r\n    else if (Channel == LL_DMA_CHANNEL_6)\r\n    {\r\n      /* Reset interrupt pending bits for DMAx Channel6 */\r\n      LL_DMA_ClearFlag_GI6(DMAx);\r\n    }\r\n#if defined (DMA1_Channel7)\r\n    else if (Channel == LL_DMA_CHANNEL_7)\r\n    {\r\n      /* Reset interrupt pending bits for DMAx Channel7 */\r\n      LL_DMA_ClearFlag_GI7(DMAx);\r\n    }\r\n#endif /* DMA1_Channel7 */\r\n#if defined (DMA1_Channel8)\r\n    else if (Channel == LL_DMA_CHANNEL_8)\r\n    {\r\n      /* Reset interrupt pending bits for DMAx Channel8 */\r\n      LL_DMA_ClearFlag_GI8(DMAx);\r\n    }\r\n#endif /* DMA1_Channel8 */\r\n    else\r\n    {\r\n      status = ERROR;\r\n    }\r\n  }\r\n\r\n  return (uint32_t)status;\r\n}\r\n\r\n/**\r\n  * @brief  Initialize the DMA registers according to the specified parameters in DMA_InitStruct.\r\n  * @note   To convert DMAx_Channely Instance to DMAx Instance and Channely, use helper macros :\r\n  *         @arg @ref __LL_DMA_GET_INSTANCE\r\n  *         @arg @ref __LL_DMA_GET_CHANNEL\r\n  * @param  DMAx DMAx Instance\r\n  * @param  Channel This parameter can be one of the following values:\r\n  *         @arg @ref LL_DMA_CHANNEL_1\r\n  *         @arg @ref LL_DMA_CHANNEL_2\r\n  *         @arg @ref LL_DMA_CHANNEL_3\r\n  *         @arg @ref LL_DMA_CHANNEL_4\r\n  *         @arg @ref LL_DMA_CHANNEL_5\r\n  *         @arg @ref LL_DMA_CHANNEL_6\r\n  *         @arg @ref LL_DMA_CHANNEL_7 (*)\r\n  *         @arg @ref LL_DMA_CHANNEL_8 (*)\r\n  *         (*) Not on all G4 devices\r\n  * @param  DMA_InitStruct pointer to a @ref LL_DMA_InitTypeDef structure.\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: DMA registers are initialized\r\n  *          - ERROR: Not applicable\r\n  */\r\nuint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)\r\n{\r\n  /* Check the DMA Instance DMAx and Channel parameters*/\r\n  assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel));\r\n\r\n  /* Check the DMA parameters from DMA_InitStruct */\r\n  assert_param(IS_LL_DMA_DIRECTION(DMA_InitStruct->Direction));\r\n  assert_param(IS_LL_DMA_MODE(DMA_InitStruct->Mode));\r\n  assert_param(IS_LL_DMA_PERIPHINCMODE(DMA_InitStruct->PeriphOrM2MSrcIncMode));\r\n  assert_param(IS_LL_DMA_MEMORYINCMODE(DMA_InitStruct->MemoryOrM2MDstIncMode));\r\n  assert_param(IS_LL_DMA_PERIPHDATASIZE(DMA_InitStruct->PeriphOrM2MSrcDataSize));\r\n  assert_param(IS_LL_DMA_MEMORYDATASIZE(DMA_InitStruct->MemoryOrM2MDstDataSize));\r\n  assert_param(IS_LL_DMA_NBDATA(DMA_InitStruct->NbData));\r\n  assert_param(IS_LL_DMA_PERIPHREQUEST(DMA_InitStruct->PeriphRequest));\r\n  assert_param(IS_LL_DMA_PRIORITY(DMA_InitStruct->Priority));\r\n\r\n  /*---------------------------- DMAx CCR Configuration ------------------------\r\n   * Configure DMAx_Channely: data transfer direction, data transfer mode,\r\n   *                          peripheral and memory increment mode,\r\n   *                          data size alignment and  priority level with parameters :\r\n   * - Direction:      DMA_CCR_DIR and DMA_CCR_MEM2MEM bits\r\n   * - Mode:           DMA_CCR_CIRC bit\r\n   * - PeriphOrM2MSrcIncMode:  DMA_CCR_PINC bit\r\n   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit\r\n   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits\r\n   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits\r\n   * - Priority:               DMA_CCR_PL[1:0] bits\r\n   */\r\n  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \\\r\n                        DMA_InitStruct->Mode                   | \\\r\n                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \\\r\n                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \\\r\n                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \\\r\n                        DMA_InitStruct->MemoryOrM2MDstDataSize | \\\r\n                        DMA_InitStruct->Priority);\r\n\r\n  /*-------------------------- DMAx CMAR Configuration -------------------------\r\n   * Configure the memory or destination base address with parameter :\r\n   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits\r\n   */\r\n  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);\r\n\r\n  /*-------------------------- DMAx CPAR Configuration -------------------------\r\n   * Configure the peripheral or source base address with parameter :\r\n   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits\r\n   */\r\n  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);\r\n\r\n  /*--------------------------- DMAx CNDTR Configuration -----------------------\r\n   * Configure the peripheral base address with parameter :\r\n   * - NbData: DMA_CNDTR_NDT[15:0] bits\r\n   */\r\n  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);\r\n\r\n  /*--------------------------- DMAMUXx CCR Configuration ----------------------\r\n   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :\r\n   * - PeriphRequest: DMA_CxCR[7:0] bits\r\n   */\r\n  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);\r\n\r\n  return (uint32_t)SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.\r\n  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.\r\n  * @retval None\r\n  */\r\nvoid LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)\r\n{\r\n  /* Set DMA_InitStruct fields to default values */\r\n  DMA_InitStruct->PeriphOrM2MSrcAddress  = (uint32_t)0x00000000U;\r\n  DMA_InitStruct->MemoryOrM2MDstAddress  = (uint32_t)0x00000000U;\r\n  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;\r\n  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;\r\n  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;\r\n  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;\r\n  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;\r\n  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;\r\n  DMA_InitStruct->NbData                 = (uint32_t)0x00000000U;\r\n  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;\r\n  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* DMA1 || DMA2 */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* USE_FULL_LL_DRIVER */\r\n\r\n"},{"name":"stm32g4xx_ll_exti.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_ll_exti.c\r\n  * @author  MCD Application Team\r\n  * @brief   EXTI LL module driver.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n#if defined(USE_FULL_LL_DRIVER)\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_ll_exti.h\"\r\n#ifdef  USE_FULL_ASSERT\r\n#include \"stm32_assert.h\"\r\n#else\r\n#define assert_param(expr) ((void)0U)\r\n#endif /* USE_FULL_ASSERT */\r\n\r\n/** @addtogroup STM32G4xx_LL_Driver\r\n  * @{\r\n  */\r\n\r\n#if defined (EXTI)\r\n\r\n/** @defgroup EXTI_LL EXTI\r\n  * @{\r\n  */\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/* Private macros ------------------------------------------------------------*/\r\n/** @addtogroup EXTI_LL_Private_Macros\r\n  * @{\r\n  */\r\n\r\n#define IS_LL_EXTI_LINE_0_31(__VALUE__)              (((__VALUE__) & ~LL_EXTI_LINE_ALL_0_31) == 0x00000000U)\r\n#define IS_LL_EXTI_LINE_32_63(__VALUE__)             (((__VALUE__) & ~LL_EXTI_LINE_ALL_32_63) == 0x00000000U)\r\n\r\n#define IS_LL_EXTI_MODE(__VALUE__)                   (((__VALUE__) == LL_EXTI_MODE_IT)            \\\r\n                                                      || ((__VALUE__) == LL_EXTI_MODE_EVENT)         \\\r\n                                                      || ((__VALUE__) == LL_EXTI_MODE_IT_EVENT))\r\n\r\n\r\n#define IS_LL_EXTI_TRIGGER(__VALUE__)                (((__VALUE__) == LL_EXTI_TRIGGER_NONE)       \\\r\n                                                      || ((__VALUE__) == LL_EXTI_TRIGGER_RISING)     \\\r\n                                                      || ((__VALUE__) == LL_EXTI_TRIGGER_FALLING)    \\\r\n                                                      || ((__VALUE__) == LL_EXTI_TRIGGER_RISING_FALLING))\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @addtogroup EXTI_LL_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup EXTI_LL_EF_Init\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  De-initialize the EXTI registers to their default reset values.\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - 0x00: EXTI registers are de-initialized\r\n  */\r\nuint32_t LL_EXTI_DeInit(void)\r\n{\r\n  /* Interrupt mask register set to default reset values */\r\n  LL_EXTI_WriteReg(IMR1,   0x1F840000U);\r\n  /* Event mask register set to default reset values */\r\n  LL_EXTI_WriteReg(EMR1,   0x00000000U);\r\n  /* Rising Trigger selection register set to default reset values */\r\n  LL_EXTI_WriteReg(RTSR1,  0x00000000U);\r\n  /* Falling Trigger selection register set to default reset values */\r\n  LL_EXTI_WriteReg(FTSR1,  0x00000000U);\r\n  /* Software interrupt event register set to default reset values */\r\n  LL_EXTI_WriteReg(SWIER1, 0x00000000U);\r\n  /* Pending register clear */\r\n  LL_EXTI_WriteReg(PR1,    0x007DFFFFU);\r\n\r\n  /* Interrupt mask register 2 set to default reset values */\r\n#if defined(LL_EXTI_LINE_32) && defined(LL_EXTI_LINE_33) && defined(LL_EXTI_LINE_35) && defined(LL_EXTI_LINE_42)\r\n  LL_EXTI_WriteReg(IMR2,        0x0000043CU);\r\n#else\r\n  LL_EXTI_WriteReg(IMR2,        0x00000034U);\r\n#endif /* LL_EXTI_LINE_xx */\r\n  /* Event mask register 2 set to default reset values */\r\n  LL_EXTI_WriteReg(EMR2,        0x00000000U);\r\n  /* Rising Trigger selection register 2 set to default reset values */\r\n  LL_EXTI_WriteReg(RTSR2,       0x00000000U);\r\n  /* Falling Trigger selection register 2 set to default reset values */\r\n  LL_EXTI_WriteReg(FTSR2,       0x00000000U);\r\n  /* Software interrupt event register 2 set to default reset values */\r\n  LL_EXTI_WriteReg(SWIER2,      0x00000000U);\r\n  /* Pending register 2 clear */\r\n  LL_EXTI_WriteReg(PR2,         0x00000078U);\r\n\r\n  return 0x00u;\r\n}\r\n\r\n/**\r\n  * @brief  Initialize the EXTI registers according to the specified parameters in EXTI_InitStruct.\r\n  * @param  EXTI_InitStruct pointer to a @ref LL_EXTI_InitTypeDef structure.\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - 0x00: EXTI registers are initialized\r\n  *          - any other value : wrong configuration\r\n  */\r\nuint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)\r\n{\r\n  uint32_t status = 0x00u;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));\r\n  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));\r\n  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));\r\n  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));\r\n\r\n  /* ENABLE LineCommand */\r\n  if (EXTI_InitStruct->LineCommand != DISABLE)\r\n  {\r\n    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));\r\n\r\n    /* Configure EXTI Lines in range from 0 to 31 */\r\n    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)\r\n    {\r\n      switch (EXTI_InitStruct->Mode)\r\n      {\r\n        case LL_EXTI_MODE_IT:\r\n          /* First Disable Event on provided Lines */\r\n          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);\r\n          /* Then Enable IT on provided Lines */\r\n          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);\r\n          break;\r\n        case LL_EXTI_MODE_EVENT:\r\n          /* First Disable IT on provided Lines */\r\n          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);\r\n          /* Then Enable Event on provided Lines */\r\n          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);\r\n          break;\r\n        case LL_EXTI_MODE_IT_EVENT:\r\n          /* Directly Enable IT on provided Lines */\r\n          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);\r\n          /* Directly Enable Event on provided Lines */\r\n          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);\r\n          break;\r\n        default:\r\n          status = 0x01u;\r\n          break;\r\n      }\r\n      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)\r\n      {\r\n        switch (EXTI_InitStruct->Trigger)\r\n        {\r\n          case LL_EXTI_TRIGGER_RISING:\r\n            /* First Disable Falling Trigger on provided Lines */\r\n            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);\r\n            /* Then Enable Rising Trigger on provided Lines */\r\n            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);\r\n            break;\r\n          case LL_EXTI_TRIGGER_FALLING:\r\n            /* First Disable Rising Trigger on provided Lines */\r\n            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);\r\n            /* Then Enable Falling Trigger on provided Lines */\r\n            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);\r\n            break;\r\n          case LL_EXTI_TRIGGER_RISING_FALLING:\r\n            /* Enable Rising Trigger on provided Lines */\r\n            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);\r\n            /* Enable Falling Trigger on provided Lines */\r\n            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);\r\n            break;\r\n          default:\r\n            status |= 0x02u;\r\n            break;\r\n        }\r\n      }\r\n    }\r\n    /* Configure EXTI Lines in range from 32 to 63 */\r\n    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)\r\n    {\r\n      switch (EXTI_InitStruct->Mode)\r\n      {\r\n        case LL_EXTI_MODE_IT:\r\n          /* First Disable Event on provided Lines */\r\n          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);\r\n          /* Then Enable IT on provided Lines */\r\n          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);\r\n          break;\r\n        case LL_EXTI_MODE_EVENT:\r\n          /* First Disable IT on provided Lines */\r\n          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);\r\n          /* Then Enable Event on provided Lines */\r\n          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);\r\n          break;\r\n        case LL_EXTI_MODE_IT_EVENT:\r\n          /* Directly Enable IT on provided Lines */\r\n          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);\r\n          /* Directly Enable IT on provided Lines */\r\n          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);\r\n          break;\r\n        default:\r\n          status |= 0x04u;\r\n          break;\r\n      }\r\n      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)\r\n      {\r\n        switch (EXTI_InitStruct->Trigger)\r\n        {\r\n          case LL_EXTI_TRIGGER_RISING:\r\n            /* First Disable Falling Trigger on provided Lines */\r\n            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);\r\n            /* Then Enable IT on provided Lines */\r\n            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);\r\n            break;\r\n          case LL_EXTI_TRIGGER_FALLING:\r\n            /* First Disable Rising Trigger on provided Lines */\r\n            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);\r\n            /* Then Enable Falling Trigger on provided Lines */\r\n            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);\r\n            break;\r\n          case LL_EXTI_TRIGGER_RISING_FALLING:\r\n            /* Enable Rising Trigger on provided Lines */\r\n            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);\r\n            /* Enable Falling Trigger on provided Lines */\r\n            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);\r\n            break;\r\n          default:\r\n            status |= 0x05u;\r\n            break;\r\n        }\r\n      }\r\n    }\r\n  }\r\n  /* DISABLE LineCommand */\r\n  else\r\n  {\r\n    /* De-configure IT EXTI Lines in range from 0 to 31 */\r\n    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);\r\n    /* De-configure Event EXTI Lines in range from 0 to 31 */\r\n    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);\r\n    /* De-configure IT EXTI Lines in range from 32 to 63 */\r\n    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);\r\n    /* De-configure Event EXTI Lines in range from 32 to 63 */\r\n    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Set each @ref LL_EXTI_InitTypeDef field to default value.\r\n  * @param  EXTI_InitStruct Pointer to a @ref LL_EXTI_InitTypeDef structure.\r\n  * @retval None\r\n  */\r\nvoid LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct)\r\n{\r\n  EXTI_InitStruct->Line_0_31      = LL_EXTI_LINE_NONE;\r\n  EXTI_InitStruct->Line_32_63     = LL_EXTI_LINE_NONE;\r\n  EXTI_InitStruct->LineCommand    = DISABLE;\r\n  EXTI_InitStruct->Mode           = LL_EXTI_MODE_IT;\r\n  EXTI_InitStruct->Trigger        = LL_EXTI_TRIGGER_FALLING;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* defined (EXTI) */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* USE_FULL_LL_DRIVER */\r\n\r\n"},{"name":"stm32g4xx_ll_gpio.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_ll_gpio.c\r\n  * @author  MCD Application Team\r\n  * @brief   GPIO LL module driver.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n#if defined(USE_FULL_LL_DRIVER)\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_ll_gpio.h\"\r\n#include \"stm32g4xx_ll_bus.h\"\r\n#ifdef  USE_FULL_ASSERT\r\n#include \"stm32_assert.h\"\r\n#else\r\n#define assert_param(expr) ((void)0U)\r\n#endif /* USE_FULL_ASSERT */\r\n\r\n/** @addtogroup STM32G4xx_LL_Driver\r\n  * @{\r\n  */\r\n\r\n#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG)\r\n\r\n/** @addtogroup GPIO_LL\r\n  * @{\r\n  */\r\n/** MISRA C:2012 deviation rule has been granted for following rules:\r\n  * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of\r\n  * range of the shift operator in following API :\r\n  * LL_GPIO_Init\r\n  */\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/* Private macros ------------------------------------------------------------*/\r\n/** @addtogroup GPIO_LL_Private_Macros\r\n  * @{\r\n  */\r\n#define IS_LL_GPIO_PIN(__VALUE__)          (((0x00000000U) < (__VALUE__)) && ((__VALUE__) <= (LL_GPIO_PIN_ALL)))\r\n\r\n#define IS_LL_GPIO_MODE(__VALUE__)         (((__VALUE__) == LL_GPIO_MODE_INPUT)     ||\\\r\n                                            ((__VALUE__) == LL_GPIO_MODE_OUTPUT)    ||\\\r\n                                            ((__VALUE__) == LL_GPIO_MODE_ALTERNATE) ||\\\r\n                                            ((__VALUE__) == LL_GPIO_MODE_ANALOG))\r\n\r\n#define IS_LL_GPIO_OUTPUT_TYPE(__VALUE__)  (((__VALUE__) == LL_GPIO_OUTPUT_PUSHPULL)  ||\\\r\n                                            ((__VALUE__) == LL_GPIO_OUTPUT_OPENDRAIN))\r\n\r\n#define IS_LL_GPIO_SPEED(__VALUE__)        (((__VALUE__) == LL_GPIO_SPEED_FREQ_LOW)       ||\\\r\n                                            ((__VALUE__) == LL_GPIO_SPEED_FREQ_MEDIUM)    ||\\\r\n                                            ((__VALUE__) == LL_GPIO_SPEED_FREQ_HIGH)      ||\\\r\n                                            ((__VALUE__) == LL_GPIO_SPEED_FREQ_VERY_HIGH))\r\n\r\n#define IS_LL_GPIO_PULL(__VALUE__)         (((__VALUE__) == LL_GPIO_PULL_NO)   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_PULL_UP)   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_PULL_DOWN))\r\n\r\n#define IS_LL_GPIO_ALTERNATE(__VALUE__)    (((__VALUE__) == LL_GPIO_AF_0  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_1  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_2  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_3  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_4  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_5  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_6  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_7  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_8  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_9  )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_10 )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_11 )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_12 )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_13 )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_14 )   ||\\\r\n                                            ((__VALUE__) == LL_GPIO_AF_15 ))\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @addtogroup GPIO_LL_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup GPIO_LL_EF_Init\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  De-initialize GPIO registers (Registers restored to their default values).\r\n  * @param  GPIOx GPIO Port\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: GPIO registers are de-initialized\r\n  *          - ERROR:   Wrong GPIO Port\r\n  */\r\nErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));\r\n\r\n  /* Force and Release reset on clock of GPIOx Port */\r\n  if (GPIOx == GPIOA)\r\n  {\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOA);\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOA);\r\n  }\r\n  else if (GPIOx == GPIOB)\r\n  {\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOB);\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOB);\r\n  }\r\n  else if (GPIOx == GPIOC)\r\n  {\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOC);\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOC);\r\n  }\r\n  else if (GPIOx == GPIOD)\r\n  {\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOD);\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOD);\r\n  }\r\n  else if (GPIOx == GPIOE)\r\n  {\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOE);\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOE);\r\n  }\r\n  else if (GPIOx == GPIOF)\r\n  {\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOF);\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOF);\r\n  }\r\n  else if (GPIOx == GPIOG)\r\n  {\r\n    LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOG);\r\n    LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOG);\r\n  }\r\n  else\r\n  {\r\n    status = ERROR;\r\n  }\r\n\r\n  return (status);\r\n}\r\n\r\n/**\r\n  * @brief  Initialize GPIO registers according to the specified parameters in GPIO_InitStruct.\r\n  * @param  GPIOx GPIO Port\r\n  * @param  GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure\r\n  *         that contains the configuration information for the specified GPIO peripheral.\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content\r\n  *          - ERROR:   Not applicable\r\n  */\r\nErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)\r\n{\r\n  uint32_t pinpos;\r\n  uint32_t currentpin;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));\r\n  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));\r\n  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));\r\n  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));\r\n\r\n  /* ------------------------- Configure the port pins ---------------- */\r\n  /* Initialize  pinpos on first pin set */\r\n  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);\r\n\r\n  /* Configure the port pins */\r\n  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)\r\n  {\r\n    /* Get current io position */\r\n    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);\r\n\r\n    if (currentpin != 0x00u)\r\n    {\r\n      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))\r\n      {\r\n        /* Check Speed mode parameters */\r\n        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));\r\n\r\n        /* Speed mode configuration */\r\n        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);\r\n\r\n        /* Check Output mode parameters */\r\n        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));\r\n\r\n        /* Output mode configuration*/\r\n        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);\r\n      }\r\n\r\n      /* Pull-up Pull down resistor configuration*/\r\n      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);\r\n\r\n      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)\r\n      {\r\n        /* Check Alternate parameter */\r\n        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));\r\n\r\n        /* Speed mode configuration */\r\n        if (currentpin < LL_GPIO_PIN_8)\r\n        {\r\n          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);\r\n        }\r\n        else\r\n        {\r\n          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);\r\n        }\r\n      }\r\n\r\n      /* Pin Mode configuration */\r\n      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);\r\n    }\r\n    pinpos++;\r\n  }\r\n  return (SUCCESS);\r\n}\r\n\r\n/**\r\n  * @brief Set each @ref LL_GPIO_InitTypeDef field to default value.\r\n  * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure\r\n  *                          whose fields will be set to default values.\r\n  * @retval None\r\n  */\r\n\r\nvoid LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct)\r\n{\r\n  /* Reset GPIO init structure parameters values */\r\n  GPIO_InitStruct->Pin        = LL_GPIO_PIN_ALL;\r\n  GPIO_InitStruct->Mode       = LL_GPIO_MODE_ANALOG;\r\n  GPIO_InitStruct->Speed      = LL_GPIO_SPEED_FREQ_LOW;\r\n  GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_PUSHPULL;\r\n  GPIO_InitStruct->Pull       = LL_GPIO_PULL_NO;\r\n  GPIO_InitStruct->Alternate  = LL_GPIO_AF_0;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* USE_FULL_LL_DRIVER */\r\n\r\n"},{"name":"stm32g4xx_ll_lpuart.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_ll_lpuart.c\r\n  * @author  MCD Application Team\r\n  * @brief   LPUART LL module driver.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n#if defined(USE_FULL_LL_DRIVER)\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_ll_lpuart.h\"\r\n#include \"stm32g4xx_ll_rcc.h\"\r\n#include \"stm32g4xx_ll_bus.h\"\r\n#ifdef USE_FULL_ASSERT\r\n#include \"stm32_assert.h\"\r\n#else\r\n#define assert_param(expr) ((void)0U)\r\n#endif /* USE_FULL_ASSERT */\r\n\r\n/** @addtogroup STM32G4xx_LL_Driver\r\n  * @{\r\n  */\r\n\r\n#if defined (LPUART1)\r\n\r\n/** @addtogroup LPUART_LL\r\n  * @{\r\n  */\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/** @addtogroup LPUART_LL_Private_Constants\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n/* Private macros ------------------------------------------------------------*/\r\n/** @addtogroup LPUART_LL_Private_Macros\r\n  * @{\r\n  */\r\n\r\n/* Check of parameters for configuration of LPUART registers                  */\r\n\r\n#define IS_LL_LPUART_PRESCALER(__VALUE__)  (((__VALUE__) == LL_LPUART_PRESCALER_DIV1) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV2) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV4) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV6) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV8) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV10) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV12) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV16) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV32) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV64) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV128) \\\r\n                                            || ((__VALUE__) == LL_LPUART_PRESCALER_DIV256))\r\n\r\n/* __BAUDRATE__ Depending on constraints applicable for LPUART BRR register   */\r\n/*              value :                                                       */\r\n/*                - fck must be in the range [3 x baudrate, 4096 x baudrate]  */\r\n/*                - LPUART_BRR register value should be >= 0x300              */\r\n/*                - LPUART_BRR register value should be <= 0xFFFFF (20 bits)  */\r\n/*              Baudrate specified by the user should belong to [8, 50000000].*/\r\n#define IS_LL_LPUART_BAUDRATE(__BAUDRATE__) (((__BAUDRATE__) <= 50000000U) && ((__BAUDRATE__) >= 8U))\r\n\r\n/* __VALUE__ BRR content must be greater than or equal to 0x300. */\r\n#define IS_LL_LPUART_BRR_MIN(__VALUE__)   ((__VALUE__) >= 0x300U)\r\n\r\n/* __VALUE__ BRR content must be lower than or equal to 0xFFFFF. */\r\n#define IS_LL_LPUART_BRR_MAX(__VALUE__)   ((__VALUE__) <= 0x000FFFFFU)\r\n\r\n#define IS_LL_LPUART_DIRECTION(__VALUE__) (((__VALUE__) == LL_LPUART_DIRECTION_NONE) \\\r\n                                           || ((__VALUE__) == LL_LPUART_DIRECTION_RX) \\\r\n                                           || ((__VALUE__) == LL_LPUART_DIRECTION_TX) \\\r\n                                           || ((__VALUE__) == LL_LPUART_DIRECTION_TX_RX))\r\n\r\n#define IS_LL_LPUART_PARITY(__VALUE__) (((__VALUE__) == LL_LPUART_PARITY_NONE) \\\r\n                                        || ((__VALUE__) == LL_LPUART_PARITY_EVEN) \\\r\n                                        || ((__VALUE__) == LL_LPUART_PARITY_ODD))\r\n\r\n#define IS_LL_LPUART_DATAWIDTH(__VALUE__) (((__VALUE__) == LL_LPUART_DATAWIDTH_7B) \\\r\n                                           || ((__VALUE__) == LL_LPUART_DATAWIDTH_8B) \\\r\n                                           || ((__VALUE__) == LL_LPUART_DATAWIDTH_9B))\r\n\r\n#define IS_LL_LPUART_STOPBITS(__VALUE__) (((__VALUE__) == LL_LPUART_STOPBITS_1) \\\r\n                                          || ((__VALUE__) == LL_LPUART_STOPBITS_2))\r\n\r\n#define IS_LL_LPUART_HWCONTROL(__VALUE__) (((__VALUE__) == LL_LPUART_HWCONTROL_NONE) \\\r\n                                           || ((__VALUE__) == LL_LPUART_HWCONTROL_RTS) \\\r\n                                           || ((__VALUE__) == LL_LPUART_HWCONTROL_CTS) \\\r\n                                           || ((__VALUE__) == LL_LPUART_HWCONTROL_RTS_CTS))\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @addtogroup LPUART_LL_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup LPUART_LL_EF_Init\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  De-initialize LPUART registers (Registers restored to their default values).\r\n  * @param  LPUARTx LPUART Instance\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: LPUART registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nErrorStatus LL_LPUART_DeInit(USART_TypeDef *LPUARTx)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_LPUART_INSTANCE(LPUARTx));\r\n\r\n  if (LPUARTx == LPUART1)\r\n  {\r\n    /* Force reset of LPUART peripheral */\r\n    LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_LPUART1);\r\n\r\n    /* Release reset of LPUART peripheral */\r\n    LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_LPUART1);\r\n  }\r\n  else\r\n  {\r\n    status = ERROR;\r\n  }\r\n\r\n  return (status);\r\n}\r\n\r\n/**\r\n  * @brief  Initialize LPUART registers according to the specified\r\n  *         parameters in LPUART_InitStruct.\r\n  * @note   As some bits in LPUART configuration registers can only be written when\r\n  *         the LPUART is disabled (USART_CR1_UE bit =0),\r\n  *         LPUART Peripheral should be in disabled state prior calling this function.\r\n  *         Otherwise, ERROR result will be returned.\r\n  * @note   Baud rate value stored in LPUART_InitStruct BaudRate field, should be valid (different from 0).\r\n  * @param  LPUARTx LPUART Instance\r\n  * @param  LPUART_InitStruct pointer to a @ref LL_LPUART_InitTypeDef structure\r\n  *         that contains the configuration information for the specified LPUART peripheral.\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content\r\n  *          - ERROR: Problem occurred during LPUART Registers initialization\r\n  */\r\nErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, LL_LPUART_InitTypeDef *LPUART_InitStruct)\r\n{\r\n  ErrorStatus status = ERROR;\r\n  uint32_t periphclk;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_LPUART_INSTANCE(LPUARTx));\r\n  assert_param(IS_LL_LPUART_PRESCALER(LPUART_InitStruct->PrescalerValue));\r\n  assert_param(IS_LL_LPUART_BAUDRATE(LPUART_InitStruct->BaudRate));\r\n  assert_param(IS_LL_LPUART_DATAWIDTH(LPUART_InitStruct->DataWidth));\r\n  assert_param(IS_LL_LPUART_STOPBITS(LPUART_InitStruct->StopBits));\r\n  assert_param(IS_LL_LPUART_PARITY(LPUART_InitStruct->Parity));\r\n  assert_param(IS_LL_LPUART_DIRECTION(LPUART_InitStruct->TransferDirection));\r\n  assert_param(IS_LL_LPUART_HWCONTROL(LPUART_InitStruct->HardwareFlowControl));\r\n\r\n  /* LPUART needs to be in disabled state, in order to be able to configure some bits in\r\n     CRx registers. Otherwise (LPUART not in Disabled state) => return ERROR */\r\n  if (LL_LPUART_IsEnabled(LPUARTx) == 0U)\r\n  {\r\n    /*---------------------------- LPUART CR1 Configuration -----------------------\r\n     * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with parameters:\r\n     * - DataWidth:          USART_CR1_M bits according to LPUART_InitStruct->DataWidth value\r\n     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parity value\r\n     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->TransferDirection value\r\n     */\r\n    MODIFY_REG(LPUARTx->CR1,\r\n               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE),\r\n               (LPUART_InitStruct->DataWidth | LPUART_InitStruct->Parity | LPUART_InitStruct->TransferDirection));\r\n\r\n    /*---------------------------- LPUART CR2 Configuration -----------------------\r\n     * Configure LPUARTx CR2 (Stop bits) with parameters:\r\n     * - Stop Bits:          USART_CR2_STOP bits according to LPUART_InitStruct->StopBits value.\r\n     */\r\n    LL_LPUART_SetStopBitsLength(LPUARTx, LPUART_InitStruct->StopBits);\r\n\r\n    /*---------------------------- LPUART CR3 Configuration -----------------------\r\n     * Configure LPUARTx CR3 (Hardware Flow Control) with parameters:\r\n     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according\r\n     *   to LPUART_InitStruct->HardwareFlowControl value.\r\n     */\r\n    LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl);\r\n\r\n    /*---------------------------- LPUART BRR Configuration -----------------------\r\n     * Retrieve Clock frequency used for LPUART Peripheral\r\n     */\r\n    periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE);\r\n\r\n    /* Configure the LPUART Baud Rate :\r\n       - prescaler value is required\r\n       - valid baud rate value (different from 0) is required\r\n       - Peripheral clock as returned by RCC service, should be valid (different from 0).\r\n    */\r\n    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)\r\n        && (LPUART_InitStruct->BaudRate != 0U))\r\n    {\r\n      status = SUCCESS;\r\n      LL_LPUART_SetBaudRate(LPUARTx,\r\n                            periphclk,\r\n                            LPUART_InitStruct->PrescalerValue,\r\n                            LPUART_InitStruct->BaudRate);\r\n\r\n      /* Check BRR is greater than or equal to 0x300 */\r\n      assert_param(IS_LL_LPUART_BRR_MIN(LPUARTx->BRR));\r\n\r\n      /* Check BRR is lower than or equal to 0xFFFFF */\r\n      assert_param(IS_LL_LPUART_BRR_MAX(LPUARTx->BRR));\r\n    }\r\n\r\n    /*---------------------------- LPUART PRESC Configuration -----------------------\r\n     * Configure LPUARTx PRESC (Prescaler) with parameters:\r\n     * - PrescalerValue: LPUART_PRESC_PRESCALER bits according to LPUART_InitStruct->PrescalerValue value.\r\n     */\r\n    LL_LPUART_SetPrescaler(LPUARTx, LPUART_InitStruct->PrescalerValue);\r\n  }\r\n\r\n  return (status);\r\n}\r\n\r\n/**\r\n  * @brief Set each @ref LL_LPUART_InitTypeDef field to default value.\r\n  * @param LPUART_InitStruct pointer to a @ref LL_LPUART_InitTypeDef structure\r\n  *                          whose fields will be set to default values.\r\n  * @retval None\r\n  */\r\n\r\nvoid LL_LPUART_StructInit(LL_LPUART_InitTypeDef *LPUART_InitStruct)\r\n{\r\n  /* Set LPUART_InitStruct fields to default values */\r\n  LPUART_InitStruct->PrescalerValue      = LL_LPUART_PRESCALER_DIV1;\r\n  LPUART_InitStruct->BaudRate            = 9600U;\r\n  LPUART_InitStruct->DataWidth           = LL_LPUART_DATAWIDTH_8B;\r\n  LPUART_InitStruct->StopBits            = LL_LPUART_STOPBITS_1;\r\n  LPUART_InitStruct->Parity              = LL_LPUART_PARITY_NONE ;\r\n  LPUART_InitStruct->TransferDirection   = LL_LPUART_DIRECTION_TX_RX;\r\n  LPUART_InitStruct->HardwareFlowControl = LL_LPUART_HWCONTROL_NONE;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* LPUART1 */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* USE_FULL_LL_DRIVER */\r\n"},{"name":"stm32g4xx_ll_rcc.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_ll_rcc.c\r\n  * @author  MCD Application Team\r\n  * @brief   RCC LL module driver.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file in\r\n  * the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  ******************************************************************************\r\n  */\r\n#if defined(USE_FULL_LL_DRIVER)\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_ll_rcc.h\"\r\n#ifdef  USE_FULL_ASSERT\r\n  #include \"stm32_assert.h\"\r\n#else\r\n  #define assert_param(expr) ((void)0U)\r\n#endif\r\n/** @addtogroup STM32G4xx_LL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup RCC_LL\r\n  * @{\r\n  */\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/* Private macros ------------------------------------------------------------*/\r\n/** @addtogroup RCC_LL_Private_Macros\r\n  * @{\r\n  */\r\n#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_USART1_CLKSOURCE) \\\r\n                                            || ((__VALUE__) == LL_RCC_USART2_CLKSOURCE) \\\r\n                                            || ((__VALUE__) == LL_RCC_USART3_CLKSOURCE))\r\n#if defined(RCC_CCIPR_UART5SEL)\r\n#define IS_LL_RCC_UART_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_UART4_CLKSOURCE) \\\r\n                                             || ((__VALUE__) == LL_RCC_UART5_CLKSOURCE))\r\n#elif defined(RCC_CCIPR_UART4SEL)\r\n#define IS_LL_RCC_UART_CLKSOURCE(__VALUE__)    ((__VALUE__) == LL_RCC_UART4_CLKSOURCE)\r\n#endif /* RCC_CCIPR_UART5SEL*/\r\n\r\n#define IS_LL_RCC_LPUART_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_LPUART1_CLKSOURCE))\r\n\r\n#if defined(RCC_CCIPR2_I2C4SEL)\r\n#define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) \\\r\n                                            || ((__VALUE__) == LL_RCC_I2C2_CLKSOURCE) \\\r\n                                            || ((__VALUE__) == LL_RCC_I2C3_CLKSOURCE) \\\r\n                                            || ((__VALUE__) == LL_RCC_I2C4_CLKSOURCE))\r\n\r\n#else\r\n#define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) \\\r\n                                            || ((__VALUE__) == LL_RCC_I2C2_CLKSOURCE) \\\r\n                                            || ((__VALUE__) == LL_RCC_I2C3_CLKSOURCE))\r\n#endif /* RCC_CCIPR2_I2C4SEL */\r\n#define IS_LL_RCC_LPTIM_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_LPTIM1_CLKSOURCE))\r\n\r\n#define IS_LL_RCC_SAI_CLKSOURCE(__VALUE__)    ((__VALUE__) == LL_RCC_SAI1_CLKSOURCE)\r\n\r\n#define IS_LL_RCC_I2S_CLKSOURCE(__VALUE__)    ((__VALUE__) == LL_RCC_I2S_CLKSOURCE)\r\n\r\n#define IS_LL_RCC_RNG_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_RNG_CLKSOURCE))\r\n\r\n#define IS_LL_RCC_USB_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_USB_CLKSOURCE))\r\n\r\n#if defined(ADC345_COMMON)\r\n#define IS_LL_RCC_ADC_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_ADC12_CLKSOURCE) \\\r\n                                            || ((__VALUE__) == LL_RCC_ADC345_CLKSOURCE))\r\n#else\r\n#define IS_LL_RCC_ADC_CLKSOURCE(__VALUE__)    (((__VALUE__) == LL_RCC_ADC12_CLKSOURCE))\r\n#endif /* ADC345_COMMON */\r\n\r\n#if defined(QUADSPI)\r\n#define IS_LL_RCC_QUADSPI_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_QUADSPI_CLKSOURCE))\r\n#endif /* QUADSPI */\r\n\r\n#if defined(FDCAN1)\r\n#define IS_LL_RCC_FDCAN_CLKSOURCE(__VALUE__)  (((__VALUE__) == LL_RCC_FDCAN_CLKSOURCE))\r\n#endif /* FDCAN1 */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @defgroup RCC_LL_Private_Functions RCC Private functions\r\n  * @{\r\n  */\r\nstatic uint32_t RCC_GetSystemClockFreq(void);\r\nstatic uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency);\r\nstatic uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency);\r\nstatic uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency);\r\nstatic uint32_t RCC_PLL_GetFreqDomain_SYS(void);\r\nstatic uint32_t RCC_PLL_GetFreqDomain_ADC(void);\r\nstatic uint32_t RCC_PLL_GetFreqDomain_48M(void);\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @addtogroup RCC_LL_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup RCC_LL_EF_Init\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Reset the RCC clock configuration to the default reset state.\r\n  * @note   The default reset state of the clock configuration is given below:\r\n  *         - HSI  ON and used as system clock source\r\n  *         - HSE and PLL OFF\r\n  *         - AHB, APB1 and APB2 prescaler set to 1.\r\n  *         - CSS, MCO OFF\r\n  *         - All interrupts disabled\r\n  * @note   This function doesn't modify the configuration of the\r\n  *         - Peripheral clocks\r\n  *         - LSI, LSE and RTC clocks\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: RCC registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nErrorStatus LL_RCC_DeInit(void)\r\n{\r\n  uint32_t vl_mask;\r\n\r\n  /* Set HSION bit and wait for HSI READY bit */\r\n  LL_RCC_HSI_Enable();\r\n  while (LL_RCC_HSI_IsReady() == 0U)\r\n  {}\r\n\r\n  /* Set HSITRIM bits to reset value*/\r\n  LL_RCC_HSI_SetCalibTrimming(0x40U);\r\n\r\n  /* Reset whole CFGR register but keep HSI as system clock source */\r\n  LL_RCC_WriteReg(CFGR, LL_RCC_SYS_CLKSOURCE_HSI);\r\n  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI) {};\r\n\r\n  /* Reset whole CR register but HSI in 2 steps in case HSEBYP is set */\r\n  LL_RCC_WriteReg(CR, RCC_CR_HSION);\r\n  LL_RCC_WriteReg(CR, RCC_CR_HSION);\r\n\r\n  /* Wait for PLL READY bit to be reset */\r\n  while (LL_RCC_PLL_IsReady() != 0U)\r\n  {}\r\n\r\n  /* Reset PLLCFGR register */\r\n  LL_RCC_WriteReg(PLLCFGR, 16U << RCC_PLLCFGR_PLLN_Pos);\r\n\r\n  /* Disable all interrupts */\r\n  LL_RCC_WriteReg(CIER, 0x00000000U);\r\n\r\n  /* Clear all interrupt flags */\r\n  vl_mask = RCC_CICR_LSIRDYC | RCC_CICR_LSERDYC | RCC_CICR_HSIRDYC | RCC_CICR_HSERDYC | RCC_CICR_PLLRDYC | \\\r\n            RCC_CICR_HSI48RDYC | RCC_CICR_CSSC | RCC_CICR_LSECSSC;\r\n\r\n  LL_RCC_WriteReg(CICR, vl_mask);\r\n\r\n  /* Clear reset flags */\r\n  LL_RCC_ClearResetFlags();\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup RCC_LL_EF_Get_Freq\r\n  * @brief  Return the frequencies of different on chip clocks;  System, AHB, APB1 and APB2 buses clocks\r\n  *         and different peripheral clocks available on the device.\r\n  * @note   If SYSCLK source is HSI, function returns values based on HSI_VALUE(**)\r\n  * @note   If SYSCLK source is HSE, function returns values based on HSE_VALUE(***)\r\n  * @note   If SYSCLK source is PLL, function returns values based on HSE_VALUE(***)\r\n  *         or HSI_VALUE(**) multiplied/divided by the PLL factors.\r\n  * @note   (**) HSI_VALUE is a constant defined in this file (default value\r\n  *              16 MHz) but the real value may vary depending on the variations\r\n  *              in voltage and temperature.\r\n  * @note   (***) HSE_VALUE is a constant defined in this file (default value\r\n  *               8 MHz), user has to ensure that HSE_VALUE is same as the real\r\n  *               frequency of the crystal used. Otherwise, this function may\r\n  *               have wrong result.\r\n  * @note   The result of this function could be incorrect when using fractional\r\n  *         value for HSE crystal.\r\n  * @note   This function can be used by the user application to compute the\r\n  *         baud-rate for the communication peripherals or configure other parameters.\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Return the frequencies of different on chip clocks;  System, AHB, APB1 and APB2 buses clocks\r\n  * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function\r\n  *         must be called to update structure fields. Otherwise, any\r\n  *         configuration based on this function will be incorrect.\r\n  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies\r\n  * @retval None\r\n  */\r\nvoid LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)\r\n{\r\n  /* Get SYSCLK frequency */\r\n  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();\r\n\r\n  /* HCLK clock frequency */\r\n  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);\r\n\r\n  /* PCLK1 clock frequency */\r\n  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);\r\n\r\n  /* PCLK2 clock frequency */\r\n  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);\r\n}\r\n\r\n/**\r\n  * @brief  Return USARTx clock frequency\r\n  * @param  USARTxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_USART1_CLKSOURCE\r\n  *         @arg @ref LL_RCC_USART2_CLKSOURCE\r\n  *         @arg @ref LL_RCC_USART3_CLKSOURCE\r\n  *\r\n  * @retval USART clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready\r\n  */\r\nuint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)\r\n{\r\n  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));\r\n\r\n  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)\r\n  {\r\n    /* USART1CLK clock frequency */\r\n    switch (LL_RCC_GetUSARTClockSource(USARTxSource))\r\n    {\r\n      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */\r\n        usart_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          usart_frequency = HSI_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */\r\n        if (LL_RCC_LSE_IsReady() != 0U)\r\n        {\r\n          usart_frequency = LSE_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */\r\n      default:\r\n        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n        break;\r\n    }\r\n  }\r\n  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)\r\n  {\r\n    /* USART2CLK clock frequency */\r\n    switch (LL_RCC_GetUSARTClockSource(USARTxSource))\r\n    {\r\n      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */\r\n        usart_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          usart_frequency = HSI_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */\r\n        if (LL_RCC_LSE_IsReady() != 0U)\r\n        {\r\n          usart_frequency = LSE_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */\r\n      default:\r\n        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n        break;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)\r\n    {\r\n      /* USART3CLK clock frequency */\r\n      switch (LL_RCC_GetUSARTClockSource(USARTxSource))\r\n      {\r\n        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */\r\n          usart_frequency = RCC_GetSystemClockFreq();\r\n          break;\r\n\r\n        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */\r\n          if (LL_RCC_HSI_IsReady() != 0U)\r\n          {\r\n            usart_frequency = HSI_VALUE;\r\n          }\r\n          break;\r\n\r\n        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */\r\n          if (LL_RCC_LSE_IsReady() != 0U)\r\n          {\r\n            usart_frequency = LSE_VALUE;\r\n          }\r\n          break;\r\n\r\n        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */\r\n        default:\r\n          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n          break;\r\n      }\r\n    }\r\n  }\r\n  return usart_frequency;\r\n}\r\n\r\n#if defined(RCC_CCIPR_UART4SEL)\r\n/**\r\n  * @brief  Return UARTx clock frequency\r\n  * @param  UARTxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_UART4_CLKSOURCE (*)\r\n  *         @arg @ref LL_RCC_UART5_CLKSOURCE (*)\r\n  *\r\n  *         (*) value not defined in all devices.\r\n  * @retval UART clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready\r\n  */\r\nuint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)\r\n{\r\n  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));\r\n\r\n  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)\r\n  {\r\n    /* UART4CLK clock frequency */\r\n    switch (LL_RCC_GetUARTClockSource(UARTxSource))\r\n    {\r\n      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */\r\n        uart_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          uart_frequency = HSI_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */\r\n        if (LL_RCC_LSE_IsReady() != 0U)\r\n        {\r\n          uart_frequency = LSE_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */\r\n      default:\r\n        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n        break;\r\n    }\r\n  }\r\n\r\n#if defined(RCC_CCIPR_UART5SEL)\r\n  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)\r\n  {\r\n    /* UART5CLK clock frequency */\r\n    switch (LL_RCC_GetUARTClockSource(UARTxSource))\r\n    {\r\n      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */\r\n        uart_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          uart_frequency = HSI_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */\r\n        if (LL_RCC_LSE_IsReady() != 0U)\r\n        {\r\n          uart_frequency = LSE_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */\r\n      default:\r\n        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n        break;\r\n    }\r\n  }\r\n#endif /* RCC_CCIPR_UART5SEL */\r\n\r\n  return uart_frequency;\r\n}\r\n#endif /* RCC_CCIPR_UART4SEL */\r\n\r\n/**\r\n  * @brief  Return I2Cx clock frequency\r\n  * @param  I2CxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_I2C1_CLKSOURCE\r\n  *         @arg @ref LL_RCC_I2C2_CLKSOURCE\r\n  *         @arg @ref LL_RCC_I2C3_CLKSOURCE\r\n  *         @arg @ref LL_RCC_I2C4_CLKSOURCE (*)\r\n  *\r\n  *         (*) value not defined in all devices.\r\n  * @retval I2C clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that HSI oscillator is not ready\r\n  */\r\nuint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource)\r\n{\r\n  uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_I2C_CLKSOURCE(I2CxSource));\r\n\r\n  if (I2CxSource == LL_RCC_I2C1_CLKSOURCE)\r\n  {\r\n    /* I2C1 CLK clock frequency */\r\n    switch (LL_RCC_GetI2CClockSource(I2CxSource))\r\n    {\r\n      case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */\r\n        i2c_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          i2c_frequency = HSI_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_I2C1_CLKSOURCE_PCLK1:  /* I2C1 Clock is PCLK1 */\r\n      default:\r\n        i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n        break;\r\n    }\r\n  }\r\n  else if (I2CxSource == LL_RCC_I2C2_CLKSOURCE)\r\n  {\r\n    /* I2C2 CLK clock frequency */\r\n    switch (LL_RCC_GetI2CClockSource(I2CxSource))\r\n    {\r\n      case LL_RCC_I2C2_CLKSOURCE_SYSCLK: /* I2C2 Clock is System Clock */\r\n        i2c_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_I2C2_CLKSOURCE_HSI:    /* I2C2 Clock is HSI Osc. */\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          i2c_frequency = HSI_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_I2C2_CLKSOURCE_PCLK1:  /* I2C2 Clock is PCLK1 */\r\n      default:\r\n        i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n        break;\r\n    }\r\n  }\r\n  else\r\n  {\r\n    if (I2CxSource == LL_RCC_I2C3_CLKSOURCE)\r\n    {\r\n      /* I2C3 CLK clock frequency */\r\n      switch (LL_RCC_GetI2CClockSource(I2CxSource))\r\n      {\r\n        case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */\r\n          i2c_frequency = RCC_GetSystemClockFreq();\r\n          break;\r\n\r\n        case LL_RCC_I2C3_CLKSOURCE_HSI:    /* I2C3 Clock is HSI Osc. */\r\n          if (LL_RCC_HSI_IsReady() != 0U)\r\n          {\r\n            i2c_frequency = HSI_VALUE;\r\n          }\r\n          break;\r\n\r\n        case LL_RCC_I2C3_CLKSOURCE_PCLK1:  /* I2C3 Clock is PCLK1 */\r\n        default:\r\n          i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n          break;\r\n      }\r\n    }\r\n#if defined(RCC_CCIPR2_I2C4SEL)\r\n    else\r\n    {\r\n      if (I2CxSource == LL_RCC_I2C4_CLKSOURCE)\r\n      {\r\n        /* I2C4 CLK clock frequency */\r\n        switch (LL_RCC_GetI2CClockSource(I2CxSource))\r\n        {\r\n          case LL_RCC_I2C4_CLKSOURCE_SYSCLK: /* I2C4 Clock is System Clock */\r\n            i2c_frequency = RCC_GetSystemClockFreq();\r\n            break;\r\n\r\n          case LL_RCC_I2C4_CLKSOURCE_HSI:    /* I2C4 Clock is HSI Osc. */\r\n            if (LL_RCC_HSI_IsReady() != 0U)\r\n            {\r\n              i2c_frequency = HSI_VALUE;\r\n            }\r\n            break;\r\n\r\n          case LL_RCC_I2C4_CLKSOURCE_PCLK1:  /* I2C4 Clock is PCLK1 */\r\n          default:\r\n            i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n            break;\r\n        }\r\n      }\r\n    }\r\n#endif /*RCC_CCIPR2_I2C4SEL*/\r\n  }\r\n\r\n  return i2c_frequency;\r\n}\r\n\r\n\r\n/**\r\n  * @brief  Return LPUARTx clock frequency\r\n  * @param  LPUARTxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_LPUART1_CLKSOURCE\r\n  * @retval LPUART clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready\r\n  */\r\nuint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource)\r\n{\r\n  uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource));\r\n\r\n  /* LPUART1CLK clock frequency */\r\n  switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource))\r\n  {\r\n    case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */\r\n      lpuart_frequency = RCC_GetSystemClockFreq();\r\n      break;\r\n\r\n    case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */\r\n      if (LL_RCC_HSI_IsReady() != 0U)\r\n      {\r\n        lpuart_frequency = HSI_VALUE;\r\n      }\r\n      break;\r\n\r\n    case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */\r\n      if (LL_RCC_LSE_IsReady() != 0U)\r\n      {\r\n        lpuart_frequency = LSE_VALUE;\r\n      }\r\n      break;\r\n\r\n    case LL_RCC_LPUART1_CLKSOURCE_PCLK1:  /* LPUART1 Clock is PCLK1 */\r\n    default:\r\n      lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n      break;\r\n  }\r\n\r\n  return lpuart_frequency;\r\n}\r\n\r\n/**\r\n  * @brief  Return LPTIMx clock frequency\r\n  * @param  LPTIMxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE\r\n  * @retval LPTIM clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI, LSI or LSE) is not ready\r\n  */\r\nuint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource)\r\n{\r\n  uint32_t lptim_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_LPTIM_CLKSOURCE(LPTIMxSource));\r\n\r\n  if (LPTIMxSource == LL_RCC_LPTIM1_CLKSOURCE)\r\n  {\r\n    /* LPTIM1CLK clock frequency */\r\n    switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource))\r\n    {\r\n      case LL_RCC_LPTIM1_CLKSOURCE_LSI:    /* LPTIM1 Clock is LSI Osc. */\r\n        if (LL_RCC_LSI_IsReady() != 0U)\r\n        {\r\n          lptim_frequency = LSI_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_LPTIM1_CLKSOURCE_HSI:    /* LPTIM1 Clock is HSI Osc. */\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          lptim_frequency = HSI_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_LPTIM1_CLKSOURCE_LSE:    /* LPTIM1 Clock is LSE Osc. */\r\n        if (LL_RCC_LSE_IsReady() != 0U)\r\n        {\r\n          lptim_frequency = LSE_VALUE;\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_LPTIM1_CLKSOURCE_PCLK1:  /* LPTIM1 Clock is PCLK1 */\r\n      default:\r\n        lptim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n        break;\r\n    }\r\n  }\r\n\r\n  return lptim_frequency;\r\n}\r\n\r\n/**\r\n  * @brief  Return SAIx clock frequency\r\n  * @param  SAIxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_SAI1_CLKSOURCE\r\n  *\r\n  * @retval SAI clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that PLL is not ready\r\n  */\r\nuint32_t LL_RCC_GetSAIClockFreq(uint32_t SAIxSource)\r\n{\r\n  uint32_t sai_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_SAI_CLKSOURCE(SAIxSource));\r\n\r\n  if (SAIxSource == LL_RCC_SAI1_CLKSOURCE)\r\n  {\r\n    /* SAI1CLK clock frequency */\r\n    switch (LL_RCC_GetSAIClockSource(SAIxSource))\r\n    {\r\n      case LL_RCC_SAI1_CLKSOURCE_SYSCLK:      /* System clock used as SAI1 clock source */\r\n        sai_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_SAI1_CLKSOURCE_PLL:        /* PLL clock used as SAI1 clock source */\r\n        if (LL_RCC_PLL_IsReady() != 0U)\r\n        {\r\n          if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)\r\n          {\r\n            sai_frequency = RCC_PLL_GetFreqDomain_48M();\r\n          }\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_SAI1_CLKSOURCE_PIN:          /* SAI1 Clock is External clock */\r\n        sai_frequency = EXTERNAL_CLOCK_VALUE;\r\n        break;\r\n\r\n      case LL_RCC_SAI1_CLKSOURCE_HSI:        /* HSI clock used as SAI1 clock source */\r\n      default:\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          sai_frequency = HSI_VALUE;\r\n        }\r\n        break;\r\n\r\n    }\r\n  }\r\n\r\n  return sai_frequency;\r\n}\r\n\r\n/**\r\n  * @brief  Return I2Sx clock frequency\r\n  * @param  I2SxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_I2S_CLKSOURCE\r\n  * @retval I2S clock frequency (in Hz)\r\n  *         @arg @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready\r\n  */\r\nuint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource)\r\n{\r\n  uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_I2S_CLKSOURCE(I2SxSource));\r\n\r\n  if (I2SxSource == LL_RCC_I2S_CLKSOURCE)\r\n  {\r\n    /* I2S CLK clock frequency */\r\n    switch (LL_RCC_GetI2SClockSource(I2SxSource))\r\n    {\r\n      case LL_RCC_I2S_CLKSOURCE_SYSCLK:  /* I2S Clock is System Clock */\r\n        i2s_frequency = RCC_GetSystemClockFreq();\r\n      break;\r\n\r\n      case LL_RCC_I2S_CLKSOURCE_PLL:    /* I2S Clock is PLL\"Q\" */\r\n      if (LL_RCC_PLL_IsReady() != 0U)\r\n      {\r\n        if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)\r\n        {\r\n          i2s_frequency = RCC_PLL_GetFreqDomain_48M();\r\n        }\r\n      }\r\n      break;\r\n\r\n      case LL_RCC_I2S_CLKSOURCE_PIN:    /* I2S Clock is External clock */\r\n        i2s_frequency = EXTERNAL_CLOCK_VALUE;\r\n        break;\r\n\r\n      case LL_RCC_I2S_CLKSOURCE_HSI:    /* I2S Clock is HSI */\r\n      default:\r\n        if (LL_RCC_HSI_IsReady() != 0U)\r\n        {\r\n          i2s_frequency = HSI_VALUE;\r\n        }\r\n      break;\r\n      }\r\n  }\r\n\r\n  return i2s_frequency;\r\n}\r\n\r\n#if defined(FDCAN1)\r\n/**\r\n  * @brief  Return FDCAN kernel clock frequency\r\n  * @param  FDCANxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_FDCAN_CLKSOURCE\r\n  * @retval FDCAN kernel clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected\r\n  */\r\nuint32_t LL_RCC_GetFDCANClockFreq(uint32_t FDCANxSource)\r\n{\r\n  uint32_t fdcan_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_FDCAN_CLKSOURCE(FDCANxSource));\r\n\r\n  /* FDCAN kernel clock frequency */\r\n  switch (LL_RCC_GetFDCANClockSource(FDCANxSource))\r\n  {\r\n    case LL_RCC_FDCAN_CLKSOURCE_HSE:   /* HSE clock used as FDCAN kernel clock */\r\n      if (LL_RCC_HSE_IsReady() != 0U)\r\n      {\r\n        fdcan_frequency = HSE_VALUE;\r\n      }\r\n      break;\r\n\r\n    case LL_RCC_FDCAN_CLKSOURCE_PLL:   /* PLL clock used as FDCAN kernel clock */\r\n      if (LL_RCC_PLL_IsReady() != 0U)\r\n      {\r\n        if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)\r\n        {\r\n          fdcan_frequency = RCC_PLL_GetFreqDomain_48M();\r\n        }\r\n      }\r\n      break;\r\n\r\n    case LL_RCC_FDCAN_CLKSOURCE_PCLK1: /* PCLK1 clock used as FDCAN kernel clock */\r\n      fdcan_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));\r\n      break;\r\n\r\n    default:\r\n      fdcan_frequency = LL_RCC_PERIPH_FREQUENCY_NA;\r\n      break;\r\n  }\r\n  return fdcan_frequency;\r\n}\r\n#endif /* FDCAN1 */\r\n\r\n/**\r\n  * @brief  Return RNGx clock frequency\r\n  * @param  RNGxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_RNG_CLKSOURCE\r\n  * @retval RNG clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI48) or PLL is not ready\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected\r\n  */\r\nuint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource)\r\n{\r\n  uint32_t rng_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_RNG_CLKSOURCE(RNGxSource));\r\n\r\n  /* RNGCLK clock frequency */\r\n  switch (LL_RCC_GetRNGClockSource(RNGxSource))\r\n  {\r\n    case LL_RCC_RNG_CLKSOURCE_PLL:           /* PLL clock used as RNG clock source */\r\n      if (LL_RCC_PLL_IsReady() != 0U)\r\n      {\r\n        if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)\r\n        {\r\n          rng_frequency = RCC_PLL_GetFreqDomain_48M();\r\n        }\r\n      }\r\n      break;\r\n\r\n    case LL_RCC_RNG_CLKSOURCE_HSI48:         /* HSI48 used as RNG clock source */\r\n      if (LL_RCC_HSI48_IsReady() != 0U)\r\n      {\r\n        rng_frequency = HSI48_VALUE;\r\n      }\r\n      break;\r\n\r\n    default:\r\n      rng_frequency = LL_RCC_PERIPH_FREQUENCY_NA;\r\n      break;\r\n\r\n  }\r\n\r\n  return rng_frequency;\r\n}\r\n\r\n/**\r\n  * @brief  Return USBx clock frequency\r\n  * @param  USBxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_USB_CLKSOURCE\r\n  * @retval USB clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI48) or PLL is not ready\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected\r\n  */\r\nuint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource)\r\n{\r\n  uint32_t usb_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_USB_CLKSOURCE(USBxSource));\r\n\r\n  /* USBCLK clock frequency */\r\n  switch (LL_RCC_GetUSBClockSource(USBxSource))\r\n  {\r\n    case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */\r\n      if (LL_RCC_PLL_IsReady() != 0U)\r\n      {\r\n        if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)\r\n        {\r\n          usb_frequency = RCC_PLL_GetFreqDomain_48M();\r\n        }\r\n      }\r\n      break;\r\n\r\n    case LL_RCC_USB_CLKSOURCE_HSI48:         /* HSI48 used as USB clock source */\r\n      if (LL_RCC_HSI48_IsReady() != 0U)\r\n      {\r\n        usb_frequency = HSI48_VALUE;\r\n      }\r\n      break;\r\n\r\n    default:\r\n      usb_frequency = LL_RCC_PERIPH_FREQUENCY_NA;\r\n      break;\r\n  }\r\n\r\n  return usb_frequency;\r\n}\r\n\r\n/**\r\n  * @brief  Return ADCx clock frequency\r\n  * @param  ADCxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_ADC12_CLKSOURCE\r\n  *         @arg @ref LL_RCC_ADC345_CLKSOURCE (*)\r\n  *\r\n  *         (*) value not defined in all devices.\r\n  * @retval ADC clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that PLL is not ready\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected\r\n  */\r\nuint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource)\r\n{\r\n  uint32_t adc_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_ADC_CLKSOURCE(ADCxSource));\r\n\r\n  if (ADCxSource == LL_RCC_ADC12_CLKSOURCE)\r\n  {\r\n    /* ADC12CLK clock frequency */\r\n    switch (LL_RCC_GetADCClockSource(ADCxSource))\r\n    {\r\n      case LL_RCC_ADC12_CLKSOURCE_PLL:       /* PLL clock used as ADC12 clock source */\r\n        if (LL_RCC_PLL_IsReady() != 0U)\r\n        {\r\n          if (LL_RCC_PLL_IsEnabledDomain_ADC() != 0U)\r\n          {\r\n            adc_frequency = RCC_PLL_GetFreqDomain_ADC();\r\n          }\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_ADC12_CLKSOURCE_SYSCLK:    /* System clock used as ADC12 clock source */\r\n        adc_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_ADC12_CLKSOURCE_NONE:        /* No clock used as ADC12 clock source */\r\n      default:\r\n        adc_frequency = LL_RCC_PERIPH_FREQUENCY_NA;\r\n        break;\r\n    }\r\n  }\r\n#if defined(ADC345_COMMON)\r\n  else\r\n  {\r\n    /* ADC345CLK clock frequency */\r\n    switch (LL_RCC_GetADCClockSource(ADCxSource))\r\n    {\r\n      case LL_RCC_ADC345_CLKSOURCE_PLL:       /* PLL clock used as ADC345 clock source */\r\n        if (LL_RCC_PLL_IsReady() != 0U)\r\n        {\r\n          if (LL_RCC_PLL_IsEnabledDomain_ADC() != 0U)\r\n          {\r\n            adc_frequency = RCC_PLL_GetFreqDomain_ADC();\r\n          }\r\n        }\r\n        break;\r\n\r\n      case LL_RCC_ADC345_CLKSOURCE_SYSCLK:    /* System clock used as ADC345 clock source */\r\n        adc_frequency = RCC_GetSystemClockFreq();\r\n        break;\r\n\r\n      case LL_RCC_ADC345_CLKSOURCE_NONE:        /* No clock used as ADC345 clock source */\r\n      default:\r\n        adc_frequency = LL_RCC_PERIPH_FREQUENCY_NA;\r\n        break;\r\n    }\r\n  }\r\n#endif /* ADC345_COMMON */\r\n\r\n  return adc_frequency;\r\n}\r\n\r\n#if defined(QUADSPI)\r\n/**\r\n  * @brief  Return QUADSPI clock frequency\r\n  * @param  QUADSPIxSource This parameter can be one of the following values:\r\n  *         @arg @ref LL_RCC_QUADSPI_CLKSOURCE\r\n  * @retval QUADSPI clock frequency (in Hz)\r\n  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that no clock is configured\r\n  */\r\nuint32_t LL_RCC_GetQUADSPIClockFreq(uint32_t QUADSPIxSource)\r\n{\r\n  uint32_t quadspi_frequency = LL_RCC_PERIPH_FREQUENCY_NO;\r\n\r\n  /* Check parameter */\r\n  assert_param(IS_LL_RCC_QUADSPI_CLKSOURCE(QUADSPIxSource));\r\n\r\n  /* QUADSPI clock frequency */\r\n  switch (LL_RCC_GetQUADSPIClockSource(QUADSPIxSource))\r\n  {\r\n    case LL_RCC_QUADSPI_CLKSOURCE_SYSCLK:   /* SYSCLK used as QUADSPI source */\r\n      quadspi_frequency = RCC_GetSystemClockFreq();\r\n      break;\r\n\r\n    case LL_RCC_QUADSPI_CLKSOURCE_HSI:      /* HSI clock used as QUADSPI source */\r\n      if (LL_RCC_HSI_IsReady() != 0U)\r\n      {\r\n        quadspi_frequency = HSI_VALUE;\r\n      }\r\n      break;\r\n\r\n    case LL_RCC_QUADSPI_CLKSOURCE_PLL:      /* PLL clock used as QUADSPI source */\r\n      if (LL_RCC_PLL_IsReady() != 0U)\r\n      {\r\n        if (LL_RCC_PLL_IsEnabledDomain_48M() != 0U)\r\n        {\r\n          quadspi_frequency = RCC_PLL_GetFreqDomain_48M();\r\n        }\r\n      }\r\n      break;\r\n\r\n    default:\r\n      /* Nothing to do: quadspi frequency already initilalized to LL_RCC_PERIPH_FREQUENCY_NO */\r\n      break;\r\n  }\r\n\r\n  return quadspi_frequency;\r\n}\r\n#endif /* QUADSPI */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup RCC_LL_Private_Functions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Return SYSTEM clock frequency\r\n  * @retval SYSTEM clock frequency (in Hz)\r\n  */\r\nstatic uint32_t RCC_GetSystemClockFreq(void)\r\n{\r\n  uint32_t frequency;\r\n\r\n  /* Get SYSCLK source -------------------------------------------------------*/\r\n  switch (LL_RCC_GetSysClkSource())\r\n  {\r\n    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */\r\n      frequency = HSI_VALUE;\r\n      break;\r\n\r\n    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */\r\n      frequency = HSE_VALUE;\r\n      break;\r\n\r\n    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */\r\n      frequency = RCC_PLL_GetFreqDomain_SYS();\r\n      break;\r\n\r\n    default:\r\n      frequency = HSI_VALUE;\r\n      break;\r\n  }\r\n\r\n  return frequency;\r\n}\r\n\r\n/**\r\n  * @brief  Return HCLK clock frequency\r\n  * @param  SYSCLK_Frequency SYSCLK clock frequency\r\n  * @retval HCLK clock frequency (in Hz)\r\n  */\r\nstatic uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)\r\n{\r\n  /* HCLK clock frequency */\r\n  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());\r\n}\r\n\r\n/**\r\n  * @brief  Return PCLK1 clock frequency\r\n  * @param  HCLK_Frequency HCLK clock frequency\r\n  * @retval PCLK1 clock frequency (in Hz)\r\n  */\r\nstatic uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)\r\n{\r\n  /* PCLK1 clock frequency */\r\n  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());\r\n}\r\n\r\n/**\r\n  * @brief  Return PCLK2 clock frequency\r\n  * @param  HCLK_Frequency HCLK clock frequency\r\n  * @retval PCLK2 clock frequency (in Hz)\r\n  */\r\nstatic uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)\r\n{\r\n  /* PCLK2 clock frequency */\r\n  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());\r\n}\r\n\r\n/**\r\n  * @brief  Return PLL clock frequency used for system domain\r\n  * @retval PLL clock frequency (in Hz)\r\n  */\r\nstatic uint32_t RCC_PLL_GetFreqDomain_SYS(void)\r\n{\r\n  uint32_t pllinputfreq, pllsource;\r\n\r\n  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN\r\n     SYSCLK = PLL_VCO / PLLR\r\n  */\r\n  pllsource = LL_RCC_PLL_GetMainSource();\r\n\r\n  switch (pllsource)\r\n  {\r\n    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */\r\n      pllinputfreq = HSI_VALUE;\r\n      break;\r\n\r\n    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */\r\n      pllinputfreq = HSE_VALUE;\r\n      break;\r\n\r\n    default:\r\n      pllinputfreq = HSI_VALUE;\r\n      break;\r\n  }\r\n  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),\r\n                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());\r\n}\r\n\r\n/**\r\n  * @brief  Return PLL clock frequency used for ADC domain\r\n  * @retval PLL clock frequency (in Hz)\r\n  */\r\nstatic uint32_t RCC_PLL_GetFreqDomain_ADC(void)\r\n{\r\n  uint32_t pllinputfreq, pllsource;\r\n\r\n  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN\r\n     ADC Domain clock = PLL_VCO / PLLP\r\n  */\r\n  pllsource = LL_RCC_PLL_GetMainSource();\r\n\r\n  switch (pllsource)\r\n  {\r\n    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */\r\n      pllinputfreq = HSI_VALUE;\r\n      break;\r\n\r\n    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */\r\n      pllinputfreq = HSE_VALUE;\r\n      break;\r\n\r\n    default:\r\n      pllinputfreq = HSI_VALUE;\r\n      break;\r\n  }\r\n  return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),\r\n                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());\r\n}\r\n\r\n/**\r\n  * @brief  Return PLL clock frequency used for 48 MHz domain\r\n  * @retval PLL clock frequency (in Hz)\r\n  */\r\nstatic uint32_t RCC_PLL_GetFreqDomain_48M(void)\r\n{\r\n  uint32_t pllinputfreq, pllsource;\r\n\r\n  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN\r\n     48M Domain clock = PLL_VCO / PLLQ\r\n  */\r\n  pllsource = LL_RCC_PLL_GetMainSource();\r\n\r\n  switch (pllsource)\r\n  {\r\n    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */\r\n      pllinputfreq = HSI_VALUE;\r\n      break;\r\n\r\n    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */\r\n      pllinputfreq = HSE_VALUE;\r\n      break;\r\n\r\n    default:\r\n      pllinputfreq = HSI_VALUE;\r\n      break;\r\n  }\r\n  return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),\r\n                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* USE_FULL_LL_DRIVER */\r\n\r\n"},{"name":"stm32g4xx_ll_tim.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_ll_tim.c\r\n  * @author  MCD Application Team\r\n  * @brief   TIM LL module driver.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n#if defined(USE_FULL_LL_DRIVER)\r\n\r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_ll_tim.h\"\r\n#include \"stm32g4xx_ll_bus.h\"\r\n\r\n#ifdef  USE_FULL_ASSERT\r\n#include \"stm32_assert.h\"\r\n#else\r\n#define assert_param(expr) ((void)0U)\r\n#endif /* USE_FULL_ASSERT */\r\n\r\n/** @addtogroup STM32G4xx_LL_Driver\r\n  * @{\r\n  */\r\n\r\n#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM20)\r\n\r\n/** @addtogroup TIM_LL\r\n  * @{\r\n  */\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/* Private macros ------------------------------------------------------------*/\r\n/** @addtogroup TIM_LL_Private_Macros\r\n  * @{\r\n  */\r\n#define IS_LL_TIM_COUNTERMODE(__VALUE__) (((__VALUE__) == LL_TIM_COUNTERMODE_UP) \\\r\n                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_DOWN) \\\r\n                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP) \\\r\n                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_DOWN) \\\r\n                                          || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN))\r\n\r\n#define IS_LL_TIM_CLOCKDIVISION(__VALUE__) (((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV1) \\\r\n                                            || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV2) \\\r\n                                            || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV4))\r\n\r\n#define IS_LL_TIM_OCMODE(__VALUE__) (((__VALUE__) == LL_TIM_OCMODE_FROZEN) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_ACTIVE) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_INACTIVE) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_TOGGLE) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_FORCED_INACTIVE) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_FORCED_ACTIVE) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_PWM1) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_PWM2) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM1) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM2) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM1) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM2) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM1) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM2) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_PULSE_ON_COMPARE) \\\r\n                                     || ((__VALUE__) == LL_TIM_OCMODE_DIRECTION_OUTPUT))\r\n\r\n#define IS_LL_TIM_OCSTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCSTATE_DISABLE) \\\r\n                                      || ((__VALUE__) == LL_TIM_OCSTATE_ENABLE))\r\n\r\n#define IS_LL_TIM_OCPOLARITY(__VALUE__) (((__VALUE__) == LL_TIM_OCPOLARITY_HIGH) \\\r\n                                         || ((__VALUE__) == LL_TIM_OCPOLARITY_LOW))\r\n\r\n#define IS_LL_TIM_OCIDLESTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCIDLESTATE_LOW) \\\r\n                                          || ((__VALUE__) == LL_TIM_OCIDLESTATE_HIGH))\r\n\r\n#define IS_LL_TIM_ACTIVEINPUT(__VALUE__) (((__VALUE__) == LL_TIM_ACTIVEINPUT_DIRECTTI) \\\r\n                                          || ((__VALUE__) == LL_TIM_ACTIVEINPUT_INDIRECTTI) \\\r\n                                          || ((__VALUE__) == LL_TIM_ACTIVEINPUT_TRC))\r\n\r\n#define IS_LL_TIM_ICPSC(__VALUE__) (((__VALUE__) == LL_TIM_ICPSC_DIV1) \\\r\n                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV2) \\\r\n                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV4) \\\r\n                                    || ((__VALUE__) == LL_TIM_ICPSC_DIV8))\r\n\r\n#define IS_LL_TIM_IC_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_IC_FILTER_FDIV1) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N2) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N4) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N8) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N6) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N8) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N6) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N8) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N6) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N8) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N5) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N6) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N8) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N5) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N6) \\\r\n                                        || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N8))\r\n\r\n#define IS_LL_TIM_IC_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \\\r\n                                          || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING) \\\r\n                                          || ((__VALUE__) == LL_TIM_IC_POLARITY_BOTHEDGE))\r\n\r\n#define IS_LL_TIM_ENCODERMODE(__VALUE__) (((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI1) \\\r\n                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI2) \\\r\n                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X4_TI12) \\\r\n                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2) \\\r\n                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1) \\\r\n                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2) \\\r\n                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12) \\\r\n                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X1_TI1) \\\r\n                                          || ((__VALUE__) == LL_TIM_ENCODERMODE_X1_TI2))\r\n\r\n#define IS_LL_TIM_IC_POLARITY_ENCODER(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \\\r\n                                                  || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING))\r\n\r\n#define IS_LL_TIM_OSSR_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSR_DISABLE) \\\r\n                                         || ((__VALUE__) == LL_TIM_OSSR_ENABLE))\r\n\r\n#define IS_LL_TIM_OSSI_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSI_DISABLE) \\\r\n                                         || ((__VALUE__) == LL_TIM_OSSI_ENABLE))\r\n\r\n#define IS_LL_TIM_LOCK_LEVEL(__VALUE__) (((__VALUE__) == LL_TIM_LOCKLEVEL_OFF) \\\r\n                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_1)   \\\r\n                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_2)   \\\r\n                                         || ((__VALUE__) == LL_TIM_LOCKLEVEL_3))\r\n\r\n#define IS_LL_TIM_BREAK_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_DISABLE) \\\r\n                                          || ((__VALUE__) == LL_TIM_BREAK_ENABLE))\r\n\r\n#define IS_LL_TIM_BREAK_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_POLARITY_LOW) \\\r\n                                             || ((__VALUE__) == LL_TIM_BREAK_POLARITY_HIGH))\r\n\r\n#define IS_LL_TIM_BREAK_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1)     \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N2)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N4)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N8)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N6)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N8)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N6)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N8)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N6)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N8)  \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N5) \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N6) \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N8) \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N5) \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N6) \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N8))\r\n\r\n#define IS_LL_TIM_BREAK_AFMODE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_AFMODE_INPUT)          \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK_AFMODE_BIDIRECTIONAL))\r\n\r\n#define IS_LL_TIM_BREAK2_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_DISABLE) \\\r\n                                           || ((__VALUE__) == LL_TIM_BREAK2_ENABLE))\r\n\r\n#define IS_LL_TIM_BREAK2_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_POLARITY_LOW) \\\r\n                                              || ((__VALUE__) == LL_TIM_BREAK2_POLARITY_HIGH))\r\n\r\n#define IS_LL_TIM_BREAK2_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1)    \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N2)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N4)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N8)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N6)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N8)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N6)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N8)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N6)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N8)  \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N5) \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N6) \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N8) \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N5) \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N6) \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N8))\r\n\r\n#define IS_LL_TIM_BREAK2_AFMODE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_AFMODE_INPUT)       \\\r\n                                            || ((__VALUE__) == LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL))\r\n\r\n#define IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(__VALUE__) (((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_DISABLE) \\\r\n                                                     || ((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_ENABLE))\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @defgroup TIM_LL_Private_Functions TIM Private Functions\r\n  * @{\r\n  */\r\nstatic ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);\r\nstatic ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);\r\nstatic ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);\r\nstatic ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);\r\nstatic ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);\r\nstatic ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct);\r\nstatic ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);\r\nstatic ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);\r\nstatic ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);\r\nstatic ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @addtogroup TIM_LL_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup TIM_LL_EF_Init\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Set TIMx registers to their reset values.\r\n  * @param  TIMx Timer instance\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: invalid TIMx instance\r\n  */\r\nErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx)\r\n{\r\n  ErrorStatus result = SUCCESS;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(TIMx));\r\n\r\n  if (TIMx == TIM1)\r\n  {\r\n    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1);\r\n    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1);\r\n  }\r\n  else if (TIMx == TIM2)\r\n  {\r\n    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2);\r\n    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2);\r\n  }\r\n  else if (TIMx == TIM3)\r\n  {\r\n    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM3);\r\n    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM3);\r\n  }\r\n  else if (TIMx == TIM4)\r\n  {\r\n    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM4);\r\n    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM4);\r\n  }\r\n#if defined(TIM5)\r\n  else if (TIMx == TIM5)\r\n  {\r\n    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM5);\r\n    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM5);\r\n  }\r\n#endif /* TIM5 */\r\n  else if (TIMx == TIM6)\r\n  {\r\n    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM6);\r\n    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM6);\r\n  }\r\n  else if (TIMx == TIM7)\r\n  {\r\n    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM7);\r\n    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM7);\r\n  }\r\n  else if (TIMx == TIM8)\r\n  {\r\n    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM8);\r\n    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM8);\r\n  }\r\n  else if (TIMx == TIM15)\r\n  {\r\n    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM15);\r\n    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM15);\r\n  }\r\n  else if (TIMx == TIM16)\r\n  {\r\n    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM16);\r\n    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM16);\r\n  }\r\n  else if (TIMx == TIM17)\r\n  {\r\n    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM17);\r\n    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM17);\r\n  }\r\n#if defined(TIM20)\r\n  else if (TIMx == TIM20)\r\n  {\r\n    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM20);\r\n    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM20);\r\n  }\r\n#endif /* TIM20 */\r\n  else\r\n  {\r\n    result = ERROR;\r\n  }\r\n\r\n  return result;\r\n}\r\n\r\n/**\r\n  * @brief  Set the fields of the time base unit configuration data structure\r\n  *         to their default values.\r\n  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure)\r\n  * @retval None\r\n  */\r\nvoid LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)\r\n{\r\n  /* Set the default configuration */\r\n  TIM_InitStruct->Prescaler         = (uint16_t)0x0000;\r\n  TIM_InitStruct->CounterMode       = LL_TIM_COUNTERMODE_UP;\r\n  TIM_InitStruct->Autoreload        = 0xFFFFFFFFU;\r\n  TIM_InitStruct->ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1;\r\n  TIM_InitStruct->RepetitionCounter = 0x00000000U;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx time base unit.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure\r\n  *         (TIMx time base unit configuration data structure)\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)\r\n{\r\n  uint32_t tmpcr1;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));\r\n  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));\r\n\r\n  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);\r\n\r\n  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))\r\n  {\r\n    /* Select the Counter Mode */\r\n    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);\r\n  }\r\n\r\n  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))\r\n  {\r\n    /* Set the clock division */\r\n    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);\r\n  }\r\n\r\n  /* Write to TIMx CR1 */\r\n  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);\r\n\r\n  /* Set the Autoreload value */\r\n  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);\r\n\r\n  /* Set the Prescaler value */\r\n  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);\r\n\r\n  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))\r\n  {\r\n    /* Set the Repetition Counter value */\r\n    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);\r\n  }\r\n\r\n  /* Generate an update event to reload the Prescaler\r\n     and the repetition counter value (if applicable) immediately */\r\n  LL_TIM_GenerateEvent_UPDATE(TIMx);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Set the fields of the TIMx output channel configuration data\r\n  *         structure to their default values.\r\n  * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure\r\n  *         (the output channel configuration data structure)\r\n  * @retval None\r\n  */\r\nvoid LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)\r\n{\r\n  /* Set the default configuration */\r\n  TIM_OC_InitStruct->OCMode       = LL_TIM_OCMODE_FROZEN;\r\n  TIM_OC_InitStruct->OCState      = LL_TIM_OCSTATE_DISABLE;\r\n  TIM_OC_InitStruct->OCNState     = LL_TIM_OCSTATE_DISABLE;\r\n  TIM_OC_InitStruct->CompareValue = 0x00000000U;\r\n  TIM_OC_InitStruct->OCPolarity   = LL_TIM_OCPOLARITY_HIGH;\r\n  TIM_OC_InitStruct->OCNPolarity  = LL_TIM_OCPOLARITY_HIGH;\r\n  TIM_OC_InitStruct->OCIdleState  = LL_TIM_OCIDLESTATE_LOW;\r\n  TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx output channel.\r\n  * @param  TIMx Timer Instance\r\n  * @param  Channel This parameter can be one of the following values:\r\n  *         @arg @ref LL_TIM_CHANNEL_CH1\r\n  *         @arg @ref LL_TIM_CHANNEL_CH2\r\n  *         @arg @ref LL_TIM_CHANNEL_CH3\r\n  *         @arg @ref LL_TIM_CHANNEL_CH4\r\n  *         @arg @ref LL_TIM_CHANNEL_CH5\r\n  *         @arg @ref LL_TIM_CHANNEL_CH6\r\n  * @param  TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (TIMx output channel configuration\r\n  *         data structure)\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx output channel is initialized\r\n  *          - ERROR: TIMx output channel is not initialized\r\n  */\r\nErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)\r\n{\r\n  ErrorStatus result = ERROR;\r\n\r\n  switch (Channel)\r\n  {\r\n    case LL_TIM_CHANNEL_CH1:\r\n      result = OC1Config(TIMx, TIM_OC_InitStruct);\r\n      break;\r\n    case LL_TIM_CHANNEL_CH2:\r\n      result = OC2Config(TIMx, TIM_OC_InitStruct);\r\n      break;\r\n    case LL_TIM_CHANNEL_CH3:\r\n      result = OC3Config(TIMx, TIM_OC_InitStruct);\r\n      break;\r\n    case LL_TIM_CHANNEL_CH4:\r\n      result = OC4Config(TIMx, TIM_OC_InitStruct);\r\n      break;\r\n    case LL_TIM_CHANNEL_CH5:\r\n      result = OC5Config(TIMx, TIM_OC_InitStruct);\r\n      break;\r\n    case LL_TIM_CHANNEL_CH6:\r\n      result = OC6Config(TIMx, TIM_OC_InitStruct);\r\n      break;\r\n    default:\r\n      break;\r\n  }\r\n\r\n  return result;\r\n}\r\n\r\n/**\r\n  * @brief  Set the fields of the TIMx input channel configuration data\r\n  *         structure to their default values.\r\n  * @param  TIM_ICInitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (the input channel configuration\r\n  *         data structure)\r\n  * @retval None\r\n  */\r\nvoid LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)\r\n{\r\n  /* Set the default configuration */\r\n  TIM_ICInitStruct->ICPolarity    = LL_TIM_IC_POLARITY_RISING;\r\n  TIM_ICInitStruct->ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;\r\n  TIM_ICInitStruct->ICPrescaler   = LL_TIM_ICPSC_DIV1;\r\n  TIM_ICInitStruct->ICFilter      = LL_TIM_IC_FILTER_FDIV1;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx input channel.\r\n  * @param  TIMx Timer Instance\r\n  * @param  Channel This parameter can be one of the following values:\r\n  *         @arg @ref LL_TIM_CHANNEL_CH1\r\n  *         @arg @ref LL_TIM_CHANNEL_CH2\r\n  *         @arg @ref LL_TIM_CHANNEL_CH3\r\n  *         @arg @ref LL_TIM_CHANNEL_CH4\r\n  * @param  TIM_IC_InitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (TIMx input channel configuration data\r\n  *         structure)\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx output channel is initialized\r\n  *          - ERROR: TIMx output channel is not initialized\r\n  */\r\nErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct)\r\n{\r\n  ErrorStatus result = ERROR;\r\n\r\n  switch (Channel)\r\n  {\r\n    case LL_TIM_CHANNEL_CH1:\r\n      result = IC1Config(TIMx, TIM_IC_InitStruct);\r\n      break;\r\n    case LL_TIM_CHANNEL_CH2:\r\n      result = IC2Config(TIMx, TIM_IC_InitStruct);\r\n      break;\r\n    case LL_TIM_CHANNEL_CH3:\r\n      result = IC3Config(TIMx, TIM_IC_InitStruct);\r\n      break;\r\n    case LL_TIM_CHANNEL_CH4:\r\n      result = IC4Config(TIMx, TIM_IC_InitStruct);\r\n      break;\r\n    default:\r\n      break;\r\n  }\r\n\r\n  return result;\r\n}\r\n\r\n/**\r\n  * @brief  Fills each TIM_EncoderInitStruct field with its default value\r\n  * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (encoder interface\r\n  *         configuration data structure)\r\n  * @retval None\r\n  */\r\nvoid LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)\r\n{\r\n  /* Set the default configuration */\r\n  TIM_EncoderInitStruct->EncoderMode    = LL_TIM_ENCODERMODE_X2_TI1;\r\n  TIM_EncoderInitStruct->IC1Polarity    = LL_TIM_IC_POLARITY_RISING;\r\n  TIM_EncoderInitStruct->IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;\r\n  TIM_EncoderInitStruct->IC1Prescaler   = LL_TIM_ICPSC_DIV1;\r\n  TIM_EncoderInitStruct->IC1Filter      = LL_TIM_IC_FILTER_FDIV1;\r\n  TIM_EncoderInitStruct->IC2Polarity    = LL_TIM_IC_POLARITY_RISING;\r\n  TIM_EncoderInitStruct->IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI;\r\n  TIM_EncoderInitStruct->IC2Prescaler   = LL_TIM_ICPSC_DIV1;\r\n  TIM_EncoderInitStruct->IC2Filter      = LL_TIM_IC_FILTER_FDIV1;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the encoder interface of the timer instance.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (TIMx encoder interface\r\n  *         configuration data structure)\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)\r\n{\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_ENCODERMODE(TIM_EncoderInitStruct->EncoderMode));\r\n  assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC1Polarity));\r\n  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC1ActiveInput));\r\n  assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC1Prescaler));\r\n  assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC1Filter));\r\n  assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC2Polarity));\r\n  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC2ActiveInput));\r\n  assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC2Prescaler));\r\n  assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC2Filter));\r\n\r\n  /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */\r\n  TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);\r\n\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = LL_TIM_ReadReg(TIMx, CCER);\r\n\r\n  /* Configure TI1 */\r\n  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);\r\n  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U);\r\n  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U);\r\n  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U);\r\n\r\n  /* Configure TI2 */\r\n  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC2S | TIM_CCMR1_IC2F  | TIM_CCMR1_IC2PSC);\r\n  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U);\r\n  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U);\r\n  tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U);\r\n\r\n  /* Set TI1 and TI2 polarity and enable TI1 and TI2 */\r\n  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);\r\n  tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity);\r\n  tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U);\r\n  tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);\r\n\r\n  /* Set encoder mode */\r\n  LL_TIM_SetEncoderMode(TIMx, TIM_EncoderInitStruct->EncoderMode);\r\n\r\n  /* Write to TIMx CCMR1 */\r\n  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);\r\n\r\n  /* Write to TIMx CCER */\r\n  LL_TIM_WriteReg(TIMx, CCER, tmpccer);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Set the fields of the TIMx Hall sensor interface configuration data\r\n  *         structure to their default values.\r\n  * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (HALL sensor interface\r\n  *         configuration data structure)\r\n  * @retval None\r\n  */\r\nvoid LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)\r\n{\r\n  /* Set the default configuration */\r\n  TIM_HallSensorInitStruct->IC1Polarity       = LL_TIM_IC_POLARITY_RISING;\r\n  TIM_HallSensorInitStruct->IC1Prescaler      = LL_TIM_ICPSC_DIV1;\r\n  TIM_HallSensorInitStruct->IC1Filter         = LL_TIM_IC_FILTER_FDIV1;\r\n  TIM_HallSensorInitStruct->CommutationDelay  = 0U;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the Hall sensor interface of the timer instance.\r\n  * @note TIMx CH1, CH2 and CH3 inputs connected through a XOR\r\n  *       to the TI1 input channel\r\n  * @note TIMx slave mode controller is configured in reset mode.\r\n          Selected internal trigger is TI1F_ED.\r\n  * @note Channel 1 is configured as input, IC1 is mapped on TRC.\r\n  * @note Captured value stored in TIMx_CCR1 correspond to the time elapsed\r\n  *       between 2 changes on the inputs. It gives information about motor speed.\r\n  * @note Channel 2 is configured in output PWM 2 mode.\r\n  * @note Compare value stored in TIMx_CCR2 corresponds to the commutation delay.\r\n  * @note OC2REF is selected as trigger output on TRGO.\r\n  * @note LL_TIM_IC_POLARITY_BOTHEDGE must not be used for TI1 when it is used\r\n  *       when TIMx operates in Hall sensor interface mode.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (TIMx HALL sensor\r\n  *         interface configuration data structure)\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)\r\n{\r\n  uint32_t tmpcr2;\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpsmcr;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_HallSensorInitStruct->IC1Polarity));\r\n  assert_param(IS_LL_TIM_ICPSC(TIM_HallSensorInitStruct->IC1Prescaler));\r\n  assert_param(IS_LL_TIM_IC_FILTER(TIM_HallSensorInitStruct->IC1Filter));\r\n\r\n  /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */\r\n  TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E);\r\n\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);\r\n\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = LL_TIM_ReadReg(TIMx, CCER);\r\n\r\n  /* Get the TIMx SMCR register value */\r\n  tmpsmcr = LL_TIM_ReadReg(TIMx, SMCR);\r\n\r\n  /* Connect TIMx_CH1, CH2 and CH3 pins to the TI1 input */\r\n  tmpcr2 |= TIM_CR2_TI1S;\r\n\r\n  /* OC2REF signal is used as trigger output (TRGO) */\r\n  tmpcr2 |= LL_TIM_TRGO_OC2REF;\r\n\r\n  /* Configure the slave mode controller */\r\n  tmpsmcr &= (uint32_t)~(TIM_SMCR_TS | TIM_SMCR_SMS);\r\n  tmpsmcr |= LL_TIM_TS_TI1F_ED;\r\n  tmpsmcr |= LL_TIM_SLAVEMODE_RESET;\r\n\r\n  /* Configure input channel 1 */\r\n  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F  | TIM_CCMR1_IC1PSC);\r\n  tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U);\r\n  tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Filter >> 16U);\r\n  tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U);\r\n\r\n  /* Configure input channel 2 */\r\n  tmpccmr1 &= (uint32_t)~(TIM_CCMR1_OC2M | TIM_CCMR1_OC2FE  | TIM_CCMR1_OC2PE  | TIM_CCMR1_OC2CE);\r\n  tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 << 8U);\r\n\r\n  /* Set Channel 1 polarity and enable Channel 1 and Channel2 */\r\n  tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP);\r\n  tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity);\r\n  tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E);\r\n\r\n  /* Write to TIMx CR2 */\r\n  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);\r\n\r\n  /* Write to TIMx SMCR */\r\n  LL_TIM_WriteReg(TIMx, SMCR, tmpsmcr);\r\n\r\n  /* Write to TIMx CCMR1 */\r\n  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);\r\n\r\n  /* Write to TIMx CCER */\r\n  LL_TIM_WriteReg(TIMx, CCER, tmpccer);\r\n\r\n  /* Write to TIMx CCR2 */\r\n  LL_TIM_OC_SetCompareCH2(TIMx, TIM_HallSensorInitStruct->CommutationDelay);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Set the fields of the Break and Dead Time configuration data structure\r\n  *         to their default values.\r\n  * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration\r\n  *         data structure)\r\n  * @retval None\r\n  */\r\nvoid LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)\r\n{\r\n  /* Set the default configuration */\r\n  TIM_BDTRInitStruct->OSSRState       = LL_TIM_OSSR_DISABLE;\r\n  TIM_BDTRInitStruct->OSSIState       = LL_TIM_OSSI_DISABLE;\r\n  TIM_BDTRInitStruct->LockLevel       = LL_TIM_LOCKLEVEL_OFF;\r\n  TIM_BDTRInitStruct->DeadTime        = (uint8_t)0x00;\r\n  TIM_BDTRInitStruct->BreakState      = LL_TIM_BREAK_DISABLE;\r\n  TIM_BDTRInitStruct->BreakPolarity   = LL_TIM_BREAK_POLARITY_LOW;\r\n  TIM_BDTRInitStruct->BreakFilter     = LL_TIM_BREAK_FILTER_FDIV1;\r\n  TIM_BDTRInitStruct->BreakAFMode     = LL_TIM_BREAK_AFMODE_INPUT;\r\n  TIM_BDTRInitStruct->Break2State     = LL_TIM_BREAK2_DISABLE;\r\n  TIM_BDTRInitStruct->Break2Polarity  = LL_TIM_BREAK2_POLARITY_LOW;\r\n  TIM_BDTRInitStruct->Break2Filter    = LL_TIM_BREAK2_FILTER_FDIV1;\r\n  TIM_BDTRInitStruct->Break2AFMode    = LL_TIM_BREAK2_AFMODE_INPUT;\r\n  TIM_BDTRInitStruct->AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the Break and Dead Time feature of the timer instance.\r\n  * @note As the bits BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR\r\n  *  and DTG[7:0] can be write-locked depending on the LOCK configuration, it\r\n  *  can be necessary to configure all of them during the first write access to\r\n  *  the TIMx_BDTR register.\r\n  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not\r\n  *       a timer instance provides a break input.\r\n  * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not\r\n  *       a timer instance provides a second break input.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration\r\n  *         data structure)\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: Break and Dead Time is initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)\r\n{\r\n  uint32_t tmpbdtr = 0;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_BREAK_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_OSSR_STATE(TIM_BDTRInitStruct->OSSRState));\r\n  assert_param(IS_LL_TIM_OSSI_STATE(TIM_BDTRInitStruct->OSSIState));\r\n  assert_param(IS_LL_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->LockLevel));\r\n  assert_param(IS_LL_TIM_BREAK_STATE(TIM_BDTRInitStruct->BreakState));\r\n  assert_param(IS_LL_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->BreakPolarity));\r\n  assert_param(IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->AutomaticOutput));\r\n\r\n  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,\r\n  the OSSI State, the dead time value and the Automatic Output Enable Bit */\r\n\r\n  /* Set the BDTR bits */\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);\r\n  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);\r\n  if (IS_TIM_ADVANCED_INSTANCE(TIMx))\r\n  {\r\n    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));\r\n    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);\r\n  }\r\n\r\n  if (IS_TIM_BKIN2_INSTANCE(TIMx))\r\n  {\r\n    assert_param(IS_LL_TIM_BREAK2_STATE(TIM_BDTRInitStruct->Break2State));\r\n    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));\r\n    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));\r\n    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));\r\n\r\n    /* Set the BREAK2 input related BDTR bit-fields */\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);\r\n    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);\r\n  }\r\n\r\n  /* Set TIMx_BDTR */\r\n  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);\r\n\r\n  return SUCCESS;\r\n}\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup TIM_LL_Private_Functions TIM Private Functions\r\n  *  @brief   Private functions\r\n  * @{\r\n  */\r\n/**\r\n  * @brief  Configure the TIMx output channel 1.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 1 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)\r\n{\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC1_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));\r\n\r\n  /* Disable the Channel 1: Reset the CC1E Bit */\r\n  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = LL_TIM_ReadReg(TIMx, CCER);\r\n\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);\r\n\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);\r\n\r\n  /* Reset Capture/Compare selection Bits */\r\n  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);\r\n\r\n  /* Set the Output Compare Mode */\r\n  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);\r\n\r\n  /* Set the Output Compare Polarity */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);\r\n\r\n  /* Set the Output State */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));\r\n\r\n    /* Set the complementary output Polarity */\r\n    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);\r\n\r\n    /* Set the complementary output State */\r\n    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);\r\n\r\n    /* Set the Output Idle state */\r\n    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);\r\n\r\n    /* Set the complementary output Idle state */\r\n    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);\r\n\r\n  /* Write to TIMx CCMR1 */\r\n  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);\r\n\r\n  /* Set the Capture Compare Register value */\r\n  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);\r\n\r\n  /* Write to TIMx CCER */\r\n  LL_TIM_WriteReg(TIMx, CCER, tmpccer);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx output channel 2.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 2 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)\r\n{\r\n  uint32_t tmpccmr1;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC2_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));\r\n\r\n  /* Disable the Channel 2: Reset the CC2E Bit */\r\n  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);\r\n\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);\r\n\r\n  /* Get the TIMx CCMR1 register value */\r\n  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);\r\n\r\n  /* Reset Capture/Compare selection Bits */\r\n  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);\r\n\r\n  /* Select the Output Compare Mode */\r\n  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);\r\n\r\n  /* Set the Output Compare Polarity */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);\r\n\r\n  /* Set the Output State */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));\r\n\r\n    /* Set the complementary output Polarity */\r\n    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);\r\n\r\n    /* Set the complementary output State */\r\n    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);\r\n\r\n    /* Set the Output Idle state */\r\n    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);\r\n\r\n    /* Set the complementary output Idle state */\r\n    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);\r\n\r\n  /* Write to TIMx CCMR1 */\r\n  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);\r\n\r\n  /* Set the Capture Compare Register value */\r\n  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);\r\n\r\n  /* Write to TIMx CCER */\r\n  LL_TIM_WriteReg(TIMx, CCER, tmpccer);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx output channel 3.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 3 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)\r\n{\r\n  uint32_t tmpccmr2;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC3_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));\r\n\r\n  /* Disable the Channel 3: Reset the CC3E Bit */\r\n  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);\r\n\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);\r\n\r\n  /* Get the TIMx CCMR2 register value */\r\n  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);\r\n\r\n  /* Reset Capture/Compare selection Bits */\r\n  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);\r\n\r\n  /* Select the Output Compare Mode */\r\n  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);\r\n\r\n  /* Set the Output Compare Polarity */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);\r\n\r\n  /* Set the Output State */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));\r\n\r\n    /* Set the complementary output Polarity */\r\n    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);\r\n\r\n    /* Set the complementary output State */\r\n    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);\r\n\r\n    /* Set the Output Idle state */\r\n    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);\r\n\r\n    /* Set the complementary output Idle state */\r\n    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);\r\n\r\n  /* Write to TIMx CCMR2 */\r\n  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);\r\n\r\n  /* Set the Capture Compare Register value */\r\n  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);\r\n\r\n  /* Write to TIMx CCER */\r\n  LL_TIM_WriteReg(TIMx, CCER, tmpccer);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx output channel 4.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 4 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)\r\n{\r\n  uint32_t tmpccmr2;\r\n  uint32_t tmpccer;\r\n  uint32_t tmpcr2;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC4_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));\r\n\r\n  /* Disable the Channel 4: Reset the CC4E Bit */\r\n  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = LL_TIM_ReadReg(TIMx, CCER);\r\n\r\n  /* Get the TIMx CR2 register value */\r\n  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);\r\n\r\n  /* Get the TIMx CCMR2 register value */\r\n  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);\r\n\r\n  /* Reset Capture/Compare selection Bits */\r\n  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);\r\n\r\n  /* Select the Output Compare Mode */\r\n  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);\r\n\r\n  /* Set the Output Compare Polarity */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);\r\n\r\n  /* Set the Output State */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));\r\n\r\n    /* Set the complementary output Polarity */\r\n    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);\r\n\r\n    /* Set the complementary output State */\r\n    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);\r\n\r\n    /* Set the Output Idle state */\r\n    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);\r\n\r\n    /* Set the complementary output Idle state */\r\n    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);\r\n  }\r\n\r\n  /* Write to TIMx CR2 */\r\n  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);\r\n\r\n  /* Write to TIMx CCMR2 */\r\n  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);\r\n\r\n  /* Set the Capture Compare Register value */\r\n  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);\r\n\r\n  /* Write to TIMx CCER */\r\n  LL_TIM_WriteReg(TIMx, CCER, tmpccer);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx output channel 5.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 5 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)\r\n{\r\n  uint32_t tmpccmr3;\r\n  uint32_t tmpccer;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC5_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));\r\n\r\n  /* Disable the Channel 5: Reset the CC5E Bit */\r\n  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = LL_TIM_ReadReg(TIMx, CCER);\r\n\r\n  /* Get the TIMx CCMR3 register value */\r\n  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);\r\n\r\n  /* Select the Output Compare Mode */\r\n  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);\r\n\r\n  /* Set the Output Compare Polarity */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);\r\n\r\n  /* Set the Output State */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));\r\n\r\n    /* Set the Output Idle state */\r\n    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);\r\n\r\n  }\r\n\r\n  /* Write to TIMx CCMR3 */\r\n  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);\r\n\r\n  /* Set the Capture Compare Register value */\r\n  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);\r\n\r\n  /* Write to TIMx CCER */\r\n  LL_TIM_WriteReg(TIMx, CCER, tmpccer);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx output channel 6.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_OCInitStruct pointer to the the TIMx output channel 6 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)\r\n{\r\n  uint32_t tmpccmr3;\r\n  uint32_t tmpccer;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC6_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));\r\n  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));\r\n  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));\r\n\r\n  /* Disable the Channel 5: Reset the CC6E Bit */\r\n  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);\r\n\r\n  /* Get the TIMx CCER register value */\r\n  tmpccer = LL_TIM_ReadReg(TIMx, CCER);\r\n\r\n  /* Get the TIMx CCMR3 register value */\r\n  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);\r\n\r\n  /* Select the Output Compare Mode */\r\n  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);\r\n\r\n  /* Set the Output Compare Polarity */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);\r\n\r\n  /* Set the Output State */\r\n  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);\r\n\r\n  if (IS_TIM_BREAK_INSTANCE(TIMx))\r\n  {\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));\r\n    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));\r\n\r\n    /* Set the Output Idle state */\r\n    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);\r\n  }\r\n\r\n  /* Write to TIMx CCMR3 */\r\n  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);\r\n\r\n  /* Set the Capture Compare Register value */\r\n  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);\r\n\r\n  /* Write to TIMx CCER */\r\n  LL_TIM_WriteReg(TIMx, CCER, tmpccer);\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx input channel 1.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 1 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC1_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));\r\n  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));\r\n  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));\r\n  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));\r\n\r\n  /* Disable the Channel 1: Reset the CC1E Bit */\r\n  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;\r\n\r\n  /* Select the Input and set the filter and the prescaler value */\r\n  MODIFY_REG(TIMx->CCMR1,\r\n             (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC),\r\n             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 16U);\r\n\r\n  /* Select the Polarity and set the CC1E Bit */\r\n  MODIFY_REG(TIMx->CCER,\r\n             (TIM_CCER_CC1P | TIM_CCER_CC1NP),\r\n             (TIM_ICInitStruct->ICPolarity | TIM_CCER_CC1E));\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx input channel 2.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 2 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC2_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));\r\n  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));\r\n  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));\r\n  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));\r\n\r\n  /* Disable the Channel 2: Reset the CC2E Bit */\r\n  TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E;\r\n\r\n  /* Select the Input and set the filter and the prescaler value */\r\n  MODIFY_REG(TIMx->CCMR1,\r\n             (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC),\r\n             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 8U);\r\n\r\n  /* Select the Polarity and set the CC2E Bit */\r\n  MODIFY_REG(TIMx->CCER,\r\n             (TIM_CCER_CC2P | TIM_CCER_CC2NP),\r\n             ((TIM_ICInitStruct->ICPolarity << 4U) | TIM_CCER_CC2E));\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx input channel 3.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 3 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC3_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));\r\n  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));\r\n  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));\r\n  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));\r\n\r\n  /* Disable the Channel 3: Reset the CC3E Bit */\r\n  TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E;\r\n\r\n  /* Select the Input and set the filter and the prescaler value */\r\n  MODIFY_REG(TIMx->CCMR2,\r\n             (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC),\r\n             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 16U);\r\n\r\n  /* Select the Polarity and set the CC3E Bit */\r\n  MODIFY_REG(TIMx->CCER,\r\n             (TIM_CCER_CC3P | TIM_CCER_CC3NP),\r\n             ((TIM_ICInitStruct->ICPolarity << 8U) | TIM_CCER_CC3E));\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n/**\r\n  * @brief  Configure the TIMx input channel 4.\r\n  * @param  TIMx Timer Instance\r\n  * @param  TIM_ICInitStruct pointer to the the TIMx input channel 4 configuration data structure\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: TIMx registers are de-initialized\r\n  *          - ERROR: not applicable\r\n  */\r\nstatic ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)\r\n{\r\n  /* Check the parameters */\r\n  assert_param(IS_TIM_CC4_INSTANCE(TIMx));\r\n  assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity));\r\n  assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput));\r\n  assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler));\r\n  assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter));\r\n\r\n  /* Disable the Channel 4: Reset the CC4E Bit */\r\n  TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;\r\n\r\n  /* Select the Input and set the filter and the prescaler value */\r\n  MODIFY_REG(TIMx->CCMR2,\r\n             (TIM_CCMR2_CC4S | TIM_CCMR2_IC4F | TIM_CCMR2_IC4PSC),\r\n             (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 8U);\r\n\r\n  /* Select the Polarity and set the CC2E Bit */\r\n  MODIFY_REG(TIMx->CCER,\r\n             (TIM_CCER_CC4P | TIM_CCER_CC4NP),\r\n             ((TIM_ICInitStruct->ICPolarity << 12U) | TIM_CCER_CC4E));\r\n\r\n  return SUCCESS;\r\n}\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM15 || TIM16 || TIM17 || TIM20 */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n#endif /* USE_FULL_LL_DRIVER */\r\n\r\n"},{"name":"stm32g4xx_ll_utils.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Drivers\\STM32G4xx_HAL_Driver\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    stm32g4xx_ll_utils.c\r\n  * @author  MCD Application Team\r\n  * @brief   UTILS LL module driver.\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n  \r\n/* Includes ------------------------------------------------------------------*/\r\n#include \"stm32g4xx_ll_utils.h\"\r\n#include \"stm32g4xx_ll_rcc.h\"\r\n#include \"stm32g4xx_ll_system.h\"\r\n#include \"stm32g4xx_ll_pwr.h\"\r\n#ifdef  USE_FULL_ASSERT\r\n#include \"stm32_assert.h\"\r\n#else\r\n#define assert_param(expr) ((void)0U)\r\n#endif /* USE_FULL_ASSERT */\r\n\r\n/** @addtogroup STM32G4xx_LL_Driver\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup UTILS_LL\r\n  * @{\r\n  */\r\n\r\n/* Private types -------------------------------------------------------------*/\r\n/* Private variables ---------------------------------------------------------*/\r\n/* Private constants ---------------------------------------------------------*/\r\n/** @addtogroup UTILS_LL_Private_Constants\r\n  * @{\r\n  */\r\n#define UTILS_MAX_FREQUENCY_SCALE1  170000000U       /*!< Maximum frequency for system clock at power scale1, in Hz */\r\n#define UTILS_MAX_FREQUENCY_SCALE2   26000000U       /*!< Maximum frequency for system clock at power scale2, in Hz */\r\n\r\n/* Defines used for PLL range */\r\n#define UTILS_PLLVCO_INPUT_MIN        2660000U       /*!< Frequency min for PLLVCO input, in Hz   */\r\n#define UTILS_PLLVCO_INPUT_MAX        8000000U       /*!< Frequency max for PLLVCO input, in Hz   */\r\n#define UTILS_PLLVCO_OUTPUT_MIN      64000000U       /*!< Frequency min for PLLVCO output, in Hz  */\r\n#define UTILS_PLLVCO_OUTPUT_MAX     344000000U       /*!< Frequency max for PLLVCO output, in Hz  */\r\n\r\n/* Defines used for HSE range */\r\n#define UTILS_HSE_FREQUENCY_MIN      4000000U        /*!< Frequency min for HSE frequency, in Hz   */\r\n#define UTILS_HSE_FREQUENCY_MAX     48000000U        /*!< Frequency max for HSE frequency, in Hz   */\r\n\r\n/* Defines used for FLASH latency according to HCLK Frequency */\r\n#define UTILS_SCALE1_LATENCY1_FREQ   20000000U       /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */\r\n#define UTILS_SCALE1_LATENCY2_FREQ   40000000U       /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */\r\n#define UTILS_SCALE1_LATENCY3_FREQ   60000000U       /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */\r\n#define UTILS_SCALE1_LATENCY4_FREQ   80000000U       /*!< HCLK frequency to set FLASH latency 4 in power scale 1 */\r\n#define UTILS_SCALE1_LATENCY5_FREQ  100000000U       /*!< HCLK frequency to set FLASH latency 5 in power scale 1 */\r\n#define UTILS_SCALE1_LATENCY6_FREQ  120000000U       /*!< HCLK frequency to set FLASH latency 6 in power scale 1 */\r\n#define UTILS_SCALE1_LATENCY7_FREQ  140000000U       /*!< HCLK frequency to set FLASH latency 7 in power scale 1 */\r\n#define UTILS_SCALE1_LATENCY8_FREQ  160000000U       /*!< HCLK frequency to set FLASH latency 8 in power scale 1 */\r\n#define UTILS_SCALE1_LATENCY9_FREQ  170000000U       /*!< HCLK frequency to set FLASH latency 9 in power scale 1 */\r\n#define UTILS_SCALE2_LATENCY1_FREQ    8000000U       /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */\r\n#define UTILS_SCALE2_LATENCY2_FREQ   16000000U       /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */\r\n#define UTILS_SCALE2_LATENCY3_FREQ   26000000U       /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Private macros ------------------------------------------------------------*/\r\n/** @addtogroup UTILS_LL_Private_Macros\r\n  * @{\r\n  */\r\n#define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1)   \\\r\n                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2)   \\\r\n                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4)   \\\r\n                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8)   \\\r\n                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16)  \\\r\n                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64)  \\\r\n                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \\\r\n                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \\\r\n                                        || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512))\r\n\r\n#define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \\\r\n                                      || ((__VALUE__) == LL_RCC_APB1_DIV_2) \\\r\n                                      || ((__VALUE__) == LL_RCC_APB1_DIV_4) \\\r\n                                      || ((__VALUE__) == LL_RCC_APB1_DIV_8) \\\r\n                                      || ((__VALUE__) == LL_RCC_APB1_DIV_16))\r\n\r\n#define IS_LL_UTILS_APB2_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB2_DIV_1) \\\r\n                                      || ((__VALUE__) == LL_RCC_APB2_DIV_2) \\\r\n                                      || ((__VALUE__) == LL_RCC_APB2_DIV_4) \\\r\n                                      || ((__VALUE__) == LL_RCC_APB2_DIV_8) \\\r\n                                      || ((__VALUE__) == LL_RCC_APB2_DIV_16))\r\n\r\n#define IS_LL_UTILS_PLLM_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLLM_DIV_1) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_2) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_3) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_4) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_5) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_6) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_7) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_8) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_9) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_10) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_11) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_12) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_13) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_14) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_15) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLM_DIV_16))\r\n\r\n#define IS_LL_UTILS_PLLN_VALUE(__VALUE__) ((8U <= (__VALUE__)) && ((__VALUE__) <= 127U))\r\n\r\n#define IS_LL_UTILS_PLLR_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLLR_DIV_2) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_4) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_6) \\\r\n                                        || ((__VALUE__) == LL_RCC_PLLR_DIV_8))\r\n\r\n#define IS_LL_UTILS_PLLVCO_INPUT(__VALUE__)  ((UTILS_PLLVCO_INPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_INPUT_MAX))\r\n\r\n#define IS_LL_UTILS_PLLVCO_OUTPUT(__VALUE__) ((UTILS_PLLVCO_OUTPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_OUTPUT_MAX))\r\n\r\n#define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1) ? ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE1) : \\\r\n                                             ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE2))\r\n\r\n#define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \\\r\n                                        || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF))\r\n\r\n#define IS_LL_UTILS_HSE_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) >= UTILS_HSE_FREQUENCY_MIN) && ((__FREQUENCY__) <= UTILS_HSE_FREQUENCY_MAX))\r\n/**\r\n  * @}\r\n  */\r\n/* Private function prototypes -----------------------------------------------*/\r\n/** @defgroup UTILS_LL_Private_Functions UTILS Private functions\r\n  * @{\r\n  */\r\nstatic uint32_t    UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency,\r\n                                               LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct);\r\nstatic ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct);\r\nstatic ErrorStatus UTILS_PLL_IsBusy(void);\r\n/**\r\n  * @}\r\n  */\r\n\r\n/* Exported functions --------------------------------------------------------*/\r\n/** @addtogroup UTILS_LL_Exported_Functions\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup UTILS_LL_EF_DELAY\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  This function configures the Cortex-M SysTick source to have 1ms time base.\r\n  * @note   When a RTOS is used, it is recommended to avoid changing the Systick\r\n  *         configuration by calling this function, for a delay use rather osDelay RTOS service.\r\n  * @param  HCLKFrequency HCLK frequency in Hz\r\n  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq\r\n  * @retval None\r\n  */\r\nvoid LL_Init1msTick(uint32_t HCLKFrequency)\r\n{\r\n  /* Use frequency provided in argument */\r\n  LL_InitTick(HCLKFrequency, 1000U);\r\n}\r\n\r\n/**\r\n  * @brief  This function provides accurate delay (in milliseconds) based\r\n  *         on SysTick counter flag\r\n  * @note   When a RTOS is used, it is recommended to avoid using blocking delay\r\n  *         and use rather osDelay service.\r\n  * @note   To respect 1ms timebase, user should call @ref LL_Init1msTick function which\r\n  *         will configure Systick to 1ms\r\n  * @param  Delay specifies the delay time length, in milliseconds.\r\n  * @retval None\r\n  */\r\nvoid LL_mDelay(uint32_t Delay)\r\n{\r\n  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */\r\n  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */\r\n  /* Add this code to indicate that local variable is not used */\r\n  ((void)tmp);\r\n  tmpDelay = Delay;\r\n  /* Add a period to guaranty minimum wait */\r\n  if(tmpDelay < LL_MAX_DELAY)\r\n  {\r\n    tmpDelay++;\r\n  }\r\n\r\n  while (tmpDelay != 0U)\r\n  {\r\n    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)\r\n    {\r\n      tmpDelay--;\r\n    }\r\n  }\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup UTILS_EF_SYSTEM\r\n  *  @brief    System Configuration functions\r\n  *\r\n  @verbatim\r\n ===============================================================================\r\n           ##### System Configuration functions #####\r\n ===============================================================================\r\n    [..]\r\n         System, AHB and APB buses clocks configuration\r\n\r\n         (+) The maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 is \r\n             170000000 Hz for STM32G4xx.\r\n  @endverbatim\r\n  @internal\r\n             Depending on the device voltage range, the maximum frequency should be\r\n             adapted accordingly:\r\n\r\n             (++) Table 1. HCLK clock frequency for STM32G4xx devices\r\n             (++) +--------------------------------------------------------+\r\n             (++) | Latency         |     HCLK clock frequency (MHz)       |\r\n             (++) |                 |--------------------------------------|\r\n             (++) |                 |  voltage range 1  | voltage range 2  |\r\n             (++) |                 |       1.2 V       |     1.0 V        |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |0WS(1 CPU cycles)|   0 < HCLK <= 20  |  0 < HCLK <= 8   |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |1WS(2 CPU cycles)|  20 < HCLK <= 40  |  8 < HCLK <= 16  |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |2WS(3 CPU cycles)|  40 < HCLK <= 60  | 16 < HCLK <= 26  |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |3WS(4 CPU cycles)|  60 < HCLK <= 80  | 16 < HCLK <= 26  |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |4WS(5 CPU cycles)|  80 < HCLK <= 100 | 16 < HCLK <= 26  |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |5WS(6 CPU cycles)| 100 < HCLK <= 120 | 16 < HCLK <= 26  |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |6WS(7 CPU cycles)| 120 < HCLK <= 140 | 16 < HCLK <= 26  |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |7WS(8 CPU cycles)| 140 < HCLK <= 160 | 16 < HCLK <= 26  |\r\n             (++) |-----------------|-------------------|------------------|\r\n             (++) |8WS(9 CPU cycles)| 160 < HCLK <= 170 | 16 < HCLK <= 26  |\r\n             (++) +--------------------------------------------------------+\r\n\r\n\r\n  @endinternal\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  This function sets directly SystemCoreClock CMSIS variable.\r\n  * @note   Variable can be calculated also through SystemCoreClockUpdate function.\r\n  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)\r\n  * @retval None\r\n  */\r\nvoid LL_SetSystemCoreClock(uint32_t HCLKFrequency)\r\n{\r\n  /* HCLK clock frequency */\r\n  SystemCoreClock = HCLKFrequency;\r\n}\r\n\r\n/**\r\n  * @brief  Update number of Flash wait states in line with new frequency and current\r\n            voltage range.\r\n  * @param  HCLKFrequency  HCLK frequency\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: Latency has been modified\r\n  *          - ERROR: Latency cannot be modified\r\n  */\r\nErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency)\r\n{\r\n  uint32_t timeout;\r\n  uint32_t getlatency;\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */\r\n\r\n  /* Frequency cannot be equal to 0 or greater than max clock */\r\n  if((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_SCALE1_LATENCY9_FREQ))\r\n  {\r\n    status = ERROR;\r\n  }\r\n  else\r\n  {\r\n    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)\r\n    {\r\n      if(HCLKFrequency > UTILS_SCALE1_LATENCY8_FREQ)\r\n      {\r\n        /* 160 < HCLK <= 170 => 8WS (9 CPU cycles) */\r\n        latency = LL_FLASH_LATENCY_8;\r\n      }\r\n      else if(HCLKFrequency > UTILS_SCALE1_LATENCY7_FREQ)\r\n      {\r\n        /* 140 < HCLK <= 160 => 7WS (8 CPU cycles) */\r\n        latency = LL_FLASH_LATENCY_7;\r\n      }\r\n      else if(HCLKFrequency > UTILS_SCALE1_LATENCY6_FREQ)\r\n      {\r\n        /* 120 < HCLK <= 140 => 6WS (7 CPU cycles) */\r\n        latency = LL_FLASH_LATENCY_6;\r\n      }\r\n      else if(HCLKFrequency > UTILS_SCALE1_LATENCY5_FREQ)\r\n      {\r\n        /* 100 < HCLK <= 120 => 5WS (6 CPU cycles) */\r\n        latency = LL_FLASH_LATENCY_5;\r\n      }\r\n      else if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)\r\n      {\r\n        /* 80 < HCLK <= 100 => 4WS (5 CPU cycles) */\r\n        latency = LL_FLASH_LATENCY_4;\r\n      }\r\n      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)\r\n      {\r\n        /* 60 < HCLK <= 80 => 3WS (4 CPU cycles) */\r\n        latency = LL_FLASH_LATENCY_3;\r\n      }\r\n      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)\r\n      {\r\n        /* 40 < HCLK <= 60 => 2WS (3 CPU cycles) */\r\n        latency = LL_FLASH_LATENCY_2;\r\n      }\r\n      else\r\n      {\r\n        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)\r\n        {\r\n          /* 20 < HCLK <= 40 => 1WS (2 CPU cycles) */\r\n          latency = LL_FLASH_LATENCY_1;\r\n        }\r\n        /* else HCLKFrequency <= 10MHz default LL_FLASH_LATENCY_0 0WS */\r\n      }\r\n    }\r\n    else /* SCALE2 */\r\n    {\r\n      if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)\r\n      {\r\n        /* 16 < HCLK <= 26 => 2WS (3 CPU cycles) */\r\n        latency = LL_FLASH_LATENCY_2;\r\n      }\r\n      else\r\n      {\r\n        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)\r\n        {\r\n          /* 8 < HCLK <= 16 => 1WS (2 CPU cycles) */\r\n          latency = LL_FLASH_LATENCY_1;\r\n        }\r\n        /* else HCLKFrequency <= 8MHz default LL_FLASH_LATENCY_0 0WS */\r\n      }\r\n    }\r\n\r\n    if (status != ERROR)\r\n    {\r\n      LL_FLASH_SetLatency(latency);\r\n\r\n      /* Check that the new number of wait states is taken into account to access the Flash\r\n         memory by reading the FLASH_ACR register */\r\n      timeout = 2U;\r\n      do\r\n      {\r\n        /* Wait for Flash latency to be updated */\r\n        getlatency = LL_FLASH_GetLatency();\r\n        timeout--;\r\n      } while ((getlatency != latency) && (timeout > 0U));\r\n\r\n      if(getlatency != latency)\r\n      {\r\n        status = ERROR;\r\n      }\r\n    }\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  This function configures system clock at maximum frequency with HSI as clock source of the PLL\r\n  * @note   The application need to ensure that PLL is disabled.\r\n  * @note   Function is based on the following formula:\r\n  *         - PLL output frequency = (((HSI frequency / PLLM) * PLLN) / PLLR)\r\n  *         - PLLM: ensure that the VCO input frequency ranges from 2.66 to 8 MHz (PLLVCO_input = HSI frequency / PLLM)\r\n  *         - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN)\r\n  *         - PLLR: ensure that max frequency at 170000000 Hz is reach (PLLVCO_output / PLLR)\r\n  * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains\r\n  *                             the configuration information for the PLL.\r\n  * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains\r\n  *                             the configuration information for the BUS prescalers.\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: Max frequency configuration done\r\n  *          - ERROR: Max frequency configuration not done\r\n  */\r\nErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,\r\n                                         LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)\r\n{\r\n  ErrorStatus status;\r\n  uint32_t pllfreq;\r\n  uint32_t hpre = LL_RCC_SYSCLK_DIV_1;\r\n\r\n  /* Check if one of the PLL is enabled */\r\n  if(UTILS_PLL_IsBusy() == SUCCESS)\r\n  {\r\n    /* Calculate the new PLL output frequency */\r\n    pllfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct);\r\n\r\n    /* Enable HSI if not enabled */\r\n    if(LL_RCC_HSI_IsReady() != 1U)\r\n    {\r\n      LL_RCC_HSI_Enable();\r\n      while (LL_RCC_HSI_IsReady() != 1U)\r\n      {\r\n        /* Wait for HSI ready */\r\n      }\r\n    }\r\n\r\n    /* Configure PLL */\r\n    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN,\r\n                                UTILS_PLLInitStruct->PLLR);\r\n\r\n    /* Prevent undershoot at highest frequency by applying intermediate AHB prescaler 2 */\r\n    if(pllfreq > 80000000U)\r\n    {\r\n      if (UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1)\r\n      {\r\n        UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_2;\r\n        hpre = LL_RCC_SYSCLK_DIV_2;\r\n      }\r\n    }\r\n\r\n    /* Enable PLL and switch system clock to PLL */\r\n    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);\r\n\r\n    /* Apply definitive AHB prescaler value if necessary */\r\n    if ((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1))\r\n    {\r\n      /* Set FLASH latency to highest latency */\r\n      status = LL_SetFlashLatency(pllfreq);\r\n      if (status == SUCCESS)\r\n      {\r\n        UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1;\r\n        LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);\r\n        LL_SetSystemCoreClock(pllfreq);\r\n      }\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* Current PLL configuration cannot be modified */\r\n    status = ERROR;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  This function configures system clock with HSE as clock source of the PLL\r\n  * @note   The application need to ensure that PLL is disabled.\r\n  * @note   Function is based on the following formula:\r\n  *         - PLL output frequency = (((HSE frequency / PLLM) * PLLN) / PLLR)\r\n  *         - PLLM: ensure that the VCO input frequency ranges from 2.66 to 8 MHz (PLLVCO_input = HSE frequency / PLLM)\r\n  *         - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN)\r\n  *         - PLLR: ensure that max frequency at 170000000 Hz is reached (PLLVCO_output / PLLR)\r\n  * @param  HSEFrequency Value between Min_Data = 4000000 and Max_Data = 48000000\r\n  * @param  HSEBypass This parameter can be one of the following values:\r\n  *         @arg @ref LL_UTILS_HSEBYPASS_ON\r\n  *         @arg @ref LL_UTILS_HSEBYPASS_OFF\r\n  * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains\r\n  *                             the configuration information for the PLL.\r\n  * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains\r\n  *                             the configuration information for the BUS prescalers.\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: Max frequency configuration done\r\n  *          - ERROR: Max frequency configuration not done\r\n  */\r\nErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,\r\n                                         LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)\r\n{\r\n  ErrorStatus status;\r\n  uint32_t pllfreq;\r\n  uint32_t hpre = LL_RCC_SYSCLK_DIV_1;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_LL_UTILS_HSE_FREQUENCY(HSEFrequency));\r\n  assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass));\r\n\r\n  /* Check if one of the PLL is enabled */\r\n  if(UTILS_PLL_IsBusy() == SUCCESS)\r\n  {\r\n    /* Calculate the new PLL output frequency */\r\n    pllfreq = UTILS_GetPLLOutputFrequency(HSEFrequency, UTILS_PLLInitStruct);\r\n\r\n    /* Enable HSE if not enabled */\r\n    if(LL_RCC_HSE_IsReady() != 1U)\r\n    {\r\n      /* Check if need to enable HSE bypass feature or not */\r\n      if(HSEBypass == LL_UTILS_HSEBYPASS_ON)\r\n      {\r\n        LL_RCC_HSE_EnableBypass();\r\n      }\r\n      else\r\n      {\r\n        LL_RCC_HSE_DisableBypass();\r\n      }\r\n\r\n      /* Enable HSE */\r\n      LL_RCC_HSE_Enable();\r\n      while (LL_RCC_HSE_IsReady() != 1U)\r\n      {\r\n        /* Wait for HSE ready */\r\n      }\r\n    }\r\n\r\n    /* Configure PLL */\r\n    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN,\r\n                                UTILS_PLLInitStruct->PLLR);\r\n\r\n    /* Prevent undershoot at highest frequency by applying intermediate AHB prescaler 2 */\r\n    if(pllfreq > 80000000U)\r\n    {\r\n      if (UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1)\r\n      {\r\n        UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_2;\r\n        hpre = LL_RCC_SYSCLK_DIV_2;\r\n      }\r\n    }\r\n\r\n    /* Enable PLL and switch system clock to PLL */\r\n    status = UTILS_EnablePLLAndSwitchSystem(pllfreq, UTILS_ClkInitStruct);\r\n\r\n    /* Apply definitive AHB prescaler value if necessary */\r\n    if ((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1))\r\n    {\r\n      /* Set FLASH latency to highest latency */\r\n      status = LL_SetFlashLatency(pllfreq);\r\n      if (status == SUCCESS)\r\n      {\r\n        UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1;\r\n        LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);\r\n        LL_SetSystemCoreClock(pllfreq);\r\n      }\r\n    }\r\n  }\r\n  else\r\n  {\r\n    /* Current PLL configuration cannot be modified */\r\n    status = ERROR;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup UTILS_LL_Private_Functions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Function to check that PLL can be modified\r\n  * @param  PLL_InputFrequency  PLL input frequency (in Hz)\r\n  * @param  UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains\r\n  *                             the configuration information for the PLL.\r\n  * @retval PLL output frequency (in Hz)\r\n  */\r\nstatic uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct)\r\n{\r\n  uint32_t pllfreq;\r\n\r\n  /* Check the parameters */\r\n  assert_param(IS_LL_UTILS_PLLM_VALUE(UTILS_PLLInitStruct->PLLM));\r\n  assert_param(IS_LL_UTILS_PLLN_VALUE(UTILS_PLLInitStruct->PLLN));\r\n  assert_param(IS_LL_UTILS_PLLR_VALUE(UTILS_PLLInitStruct->PLLR));\r\n\r\n  /* Check different PLL parameters according to RM                          */\r\n  /*  - PLLM: ensure that the VCO input frequency ranges from 2.66 to 8 MHz.   */\r\n  pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U));\r\n  assert_param(IS_LL_UTILS_PLLVCO_INPUT(pllfreq));\r\n\r\n  /*  - PLLN: ensure that the VCO output frequency is between 64 and 344 MHz.*/\r\n  pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos));\r\n  assert_param(IS_LL_UTILS_PLLVCO_OUTPUT(pllfreq));\r\n\r\n  /*  - PLLR: ensure that max frequency at 170000000 Hz is reached                   */\r\n  pllfreq = pllfreq / (((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U);\r\n  assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq));\r\n\r\n  return pllfreq;\r\n}\r\n\r\n/**\r\n  * @brief  Function to check that PLL can be modified\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: PLL modification can be done\r\n  *          - ERROR: PLL is busy\r\n  */\r\nstatic ErrorStatus UTILS_PLL_IsBusy(void)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n\r\n  /* Check if PLL is busy*/\r\n  if(LL_RCC_PLL_IsReady() != 0U)\r\n  {\r\n    /* PLL configuration cannot be modified */\r\n    status = ERROR;\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @brief  Function to enable PLL and switch system clock to PLL\r\n  * @param  SYSCLK_Frequency SYSCLK frequency\r\n  * @param  UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains\r\n  *                             the configuration information for the BUS prescalers.\r\n  * @retval An ErrorStatus enumeration value:\r\n  *          - SUCCESS: No problem to switch system to PLL\r\n  *          - ERROR: Problem to switch system to PLL\r\n  */\r\nstatic ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)\r\n{\r\n  ErrorStatus status = SUCCESS;\r\n  uint32_t hclk_frequency;\r\n\r\n  assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHBCLKDivider));\r\n  assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider));\r\n  assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider));\r\n\r\n  /* Calculate HCLK frequency */\r\n  hclk_frequency = __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHBCLKDivider);\r\n\r\n  /* Increasing the number of wait states because of higher CPU frequency */\r\n  if(SystemCoreClock < hclk_frequency)\r\n  {\r\n    /* Set FLASH latency to highest latency */\r\n    status = LL_SetFlashLatency(hclk_frequency);\r\n  }\r\n\r\n  /* Update system clock configuration */\r\n  if(status == SUCCESS)\r\n  {\r\n    /* Enable PLL */\r\n    LL_RCC_PLL_Enable();\r\n    LL_RCC_PLL_EnableDomain_SYS();\r\n    while (LL_RCC_PLL_IsReady() != 1U)\r\n    {\r\n      /* Wait for PLL ready */\r\n    }\r\n\r\n    /* Sysclk activation on the main PLL */\r\n    LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->AHBCLKDivider);\r\n    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);\r\n    while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)\r\n    {\r\n      /* Wait for system clock switch to PLL */\r\n    }\r\n\r\n    /* Set APB1 & APB2 prescaler*/\r\n    LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider);\r\n    LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider);\r\n  }\r\n    \r\n  /* Decreasing the number of wait states because of lower CPU frequency */\r\n  if(SystemCoreClock > hclk_frequency)\r\n  {\r\n    /* Set FLASH latency to lowest latency */\r\n    status = LL_SetFlashLatency(hclk_frequency);\r\n  }\r\n\r\n  /* Update SystemCoreClock variable */\r\n  if(status == SUCCESS)\r\n  {\r\n    LL_SetSystemCoreClock(hclk_frequency);\r\n  }\r\n\r\n  return status;\r\n}\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n"},{"name":"stm_adc_ll.c","type":"source","group":"legacy","path":"C:\\ProgramData\\MATLAB\\SupportPackages\\R2024a\\toolbox\\shared\\supportpackages\\stm32\\src\\","tag":"","groupDisplay":"其他文件","code":"/* Copyright 2021-2023 The MathWorks, Inc. */\n/******************************************************************************\n* Includes\n*******************************************************************************/\n#include \"MW_target_hardware_resources.h\"\n#include \"main.h\"\n#include \"stm_adc_ll.h\"\n#include \"string.h\"\n\n#if defined(STM32WB) && defined(ADC_SUPPORT_2_5_MSPS)\n#define MW_ADC_INJ_SUPPORTED 0\n#else\n#define MW_ADC_INJ_SUPPORTED 1\n#endif\n\n\n/**************************MW_ADC1_DMA_STREAM****************************************************\n* Global Variable Definitions\n*******************************************************************************/\n#if defined(ADC1) && defined(MW_ADC1_ENABLED)\n    ADC_Type_T mw_adc1;\n    #if defined(MW_ADC1_DMA_ENABLED)\n        #ifdef STM32H7\n            #if defined(MW_DCACHE_ENABLED)\n            uint32_T ADC1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_ADC1_DMA_BUFFER_SIZE,32)]  __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n            #else\n            uint32_T ADC1DMABuffer[MW_ADC1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\")));\n            #endif\n        #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n            uint16_T ADC1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_ADC1_DMA_BUFFER_SIZE,32)]  __attribute__((aligned (32)));\n        #elif defined(STM32H5)\n            uint16_T ADC1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_ADC1_DMA_BUFFER_SIZE,32)]  __attribute__((aligned (32)));\n        #elif defined(STM32U5)\n            uint32_T ADC1DMABuffer[MW_ADC1_DMA_BUFFER_SIZE] __attribute__((aligned (32))); \n\t    #endif\n    #endif\n#endif\n\n#if defined(ADC2) && defined(MW_ADC2_ENABLED)\n    ADC_Type_T mw_adc2;\n    #if defined(MW_ADC2_DMA_ENABLED)\n        #ifdef STM32H7\n            #if defined(MW_DCACHE_ENABLED)\n            uint32_T ADC2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_ADC2_DMA_BUFFER_SIZE,32)]  __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n            #else\n            uint32_T ADC2DMABuffer[MW_ADC2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n            #endif\n        #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n            uint16_T ADC2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_ADC2_DMA_BUFFER_SIZE,32)]  __attribute__((aligned (32)));\n\t    #endif\n    #endif\n#endif\n\n#if defined(ADC3) && defined(MW_ADC3_ENABLED)\n    ADC_Type_T mw_adc3;\n    #if defined(MW_ADC3_DMA_ENABLED)\n        #ifdef STM32H7\n            #if defined(MW_DCACHE_ENABLED)\n            uint32_T ADC3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_ADC3_DMA_BUFFER_SIZE,32)]  __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n            #else\n            uint32_T ADC3DMABuffer[MW_ADC3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n            #endif\n        #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n            uint16_T ADC3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_ADC3_DMA_BUFFER_SIZE,32)]  __attribute__((aligned (32)));\n\t    #endif\n    #endif\n#endif\n\n#if defined(ADC4) && defined(MW_ADC4_ENABLED)\n    ADC_Type_T mw_adc4;\n    #if defined(STM32U5) && defined(MW_ADC4_DMA_ENABLED)\n        uint16_T ADC4DMABuffer[MW_ADC4_DMA_BUFFER_SIZE]; \n    #endif\n#endif\n#if defined(ADC5) && defined(MW_ADC5_ENABLED)\n    ADC_Type_T mw_adc5;\n#endif\n\n#if (defined(GPDMA1) || defined(GPDMA2)) && !defined(GPDMA)\n    #define GPDMA 1\n#endif\n\n/******************************************************************************\n* Local Function Definitions\n*******************************************************************************/\n/*!\n* @brief Software Trigger regular channel ADC\n*\n* @param[in] ptradc  Pointer to MW ADC module - mw_adcx\n*\n* @return The status for software start of conversion\n*/\n\nstatic uint16_T regularADCTrigger(ADC_Type_T * ptradc)\n{\n    /* Set default status as error - 1 */\n    uint16_T status = 1;\n    /* Check if trigger source is software start of conversion */\n    if(LL_ADC_REG_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n    {\n        if(((ADC_INT_TRIGGERED == ptradc->RegStatus) || (ADC_DMA_TRANSFER_FULL_TRIGGERED == ptradc->RegStatus) || (ADC_DATA_READ == ptradc->RegStatus)\n            #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            || (1 == LL_ADC_IsActiveFlag_EOS(ptradc->peripheralPtr)))&& (0 == ADC_IsActiveFlagOVR(ptradc)))\n            #else\n            || (1 == LL_ADC_IsActiveFlag_EOCS(ptradc->peripheralPtr)))&& (0 == ADC_IsActiveFlagOVR(ptradc)))\n            #endif\n        {\n            /* Set the ADC module regular channel status as Busy */\n            if(ADC_DATA_READ == ptradc->RegStatus)\n            {\n                ptradc->RegStatus = ADC_BUSY;\n            }\n            else\n            {\n                ptradc->RegStatus = ADC_BUSY_BUT_DATA_AVAILABLE;\n\n            }\n            /* Start software start of conversion */\n            #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4)|| defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            LL_ADC_REG_StartConversion(ptradc->peripheralPtr);\n            #else\n            LL_ADC_REG_StartConversionSWStart(ptradc->peripheralPtr);\n            #endif\n            status = 0;\n        }\n    }\n    return status;\n}\n#if MW_ADC_INJ_SUPPORTED == 1\n/*!\n* @brief Software Trigger Injected channel ADC\n*\n* @param[in] ptradc  Pointer to MW ADC module - mw_adcx\n*\n* @return The status for software start of conversion\n*/\nstatic uint16_T injectedADCTrigger(ADC_Type_T * ptradc)\n{\n    /* Set default status as error - 1 */\n    uint16_T status = 1;\n    /* Check if trigger source is software start of conversion */\n    if(LL_ADC_INJ_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n    {\n        if((ADC_INT_TRIGGERED == ptradc->InjStatus) || (ADC_DATA_READ == ptradc->InjStatus) || (1 == LL_ADC_IsActiveFlag_JEOS(ptradc->peripheralPtr)))\n        {\n            /* Set the ADC module injected channel status as Busy */\n            if(ADC_DATA_READ == ptradc->InjStatus)\n            {\n                ptradc->InjStatus = ADC_BUSY;\n            }\n            else\n            {\n                ptradc->InjStatus = ADC_BUSY_BUT_DATA_AVAILABLE;\n            }\n            /* Start software start of conversion */\n\n            #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB)  || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            LL_ADC_INJ_StartConversion(ptradc->peripheralPtr);\n            #else\n            LL_ADC_INJ_StartConversionSWStart(ptradc->peripheralPtr);\n            #endif\n            status = 0;\n        }\n    }\n    return status;\n}\n/*!\n* @brief Read Injected channel ADC values\n*\n* @param[in] peripheralPtr   Pointer to ADC module - ADCx\n* @param[in] noOfConversion  Number of injected channel to be read\n* @param[out] data            Output ADC read data value\n*\n* @return void\n*/\nstatic inline void injectedOnlyReadADC(ADC_TypeDef * peripheralPtr, uint16_T noOfConversion, ADC_Buffer_DataType_T * data)\n{\n    uint32_t *src = (uint32_t *)&(peripheralPtr->JDR1);\n    for(int i=0;i<noOfConversion;i++)\n    {\n        data[i] = (ADC_Buffer_DataType_T)src[i];\n    }\n}\n#endif\n/*!\n* @brief Configure DMA for ADC peripheral\n*\n* @param[in] ADCx         Pointer to ADC module - ADCx\n* @param[in] DMAx         Pointer to DMA module - DMAx\n* @param[in] stream       DMA stream used\n* @param[in] dstAddress   Pointer to buffer for storing the ADC results\n* @param[in] bufferSize   DMA buffer size\n*\n* @return void\n*/\nstatic inline void configure_ADCs_DMA(ADC_TypeDef *ADCx, DMA_TypeDef* DMAx, uint32_t stream, ADC_Buffer_DataType_T * dstAddress, uint32_t bufferSize)\n{\n    #if defined(MW_ADC1_DMA_ENABLED) || defined(MW_ADC2_DMA_ENABLED) || defined(MW_ADC3_DMA_ENABLED) || defined(MW_ADC4_DMA_ENABLED) || defined(MW_ADC5_DMA_ENABLED)\n    /* Set DMA transfer addresses of source */\n    #if defined(GPDMA)\n        LL_DMA_SetSrcAddress(DMAx, stream, LL_ADC_DMA_GetRegAddr(ADCx, LL_ADC_DMA_REG_REGULAR_DATA));\n    #else\n        LL_DMA_SetPeriphAddress(DMAx, stream, LL_ADC_DMA_GetRegAddr(ADCx, LL_ADC_DMA_REG_REGULAR_DATA));\n\n    #endif\n    /* Set DMA transfer addresses of destination */\n    #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined (STM32U5) || defined(STM32F3) || defined(STM32H5)\n    /* Use double buffer implementation of DMA. Destination buffer format is as below */\n        #if defined (GPDMA)\n        LL_DMA_ConfigAddresses(DMAx, stream,\n                           LL_ADC_DMA_GetRegAddr(ADCx, LL_ADC_DMA_REG_REGULAR_DATA),\n                           (uint32_t)dstAddress);\n        #else\n        LL_DMA_ConfigAddresses(DMAx, stream,\n                               LL_ADC_DMA_GetRegAddr(ADCx, LL_ADC_DMA_REG_REGULAR_DATA),\n                               (uint32_t)dstAddress,\n                               LL_DMA_DIRECTION_PERIPH_TO_MEMORY);\n        #endif\n    #else\n    /* Use double buffer implementation of DMA. Destination buffer format is as below */\n    #ifdef STM32H7\n    LL_DMA_SetPeriphSize(DMAx, stream, LL_DMA_PDATAALIGN_WORD);\n    LL_DMA_SetMemorySize(DMAx, stream, LL_DMA_PDATAALIGN_WORD);\n    #endif\n    LL_DMA_SetMemoryAddress(DMAx, stream, (uint32_t)dstAddress);\n    LL_DMA_SetMemory1Address(DMAx, stream, (uint32_t)(&dstAddress[bufferSize]));\n    /* Enable double buffer implementation of DMA */\n    LL_DMA_EnableDoubleBufferMode(DMAx, stream);\n    #endif\n    #if defined(GPDMA)\n        /* Set block data length in bytes to transfer */\n        #if defined(STM32U5)\n        if (ADCx == ADC4)\n\t        LL_DMA_SetBlkDataLength(DMAx,stream,bufferSize*sizeof(ADC_Buffer_DataType_T)/2);\n        else\n            LL_DMA_SetBlkDataLength(DMAx,stream,bufferSize*sizeof(ADC_Buffer_DataType_T));\n        #else\n        LL_DMA_SetBlkDataLength(DMAx,stream,bufferSize*sizeof(ADC_Buffer_DataType_T));\n        #endif\n        \n        /* Enable DMA transfer interruption: transfer complete */\n        LL_DMA_EnableIT_TC(DMAx,stream);\n        /* Enable DMA transfer interruption: transfer error */\n        LL_DMA_EnableIT_DTE(DMAx,stream);\n\n    #else\n\t    /* Set DMA transfer size */\n\t    LL_DMA_SetDataLength(DMAx,stream,bufferSize);\n        /* Enable DMA transfer interruption: transfer complete */\n        LL_DMA_EnableIT_TC(DMAx,stream);\n        /* Enable DMA transfer interruption: transfer error */\n        LL_DMA_EnableIT_TE(DMAx,stream);\n    #endif\n    #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n    /* Enable the DMA transfer */\n    LL_DMA_EnableChannel(DMAx,stream);\n    #else\n    /* Enable the DMA transfer */\n    LL_DMA_EnableStream(DMAx,stream);\n    #endif\n\n    #endif\n}\n/*!\n* @brief De-configure DMA for ADC peripheral\n*\n* @param[in] ADCx         Pointer to ADC module - ADCx\n* @param[in] DMAx         Pointer to DMA module - DMAx\n* @param[in] stream       DMA stream used\n*\n* @return void\n*/\nstatic inline void deconfigure_ADCs_DMA(ADC_TypeDef *ADCx, DMA_TypeDef* DMAx, uint32_t stream)\n{\n    #if defined(MW_ADC1_DMA_ENABLED) || defined(MW_ADC2_DMA_ENABLED) || defined(MW_ADC3_DMA_ENABLED) || defined(MW_ADC4_DMA_ENABLED) || defined(MW_ADC5_DMA_ENABLED)\n\n    #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n    /* Disable the DMA transfer */\n    LL_DMA_DisableChannel(DMAx,stream);\n    /* Disable DMA transfer interruption: half transfer */\n    LL_DMA_DisableIT_HT(DMAx, stream);\n    #else\n    /* Disable the DMA transfer */\n    LL_DMA_DisableStream(DMAx,stream);\n    #endif\n    #if defined(GPDMA)\n        /* Disable DMA transfer interruption: transfer error */\n        LL_DMA_DisableIT_DTE(DMAx,stream);\n        /* Disable DMA transfer interruption: transfer complete */\n        LL_DMA_DisableIT_TC(DMAx,stream);\n        /* Set block data length in bytes to transfer to zero*/\n        LL_DMA_SetBlkDataLength(DMAx,stream,0);\n    #else\n        /* Disable DMA transfer interruption: transfer error */\n        LL_DMA_DisableIT_TE(DMAx,stream);\n        /* Disable DMA transfer interruption: transfer complete */\n        LL_DMA_DisableIT_TC(DMAx,stream);\n        /* Set DMA transfer size */\n        LL_DMA_SetDataLength(DMAx,stream,0);\n    #endif\n#endif\n}\n\n/*!\n* @brief Read regular channel ADC in DMA mode\n*\n* @param[in] ptradc         Pointer to MW ADC module - mw_adcx\n* @param[out] result        Output ADC read data value\n*\n* @return void\n*\n*/\n__STATIC_INLINE void copyADCChannelsFromDMABuffer(ADC_Type_T * ptradc, ADC_Buffer_DataType_T* result)\n{\n    #if defined(MW_DCACHE_ENABLED) //Invalidate cache if enabled before reading from DMA buffer\n    SCB_InvalidateDCache_by_Addr((uint32_t *)ptradc->InternalBufferPtr,  DMA_BUFFER_SIZE_BYTE_ALLIGNED(ptradc->InternalBufferSize * 2, 32) * DMA_BUFFER_WIDTH);\n    #endif\n    /*Update bytes to copy - \n    ADC1 and ADC4 DR register for STM32U5 is 32-bit and 16-bit. \n    ADC_Buffer_DataType_T is defined uint32 to match 32-bit DR register of ADC1 \n    bytesToCopy is divided by 2 to copy 16-bit data.\n    For other processor series size of ADC_Buffer_DataType_T is used\n    */\n    uint8_t bytesToCopy;\n    #if defined(STM32U5)\n        if (ptradc->peripheralPtr == ADC1)\n            bytesToCopy = sizeof(ADC_Buffer_DataType_T);\n        else if (ptradc->peripheralPtr == ADC4)\n            bytesToCopy = sizeof(ADC_Buffer_DataType_T)/2;\n    #else\n        bytesToCopy = sizeof(ADC_Buffer_DataType_T);\n    #endif\n        #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32F3) || defined(STM32H5)\n        if(MW_ADC_DATA_IN_DMA_SECOND_HALF_BUFFER == ptradc->DataReadyBufferID)\n        {\n            /* Data available in Second half of buffer */\n            memcpy(result,&ptradc->InternalBufferPtr[ptradc->InternalBufferSize],bytesToCopy*ptradc->InternalBufferSize);\n        }\n        else\n        {\n            /* Data available in First half of buffer */\n            memcpy(result,ptradc->InternalBufferPtr,bytesToCopy*ptradc->InternalBufferSize);\n        }\n        #elif defined(STM32U5)\n        /* Check if DMA buffer is half filled for ADC-4*/\n        uint16_T *bufferPtrUint16 = (uint16_t *)ptradc->InternalBufferPtr +ptradc->InternalBufferSize;\n\n        if ((ptradc->peripheralPtr == ADC4) && (MW_ADC_DATA_IN_DMA_SECOND_HALF_BUFFER == ptradc->DataReadyBufferID))\n        {\n                /* Data available in Second half of buffer */\n                memcpy(result,bufferPtrUint16,bytesToCopy*ptradc->InternalBufferSize);\n        }\n             \n        /* Data filled in first half of DMA buffer. DAR points to second half(DINC Enabled). */\n        else if ((ptradc->peripheralPtr == ADC1) && (MW_ADC_DATA_IN_DMA_SECOND_HALF_BUFFER == ptradc->DataReadyBufferID))\n        {\n                /* Data available in Second half of buffer */\n                memcpy(result,&ptradc->InternalBufferPtr[ptradc->InternalBufferSize],bytesToCopy*ptradc->InternalBufferSize);\n        }\n        else\n        {\n            /* Data available in First half of buffer */\n            memcpy(result,ptradc->InternalBufferPtr,bytesToCopy*ptradc->InternalBufferSize);\n        } \n        \n        #else\n        if(LL_DMA_CURRENTTARGETMEM0 == LL_DMA_GetCurrentTargetMem(ptradc->dmaPeripheralPtr, ptradc->dmastream))\n        {\n            /* Data available in M1 buffer */\n            memcpy(result,&ptradc->InternalBufferPtr[ptradc->InternalBufferSize],bytesToCopy*ptradc->InternalBufferSize);\n        }\n        else\n        {\n            memcpy(result,ptradc->InternalBufferPtr,bytesToCopy*ptradc->InternalBufferSize);\n        }\n        #endif\n}\n\n/******************************************************************************\n* Global Function Definitions\n*******************************************************************************/\n#if defined(MW_ADC1_DMA_ENABLED) || defined(MW_ADC2_DMA_ENABLED) || defined(MW_ADC3_DMA_ENABLED) || defined(MW_ADC4_DMA_ENABLED) || defined(MW_ADC5_DMA_ENABLED)\n\n/*!\n* @brief Housekeeping for ADC peripheral if DMA is enabled with transfer complete IT\n*\n* @param[in] ptradc   Pointer to MW ADC module - mw_adcx\n*\n* @return uint8_T     Is ADC DMA Transfer complete interrupt enabled\n*/\n\n#if defined(STM32G4) || defined(STM32WB) || defined(STM32L5) || defined(STM32F3)\nuint8_T ADC_IsEnabledDMAITTransferComplete(ADC_Type_T * ptradc, uint32_t (*checkActiveFlag)(DMA_TypeDef *DMAx),  void (*clearActiveFlag)(DMA_TypeDef *DMAx))\n{\n    /* Check transfer-complete interrupt */\n    uint8_T ret = (uint8_T)LL_DMA_IsEnabledIT_TC(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n    if ( (1 == (uint8_T)LL_DMA_IsEnabledIT_TC(ptradc->dmaPeripheralPtr, ptradc->dmastream))  && (1 == checkActiveFlag(ptradc->dmaPeripheralPtr)) )\n    {\n        ptradc->RegStatus = ADC_DMA_TRANSFER_FULL_TRIGGERED;\n        /* Clear half transfer complete interrupt flag */\n        clearActiveFlag(ptradc->dmaPeripheralPtr);\n        /* Disable DMA stream */\n        LL_DMA_DisableChannel(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n        /* Set memory address to second half, if data in first half*/\n        if(LL_DMA_GetMemoryAddress (ptradc->dmaPeripheralPtr, ptradc->dmastream) == (uint32_t)ptradc->InternalBufferPtr)\n        {\n            ptradc->DataReadyBufferID = MW_ADC_DATA_IN_DMA_FIRST_HALF_BUFFER;\n            LL_DMA_SetMemoryAddress(ptradc->dmaPeripheralPtr, ptradc->dmastream,(uint32_t)(&ptradc->InternalBufferPtr[ptradc->InternalBufferSize]));\n        }\n        else /* Set memory address to first half, if data in second half*/\n        {\n            ptradc->DataReadyBufferID = MW_ADC_DATA_IN_DMA_SECOND_HALF_BUFFER;\n            LL_DMA_SetMemoryAddress(ptradc->dmaPeripheralPtr, ptradc->dmastream,(uint32_t)ptradc->InternalBufferPtr);\n        }\n        /* Set length to receive */\n        LL_DMA_SetDataLength(ptradc->dmaPeripheralPtr, ptradc->dmastream, ptradc->InternalBufferSize);\n        /* Start DMA again */\n        LL_DMA_EnableChannel(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n        ret = 1;\n    }\n    else\n    {\n        ret = 0;\n    }\n    return ret;\n}\n/* For HW using GPDMA1 such as STM32U5*/\n#elif defined(GPDMA)\nuint8_T ADC_IsEnabledDMAITTransferComplete(ADC_Type_T * ptradc, uint32_t (*checkActiveFlag)(DMA_TypeDef *DMAx, uint32_t dmastream),  void (*clearActiveFlag)(DMA_TypeDef *DMAx, uint32_t dmastream))\n{\n    /* Check transfer-complete interrupt */\n    uint8_T ret = (uint8_T)LL_DMA_IsEnabledIT_TC(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n    /*Update bytes to copy - ADC4 for STM32U5 is 16-bit. \n    ADC_Buffer_DataType_T is defined uint32 to match 32-bit ADC1 \n    bytesToCopy is divided by 2 to copy 16-bit data.\n    */\n    uint8_t bytesToCopy;\n    #if defined(STM32U5)\n        if (ptradc->peripheralPtr == ADC1)\n            bytesToCopy = sizeof(ADC_Buffer_DataType_T);\n        else if (ptradc->peripheralPtr == ADC4)\n            bytesToCopy = sizeof(ADC_Buffer_DataType_T)/2;\n    #else\n        bytesToCopy = sizeof(ADC_Buffer_DataType_T);\n    #endif\n    if ( (1 == (uint8_T)LL_DMA_IsEnabledIT_TC(ptradc->dmaPeripheralPtr, ptradc->dmastream))  && (1 == checkActiveFlag(ptradc->dmaPeripheralPtr, ptradc->dmastream)) )\n    {\n        ptradc->RegStatus = ADC_DMA_TRANSFER_FULL_TRIGGERED;\n        /* Clear half transfer complete interrupt flag */\n        clearActiveFlag(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n        /* Disable DMA stream */\n        LL_DMA_DisableChannel(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n\n        uint32_T currentAddress = LL_DMA_GetDestAddress(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n        \n        /* Check if DMA buffer is half filled for ADC-4*/\n        uint16_T *bufferPtrUint16 = (uint16_t *)ptradc->InternalBufferPtr +ptradc->InternalBufferSize;\n        #if defined(ADC4) && defined(STM32U5)\n        if ((ptradc->peripheralPtr == ADC4) && (currentAddress == (uint32_T)bufferPtrUint16))\n        {\n            ptradc->DataReadyBufferID = MW_ADC_DATA_IN_DMA_FIRST_HALF_BUFFER;\n        }\n        /* Data filled in first half of DMA buffer. DAR points to second half(DINC Enabled). */\n        else if ((ptradc->peripheralPtr == ADC1) && (currentAddress == (uint32_t)(&ptradc->InternalBufferPtr[ptradc->InternalBufferSize])))\n        #else\n        if ((ptradc->peripheralPtr == ADC1) && (currentAddress == (uint32_t)(&ptradc->InternalBufferPtr[ptradc->InternalBufferSize])))\n        #endif\n        {\n            ptradc->DataReadyBufferID = MW_ADC_DATA_IN_DMA_FIRST_HALF_BUFFER;\n        }\n        /* Data is filled in second half. Reset DAR to start of DMA buffer */\n        else \n        {\n            ptradc->DataReadyBufferID = MW_ADC_DATA_IN_DMA_SECOND_HALF_BUFFER;\n            LL_DMA_SetDestAddress(ptradc->dmaPeripheralPtr, ptradc->dmastream,(uint32_t)ptradc->InternalBufferPtr);\n        }\n\n        /* Set block data length in bytes to transfer */\n        LL_DMA_SetBlkDataLength(ptradc->dmaPeripheralPtr, ptradc->dmastream, ptradc->InternalBufferSize*bytesToCopy);\n        /* Start DMA again */\n        LL_DMA_EnableChannel(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n        ret = 1;\n    }\n    else\n    {\n        ret = 0;\n    }\n    return ret;\n} \n#else\nuint8_T ADC_IsEnabledDMAITTransferComplete(ADC_Type_T * ptradc, uint32_t (*checkActiveFlag)(DMA_TypeDef *DMAx),  void (*clearActiveFlag)(DMA_TypeDef *DMAx))\n{\n    /* Check transfer-complete interrupt */\n    uint8_T ret;// = (uint8_T)LL_DMA_IsEnabledIT_TC(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n    if ( (1 == (uint8_T)LL_DMA_IsEnabledIT_TC(ptradc->dmaPeripheralPtr, ptradc->dmastream)) && (1 == checkActiveFlag(ptradc->dmaPeripheralPtr)) )\n    {\n        ptradc->RegStatus = ADC_DMA_TRANSFER_FULL_TRIGGERED;\n        /* Clear transfer complete interrupt flag */\n        clearActiveFlag(ptradc->dmaPeripheralPtr); \n        /* Start DMA again when DMA mode is Normal */\n        if (LL_DMA_MODE_NORMAL == LL_DMA_GetMode(ptradc->dmaPeripheralPtr, ptradc->dmastream))\n        {\n            /* Disable DMA stream */\n            #if defined(STM32L4)\n               LL_DMA_DisableChannel(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n            #else            \n                LL_DMA_DisableStream(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n            #endif\n            /* Set length to receive */\n            LL_DMA_SetDataLength(ptradc->dmaPeripheralPtr, ptradc->dmastream, ptradc->InternalBufferSize);\n            /* Start DMA again */\n            #if defined(STM32L4)\n               LL_DMA_EnableChannel(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n            #else  \n            LL_DMA_EnableStream(ptradc->dmaPeripheralPtr, ptradc->dmastream);\n            #endif\n        }\n        ret = 1;\n    }\n    else\n    {\n        ret = 0;\n    }\n    return ret;\n}\n#endif\n\n//#ifndef HWI_ADC_DMA_CONV_CMP_CALLBACK\n#if defined(MW_ADC1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_ADC1_DMA_ENABLED))\n/**\n* @brief This function handles DMAx y stream global interrupt for ADC1\n*/\nGETIRQ_NAME(MW_ADC1_DMA_ENABLED)\n{\n    /* DMA IRQ for ADC1 */\n    ADC_IsEnabledDMAITTransferComplete(&MW_ADC1_VAR, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_ADC1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_ADC1_DMA_STREAM));\n}\n#endif\n#if defined(MW_ADC2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_ADC2_DMA_ENABLED))\n/**\n* @brief This function handles DMAx y stream global interrupt for ADC2\n*/\nGETIRQ_NAME(MW_ADC2_DMA_ENABLED)\n{\n    /* DMA IRQ for ADC2 */\n    ADC_IsEnabledDMAITTransferComplete(&MW_ADC2_VAR, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_ADC2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_ADC2_DMA_STREAM));\n}\n#endif\n#if defined(MW_ADC3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_ADC3_DMA_ENABLED))\n/**\n* @brief This function handles DMAx y stream global interrupt for ADC3\n*/\nGETIRQ_NAME(MW_ADC3_DMA_ENABLED)\n{\n    /* DMA IRQ for ADC3 */\n    ADC_IsEnabledDMAITTransferComplete(&MW_ADC3_VAR, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_ADC3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_ADC3_DMA_STREAM));\n}\n#endif\n#if defined(MW_ADC4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_ADC4_DMA_ENABLED))\n/**\n* @brief This function handles DMAx y stream global interrupt for ADC4\n*/\nGETIRQ_NAME(MW_ADC4_DMA_ENABLED)\n{\n    /* DMA IRQ for ADC4 */\n    ADC_IsEnabledDMAITTransferComplete(&MW_ADC4_VAR, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_ADC4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_ADC4_DMA_STREAM));\n}\n#endif\n#if defined(MW_ADC5_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_ADC5_DMA_ENABLED))\n/**\n* @brief This function handles DMAx y stream global interrupt for ADC4\n*/\nGETIRQ_NAME(MW_ADC5_DMA_ENABLED)\n{\n    /* DMA IRQ for ADC5 */\n    ADC_IsEnabledDMAITTransferComplete(&MW_ADC5_VAR, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_ADC5_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_ADC5_DMA_STREAM));\n}\n#endif\n#endif\n\n//#endif\n\n/*!\n* @brief Housekeeping for ADC peripheral if OVR Interrupt is enabled\n*\n* @param[in] ptradc   Pointer to MW ADC module - mw_adcx\n*\n* @return uint8_T\n*/\nuint8_T ADC_IsActiveFlagOVR(ADC_Type_T * ptradc)\n{\n    if(1 == (uint8_T)LL_ADC_IsActiveFlag_OVR(ptradc->peripheralPtr))\n    {\n        LL_ADC_ClearFlag_OVR(ptradc->peripheralPtr);\n        ptradc->RegStatus = ADC_OVR ;\n    }\n    return (ptradc->RegStatus == ADC_OVR );\n}\n#if MW_ADC_INJ_SUPPORTED == 1\n/*!\n* @brief Housekeeping for ADC peripheral if JEOS Interrupt is enabled\n*\n* @param[in] ptradc   Pointer to MW ADC module - mw_adcx\n*\n* @return uint8_T\n*/\nuint8_T ADC_IsActiveFlagJEOS(ADC_Type_T * ptradc)\n{\n    uint8_T ret = (uint8_T)LL_ADC_IsActiveFlag_JEOS(ptradc->peripheralPtr);\n    if(1 == ret)\n    {\n        /* Clear flag ADC group injected end of sequence conversions */\n        LL_ADC_ClearFlag_JEOS(ptradc->peripheralPtr);\n        /* Set the injected channel status as ADC ISR is triggered */\n        ptradc->InjStatus = ADC_INT_TRIGGERED;\n    }\n    return ret;\n}\n#endif\n/*!\n* @brief Housekeeping for ADC peripheral if EOCS Interrupt is enabled\n*\n* @param[in] ptradc   Pointer to MW ADC module - mw_adcx\n*\n* @return uint8_T\n*/\nuint8_T ADC_IsActiveFlagEOCS(ADC_Type_T * ptradc)\n{\n    uint8_T ret;\n    #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n    ret = (uint8_T)LL_ADC_IsActiveFlag_EOS(ptradc->peripheralPtr);\n    #else\n    ret = (uint8_T)LL_ADC_IsActiveFlag_EOCS(ptradc->peripheralPtr);\n    #endif\n\n    if(1 == ret)\n    {\n        /* Clear flag ADC group regular end of sequence conversions */\n        #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n        LL_ADC_ClearFlag_EOS(ptradc->peripheralPtr);\n        #else\n        LL_ADC_ClearFlag_EOCS(ptradc->peripheralPtr);\n        #endif\n        /* Set the regular channel status as ADC ISR is triggered */\n        ptradc->RegStatus = ADC_INT_TRIGGERED;\n    }\n    return ret;\n}\n\n\n#if defined(STM32F4) || defined(STM32F7) || defined(STM32WB) || defined(STM32U5) || defined(STM32H5)\n/**\n* @brief This function handles ADC1, ADC2 and ADC3 interrupts of STM32F4 and STM32F7 based hardware boards.\n*/\n#ifndef HWI_ADC_IRQ\n#if defined(STM32WB) || defined(STM32U5) || defined(STM32H5)\nvoid ADC1_IRQHandler(void)\n#else\nvoid ADC_IRQHandler(void)\n#endif\n{\n    #if defined(ADC1) && defined(MW_ADC1_ENABLED)\n    /* ADC IRQ for module ADC1 */\n    #if defined(MW_ADC1_INJ_IRQ_ENABLED)\n    ADC_IsActiveFlagJEOS(&mw_adc1);\n    #endif\n    #if defined(MW_ADC1_REG_IRQ_ENABLED)\n    ADC_IsActiveFlagEOCS(&mw_adc1);\n    #endif\n    #endif\n\t\n\t#if !defined(STM32WB) && !defined(STM32U5) &&  !defined(STM32H5)\n\t\t#if defined(ADC2) && defined(MW_ADC2_ENABLED)\n\t\t/* ADC IRQ for module ADC2 */\n\t\t#if defined(MW_ADC2_INJ_IRQ_ENABLED)\n\t\tADC_IsActiveFlagJEOS(&mw_adc2);\n\t\t#endif\n\t\t#if defined(MW_ADC2_REG_IRQ_ENABLED)\n\t\tADC_IsActiveFlagEOCS(&mw_adc2);\n\t\t#endif\n\t\t#endif\n\t\t#if defined(ADC3) && defined(MW_ADC3_ENABLED)\n\t\t/* ADC IRQ for module ADC3 */\n\t\t#if defined(MW_ADC3_INJ_IRQ_ENABLED)\n\t\tADC_IsActiveFlagJEOS(&mw_adc3);\n\t\t#endif\n\t\t#if defined(MW_ADC3_REG_IRQ_ENABLED)\n\t\tADC_IsActiveFlagEOCS(&mw_adc3);\n\t\t#endif\n\t\t#endif\n\t#endif\n}\n#endif\n\n#endif\n\n#if defined(STM32G4) || defined(STM32H7) || defined(STM32L5) || defined(STM32F3)\n#if ((defined(ADC1) && defined(MW_ADC1_ENABLED)) || (defined(ADC2) && defined(MW_ADC2_ENABLED)))\n#if (defined(STM32G4) || defined(STM32L5)) && !MW_GET_IRQ_HANDLER_DEFINE(ADC1_2_IRQHandler)\nvoid ADC1_2_IRQHandler(void)\n    #define MW_DEFINE_ADC1_2_IRQ_BODY 1\n    #elif defined(STM32H7) && !MW_GET_IRQ_HANDLER_DEFINE(ADC_IRQHandler)\n    void ADC_IRQHandler(void)\n    #define MW_DEFINE_ADC1_2_IRQ_BODY 1\n    #endif\n    #ifdef MW_DEFINE_ADC1_2_IRQ_BODY\n{\n    /* ADC IRQ for module ADC1 */\n    #if defined(MW_ADC1_INJ_IRQ_ENABLED)\n    ADC_IsActiveFlagJEOS(&mw_adc1);\n    #endif\n    #if defined(MW_ADC1_REG_IRQ_ENABLED)\n    ADC_IsActiveFlagEOCS(&mw_adc1);\n    #endif\n\n    /* ADC IRQ for module ADC2 */\n    #if defined(MW_ADC2_INJ_IRQ_ENABLED)\n    ADC_IsActiveFlagJEOS(&mw_adc2);\n    #endif\n    #if defined(MW_ADC2_REG_IRQ_ENABLED)\n    ADC_IsActiveFlagEOCS(&mw_adc2);\n    #endif\n}\n#endif\n#endif\n\n\n\n#if defined(ADC3) && defined(MW_ADC3_ENABLED) && !MW_GET_IRQ_HANDLER_DEFINE(ADC3_IRQHandler)\nvoid ADC3_IRQHandler(void)\n{\n    /* ADC IRQ for module ADC3 */\n    #if defined(MW_ADC3_INJ_IRQ_ENABLED)\n    ADC_IsActiveFlagJEOS(&mw_adc3);\n    #endif\n    #if defined(MW_ADC3_REG_IRQ_ENABLED)\n    ADC_IsActiveFlagEOCS(&mw_adc3);\n    #endif\n}\n#endif\n\n#if defined(ADC4) && defined(MW_ADC4_ENABLED) && !MW_GET_IRQ_HANDLER_DEFINE(ADC4_IRQHandler)\nvoid ADC4_IRQHandler(void)\n{\n    /* ADC IRQ for module ADC4 */\n    #if defined(MW_ADC4_INJ_IRQ_ENABLED)\n    ADC_IsActiveFlagJEOS(&mw_adc4);\n    #endif\n    #if defined(MW_ADC4_REG_IRQ_ENABLED)\n    ADC_IsActiveFlagEOCS(&mw_adc4);\n    #endif\n}\n#endif\n\n#if defined(ADC5) && defined(MW_ADC5_ENABLED) && !MW_GET_IRQ_HANDLER_DEFINE(ADC5_IRQHandler)\nvoid ADC5_IRQHandler(void)\n{\n    /* ADC IRQ for module ADC5 */\n    #if defined(MW_ADC5_INJ_IRQ_ENABLED)\n    ADC_IsActiveFlagJEOS(&mw_adc5);\n    #endif\n    #if defined(MW_ADC5_REG_IRQ_ENABLED)\n    ADC_IsActiveFlagEOCS(&mw_adc5);\n    #endif\n}\n#endif\n#endif\n\n#if defined(STM32H5)\n#if defined(ADC2) && defined(MW_ADC2_ENABLED) && !MW_GET_IRQ_HANDLER_DEFINE(ADC2_IRQHandler)\nvoid ADC2_IRQHandler(void)\n{\n    #if defined(ADC2) && defined(MW_ADC2_ENABLED)\n        /* ADC IRQ for module ADC1 */\n        #if defined(MW_ADC2_INJ_IRQ_ENABLED)\n            ADC_IsActiveFlagJEOS(&mw_adc2);\n        #endif\n        #if defined(MW_ADC2_REG_IRQ_ENABLED)\n            ADC_IsActiveFlagEOCS(&mw_adc2);\n        #endif\n    #endif\n}\n#endif\n#endif\n\n/* Configure PreChannel selection register for H7 */\n#ifdef STM32H7\nvoid configureADCChannelPreselectionRegister(ADC_TypeDef * ADCx, uint8_T noOfRegularConversions, uint8_T noOfInjectedConversions)\n{\n    if(noOfRegularConversions >= 1)\n    {\n        LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_1));\n        if(noOfRegularConversions >= 2)\n        {\n            LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_2));\n            if(noOfRegularConversions >= 3)\n            {\n                LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_3));\n                if(noOfRegularConversions >= 4)\n                {\n                    LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_4));\n                    if(noOfRegularConversions >= 5)\n                    {\n                        LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_5));\n                        if(noOfRegularConversions >= 6)\n                        {\n                            LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_6));\n                            if(noOfRegularConversions >= 7)\n                            {\n                                LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_7));\n                                if(noOfRegularConversions >= 8)\n                                {\n                                    LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_8));\n                                    if(noOfRegularConversions >= 9)\n                                    {\n                                        LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_9));\n                                        if(noOfRegularConversions >= 10)\n                                        {\n                                            LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_10));\n                                            if(noOfRegularConversions >= 11)\n                                            {\n                                                LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_11));\n                                                if(noOfRegularConversions >= 12)\n                                                {\n                                                    LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_12));\n                                                    if(noOfRegularConversions >= 13)\n                                                    {\n                                                        LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_13));\n                                                        if(noOfRegularConversions >= 14)\n                                                        {\n                                                            LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_14));\n                                                            if(noOfRegularConversions >= 15)\n                                                            {\n                                                                LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_15));\n                                                                if(noOfRegularConversions == 16)\n                                                                {\n                                                                    LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_REG_GetSequencerRanks(ADCx, LL_ADC_REG_RANK_16));\n                                                                }\n                                                            }\n\n                                                        }\n\n                                                    }\n\n                                                }\n\n                                            }\n\n                                        }\n\n                                    }\n\n                                }\n\n                            }\n\n                        }\n\n                    }\n\n                }\n\n            }\n\n        }\n\n    }\n\t#if MW_ADC_INJ_SUPPORTED == 1\n    if(noOfInjectedConversions >= 1)\n    {\n        LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_INJ_GetSequencerRanks(ADCx, LL_ADC_INJ_RANK_1)) ;\n        if(noOfInjectedConversions >= 2)\n        {\n            LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_INJ_GetSequencerRanks(ADCx, LL_ADC_INJ_RANK_2)) ;\n            if(noOfInjectedConversions >= 3)\n            {\n                LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_INJ_GetSequencerRanks(ADCx, LL_ADC_INJ_RANK_3)) ;\n                if(noOfInjectedConversions >= 4)\n                {\n                    LL_ADC_SetChannelPreSelection(ADCx,LL_ADC_INJ_GetSequencerRanks(ADCx, LL_ADC_INJ_RANK_4)) ;\n                }\n            }\n        }\n    }\n\t#endif\n\n}\n#endif\n\n/* In case of STM32G4 and STM32H7, ADC should be started to make sure ADC is triggered from external peripherals. */\nvoid startADCConversionForExternalTrigger(ADC_Type_T* ptradc, uint8_T isRegular )\n{\n    #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3)\n    if (1 == isRegular)\n    {\n        if (1 != LL_ADC_REG_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n        {\n            LL_ADC_REG_StartConversion(ptradc->peripheralPtr);\n        }\n    }\n    else\n    {\t\n\t\t#if MW_ADC_INJ_SUPPORTED == 1\n        if (1 != LL_ADC_INJ_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n        {\n            LL_ADC_INJ_StartConversion(ptradc->peripheralPtr);\n        }\n\t\t#endif\n    }\n    #endif\n}\n\nvoid MW_ADC_INJ_Init(ADC_TypeDef *ADCx, uint32_T noOfConversionEnable)\n{\n    #if defined(STM32H7) && (defined(CORE_CM4) || defined(CORE_CM7))\n\tLL_ADC_Disable(ADCx);\n\twhile(LL_ADC_IsEnabled(ADCx)){}\n\tLL_ADC_INJ_InitTypeDef ADC_INJ_InitStruct = {0};\n\n    #if defined(ADC1) && defined(MW_ADC1_EXT_TRIG_INJ_CONV_SOURCE)\n    if(ADCx == ADC1)\n\t    ADC_INJ_InitStruct.TriggerSource =  MW_ADC1_EXT_TRIG_INJ_CONV_SOURCE;\n    #endif\n\n    #if defined(ADC2) && defined(MW_ADC2_EXT_TRIG_INJ_CONV_SOURCE)\n    if(ADCx == ADC2)\n\t    ADC_INJ_InitStruct.TriggerSource =  MW_ADC2_EXT_TRIG_INJ_CONV_SOURCE;\n    #endif\n\n    #if defined(ADC3) && defined(MW_ADC3_EXT_TRIG_INJ_CONV_SOURCE)\n    if(ADCx == ADC3)\n\t    ADC_INJ_InitStruct.TriggerSource =  MW_ADC3_EXT_TRIG_INJ_CONV_SOURCE;\n    #endif\n\n    ADC_INJ_InitStruct.SequencerLength = noOfConversionEnable;\n\tADC_INJ_InitStruct.SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE;\n\tADC_INJ_InitStruct.TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT;\n\tLL_ADC_INJ_Init(ADCx, &ADC_INJ_InitStruct);\n\tLL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_DISABLE);\n\tLL_ADC_SetOverSamplingScope(ADCx, LL_ADC_OVS_DISABLE);\n\n    #if defined(ADC1) && defined(MW_ADC1_EXT_TRIG_INJ_CONV_EDGE)\n    if(ADCx == ADC1)\n        LL_ADC_INJ_SetTriggerEdge(ADCx, MW_ADC1_EXT_TRIG_INJ_CONV_EDGE);\n    #endif\n    \n    #if defined(ADC2) && defined(MW_ADC2_EXT_TRIG_INJ_CONV_EDGE)\n    if(ADCx == ADC2)\n        LL_ADC_INJ_SetTriggerEdge(ADCx, MW_ADC2_EXT_TRIG_INJ_CONV_EDGE);\n    #endif\n    \n    #if defined(ADC3) && defined(MW_ADC3_EXT_TRIG_INJ_CONV_EDGE)\n    if(ADCx == ADC3)\n        LL_ADC_INJ_SetTriggerEdge(ADCx, MW_ADC3_EXT_TRIG_INJ_CONV_EDGE);\n    #endif\n    \n\tLL_ADC_Enable(ADCx);\n    #endif\n}\n/*!\n* @brief Configure ADC peripheral\n*\n* @param[in] ptradc                 Pointer to ADC module used to configure ADC\n* @param[in] mode                   ADC mode operated in\n*                                       @arg @ref ADC_NORMAL_MODE\n*                                       @arg @ref ADC_INTERRUPT_MODE\n*                                       @arg @ref ADC_DMA_INTERRUPT_MODE\n* @param[in] isRegular              Regular channel configuration\n* @param[in] triggerType            ADC trigger type\n*                                       @arg @ref ADC_TRIGGER\n*                                       @arg @ref ADC_READ\n*                                       @arg @ref ADC_TRIGGER_AND_READ\n* @param[in] noOfConversionEnable   Number of Conversions configured on the block\n*\n* @return                           Pointer to MW ADC module - mw_adcx\n*/\nADC_Type_T* ADC_Handle_Init(ADC_Type_T* ptradc, uint16_T mode, uint16_T isRegualar, uint16_T triggerType, uint32_T noOfConversionEnable)\n{\n    ADC_Type_T* tempptradc = NULL;\n\n    #if defined(ADC1) && defined(MW_ADC1_ENABLED)\n    if (ADC1 == (ADC_TypeDef *)ptradc->peripheralPtr)\n    {\n        tempptradc = &mw_adc1;\n        #if defined(MW_ADC1_OVR_IRQ_ENABLED)\n        LL_ADC_EnableIT_OVR(ADC1);\n        #endif\n    }\n    else\n        #endif\n\n        #if defined(ADC2) && defined(MW_ADC2_ENABLED)\n        if (ADC2 == (ADC_TypeDef *)ptradc->peripheralPtr)\n        {\n            tempptradc = &mw_adc2;\n            #if defined(MW_ADC2_OVR_IRQ_ENABLED)\n            LL_ADC_EnableIT_OVR(ADC2);\n            #endif\n        }\n    else\n        #endif\n\n        #if defined(ADC3) && defined(MW_ADC3_ENABLED)\n        if (ADC3 == (ADC_TypeDef *)ptradc->peripheralPtr)\n        {\n            tempptradc = &mw_adc3;\n            #if defined(MW_ADC3_OVR_IRQ_ENABLED)\n            LL_ADC_EnableIT_OVR(ADC3);\n            #endif\n        }\n    else\n        #endif\n\n        #if defined(ADC4) && defined(MW_ADC4_ENABLED)\n        if (ADC4 == (ADC_TypeDef *)ptradc->peripheralPtr)\n        {\n            tempptradc = &mw_adc4;\n            #if defined(MW_ADC4_OVR_IRQ_ENABLED)\n            LL_ADC_EnableIT_OVR(ADC4);\n            #endif\n        }\n    else\n        #endif\n\n        #if defined(ADC5) && defined(MW_ADC5_ENABLED)\n        if (ADC5 == (ADC_TypeDef *)ptradc->peripheralPtr)\n        {\n            tempptradc = &mw_adc5;\n            #if defined(MW_ADC5_OVR_IRQ_ENABLED)\n            LL_ADC_EnableIT_OVR(ADC5);\n            #endif\n        }\n    else\n        #endif\n\n    {\n    }\n\n    if (NULL != tempptradc)\n    {\n        tempptradc->peripheralPtr = (ADC_TypeDef *)ptradc->peripheralPtr;\n        tempptradc->DataReadyBufferID = MW_ADC_DATA_IN_DMA_FIRST_HALF_BUFFER;\n        if(ADC_TRIGGER != triggerType)\n        {\n            if(isRegualar && (ADC_DATA_READ != tempptradc->RegStatus))\n            {\n                /* Regular channel */\n                /* Set the buffer Pointer */\n                tempptradc->InternalBufferPtr = ptradc->InternalBufferPtr;\n                /* Set the buffer size */\n                tempptradc->InternalBufferSize = ptradc->InternalBufferSize;\n                /* Set the DMA peripheral pointer used by the regular channel */\n                tempptradc->dmaPeripheralPtr = (DMA_TypeDef *)ptradc->dmaPeripheralPtr;\n                /* Set the DMA stream used by the ADC module */\n                tempptradc->dmastream = ptradc->dmastream;\n                /* Set the number of regular channel */\n                tempptradc->RegularNoOfConversion = ptradc->RegularNoOfConversion;\n                 \n                /* Set the number of regular channel depending the value set on the block */\n                /* Provide a way to use less/equal to channels than configured in ioc project */\n                LL_ADC_REG_SetSequencerLength(tempptradc->peripheralPtr,noOfConversionEnable);\n                if(ADC_NORMAL_MODE == mode)\n                {\n                    /* Normal - Software trigger Polling */\n                }\n                else if(ADC_DMA_INTERRUPT_MODE == mode)\n                {\n                    /* DMA requests are issued as long as data are converted */\n                    #if defined(STM32H7)\n                        LL_ADC_REG_SetDataTransferMode(tempptradc->peripheralPtr, LL_ADC_REG_DMA_TRANSFER_UNLIMITED);\n                    #elif !defined(STM32U5) || !defined(STM32H5)\n                        LL_ADC_REG_SetDMATransfer(tempptradc->peripheralPtr, LL_ADC_REG_DMA_TRANSFER_UNLIMITED);\n                    #endif\n                    #if defined(STM32U5) && (defined(MW_ADC1_ENABLED) || defined(MW_ADC4_ENABLED))\n                        if (tempptradc->peripheralPtr == ADC1)\n                        {\n                            LL_ADC_REG_SetDataTransferMode(tempptradc->peripheralPtr, ptradc->DataTransferMode);\n                        }\n                        else if (tempptradc->peripheralPtr == ADC4)\n                        {\n                            LL_ADC_REG_SetDMATransfer(tempptradc->peripheralPtr, ptradc->DmaTransferMode);\n                        }\n                    #endif\n                    configure_ADCs_DMA(tempptradc->peripheralPtr,tempptradc->dmaPeripheralPtr,tempptradc->dmastream,tempptradc->InternalBufferPtr,tempptradc->InternalBufferSize);\n                }\n                else if(ADC_INTERRUPT_MODE == mode)\n                {\n                    /* Enable ADC EOC for ISR to get trigger */\n                    #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                    LL_ADC_EnableIT_EOS(tempptradc->peripheralPtr);\n                    #else\n                    LL_ADC_EnableIT_EOCS(tempptradc->peripheralPtr);\n                    #endif\n                }\n                /* Set regular ADC status as adc read */\n                tempptradc->RegStatus = ADC_DATA_READ;\n            }\n            else if((0 == isRegualar) && (ADC_DATA_READ != tempptradc->InjStatus))\n            {\n\t\t\t\t#if MW_ADC_INJ_SUPPORTED == 1\n                /* Injected channel */\n                /* Get the injected number of conversion */\n                tempptradc->InjectedNoOfConversion = ptradc->InjectedNoOfConversion;\n\t\t\t\t#if defined(STM32H7) && (defined(CORE_CM4) || defined(CORE_CM7))\n\t\t\t\tMW_ADC_INJ_Init(tempptradc->peripheralPtr, noOfConversionEnable);\n\t\t\t\t#endif\n                //Don't over write the injected number of channel as its sequence of conversion is opposite\n                //LL_ADC_INJ_SetSequencerLength(tempptradc->peripheralPtr,noOfConversionEnable);\n                if(ADC_INTERRUPT_MODE == mode)\n                {\n                    /* Enable ADC EOC for ISR to get trigger */\n                    LL_ADC_EnableIT_JEOS(tempptradc->peripheralPtr);\n                }\n                /* Set regular ADC status as adc read */\n                tempptradc->InjStatus = ADC_DATA_READ;\n\t\t\t\t#endif\n            }\n        }\n    }\n    return tempptradc;\n}\n\n/*!\n* @brief Enable ADC peripheral\n*\n* @param[in] ptradc                Pointer to ADC module\n\n* @return                          void\n*/\n\nvoid enableADC( ADC_Type_T * ptradc)\n{\n    /* Enable ADC */\n    if (LL_ADC_IsEnabled(ptradc->peripheralPtr) == 0)\n    {\n        /* On the ADC module */\n        LL_ADC_Enable(ptradc->peripheralPtr);\n    }\n}\n/*!\n* @brief Read regular channel ADC in normal mode\n*\n* @param[in] ptradc         Pointer to MW ADC module - mw_adcx\n* @param[in] triggerType    ADC trigger type\n*                                @arg @ref ADC_TRIGGER\n*                                @arg @ref ADC_READ\n*                                @arg @ref ADC_TRIGGER_AND_READ\n* @param[out] result        Output ADC read data value\n*\n* @return                   Status of the data field 0-Valid/1- Invalid\n*/\nuint16_T regularReadADCNormal(ADC_Type_T * ptradc, uint16_T triggerType, ADC_Buffer_DataType_T* result)\n{\n    uint16_T status = 1;\n    /* if ADC is busy and request is not to read the data return status as 1 */\n    if(NULL != ptradc->peripheralPtr)\n    {\n        if(ADC_TRIGGER == triggerType)\n        {\n            status = regularADCTrigger(ptradc);\n        }\n        else if(ADC_TRIGGER_AND_READ == triggerType)\n        {\n            if(LL_ADC_REG_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n            {\n                ptradc->RegStatus = ADC_BUSY;\n                #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_ADC_REG_StartConversion(ptradc->peripheralPtr);\n                while (LL_ADC_IsActiveFlag_EOS(ptradc->peripheralPtr) == 0);\n                #if defined(STM32H7) || defined(STM32U5)\n                result[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData32(ptradc->peripheralPtr);\n                #else\n                result[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData12(ptradc->peripheralPtr);\n                #endif\n                LL_ADC_ClearFlag_EOS(ptradc->peripheralPtr);\n                #else\n                LL_ADC_REG_StartConversionSWStart(ptradc->peripheralPtr);\n                while (LL_ADC_IsActiveFlag_EOCS(ptradc->peripheralPtr) == 0);\n                result[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData12(ptradc->peripheralPtr);\n                LL_ADC_ClearFlag_EOCS(ptradc->peripheralPtr);\n                #endif\n                ptradc->RegStatus = ADC_DATA_READ;\n                status = 0;\n            }\n        }\n        else if(ADC_READ == triggerType)\n        {\n            #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            if( (ADC_BUSY_BUT_DATA_AVAILABLE == ptradc->RegStatus) || (1 == LL_ADC_IsActiveFlag_EOS(ptradc->peripheralPtr)) || (ADC_OVR == ptradc->RegStatus) )\n            {\n                LL_ADC_ClearFlag_EOS(ptradc->peripheralPtr);\n\t\t\t#else\n\t\t\tif( (ADC_BUSY_BUT_DATA_AVAILABLE == ptradc->RegStatus) || (1 == LL_ADC_IsActiveFlag_EOCS(ptradc->peripheralPtr)) || (ADC_OVR == ptradc->RegStatus) )\n\t\t\t{\n\t\t\t\tLL_ADC_ClearFlag_EOCS(ptradc->peripheralPtr);\n\t\t\t#endif\n\t\t\t\tif(0 == ADC_IsActiveFlagOVR(ptradc))\n\t\t\t\t{\n\t\t\t\t\tstatus = 0;\n\t\t\t\t}\n\t\t\t\tptradc->RegStatus = ADC_DATA_READ;\n\t\t\t\t#if defined(STM32H7) || defined(STM32U5)\n\t\t\t\tresult[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData32(ptradc->peripheralPtr);\n\t\t\t\t#else\n\t\t\t\tresult[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData12(ptradc->peripheralPtr);\n\t\t\t\t#endif\n\t\t\t}\n\t\t}\n\t}\n    return status;\n}\n\n\n/*!\n* @brief Read regular channel ADC in DMA mode\n*\n* @param[in] ptradc         Pointer to MW ADC module - mw_adcx\n* @param[in] triggerType    ADC trigger type\n*                                @arg @ref ADC_TRIGGER\n*                                @arg @ref ADC_READ\n*                                @arg @ref ADC_TRIGGER_AND_READ\n* @param[out] result        Output ADC read data value\n*\n* @return                   Status of the data field 0-Valid/1- Invalid\n*/\nuint16_T regularReadADCDMA(ADC_Type_T * ptradc, uint16_T triggerType, ADC_Buffer_DataType_T* result)\n{\n    uint16_T status = 1;\n    /* if ADC is busy and request is not to read the data return status as 1 */\n    if(NULL != ptradc->peripheralPtr)\n    {\n        #if defined(MW_ADC1_DMA_ENABLED) || defined(MW_ADC2_DMA_ENABLED) || defined(MW_ADC3_DMA_ENABLED) || defined(MW_ADC4_DMA_ENABLED) || defined(MW_ADC5_DMA_ENABLED)\n        if(ADC_TRIGGER == triggerType)\n        {\n            status = regularADCTrigger(ptradc);\n        }\n        else if(ADC_TRIGGER_AND_READ == triggerType)\n        {\n            if(LL_ADC_REG_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n            {\n                ptradc->RegStatus = ADC_BUSY;\n                #if defined (STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_ADC_REG_StartConversion(ptradc->peripheralPtr);\n                #else\n                LL_ADC_REG_StartConversionSWStart(ptradc->peripheralPtr);\n                #endif\n                /* Wait until requested number of channels are converted and\n                copied to memory buffer using DMA */\n                while(ADC_DMA_TRANSFER_FULL_TRIGGERED != ptradc->RegStatus);\n                /* Copy ADC data from DMA buffer */\n                copyADCChannelsFromDMABuffer(ptradc, result);\n                ptradc->RegStatus = ADC_DATA_READ;\n                status = 0;\n            }\n        }\n        else if(ADC_READ == triggerType)\n        {\n            if((ADC_BUSY_BUT_DATA_AVAILABLE == ptradc->RegStatus) || (ADC_DMA_TRANSFER_FULL_TRIGGERED == ptradc->RegStatus) || (ADC_OVR == ptradc->RegStatus))\n            {\n                ptradc->RegStatus = ADC_DATA_READ;\n                /* Copy ADC data from DMA buffer */\n                copyADCChannelsFromDMABuffer(ptradc, result);\n                status = 0;\n            }\n        }\n\n        #endif\n    }\n    return status;\n}\n\n/*!\n* @brief Read regular channel ADC in Interrupt mode\n*\n* @param[in] ptradc         Pointer to MW ADC module - mw_adcx\n* @param[in] triggerType    ADC trigger type\n*                                @arg @ref ADC_TRIGGER\n*                                @arg @ref ADC_READ\n*                                @arg @ref ADC_TRIGGER_AND_READ\n* @param[out] result        Output ADC read data value\n*\n* @return                   Status of the data field 0-Valid/1- Invalid\n*/\nuint16_T regularReadADCIntr(ADC_Type_T * ptradc, uint16_T triggerType, ADC_Buffer_DataType_T * result)\n{\n    uint16_T status = 1;\n    /* if ADC is busy and request is not to read the data return status as 1 */\n    if(NULL != ptradc->peripheralPtr)\n    {\n        if(ADC_TRIGGER == triggerType)\n        {\n            status = regularADCTrigger(ptradc);\n        }\n        else if(ADC_TRIGGER_AND_READ == triggerType)\n        {\n            if(LL_ADC_REG_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n            {\n                ptradc->RegStatus = ADC_BUSY;\n                #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_ADC_REG_StartConversion(ptradc->peripheralPtr);\n                #else\n                LL_ADC_REG_StartConversionSWStart(ptradc->peripheralPtr);\n                #endif\n                while(ADC_INT_TRIGGERED != ptradc->RegStatus);\n                #if defined(STM32H7) || defined(STM32U5)\n                result[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData32(ptradc->peripheralPtr);\n                #else\n                result[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData12(ptradc->peripheralPtr);\n                #endif\n                ptradc->RegStatus = ADC_DATA_READ;\n                status = 0;\n            }\n        }\n        else if(ADC_READ == triggerType)\n        {\n            if((ADC_BUSY_BUT_DATA_AVAILABLE == ptradc->RegStatus) || (ADC_INT_TRIGGERED == ptradc->RegStatus) || (ADC_OVR == ptradc->RegStatus))\n            {\n                if(0 == ADC_IsActiveFlagOVR(ptradc))\n                {\n                    status = 0;\n                }\n                ptradc->RegStatus = ADC_DATA_READ;\n                #if defined(STM32H7) || defined(STM32U5)\n                result[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData32(ptradc->peripheralPtr);\n                #else\n                result[ptradc->RegularNoOfConversion-1] = LL_ADC_REG_ReadConversionData12(ptradc->peripheralPtr);\n                #endif\n            }\n        }\n    }\n    return status;\n}\n#if MW_ADC_INJ_SUPPORTED == 1\n/*!\n* @brief Read injected channel ADC in normal mode\n*\n* @param[in] ptradc         Pointer to MW ADC module - mw_adcx\n* @param[in] triggerType    ADC trigger type\n*                                @arg @ref ADC_TRIGGER\n*                                @arg @ref ADC_READ\n*                                @arg @ref ADC_TRIGGER_AND_READ\n* @param[out] result        Output ADC read data value\n*\n* @return                   Status of the data field 0-Valid/1- Invalid\n*/\nuint16_T injectedReadADCNormal(ADC_Type_T * ptradc, uint16_T triggerType, ADC_Buffer_DataType_T *data)\n{\n    uint16_T status = 1;\n    if(NULL != ptradc->peripheralPtr)\n    {\n        if(ADC_TRIGGER == triggerType)\n        {\n            status = injectedADCTrigger(ptradc);\n        }\n        else if(ADC_TRIGGER_AND_READ == triggerType)\n        {\n            if(LL_ADC_INJ_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n            {\n                ptradc->InjStatus = ADC_BUSY;\n                #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_ADC_INJ_StartConversion(ptradc->peripheralPtr);\n                #else\n                LL_ADC_INJ_StartConversionSWStart(ptradc->peripheralPtr);\n                #endif\n                while (LL_ADC_IsActiveFlag_JEOS(ptradc->peripheralPtr) == 0);\n                injectedOnlyReadADC(ptradc->peripheralPtr,ptradc->InjectedNoOfConversion,data);\n                LL_ADC_ClearFlag_JEOS(ptradc->peripheralPtr);\n                ptradc->InjStatus = ADC_DATA_READ;\n                status = 0;\n            }\n        }\n        else if(ADC_READ == triggerType)\n        {\n            if((ADC_BUSY_BUT_DATA_AVAILABLE == ptradc->InjStatus) || (1 == LL_ADC_IsActiveFlag_JEOS(ptradc->peripheralPtr)))\n            {\n                LL_ADC_ClearFlag_JEOS(ptradc->peripheralPtr);\n                ptradc->InjStatus = ADC_DATA_READ;\n                injectedOnlyReadADC(ptradc->peripheralPtr,ptradc->InjectedNoOfConversion,data);\n                status = 0;\n            }\n        }\n    }\n    return status;\n}\n/*!\n* @brief Read injected channel ADC in interrupt mode\n*\n* @param[in] ptradc         Pointer to MW ADC module - mw_adcx\n* @param[in] triggerType    ADC trigger type\n*                                @arg @ref ADC_TRIGGER\n*                                @arg @ref ADC_READ\n*                                @arg @ref ADC_TRIGGER_AND_READ\n* @param[out] result        Output ADC read data value\n*\n* @return                   Status of the data field 0-Valid/1- Invalid\n*/\nuint16_T injectedReadADCIntr(ADC_Type_T * ptradc, uint16_T triggerType, ADC_Buffer_DataType_T *data)\n{\n    uint16_T status = 1;\n    if(NULL != ptradc->peripheralPtr)\n    {\n        if(ADC_TRIGGER == triggerType)\n        {\n            status = injectedADCTrigger(ptradc);\n        }\n        else if(ADC_TRIGGER_AND_READ == triggerType)\n        {\n            if(LL_ADC_INJ_IsTriggerSourceSWStart(ptradc->peripheralPtr))\n            {\n                ptradc->InjStatus = ADC_BUSY;\n                #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_ADC_INJ_StartConversion(ptradc->peripheralPtr);\n                #else\n                LL_ADC_INJ_StartConversionSWStart(ptradc->peripheralPtr);\n                #endif\n                while(ADC_INT_TRIGGERED != ptradc->InjStatus);\n                injectedOnlyReadADC(ptradc->peripheralPtr,ptradc->InjectedNoOfConversion,data);\n                ptradc->InjStatus = ADC_DATA_READ;\n                status = 0;\n            }\n        }\n        else if(ADC_READ == triggerType)\n        {\n            if((ADC_BUSY_BUT_DATA_AVAILABLE == ptradc->InjStatus) || ADC_INT_TRIGGERED == ptradc->InjStatus)\n            {\n                ptradc->InjStatus = ADC_DATA_READ;\n                injectedOnlyReadADC(ptradc->peripheralPtr,ptradc->InjectedNoOfConversion,data);\n                status = 0;\n            }\n        }\n    }\n    return status;\n}\n#endif\n\n/*!\n* @brief De-configure ADC peripheral\n*\n* @param[in] ptradc                Pointer to ADC module\n* @param[in] mode                  ADC mode operated in\n*                                       @arg @ref ADC_NORMAL_MODE\n*                                       @arg @ref ADC_INTERRUPT_MODE\n*                                       @arg @ref ADC_DMA_INTERRUPT_MODE\n* @param[in] isRegular             Regular channel configuration\n*\n* @return                          void\n*/\nvoid ADC_Handle_Deinit(ADC_Type_T * ptradc, uint16_T mode, uint16_T isRegualar)\n{\n    /* Disable ADC */\n    if (LL_ADC_IsEnabled(ptradc->peripheralPtr))\n    {\n        LL_ADC_Disable(ptradc->peripheralPtr);\n    }\n    if (LL_ADC_IsEnabledIT_AWD1(ptradc->peripheralPtr))\n    {\n        LL_ADC_DisableIT_AWD1(ptradc->peripheralPtr);\n    }\n    if (LL_ADC_IsEnabledIT_OVR(ptradc->peripheralPtr))\n    {\n        LL_ADC_DisableIT_OVR(ptradc->peripheralPtr);\n    }\n    if(isRegualar)\n    {\n        if(ADC_NORMAL_MODE == mode)\n        {\n            /* Normal - Software trigger Polling */\n        }\n        else if(ADC_INTERRUPT_MODE == mode)\n        {\n            /* Disable ADC EOC for ISR to get trigger */\n            #if defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            LL_ADC_DisableIT_EOS(ptradc->peripheralPtr);\n            #else\n            LL_ADC_DisableIT_EOCS(ptradc->peripheralPtr);\n            #endif\n        }\n        else if(ADC_DMA_INTERRUPT_MODE == mode)\n        {\n            deconfigure_ADCs_DMA(ptradc->peripheralPtr,ptradc->dmaPeripheralPtr,ptradc->dmastream);\n            /* Set DMA transfer to None */\n            #ifndef STM32H7\n            LL_ADC_REG_SetDMATransfer(ptradc->peripheralPtr, LL_ADC_REG_DMA_TRANSFER_NONE);\n            #endif\n        }\n        ptradc->InternalBufferPtr = NULL;\n        ptradc->InternalBufferSize = 0;\n        ptradc->dmaPeripheralPtr = NULL;\n        ptradc->dmastream = 0;\n        ptradc->RegularNoOfConversion = 0;\n        LL_ADC_REG_SetSequencerLength(ptradc->peripheralPtr,ptradc->RegularNoOfConversion);\n    }\n    else\n    {\n        ptradc->InjectedNoOfConversion = 0;\n\t\t#if MW_ADC_INJ_SUPPORTED == 1\n        if(ADC_INTERRUPT_MODE == mode)\n        {\n            /* Disable ADC EOC for ISR to get trigger */\n            LL_ADC_DisableIT_JEOS(ptradc->peripheralPtr);\n        }\n\t\t#endif\n\t\t\n    }\n}\n\n/* ADC Calibration functions */\n\nvoid enableADCAutomaticCalibration (ADC_Type_T * ptradc, uint32_T calibrationMode, uint8_T adcConversionMode)\n{\n    #if defined(STM32H7)\n    if (LL_ADC_IsEnabled(ptradc->peripheralPtr) == 1)\n    {\n        /* Disable the ADC module */\n        LL_ADC_Disable(ptradc->peripheralPtr);\n    }\n\n    if(adcConversionMode == 0) /* Only single ended calibration */\n    {\n        LL_ADC_StartCalibration (ptradc->peripheralPtr, calibrationMode, LL_ADC_SINGLE_ENDED);\n        while(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n    }\n    else if(adcConversionMode == 1) /*Only differential ended calibration */\n    {\n\t\t#if defined(LL_ADC_DIFFERENTIAL_ENDED)\n        LL_ADC_StartCalibration (ptradc->peripheralPtr, calibrationMode, LL_ADC_DIFFERENTIAL_ENDED);\n        while(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n\t\t#endif\n\n    }\n    else /*Both single and differential ended calibration */\t\n\t{ \t\n\t\tLL_ADC_StartCalibration (ptradc->peripheralPtr, calibrationMode, LL_ADC_SINGLE_ENDED);\n\t\twhile(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n\t\t\n\t\t#if defined(LL_ADC_DIFFERENTIAL_ENDED)\n\t\tLL_ADC_StartCalibration (ptradc->peripheralPtr, calibrationMode, LL_ADC_DIFFERENTIAL_ENDED);\n\t\twhile(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n\t\t#endif\n    }\n    /*Delay between end of ADC calibration and ADC Start*/\n    volatile uint32_T count = LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES;\n    while(count > 0)\n    {\n        count-- ;\n    }\n    #endif\n    #if defined(STM32U5)\n        LL_ADC_StartCalibration (ptradc->peripheralPtr, calibrationMode);\n\t    while(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n        /*Delay between end of ADC calibration and ADC Start*/\n        volatile uint32_T count = LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES;\n        while(count > 0)\n        {\n            count-- ;\n        }\n    #endif\n}\n\nvoid enableADCAutomaticCalibrationOffset (ADC_Type_T * ptradc, uint8_T adcConversionMode)\n{\n    #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32F3) || defined(STM32H5)\n    int8_t isEnabled;\n    volatile int16_t cnt;\n    isEnabled = LL_ADC_IsEnabled(ptradc->peripheralPtr);\n    if (1 == isEnabled)\n    {\n        /* Disable the ADC module */\n        LL_ADC_Disable(ptradc->peripheralPtr);\n    }\n\n    if(adcConversionMode == 0)\n    {\n        LL_ADC_StartCalibration (ptradc->peripheralPtr, LL_ADC_SINGLE_ENDED);\n        while(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n    }\n    else if(adcConversionMode == 1)\n    {\n        #if defined(LL_ADC_DIFFERENTIAL_ENDED)\n        LL_ADC_StartCalibration (ptradc->peripheralPtr, LL_ADC_DIFFERENTIAL_ENDED);\n        while(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n        #endif\n    }\n    else{\n        LL_ADC_StartCalibration (ptradc->peripheralPtr, LL_ADC_SINGLE_ENDED);\n        while(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n        //For ADC_SUPPORT_2_5_MSPS only single ADC mode is available\n        #if defined(LL_ADC_DIFFERENTIAL_ENDED)    \n        /* Delay between starting ADC Single Ended and Differential Ended Calibration */\n        for (cnt = 0; cnt < LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES; cnt++)\n        {\n        \t__NOP();\n        }\n        LL_ADC_StartCalibration (ptradc->peripheralPtr, LL_ADC_DIFFERENTIAL_ENDED);\n        while(LL_ADC_IsCalibrationOnGoing(ptradc->peripheralPtr) == 1);\n        #endif\n\n    }\n    /*Delay between end of ADC calibration and ADC Start */\n    for (cnt = 0; cnt < LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES; cnt++)\n    {\n      \t__NOP();\n    }\n\n    if (1 == isEnabled)\n    {\n    \tLL_ADC_Enable(ptradc->peripheralPtr);\n    }\n    #endif\n}\n\n\n/* LocalWords:  ptradc mw adcx ADCx DMAx halfword Addr PERIPH IRQ ISR OVR ioc EOC INJ tempptradc dma\n* LocalWords:  JEOS EOCS dmastream HWI CMP MSPS\n*/\n"},{"name":"stm_lpuart.c","type":"source","group":"legacy","path":"C:\\ProgramData\\MATLAB\\SupportPackages\\R2024a\\toolbox\\shared\\supportpackages\\stm32\\src\\","tag":"","groupDisplay":"其他文件","code":"/* Copyright 2021-2023 The MathWorks, Inc. */\n\n\n\n#if defined(MW_LPUART1_ENABLED)\n\n#include \"MW_target_hardware_resources.h\"\n\n#include \"main.h\"\n#include \"stm_lpuart.h\"\n#include \"string.h\"\n\n\n#if defined(LPUART1) && defined(MW_LPUART1_ENABLED)\nUART_Type_T mw_lpuart1;\n#if defined(MW_LPUART1_RX_DMA_ENABLED)\n    #ifdef STM32H7\n\t    #if defined(MW_DCACHE_ENABLED)\n\t\t    uint8_T LPUART1ReceiveBuffer[MW_LPUART1_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".bdma_buffer\"))) ;\n\t    #else\n\t\t    uint8_T LPUART1ReceiveBuffer[MW_LPUART1_RECEIVE_BUFFER_SIZE] __attribute__((section(\".bdma_buffer\"))) ;\n\t    #endif\n    #elif defined(MW_DCACHE_ENABLED)\n        uint8_T LPUART1ReceiveBuffer[MW_LPUART1_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n    #else\n        uint8_T LPUART1ReceiveBuffer[MW_LPUART1_RECEIVE_BUFFER_SIZE];\n    #endif\n#endif \n#if defined(MW_LPUART1_TX_DMA_ENABLED)\n    #ifdef STM32H7\n\t    #if defined(MW_DCACHE_ENABLED)\n\t\t    uint8_T LPUART1TransmitBuffer[MW_LPUART1_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".bdma_buffer\"))) ;\n\t    #else\n\t       uint8_T LPUART1TransmitBuffer[MW_LPUART1_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".bdma_buffer\"))) ;\n\t    #endif\n    #elif defined(MW_DCACHE_ENABLED)\n        uint8_T LPUART1TransmitBuffer[MW_LPUART1_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n    #else\n        uint8_T LPUART1TransmitBuffer[MW_LPUART1_TRANSMIT_BUFFER_SIZE];\n    #endif\n#endif \n#endif\n\n\n/* DMA RX Interrupt Handler */\nvoid LPUART_RXDMAInterruptHandler(UART_Type_T *h ,uint32_t  (*checkActiveFlag)(DMA_TypeDef *DMAx),  void (*clearActiveFlag)(DMA_TypeDef *DMAx))\n{\n    /* Check transfer-complete interrupt */\n    if (LL_DMA_IsEnabledIT_TC(h->rxdmaPeripheralPtr, h->rxdmastream) && (checkActiveFlag(h->rxdmaPeripheralPtr)))\n        /* Clear transfer complete interrupt flag */\n    {\n        clearActiveFlag(h->rxdmaPeripheralPtr);\n        if(h->buffer.writeRollOver == 1)\n        {\n            h->errorStatus =  h->errorStatus |  MW_SCI_RX_BUFFER_FULL;\n            h->buffer.readPos = 0;\n        }\n        h->buffer.writeRollOver = 1;\n\t\t/* Start DMA again when DMA mode is Normal */\n\t\tif ((LL_DMA_MODE_NORMAL == LL_DMA_GetMode(h->rxdmaPeripheralPtr, h->rxdmastream)) && ( (h->disableDMAIntOnError == 0) ||\n\t\t                   ((h->disableDMAIntOnError == 1) && ((h->errorStatus == MW_SCI_SUCCESS) || (h->errorStatus == MW_SCI_RX_BUFFER_FULL)))))\n\t\t{\n            #if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n            LL_DMA_DisableChannel(h->rxdmaPeripheralPtr, h->rxdmastream);\n            #else\n\t\t\tLL_DMA_DisableStream(h->rxdmaPeripheralPtr, h->rxdmastream);\n            #endif\n\t\t\t/* Set length to receive */\n\t\t\tLL_DMA_SetDataLength(h->rxdmaPeripheralPtr, h->rxdmastream, h->buffer.rxBufferSize);\n\t\t\t/* Start DMA again */\n\t\t\t#if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n            LL_DMA_EnableChannel(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n            #else\n            LL_DMA_EnableStream(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n            #endif\n\t\t}\n    }   \n}\n/* DMA RX Interrupt Handler */\n#if defined(STM32H7) && defined(MW_LPUART1_ENABLED)\nvoid LPUART_RXBDMAInterruptHandler(UART_Type_T *h ,uint32_t  (*checkActiveFlag)(BDMA_TypeDef *BDMAx),  void (*clearActiveFlag)(BDMA_TypeDef *BDMAx))\n{\n    /* Check transfer-complete interrupt */\n    if (LL_BDMA_IsEnabledIT_TC(h->rxdmaPeripheralPtr, h->rxdmastream) && (checkActiveFlag(h->rxdmaPeripheralPtr)))\n        /* Clear transfer complete interrupt flag */\n    {\n        clearActiveFlag(h->rxdmaPeripheralPtr);\n        if(h->buffer.writeRollOver == 1)\n        {\n            h->errorStatus =  h->errorStatus |  MW_SCI_RX_BUFFER_FULL;\n            h->buffer.readPos = 0;\n        }\n        h->buffer.writeRollOver = 1;\n        /* Start DMA again when DMA mode is Normal */\n        if ((LL_BDMA_MODE_NORMAL == LL_BDMA_GetMode(h->rxdmaPeripheralPtr, h->rxdmastream)) && ( (h->disableDMAIntOnError == 0) ||\n                                                                                                ((h->disableDMAIntOnError == 1) && ((h->errorStatus == MW_SCI_SUCCESS) || (h->errorStatus == MW_SCI_RX_BUFFER_FULL)))))\n        {\n            LL_BDMA_DisableChannel(h->rxdmaPeripheralPtr, h->rxdmastream);\n            /* Set length to receive */\n            LL_BDMA_SetDataLength(h->rxdmaPeripheralPtr, h->rxdmastream, h->buffer.rxBufferSize);\n            /* Start BDMA again */\n            LL_BDMA_EnableChannel(h->rxdmaPeripheralPtr, h->rxdmastream);\n        }\n    }\n}\n#endif\n\n/*DMA TX Interrupt Handler */\nvoid LPUART_TXDMAInterruptHandler(UART_Type_T *h ,uint32_t  (*checkActiveFlag)(DMA_TypeDef *DMAx),  void (*clearActiveFlag)(DMA_TypeDef *DMAx))\n{\n    /* Check transfer-complete interrupt */\n    if (LL_DMA_IsEnabledIT_TC(h->txdmaPeripheralPtr, h->txdmastream) && (checkActiveFlag(h->txdmaPeripheralPtr)))\n        /* Clear transfer complete interrupt flag */\n    {\n        clearActiveFlag(h->txdmaPeripheralPtr);\n    /* Start DMA again when DMA mode is Normal */\n\t\tif (LL_DMA_MODE_NORMAL == LL_DMA_GetMode(h->txdmaPeripheralPtr, h->txdmastream))\n\t\t{\n\t\t\t/* Data equal to h->txDMATransferLength has been transmitted so update the h->sentPos */\n\t\t\th->buffer.sentPos = h->buffer.sentPos + h->txDMATransferLength;\n\t\t\tif(h->buffer.sentPos == h->buffer.txBufferSize)\n\t\t\t{\n\t\t\t\th->buffer.sentPos = 0;\n\t\t\t}\n\t\t\th->txdmaEnabled = 0;\n\n\t\t\t/*If buffer not empty, then start the DMA with length equal to length of data in buffer */\n\t\t\tif(h->buffer.sentPos < h->buffer.writePos)\n\t\t\t{\n\t\t\t\th->txDMATransferLength = h->buffer.writePos - h->buffer.sentPos;\n                #if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n                LL_DMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n                #else\n\t\t\t\tLL_DMA_DisableStream(h->txdmaPeripheralPtr, h->txdmastream);\n                #endif\n\t\t\t\tLL_DMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n\t\t\t\tLL_DMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #if defined(MW_DCACHE_ENABLED) // Clean cache if enabled before starting DMA\n                SCB_CleanDCache_by_Addr((uint32_t *)&h->buffer.txBufferPtr[0], h->buffer.txBufferSize);\n                #endif\n                #if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n                LL_DMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #else\n                LL_DMA_EnableStream(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #endif\n\t\t\t\th->txdmaEnabled = 1;\n\t\t\t}\n\t\t\telse if(h->buffer.sentPos > h->buffer.writePos)\n\t\t\t{\n\t\t\t\th->txDMATransferLength = h->buffer.txBufferSize - h->buffer.sentPos;\n\t\t\t\t#if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n                LL_DMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n                #else\n\t\t\t\tLL_DMA_DisableStream(h->txdmaPeripheralPtr, h->txdmastream);\n                #endif\n\t\t\t\tLL_DMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n\t\t\t\tLL_DMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #if defined(MW_DCACHE_ENABLED)  // Clean cache if enabled before starting DMA\n                SCB_CleanDCache_by_Addr((uint32_t *)&h->buffer.txBufferPtr[0], h->buffer.txBufferSize);\n                #endif                \n                #if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n                LL_DMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #else\n                LL_DMA_EnableStream(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #endif\n\t\t\t\th->txdmaEnabled = 1;\n\t\t\t}\n\t\t}\n\t}\n}\n\n#if defined(STM32H7) && defined(MW_LPUART1_ENABLED)\nvoid LPUART_TXBDMAInterruptHandler(UART_Type_T *h ,uint32_t  (*checkActiveFlag)(BDMA_TypeDef *BDMAx),  void (*clearActiveFlag)(BDMA_TypeDef *BDMAx))\n{\n    /* Check transfer-complete interrupt */\n    if (LL_BDMA_IsEnabledIT_TC(h->txdmaPeripheralPtr, h->txdmastream) && (checkActiveFlag(h->txdmaPeripheralPtr)))\n        /* Clear transfer complete interrupt flag */\n    {\n        clearActiveFlag(h->txdmaPeripheralPtr);\n        /* Start DMA again when DMA mode is Normal */\n        if (LL_BDMA_MODE_NORMAL == LL_BDMA_GetMode(h->txdmaPeripheralPtr, h->txdmastream))\n        {\n            /* Data equal to h->txDMATransferLength has been transmitted so update the h->sentPos */\n            h->buffer.sentPos = h->buffer.sentPos + h->txDMATransferLength;\n            if(h->buffer.sentPos == h->buffer.txBufferSize)\n            {\n                h->buffer.sentPos = 0;\n            }\n            h->txdmaEnabled = 0;\n\n            /*If buffer not empty, then start the DMA with length equal to length of data in buffer */\n            if(h->buffer.sentPos < h->buffer.writePos)\n            {\n                h->txDMATransferLength = h->buffer.writePos - h->buffer.sentPos;\n                LL_BDMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n                LL_BDMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                LL_BDMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #if defined(MW_DCACHE_ENABLED)// Clean cache if enabled before starting DMA                \n                SCB_CleanDCache_by_Addr((uint32_t *)&h->buffer.txBufferPtr[0], h->buffer.txBufferSize);\n                #endif\n                LL_BDMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                h->txdmaEnabled = 1;\n            }\n            else if(h->buffer.sentPos > h->buffer.writePos)\n            {\n                h->txDMATransferLength = h->buffer.txBufferSize - h->buffer.sentPos;\n                LL_BDMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n                LL_BDMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                LL_BDMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #if defined(MW_DCACHE_ENABLED) // Clean cache if enabled before starting DMA\n                SCB_CleanDCache_by_Addr((uint32_t *)&h->buffer.txBufferPtr[0], h->buffer.txBufferSize);\n                #endif                \n                LL_BDMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                h->txdmaEnabled = 1;\n            }\n        }\n    }\n}\n#endif\n\n/* Check if RXNE flag is active */\nuint8_T LPUART_IsActiveFlagRXNE(UART_Type_T *h)\n{\n    uint8_T ret = (uint8_T)LL_LPUART_IsActiveFlag_RXNE(h->peripheralPtr) || (uint8_T)LL_LPUART_IsActiveFlag_ORE(h->peripheralPtr);\n    if(1 == ret)\n    {\n        // Store if any error occured\n        // Clear RXNE flag by reading the data\n        if((h->buffer.writeRollOver == 1) && (h->buffer.toReadPos == h->buffer.readPos) )\n        {\n            h->buffer.readPos++;\n            if(h->buffer.readPos == h->buffer.rxBufferSize)\n            {\n                h->buffer.readPos = 0;\n            }\n            h->errorStatus =  h->errorStatus |  MW_SCI_RX_BUFFER_FULL;\n        }\n        LPUART_IsActiveFlagError(h);\n        h->buffer.rxBufferPtr[h->buffer.toReadPos] = LL_LPUART_ReceiveData8((USART_TypeDef*)h->peripheralPtr) ;\n        //Update the readPos\n        if((h->buffer.toReadPos + 1) == h->buffer.rxBufferSize)\n        {\n            h->buffer.toReadPos  = 0;\n            h->buffer.writeRollOver = 1;\n        }\n        else\n        {\n            h->buffer.toReadPos++;\n        }\n    }\n    return ret;\n}\n\n/*Check if error flag is active */\nvoid LPUART_IsActiveFlagError(UART_Type_T *h)\n{\n    uint8_T ret = 0;\n   \n    if(1 == LL_LPUART_IsActiveFlag_ORE(h->peripheralPtr))\n    {\n        h->errorStatus = h->errorStatus | MW_SCI_ORE_ERROR;\n        ret = 1;\n    }\n    if(1 == LL_LPUART_IsActiveFlag_FE(h->peripheralPtr))\n    {\n        h->errorStatus = h->errorStatus | MW_SCI_FRAME_ERROR;\n        ret = 1;\n    }\n    if(1 == LL_LPUART_IsActiveFlag_NE(h->peripheralPtr))\n    {\n        h->errorStatus = h->errorStatus | MW_SCI_NOISE_ERROR;\n        ret = 1;\n    }\n    if(1 == LL_LPUART_IsActiveFlag_PE(h->peripheralPtr))\n    {\n        h->errorStatus = h->errorStatus | MW_SCI_PARITY_ERROR;\n        ret = 1;\n    }\n    \n    if(ret == 1)\n    {\n        if(h->disableDMAIntOnError == 1)\n        {\n            if((h->mode & UART_RX_INTERRUPT_MODE) == UART_RX_INTERRUPT_MODE)\n            {\n                LL_LPUART_DisableIT_RXNE(h->peripheralPtr);\n            }\n            else\n            {\n                LL_LPUART_DisableDMAReq_RX(h->peripheralPtr);\n            }\n        }\n        LL_LPUART_ClearFlag_PE(h->peripheralPtr); //Clearing this flag will clear all ORE,NE,FE and PE flags\n\n        \n        LL_LPUART_ClearFlag_ORE(h->peripheralPtr);\n        LL_LPUART_ClearFlag_FE(h->peripheralPtr);\n        LL_LPUART_ClearFlag_NE(h->peripheralPtr);\n    }\n}\n\n/* Check if TXE flag is active*/\nuint8_T LPUART_IsActiveFlagTXE(UART_Type_T *h)\n{\n    uint8_T ret = (uint8_T)LL_LPUART_IsActiveFlag_TXE(h->peripheralPtr);\n    if(1 == ret)\n    {\n        /*If buffer is not empty, transmit a byte and update sentPos */\n        if (h->buffer.sentPos != h->buffer.writePos)\n        {\n            LL_LPUART_TransmitData8((USART_TypeDef*)h->peripheralPtr,h->buffer.txBufferPtr[h->buffer.sentPos]);\n\n            if((h->buffer.sentPos + 1) == h->buffer.txBufferSize)\n            {\n                h->buffer.sentPos = 0;\n            }\n            else\n            {\n                h->buffer.sentPos++;\n            }\n        }\n        else /*Disable TXE interrupt if buffer is empty */\n        {\n            LL_LPUART_DisableIT_TXE(h->peripheralPtr);\n            h->txeEnabled = 0;\n        }\n    }\n    return ret;\n}\n\n\n#if defined(MW_LPUART1_RXNE_INTERRUPT_ENABLED ) || defined(MW_LPUART1_TXE_INTERRUPT_ENABLED ) || defined(MW_LPUART1_RX_DMA_ENABLED)\nvoid LPUART1_IRQHandler(void)\n{\n    #ifdef MW_LPUART1_RXNE_INTERRUPT_ENABLED\n    LPUART_IsActiveFlagRXNE(&mw_lpuart1);\n    #endif\n\n    #if  defined(MW_LPUART1_RX_DMA_ENABLED)\n    LPUART_IsActiveFlagError(&mw_lpuart1);\n    #endif\n\n    #ifdef MW_LPUART1_TXE_INTERRUPT_ENABLED\n    LPUART_IsActiveFlagTXE(&mw_lpuart1);\n    #endif\n}\n#endif\n\n\n#ifdef MW_LPUART1_TX_DMA_ENABLED\nGETIRQ_NAME(MW_LPUART1_TX_DMA_ENABLED)\n{\n    #ifdef STM32H7\n    LPUART_TXBDMAInterruptHandler(&mw_lpuart1, GETFCN_LL_GET_STREAM_BDMA_ACTIVEFLAG(MW_LPUART1_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_BDMA_ACTIVEFLAG(MW_LPUART1_TX_DMA_STREAM));\n    #else\n    LPUART_TXDMAInterruptHandler(&mw_lpuart1, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_LPUART1_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_LPUART1_TX_DMA_STREAM));\n    #endif\n}\n#endif\n\n#ifdef MW_LPUART1_RX_DMA_ENABLED\nGETIRQ_NAME(MW_LPUART1_RX_DMA_ENABLED)\n{\n    #ifdef STM32H7\n    LPUART_RXBDMAInterruptHandler(&mw_lpuart1, GETFCN_LL_GET_STREAM_BDMA_ACTIVEFLAG(MW_LPUART1_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_BDMA_ACTIVEFLAG(MW_LPUART1_RX_DMA_STREAM));\n    #else\n    LPUART_RXDMAInterruptHandler(&mw_lpuart1, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_LPUART1_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_LPUART1_RX_DMA_STREAM));\n    #endif\n}\n#endif\n/**************Internal Functions ****************************************************************************/\n\n/*Configure UART Receive DMA */\nvoid LPUART_ConfigureReceiveDMA(UART_Type_T *h)\n{\n    if (1 == LL_LPUART_IsEnabled(h->peripheralPtr))\n    {\n         /* Disable USART */\n        LL_LPUART_Disable(h->peripheralPtr);\n        LL_DMA_ConfigAddresses(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, \n                               LL_LPUART_DMA_GetRegAddr(h->peripheralPtr, LL_LPUART_DMA_REG_DATA_RECEIVE),\n                               (uint32_t)h->buffer.rxBufferPtr, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);\n        LL_DMA_SetDataLength(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, h->buffer.rxBufferSize);\n\n        /* Enable TC interrupts */\n        LL_DMA_EnableIT_TC(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n        /* Enable DMA */\n        LL_LPUART_EnableDMAReq_RX(h->peripheralPtr);\n        ((USART_TypeDef *)h->peripheralPtr)->CR3 |= USART_CR3_DMAR;\n        /* Enable USART and DMA Stream */\n        #if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n        LL_DMA_EnableChannel(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n        #else\n        LL_DMA_EnableStream(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n        #endif\n        LL_LPUART_Enable(h->peripheralPtr);\n    }\n\n}\n\n#if defined(STM32H7) && defined(MW_LPUART1_ENABLED)\nvoid LPUART_ConfigureReceiveBDMA(UART_Type_T *h)\n{\n    if (1 == LL_LPUART_IsEnabled(h->peripheralPtr))\n    {\n        /* Disable USART */\n        LL_LPUART_Disable(h->peripheralPtr);\n        LL_BDMA_SetPeriphAddress(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, (uint32_t)(&((USART_TypeDef *)(h->peripheralPtr))->RDR));\n        LL_BDMA_SetMemoryAddress(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, (uint32_t)h->buffer.rxBufferPtr);\n        LL_BDMA_SetDataLength(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, h->buffer.rxBufferSize);\n\n        /* Enable TC interrupts */\n        LL_BDMA_EnableIT_TC(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n        /* Enable DMA */\n        LL_LPUART_EnableDMAReq_RX(h->peripheralPtr);\n        /* Enable USART and DMA Stream */\n        LL_BDMA_EnableChannel(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n        LL_LPUART_Enable(h->peripheralPtr);\n    }\n\n}\n#endif\n\n/*Configure UART Transmit DMA */\nvoid LPUART_ConfigureTransmitDMA(UART_Type_T *h)\n{\n     if (1 == LL_LPUART_IsEnabled(h->peripheralPtr))\n    {\n        /* Disable USART */\n        LL_LPUART_Disable(h->peripheralPtr);\n        LL_DMA_ConfigAddresses(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, \n        \t\t\t\t\t   (uint32_t)h->buffer.txBufferPtr,  \n                               LL_LPUART_DMA_GetRegAddr(h->peripheralPtr, LL_LPUART_DMA_REG_DATA_TRANSMIT),\n                               LL_DMA_DIRECTION_MEMORY_TO_PERIPH);\n\n        /* Enable  TC interrupts */\n        LL_DMA_EnableIT_TC(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n        /* Enable DMA */\n        LL_LPUART_EnableDMAReq_TX(h->peripheralPtr);\n        /* Enable USART and DMA */\n        LL_LPUART_Enable(h->peripheralPtr);\n    }\n}\n\n#if defined(STM32H7) && defined(MW_LPUART1_ENABLED)\nvoid LPUART_ConfigureTransmitBDMA(UART_Type_T *h)\n{\n    if (1 == LL_LPUART_IsEnabled(h->peripheralPtr))\n    {\n        /* Disable USART */\n        LL_LPUART_Disable(h->peripheralPtr);\n        LL_BDMA_SetPeriphAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(&((USART_TypeDef *)(h->peripheralPtr))->TDR));\n        LL_BDMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)h->buffer.txBufferPtr);\n\n        /* Enable  TC interrupts */\n        LL_BDMA_EnableIT_TC(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n        /* Enable DMA */\n        LL_LPUART_EnableDMAReq_TX(h->peripheralPtr);\n        /* Enable USART and DMA */\n        LL_LPUART_Enable(h->peripheralPtr);\n    }\n}\n#endif\n\nuint16_T MW_LPUART_GetReadErrorStatus(UART_Type_T *h)\n{\n   uint16_T status = MW_SCI_SUCCESS;   \n    if((h->errorStatus & MW_SCI_RX_BUFFER_FULL) == MW_SCI_RX_BUFFER_FULL) // If buffer is full, show in same step in interrupt mode\n    {\n        status = status |  MW_SCI_RX_BUFFER_FULL;\n        h->errorStatus &= ~MW_SCI_RX_BUFFER_FULL;\n    }\n\n    if(h->disableDMAIntOnError == 0) // If h->disableDMAIntOnError is 0, output the error status if this step itself\n    {\n        status = status | h->errorStatus;\n        h->errorStatus = MW_SCI_SUCCESS;\n    }\n    else if ((h->disableDMAIntOnError == 1) && (getAvailableDataInBuffer(h) == 0) && (h->errorStatus != MW_SCI_SUCCESS)) //Output error status only when last byte (erroneous) is read\n    {\n        status = status | h->errorStatus;\n        h->errorStatus = MW_SCI_SUCCESS;\n        if((h->mode & UART_RX_INTERRUPT_MODE) == UART_RX_INTERRUPT_MODE)\n        {\n            LL_LPUART_ReceiveData8((USART_TypeDef*)h->peripheralPtr);\n            LL_LPUART_ClearFlag_ORE(h->peripheralPtr);\n            LL_LPUART_EnableIT_RXNE(h->peripheralPtr);\n        }\n        else\n        {\n            LL_LPUART_ReceiveData8((USART_TypeDef*)h->peripheralPtr);\n            LL_LPUART_ClearFlag_ORE(h->peripheralPtr);\n            /* Enable DMA */\n            LL_LPUART_EnableDMAReq_RX(h->peripheralPtr);\n        }\n    }\n    return status ;\n}\n\n\n/* Initialize UART module */\nUART_Type_T * MW_LPUART_Initialize(UART_Type_T  * SCIModule)\n{\n    UART_Type_T * mw_usart;\n    switch ((uint32_t)((UART_Type_T *)SCIModule)->peripheralPtr)\n    {\n            #if defined(LPUART1) && defined(MW_LPUART1_ENABLED)\n        case ((uint32_t)LPUART1):\n            mw_usart = &mw_lpuart1;\n            #if defined(MW_LPUART1_RX_DMA_ENABLED) || defined(MW_LPUART1_RXNE_INTERRUPT_ENABLED )|| defined(MW_LPUART1_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(LPUART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(LPUART1_IRQn);\n            #endif\n            break;\n            #endif\n        default:\n            mw_usart = NULL;\n            break;\n    }\n\tif (mw_usart != NULL)\n\t{\n\t\tmw_usart->enableRxOrTx |=  ((UART_Type_T *)SCIModule)->enableRxOrTx;\n\t\tmw_usart->mode |= ((UART_Type_T *)SCIModule)->mode;\n\t\tmw_usart->peripheralPtr = ((UART_Type_T *)SCIModule)->peripheralPtr;\n\t\tmw_usart->errorStatus = MW_SCI_SUCCESS;\n\t\tmw_usart->uartStatus =  MW_SCI_SUCCESS ;\n\t\tif (UART_ENABLE_RX == (((UART_Type_T *)SCIModule)->enableRxOrTx & UART_ENABLE_RX))\n\t\t{\n\t\t\tmw_usart->buffer.rxBufferSize = ((UART_Type_T *)SCIModule)->buffer.rxBufferSize;\n\t\t\tmw_usart->buffer.rxBufferPtr = ((UART_Type_T *)SCIModule)->buffer.rxBufferPtr;\n\t\t\tmw_usart->buffer.readPos = 0;\n\t\t\tmw_usart->buffer.toReadPos = 0;\n\t\t\tmw_usart->disableDMAIntOnError = ((UART_Type_T *)SCIModule)->disableDMAIntOnError;\n\t\t\tmw_usart->buffer.writeRollOver = 0;\n\t\t\t/* configure for DMA Rx */\n\t\t\tif ((mw_usart->mode & UART_RX_DMA_MODE) == UART_RX_DMA_MODE)\n\t\t\t{\n\t\t\t\tmw_usart->rxdmaPeripheralPtr = (DMA_TypeDef *)((UART_Type_T *)SCIModule)->rxdmaPeripheralPtr;\n\t\t\t\tmw_usart->rxdmastream = ((UART_Type_T *)SCIModule)->rxdmastream;\n\t\t\t\t#if defined(STM32H7)\n                    LPUART_ConfigureReceiveBDMA(mw_usart);\n                #else\n\t\t\t\t\tLPUART_ConfigureReceiveDMA(mw_usart);\n\t\t\t\t#endif\n\t\t\t\tLL_LPUART_EnableIT_ERROR(mw_usart->peripheralPtr);\n\t\t\t\tLL_LPUART_EnableIT_PE(mw_usart->peripheralPtr);\n\t\t\t}\n\t\t\t/*Configure interrupts for Rx with inetrrupts */\n\t\t\telse if ((mw_usart->mode & UART_RX_INTERRUPT_MODE) == UART_RX_INTERRUPT_MODE)\n\t\t\t{\n\t\t\t\tLL_LPUART_EnableIT_RXNE(mw_usart->peripheralPtr);\n\t\t\t}\n\t\t}\n\t\tif (UART_ENABLE_TX == (((UART_Type_T *)SCIModule)->enableRxOrTx & UART_ENABLE_TX))\n\t\t{\n\t\t\tmw_usart->buffer.txBufferSize = ((UART_Type_T *)SCIModule)->buffer.txBufferSize;\n\t\t\tmw_usart->buffer.txBufferPtr = ((UART_Type_T *)SCIModule)->buffer.txBufferPtr;\n\t\t\tmw_usart->buffer.writePos = 0;\n\t\t\tmw_usart->buffer.sentPos = 0;\n\t\t\tmw_usart->txeEnabled = 0;\n\t\t\tmw_usart->txdmaEnabled = 0;\n\t\t\t/* configure for DMA Tx */\n\t\t\tif ((mw_usart->mode & UART_TX_DMA_MODE) == UART_TX_DMA_MODE)\n\t\t\t{\n\t\t\t\tmw_usart->txdmaPeripheralPtr = (DMA_TypeDef *)((UART_Type_T *)SCIModule)->txdmaPeripheralPtr;\n\t\t\t\tmw_usart->txdmastream = ((UART_Type_T *)SCIModule)->txdmastream;\n\t\t\t\tmw_usart->txDMATransferLength = 0;\n\t\t\t\t#ifdef STM32H7\n\t\t\t\t\tLPUART_ConfigureTransmitBDMA(mw_usart);\n\t\t\t\t#else\n\t\t\t\t\tLPUART_ConfigureTransmitDMA(mw_usart);\n\t\t\t\t#endif\n\t\t\t}\n\t\t}\n\t}\n    return mw_usart;\n}\n\n/* Receive the data over UART in Polling mode*/\nMW_SCI_Status_Type MW_LPUART_ReceiveUsingPolling(UART_Type_T * h, void * RxDataPtr, uint32_T RxDataLength, uint32_T * receivedLength, uint32_T timeout)\n{\n    uint8_T *rxData = (uint8_T *)RxDataPtr;\n     *receivedLength = 0;\n    if(MW_SCI_RX_BUSY == (h->uartStatus & MW_SCI_RX_BUSY))\n    {\n        return MW_SCI_RX_BUSY;\n    }\n    else\n    {\n        h->uartStatus |= MW_SCI_RX_BUSY ;\n        uint32_T dataCounter;\n        uint16_T status =    MW_SCI_SUCCESS;\n        uint32_T initialTime = 0;\n\n        for (dataCounter = 0; dataCounter < RxDataLength; dataCounter++)\n        {\n\n            if (0 == LL_LPUART_IsActiveFlag_RXNE((USART_TypeDef*)h->peripheralPtr))\n            {\n                if (timeout > 0)\n                {\n                    initialTime = GET_CURRENT_TIME();\n                    while ((0 == LL_LPUART_IsActiveFlag_RXNE((USART_TypeDef*)h->peripheralPtr)) && (returnTimeElapsed(initialTime, 1) <= (timeout)));\n                    if (returnTimeElapsed(initialTime, 1) > (timeout) )\n                    {\n                        status = status | MW_SCI_DATA_NOT_AVAILABLE ;\n                        h->uartStatus &= ~MW_SCI_RX_BUSY ;\n                        return status;\n                    }\n                }\n                else{\n                    status = status | MW_SCI_DATA_NOT_AVAILABLE ;\n                    h->uartStatus &= ~MW_SCI_RX_BUSY ;\n                    return status;\n                }\n            }\n            if(1 == LL_LPUART_IsActiveFlag_ORE(h->peripheralPtr))\n            {\n                status = status | MW_SCI_ORE_ERROR;\n            }\n            if(1 == LL_LPUART_IsActiveFlag_FE(h->peripheralPtr))\n            {\n                status = status | MW_SCI_FRAME_ERROR;\n            }\n            if(1 == LL_LPUART_IsActiveFlag_NE(h->peripheralPtr))\n            {\n                status = status | MW_SCI_NOISE_ERROR;\n            }\n            if(1 == LL_LPUART_IsActiveFlag_PE(h->peripheralPtr))\n            {\n                status = status | MW_SCI_PARITY_ERROR;\n            }\n            rxData[dataCounter] = LL_LPUART_ReceiveData8((USART_TypeDef*)h->peripheralPtr);\n            if(status != MW_SCI_SUCCESS)\n            {\n                LL_LPUART_ClearFlag_PE(h->peripheralPtr); //Clearing this flag will clear all ORE,NE,FE and PE flags\n            }\n            (*receivedLength)++ ;\n\n        }\n        h->uartStatus &= ~MW_SCI_RX_BUSY ;\n        return status;\n    }\n}\n\n/* Receive the data over UART using DMA/Interrupt and buffer */\nMW_SCI_Status_Type MW_LPUART_ReceiveUsingBuffer(UART_Type_T * h, void * RxDataPtr, uint32_T RxDataLength, uint32_T * receivedLength)\n{\n    *receivedLength = 0;\n    if(MW_SCI_RX_BUSY == (h->uartStatus & MW_SCI_RX_BUSY))\n    {\n        return MW_SCI_RX_BUSY;\n    }\n    else\n    {\n        h->uartStatus |= MW_SCI_RX_BUSY ;\n        MW_SCI_Status_Type status = readDataFromBuffer(h,(uint8_T *)RxDataPtr, RxDataLength, receivedLength);\n        h->uartStatus &= ~MW_SCI_RX_BUSY ;\n        return status ;\n    }\n}\n\n/* Transmit the data over UART in Polling mode*/\nMW_SCI_Status_Type MW_LPUART_TransmitUsingPolling(UART_Type_T * h, void * TxDataPtr, uint32_T TxDataLength, uint32_T timeout, uint32_T *sentDataLength)\n{\n    *sentDataLength = 0;\n    uint8_T * TxData = (uint8_T *)TxDataPtr ;\n    if(MW_SCI_TX_BUSY == (h->uartStatus & MW_SCI_TX_BUSY))\n    {\n        return MW_SCI_TX_BUSY;\n    }\n    else\n    {\n        h->uartStatus |= MW_SCI_TX_BUSY ;\n        uint32_T dataCounter = 0;\n        uint32_T initialTime = 0;\n\n\n        for (dataCounter = 0; dataCounter < TxDataLength; dataCounter++)\n        {\n            if (0 == LL_LPUART_IsActiveFlag_TXE((USART_TypeDef*)h->peripheralPtr))\n            {\n                if (timeout > 0)\n                {\n                    initialTime = GET_CURRENT_TIME();\n                    while ((0 == LL_LPUART_IsActiveFlag_TXE((USART_TypeDef*)h->peripheralPtr)) && (returnTimeElapsed(initialTime, 1) <= (timeout)));\n                    if(returnTimeElapsed(initialTime, 1) > (timeout) )\n                    {\n                        *sentDataLength = dataCounter;\n                        h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                        return MW_SCI_TX_FAILED;\n                    }\n                }\n                else\n                {\n                    *sentDataLength = dataCounter;\n                    h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                    return MW_SCI_TX_FAILED;\n                }\n            }\n            LL_LPUART_TransmitData8((USART_TypeDef*)h->peripheralPtr,TxData[dataCounter]);\n        }\n\n        if (0 == LL_LPUART_IsActiveFlag_TC((USART_TypeDef*)h->peripheralPtr))\n        {\n            if (timeout > 0)\n            {\n                initialTime = GET_CURRENT_TIME();\n                while ((0 == LL_LPUART_IsActiveFlag_TC((USART_TypeDef*)h->peripheralPtr)) &&  (returnTimeElapsed(initialTime, 1) <= (timeout)))\n                    if (returnTimeElapsed(initialTime, 1) > (timeout) )\n                    {\n                        *sentDataLength = (TxDataLength - 1);\n                        h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                        return MW_SCI_TX_FAILED;\n                    }\n            }\n            else\n            {\n                *sentDataLength = (TxDataLength - 1);\n                h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                return MW_SCI_TX_FAILED;\n            }\n        }\n        *sentDataLength = TxDataLength;\n        h->uartStatus &= ~MW_SCI_TX_BUSY ;\n        return MW_SCI_SUCCESS;\n    }\n}\n\n/* Trasmit the data over UART in Interrupt mode*/\nMW_SCI_Status_Type MW_LPUART_TransmitUsingInterrupt(UART_Type_T * h, void * TxDataPtr, uint32_T TxDataLength, uint32_T timeout,uint32_T *sentDataLength)\n{\n    *sentDataLength = 0;\n    if(MW_SCI_TX_BUSY == (h->uartStatus & MW_SCI_TX_BUSY))\n    {\n        return MW_SCI_TX_BUSY;\n    }\n    else\n    {\n        if (TxDataLength > 0)\n        {\n            h->uartStatus |= MW_SCI_TX_BUSY ;\n            if(copyToTransmitBuffer(h,(uint8_T *)TxDataPtr,TxDataLength,timeout) == 1)\n            {\n                h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                return MW_SCI_TX_FAILED ;\n            }\n            if(h->txeEnabled == 0)\n            {\n                LL_LPUART_TransmitData8((USART_TypeDef*)h->peripheralPtr,h->buffer.txBufferPtr[h->buffer.sentPos]);\n                if((h->buffer.sentPos + 1) == h->buffer.txBufferSize)\n                {\n                    h->buffer.sentPos = 0;\n                }\n                else\n                {\n                    h->buffer.sentPos++;\n                }\n\n                if(h->buffer.sentPos != h->buffer.writePos)\n                {\n                    h->txeEnabled = 1;\n                    LL_LPUART_EnableIT_TXE(h->peripheralPtr);\n                }\n            }\n            *sentDataLength = TxDataLength;\n            h->uartStatus &= ~MW_SCI_TX_BUSY ;\n        }\n        return MW_SCI_SUCCESS;\n    }\n}\n\n/* Trasmit the data over UART in DMA mode*/\nMW_SCI_Status_Type MW_LPUART_TransmitUsingDMA(UART_Type_T * h, void * TxDataPtr, uint32_T TxDataLength, uint32_T timeout,uint32_T *sentDataLength)\n{\n    *sentDataLength = 0;\n    if(MW_SCI_TX_BUSY == (h->uartStatus & MW_SCI_TX_BUSY))\n    {\n        return MW_SCI_TX_BUSY;\n    }\n    else\n    {\n        if (TxDataLength > 0)\n        {\n            h->uartStatus |= MW_SCI_TX_BUSY ;\n            uint32_T intialWritePos = h->buffer.writePos ;\n            if(copyToTransmitBuffer(h,(uint8_T *)TxDataPtr,TxDataLength,timeout) == 1)\n            {\n                h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                return MW_SCI_TX_FAILED ;\n            }\n            if(h->txdmaEnabled == 0)\n            {\n                if(h->buffer.writePos < h->buffer.sentPos)\n                {\n                    h->txDMATransferLength = h->buffer.txBufferSize - intialWritePos;\n                }\n                else\n                {\n                    h->txDMATransferLength = TxDataLength ;\n                }\n                h->txdmaEnabled = 1;\n\t\t\t\t#ifdef STM32H7\n\t\t\t\t\tLL_BDMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n                    LL_BDMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                    LL_BDMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream,  h->txDMATransferLength);\n                    #if defined(MW_DCACHE_ENABLED) // Clean cache if enabled before starting DMA\n                    SCB_CleanDCache_by_Addr((uint32_t *)&h->buffer.txBufferPtr[0], h->buffer.txBufferSize);\n                    #endif\n                    LL_BDMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n\t\t\t\t#else\n\t\t\t\t\t#if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n\t\t\t\t\tLL_DMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n\t\t\t\t\t#else\n\t\t\t\t\tLL_DMA_DisableStream(h->txdmaPeripheralPtr, h->txdmastream);\n\t\t\t\t\t#endif\n\t\t\t\t\tLL_DMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n\t\t\t\t\tLL_DMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream,  h->txDMATransferLength);\n                    #if defined(STM32G4) || defined(STM32L5) || defined(STM32WB) || defined(STM32L4) || defined(STM32H5)\n\t\t\t\t\tLL_DMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n\t\t\t\t\t#else\n\t\t\t\t\tLL_DMA_EnableStream(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n\t\t\t\t\t#endif\n\t\t\t\t#endif\n            }\n            *sentDataLength = TxDataLength;\n            h->uartStatus &= ~MW_SCI_TX_BUSY ;\n        }\n        return MW_SCI_SUCCESS;\n    }\n\n}\n\n/* Release SCI module */\nvoid MW_LPUART_DeInit(UART_Type_T * h)\n{\n    /* Disable USART */\n    LL_LPUART_Disable(h->peripheralPtr);\n    /*Disable Interrupts and DMA */\n    if (UART_TX_DMA_MODE == (h->mode & UART_TX_DMA_MODE))\n    {\n\t\t#ifdef STM32H7\n\t\t\tLL_BDMA_DisableIT_TC(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n\t\t#else\n\t\t\tLL_DMA_DisableIT_TC(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n\t\t#endif\n        LL_LPUART_DisableDMAReq_TX(h->peripheralPtr);\n    }\n    else if(UART_TX_INTERRUPT_MODE == (h->mode & UART_TX_INTERRUPT_MODE))\n    {\n        LL_LPUART_DisableIT_TXE(h->peripheralPtr);\n    }\n\n    if (UART_RX_DMA_MODE == (h->mode & UART_RX_DMA_MODE))\n    {\n        LL_LPUART_DisableIT_ERROR(h->peripheralPtr);\n        LL_LPUART_DisableIT_PE(h->peripheralPtr);\n\t\t#ifdef STM32H7\n\t\t\t            LL_BDMA_DisableIT_TC(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n\n\t\t#else \n\t\t\tLL_DMA_DisableIT_TC(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n\t\t#endif\n        LL_LPUART_DisableDMAReq_RX(h->peripheralPtr);\n    }\n    else if(UART_RX_INTERRUPT_MODE == (h->mode & UART_RX_INTERRUPT_MODE))\n    {\n        LL_LPUART_DisableIT_RXNE(h->peripheralPtr);\n    }\n}\n\n#endif"},{"name":"stm_timer_ll.c","type":"source","group":"legacy","path":"C:\\ProgramData\\MATLAB\\SupportPackages\\R2024a\\toolbox\\shared\\supportpackages\\stm32\\src\\","tag":"","groupDisplay":"其他文件","code":"/* Copyright 2021-2024 The MathWorks, Inc. */\n/******************************************************************************\n* Includes\n*******************************************************************************/\n#include \"stm_timer_ll.h\"\n#include <string.h>\n/******************************************************************************\n* Preprocessor Macros\n*******************************************************************************/\n/******************************************************************************\n* Global Variable Definitions\n*******************************************************************************/\n#if (defined(GPDMA1) || defined(GPDMA2)) && !defined(GPDMA)\n    #define GPDMA 1\n#endif\n\n#if defined(TIM1) && defined(MW_TIM1_ENABLED)\nTIM_Type_T mw_tim1;\n\n#ifdef MW_TIM1_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM1CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM1_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM1CH1DMABuffer[MW_TIM1_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM1CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM1_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM1_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM1CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM1_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM1CH2DMABuffer[MW_TIM1_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM1CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM1_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM1_CH3_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM1CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM1_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM1CH3DMABuffer[MW_TIM1_CH3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM1CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM1_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM1_CH4_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM1CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM1_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM1CH4DMABuffer[MW_TIM1_CH4_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM1CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM1_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM2) && defined(MW_TIM2_ENABLED)\nTIM_Type_T mw_tim2;\n#ifdef MW_TIM2_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM2CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM2_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM2CH1DMABuffer[MW_TIM2_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM2CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM2_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM2_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM2CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM2_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM2CH2DMABuffer[MW_TIM2_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM2CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM2_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM2_CH3_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM2CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM2_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM2CH3DMABuffer[MW_TIM2_CH3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM2CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM2_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM2_CH4_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM2CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM2_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM2CH4DMABuffer[MW_TIM2_CH4_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM2CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM2_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM3) && defined(MW_TIM3_ENABLED)\nTIM_Type_T mw_tim3;\n#ifdef MW_TIM3_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM3CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM3_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM3CH1DMABuffer[MW_TIM3_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM3CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM3_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM3_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM3CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM3_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM3CH2DMABuffer[MW_TIM3_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM3CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM3_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM3_CH3_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM3CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM3_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM3CH3DMABuffer[MW_TIM3_CH3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM3CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM3_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM3_CH4_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM3CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM3_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM3CH4DMABuffer[MW_TIM3_CH4_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM3CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM3_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM4) && defined(MW_TIM4_ENABLED)\nTIM_Type_T mw_tim4;\n#ifdef MW_TIM4_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM4CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM4_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM4CH1DMABuffer[MW_TIM4_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM4CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM4_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM4_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM4CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM4_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM4CH2DMABuffer[MW_TIM4_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM4CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM4_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM4_CH3_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM4CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM4_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM4CH3DMABuffer[MW_TIM4_CH3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM4CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM4_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM4_CH4_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM4CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM4_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM4CH4DMABuffer[MW_TIM4_CH4_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM4CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM4_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM5) && defined(MW_TIM5_ENABLED)\nTIM_Type_T mw_tim5;\n#ifdef MW_TIM5_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM5CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM5_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM5CH1DMABuffer[MW_TIM5_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM5CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM5_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM5_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM5CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM5_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM5CH2DMABuffer[MW_TIM5_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM5CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM5_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM5_CH3_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM5CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM5_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM5CH3DMABuffer[MW_TIM5_CH3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM5CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM5_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM5_CH4_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM5CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM5_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM5CH4DMABuffer[MW_TIM5_CH4_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM5CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM5_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM6) && defined(MW_TIM6_ENABLED)\nTIM_Type_T mw_tim6;\n#endif\n\n#if defined(TIM7) && defined(MW_TIM7_ENABLED)\nTIM_Type_T mw_tim7;\n#endif\n\n#if defined(TIM8) && defined(MW_TIM8_ENABLED)\nTIM_Type_T mw_tim8;\n#ifdef MW_TIM8_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM8CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM8_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM8CH1DMABuffer[MW_TIM8_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM8CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM8_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM8_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM8CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM8_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM8CH2DMABuffer[MW_TIM8_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM8CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM8_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM8_CH3_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM8CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM8_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM8CH3DMABuffer[MW_TIM8_CH3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM8CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM8_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM8_CH4_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM8CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM8_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM8CH4DMABuffer[MW_TIM8_CH4_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM8CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM8_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM9) && defined(MW_TIM9_ENABLED)\nTIM_Type_T mw_tim9;\n#ifdef MW_TIM9_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM9CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM9_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM9CH1DMABuffer[MW_TIM9_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM9CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM9_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM9_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM9CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM9_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM9CH2DMABuffer[MW_TIM9_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM9CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM9_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM10) && defined(MW_TIM10_ENABLED)\nTIM_Type_T mw_tim10;\n#ifdef MW_TIM10_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM10CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM10_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM10CH1DMABuffer[MW_TIM10_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM10CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM10_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM11) && defined(MW_TIM11_ENABLED)\nTIM_Type_T mw_tim11;\n#ifdef MW_TIM11_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM11CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM11_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM11CH1DMABuffer[MW_TIM11_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM11CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM11_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM12) && defined(MW_TIM12_ENABLED)\nTIM_Type_T mw_tim12;\n#ifdef MW_TIM12_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM12CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM12_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM12CH1DMABuffer[MW_TIM12_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM12CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM12_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM12_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM12CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM12_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM12CH2DMABuffer[MW_TIM12_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM12CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM12_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM13) && defined(MW_TIM13_ENABLED)\nTIM_Type_T mw_tim13;\n#ifdef MW_TIM13_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM13CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM13_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM13CH1DMABuffer[MW_TIM13_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM13CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM13_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM14) && defined(MW_TIM14_ENABLED)\nTIM_Type_T mw_tim14;\n#ifdef MW_TIM14_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM14CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM14_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM14CH1DMABuffer[MW_TIM14_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM14CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM14_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM15) && defined(MW_TIM15_ENABLED)\nTIM_Type_T mw_tim15;\n#ifdef MW_TIM15_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM15CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM15_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM15CH1DMABuffer[MW_TIM15_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM15CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM15_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM15_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM15CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM15_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM15CH2DMABuffer[MW_TIM15_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM15CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM15_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM16) && defined(MW_TIM16_ENABLED)\nTIM_Type_T mw_tim16;\n#ifdef MW_TIM16_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM16CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM16_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM16CH1DMABuffer[MW_TIM16_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM16CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM16_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM17) && defined(MW_TIM17_ENABLED)\nTIM_Type_T mw_tim17;\n#ifdef MW_TIM17_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint16_T TIM17CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM17_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint16_T TIM17CH1DMABuffer[MW_TIM17_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint16_T TIM17CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM17_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM20) && defined(MW_TIM20_ENABLED)\nTIM_Type_T mw_tim20;\n#endif\n\n#if defined(TIM23) && defined(MW_TIM23_ENABLED)\nTIM_Type_T mw_tim23;\n#ifdef MW_TIM23_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM23CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM23_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM23CH1DMABuffer[MW_TIM23_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM23CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM23_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM23_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM23CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM23_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM23CH2DMABuffer[MW_TIM23_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM23CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM23_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM23_CH3_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM23CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM23_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM23CH3DMABuffer[MW_TIM23_CH3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM23CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM23_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM23_CH4_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM23CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM23_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM23CH4DMABuffer[MW_TIM23_CH4_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM23CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM23_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n#if defined(TIM24) && defined(MW_TIM24_ENABLED)\nTIM_Type_T mw_tim24;\n#ifdef MW_TIM24_CH1_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM24CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM24_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM24CH1DMABuffer[MW_TIM24_CH1_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM24CH1DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM24_CH1_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM24_CH2_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM24CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM24_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM24CH2DMABuffer[MW_TIM24_CH2_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM24CH2DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM24_CH2_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM24_CH3_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM24CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM24_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM24CH3DMABuffer[MW_TIM24_CH3_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM24CH3DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM24_CH3_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n\n#ifdef MW_TIM24_CH4_DMA_ENABLED\n    #ifdef STM32H7\n        #if defined(MW_DCACHE_ENABLED)\n        uint32_T TIM24CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM24_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n        #else\n        uint32_T TIM24CH4DMABuffer[MW_TIM24_CH4_DMA_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n        #endif\n    #elif defined(STM32F7) && defined(MW_DCACHE_ENABLED)\n        uint32_T TIM24CH4DMABuffer[DMA_BUFFER_SIZE_BYTE_ALLIGNED(MW_TIM24_CH4_DMA_BUFFER_SIZE,32)] __attribute__((aligned (32)));\n    #endif\n#endif\n#endif\n\n\n\n/*DMA transfer complete callback */\nuint8_T TIM_IsEnabledDMAITTransferComplete(Channel_DMA_T * ptrTimChannel, uint32_t (*checkActiveFlag)(DMA_TypeDef *DMAx),  void (*clearActiveFlag)(DMA_TypeDef *DMAx))\n{\n    /* Check transfer-complete interrupt */\n    if (LL_DMA_IsEnabledIT_TC(ptrTimChannel->dmaPeripheralPtr, ptrTimChannel->dmastream) && (1 == checkActiveFlag(ptrTimChannel->dmaPeripheralPtr)))\n    {\n        clearActiveFlag(ptrTimChannel->dmaPeripheralPtr);         /* Clear transfer complete interrupt flag */\n        if(ptrTimChannel->buffer.writeRollOver == 1)\n        {\n            ptrTimChannel->errorStatus =  ptrTimChannel->errorStatus |  MW_TIM_OVERRUN_ERROR;\n            ptrTimChannel->buffer.readPos = 0;\n        }\n        ptrTimChannel->buffer.writeRollOver = 1;\n        #ifndef GPDMA\n        /* Start DMA again when DMA mode is Normal - GetMode not preset for GPDMA*/\n        if (LL_DMA_MODE_NORMAL == LL_DMA_GetMode(ptrTimChannel->dmaPeripheralPtr, ptrTimChannel->dmastream))\n        #endif\n        {\n            /* Disable DMA stream */\n            #if defined(STM32G4)  || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            LL_DMA_DisableChannel(ptrTimChannel->dmaPeripheralPtr, (uint32_t)ptrTimChannel->dmastream);\n            #else\n            LL_DMA_DisableStream(ptrTimChannel->dmaPeripheralPtr, (uint32_t)ptrTimChannel->dmastream);\n            #endif\n            /* Set length to receive */\n            #if defined (GPDMA)\n            if(NULL != ptrTimChannel->buffer.bufferPtr32Bit)\n            {\n                LL_DMA_SetDestAddress(ptrTimChannel->dmaPeripheralPtr, (uint32_t)ptrTimChannel->dmastream, (uint32_t)ptrTimChannel->buffer.bufferPtr32Bit);\n            }\n            else\n            {\n                LL_DMA_SetDestAddress(ptrTimChannel->dmaPeripheralPtr, (uint32_t)ptrTimChannel->dmastream, (uint32_t)ptrTimChannel->buffer.bufferPtr16Bit);\n            }\n            LL_DMA_SetBlkDataLength(ptrTimChannel->dmaPeripheralPtr, ptrTimChannel->dmastream, ptrTimChannel->buffer.bufferSize);\n            #else\n            LL_DMA_SetDataLength(ptrTimChannel->dmaPeripheralPtr, ptrTimChannel->dmastream, ptrTimChannel->buffer.bufferSize);\n            #endif\n            /* Start DMA again */\n            #if defined(STM32G4)  || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            LL_DMA_EnableChannel(ptrTimChannel->dmaPeripheralPtr, (uint32_t)ptrTimChannel->dmastream);\n            #else\n            LL_DMA_EnableStream(ptrTimChannel->dmaPeripheralPtr, (uint32_t)ptrTimChannel->dmastream);\n            #endif\n        }\n        return 1;\n    }\n    else\n    {\n        return 0;\n    }\n}\n\n/******************************************************************************\n* DMA IRQ for Timer channels\n*******************************************************************************/\n#if defined(MW_TIM1_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM1_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM1_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim1.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM1_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM1_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM1_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM1_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM1_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim1.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM1_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM1_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM1_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM1_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM1_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim1.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM1_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM1_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM1_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM1_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM1_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim1.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM1_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM1_CH4_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM2_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM2_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM2_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim2.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM2_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM2_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM2_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM2_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM2_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim2.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM2_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM2_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM2_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM2_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM2_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim2.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM2_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM2_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM2_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM2_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM2_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim2.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM2_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM2_CH4_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM3_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM3_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM3_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim3.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM3_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM3_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM3_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM3_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM3_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim3.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM3_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM3_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM3_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM3_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM3_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim3.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM3_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM3_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM3_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM3_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM3_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim3.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM3_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM3_CH4_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM4_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM4_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM4_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim4.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM4_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM4_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM4_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM4_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM4_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim4.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM4_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM4_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM4_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM4_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM4_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim4.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM4_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM4_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM4_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM4_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM4_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim4.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM4_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM4_CH4_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM5_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM5_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM5_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim5.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM5_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM5_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM5_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM5_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM5_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim5.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM5_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM5_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM5_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM5_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM5_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim5.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM5_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM5_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM5_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM5_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM5_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim5.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM5_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM5_CH4_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM8_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM8_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM8_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim8.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM8_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM8_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM8_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM8_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM8_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim8.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM8_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM8_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM8_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM8_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM8_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim8.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM8_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM8_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM8_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM8_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM8_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim8.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM8_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM8_CH4_DMA_STREAM));\n}\n#endif\n\n#if defined(MW_TIM9_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM9_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM9_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim9.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM9_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM9_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM9_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM9_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM9_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim9.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM9_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM9_CH2_DMA_STREAM));\n}\n#endif\n\n#if defined(MW_TIM12_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM12_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM12_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim12.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM12_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM12_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM12_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM12_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM12_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim12.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM12_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM12_CH2_DMA_STREAM));\n}\n#endif\n\n#if defined(MW_TIM10_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM10_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM10_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim10.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM10_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM10_CH1_DMA_STREAM));\n}\n#endif\n\n#if defined(MW_TIM11_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM11_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM1_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim11.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM11_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM11_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM13_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM13_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM13_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim13.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM13_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM13_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM14_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM14_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM14_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim14.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM14_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM14_CH1_DMA_STREAM));\n}\n#endif\n\n#if defined(MW_TIM15_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM15_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM15_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim15.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM15_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM15_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM15_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM15_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM15_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim15.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM15_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM15_CH2_DMA_STREAM));\n}\n#endif\n\n#if defined(MW_TIM16_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM16_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM16_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim16.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM16_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM16_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM17_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM17_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM17_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim17.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM17_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM17_CH1_DMA_STREAM));\n}\n#endif\n\n#if defined(MW_TIM23_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM23_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM23_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim23.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM23_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM23_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM23_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM23_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM23_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim23.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM23_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM23_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM23_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM23_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM23_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim23.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM23_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM23_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM23_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM23_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM23_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim23.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM23_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM23_CH4_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM24_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM24_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM24_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim24.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM24_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM24_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM24_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM24_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM24_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim24.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM24_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM24_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM24_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM24_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM24_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim24.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM24_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM24_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM24_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM24_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM24_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim24.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM24_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM24_CH4_DMA_STREAM));\n}\n#endif\n\n#if defined(MW_TIM20_CH1_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM20_CH1_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM20_CH1_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim20.channel1), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM20_CH1_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM20_CH1_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM20_CH2_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM20_CH2_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM20_CH2_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim20.channel2), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM20_CH2_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM20_CH2_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM20_CH3_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM20_CH3_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM20_CH3_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim20.channel3), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM20_CH3_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM20_CH3_DMA_STREAM));\n}\n#endif\n#if defined(MW_TIM20_CH4_DMA_ENABLED) && (!MW_GET_IRQ_HANDLER_DEFINE(MW_TIM20_CH4_DMA_ENABLED))\nGETIRQ_NAME(MW_TIM20_CH4_DMA_ENABLED)\n{\n    TIM_IsEnabledDMAITTransferComplete(&(mw_tim20.channel4), GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_TIM20_CH4_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_TIM20_CH4_DMA_STREAM));\n}\n#endif\n\n\n/******************************************************************************\n* Function Definitions\n*******************************************************************************/\n\n/******************************************************************************\n* Check Flags\n*******************************************************************************/\n#ifdef STM32G4\n\n/*Check if TERR flag is active */\nuint8_T TIM_IsActiveFlagTERR(TIM_Type_T * ptrTimer)\n{\n    if ( 1 == LL_TIM_IsActiveFlag_TERR(ptrTimer->PeripheralPtr) )\n    {\n        ptrTimer->errorStatus = ptrTimer->errorStatus | ENCODER_TRANSITION_ERROR ;\n    }\n    return (ptrTimer->errorStatus & ENCODER_TRANSITION_ERROR );\n}\n\n/*Check if IERR flag is active */\nuint8_T TIM_IsActiveFlagIERR(TIM_Type_T * ptrTimer)\n{\n    if ( 1 == LL_TIM_IsActiveFlag_IERR(ptrTimer->PeripheralPtr) )\n    {\n        ptrTimer->errorStatus = ptrTimer->errorStatus | ENCODER_INDEX_ERROR ;\n    }\n    return (ptrTimer->errorStatus & ENCODER_INDEX_ERROR );\n}\n\n/*Check if IDX flag is active */\nboolean_T TIM_IsActiveFlagIDX(TIM_Type_T * ptrTimer)\n{\n    if(1 == LL_TIM_IsActiveFlag_IDX(ptrTimer->PeripheralPtr))\n    {\n        ptrTimer->firstIndexReceivedStatus = 1 ;\n    }\n    return (ptrTimer->firstIndexReceivedStatus == 1 );\n}\n#endif\n\n/*Check if CC1 flag is active */\nboolean_T TIM_IsActiveFlag_CC1(TIM_Type_T * ptrTimer)\n{\n    if ( 1 == LL_TIM_IsActiveFlag_CC1(ptrTimer->PeripheralPtr) )\n    {\n        ptrTimer->cc1Flag = 1 ;\n    }\n    return (ptrTimer->cc1Flag == 1 ) ;\n}\n\n/*Check if CC2 flag is active */\nboolean_T TIM_IsActiveFlag_CC2(TIM_Type_T * ptrTimer)\n{\n    if ( 1 == LL_TIM_IsActiveFlag_CC2(ptrTimer->PeripheralPtr) )\n    {\n        ptrTimer->cc2Flag = 1 ;\n    }\n    return (ptrTimer->cc2Flag == 1 );\n}\n\n/*Check if CC3 flag is active */\nboolean_T TIM_IsActiveFlag_CC3(TIM_Type_T * ptrTimer)\n{\n    if ( 1 == LL_TIM_IsActiveFlag_CC3(ptrTimer->PeripheralPtr) )\n    {\n        ptrTimer->cc3Flag = 1 ;\n    }\n    return (ptrTimer->cc3Flag == 1 );\n}\n\n/*Check if CC4 flag is active */\nboolean_T TIM_IsActiveFlag_CC4(TIM_Type_T * ptrTimer)\n{\n    if ( 1 == LL_TIM_IsActiveFlag_CC4(ptrTimer->PeripheralPtr) )\n    {\n        ptrTimer->cc4Flag = 1 ;\n    }\n    return (ptrTimer->cc4Flag == 1 );\n}\n\n/******************************************************************************\n* Enable and Disable timer Interrupts\n*******************************************************************************/\n\n/*Enable Timer Interrupts */\nvoid enableTimerInterrupts(TIM_Type_T * ptrTimer, uint16_T interruptsToEnable)\n{\n    if( (interruptsToEnable & 1) &&  (1 != LL_TIM_IsEnabledIT_TRIG(ptrTimer->PeripheralPtr)))\n    {\n        //Enable Trigger Interrupt\n        LL_TIM_EnableIT_TRIG(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 2) &&  (1 != LL_TIM_IsEnabledIT_CC1(ptrTimer->PeripheralPtr)))\n    {\n        //Enable Capture Compare 1 Interrupt\n        LL_TIM_EnableIT_CC1(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 4) && (1 != LL_TIM_IsEnabledIT_CC2(ptrTimer->PeripheralPtr)))\n    {\n        //Enable Capture Compare 2 Interrupt\n        LL_TIM_EnableIT_CC2(ptrTimer->PeripheralPtr);\n    }\n    if((interruptsToEnable & 8) && (1 != LL_TIM_IsEnabledIT_CC3(ptrTimer->PeripheralPtr)) )\n    {\n        //Enable Capture Compare 3 Interrupt\n        LL_TIM_EnableIT_CC3(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 16) &&  (1 != LL_TIM_IsEnabledIT_CC4(ptrTimer->PeripheralPtr)))\n    {\n        //Enable Capture Compare 4 Interrupt\n        LL_TIM_EnableIT_CC4(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 32) &&  (1 != LL_TIM_IsEnabledIT_UPDATE(ptrTimer->PeripheralPtr)))\n    {\n        //Enable Update Interrupt\n        LL_TIM_EnableIT_UPDATE(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 64) &&  (1 != LL_TIM_IsEnabledIT_BRK(ptrTimer->PeripheralPtr)) )\n    {\n        //Enable Break Interrupt\n        LL_TIM_EnableIT_BRK(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 128) &&  (1 != LL_TIM_IsEnabledIT_COM(ptrTimer->PeripheralPtr)) )\n    {\n        //Enable Break Interrupt\n        LL_TIM_EnableIT_COM(ptrTimer->PeripheralPtr);\n    }\n    #ifdef STM32G4\n    if( (interruptsToEnable & 256) &&  (1 != LL_TIM_IsEnabledIT_IDX(ptrTimer->PeripheralPtr)) )\n    {\n        //Enable Index Interrupt\n        LL_TIM_EnableIT_IDX(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 512) &&  (1 != LL_TIM_IsEnabledIT_DIR(ptrTimer->PeripheralPtr)) )\n    {\n        //Enable Direction Interrupt\n        LL_TIM_EnableIT_DIR(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 1024) &&  (1 != LL_TIM_IsEnabledIT_TERR(ptrTimer->PeripheralPtr)) )\n    {\n        //Enable Transition error Interrupt\n        LL_TIM_EnableIT_TERR(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToEnable & 2048) &&  (1 != LL_TIM_IsEnabledIT_IERR(ptrTimer->PeripheralPtr)) )\n    {\n        //Enable Index error Interrupt\n        LL_TIM_EnableIT_IERR(ptrTimer->PeripheralPtr);\n    }\n    #endif\n}\n\n/*Disable Timer Interrupts */\nvoid disableTimerInterrupts(TIM_Type_T * ptrTimer, uint16_T interruptsToDisable)\n{\n    if( (interruptsToDisable & 1) &&  (1 == LL_TIM_IsEnabledIT_TRIG(ptrTimer->PeripheralPtr)))\n    {\n        //Disable Trigger Interrupt\n        LL_TIM_DisableIT_TRIG(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToDisable & 2) &&  (1 == LL_TIM_IsEnabledIT_CC1(ptrTimer->PeripheralPtr)))\n    {\n        //Disable Capture Compare 1 Interrupt\n        LL_TIM_DisableIT_CC1(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToDisable & 4) && (1 == LL_TIM_IsEnabledIT_CC2(ptrTimer->PeripheralPtr)))\n    {\n        //Disable Capture Compare 2 Interrupt\n        LL_TIM_DisableIT_CC2(ptrTimer->PeripheralPtr);\n    }\n    if((interruptsToDisable & 8) && (1 == LL_TIM_IsEnabledIT_CC3(ptrTimer->PeripheralPtr)) )\n    {\n        //Disable Capture Compare 3 Interrupt\n        LL_TIM_DisableIT_CC3(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToDisable & 16) &&  (1 == LL_TIM_IsEnabledIT_CC4(ptrTimer->PeripheralPtr)))\n    {\n        //Disable Capture Compare 4 Interrupt\n        LL_TIM_DisableIT_CC4(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToDisable & 32) &&  (1 != LL_TIM_IsEnabledIT_UPDATE(ptrTimer->PeripheralPtr)))\n    {\n        //Disable Update Interrupt\n        LL_TIM_DisableIT_UPDATE(ptrTimer->PeripheralPtr);\n    }\n    if((interruptsToDisable & 64) &&  (1 == LL_TIM_IsEnabledIT_BRK(ptrTimer->PeripheralPtr)))\n    {\n        //Disable Break Interrupt\n        LL_TIM_DisableIT_BRK(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToDisable & 128) &&  (1 == LL_TIM_IsEnabledIT_COM(ptrTimer->PeripheralPtr)) )\n    {\n        //Disable Break Interrupt\n        LL_TIM_DisableIT_COM(ptrTimer->PeripheralPtr);\n    }\n    #ifdef STM32G4\n    if( (interruptsToDisable & 256) &&  (1 == LL_TIM_IsEnabledIT_IDX(ptrTimer->PeripheralPtr)) )\n    {\n        //Disable Index Interrupt\n        LL_TIM_DisableIT_IDX(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToDisable & 512) &&  (1 == LL_TIM_IsEnabledIT_DIR(ptrTimer->PeripheralPtr)) )\n    {\n        //Disable Direction Interrupt\n        LL_TIM_DisableIT_DIR(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToDisable & 1024) &&  (1 == LL_TIM_IsEnabledIT_TERR(ptrTimer->PeripheralPtr)) )\n    {\n        //Disable Transition error Interrupt\n        LL_TIM_DisableIT_TERR(ptrTimer->PeripheralPtr);\n    }\n    if( (interruptsToDisable & 2048) &&  (1 == LL_TIM_IsEnabledIT_IERR(ptrTimer->PeripheralPtr)) )\n    {\n        //Disable Index error Interrupt\n        LL_TIM_DisableIT_IERR(ptrTimer->PeripheralPtr);\n    }\n    #endif\n\n}\n\n/******************************************************************************\n* Enable and Disable Timer channels\n*******************************************************************************/\n\n/* Enable the Timer Capture compare channel 1 */\nvoid enableTimerChannel1(TIM_Type_T * ptrTimer,  uint8_T PWMChannelInfo)\n{\n    if(PWMChannelInfo == ENABLE_CH)\n    {\n        LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH1);\n    }\n    else if  (IS_TIM_BREAK_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        if(PWMChannelInfo == ENABLE_CHN)\n        {\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH1N);\n        }\n        else if(PWMChannelInfo == ENABLE_CH_CHN)\n        {\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH1);\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH1N);\n        }\n    }\n}\n\n/* Disable Timer Capture Compare Channel 1 */\nvoid disableTimerChannel1(TIM_Type_T * ptrTimer,  uint8_T PWMChannelInfo)\n{\n    if(PWMChannelInfo == ENABLE_CH)\n    {\n        LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH1);\n    }\n    else if  (IS_TIM_BREAK_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        if(PWMChannelInfo == ENABLE_CHN)\n        {\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH1N);\n        }\n        else if(PWMChannelInfo == ENABLE_CH_CHN)\n        {\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH1);\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH1N);\n        }\n    }\n}\n\n/* Enable the Timer Capture compare channel 2 */\nvoid enableTimerChannel2(TIM_Type_T * ptrTimer,  uint8_T PWMChannelInfo)\n{\n    if(PWMChannelInfo == ENABLE_CH)\n    {\n        LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH2);\n    }\n    else if  (IS_TIM_BREAK_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        if(PWMChannelInfo == ENABLE_CHN)\n        {\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH2N);\n        }\n        else if(PWMChannelInfo == ENABLE_CH_CHN)\n        {\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH2);\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH2N);\n        }\n    }\n}\n\n/* Disable the Timer Capture compare channel 2 */\nvoid disableTimerChannel2(TIM_Type_T * ptrTimer,  uint8_T PWMChannelInfo)\n{\n    if(PWMChannelInfo == ENABLE_CH)\n    {\n        LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH2);\n    }\n\n    else if  (IS_TIM_BREAK_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        if(PWMChannelInfo == ENABLE_CHN)\n        {\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH2N);\n        }\n        else if(PWMChannelInfo == ENABLE_CH_CHN)\n        {\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH2);\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH2N);\n        }\n    }\n}\n\n/* Enable the Timer Capture compare channel 3 */\nvoid enableTimerChannel3(TIM_Type_T * ptrTimer,  uint8_T PWMChannelInfo)\n{\n    if(PWMChannelInfo == ENABLE_CH)\n    {\n        LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH3);\n    }\n    else if  (IS_TIM_BREAK_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        if(PWMChannelInfo == ENABLE_CHN)\n        {\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH3N);\n        }\n        else if(PWMChannelInfo == ENABLE_CH_CHN)\n        {\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH3);\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH3N);\n        }\n    }\n}\n\n/* Disable the Timer Capture compare channel 3 */\nvoid disableTimerChannel3(TIM_Type_T * ptrTimer,  uint8_T PWMChannelInfo)\n{\n    if(PWMChannelInfo == ENABLE_CH)\n    {\n        LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH3);\n    }\n    else if  (IS_TIM_BREAK_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        if(PWMChannelInfo == ENABLE_CHN)\n        {\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH3N);\n        }\n        else if(PWMChannelInfo == ENABLE_CH_CHN)\n        {\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH3);\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH3N);\n        }\n    }\n}\n\n/* Enable the Timer Capture compare channel 4 */\nvoid enableTimerChannel4(TIM_Type_T * ptrTimer,  uint8_T PWMChannelInfo)\n{\n    if(PWMChannelInfo == ENABLE_CH)\n    {\n        LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH4);\n    }\n    #if defined(STM32G4)  || defined(STM32H5)\n    else if  (IS_TIM_BREAK_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        if(PWMChannelInfo == ENABLE_CHN)\n        {\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH4N);\n        }\n        else if(PWMChannelInfo == ENABLE_CH_CHN)\n        {\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH4);\n            LL_TIM_CC_EnableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH4N);\n        }        \n    }\n    #endif\n}\n\n/* Disable the Timer Capture compare channel 4 */\nvoid disableTimerChannel4(TIM_Type_T * ptrTimer,  uint8_T PWMChannelInfo)\n{\n    if(PWMChannelInfo == ENABLE_CH)\n    {\n        LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH4);\n    }\n   #if defined(STM32G4)  || defined(STM32H5)\n    else if  (IS_TIM_BREAK_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        if(PWMChannelInfo == ENABLE_CHN)\n        {\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH4N);\n        }\n        else if(PWMChannelInfo == ENABLE_CH_CHN)\n        {\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH4);\n            LL_TIM_CC_DisableChannel(ptrTimer->PeripheralPtr, LL_TIM_CHANNEL_CH4N);\n        }\n    }\n    #endif\n}\n\n\n/******************************************************************************\n* Initialize Timer Handle\n*******************************************************************************/\n\n/*Initialize the timer */\nTIM_Type_T * Timer_Handle_Init(TIM_Type_T * ptrTimer)\n{\n    TIM_Type_T* tempTimerPtr = NULL;\n\n    //Initialize the peripheral ptr\n    #if defined(TIM1) && defined(MW_TIM1_ENABLED)\n\n    if ( (TIM_TypeDef *)TIM1 == (TIM_TypeDef  *)ptrTimer->PeripheralPtr)\n    {\n        tempTimerPtr = &mw_tim1;\n    }\n    else\n        #endif\n\n        #if defined(TIM2) && defined(MW_TIM2_ENABLED)\n        if ((TIM_TypeDef *)TIM2 == (TIM_TypeDef  *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim2;\n        }\n    else\n        #endif\n        #if defined(TIM3) && defined(MW_TIM3_ENABLED)\n        if ((TIM_TypeDef *)TIM3 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim3;\n        }\n    else\n        #endif\n\n        #if defined(TIM4) && defined(MW_TIM4_ENABLED)\n        if ((TIM_TypeDef *)TIM4 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim4;\n        }\n    else\n        #endif\n        #if defined(TIM5) && defined(MW_TIM5_ENABLED)\n        if ( (TIM_TypeDef *)TIM5 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim5;\n        }\n    else\n        #endif\n\n        #if defined(TIM6) && defined(MW_TIM6_ENABLED)\n        if ((TIM_TypeDef *)TIM6 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim6;\n        }\n    else\n        #endif\n        #if defined(TIM7) && defined(MW_TIM7_ENABLED)\n        if ((TIM_TypeDef *)TIM7 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim7;\n        }\n    else\n        #endif\n        #if defined(TIM8) && defined(MW_TIM8_ENABLED)\n        if ((TIM_TypeDef *)TIM8 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim8;\n        }\n    else\n        #endif\n        #if defined(TIM9) && defined(MW_TIM9_ENABLED)\n        if ((TIM_TypeDef *)TIM9 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim9;\n        }\n    else\n        #endif\n        #if defined(TIM10) && defined(MW_TIM10_ENABLED)\n        if ( (TIM_TypeDef *)TIM10 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim10;\n        }\n    else\n        #endif\n        #if defined(TIM11) && defined(MW_TIM11_ENABLED)\n        if ((TIM_TypeDef *)TIM11 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim11;\n        }\n    else\n        #endif\n        #if defined(TIM12) && defined(MW_TIM12_ENABLED)\n        if ((TIM_TypeDef *)TIM12 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim12;\n        }\n    else\n        #endif\n        #if defined(TIM13) && defined(MW_TIM13_ENABLED)\n        if ((TIM_TypeDef *)TIM13 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim13;\n        }\n    else\n        #endif\n        #if defined(TIM14) && defined(MW_TIM14_ENABLED)\n        if ((TIM_TypeDef *)TIM14 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim14;\n        }\n    else\n        #endif\n        #if defined(TIM15) && defined(MW_TIM15_ENABLED)\n        if ((TIM_TypeDef *)TIM15 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim15;\n        }\n    else\n        #endif\n        #if defined(TIM16) && defined(MW_TIM16_ENABLED)\n        if ((TIM_TypeDef *)TIM16 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim16;\n        }\n    else\n        #endif\n        #if defined(TIM17) && defined(MW_TIM17_ENABLED)\n        if ((TIM_TypeDef *)TIM17 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim17;\n        }\n    else\n        #endif\n        #if defined(TIM18) && defined(MW_TIM18_ENABLED)\n        if ((TIM_TypeDef *)TIM18 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim18;\n        }\n    else\n        #endif\n        #if defined(TIM19) && defined(MW_TIM19_ENABLED)\n        if ((TIM_TypeDef *)TIM19 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim19;\n        }\n    else\n        #endif\n        #if defined(TIM20) && defined(MW_TIM20_ENABLED)\n        if ((TIM_TypeDef *)TIM20 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim20;\n        }\n    else\n        #endif\n        #if defined(TIM23) && defined(MW_TIM23_ENABLED)\n        if ((TIM_TypeDef *)TIM23 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim23;\n        }\n    else\n        #endif\n        #if defined(TIM24) && defined(MW_TIM24_ENABLED)\n        if ((TIM_TypeDef *)TIM24 == (TIM_TypeDef *)ptrTimer->PeripheralPtr)\n        {\n            tempTimerPtr = &mw_tim24;\n        }\n    else\n        #endif\n    {\n    }\n    tempTimerPtr->PeripheralPtr = (TIM_TypeDef *)ptrTimer->PeripheralPtr;\n    uint32_t mode =  LL_TIM_GetCounterMode (tempTimerPtr->PeripheralPtr);\n    if( (mode != LL_TIM_COUNTERMODE_UP) && (mode != LL_TIM_COUNTERMODE_DOWN))\n    {\n        tempTimerPtr->isCenterAlignedMode = 1;\n    }\n    else\n    {\n        tempTimerPtr->isCenterAlignedMode = 0;\n    }\n\n    // Enable the MOE bit if AOE bit is disabled in STM32CubemMX for Advanced TIMERS\n    if( IS_TIM_BREAK_INSTANCE(tempTimerPtr->PeripheralPtr))\n    {\n        LL_TIM_EnableAllOutputs(tempTimerPtr->PeripheralPtr);\n    }\n    //Get the current repetition counter value\n    if( IS_TIM_REPETITION_COUNTER_INSTANCE(tempTimerPtr->PeripheralPtr))\n    {\n        tempTimerPtr->repetitionCounter = (uint8_T)LL_TIM_GetRepetitionCounter(ptrTimer->PeripheralPtr) ;\n    }\n    #ifdef STM32G4\n    tempTimerPtr->errorStatus = ENCODER_NO_ERROR;\n    tempTimerPtr->firstIndexReceivedStatus = 0;\n    #endif\n\n    return tempTimerPtr;\n}\n\n/*Configure DMA for Timer capture if capture length > 1*/\nvoid configureDMAForChannel(TIM_Type_T * ptrTimer, Channel_DMA_T ptrTimChannel, uint8_T channel)\n{\n    register uint32_t data_reg_addr = 0;\n    switch (channel)\n    {\n        case 1:\n            data_reg_addr = (uint32_t)&(((TIM_TypeDef *)ptrTimer->PeripheralPtr)->CCR1);\n            ptrTimer->channel1 = ptrTimChannel;\n            ptrTimer->cc1Flag = 0;\n            break;\n        case 2:\n            data_reg_addr = (uint32_t)&(((TIM_TypeDef *)ptrTimer->PeripheralPtr)->CCR2);\n            ptrTimer->channel2 = ptrTimChannel;\n            ptrTimer->cc2Flag = 0;\n            break;\n        case 3:\n            data_reg_addr = (uint32_t)&(((TIM_TypeDef *)ptrTimer->PeripheralPtr)->CCR3);\n            ptrTimer->channel3 = ptrTimChannel;\n            ptrTimer->cc3Flag = 0;\n            break;\n        case 4:\n            data_reg_addr = (uint32_t)&(((TIM_TypeDef *)ptrTimer->PeripheralPtr)->CCR4);\n            ptrTimer->channel4 = ptrTimChannel;\n            ptrTimer->cc4Flag = 0;\n            break;\n    }\n\n    /* Enable TC interrupts */\n    if(IS_TIM_32B_COUNTER_INSTANCE(ptrTimer->PeripheralPtr))\n    {\n        #if defined(GPDMA)\n        LL_DMA_ConfigAddresses(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream,data_reg_addr ,\n                               (uint32_t)&ptrTimChannel.buffer.bufferPtr32Bit[0]);\n        #else\n            LL_DMA_ConfigAddresses(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream,data_reg_addr ,\n                               (uint32_t)&ptrTimChannel.buffer.bufferPtr32Bit[0],\n                               LL_DMA_DIRECTION_PERIPH_TO_MEMORY);\n        #endif\n    }\n    else\n    {\n        #if defined(GPDMA)\n        LL_DMA_ConfigAddresses(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream,data_reg_addr ,\n                                   (uint32_t)&ptrTimChannel.buffer.bufferPtr16Bit[0]);\n        #else\n            LL_DMA_ConfigAddresses(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream,data_reg_addr,\n                               (uint32_t)&ptrTimChannel.buffer.bufferPtr16Bit[0],\n                               LL_DMA_DIRECTION_PERIPH_TO_MEMORY);\n        #endif\n    }\n\n    #if defined(GPDMA)\n        LL_DMA_SetBlkDataLength(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream, ptrTimChannel.buffer.bufferSize);\n    #else\n    LL_DMA_SetDataLength(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream, ptrTimChannel.buffer.bufferSize);\n    #endif\n\n    LL_DMA_EnableIT_TC(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream);\n\n    LL_TIM_CC_SetDMAReqTrigger(ptrTimer->PeripheralPtr,LL_TIM_CCDMAREQUEST_CC);\n\n    switch (channel)\n    {\n        case 1:\n            LL_TIM_EnableDMAReq_CC1(ptrTimer->PeripheralPtr);\n            break;\n        case 2:\n            LL_TIM_EnableDMAReq_CC2(ptrTimer->PeripheralPtr);\n            break;\n        case 3:\n            LL_TIM_EnableDMAReq_CC3(ptrTimer->PeripheralPtr);\n            break;\n        case 4:\n            LL_TIM_EnableDMAReq_CC4(ptrTimer->PeripheralPtr);\n            break;\n    }\n    /* Enable USART and DMA Stream */\n    #if defined(STM32G4)  || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n    LL_DMA_EnableChannel(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream);\n    #else\n    LL_DMA_EnableStream(ptrTimChannel.dmaPeripheralPtr, (uint32_t)ptrTimChannel.dmastream);\n    #endif\n}\n\n\n/*Check that frequeny/duty cycle is not greater than 65535 for 16 bit timers */\nuint32_T checkFrequencyAndDutyCycleLimits(TIM_Type_T * ptrTimer, uint32_T input)\n{\n    uint32_t ret = input;\n    if ((input > 65535) && (!IS_TIM_32B_COUNTER_INSTANCE(ptrTimer->PeripheralPtr)))\n    {\n        ret = 65535;\n    }\n    return ret;\n}\n\n/******************************************************************************\n* Internal functions to get data from buffer\n*******************************************************************************/\n\n/* Get data available in internal recieve buffer */\nuint32_T getAvailableDataInTimerBuffer(Channel_DMA_T * ptrTimChannel)\n{\n\tboolean_T rollOverFlag = ptrTimChannel->buffer.writeRollOver;\n    #if defined(GPDMA)\n        uint32_T dmaDataToBeTransferred = LL_DMA_GetBlkDataLength(ptrTimChannel->dmaPeripheralPtr, (uint32_t)ptrTimChannel->dmastream);\n    #else\n\tuint32_T dmaDataToBeTransferred = LL_DMA_GetDataLength(ptrTimChannel->dmaPeripheralPtr, (uint32_t)ptrTimChannel->dmastream);\n    #endif\n    uint32_T nbDataPos = (ptrTimChannel->buffer.bufferSize - dmaDataToBeTransferred);\n    if(nbDataPos == ptrTimChannel->buffer.bufferSize)\n    {\n        nbDataPos = 0;\n    }\n\n    /* Update read position to nbDataPos if buffer is overwritten in DMA mode i.e. read data which is not overwritten */\n    if(1 == rollOverFlag)\n    {\n        if(nbDataPos > ptrTimChannel->buffer.readPos)\n        {\n            ptrTimChannel->errorStatus =  ptrTimChannel->errorStatus |  MW_TIM_OVERRUN_ERROR;\n            ptrTimChannel->buffer.readPos = nbDataPos;\n        }\n    }\n\n    if (nbDataPos > ptrTimChannel->buffer.readPos)\n    {\n        /* No rollover condition */\n        return  (nbDataPos - ptrTimChannel->buffer.readPos);\n    }\n    else if  (nbDataPos < ptrTimChannel->buffer.readPos)\n    {\n        /* Rollover condition */\n        return  ((ptrTimChannel->buffer.bufferSize - (ptrTimChannel->buffer.readPos)) + nbDataPos);\n    }\n    else\n    {\n        if(1 == rollOverFlag)\n        {\n            return (ptrTimChannel->buffer.bufferSize);\n        }\n        else\n        {\n            return 0;\n        }\n    }\n}\n\n/*Read data from 16 bit buffer */\nvoid getDataFrom16BitTimerBuffer(Channel_DMA_T * ptrTimChannel, uint16_T *dataPtr, uint32_T dataToRead)\n {\n    #if defined(MW_DCACHE_ENABLED) //Invalidate cache if enabled before reading from DMA buffer\n    SCB_InvalidateDCache_by_Addr((uint32_t *)&ptrTimChannel->buffer.bufferPtr16Bit[0],  DMA_BUFFER_SIZE_BYTE_ALLIGNED(ptrTimChannel->buffer.bufferSize, 32) * 2);\n    #endif\n    if (((ptrTimChannel->buffer.readPos ) + dataToRead) > ptrTimChannel->buffer.bufferSize)\n    {\n        int lengthToReadFromBottom = (ptrTimChannel->buffer.bufferSize - ptrTimChannel->buffer.readPos);\n        memcpy(dataPtr,&ptrTimChannel->buffer.bufferPtr16Bit[ptrTimChannel->buffer.readPos],(lengthToReadFromBottom * 2));\n\n        ptrTimChannel->buffer.readPos = (ptrTimChannel->buffer.readPos + dataToRead) - ptrTimChannel->buffer.bufferSize;\n        memcpy((dataPtr + lengthToReadFromBottom),&ptrTimChannel->buffer.bufferPtr16Bit[0],(ptrTimChannel->buffer.readPos * 2));\n        ptrTimChannel->buffer.writeRollOver = 0;\n    }\n    else\n    {\n        memcpy(dataPtr,&ptrTimChannel->buffer.bufferPtr16Bit[ptrTimChannel->buffer.readPos],(dataToRead * 2));\n        ptrTimChannel->buffer.readPos+=dataToRead;\n    }\n}\n\n/*Read data from 32 bit buffer */\nvoid getDataFrom32BitTimerBuffer(Channel_DMA_T * ptrTimChannel, uint32_T *dataPtr, uint32_T dataToRead)\n{\n    #if defined(MW_DCACHE_ENABLED) //Invalidate cache if enabled before reading from DMA buffer\n    SCB_InvalidateDCache_by_Addr((uint32_t *)&ptrTimChannel->buffer.bufferPtr32Bit[0],  DMA_BUFFER_SIZE_BYTE_ALLIGNED(ptrTimChannel->buffer.bufferSize, 32) * 4);\n    #endif\n    if (((ptrTimChannel->buffer.readPos ) + dataToRead) > ptrTimChannel->buffer.bufferSize)\n    {\n        int lengthToReadFromBottom = (ptrTimChannel->buffer.bufferSize - ptrTimChannel->buffer.readPos);\n        memcpy(dataPtr,&ptrTimChannel->buffer.bufferPtr32Bit[ptrTimChannel->buffer.readPos],(lengthToReadFromBottom * 4));\n\n        ptrTimChannel->buffer.readPos = (ptrTimChannel->buffer.readPos + dataToRead) - ptrTimChannel->buffer.bufferSize;\n        memcpy((dataPtr + lengthToReadFromBottom),&ptrTimChannel->buffer.bufferPtr32Bit[0],(ptrTimChannel->buffer.readPos * 4));\n        ptrTimChannel->buffer.writeRollOver = 0;\n    }\n    else\n    {\n        memcpy(dataPtr,&ptrTimChannel->buffer.bufferPtr32Bit[ptrTimChannel->buffer.readPos],(dataToRead * 4));\n        ptrTimChannel->buffer.readPos+=dataToRead;\n    }\n}\n\n/*Read data from timer internal receive buffer */\nuint8_T readDataFromTimerBuffer(TIM_Type_T * TimerPtr, Channel_DMA_T * ptrTimChannel, void *dataPtr, uint32_T dataToRead, uint32_T *receivedLength)\n{\n    *receivedLength = 0;\n    uint8_T status = MW_TIM_SUCCESS;\n\n    uint32_T availableData = getAvailableDataInTimerBuffer(ptrTimChannel);\n    if (availableData < dataToRead)\n    {\n        dataToRead = availableData;\n    }\n    if(availableData > 0)\n    {\n        if(IS_TIM_32B_COUNTER_INSTANCE(TimerPtr->PeripheralPtr))\n        {\n            getDataFrom32BitTimerBuffer(ptrTimChannel, (uint32_T *)dataPtr, dataToRead);\n        }\n        else\n        {\n            getDataFrom16BitTimerBuffer(ptrTimChannel, (uint16_T *)dataPtr, dataToRead);\n        }\n\n        if(ptrTimChannel->buffer.readPos == ptrTimChannel->buffer.bufferSize )\n        {\n            ptrTimChannel->buffer.readPos = 0;\n            ptrTimChannel->buffer.writeRollOver = 0;\n        }\n        status = ptrTimChannel->errorStatus;\n        ptrTimChannel->errorStatus = MW_TIM_SUCCESS;\n    }\n    *receivedLength = dataToRead;\n    return status;\n}\n\n/******************************************************************************\n* Internal functions to get capture data\n*******************************************************************************/\n\n/* Read capture comapre register 1  in DMA mode */\nuint8_T getCCR1RegisterValueDMAMode(TIM_Type_T * TimerPtr, void *data, uint32_T dataLength, uint32_T *receivedLength)\n{\n\n    return readDataFromTimerBuffer(TimerPtr,&TimerPtr->channel1, data, dataLength, receivedLength);\n}\n/* Read capture comapre register 2  in DMA mode */\nuint8_T getCCR2RegisterValueDMAMode(TIM_Type_T * TimerPtr, void *data, uint32_T dataLength, uint32_T *receivedLength)\n{\n    return readDataFromTimerBuffer(TimerPtr,&TimerPtr->channel2, data, dataLength, receivedLength);\n}\n/* Read capture comapre register 3  in DMA mode */\nuint8_T getCCR3RegisterValueDMAMode(TIM_Type_T * TimerPtr, void *data, uint32_T dataLength, uint32_T *receivedLength)\n{\n    return readDataFromTimerBuffer(TimerPtr,&TimerPtr->channel3, data, dataLength, receivedLength);\n}\n/* Read capture comapre register 4  in DMA mode */\nuint8_T getCCR4RegisterValueDMAMode(TIM_Type_T * TimerPtr, void *data, uint32_T dataLength, uint32_T *receivedLength)\n{\n    return readDataFromTimerBuffer(TimerPtr,&TimerPtr->channel4, data, dataLength, receivedLength);\n}\n/* Read capture comapre register 1  in polling mode */\nuint8_T getCCR1RegisterValuePollingMode(TIM_Type_T * TimerPtr, void *data, uint32_T *receivedLen)\n{\n    uint8_T status = MW_TIM_SUCCESS;\n    if(0 ==  TIM_IsActiveFlag_CC1(TimerPtr))\n    {\n        *receivedLen = 0;\n    }\n    else\n    {\n        if(IS_TIM_32B_COUNTER_INSTANCE(TimerPtr->PeripheralPtr))\n        {\n            *(uint32_T *)data = LL_TIM_IC_GetCaptureCH1(TimerPtr->PeripheralPtr);\n        }\n        else\n        {\n            *(uint16_T *)data = LL_TIM_IC_GetCaptureCH1(TimerPtr->PeripheralPtr);\n        }\n        LL_TIM_ClearFlag_CC1(TimerPtr->PeripheralPtr);\n        TimerPtr->cc1Flag = 0;\n        *receivedLen = 1;\n        if( 1 ==  LL_TIM_IsActiveFlag_CC1OVR(TimerPtr->PeripheralPtr))\n        {\n            LL_TIM_ClearFlag_CC1OVR(TimerPtr->PeripheralPtr);\n            status = MW_TIM_OVERRUN_ERROR;\n        }\n    }\n    return status;\n}\n/* Read capture comapre register 2  in polling mode */\nuint8_T getCCR2RegisterValuePollingMode(TIM_Type_T * TimerPtr, void *data, uint32_T *receivedLen)\n{\n    uint8_T status = MW_TIM_SUCCESS;\n    if(0 ==  TIM_IsActiveFlag_CC2(TimerPtr))\n    {\n        *receivedLen = 0;\n    }\n    else\n    {\n        if(IS_TIM_32B_COUNTER_INSTANCE(TimerPtr->PeripheralPtr))\n        {\n            *(uint32_T *)data = LL_TIM_IC_GetCaptureCH2(TimerPtr->PeripheralPtr);\n        }\n        else\n        {\n            *(uint16_T *)data = LL_TIM_IC_GetCaptureCH2(TimerPtr->PeripheralPtr);\n        }\n        LL_TIM_ClearFlag_CC2(TimerPtr->PeripheralPtr);\n        TimerPtr->cc2Flag = 0;\n        *receivedLen = 1;\n        if( 1 ==  LL_TIM_IsActiveFlag_CC2OVR(TimerPtr->PeripheralPtr))\n        {\n            LL_TIM_ClearFlag_CC2OVR(TimerPtr->PeripheralPtr);\n            status = MW_TIM_OVERRUN_ERROR;\n        }\n    }\n    return status;\n}\n/* Read capture comapre register 3  in polling mode */\nuint8_T getCCR3RegisterValuePollingMode(TIM_Type_T * TimerPtr, void *data, uint32_T *receivedLen)\n{\n    uint8_T status = MW_TIM_SUCCESS;\n    if(0 ==  TIM_IsActiveFlag_CC3(TimerPtr))\n    {\n        *receivedLen = 0;\n    }\n    else\n    {\n        if(IS_TIM_32B_COUNTER_INSTANCE(TimerPtr->PeripheralPtr))\n        {\n            *(uint32_T *)data = LL_TIM_IC_GetCaptureCH3(TimerPtr->PeripheralPtr);\n        }\n        else\n        {\n            *(uint16_T *)data = LL_TIM_IC_GetCaptureCH3(TimerPtr->PeripheralPtr);\n        }\n        LL_TIM_ClearFlag_CC3(TimerPtr->PeripheralPtr);\n        TimerPtr->cc3Flag = 0;\n        *receivedLen = 1;\n        if( 1 ==  LL_TIM_IsActiveFlag_CC3OVR(TimerPtr->PeripheralPtr))\n        {\n            LL_TIM_ClearFlag_CC3OVR(TimerPtr->PeripheralPtr);\n            status = MW_TIM_OVERRUN_ERROR;\n        }\n    }\n    return status;\n}\n/* Read capture comapre register 4  in polling mode */\nuint8_T getCCR4RegisterValuePollingMode(TIM_Type_T * TimerPtr, void *data, uint32_T *receivedLen)\n{\n    uint8_T status = MW_TIM_SUCCESS;\n    if(0 ==  TIM_IsActiveFlag_CC4(TimerPtr))\n    {\n        *receivedLen = 0;\n    }\n    else\n    {\n        if(IS_TIM_32B_COUNTER_INSTANCE(TimerPtr->PeripheralPtr))\n        {\n            *(uint32_T *)data = LL_TIM_IC_GetCaptureCH4(TimerPtr->PeripheralPtr);\n        }\n        else\n        {\n            *(uint16_T *)data = LL_TIM_IC_GetCaptureCH4(TimerPtr->PeripheralPtr);\n        }\n        LL_TIM_ClearFlag_CC4(TimerPtr->PeripheralPtr);\n        TimerPtr->cc4Flag = 0;\n        *receivedLen = 1;\n        if( 1 ==  LL_TIM_IsActiveFlag_CC4OVR(TimerPtr->PeripheralPtr))\n        {\n            LL_TIM_ClearFlag_CC4OVR(TimerPtr->PeripheralPtr);\n            status = MW_TIM_OVERRUN_ERROR;\n        }\n    }\n    return status;\n}\n\n/******************************************************************************\n*  Internal functions to get counter value\n*******************************************************************************/\n\n/*Get Timer counter value */\nuint32_T getTimerCounterValue(TIM_Type_T * TimerPtr)\n{\n    return LL_TIM_GetCounter(TimerPtr->PeripheralPtr);\n}\n\n#if  defined(STM32G4)\n/* Get counter value for G4 */\nuint32_T getTimerCounterValueForG4(TIM_Type_T * TimerPtr, boolean_T enableCountAfterFirstIndex, boolean_T * validIndex)\n{\n    if ((enableCountAfterFirstIndex == 1) || (validIndex != NULL))\n    {\n        static boolean_T firstIndexReceived = 0;\n        if(firstIndexReceived == 0)\n        {\n            if (0 == TIM_IsActiveFlagIDX(TimerPtr) )\n            {\n                if(enableCountAfterFirstIndex == 1)\n                {\n                    return 0;\n                }\n            }\n            else\n            {\n                if(validIndex != NULL)\n                {\n                    *validIndex = 1;\n                }\n                firstIndexReceived = 1;\n            }\n        }\n    }\n    return LL_TIM_GetCounter(TimerPtr->PeripheralPtr);\n}\n\n\n/******************************************************************************\n* Internal functions to get encoder read status for G4\n*******************************************************************************/\n/*Get encoder read status for G4 */\nuint8_T ouputEncoderReadStatus(TIM_Type_T * TimerPtr)\n{\n    uint8_T status = ENCODER_NO_ERROR;\n    if ( ENCODER_TRANSITION_ERROR == TIM_IsActiveFlagTERR(TimerPtr) )\n    {\n        status = status | ENCODER_TRANSITION_ERROR;\n        LL_TIM_ClearFlag_TERR(TimerPtr->PeripheralPtr);\n    }\n    if ( ENCODER_INDEX_ERROR == TIM_IsActiveFlagIERR(TimerPtr))\n    {\n        status = status | ENCODER_INDEX_ERROR;\n        LL_TIM_ClearFlag_IERR(TimerPtr->PeripheralPtr);\n    }\n    TimerPtr->errorStatus = ENCODER_NO_ERROR ;\n    return status;\n}\n\n#endif\n"},{"name":"stm_usart.c","type":"source","group":"legacy","path":"C:\\ProgramData\\MATLAB\\SupportPackages\\R2024a\\toolbox\\shared\\supportpackages\\stm32\\src\\","tag":"","groupDisplay":"其他文件","code":"/* Copyright 2021-2023 The MathWorks, Inc. */\n\n\n#include \"MW_target_hardware_resources.h\"\n\n#include \"main.h\"\n\n#include \"stm_uart.h\"\n\n\n#include \"string.h\"\n\n#if defined(MW_USART1_ENABLED) || defined(MW_USART2_ENABLED) || defined(MW_USART3_ENABLED) || defined(MW_UART4_ENABLED) || defined(MW_UART5_ENABLED) || defined(MW_USART6_ENABLED) || defined(MW_UART7_ENABLED) || defined(MW_UART8_ENABLED)\n#define MW_USART_MODULES_ENABLED 1\n#else\n#define MW_USART_MODULES_ENABLED 0\n#endif\n\n#if (defined(GPDMA1) || defined(GPDMA2)) && !defined(MW_GPDMA)\n    #define MW_GPDMA 1\n#endif\n\n#if defined(USART1) && defined(MW_USART1_ENABLED)\nUART_Type_T mw_usart1;\n#if defined(MW_USART1_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART1ReceiveBuffer[MW_USART1_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART1ReceiveBuffer[MW_USART1_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART1ReceiveBuffer[MW_USART1_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART1ReceiveBuffer[MW_USART1_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_USART1_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART1TransmitBuffer[MW_USART1_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART1TransmitBuffer[MW_USART1_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART1TransmitBuffer[MW_USART1_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART1TransmitBuffer[MW_USART1_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(USART2) && defined(MW_USART2_ENABLED)\nUART_Type_T mw_usart2;\n#if defined(MW_USART2_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART2ReceiveBuffer[MW_USART2_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART2ReceiveBuffer[MW_USART2_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART2ReceiveBuffer[MW_USART2_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART2ReceiveBuffer[MW_USART2_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_USART2_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART2TransmitBuffer[MW_USART2_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART2TransmitBuffer[MW_USART2_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART2TransmitBuffer[MW_USART2_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART2TransmitBuffer[MW_USART2_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(USART3) && defined(MW_USART3_ENABLED)\nUART_Type_T mw_usart3;\n#if defined(MW_USART3_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART3ReceiveBuffer[MW_USART3_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART3ReceiveBuffer[MW_USART3_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART3ReceiveBuffer[MW_USART3_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART3ReceiveBuffer[MW_USART3_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_USART3_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART3TransmitBuffer[MW_USART3_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART3TransmitBuffer[MW_USART3_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART3TransmitBuffer[MW_USART3_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART3TransmitBuffer[MW_USART3_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(UART4) && defined(MW_UART4_ENABLED)\nUART_Type_T mw_usart4;\n#if defined(MW_UART4_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART4ReceiveBuffer[MW_UART4_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART4ReceiveBuffer[MW_UART4_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART4ReceiveBuffer[MW_UART4_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART4ReceiveBuffer[MW_UART4_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_UART4_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART4TransmitBuffer[MW_UART4_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART4TransmitBuffer[MW_UART4_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART4TransmitBuffer[MW_UART4_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART4TransmitBuffer[MW_UART4_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(UART5) && defined(MW_UART5_ENABLED)\nUART_Type_T mw_usart5;\n#if defined(MW_UART5_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART5ReceiveBuffer[MW_UART5_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART5ReceiveBuffer[MW_UART5_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART5ReceiveBuffer[MW_UART5_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART5ReceiveBuffer[MW_UART5_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_UART5_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART5TransmitBuffer[MW_UART5_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART5TransmitBuffer[MW_UART5_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART5TransmitBuffer[MW_UART5_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART5TransmitBuffer[MW_UART5_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(USART6) && defined(MW_USART6_ENABLED)\nUART_Type_T mw_usart6;\n#if defined(MW_USART6_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART6ReceiveBuffer[MW_USART6_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART6ReceiveBuffer[MW_USART6_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART6ReceiveBuffer[MW_USART6_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART6ReceiveBuffer[MW_USART6_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_USART6_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART6TransmitBuffer[MW_USART6_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART6TransmitBuffer[MW_USART6_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART6TransmitBuffer[MW_USART6_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART6TransmitBuffer[MW_USART6_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(UART7) && defined(MW_UART7_ENABLED)\nUART_Type_T mw_usart7;\n#if defined(MW_UART7_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART7ReceiveBuffer[MW_UART7_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART7ReceiveBuffer[MW_UART7_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART7ReceiveBuffer[MW_UART7_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART7ReceiveBuffer[MW_UART7_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_UART7_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART7TransmitBuffer[MW_UART7_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART7TransmitBuffer[MW_UART7_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART7TransmitBuffer[MW_UART7_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART7TransmitBuffer[MW_UART7_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(UART8) && defined(MW_UART8_ENABLED)\nUART_Type_T mw_usart8;\n#if defined(MW_UART8_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART8ReceiveBuffer[MW_UART8_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART8ReceiveBuffer[MW_UART8_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART8ReceiveBuffer[MW_UART8_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART8ReceiveBuffer[MW_UART8_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_UART8_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART8TransmitBuffer[MW_UART8_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART8TransmitBuffer[MW_UART8_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART8TransmitBuffer[MW_UART8_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART8TransmitBuffer[MW_UART8_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(UART9) && defined(MW_UART9_ENABLED)\nUART_Type_T mw_usart9;\n#if defined(MW_UART9_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART9ReceiveBuffer[MW_UART9_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART9ReceiveBuffer[MW_UART9_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART9ReceiveBuffer[MW_UART9_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART9ReceiveBuffer[MW_UART9_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_UART9_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T UART9TransmitBuffer[MW_UART9_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T UART9TransmitBuffer[MW_UART9_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T UART9TransmitBuffer[MW_UART9_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T UART9TransmitBuffer[MW_UART9_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n#if defined(USART10) && defined(MW_USART10_ENABLED)\nUART_Type_T mw_usart10;\n#if defined(MW_USART10_RX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART10ReceiveBuffer[MW_USART10_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART10ReceiveBuffer[MW_USART10_RECEIVE_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART10ReceiveBuffer[MW_USART10_RECEIVE_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART10ReceiveBuffer[MW_USART10_RECEIVE_BUFFER_SIZE];\n#endif\n#endif\n\n#if defined(MW_USART10_TX_DMA_ENABLED)\n#ifdef STM32H7\n#if defined(MW_DCACHE_ENABLED)\nuint8_T USART10TransmitBuffer[MW_USART10_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32))) __attribute__((section(\".dma_buffer\"))) ;\n#else\nuint8_T USART10TransmitBuffer[MW_USART10_TRANSMIT_BUFFER_SIZE] __attribute__((section(\".dma_buffer\"))) ;\n#endif\n#elif defined(MW_DCACHE_ENABLED)\nuint8_T USART10TransmitBuffer[MW_USART10_TRANSMIT_BUFFER_SIZE] __attribute__((aligned (32)));\n#else\nuint8_T USART10TransmitBuffer[MW_USART10_TRANSMIT_BUFFER_SIZE];\n#endif\n#endif\n#endif\n\n/* Buffer functions */\n/* Check if transmit buffer is full */\nboolean_T checkIfTransmitBufferFull(UART_Type_T *h, uint32_T DataLength)\n{\n    uint32_T newWritePos = (h->buffer.writePos + DataLength);\n    return ((( h->buffer.writePos < h->buffer.sentPos) && (newWritePos >= h->buffer.sentPos)) || ((( h->buffer.writePos >= h->buffer.sentPos)) && ((newWritePos >= h->buffer.txBufferSize) && ((newWritePos - h->buffer.txBufferSize) >= h->buffer.sentPos))) );\n}\n\n\n/* Copy data to Transmit internal buffer */\nuint8_T copyToTransmitBuffer(UART_Type_T *h, uint8_T * txData, uint32_T DataLength, uint32_T timeout)\n{\n    if (checkIfTransmitBufferFull(h, DataLength))\n    {\n        if (timeout > 0)\n        {\n            uint32_T initialTime = GET_CURRENT_TIME() ;\n            while (checkIfTransmitBufferFull(h, DataLength) && (returnTimeElapsed(initialTime, 1) <= (timeout)) );\n            if (returnTimeElapsed(initialTime, 1) > (timeout) )\n            {\n                return 1;\n            }\n        }\n        else\n        {\n            return 1;\n        }\n    }\n\n    if (((h->buffer.writePos ) + DataLength) > h->buffer.txBufferSize)\n    {\n        int lengthToWriteFromBottom = (h->buffer.txBufferSize)-(h->buffer.writePos);\n        memcpy(&h->buffer.txBufferPtr[h->buffer.writePos],txData,lengthToWriteFromBottom);\n        h->buffer.writePos = (h->buffer.writePos + DataLength) - h->buffer.txBufferSize;\n        memcpy(&h->buffer.txBufferPtr[0], (txData + lengthToWriteFromBottom),h->buffer.writePos);\n    }\n    else\n    {\n        memcpy(&h->buffer.txBufferPtr[h->buffer.writePos],txData,DataLength);\n        h->buffer.writePos = (h->buffer.writePos + DataLength);\n    }\n    if(h->buffer.writePos == h->buffer.txBufferSize )\n    {\n        h->buffer.writePos = 0;\n    }\n    return 0;\n}\n\n\nuint32_T getAvailableDataInBuffer(UART_Type_T *h)\n{\n    uint32_T nbDataPos;\n    uint32_T availableData;\n    uint32_T dataToBeFilled;\n    boolean_T flag1 = h->buffer.writeRollOver;\n    if (UART_RX_INTERRUPT_MODE == (h->mode & UART_RX_INTERRUPT_MODE))\n    {\n        nbDataPos = h->buffer.toReadPos ;\n    }\n    else\n    {\n        #if defined(STM32H7) && defined(MW_LPUART1_ENABLED)\n        if( LPUART1 == h->peripheralPtr)\n        {\n            dataToBeFilled = LL_BDMA_GetDataLength(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n        }\n        else\n        {\n            #endif\n            #if defined (MW_GPDMA)\n                dataToBeFilled = LL_DMA_GetBlkDataLength(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n            #else\n            dataToBeFilled = LL_DMA_GetDataLength(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n            #endif\n            #if defined(STM32H7) && defined(MW_LPUART1_ENABLED)\n        }\n        #endif\n        nbDataPos = h->buffer.rxBufferSize - dataToBeFilled;\n    }\n    if (nbDataPos == h->buffer.rxBufferSize)\n    {\n        nbDataPos = 0;\n    }\n    /* Update read position to nbDataPos if buffer is overwritten in DMA mode i.e. read data which is not overwritten */\n    if((1 == flag1) && (UART_RX_DMA_MODE == (h->mode & UART_RX_DMA_MODE)))\n    {\n        if(nbDataPos > h->buffer.readPos)\n        {\n            h->errorStatus =  h->errorStatus |  MW_SCI_RX_BUFFER_FULL;\n            h->buffer.readPos = nbDataPos;\n        }\n    }\n    if (nbDataPos > h->buffer.readPos)\n    {\n        /* No rollover condition */\n        availableData = nbDataPos - h->buffer.readPos;\n    }\n    else if  (nbDataPos < h->buffer.readPos)\n    {\n        /* Rollover condition */\n        availableData = (h->buffer.rxBufferSize - (h->buffer.readPos)) + nbDataPos;\n    }\n    else\n    {\n        if(1 == flag1)\n        {\n            availableData = h->buffer.rxBufferSize;\n        }\n        else\n        {\n            availableData = 0;\n        }\n    }\n    return availableData;\n}\n\n/*Wait till timeout and return the number of bytes that can be read from the buffer */\nuint32_T getBytesToBeReadFromBuffer(UART_Type_T *h, uint32_T RxDataLength, uint32_T timeout)\n{\n    uint32_T availableData = 0;\n    uint32_T dataToRead;\n    if((getAvailableDataInBuffer(h) < RxDataLength) && (timeout > 0))\n    {\n        uint32_T initialTime = GET_CURRENT_TIME();\n        while ((getAvailableDataInBuffer(h) < RxDataLength) && (returnTimeElapsed(initialTime, 1) <= (timeout)));\n    }\n\n    availableData = getAvailableDataInBuffer(h);\n    (availableData < RxDataLength) ? (dataToRead = availableData) :(dataToRead = RxDataLength);\n    return dataToRead;\n}\n\n/*Read data from internal receive buffer */\nuint16_T readDataFromBuffer(UART_Type_T *h, uint8_T * RxDataPtr, uint32_T dataToRead, uint32_T * receivedLength)\n{\n    *receivedLength = 0;\n    uint16_T status = MW_SCI_SUCCESS;\n    #if defined(MW_DCACHE_ENABLED) // Invalidate cache if enabled before reading data\n    if (UART_RX_DMA_MODE == (h->mode & UART_RX_DMA_MODE))\n    {\n        SCB_InvalidateDCache_by_Addr((uint32_t *)&h->buffer.rxBufferPtr[0],   h->buffer.rxBufferSize);\n    }\n    #endif\n    /* update read position */\n    if (((h->buffer.readPos ) + dataToRead) > h->buffer.rxBufferSize)\n    {\n        int lengthToReadFromBottom = h->buffer.rxBufferSize-(h->buffer.readPos);\n        memcpy(RxDataPtr,&h->buffer.rxBufferPtr[h->buffer.readPos],lengthToReadFromBottom);\n        h->buffer.readPos = (h->buffer.readPos + dataToRead) - h->buffer.rxBufferSize;\n        memcpy((RxDataPtr + lengthToReadFromBottom),&h->buffer.rxBufferPtr[0],h->buffer.readPos);\n        h->buffer.writeRollOver = 0;\n    }\n    else\n    {\n        memcpy(RxDataPtr,&h->buffer.rxBufferPtr[h->buffer.readPos],dataToRead);\n        h->buffer.readPos+=dataToRead;\n    }\n    if(h->buffer.readPos == h->buffer.rxBufferSize )\n    {\n        h->buffer.readPos = 0;\n        h->buffer.writeRollOver = 0;\n    }\n\n    #if defined(MW_LPUART1_ENABLED)\n    if ((uint32_t)LPUART1 == (uint32_t)h->peripheralPtr)\n    {\n        extern uint16_T MW_LPUART_GetReadErrorStatus(UART_Type_T *h);\n        status = MW_LPUART_GetReadErrorStatus(h);\n    }\n    else\n    {\n        #if MW_USART_MODULES_ENABLED == 1\n        status = getReadErrorStatus(h);\n        #endif\n    }\n    #else\n    status = getReadErrorStatus(h);\n    #endif\n    *receivedLength = dataToRead;\n    return status;\n}\n\n#if MW_USART_MODULES_ENABLED == 1\n\n/* DMA RX Interrupt Handler */\n#if defined (MW_GPDMA)\n    void UART_RXDMAInterruptHandler(UART_Type_T *h ,uint32_t  (*checkActiveFlag)(DMA_TypeDef *DMAx, uint32_t rxdmastream),  void (*clearActiveFlag)(DMA_TypeDef *DMAx, uint32_t rxdmastream))\n#else\nvoid UART_RXDMAInterruptHandler(UART_Type_T *h ,uint32_t  (*checkActiveFlag)(DMA_TypeDef *DMAx),  void (*clearActiveFlag)(DMA_TypeDef *DMAx))\n#endif\n{\n    /* Check transfer-complete interrupt */\n    #if defined (MW_GPDMA)\n    if (LL_DMA_IsEnabledIT_TC(h->rxdmaPeripheralPtr, h->rxdmastream) && (checkActiveFlag(h->rxdmaPeripheralPtr, h->rxdmastream)))\n    #else\n    if (LL_DMA_IsEnabledIT_TC(h->rxdmaPeripheralPtr, h->rxdmastream) && (checkActiveFlag(h->rxdmaPeripheralPtr)))\n    #endif\n        /* Clear transfer complete interrupt flag */\n    {\n            #if defined (MW_GPDMA)\n            clearActiveFlag(h->rxdmaPeripheralPtr, h->rxdmastream);\n        #else\n        clearActiveFlag(h->rxdmaPeripheralPtr);\n        #endif\n        if(h->buffer.writeRollOver == 1)\n        {\n            h->errorStatus =  h->errorStatus |  MW_SCI_RX_BUFFER_FULL;\n            h->buffer.readPos = 0;\n        }\n        h->buffer.writeRollOver = 1;\n\n        /* Start DMA again when DMA mode is Normal */\n\n            #if defined(MW_GPDMA)\n        if (( (h->disableDMAIntOnError == 0) || ((h->disableDMAIntOnError == 1) && ((h->errorStatus == MW_SCI_SUCCESS) || (h->errorStatus == MW_SCI_RX_BUFFER_FULL)))))\n        #else\n        if ((LL_DMA_MODE_NORMAL == LL_DMA_GetMode(h->rxdmaPeripheralPtr, h->rxdmastream)) && ( (h->disableDMAIntOnError == 0) ||\n                                                                                              ((h->disableDMAIntOnError == 1) && ((h->errorStatus == MW_SCI_SUCCESS) || (h->errorStatus == MW_SCI_RX_BUFFER_FULL)))))\n        #endif\n        {\n            #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            LL_DMA_DisableChannel(h->rxdmaPeripheralPtr, h->rxdmastream);\n            #else\n            LL_DMA_DisableStream(h->rxdmaPeripheralPtr, h->rxdmastream);\n            #endif\n            /* Set length to receive */\n                    #if defined (MW_GPDMA)\n                LL_DMA_SetDestAddress(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, (uint32_t)(h->buffer.rxBufferPtr));\n                LL_DMA_SetBlkDataLength(h->rxdmaPeripheralPtr, h->rxdmastream, h->buffer.rxBufferSize);\n            #else\n            LL_DMA_SetDataLength(h->rxdmaPeripheralPtr, h->rxdmastream, h->buffer.rxBufferSize);\n            #endif\n            /* Start DMA again */\n            #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n            LL_DMA_EnableChannel(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n            #else\n            LL_DMA_EnableStream(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n            #endif\n        }\n    }\n}\n\n/*DMA TX Interrupt Handler */\n#if defined(MW_GPDMA)\nvoid UART_TXDMAInterruptHandler(UART_Type_T *h ,uint32_t  (*checkActiveFlag)(DMA_TypeDef *DMAx, uint32_t txdmastream),  void (*clearActiveFlag)(DMA_TypeDef *DMAx, uint32_t txdmastream))\n#else\nvoid UART_TXDMAInterruptHandler(UART_Type_T *h ,uint32_t  (*checkActiveFlag)(DMA_TypeDef *DMAx),  void (*clearActiveFlag)(DMA_TypeDef *DMAx))\n#endif\n{\n    /* Check transfer-complete interrupt */\n    #if defined(MW_GPDMA)\n    if (LL_DMA_IsEnabledIT_TC(h->txdmaPeripheralPtr, h->txdmastream) && (checkActiveFlag(h->txdmaPeripheralPtr, h->txdmastream)))\n        /* Clear transfer complete interrupt flag */\n    {\n        clearActiveFlag(h->txdmaPeripheralPtr, h->txdmastream);\n\n    #else\n    if (LL_DMA_IsEnabledIT_TC(h->txdmaPeripheralPtr, h->txdmastream) && (checkActiveFlag(h->txdmaPeripheralPtr)))\n        /* Clear transfer complete interrupt flag */\n    {\n        clearActiveFlag(h->txdmaPeripheralPtr);\n        /* Start DMA again when DMA mode is Normal */\n        if (LL_DMA_MODE_NORMAL == LL_DMA_GetMode(h->txdmaPeripheralPtr, h->txdmastream))\n    #endif\n        {\n            /* Data equal to h->txDMATransferLength has been transmitted so update the h->sentPos */\n            h->buffer.sentPos = h->buffer.sentPos + h->txDMATransferLength;\n            if(h->buffer.sentPos == h->buffer.txBufferSize)\n            {\n                h->buffer.sentPos = 0;\n            }\n            h->txdmaEnabled = 0;\n            /*If buffer not empty, then start the DMA with length equal to length of data in buffer */\n            if(h->buffer.sentPos < h->buffer.writePos)\n            {\n                h->txDMATransferLength = h->buffer.writePos - h->buffer.sentPos;\n                #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_DMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n                #else\n                LL_DMA_DisableStream(h->txdmaPeripheralPtr, h->txdmastream);\n                #endif\n                    #if defined (MW_GPDMA)\n                    LL_DMA_SetSrcAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                    LL_DMA_SetBlkDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #else\n                LL_DMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                LL_DMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #endif\n                #if defined(MW_DCACHE_ENABLED) // Clean cache if enabled before starting DMA\n                SCB_CleanDCache_by_Addr((uint32_t *)&h->buffer.txBufferPtr[0], h->buffer.txBufferSize);\n                #endif\n                #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_DMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #else\n                LL_DMA_EnableStream(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #endif\n                h->txdmaEnabled = 1;\n            }\n            else if(h->buffer.sentPos > h->buffer.writePos)\n            {\n                h->txDMATransferLength = h->buffer.txBufferSize - h->buffer.sentPos;\n                #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_DMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n                #else\n                LL_DMA_DisableStream(h->txdmaPeripheralPtr, h->txdmastream);\n                #endif\n                    #if defined (MW_GPDMA)\n                    LL_DMA_SetSrcAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                    LL_DMA_SetBlkDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #else\n                LL_DMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                LL_DMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #endif\n                #if defined(MW_DCACHE_ENABLED) // Clean cache if enabled before starting DMA\n                SCB_CleanDCache_by_Addr((uint32_t *)&h->buffer.txBufferPtr[0], h->buffer.txBufferSize);\n                #endif\n                #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_DMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #else\n                LL_DMA_EnableStream(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #endif\n                h->txdmaEnabled = 1;\n            }\n        }\n\n    }\n}\n\n\n/* Check if RXNE flag is active */\nuint8_T UART_IsActiveFlagRXNE(UART_Type_T *h)\n{\n    uint8_T ret = (uint8_T)LL_USART_IsActiveFlag_RXNE(h->peripheralPtr) || (uint8_T)LL_USART_IsActiveFlag_ORE(h->peripheralPtr);\n    if(1 == ret)\n    {\n        // Store if any error occurred\n        // Clear RXNE flag by reading the data\n        if((h->buffer.writeRollOver == 1) && (h->buffer.toReadPos == h->buffer.readPos) )\n        {\n            h->buffer.readPos++;\n            if(h->buffer.readPos == h->buffer.rxBufferSize)\n            {\n                h->buffer.readPos = 0;\n            }\n            h->errorStatus =  h->errorStatus |  MW_SCI_RX_BUFFER_FULL;\n        }\n        UART_IsActiveFlagError(h);\n        h->buffer.rxBufferPtr[h->buffer.toReadPos] = LL_USART_ReceiveData8((USART_TypeDef*)h->peripheralPtr) ;\n        //Update the readPos\n        if((h->buffer.toReadPos + 1) == h->buffer.rxBufferSize)\n        {\n            h->buffer.toReadPos  = 0;\n            h->buffer.writeRollOver = 1;\n        }\n        else\n        {\n            h->buffer.toReadPos++;\n        }\n    }\n    return ret;\n}\n\n/*Check if error flag is active */\nvoid UART_IsActiveFlagError(UART_Type_T *h)\n{\n    uint8_T ret = 0;\n\n    if(1 == LL_USART_IsActiveFlag_ORE(h->peripheralPtr))\n    {\n        h->errorStatus = h->errorStatus | MW_SCI_ORE_ERROR;\n        ret = 1;\n    }\n    if(1 == LL_USART_IsActiveFlag_FE(h->peripheralPtr))\n    {\n        h->errorStatus = h->errorStatus | MW_SCI_FRAME_ERROR;\n        ret = 1;\n    }\n    if(1 == LL_USART_IsActiveFlag_NE(h->peripheralPtr))\n    {\n        h->errorStatus = h->errorStatus | MW_SCI_NOISE_ERROR;\n        ret = 1;\n    }\n    if(1 == LL_USART_IsActiveFlag_PE(h->peripheralPtr))\n    {\n        h->errorStatus = h->errorStatus | MW_SCI_PARITY_ERROR;\n        ret = 1;\n    }\n\n    if(ret == 1)\n    {\n        if(h->disableDMAIntOnError == 1)\n        {\n            if((h->mode & UART_RX_INTERRUPT_MODE) == UART_RX_INTERRUPT_MODE)\n            {\n                LL_USART_DisableIT_RXNE(h->peripheralPtr);\n            }\n            else\n            {\n                // LL_DMA_DisableStream(h->rxdmaPeripheralPtr, h->rxdmastream);\n                LL_USART_DisableDMAReq_RX(h->peripheralPtr);\n            }\n        }\n        LL_USART_ClearFlag_PE(h->peripheralPtr); //Clearing this flag will clear all ORE,NE,FE and PE flags\n\n        #if defined(STM32F7) || defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n        LL_USART_ClearFlag_ORE(h->peripheralPtr);\n        LL_USART_ClearFlag_FE(h->peripheralPtr);\n        LL_USART_ClearFlag_NE(h->peripheralPtr);\n        #endif\n    }\n}\n\n/* Check if TXE flag is active*/\nuint8_T UART_IsActiveFlagTXE(UART_Type_T *h)\n{\n    uint8_T ret = (uint8_T)LL_USART_IsActiveFlag_TXE(h->peripheralPtr);\n    if(1 == ret)\n    {\n        /*If buffer is not empty, transmit a byte and update sentPos */\n        if (h->buffer.sentPos != h->buffer.writePos)\n        {\n            LL_USART_TransmitData8((USART_TypeDef*)h->peripheralPtr,h->buffer.txBufferPtr[h->buffer.sentPos]);\n\n            if((h->buffer.sentPos + 1) == h->buffer.txBufferSize)\n            {\n                h->buffer.sentPos = 0;\n            }\n            else\n            {\n                h->buffer.sentPos++;\n            }\n        }\n        else /*Disable TXE interrupt if buffer is empty */\n        {\n            LL_USART_DisableIT_TXE(h->peripheralPtr);\n            h->txeEnabled = 0;\n        }\n    }\n    return ret;\n}\n#if defined(MW_USART1_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART1_TXE_INTERRUPT_ENABLED ) || defined(MW_USART1_RX_DMA_ENABLED)\nvoid USART1_IRQHandler(void)\n{\n    #ifdef MW_USART1_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart1);\n    #endif\n\n    #if defined(MW_USART1_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart1);\n    #endif\n\n    #ifdef MW_USART1_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart1);\n    #endif\n}\n#endif\n\n#if defined(MW_USART2_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART2_TXE_INTERRUPT_ENABLED ) || defined(MW_USART2_RX_DMA_ENABLED)\nvoid USART2_IRQHandler(void)\n{\n    #ifdef MW_USART2_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart2);\n    #endif\n\n    #if defined(MW_USART2_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart2);\n    #endif\n\n    #ifdef MW_USART2_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart2);\n    #endif\n}\n#endif\n\n#if defined(MW_USART3_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART3_TXE_INTERRUPT_ENABLED ) || defined(MW_USART3_RX_DMA_ENABLED)\nvoid USART3_IRQHandler(void)\n{\n    #ifdef MW_USART3_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart3);\n    #endif\n    #if defined(MW_USART3_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart3);\n    #endif\n\n    #ifdef MW_USART3_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart3);\n    #endif\n}\n#endif\n\n#if defined(MW_UART4_RXNE_INTERRUPT_ENABLED ) || defined(MW_UART4_TXE_INTERRUPT_ENABLED ) || defined(MW_UART4_RX_DMA_ENABLED)\nvoid UART4_IRQHandler(void)\n{\n    #ifdef MW_UART4_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart4);\n    #endif\n\n    #if  defined(MW_UART4_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart4);\n    #endif\n\n    #ifdef MW_UART4_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart4);\n    #endif\n}\n#endif\n\n#if defined(MW_UART5_RXNE_INTERRUPT_ENABLED ) || defined(MW_UART5_TXE_INTERRUPT_ENABLED )|| defined(MW_UART5_RX_DMA_ENABLED)\nvoid UART5_IRQHandler(void)\n{\n    #ifdef MW_UART5_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart5);\n    #endif\n\n    #if defined(MW_UART5_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart5);\n    #endif\n\n    #ifdef MW_UART5_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart5);\n    #endif\n}\n#endif\n\n#if defined(MW_USART6_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART6_TXE_INTERRUPT_ENABLED ) || defined(MW_USART6_RX_DMA_ENABLED)\nvoid USART6_IRQHandler(void)\n{\n    #ifdef MW_USART6_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart6);\n    #endif\n\n    #if defined(MW_USART6_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart6);\n    #endif\n\n    #ifdef MW_USART6_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart6);\n    #endif\n}\n#endif\n\n#if defined(MW_UART7_RXNE_INTERRUPT_ENABLED ) || defined(MW_UART7_TXE_INTERRUPT_ENABLED ) || defined(MW_UART7_RX_DMA_ENABLED)\nvoid UART7_IRQHandler(void)\n{\n    #ifdef MW_UART7_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart7);\n    #endif\n\n    #if  defined(MW_UART7_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart7);\n    #endif\n\n    #ifdef MW_UART7_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart7);\n    #endif\n}\n#endif\n\n#if defined(MW_UART8_RXNE_INTERRUPT_ENABLED ) || defined(MW_UART8_TXE_INTERRUPT_ENABLED ) || defined(MW_UART8_RX_DMA_ENABLED)\nvoid UART8_IRQHandler(void)\n{\n    #ifdef MW_UART8_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart8);\n    #endif\n\n    #if  defined(MW_UART8_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart8);\n    #endif\n\n    #ifdef MW_UART8_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart8);\n    #endif\n}\n#endif\n#if defined(MW_UART9_RXNE_INTERRUPT_ENABLED ) || defined(MW_UART9_TXE_INTERRUPT_ENABLED ) || defined(MW_UART9_RX_DMA_ENABLED)\nvoid UART9_IRQHandler(void)\n{\n    #ifdef MW_UART9_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart9);\n    #endif\n\n    #if  defined(MW_UART9_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart9);\n    #endif\n\n    #ifdef MW_UART9_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart9);\n    #endif\n}\n#endif\n\n#if defined(MW_USART10_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART10_TXE_INTERRUPT_ENABLED ) || defined(MW_USART10_RX_DMA_ENABLED)\nvoid USART10_IRQHandler(void)\n{\n    #ifdef MW_USART10_RXNE_INTERRUPT_ENABLED\n    UART_IsActiveFlagRXNE(&mw_usart10);\n    #endif\n\n    #if defined(MW_USART10_RX_DMA_ENABLED)\n    UART_IsActiveFlagError(&mw_usart10);\n    #endif\n\n    #ifdef MW_USART10_TXE_INTERRUPT_ENABLED\n    UART_IsActiveFlagTXE(&mw_usart10);\n    #endif\n}\n#endif\n\n\n\n#ifdef MW_USART1_TX_DMA_ENABLED\nGETIRQ_NAME(MW_USART1_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart1, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART1_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART1_TX_DMA_STREAM));\n\n}\n#endif\n#ifdef MW_USART1_RX_DMA_ENABLED\nGETIRQ_NAME(MW_USART1_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart1, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART1_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART1_RX_DMA_STREAM));\n\n}\n#endif\n#ifdef MW_USART2_TX_DMA_ENABLED\nGETIRQ_NAME(MW_USART2_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart2, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART2_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART2_TX_DMA_STREAM));\n\n}\n#endif\n\n#ifdef MW_USART2_RX_DMA_ENABLED\nGETIRQ_NAME(MW_USART2_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart2, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART2_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART2_RX_DMA_STREAM));\n\n}\n#endif\n\n#ifdef MW_USART3_TX_DMA_ENABLED\nGETIRQ_NAME(MW_USART3_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart3, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART3_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART3_TX_DMA_STREAM));\n\n}\n#endif\n#ifdef MW_USART3_RX_DMA_ENABLED\nGETIRQ_NAME(MW_USART3_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart3, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART3_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART3_RX_DMA_STREAM));\n}\n#endif\n\n\n#ifdef MW_UART4_TX_DMA_ENABLED\nGETIRQ_NAME(MW_UART4_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart4, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART4_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART4_TX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_UART4_RX_DMA_ENABLED\nGETIRQ_NAME(MW_UART4_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart4, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART4_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART4_RX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_UART5_TX_DMA_ENABLED\nGETIRQ_NAME(MW_UART5_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart5, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART5_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART5_TX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_UART5_RX_DMA_ENABLED\nGETIRQ_NAME(MW_UART5_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart5, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART5_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART5_RX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_USART6_TX_DMA_ENABLED\nGETIRQ_NAME(MW_USART6_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart6, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART6_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART6_TX_DMA_STREAM));\n\n}\n#endif\n#ifdef MW_USART6_RX_DMA_ENABLED\nGETIRQ_NAME(MW_USART6_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart6, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART6_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART6_RX_DMA_STREAM));\n\n}\n#endif\n\n#ifdef MW_UART7_TX_DMA_ENABLED\nGETIRQ_NAME(MW_UART7_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart7, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART7_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART7_TX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_UART7_RX_DMA_ENABLED\nGETIRQ_NAME(MW_UART7_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart7, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART7_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART7_RX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_UART8_TX_DMA_ENABLED\nGETIRQ_NAME(MW_UART8_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart8, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART8_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART8_TX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_UART8_RX_DMA_ENABLED\nGETIRQ_NAME(MW_UART8_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart8, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART8_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART8_RX_DMA_STREAM));\n}\n#endif\n#ifdef MW_UART9_TX_DMA_ENABLED\nGETIRQ_NAME(MW_UART9_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart9, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART9_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART9_TX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_UART9_RX_DMA_ENABLED\nGETIRQ_NAME(MW_UART9_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart9, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_UART9_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_UART9_RX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_USART10_TX_DMA_ENABLED\nGETIRQ_NAME(MW_USART10_TX_DMA_ENABLED)\n{\n    UART_TXDMAInterruptHandler(&mw_usart10, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART10_TX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART10_TX_DMA_STREAM));\n}\n#endif\n\n#ifdef MW_USART10_RX_DMA_ENABLED\nGETIRQ_NAME(MW_USART10_RX_DMA_ENABLED)\n{\n    UART_RXDMAInterruptHandler(&mw_usart10, GETFCN_LL_GET_STREAM_ACTIVEFLAG(MW_USART10_RX_DMA_STREAM), GETFCN_LL_CLEAR_STREAM_ACTIVEFLAG(MW_USART10_RX_DMA_STREAM));\n}\n#endif\n\n/**************Internal Functions ****************************************************************************/\n\nvoid UART_ConfigureReceiveDMA(UART_Type_T *h)\n{\n        #if defined (MW_GPDMA)\n        LL_DMA_ConfigAddresses(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream,\n                           LL_USART_DMA_GetRegAddr(h->peripheralPtr, LL_USART_DMA_REG_DATA_RECEIVE),\n                           (uint32_t)h->buffer.rxBufferPtr);\n    \n        LL_DMA_SetBlkDataLength(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, h->buffer.rxBufferSize);\n    #else\n    LL_DMA_ConfigAddresses(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream,\n                           #if defined(STM32F7) ||  defined(STM32H7) || defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                           LL_USART_DMA_GetRegAddr(h->peripheralPtr, LL_USART_DMA_REG_DATA_RECEIVE),\n                           #else\n                           LL_USART_DMA_GetRegAddr(h->peripheralPtr),\n                           #endif\n                           (uint32_t)h->buffer.rxBufferPtr,\n                           LL_DMA_DIRECTION_PERIPH_TO_MEMORY);\n    LL_DMA_SetDataLength(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, h->buffer.rxBufferSize);\n    #endif\n    /* Enable TC interrupts */\n    LL_DMA_EnableIT_TC(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n    #if defined(STM32F3)\n    /* Enable Memory increment */\n    LL_DMA_SetMemoryIncMode(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream, LL_DMA_MEMORY_INCREMENT);\n    #endif\n    /* Enable DMA */\n    LL_USART_EnableDMAReq_RX(h->peripheralPtr);\n    ((USART_TypeDef *)h->peripheralPtr)->CR3 |= USART_CR3_DMAR;\n    /* Enable USART and DMA Stream */\n    #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5)|| defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n    LL_DMA_EnableChannel(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n    #else\n    LL_DMA_EnableStream(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n    #endif\n}\n\n/*Configure UART Transmit DMA */\nvoid UART_ConfigureTransmitDMA(UART_Type_T *h)\n{\n        #if defined (MW_GPDMA)\n        LL_DMA_ConfigAddresses(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream,\n                               (uint32_t)h->buffer.txBufferPtr,\n                           LL_USART_DMA_GetRegAddr(h->peripheralPtr, LL_USART_DMA_REG_DATA_TRANSMIT)\n                           );\n    #else\n    LL_DMA_ConfigAddresses(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream,\n                           (uint32_t)h->buffer.txBufferPtr,\n                           #if defined(STM32F7) ||  defined(STM32H7)  || defined(STM32G4) || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32F3)\n                           LL_USART_DMA_GetRegAddr(h->peripheralPtr, LL_USART_DMA_REG_DATA_TRANSMIT),\n                           #else\n                           LL_USART_DMA_GetRegAddr(h->peripheralPtr),\n                           #endif\n                           LL_DMA_DIRECTION_MEMORY_TO_PERIPH);\n    #endif\n    /* Enable  TC interrupts */\n    LL_DMA_EnableIT_TC(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n    /* Enable DMA */\n    LL_USART_EnableDMAReq_TX(h->peripheralPtr);\n}\n\nuint16_T getReadErrorStatus(UART_Type_T *h)\n{\n    uint16_T status = MW_SCI_SUCCESS;\n    if((h->errorStatus & MW_SCI_RX_BUFFER_FULL) == MW_SCI_RX_BUFFER_FULL) // If buffer is full, show in same step in interrupt mode\n    {\n        status = status |  MW_SCI_RX_BUFFER_FULL;\n        h->errorStatus &= ~MW_SCI_RX_BUFFER_FULL;\n    }\n    #if defined(STM32F7) || defined(STM32H7) || defined(STM32G4) || defined(STM32WB) || defined(STM32L4) || defined(STM32F3)\n    if(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(h->peripheralPtr) && LL_USART_IsEnabledAutoBaud(h->peripheralPtr))\n    {\n        if(LL_USART_IsActiveFlag_ABR(h->peripheralPtr) && LL_USART_IsActiveFlag_ABRE(h->peripheralPtr))\n        {\n            status = status |  MW_SCI_ARBE_ERROR;\n            LL_USART_RequestAutoBaudRate(h->peripheralPtr);\n        }\n    }\n    #endif\n    if(h->disableDMAIntOnError == 0) // If h->disableDMAIntOnError is 0, output the error status if this step itself\n    {\n        status = status | h->errorStatus;\n        h->errorStatus = MW_SCI_SUCCESS;\n    }\n    else if ((h->disableDMAIntOnError == 1) && (getAvailableDataInBuffer(h) == 0) && (h->errorStatus != MW_SCI_SUCCESS)) //Output error status only when last byte (erroneous) is read\n    {\n        status = status | h->errorStatus;\n        h->errorStatus = MW_SCI_SUCCESS;\n        if((h->mode & UART_RX_INTERRUPT_MODE) == UART_RX_INTERRUPT_MODE)\n        {\n            LL_USART_ReceiveData8((USART_TypeDef*)h->peripheralPtr);\n            LL_USART_ClearFlag_ORE(h->peripheralPtr);\n            LL_USART_EnableIT_RXNE(h->peripheralPtr);\n        }\n        else\n        {\n            LL_USART_ReceiveData8((USART_TypeDef*)h->peripheralPtr);\n            LL_USART_ClearFlag_ORE(h->peripheralPtr);\n            /* Enable DMA */\n            LL_USART_EnableDMAReq_RX(h->peripheralPtr);\n        }\n    }\n    return status ;\n}\n\n/* Initialize UART module */\nUART_Type_T * MW_UART_Initialize(UART_Type_T  * SCIModule)\n{\n    UART_Type_T * mw_usart;\n    switch ((uint32_t)((UART_Type_T *)SCIModule)->peripheralPtr)\n    {\n    #if defined(USART1) && defined(MW_USART1_ENABLED)\n        case ((uint32_t)USART1):\n            mw_usart = &mw_usart1;\n            break;\n            #endif\n            #if defined(USART2) && defined(MW_USART2_ENABLED)\n        case ((uint32_t)USART2):\n            mw_usart = &mw_usart2;\n            break;\n            #endif\n\n            #if defined(USART3) && defined(MW_USART3_ENABLED)\n        case ((uint32_t)USART3):\n            mw_usart = &mw_usart3;\n            break;\n            #endif\n\n            #if defined(UART4) && defined(MW_UART4_ENABLED)\n        case ((uint32_t)UART4):\n            mw_usart = &mw_usart4;\n            break;\n            #endif\n\n            #if defined(UART5) && defined(MW_UART5_ENABLED)\n        case ((uint32_t)UART5):\n            mw_usart = &mw_usart5;\n            break;\n            #endif\n\n            #if defined(USART6) && defined(MW_USART6_ENABLED)\n        case ((uint32_t)USART6):\n            mw_usart = &mw_usart6;\n            break;\n            #endif\n\n            #if defined(UART7) && defined(MW_UART7_ENABLED)\n        case ((uint32_t)UART7):\n            mw_usart = &mw_usart7;\n            break;\n            #endif\n\n            #if defined(UART8) && defined(MW_UART8_ENABLED)\n        case ((uint32_t)UART8):\n            mw_usart = &mw_usart8;\n            break;\n            #endif\n            #if defined(UART9) && defined(MW_UART9_ENABLED)\n        case ((uint32_t)UART9):\n            mw_usart = &mw_usart9;\n            break;\n            #endif\n\n            #if defined(USART10) && defined(MW_USART10_ENABLED)\n        case ((uint32_t)USART10):\n            mw_usart = &mw_usart10;\n            break;\n            #endif\n\n        default:\n            mw_usart = NULL;\n            break;\n    }\n    if (mw_usart != NULL)\n    {\n        mw_usart->enableRxOrTx |=  ((UART_Type_T *)SCIModule)->enableRxOrTx;\n        mw_usart->mode |= ((UART_Type_T *)SCIModule)->mode;\n        mw_usart->peripheralPtr = ((UART_Type_T *)SCIModule)->peripheralPtr;\n        mw_usart->errorStatus = MW_SCI_SUCCESS;\n        mw_usart->uartStatus =  MW_SCI_SUCCESS ;\n        LL_USART_Disable(mw_usart->peripheralPtr);\n        if (UART_ENABLE_RX == (((UART_Type_T *)SCIModule)->enableRxOrTx & UART_ENABLE_RX))\n        {\n            mw_usart->buffer.rxBufferSize = ((UART_Type_T *)SCIModule)->buffer.rxBufferSize;\n            mw_usart->buffer.rxBufferPtr = ((UART_Type_T *)SCIModule)->buffer.rxBufferPtr;\n            mw_usart->buffer.readPos = 0;\n            mw_usart->buffer.toReadPos = 0;\n            mw_usart->disableDMAIntOnError = ((UART_Type_T *)SCIModule)->disableDMAIntOnError;\n            mw_usart->buffer.writeRollOver = 0;\n            /* configure for DMA Rx */\n            if ((mw_usart->mode & UART_RX_DMA_MODE) == UART_RX_DMA_MODE)\n            {\n                mw_usart->rxdmaPeripheralPtr = (DMA_TypeDef *)((UART_Type_T *)SCIModule)->rxdmaPeripheralPtr;\n                mw_usart->rxdmastream = ((UART_Type_T *)SCIModule)->rxdmastream;\n                UART_ConfigureReceiveDMA(mw_usart);\n                LL_USART_EnableIT_ERROR(mw_usart->peripheralPtr);\n                LL_USART_EnableIT_PE(mw_usart->peripheralPtr);\n            }\n            /*Configure interrupts for Rx with interrupts */\n            else if ((mw_usart->mode & UART_RX_INTERRUPT_MODE) == UART_RX_INTERRUPT_MODE)\n            {\n                LL_USART_EnableIT_RXNE(mw_usart->peripheralPtr);\n            }\n        }\n        if (UART_ENABLE_TX == (((UART_Type_T *)SCIModule)->enableRxOrTx & UART_ENABLE_TX))\n        {\n            mw_usart->buffer.txBufferSize = ((UART_Type_T *)SCIModule)->buffer.txBufferSize;\n            mw_usart->buffer.txBufferPtr = ((UART_Type_T *)SCIModule)->buffer.txBufferPtr;\n            mw_usart->buffer.writePos = 0;\n            mw_usart->buffer.sentPos = 0;\n            mw_usart->txeEnabled = 0;\n            mw_usart->txdmaEnabled = 0;\n            /* configure for DMA Tx */\n            if ((mw_usart->mode & UART_TX_DMA_MODE) == UART_TX_DMA_MODE)\n            {\n                mw_usart->txdmaPeripheralPtr = (DMA_TypeDef *)((UART_Type_T *)SCIModule)->txdmaPeripheralPtr;\n                mw_usart->txdmastream = ((UART_Type_T *)SCIModule)->txdmastream;\n                mw_usart->txDMATransferLength = 0;\n                UART_ConfigureTransmitDMA(mw_usart);\n            }\n        }\n        LL_USART_Enable(mw_usart->peripheralPtr);\n        switch ((uint32_t)((UART_Type_T *)SCIModule)->peripheralPtr)\n    {\n    #if defined(USART1) && defined(MW_USART1_ENABLED)\n        case ((uint32_t)USART1):\n            #if defined(MW_USART1_RX_DMA_ENABLED) || defined(MW_USART1_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART1_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(USART1_IRQn);\n            #endif\n            break;\n            #endif\n            #if defined(USART2) && defined(MW_USART2_ENABLED)\n        case ((uint32_t)USART2):\n             \n            #if defined(MW_USART2_RX_DMA_ENABLED) || defined(MW_USART2_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART2_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(USART2_IRQn);\n            #endif\n            break;\n            #endif\n\n            #if defined(USART3) && defined(MW_USART3_ENABLED)\n        case ((uint32_t)USART3):\n             \n           #if defined(MW_USART3_RX_DMA_ENABLED) || defined(MW_USART3_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART3_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(USART3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(USART3_IRQn);\n           #endif\n            break;\n            #endif\n\n            #if defined(UART4) && defined(MW_UART4_ENABLED)\n        case ((uint32_t)UART4):\n            \n            #if defined(MW_UART4_RX_DMA_ENABLED) || defined(MW_UART4_RXNE_INTERRUPT_ENABLED ) || defined(MW_UART4_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(UART4_IRQn);\n            #endif\n            break;\n            #endif\n\n            #if defined(UART5) && defined(MW_UART5_ENABLED)\n        case ((uint32_t)UART5):\n            \n            #if defined(MW_UART5_RX_DMA_ENABLED) || defined(MW_UART5_RXNE_INTERRUPT_ENABLED ) || defined(MW_UART5_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(UART5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(UART5_IRQn);\n            #endif\n            break;\n            #endif\n\n            #if defined(USART6) && defined(MW_USART6_ENABLED)\n        case ((uint32_t)USART6):\n            \n            #if defined(MW_USART6_RX_DMA_ENABLED) || defined(MW_USART6_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART6_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(USART6_IRQn);\n            #endif\n            break;\n            #endif\n\n            #if defined(UART7) && defined(MW_UART7_ENABLED)\n        case ((uint32_t)UART7):\n            \n            #if defined(MW_UART7_RX_DMA_ENABLED) || defined(MW_UART7_RXNE_INTERRUPT_ENABLED )|| defined(MW_UART7_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(UART7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(UART7_IRQn);\n            #endif\n            break;\n            #endif\n\n            #if defined(UART8) && defined(MW_UART8_ENABLED)\n        case ((uint32_t)UART8):\n            \n            #if defined(MW_UART8_RX_DMA_ENABLED) || defined(MW_UART8_RXNE_INTERRUPT_ENABLED )|| defined(MW_UART8_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(UART8_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(UART8_IRQn);\n            #endif\n            break;\n            #endif\n            #if defined(UART9) && defined(MW_UART9_ENABLED)\n        case ((uint32_t)UART9):\n            \n            #if defined(MW_UART9_RX_DMA_ENABLED) || defined(MW_UART9_RXNE_INTERRUPT_ENABLED )|| defined(MW_UART9_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(UART9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(UART9_IRQn);\n            #endif\n            break;\n            #endif\n\n            #if defined(USART10) && defined(MW_USART10_ENABLED)\n        case ((uint32_t)USART10):\n            \n            #if defined(MW_USART10_RX_DMA_ENABLED) || defined(MW_USART10_RXNE_INTERRUPT_ENABLED ) || defined(MW_USART10_TXE_INTERRUPT_ENABLED )\n            NVIC_SetPriority(USART10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));\n            NVIC_EnableIRQ(USART10_IRQn);\n            #endif\n            break;\n            #endif\n\n        default:\n            mw_usart = NULL;\n            break;\n    }\n    }\n    return mw_usart;\n}\n\n/* Receive the data over UART in Polling mode*/\nMW_SCI_Status_Type MW_UART_ReceiveUsingPolling(UART_Type_T * h, void * RxDataPtr, uint32_T RxDataLength, uint32_T * receivedLength, uint32_T timeout)\n{\n    uint8_T *rxData = (uint8_T *)RxDataPtr;\n    *receivedLength = 0;\n    if(MW_SCI_RX_BUSY == (h->uartStatus & MW_SCI_RX_BUSY))\n    {\n        return MW_SCI_RX_BUSY;\n    }\n    else\n    {\n        h->uartStatus |= MW_SCI_RX_BUSY ;\n        uint32_T dataCounter;\n        uint16_T status = MW_SCI_SUCCESS;\n        uint32_T initialTime = 0;\n\n        for (dataCounter = 0; dataCounter < RxDataLength; dataCounter++)\n        {\n\n            if (0 == LL_USART_IsActiveFlag_RXNE((USART_TypeDef*)h->peripheralPtr))\n            {\n                if (timeout > 0)\n                {\n                    initialTime = GET_CURRENT_TIME();\n                    while ((0 == LL_USART_IsActiveFlag_RXNE((USART_TypeDef*)h->peripheralPtr)) && (returnTimeElapsed(initialTime, 1) <= (timeout)));\n                    if (returnTimeElapsed(initialTime, 1) > (timeout) )\n                    {\n                        status = status | MW_SCI_DATA_NOT_AVAILABLE ;\n                        h->uartStatus &= ~MW_SCI_RX_BUSY ;\n                        return status;\n                    }\n                }\n                else{\n                    status = status | MW_SCI_DATA_NOT_AVAILABLE ;\n                    h->uartStatus &= ~MW_SCI_RX_BUSY ;\n                    return status;\n                }\n            }\n\n            #if defined(STM32F7) || defined(STM32H7) || defined(STM32G4) || defined(STM32WB) || defined(STM32L4) || defined(STM32F3)\n            if(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(h->peripheralPtr) && LL_USART_IsEnabledAutoBaud(h->peripheralPtr))\n            {\n                if(LL_USART_IsActiveFlag_ABR(h->peripheralPtr) && LL_USART_IsActiveFlag_ABRE(h->peripheralPtr))\n                {\n                    status = status |  MW_SCI_ARBE_ERROR;\n                    LL_USART_RequestAutoBaudRate(h->peripheralPtr);\n                }\n            }\n            #endif\n            if(1 == LL_USART_IsActiveFlag_ORE(h->peripheralPtr))\n            {\n                status = status | MW_SCI_ORE_ERROR;\n            }\n            if(1 == LL_USART_IsActiveFlag_FE(h->peripheralPtr))\n            {\n                status = status | MW_SCI_FRAME_ERROR;\n            }\n            if(1 == LL_USART_IsActiveFlag_NE(h->peripheralPtr))\n            {\n                status = status | MW_SCI_NOISE_ERROR;\n            }\n            if(1 == LL_USART_IsActiveFlag_PE(h->peripheralPtr))\n            {\n                status = status | MW_SCI_PARITY_ERROR;\n            }\n            rxData[dataCounter] = LL_USART_ReceiveData8((USART_TypeDef*)h->peripheralPtr);\n            if(status != MW_SCI_SUCCESS)\n            {\n                LL_USART_ClearFlag_PE(h->peripheralPtr); //Clearing this flag will clear all ORE,NE,FE and PE flags for STM32F4\n                #if defined(STM32F7) || defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_USART_ClearFlag_ORE(h->peripheralPtr);\n                LL_USART_ClearFlag_FE(h->peripheralPtr);\n                LL_USART_ClearFlag_NE(h->peripheralPtr);\n                #endif\n            }\n            (*receivedLength)++ ;\n\n        }\n        h->uartStatus &= ~MW_SCI_RX_BUSY ;\n        return status;\n    }\n}\n\n/* Receive the data over UART using DMA/Interrupt and buffer */\nMW_SCI_Status_Type MW_UART_ReceiveUsingBuffer(UART_Type_T * h, void * RxDataPtr, uint32_T RxDataLength, uint32_T * receivedLength)\n{\n    *receivedLength = 0;\n    if(MW_SCI_RX_BUSY == (h->uartStatus & MW_SCI_RX_BUSY))\n    {\n        return MW_SCI_RX_BUSY;\n    }\n    else\n    {\n        h->uartStatus |= MW_SCI_RX_BUSY ;\n        MW_SCI_Status_Type status = readDataFromBuffer(h,(uint8_T *)RxDataPtr, RxDataLength, receivedLength);\n        h->uartStatus &= ~MW_SCI_RX_BUSY ;\n        return status ;\n    }\n}\n\n/* Transmit the data over UART in Polling mode*/\nMW_SCI_Status_Type MW_UART_TransmitUsingPolling(UART_Type_T * h, void * TxDataPtr, uint32_T TxDataLength, uint32_T timeout, uint32_T *sentDataLength)\n{\n    *sentDataLength = 0;\n    uint8_T * TxData = (uint8_T *)TxDataPtr ;\n    if(MW_SCI_TX_BUSY == (h->uartStatus & MW_SCI_TX_BUSY))\n    {\n        return MW_SCI_TX_BUSY;\n    }\n    else\n    {\n        h->uartStatus |= MW_SCI_TX_BUSY ;\n        uint32_T dataCounter = 0;\n        uint32_T initialTime = 0;\n\n\n        for (dataCounter = 0; dataCounter < TxDataLength; dataCounter++)\n        {\n            if (0 == LL_USART_IsActiveFlag_TXE((USART_TypeDef*)h->peripheralPtr))\n            {\n                if (timeout > 0)\n                {\n                    initialTime = GET_CURRENT_TIME();\n                    while ((0 == LL_USART_IsActiveFlag_TXE((USART_TypeDef*)h->peripheralPtr)) && (returnTimeElapsed(initialTime, 1) <= (timeout)));\n                    if(returnTimeElapsed(initialTime, 1) > (timeout) )\n                    {\n                        *sentDataLength = dataCounter;\n                        h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                        return MW_SCI_TX_FAILED;\n                    }\n                }\n                else\n                {\n                    *sentDataLength = dataCounter;\n                    h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                    return MW_SCI_TX_FAILED;\n                }\n            }\n            LL_USART_TransmitData8((USART_TypeDef*)h->peripheralPtr,TxData[dataCounter]);\n        }\n\n        if (0 == LL_USART_IsActiveFlag_TC((USART_TypeDef*)h->peripheralPtr))\n        {\n            if (timeout > 0)\n            {\n                initialTime = GET_CURRENT_TIME();\n                while ((0 == LL_USART_IsActiveFlag_TC((USART_TypeDef*)h->peripheralPtr)) &&  (returnTimeElapsed(initialTime, 1) <= (timeout)))\n                    if (returnTimeElapsed(initialTime, 1) > (timeout) )\n                    {\n                        *sentDataLength = (TxDataLength - 1);\n                        h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                        return MW_SCI_TX_FAILED;\n                    }\n            }\n            else\n            {\n                *sentDataLength = (TxDataLength - 1);\n                h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                return MW_SCI_TX_FAILED;\n            }\n        }\n\n        *sentDataLength = TxDataLength;\n        h->uartStatus &= ~MW_SCI_TX_BUSY ;\n        return MW_SCI_SUCCESS;\n    }\n}\n\n/* Transmit the data over UART in Interrupt mode*/\nMW_SCI_Status_Type MW_UART_TransmitUsingInterrupt(UART_Type_T * h, void * TxDataPtr, uint32_T TxDataLength, uint32_T timeout,uint32_T *sentDataLength)\n{\n    *sentDataLength = 0;\n    if(MW_SCI_TX_BUSY == (h->uartStatus & MW_SCI_TX_BUSY))\n    {\n        return MW_SCI_TX_BUSY;\n    }\n    else\n    {\n        if (TxDataLength > 0)\n        {\n            h->uartStatus |= MW_SCI_TX_BUSY ;\n            if(copyToTransmitBuffer(h,(uint8_T *)TxDataPtr,TxDataLength,timeout) == 1)\n            {\n                h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                return MW_SCI_TX_FAILED ;\n            }\n            if(h->txeEnabled == 0)\n            {\n                LL_USART_TransmitData8((USART_TypeDef*)h->peripheralPtr,h->buffer.txBufferPtr[h->buffer.sentPos]);\n                if((h->buffer.sentPos + 1) == h->buffer.txBufferSize)\n                {\n                    h->buffer.sentPos = 0;\n                }\n                else\n                {\n                    h->buffer.sentPos++;\n                }\n\n                if(h->buffer.sentPos != h->buffer.writePos)\n                {\n                    h->txeEnabled = 1;\n                    LL_USART_EnableIT_TXE(h->peripheralPtr);\n                }\n            }\n            *sentDataLength = TxDataLength;\n            h->uartStatus &= ~MW_SCI_TX_BUSY ;\n        }\n        return MW_SCI_SUCCESS;\n    }\n}\n\n\n/* Transmit the data over UART in DMA mode*/\nMW_SCI_Status_Type MW_UART_TransmitUsingDMA(UART_Type_T * h, void * TxDataPtr, uint32_T TxDataLength, uint32_T timeout,uint32_T *sentDataLength)\n{\n    *sentDataLength = 0;\n    if(MW_SCI_TX_BUSY == (h->uartStatus & MW_SCI_TX_BUSY))\n    {\n        return MW_SCI_TX_BUSY;\n    }\n    else\n    {\n        if (TxDataLength > 0)\n        {\n            h->uartStatus |= MW_SCI_TX_BUSY ;\n            uint32_T intialWritePos = h->buffer.writePos ;\n            if(copyToTransmitBuffer(h,(uint8_T *)TxDataPtr,TxDataLength,timeout) == 1)\n            {\n                h->uartStatus &= ~MW_SCI_TX_BUSY ;\n                return MW_SCI_TX_FAILED ;\n            }\n            if(h->txdmaEnabled == 0)\n            {\n                if(h->buffer.writePos < h->buffer.sentPos)\n                {\n                    h->txDMATransferLength = h->buffer.txBufferSize - intialWritePos;\n                }\n                else\n                {\n                    h->txDMATransferLength = TxDataLength ;\n                }\n                h->txdmaEnabled = 1;\n                #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_DMA_DisableChannel(h->txdmaPeripheralPtr, h->txdmastream);\n                #else\n                LL_DMA_DisableStream(h->txdmaPeripheralPtr, h->txdmastream);\n                #endif\n                    #if defined (MW_GPDMA)\n                    LL_DMA_SetSrcAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                    LL_DMA_SetBlkDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, h->txDMATransferLength);\n                #else\n                LL_DMA_SetMemoryAddress(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream, (uint32_t)(h->buffer.txBufferPtr +  h->buffer.sentPos));\n                LL_DMA_SetDataLength(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream,  h->txDMATransferLength);\n                #endif\n                #if defined(MW_DCACHE_ENABLED) // Clean cache if enabled before starting DMA\n                SCB_CleanDCache_by_Addr((uint32_t *)&h->buffer.txBufferPtr[0], h->buffer.txBufferSize);\n                #endif\n                #if defined(STM32G4) || defined(STM32WB) || defined(STM32L5) || defined(STM32L4) || defined(STM32U5) || defined(STM32F3) || defined(STM32H5)\n                LL_DMA_EnableChannel(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #else\n                LL_DMA_EnableStream(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n                #endif\n            }\n            *sentDataLength = TxDataLength;\n            h->uartStatus &= ~MW_SCI_TX_BUSY ;\n        }\n        return MW_SCI_SUCCESS;\n    }\n\n}\n\n/* Release SCI module */\nvoid MW_UART_DeInit(UART_Type_T * h)\n{\n    /* Disable USART */\n    LL_USART_Disable(h->peripheralPtr);\n    /*Disable Interrupts and DMA */\n    if (UART_TX_DMA_MODE == (h->mode & UART_TX_DMA_MODE))\n    {\n        LL_DMA_DisableIT_TC(h->txdmaPeripheralPtr, (uint32_t)h->txdmastream);\n        LL_USART_DisableDMAReq_TX(h->peripheralPtr);\n    }\n    else if(UART_TX_INTERRUPT_MODE == (h->mode & UART_TX_INTERRUPT_MODE))\n    {\n        LL_USART_DisableIT_TXE(h->peripheralPtr);\n    }\n\n    if (UART_RX_DMA_MODE == (h->mode & UART_RX_DMA_MODE))\n    {\n        LL_USART_DisableIT_ERROR(h->peripheralPtr);\n        LL_USART_DisableIT_PE(h->peripheralPtr);\n        LL_DMA_DisableIT_TC(h->rxdmaPeripheralPtr, (uint32_t)h->rxdmastream);\n        LL_USART_DisableDMAReq_RX(h->peripheralPtr);\n    }\n    else if(UART_RX_INTERRUPT_MODE == (h->mode & UART_RX_INTERRUPT_MODE))\n    {\n        LL_USART_DisableIT_RXNE(h->peripheralPtr);\n    }\n}\n\n#endif\n\n/* LocalWords:  dma nbDataPos RXNE rxdma rxdmastream TXE UART\n*/\n"},{"name":"syscalls.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\STM32CubeIDE\\Application\\User\\Core","tag":"","groupDisplay":"其他文件","code":"/**\r\n ******************************************************************************\r\n * @file      syscalls.c\r\n * @author    Auto-generated by STM32CubeIDE\r\n * @brief     STM32CubeIDE Minimal System calls file\r\n *\r\n *            For more information about which c-functions\r\n *            need which of these lowlevel functions\r\n *            please consult the Newlib libc-manual\r\n ******************************************************************************\r\n * @attention\r\n *\r\n * Copyright (c) 2021 STMicroelectronics.\r\n * All rights reserved.\r\n *\r\n * This software is licensed under terms that can be found in the LICENSE file\r\n * in the root directory of this software component.\r\n * If no LICENSE file comes with this software, it is provided AS-IS.\r\n *\r\n ******************************************************************************\r\n */\r\n\r\n/* Includes */\r\n#include <sys/stat.h>\r\n#include <stdlib.h>\r\n#include <errno.h>\r\n#include <stdio.h>\r\n#include <signal.h>\r\n#include <time.h>\r\n#include <sys/time.h>\r\n#include <sys/times.h>\r\n\r\n\r\n/* Variables */\r\nextern int __io_putchar(int ch) __attribute__((weak));\r\nextern int __io_getchar(void) __attribute__((weak));\r\n\r\n\r\nchar *__env[1] = { 0 };\r\nchar **environ = __env;\r\n\r\n\r\n/* Functions */\r\nvoid initialise_monitor_handles()\r\n{\r\n}\r\n\r\nint _getpid(void)\r\n{\r\n\treturn 1;\r\n}\r\n\r\nint _kill(int pid, int sig)\r\n{\r\n\terrno = EINVAL;\r\n\treturn -1;\r\n}\r\n\r\nvoid _exit (int status)\r\n{\r\n\t_kill(status, -1);\r\n\twhile (1) {}\t\t/* Make sure we hang here */\r\n}\r\n\r\n__attribute__((weak)) int _read(int file, char *ptr, int len)\r\n{\r\n\tint DataIdx;\r\n\r\n\tfor (DataIdx = 0; DataIdx < len; DataIdx++)\r\n\t{\r\n\t\t*ptr++ = __io_getchar();\r\n\t}\r\n\r\nreturn len;\r\n}\r\n\r\n__attribute__((weak)) int _write(int file, char *ptr, int len)\r\n{\r\n\tint DataIdx;\r\n\r\n\tfor (DataIdx = 0; DataIdx < len; DataIdx++)\r\n\t{\r\n\t\t__io_putchar(*ptr++);\r\n\t}\r\n\treturn len;\r\n}\r\n\r\nint _close(int file)\r\n{\r\n\treturn -1;\r\n}\r\n\r\n\r\nint _fstat(int file, struct stat *st)\r\n{\r\n\tst->st_mode = S_IFCHR;\r\n\treturn 0;\r\n}\r\n\r\nint _isatty(int file)\r\n{\r\n\treturn 1;\r\n}\r\n\r\nint _lseek(int file, int ptr, int dir)\r\n{\r\n\treturn 0;\r\n}\r\n\r\nint _open(char *path, int flags, ...)\r\n{\r\n\t/* Pretend like we always fail */\r\n\treturn -1;\r\n}\r\n\r\nint _wait(int *status)\r\n{\r\n\terrno = ECHILD;\r\n\treturn -1;\r\n}\r\n\r\nint _unlink(char *name)\r\n{\r\n\terrno = ENOENT;\r\n\treturn -1;\r\n}\r\n\r\nint _times(struct tms *buf)\r\n{\r\n\treturn -1;\r\n}\r\n\r\nint _stat(char *file, struct stat *st)\r\n{\r\n\tst->st_mode = S_IFCHR;\r\n\treturn 0;\r\n}\r\n\r\nint _link(char *old, char *new)\r\n{\r\n\terrno = EMLINK;\r\n\treturn -1;\r\n}\r\n\r\nint _fork(void)\r\n{\r\n\terrno = EAGAIN;\r\n\treturn -1;\r\n}\r\n\r\nint _execve(char *name, char **argv, char **env)\r\n{\r\n\terrno = ENOMEM;\r\n\treturn -1;\r\n}\r\n"},{"name":"sysmem.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\STM32CubeIDE\\Application\\User\\Core","tag":"","groupDisplay":"其他文件","code":"/**\r\n ******************************************************************************\r\n * @file      sysmem.c\r\n * @author    Generated by STM32CubeIDE\r\n * @brief     STM32CubeIDE System Memory calls file\r\n *\r\n *            For more information about which C functions\r\n *            need which of these lowlevel functions\r\n *            please consult the newlib libc manual\r\n ******************************************************************************\r\n * @attention\r\n *\r\n * Copyright (c) 2021 STMicroelectronics.\r\n * All rights reserved.\r\n *\r\n * This software is licensed under terms that can be found in the LICENSE file\r\n * in the root directory of this software component.\r\n * If no LICENSE file comes with this software, it is provided AS-IS.\r\n *\r\n ******************************************************************************\r\n */\r\n\r\n/* Includes */\r\n#include <errno.h>\r\n#include <stdint.h>\r\n\r\n/**\r\n * Pointer to the current high watermark of the heap usage\r\n */\r\nstatic uint8_t *__sbrk_heap_end = NULL;\r\n\r\n/**\r\n * @brief _sbrk() allocates memory to the newlib heap and is used by malloc\r\n *        and others from the C library\r\n *\r\n * @verbatim\r\n * ############################################################################\r\n * #  .data  #  .bss  #       newlib heap       #          MSP stack          #\r\n * #         #        #                         # Reserved by _Min_Stack_Size #\r\n * ############################################################################\r\n * ^-- RAM start      ^-- _end                             _estack, RAM end --^\r\n * @endverbatim\r\n *\r\n * This implementation starts allocating at the '_end' linker symbol\r\n * The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack\r\n * The implementation considers '_estack' linker symbol to be RAM end\r\n * NOTE: If the MSP stack, at any point during execution, grows larger than the\r\n * reserved size, please increase the '_Min_Stack_Size'.\r\n *\r\n * @param incr Memory size\r\n * @return Pointer to allocated memory\r\n */\r\nvoid *_sbrk(ptrdiff_t incr)\r\n{\r\n  extern uint8_t _end; /* Symbol defined in the linker script */\r\n  extern uint8_t _estack; /* Symbol defined in the linker script */\r\n  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */\r\n  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;\r\n  const uint8_t *max_heap = (uint8_t *)stack_limit;\r\n  uint8_t *prev_heap_end;\r\n\r\n  /* Initialize heap end at first call */\r\n  if (NULL == __sbrk_heap_end)\r\n  {\r\n    __sbrk_heap_end = &_end;\r\n  }\r\n\r\n  /* Protect heap from growing into the reserved MSP stack */\r\n  if (__sbrk_heap_end + incr > max_heap)\r\n  {\r\n    errno = ENOMEM;\r\n    return (void *)-1;\r\n  }\r\n\r\n  prev_heap_end = __sbrk_heap_end;\r\n  __sbrk_heap_end += incr;\r\n\r\n  return (void *)prev_heap_end;\r\n}\r\n"},{"name":"system_stm32g4xx.c","type":"source","group":"legacy","path":"D:\\Work\\Matlab\\PMSM\\16MotorParasmeters\\stm32g431_pmsm_example\\Core\\Src","tag":"","groupDisplay":"其他文件","code":"/**\r\n  ******************************************************************************\r\n  * @file    system_stm32g4xx.c\r\n  * @author  MCD Application Team\r\n  * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File\r\n  *\r\n  *   This file provides two functions and one global variable to be called from\r\n  *   user application:\r\n  *      - SystemInit(): This function is called at startup just after reset and\r\n  *                      before branch to main program. This call is made inside\r\n  *                      the \"startup_stm32g4xx.s\" file.\r\n  *\r\n  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used\r\n  *                                  by the user application to setup the SysTick\r\n  *                                  timer or configure other parameters.\r\n  *\r\n  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must\r\n  *                                 be called whenever the core clock is changed\r\n  *                                 during program execution.\r\n  *\r\n  *   After each device reset the HSI (16 MHz) is used as system clock source.\r\n  *   Then SystemInit() function is called, in \"startup_stm32g4xx.s\" file, to\r\n  *   configure the system clock before to branch to main program.\r\n  *\r\n  *   This file configures the system clock as follows:\r\n  *=============================================================================\r\n  *-----------------------------------------------------------------------------\r\n  *        System Clock source                    | HSI\r\n  *-----------------------------------------------------------------------------\r\n  *        SYSCLK(Hz)                             | 16000000\r\n  *-----------------------------------------------------------------------------\r\n  *        HCLK(Hz)                               | 16000000\r\n  *-----------------------------------------------------------------------------\r\n  *        AHB Prescaler                          | 1\r\n  *-----------------------------------------------------------------------------\r\n  *        APB1 Prescaler                         | 1\r\n  *-----------------------------------------------------------------------------\r\n  *        APB2 Prescaler                         | 1\r\n  *-----------------------------------------------------------------------------\r\n  *        PLL_M                                  | 1\r\n  *-----------------------------------------------------------------------------\r\n  *        PLL_N                                  | 16\r\n  *-----------------------------------------------------------------------------\r\n  *        PLL_P                                  | 7\r\n  *-----------------------------------------------------------------------------\r\n  *        PLL_Q                                  | 2\r\n  *-----------------------------------------------------------------------------\r\n  *        PLL_R                                  | 2\r\n  *-----------------------------------------------------------------------------\r\n  *        Require 48MHz for RNG                  | Disabled\r\n  *-----------------------------------------------------------------------------\r\n  *=============================================================================\r\n  ******************************************************************************\r\n  * @attention\r\n  *\r\n  * Copyright (c) 2019 STMicroelectronics.\r\n  * All rights reserved.\r\n  *\r\n  * This software is licensed under terms that can be found in the LICENSE file\r\n  * in the root directory of this software component.\r\n  * If no LICENSE file comes with this software, it is provided AS-IS.\r\n  *\r\n  ******************************************************************************\r\n  */\r\n\r\n/** @addtogroup CMSIS\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup stm32g4xx_system\r\n  * @{\r\n  */\r\n\r\n/** @addtogroup STM32G4xx_System_Private_Includes\r\n  * @{\r\n  */\r\n\r\n#include \"stm32g4xx.h\"\r\n\r\n#if !defined  (HSE_VALUE)\r\n  #define HSE_VALUE     24000000U /*!< Value of the External oscillator in Hz */\r\n#endif /* HSE_VALUE */\r\n\r\n#if !defined  (HSI_VALUE)\r\n  #define HSI_VALUE    16000000U /*!< Value of the Internal oscillator in Hz*/\r\n#endif /* HSI_VALUE */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup STM32G4xx_System_Private_TypesDefinitions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup STM32G4xx_System_Private_Defines\r\n  * @{\r\n  */\r\n\r\n/************************* Miscellaneous Configuration ************************/\r\n/* Note: Following vector table addresses must be defined in line with linker\r\n         configuration. */\r\n/*!< Uncomment the following line if you need to relocate the vector table\r\n     anywhere in Flash or Sram, else the vector table is kept at the automatic\r\n     remap of boot address selected */\r\n/* #define USER_VECT_TAB_ADDRESS */\r\n\r\n#if defined(USER_VECT_TAB_ADDRESS)\r\n/*!< Uncomment the following line if you need to relocate your vector Table\r\n     in Sram else user remap will be done in Flash. */\r\n/* #define VECT_TAB_SRAM */\r\n#if defined(VECT_TAB_SRAM)\r\n#define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.\r\n                                                     This value must be a multiple of 0x200. */\r\n#define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.\r\n                                                     This value must be a multiple of 0x200. */\r\n#else\r\n#define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.\r\n                                                     This value must be a multiple of 0x200. */\r\n#define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table base offset field.\r\n                                                     This value must be a multiple of 0x200. */\r\n#endif /* VECT_TAB_SRAM */\r\n#endif /* USER_VECT_TAB_ADDRESS */\r\n/******************************************************************************/\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup STM32G4xx_System_Private_Macros\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup STM32G4xx_System_Private_Variables\r\n  * @{\r\n  */\r\n  /* The SystemCoreClock variable is updated in three ways:\r\n      1) by calling CMSIS function SystemCoreClockUpdate()\r\n      2) by calling HAL API function HAL_RCC_GetHCLKFreq()\r\n      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency\r\n         Note: If you use this function to configure the system clock; then there\r\n               is no need to call the 2 first functions listed above, since SystemCoreClock\r\n               variable is updated automatically.\r\n  */\r\n  uint32_t SystemCoreClock = HSI_VALUE;\r\n\r\n  const uint8_t AHBPrescTable[16] = {0U, 0U, 0U, 0U, 0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};\r\n  const uint8_t APBPrescTable[8] =  {0U, 0U, 0U, 0U, 1U, 2U, 3U, 4U};\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup STM32G4xx_System_Private_FunctionPrototypes\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/** @addtogroup STM32G4xx_System_Private_Functions\r\n  * @{\r\n  */\r\n\r\n/**\r\n  * @brief  Setup the microcontroller system.\r\n  * @param  None\r\n  * @retval None\r\n  */\r\n\r\nvoid SystemInit(void)\r\n{\r\n  /* FPU settings ------------------------------------------------------------*/\r\n  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)\r\n    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */\r\n  #endif\r\n\r\n  /* Configure the Vector Table location add offset address ------------------*/\r\n#if defined(USER_VECT_TAB_ADDRESS)\r\n  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */\r\n#endif /* USER_VECT_TAB_ADDRESS */\r\n}\r\n\r\n/**\r\n  * @brief  Update SystemCoreClock variable according to Clock Register Values.\r\n  *         The SystemCoreClock variable contains the core clock (HCLK), it can\r\n  *         be used by the user application to setup the SysTick timer or configure\r\n  *         other parameters.\r\n  *\r\n  * @note   Each time the core clock (HCLK) changes, this function must be called\r\n  *         to update SystemCoreClock variable value. Otherwise, any configuration\r\n  *         based on this variable will be incorrect.\r\n  *\r\n  * @note   - The system frequency computed by this function is not the real\r\n  *           frequency in the chip. It is calculated based on the predefined\r\n  *           constant and the selected clock source:\r\n  *\r\n  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)\r\n  *\r\n  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)\r\n  *\r\n  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)\r\n  *             or HSI_VALUE(*) multiplied/divided by the PLL factors.\r\n  *\r\n  *         (**) HSI_VALUE is a constant defined in stm32g4xx_hal.h file (default value\r\n  *              16 MHz) but the real value may vary depending on the variations\r\n  *              in voltage and temperature.\r\n  *\r\n  *         (***) HSE_VALUE is a constant defined in stm32g4xx_hal.h file (default value\r\n  *              24 MHz), user has to ensure that HSE_VALUE is same as the real\r\n  *              frequency of the crystal used. Otherwise, this function may\r\n  *              have wrong result.\r\n  *\r\n  *         - The result of this function could be not correct when using fractional\r\n  *           value for HSE crystal.\r\n  *\r\n  * @param  None\r\n  * @retval None\r\n  */\r\nvoid SystemCoreClockUpdate(void)\r\n{\r\n  uint32_t tmp, pllvco, pllr, pllsource, pllm;\r\n\r\n  /* Get SYSCLK source -------------------------------------------------------*/\r\n  switch (RCC->CFGR & RCC_CFGR_SWS)\r\n  {\r\n    case 0x04:  /* HSI used as system clock source */\r\n      SystemCoreClock = HSI_VALUE;\r\n      break;\r\n\r\n    case 0x08:  /* HSE used as system clock source */\r\n      SystemCoreClock = HSE_VALUE;\r\n      break;\r\n\r\n    case 0x0C:  /* PLL used as system clock  source */\r\n      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN\r\n         SYSCLK = PLL_VCO / PLLR\r\n         */\r\n      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);\r\n      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4) + 1U ;\r\n      if (pllsource == 0x02UL) /* HSI used as PLL clock source */\r\n      {\r\n        pllvco = (HSI_VALUE / pllm);\r\n      }\r\n      else                   /* HSE used as PLL clock source */\r\n      {\r\n        pllvco = (HSE_VALUE / pllm);\r\n      }\r\n      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8);\r\n      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25) + 1U) * 2U;\r\n      SystemCoreClock = pllvco/pllr;\r\n      break;\r\n\r\n    default:\r\n      break;\r\n  }\r\n  /* Compute HCLK clock frequency --------------------------------------------*/\r\n  /* Get HCLK prescaler */\r\n  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];\r\n  /* HCLK clock frequency */\r\n  SystemCoreClock >>= tmp;\r\n}\r\n\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n/**\r\n  * @}\r\n  */\r\n\r\n\r\n"}],"trace":"{\"model\":\"nucleo_g431re_ihm07m1\",\"sources\":[\"nucleo_g431re_ihm07m1.c\",\"nucleo_g431re_ihm07m1.h\"],\"categoricalProps\":[\"ModelElemCategory\",\"StorageClass\",\"BlockName\"],\"categoricalValues\":[\"InternalData\",\"Default\",\"\\u003cS303\\u003e/Data\",\"\\u003cS304\\u003e/Data\",\"\\u003cS305\\u003e/Data\",\"\\u003cS287\\u003e/estParIdx\",\"\\u003cS343\\u003e/In1\",\"\\u003cS287\\u003e/estimatedParameter\",\"Constants\"],\"sidPrefixes\":[\"nucleo_g431re_ihm07m1\"],\"fileRecords\":{\"0\":{\"records\":[{\"tk\":[102,24,102,25],\"els\":[\"0:9954:462\"]},{\"tk\":[106,40,106,42],\"els\":[\"0:9954:462\"]},{\"tk\":[110,32,110,36],\"els\":[\"0:9954:462\"]},{\"tk\":[111,35,111,39],\"els\":[\"0:9954:462\"]},{\"tk\":[112,28,112,29],\"els\":[\"0:9954:462\"]},{\"tk\":[113,35,113,50],\"els\":[\"0:9954:462\"]},{\"tk\":[114,34,114,58],\"els\":[\"0:9954:462\"]},{\"tk\":[115,37,115,39],\"els\":[\"0:9954:462\"]},{\"tk\":[116,41,116,43],\"els\":[\"0:9954:462\"]},{\"tk\":[117,51,117,69],\"els\":[\"0:9954:462\"]},{\"tk\":[117,71,117,72],\"els\":[\"0:9954:462\"]},{\"tk\":[118,5,118,13],\"els\":[\"0:9954:462\"]},{\"tk\":[118,15,118,48],\"els\":[\"0:9954:462\"]},{\"tk\":[119,55,119,56],\"els\":[\"0:9954:462\"]},{\"tk\":[121,56,121,57],\"els\":[\"0:9954:462\"]},{\"tk\":[170,11,170,16],\"els\":[\"0:8618:325#out:1\"]},{\"tk\":[170,17,170,18],\"els\":[\"0:8618:325#out:1\",\"0:8618:325\"]},{\"tk\":[170,19,170,32],\"els\":[\"0:8618:325\"]},{\"tk\":[170,32,170,33],\"els\":[\"0:8618:325\"]},{\"tk\":[170,33,170,38],\"els\":[\"0:8618:325\"]},{\"tk\":[170,38,170,39],\"els\":[\"0:8618:325\"]},{\"tk\":[170,40,170,45],\"els\":[\"0:8618:325\"]},{\"tk\":[170,45,170,46],\"els\":[\"0:8618:325\"]},{\"tk\":[175,3,175,5],\"els\":[\"0:8618:324\"]},{\"tk\":[175,7,175,21],\"els\":[\"0:8618:324\",\"0:8618:285\"]},{\"tk\":[175,22,175,23],\"els\":[\"0:8618:324\"]},{\"tk\":[175,24,175,25],\"els\":[\"0:8618:324\"]},{\"tk\":[178,13,178,17],\"els\":[\"0:8618:321#out:1\"]},{\"tk\":[178,18,178,19],\"els\":[\"0:8618:321#out:1\",\"0:8618:321\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[178,20,178,32],\"els\":[\"0:8618:321\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[178,33,178,34],\"els\":[\"0:8618:321\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[178,43,178,48],\"els\":[\"0:8618:321\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[181,5,181,7],\"els\":[\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[181,17,181,21],\"els\":[\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[181,22,181,24],\"els\":[\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[181,25,181,29],\"els\":[\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[183,15,183,23],\"els\":[\"0:8618:322#out:1\"]},{\"tk\":[183,24,183,25],\"els\":[\"0:8618:322#out:1\",\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[183,34,183,38],\"els\":[\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[186,15,186,19],\"els\":[\"0:8618:320#out:1\"]},{\"tk\":[186,20,186,21],\"els\":[\"0:8618:320#out:1\",\"0:8618:320\",\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[186,30,186,34],\"els\":[\"0:8618:320\",\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[186,35,186,36],\"els\":[\"0:8618:320\",\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[186,37,186,41],\"els\":[\"0:8618:320\",\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[189,15,189,23],\"els\":[\"0:8618:322#out:1\"]},{\"tk\":[189,24,189,25],\"els\":[\"0:8618:322#out:1\",\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[189,34,189,38],\"els\":[\"0:8618:322\",\"0:8618:311\",\"0:8618:324\"]},{\"tk\":[196,13,196,19],\"els\":[\"0:8618:324#out:1\"]},{\"tk\":[196,20,196,21],\"els\":[\"0:8618:324#out:1\",\"0:8618:324\"]},{\"tk\":[196,30,196,38],\"els\":[\"0:8618:324\"]},{\"tk\":[199,13,199,19],\"els\":[\"0:8618:324#out:1\"]},{\"tk\":[199,20,199,21],\"els\":[\"0:8618:324#out:1\",\"0:8618:324\"]},{\"tk\":[199,30,199,35],\"els\":[\"0:8618:324\"]},{\"tk\":[205,11,205,16],\"els\":[\"0:8618:305\"]},{\"tk\":[205,17,205,18],\"els\":[\"0:8618:305\"]},{\"tk\":[205,27,205,33],\"els\":[\"0:8618:305\"]},{\"tk\":[218,3,218,17],\"els\":[\"0:8698:632\"]},{\"tk\":[218,18,218,23],\"els\":[\"0:8698:632\"]},{\"tk\":[218,25,218,30],\"els\":[\"0:8698:632\"]},{\"tk\":[218,41,218,49],\"els\":[\"0:8698:632\"]},{\"tk\":[218,60,218,68],\"els\":[\"0:8698:632\"]},{\"tk\":[230,3,230,15],\"els\":[\"0:8701:520\"]},{\"tk\":[230,16,230,25],\"els\":[\"0:8701:520\"]},{\"tk\":[230,27,230,35],\"els\":[\"0:8701:520\"]},{\"tk\":[230,46,230,54],\"els\":[\"0:8701:520\"]},{\"tk\":[230,65,230,73],\"els\":[\"0:8701:520\"]},{\"tk\":[231,16,231,24],\"els\":[\"0:8701:520\"]},{\"tk\":[231,26,231,33],\"els\":[\"0:8701:520\"]},{\"tk\":[243,3,243,19],\"els\":[\"0:8772:761\"]},{\"tk\":[243,20,243,26],\"els\":[\"0:8772:761\"]},{\"tk\":[243,28,243,34],\"els\":[\"0:8772:761\"]},{\"tk\":[243,45,243,53],\"els\":[\"0:8772:761\"]},{\"tk\":[243,64,243,72],\"els\":[\"0:8772:761\"]},{\"tk\":[243,74,243,81],\"els\":[\"0:8772:761\"]},{\"tk\":[244,20,244,27],\"els\":[\"0:8772:761\"]},{\"tk\":[258,11,258,25],\"els\":[\"0:8790:1180:694#out:1\"]},{\"tk\":[258,26,258,27],\"els\":[\"0:8790:1180:694#out:1\",\"0:8790:1180:694\"]},{\"tk\":[258,28,258,29],\"els\":[\"0:8790:1180:694\"]},{\"tk\":[258,37,258,43],\"els\":[\"0:8790:1180:694\"]},{\"tk\":[258,44,258,51],\"els\":[\"0:8790:1180:694\"]},{\"tk\":[261,11,261,23],\"els\":[\"0:8790:1180:695#out:1\"]},{\"tk\":[261,24,261,25],\"els\":[\"0:8790:1180:695#out:1\",\"0:8790:1180:695\"]},{\"tk\":[261,34,261,48],\"els\":[\"0:8790:1180:695\"]},{\"tk\":[264,13,264,14],\"els\":[\"0:8790:1180:693\"]},{\"tk\":[264,15,264,22],\"els\":[\"0:8790:1180:693\"]},{\"tk\":[264,23,264,24],\"els\":[\"0:8790:1180:693\"]},{\"tk\":[264,33,264,45],\"els\":[\"0:8790:1180:693\"]},{\"tk\":[278,11,278,25],\"els\":[\"0:8790:1180:697#out:1\"]},{\"tk\":[278,26,278,27],\"els\":[\"0:8790:1180:697#out:1\",\"0:8790:1180:697\"]},{\"tk\":[278,28,278,29],\"els\":[\"0:8790:1180:697\"]},{\"tk\":[278,37,278,44],\"els\":[\"0:8790:1180:697\"]},{\"tk\":[281,11,281,23],\"els\":[\"0:8790:1180:698#out:1\"]},{\"tk\":[281,24,281,25],\"els\":[\"0:8790:1180:698#out:1\",\"0:8790:1180:698\"]},{\"tk\":[281,34,281,48],\"els\":[\"0:8790:1180:698\"]},{\"tk\":[284,13,284,14],\"els\":[\"0:8790:1180:700\"]},{\"tk\":[284,15,284,22],\"els\":[\"0:8790:1180:700\"]},{\"tk\":[284,23,284,24],\"els\":[\"0:8790:1180:700\"]},{\"tk\":[284,33,284,45],\"els\":[\"0:8790:1180:700\"]},{\"tk\":[300,3,300,5],\"els\":[\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[300,7,300,17],\"els\":[\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[302,13,302,18],\"els\":[\"0:8802:1210#out:1\"]},{\"tk\":[302,19,302,20],\"els\":[\"0:8802:1210#out:1\",\"0:8802:1210\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[302,30,302,42],\"els\":[\"0:8802:1210\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[307,5,307,7],\"els\":[\"0:8802:1207\",\"0:8802:1204\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[307,17,307,22],\"els\":[\"0:8802:1207\",\"0:8802:1204\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[309,15,309,20],\"els\":[\"0:8802:1211\"]},{\"tk\":[309,21,309,22],\"els\":[\"0:8802:1211\",\"0:8802:1207\",\"0:8802:1204\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[309,23,309,32],\"els\":[\"0:8802:1211\",\"0:8802:1207\",\"0:8802:1204\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[315,13,315,16],\"els\":[\"0:8802:1183#out:1\"]},{\"tk\":[315,17,315,18],\"els\":[\"0:8802:1183#out:1\",\"0:8802:1183\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[315,27,315,32],\"els\":[\"0:8802:1183\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[315,33,315,34],\"els\":[\"0:8802:1183\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[315,35,315,51],\"els\":[\"0:8802:1183\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[318,13,318,31],\"els\":[\"0:8802:1195#out:1\"]},{\"tk\":[318,32,318,33],\"els\":[\"0:8802:1195#out:1\",\"0:8802:1195\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[318,34,318,35],\"els\":[\"0:8802:1195\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[318,43,318,49],\"els\":[\"0:8802:1195\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[318,58,318,61],\"els\":[\"0:8802:1195\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[321,13,321,32],\"els\":[\"0:8802:1215#out:1\"]},{\"tk\":[321,33,321,34],\"els\":[\"0:8802:1215#out:1\",\"0:8802:1215\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[321,43,321,61],\"els\":[\"0:8802:1215\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[324,13,324,17],\"els\":[\"0:8802:1184#out:1\"]},{\"tk\":[324,18,324,19],\"els\":[\"0:8802:1184#out:1\",\"0:8802:1184\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[324,28,324,31],\"els\":[\"0:8802:1184\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[324,32,324,33],\"els\":[\"0:8802:1184\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[324,42,324,61],\"els\":[\"0:8802:1184\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[329,14,329,26],\"els\":[\"0:8802:1210\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[329,27,329,28],\"els\":[\"0:8802:1210\",\"0:8802:1182\",\"0:8802:1180\"]},{\"tk\":[329,29,329,33],\"els\":[\"0:8802:1210\",\"0:8802:1182\",\"0:8802:1180\",\"0:8802:1209\"]},{\"tk\":[343,20,343,22],\"els\":[\"0:9937\"]},{\"tk\":[344,12,344,28],\"els\":[\"0:9937\"]},{\"tk\":[345,21,345,28],\"els\":[\"0:9937\"]},{\"tk\":[346,26,346,30],\"els\":[\"0:9937\"]},{\"tk\":[347,19,347,35],\"els\":[\"0:9937\"]},{\"tk\":[348,27,348,31],\"els\":[\"0:9937\"]},{\"tk\":[350,43,350,44],\"els\":[\"0:9937\"]},{\"tk\":[360,24,360,25],\"els\":[\"0:9931:462\"]},{\"tk\":[364,40,364,42],\"els\":[\"0:9931:462\"]},{\"tk\":[368,32,368,36],\"els\":[\"0:9931:462\"]},{\"tk\":[369,35,369,39],\"els\":[\"0:9931:462\"]},{\"tk\":[370,28,370,29],\"els\":[\"0:9931:462\"]},{\"tk\":[371,35,371,50],\"els\":[\"0:9931:462\"]},{\"tk\":[372,34,372,58],\"els\":[\"0:9931:462\"]},{\"tk\":[373,37,373,39],\"els\":[\"0:9931:462\"]},{\"tk\":[374,41,374,43],\"els\":[\"0:9931:462\"]},{\"tk\":[375,51,375,69],\"els\":[\"0:9931:462\"]},{\"tk\":[375,71,375,72],\"els\":[\"0:9931:462\"]},{\"tk\":[376,5,376,13],\"els\":[\"0:9931:462\"]},{\"tk\":[376,15,376,48],\"els\":[\"0:9931:462\"]},{\"tk\":[377,55,377,56],\"els\":[\"0:9931:462\"]},{\"tk\":[379,56,379,57],\"els\":[\"0:9931:462\"]},{\"tk\":[389,21,389,25],\"els\":[\"0:9935:2103\"]},{\"tk\":[393,25,393,27],\"els\":[\"0:9935:2103\"]},{\"tk\":[394,41,394,42],\"els\":[\"0:9935:2103\"]},{\"tk\":[396,41,396,50],\"els\":[\"0:9935:2103\"]},{\"tk\":[397,41,397,50],\"els\":[\"0:9935:2103\"]},{\"tk\":[398,41,398,50],\"els\":[\"0:9935:2103\"]},{\"tk\":[412,24,412,25],\"els\":[\"0:9925\"]},{\"tk\":[418,12,418,28],\"els\":[\"0:9925\"]},{\"tk\":[419,21,419,28],\"els\":[\"0:9925\"]},{\"tk\":[420,26,420,30],\"els\":[\"0:9925\"]},{\"tk\":[421,19,421,35],\"els\":[\"0:9925\"]},{\"tk\":[425,27,425,32],\"els\":[\"0:9925\"]},{\"tk\":[427,43,427,44],\"els\":[\"0:9925\"]},{\"tk\":[450,19,450,20],\"els\":[\"0:9925\"]},{\"tk\":[450,21,450,47],\"els\":[\"0:9925\"]},{\"tk\":[451,6,451,33],\"els\":[\"0:9925\"]},{\"tk\":[451,34,451,39],\"els\":[\"0:9925\"]},{\"tk\":[451,52,451,54],\"els\":[\"0:9925\"]},{\"tk\":[451,56,451,58],\"els\":[\"0:9925\"]},{\"tk\":[452,3,452,5],\"els\":[\"0:9925\"]},{\"tk\":[452,23,452,24],\"els\":[\"0:9925\"]},{\"tk\":[452,25,452,27],\"els\":[\"0:9925\"]},{\"tk\":[453,5,453,6],\"els\":[\"0:9925\"]},{\"tk\":[453,7,453,8],\"els\":[\"0:9925\"]},{\"tk\":[453,9,453,10],\"els\":[\"0:9925\"]},{\"tk\":[453,35,453,36],\"els\":[\"0:9925\"]},{\"tk\":[453,37,453,39],\"els\":[\"0:9925\"]},{\"tk\":[454,20,454,21],\"els\":[\"0:9925\"]},{\"tk\":[454,38,454,39],\"els\":[\"0:9925\"]},{\"tk\":[454,40,454,41],\"els\":[\"0:9925\"]},{\"tk\":[454,50,454,51],\"els\":[\"0:9925\"]},{\"tk\":[455,5,455,7],\"els\":[\"0:9925\"]},{\"tk\":[455,24,455,25],\"els\":[\"0:9925\"]},{\"tk\":[456,22,456,23],\"els\":[\"0:9925\"]},{\"tk\":[456,24,456,26],\"els\":[\"0:9925\"]},{\"tk\":[459,21,459,22],\"els\":[\"0:9925\"]},{\"tk\":[460,5,460,11],\"els\":[\"0:9925\"]},{\"tk\":[460,12,460,13],\"els\":[\"0:9925\"]},{\"tk\":[460,14,460,42],\"els\":[\"0:9925\"]},{\"tk\":[461,8,461,35],\"els\":[\"0:9925\"]},{\"tk\":[461,36,461,41],\"els\":[\"0:9925\"]},{\"tk\":[461,55,461,58],\"els\":[\"0:9925\"]},{\"tk\":[461,58,461,59],\"els\":[\"0:9925\"]},{\"tk\":[461,59,461,60],\"els\":[\"0:9925\"]},{\"tk\":[464,5,464,11],\"els\":[\"0:9925\"]},{\"tk\":[464,12,464,13],\"els\":[\"0:9925\"]},{\"tk\":[464,14,464,42],\"els\":[\"0:9925\"]},{\"tk\":[465,8,465,35],\"els\":[\"0:9925\"]},{\"tk\":[465,36,465,41],\"els\":[\"0:9925\"]},{\"tk\":[468,3,468,5],\"els\":[\"0:9925\"]},{\"tk\":[468,23,468,24],\"els\":[\"0:9925\"]},{\"tk\":[468,25,468,27],\"els\":[\"0:9925\"]},{\"tk\":[469,5,469,11],\"els\":[\"0:9925\"]},{\"tk\":[469,12,469,14],\"els\":[\"0:9925\"]},{\"tk\":[469,15,469,16],\"els\":[\"0:9925\"]},{\"tk\":[473,3,473,26],\"els\":[\"0:9925#out:1\"]},{\"tk\":[473,27,473,43],\"els\":[\"0:9925#out:1\"]},{\"tk\":[473,43,473,44],\"els\":[\"0:9925#out:1\"]},{\"tk\":[473,44,473,45],\"els\":[\"0:9925#out:1\"]},{\"tk\":[473,47,473,48],\"els\":[\"0:9925#out:1\",\"0:9925\"]},{\"tk\":[473,49,473,52],\"els\":[\"0:9925\"]},{\"tk\":[473,52,473,53],\"els\":[\"0:9925\"]},{\"tk\":[473,53,473,54],\"els\":[\"0:9925\"]},{\"tk\":[474,3,474,26],\"els\":[\"0:9925#out:1\"]},{\"tk\":[474,27,474,43],\"els\":[\"0:9925#out:1\"]},{\"tk\":[474,43,474,44],\"els\":[\"0:9925#out:1\"]},{\"tk\":[474,44,474,45],\"els\":[\"0:9925#out:1\"]},{\"tk\":[474,47,474,48],\"els\":[\"0:9925#out:1\",\"0:9925\"]},{\"tk\":[474,49,474,52],\"els\":[\"0:9925\"]},{\"tk\":[474,52,474,53],\"els\":[\"0:9925\"]},{\"tk\":[474,53,474,54],\"els\":[\"0:9925\"]},{\"tk\":[477,3,477,26],\"els\":[\"0:9925#out:2\"]},{\"tk\":[477,27,477,43],\"els\":[\"0:9925#out:2\"]},{\"tk\":[477,44,477,45],\"els\":[\"0:9925#out:2\",\"0:9925\"]},{\"tk\":[477,46,477,52],\"els\":[\"0:9925\"]},{\"tk\":[482,3,482,26],\"els\":[\"0:9930:2#out:1\"]},{\"tk\":[482,27,482,34],\"els\":[\"0:9930:2#out:1\"]},{\"tk\":[482,35,482,36],\"els\":[\"0:9930:2#out:1\",\"0:9930:2\"]},{\"tk\":[482,38,482,61],\"els\":[\"0:9930:2\"]},{\"tk\":[482,62,482,78],\"els\":[\"0:9930:2\"]},{\"tk\":[482,79,482,81],\"els\":[\"0:9930:2\"]},{\"tk\":[483,5,483,6],\"els\":[\"0:9930:2\",\"0:9930:3\"]},{\"tk\":[488,3,488,5],\"els\":[\"0:9928\",\"0:9926\"]},{\"tk\":[488,7,488,30],\"els\":[\"0:9928\",\"0:9926\"]},{\"tk\":[488,31,488,38],\"els\":[\"0:9928\",\"0:9926\"]},{\"tk\":[492,5,492,28],\"els\":[\"0:9927\"]},{\"tk\":[492,29,492,32],\"els\":[\"0:9927\"]},{\"tk\":[492,32,492,33],\"els\":[\"0:9927\"]},{\"tk\":[492,33,492,34],\"els\":[\"0:9927\"]},{\"tk\":[492,36,492,37],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\"]},{\"tk\":[492,38,492,61],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\",\"0:9925#out:1\"]},{\"tk\":[492,62,492,78],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\",\"0:9925#out:1\"]},{\"tk\":[492,78,492,79],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\",\"0:9925#out:1\"]},{\"tk\":[492,79,492,80],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\",\"0:9925#out:1\"]},{\"tk\":[493,5,493,28],\"els\":[\"0:9927\"]},{\"tk\":[493,29,493,32],\"els\":[\"0:9927\"]},{\"tk\":[493,32,493,33],\"els\":[\"0:9927\"]},{\"tk\":[493,33,493,34],\"els\":[\"0:9927\"]},{\"tk\":[493,36,493,37],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\"]},{\"tk\":[493,38,493,61],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\",\"0:9925#out:1\"]},{\"tk\":[493,62,493,78],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\",\"0:9925#out:1\"]},{\"tk\":[493,78,493,79],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\",\"0:9925#out:1\"]},{\"tk\":[493,79,493,80],\"els\":[\"0:9927\",\"0:9928\",\"0:9926\",\"0:9925#out:1\"]},{\"tk\":[499,3,499,26],\"els\":[\"0:9530#out:1\"]},{\"tk\":[499,27,499,46],\"els\":[\"0:9530#out:1\"]},{\"tk\":[499,47,499,48],\"els\":[\"0:9530#out:1\",\"0:9530\"]},{\"tk\":[499,49,499,50],\"els\":[\"0:9530\"]},{\"tk\":[500,5,500,28],\"els\":[\"0:9530\"]},{\"tk\":[500,29,500,32],\"els\":[\"0:9530\"]},{\"tk\":[500,32,500,33],\"els\":[\"0:9530\"]},{\"tk\":[500,33,500,34],\"els\":[\"0:9530\"]},{\"tk\":[503,3,503,9],\"els\":[\"0:9636\"]},{\"tk\":[503,11,503,12],\"els\":[\"0:9636\"]},{\"tk\":[503,20,503,43],\"els\":[\"0:9636\"]},{\"tk\":[503,44,503,63],\"els\":[\"0:9636\"]},{\"tk\":[504,9,504,10],\"els\":[\"0:9636\"]},{\"tk\":[509,5,509,32],\"els\":[\"0:9646\",\"0:9637\",\"0:9636\",\"0:9639\"]},{\"tk\":[509,33,509,40],\"els\":[\"0:9646\",\"0:9637\",\"0:9636\",\"0:9639\"]},{\"tk\":[509,41,509,42],\"els\":[\"0:9646\",\"0:9637\",\"0:9636\",\"0:9639\"]},{\"tk\":[509,43,509,66],\"els\":[\"0:9646\",\"0:9637\",\"0:9636\",\"0:9639\"]},{\"tk\":[509,67,509,70],\"els\":[\"0:9646\",\"0:9637\",\"0:9636\",\"0:9639\"]},{\"tk\":[509,70,509,71],\"els\":[\"0:9646\",\"0:9637\",\"0:9636\",\"0:9639\"]},{\"tk\":[509,71,509,72],\"els\":[\"0:9646\",\"0:9637\",\"0:9636\",\"0:9639\"]},{\"tk\":[514,9,514,10],\"els\":[\"0:9636\"]},{\"tk\":[519,5,519,32],\"els\":[\"0:9722\",\"0:9719\",\"0:9636\",\"0:9721\"]},{\"tk\":[519,33,519,40],\"els\":[\"0:9722\",\"0:9719\",\"0:9636\",\"0:9721\"]},{\"tk\":[519,41,519,42],\"els\":[\"0:9722\",\"0:9719\",\"0:9636\",\"0:9721\"]},{\"tk\":[519,43,519,66],\"els\":[\"0:9722\",\"0:9719\",\"0:9636\",\"0:9721\"]},{\"tk\":[519,67,519,70],\"els\":[\"0:9722\",\"0:9719\",\"0:9636\",\"0:9721\"]},{\"tk\":[519,70,519,71],\"els\":[\"0:9722\",\"0:9719\",\"0:9636\",\"0:9721\"]},{\"tk\":[519,71,519,72],\"els\":[\"0:9722\",\"0:9719\",\"0:9636\",\"0:9721\"]},{\"tk\":[524,9,524,10],\"els\":[\"0:9636\"]},{\"tk\":[529,5,529,32],\"els\":[\"0:9741\",\"0:9738\",\"0:9636\",\"0:9740\"]},{\"tk\":[529,33,529,44],\"els\":[\"0:9741\",\"0:9738\",\"0:9636\",\"0:9740\"]},{\"tk\":[529,45,529,46],\"els\":[\"0:9741\",\"0:9738\",\"0:9636\",\"0:9740\"]},{\"tk\":[529,47,529,70],\"els\":[\"0:9741\",\"0:9738\",\"0:9636\",\"0:9740\"]},{\"tk\":[529,71,529,74],\"els\":[\"0:9741\",\"0:9738\",\"0:9636\",\"0:9740\"]},{\"tk\":[529,74,529,75],\"els\":[\"0:9741\",\"0:9738\",\"0:9636\",\"0:9740\"]},{\"tk\":[529,75,529,76],\"els\":[\"0:9741\",\"0:9738\",\"0:9636\",\"0:9740\"]},{\"tk\":[534,9,534,10],\"els\":[\"0:9636\"]},{\"tk\":[539,5,539,32],\"els\":[\"0:9745\",\"0:9742\",\"0:9636\",\"0:9744\"]},{\"tk\":[539,33,539,43],\"els\":[\"0:9745\",\"0:9742\",\"0:9636\",\"0:9744\"]},{\"tk\":[539,44,539,45],\"els\":[\"0:9745\",\"0:9742\",\"0:9636\",\"0:9744\"]},{\"tk\":[539,46,539,69],\"els\":[\"0:9745\",\"0:9742\",\"0:9636\",\"0:9744\"]},{\"tk\":[539,70,539,73],\"els\":[\"0:9745\",\"0:9742\",\"0:9636\",\"0:9744\"]},{\"tk\":[539,73,539,74],\"els\":[\"0:9745\",\"0:9742\",\"0:9636\",\"0:9744\"]},{\"tk\":[539,74,539,75],\"els\":[\"0:9745\",\"0:9742\",\"0:9636\",\"0:9744\"]},{\"tk\":[544,9,544,10],\"els\":[\"0:9636\"]},{\"tk\":[549,5,549,32],\"els\":[\"0:9753\",\"0:9750\",\"0:9636\",\"0:9752\"]},{\"tk\":[549,33,549,47],\"els\":[\"0:9753\",\"0:9750\",\"0:9636\",\"0:9752\"]},{\"tk\":[549,48,549,49],\"els\":[\"0:9753\",\"0:9750\",\"0:9636\",\"0:9752\"]},{\"tk\":[549,50,549,73],\"els\":[\"0:9753\",\"0:9750\",\"0:9636\",\"0:9752\"]},{\"tk\":[549,74,549,77],\"els\":[\"0:9753\",\"0:9750\",\"0:9636\",\"0:9752\"]},{\"tk\":[549,77,549,78],\"els\":[\"0:9753\",\"0:9750\",\"0:9636\",\"0:9752\"]},{\"tk\":[549,78,549,79],\"els\":[\"0:9753\",\"0:9750\",\"0:9636\",\"0:9752\"]},{\"tk\":[554,9,554,10],\"els\":[\"0:9636\"]},{\"tk\":[559,5,559,32],\"els\":[\"0:9757\",\"0:9754\",\"0:9636\",\"0:9756\"]},{\"tk\":[559,33,559,40],\"els\":[\"0:9757\",\"0:9754\",\"0:9636\",\"0:9756\"]},{\"tk\":[559,41,559,42],\"els\":[\"0:9757\",\"0:9754\",\"0:9636\",\"0:9756\"]},{\"tk\":[559,43,559,66],\"els\":[\"0:9757\",\"0:9754\",\"0:9636\",\"0:9756\"]},{\"tk\":[559,67,559,70],\"els\":[\"0:9757\",\"0:9754\",\"0:9636\",\"0:9756\"]},{\"tk\":[559,70,559,71],\"els\":[\"0:9757\",\"0:9754\",\"0:9636\",\"0:9756\"]},{\"tk\":[559,71,559,72],\"els\":[\"0:9757\",\"0:9754\",\"0:9636\",\"0:9756\"]},{\"tk\":[564,9,564,10],\"els\":[\"0:9636\"]},{\"tk\":[569,5,569,32],\"els\":[\"0:9761\",\"0:9758\",\"0:9636\",\"0:9760\"]},{\"tk\":[569,33,569,46],\"els\":[\"0:9761\",\"0:9758\",\"0:9636\",\"0:9760\"]},{\"tk\":[569,47,569,48],\"els\":[\"0:9761\",\"0:9758\",\"0:9636\",\"0:9760\"]},{\"tk\":[569,49,569,72],\"els\":[\"0:9761\",\"0:9758\",\"0:9636\",\"0:9760\"]},{\"tk\":[569,73,569,76],\"els\":[\"0:9761\",\"0:9758\",\"0:9636\",\"0:9760\"]},{\"tk\":[569,76,569,77],\"els\":[\"0:9761\",\"0:9758\",\"0:9636\",\"0:9760\"]},{\"tk\":[569,77,569,78],\"els\":[\"0:9761\",\"0:9758\",\"0:9636\",\"0:9760\"]},{\"tk\":[574,9,574,10],\"els\":[\"0:9636\"]},{\"tk\":[579,5,579,32],\"els\":[\"0:9765\",\"0:9762\",\"0:9636\",\"0:9764\"]},{\"tk\":[579,33,579,38],\"els\":[\"0:9765\",\"0:9762\",\"0:9636\",\"0:9764\"]},{\"tk\":[579,39,579,40],\"els\":[\"0:9765\",\"0:9762\",\"0:9636\",\"0:9764\"]},{\"tk\":[579,41,579,64],\"els\":[\"0:9765\",\"0:9762\",\"0:9636\",\"0:9764\"]},{\"tk\":[579,65,579,68],\"els\":[\"0:9765\",\"0:9762\",\"0:9636\",\"0:9764\"]},{\"tk\":[579,68,579,69],\"els\":[\"0:9765\",\"0:9762\",\"0:9636\",\"0:9764\"]},{\"tk\":[579,69,579,70],\"els\":[\"0:9765\",\"0:9762\",\"0:9636\",\"0:9764\"]},{\"tk\":[584,9,584,10],\"els\":[\"0:9636\"]},{\"tk\":[587,9,587,11],\"els\":[\"0:9636\"]},{\"tk\":[592,5,592,32],\"els\":[\"0:9749\",\"0:9746\",\"0:9636\",\"0:9748\"]},{\"tk\":[592,33,592,47],\"els\":[\"0:9749\",\"0:9746\",\"0:9636\",\"0:9748\"]},{\"tk\":[592,48,592,49],\"els\":[\"0:9749\",\"0:9746\",\"0:9636\",\"0:9748\"]},{\"tk\":[592,50,592,73],\"els\":[\"0:9749\",\"0:9746\",\"0:9636\",\"0:9748\"]},{\"tk\":[592,74,592,77],\"els\":[\"0:9749\",\"0:9746\",\"0:9636\",\"0:9748\"]},{\"tk\":[592,77,592,78],\"els\":[\"0:9749\",\"0:9746\",\"0:9636\",\"0:9748\"]},{\"tk\":[592,78,592,79],\"els\":[\"0:9749\",\"0:9746\",\"0:9636\",\"0:9748\"]},{\"tk\":[597,9,597,11],\"els\":[\"0:9636\"]},{\"tk\":[602,5,602,7],\"els\":[\"0:9691\"]},{\"tk\":[602,8,602,9],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[602,10,602,33],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[602,34,602,37],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[602,37,602,38],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[602,38,602,39],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[603,5,603,7],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[603,9,603,11],\"els\":[\"0:9691\"]},{\"tk\":[603,12,603,13],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[603,14,603,18],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[605,7,605,30],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[605,31,605,43],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[605,44,605,45],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[605,46,605,50],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[606,12,606,14],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[606,16,606,18],\"els\":[\"0:9691\"]},{\"tk\":[606,19,606,20],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[606,21,606,26],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[608,7,608,30],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[608,31,608,43],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[608,44,608,45],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[608,46,608,51],\"els\":[\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[611,7,611,30],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[611,31,611,43],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[611,44,611,45],\"els\":[\"0:9691#out:1\",\"0:9691\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[611,46,611,48],\"els\":[\"0:9691\"]},{\"tk\":[617,5,617,32],\"els\":[\"0:9690\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[617,33,617,42],\"els\":[\"0:9690\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[617,43,617,44],\"els\":[\"0:9690\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[617,45,617,68],\"els\":[\"0:9690\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[617,69,617,81],\"els\":[\"0:9690\",\"0:9687\",\"0:9636\",\"0:9689\"]},{\"tk\":[622,9,622,11],\"els\":[\"0:9636\"]},{\"tk\":[627,5,627,32],\"els\":[\"0:9695\",\"0:9692\",\"0:9636\",\"0:9694\"]},{\"tk\":[627,33,627,41],\"els\":[\"0:9695\",\"0:9692\",\"0:9636\",\"0:9694\"]},{\"tk\":[627,42,627,43],\"els\":[\"0:9695\",\"0:9692\",\"0:9636\",\"0:9694\"]},{\"tk\":[627,44,627,67],\"els\":[\"0:9695\",\"0:9692\",\"0:9636\",\"0:9694\"]},{\"tk\":[627,68,627,71],\"els\":[\"0:9695\",\"0:9692\",\"0:9636\",\"0:9694\"]},{\"tk\":[627,71,627,72],\"els\":[\"0:9695\",\"0:9692\",\"0:9636\",\"0:9694\"]},{\"tk\":[627,72,627,73],\"els\":[\"0:9695\",\"0:9692\",\"0:9636\",\"0:9694\"]},{\"tk\":[632,9,632,11],\"els\":[\"0:9636\"]},{\"tk\":[637,5,637,32],\"els\":[\"0:9699\",\"0:9696\",\"0:9636\",\"0:9698\"]},{\"tk\":[637,33,637,42],\"els\":[\"0:9699\",\"0:9696\",\"0:9636\",\"0:9698\"]},{\"tk\":[637,43,637,44],\"els\":[\"0:9699\",\"0:9696\",\"0:9636\",\"0:9698\"]},{\"tk\":[637,45,637,68],\"els\":[\"0:9699\",\"0:9696\",\"0:9636\",\"0:9698\"]},{\"tk\":[637,69,637,72],\"els\":[\"0:9699\",\"0:9696\",\"0:9636\",\"0:9698\"]},{\"tk\":[637,72,637,73],\"els\":[\"0:9699\",\"0:9696\",\"0:9636\",\"0:9698\"]},{\"tk\":[637,73,637,74],\"els\":[\"0:9699\",\"0:9696\",\"0:9636\",\"0:9698\"]},{\"tk\":[642,9,642,11],\"els\":[\"0:9636\"]},{\"tk\":[647,5,647,32],\"els\":[\"0:9703\",\"0:9700\",\"0:9636\",\"0:9702\"]},{\"tk\":[647,33,647,42],\"els\":[\"0:9703\",\"0:9700\",\"0:9636\",\"0:9702\"]},{\"tk\":[647,43,647,44],\"els\":[\"0:9703\",\"0:9700\",\"0:9636\",\"0:9702\"]},{\"tk\":[647,45,647,68],\"els\":[\"0:9703\",\"0:9700\",\"0:9636\",\"0:9702\"]},{\"tk\":[647,69,647,72],\"els\":[\"0:9703\",\"0:9700\",\"0:9636\",\"0:9702\"]},{\"tk\":[647,72,647,73],\"els\":[\"0:9703\",\"0:9700\",\"0:9636\",\"0:9702\"]},{\"tk\":[647,73,647,74],\"els\":[\"0:9703\",\"0:9700\",\"0:9636\",\"0:9702\"]},{\"tk\":[652,9,652,11],\"els\":[\"0:9636\"]},{\"tk\":[657,5,657,7],\"els\":[\"0:9691\"]},{\"tk\":[657,8,657,9],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[657,10,657,33],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[657,34,657,37],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[657,37,657,38],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[657,38,657,39],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[658,5,658,7],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[658,9,658,11],\"els\":[\"0:9691\"]},{\"tk\":[658,12,658,13],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[658,14,658,18],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[660,7,660,30],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[660,31,660,43],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[660,44,660,45],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[660,46,660,50],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[661,12,661,14],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[661,16,661,18],\"els\":[\"0:9691\"]},{\"tk\":[661,19,661,20],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[661,21,661,26],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[663,7,663,30],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[663,31,663,43],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[663,44,663,45],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[663,46,663,51],\"els\":[\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[666,7,666,30],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[666,31,666,43],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[666,44,666,45],\"els\":[\"0:9708#out:1\",\"0:9708\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[666,46,666,48],\"els\":[\"0:9691\"]},{\"tk\":[672,5,672,32],\"els\":[\"0:9707\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[672,33,672,38],\"els\":[\"0:9707\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[672,39,672,40],\"els\":[\"0:9707\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[672,41,672,64],\"els\":[\"0:9707\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[672,65,672,77],\"els\":[\"0:9707\",\"0:9704\",\"0:9636\",\"0:9706\"]},{\"tk\":[677,9,677,11],\"els\":[\"0:9636\"]},{\"tk\":[682,5,682,7],\"els\":[\"0:9691\"]},{\"tk\":[682,8,682,9],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[682,10,682,33],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[682,34,682,37],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[682,37,682,38],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[682,38,682,39],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[683,5,683,7],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[683,9,683,11],\"els\":[\"0:9691\"]},{\"tk\":[683,12,683,13],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[683,14,683,18],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[685,7,685,30],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[685,31,685,43],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[685,44,685,45],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[685,46,685,50],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[686,12,686,14],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[686,16,686,18],\"els\":[\"0:9691\"]},{\"tk\":[686,19,686,20],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[686,21,686,27],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[688,7,688,30],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[688,31,688,43],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[688,44,688,45],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[688,46,688,52],\"els\":[\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[691,7,691,30],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[691,31,691,43],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[691,44,691,45],\"els\":[\"0:9713#out:1\",\"0:9713\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[691,46,691,48],\"els\":[\"0:9691\"]},{\"tk\":[697,5,697,32],\"els\":[\"0:9712\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[697,33,697,40],\"els\":[\"0:9712\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[697,41,697,42],\"els\":[\"0:9712\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[697,43,697,66],\"els\":[\"0:9712\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[697,67,697,79],\"els\":[\"0:9712\",\"0:9709\",\"0:9636\",\"0:9711\"]},{\"tk\":[702,9,702,11],\"els\":[\"0:9636\"]},{\"tk\":[707,5,707,7],\"els\":[\"0:9691\"]},{\"tk\":[707,8,707,9],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[707,10,707,33],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[707,34,707,37],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[707,37,707,38],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[707,38,707,39],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[708,5,708,7],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[708,9,708,11],\"els\":[\"0:9691\"]},{\"tk\":[708,12,708,13],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[708,14,708,18],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[710,7,710,30],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[710,31,710,43],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[710,44,710,45],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[710,46,710,50],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[711,12,711,14],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[711,16,711,18],\"els\":[\"0:9691\"]},{\"tk\":[711,19,711,20],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[711,21,711,26],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[713,7,713,30],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[713,31,713,43],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[713,44,713,45],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[713,46,713,51],\"els\":[\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[716,7,716,30],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[716,31,716,43],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[716,44,716,45],\"els\":[\"0:9718#out:1\",\"0:9718\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[716,46,716,48],\"els\":[\"0:9691\"]},{\"tk\":[722,5,722,32],\"els\":[\"0:9717\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[722,33,722,42],\"els\":[\"0:9717\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[722,43,722,44],\"els\":[\"0:9717\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[722,45,722,68],\"els\":[\"0:9717\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[722,69,722,81],\"els\":[\"0:9717\",\"0:9714\",\"0:9636\",\"0:9716\"]},{\"tk\":[727,9,727,11],\"els\":[\"0:9636\"]},{\"tk\":[732,5,732,7],\"els\":[\"0:9691\"]},{\"tk\":[732,8,732,9],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[732,10,732,33],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[732,34,732,37],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[732,37,732,38],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[732,38,732,39],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[733,5,733,7],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[733,9,733,11],\"els\":[\"0:9691\"]},{\"tk\":[733,12,733,13],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[733,14,733,18],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[735,7,735,30],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[735,31,735,44],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[735,45,735,46],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[735,47,735,51],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[736,12,736,14],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[736,16,736,18],\"els\":[\"0:9691\"]},{\"tk\":[736,19,736,20],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[736,21,736,25],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[738,7,738,30],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[738,31,738,44],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[738,45,738,46],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[738,47,738,51],\"els\":[\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[741,7,741,30],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[741,31,741,44],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[741,45,741,46],\"els\":[\"0:9727#out:1\",\"0:9727\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[741,47,741,49],\"els\":[\"0:9691\"]},{\"tk\":[747,5,747,32],\"els\":[\"0:9726\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[747,33,747,52],\"els\":[\"0:9726\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[747,53,747,54],\"els\":[\"0:9726\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[748,7,748,30],\"els\":[\"0:9726\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[748,31,748,44],\"els\":[\"0:9726\",\"0:9723\",\"0:9636\",\"0:9725\"]},{\"tk\":[753,9,753,11],\"els\":[\"0:9636\"]},{\"tk\":[758,5,758,7],\"els\":[\"0:9691\"]},{\"tk\":[758,8,758,9],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[758,10,758,33],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[758,34,758,37],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[758,37,758,38],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[758,38,758,39],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[759,5,759,7],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[759,9,759,11],\"els\":[\"0:9691\"]},{\"tk\":[759,12,759,13],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[759,14,759,18],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[761,7,761,30],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[761,31,761,43],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[761,44,761,45],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[761,46,761,50],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[762,12,762,14],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[762,16,762,18],\"els\":[\"0:9691\"]},{\"tk\":[762,19,762,20],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[762,21,762,25],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[764,7,764,30],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[764,31,764,43],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[764,44,764,45],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[764,46,764,50],\"els\":[\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[767,7,767,30],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[767,31,767,43],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[767,44,767,45],\"els\":[\"0:9732#out:1\",\"0:9732\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[767,46,767,48],\"els\":[\"0:9691\"]},{\"tk\":[773,5,773,32],\"els\":[\"0:9731\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[773,33,773,51],\"els\":[\"0:9731\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[773,52,773,53],\"els\":[\"0:9731\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[774,7,774,30],\"els\":[\"0:9731\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[774,31,774,43],\"els\":[\"0:9731\",\"0:9728\",\"0:9636\",\"0:9730\"]},{\"tk\":[779,9,779,11],\"els\":[\"0:9636\"]},{\"tk\":[784,5,784,7],\"els\":[\"0:9691\"]},{\"tk\":[784,8,784,9],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[784,10,784,33],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[784,34,784,37],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[784,37,784,38],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[784,38,784,39],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[785,5,785,7],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[785,9,785,11],\"els\":[\"0:9691\"]},{\"tk\":[785,12,785,13],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[785,14,785,18],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[787,7,787,30],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[787,31,787,41],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[787,42,787,43],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[787,44,787,48],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[788,12,788,14],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[788,16,788,18],\"els\":[\"0:9691\"]},{\"tk\":[788,19,788,20],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[788,21,788,26],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[790,7,790,30],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[790,31,790,41],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[790,42,790,43],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[790,44,790,49],\"els\":[\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[793,7,793,30],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[793,31,793,41],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[793,42,793,43],\"els\":[\"0:9737#out:1\",\"0:9737\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[793,44,793,46],\"els\":[\"0:9691\"]},{\"tk\":[799,5,799,32],\"els\":[\"0:9736\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[799,33,799,50],\"els\":[\"0:9736\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[799,51,799,52],\"els\":[\"0:9736\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[800,7,800,30],\"els\":[\"0:9736\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[800,31,800,41],\"els\":[\"0:9736\",\"0:9733\",\"0:9636\",\"0:9735\"]},{\"tk\":[805,9,805,11],\"els\":[\"0:9636\"]},{\"tk\":[810,5,810,28],\"els\":[\"0:9661#out:1\"]},{\"tk\":[810,29,810,47],\"els\":[\"0:9661#out:1\"]},{\"tk\":[810,48,810,49],\"els\":[\"0:9661#out:1\",\"0:9661\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[810,50,810,51],\"els\":[\"0:9661\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[811,7,811,30],\"els\":[\"0:9661\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[811,31,811,34],\"els\":[\"0:9661\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[811,34,811,35],\"els\":[\"0:9661\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[811,35,811,36],\"els\":[\"0:9661\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[816,5,816,28],\"els\":[\"0:9665#out:1\"]},{\"tk\":[816,29,816,40],\"els\":[\"0:9665#out:1\"]},{\"tk\":[816,41,816,42],\"els\":[\"0:9665#out:1\",\"0:9665\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[817,7,817,30],\"els\":[\"0:9665\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[817,31,817,49],\"els\":[\"0:9665\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[817,50,817,51],\"els\":[\"0:9665\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[817,52,817,58],\"els\":[\"0:9665\",\"0:9655\",\"0:9636\",\"0:9657\",\"0:9667\"]},{\"tk\":[822,5,822,28],\"els\":[\"0:9673#out:1\"]},{\"tk\":[822,29,822,44],\"els\":[\"0:9673#out:1\"]},{\"tk\":[822,45,822,46],\"els\":[\"0:9673#out:1\",\"0:9673\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[823,7,823,30],\"els\":[\"0:9665#out:1\",\"0:9673\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[823,31,823,42],\"els\":[\"0:9665#out:1\",\"0:9673\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[823,43,823,45],\"els\":[\"0:9673\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[823,46,823,47],\"els\":[\"0:9673\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[826,5,826,28],\"els\":[\"0:9671#out:1\"]},{\"tk\":[826,29,826,48],\"els\":[\"0:9671#out:1\"]},{\"tk\":[826,49,826,50],\"els\":[\"0:9671#out:1\",\"0:9671\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[826,51,826,52],\"els\":[\"0:9671\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[827,7,827,30],\"els\":[\"0:9671\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[827,31,827,46],\"els\":[\"0:9671\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[830,5,830,32],\"els\":[\"0:9658\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[830,33,830,40],\"els\":[\"0:9658\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[830,41,830,42],\"els\":[\"0:9658\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[831,7,831,30],\"els\":[\"0:9658\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[831,31,831,50],\"els\":[\"0:9658\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[836,5,836,28],\"els\":[\"0:9666#out:1\"]},{\"tk\":[836,29,836,40],\"els\":[\"0:9666#out:1\"]},{\"tk\":[836,41,836,42],\"els\":[\"0:9666#out:1\",\"0:9666\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[837,7,837,30],\"els\":[\"0:9666\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[837,31,837,49],\"els\":[\"0:9666\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[837,50,837,51],\"els\":[\"0:9666\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[837,52,837,56],\"els\":[\"0:9666\",\"0:9655\",\"0:9636\",\"0:9657\",\"0:9668\"]},{\"tk\":[842,5,842,28],\"els\":[\"0:9674#out:1\"]},{\"tk\":[842,29,842,45],\"els\":[\"0:9674#out:1\"]},{\"tk\":[842,46,842,47],\"els\":[\"0:9674#out:1\",\"0:9674\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[843,7,843,30],\"els\":[\"0:9666#out:1\",\"0:9674\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[843,31,843,42],\"els\":[\"0:9666#out:1\",\"0:9674\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[843,43,843,45],\"els\":[\"0:9674\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[843,46,843,47],\"els\":[\"0:9674\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[846,5,846,28],\"els\":[\"0:9672#out:1\"]},{\"tk\":[846,29,846,50],\"els\":[\"0:9672#out:1\"]},{\"tk\":[846,51,846,52],\"els\":[\"0:9672#out:1\",\"0:9672\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[846,53,846,54],\"els\":[\"0:9672\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[847,7,847,30],\"els\":[\"0:9672\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[847,31,847,47],\"els\":[\"0:9672\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[850,5,850,32],\"els\":[\"0:9659\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[850,33,850,40],\"els\":[\"0:9659\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[850,41,850,42],\"els\":[\"0:9659\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[851,7,851,30],\"els\":[\"0:9659\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[851,31,851,52],\"els\":[\"0:9659\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[856,5,856,28],\"els\":[\"0:9664#out:1\"]},{\"tk\":[856,29,856,39],\"els\":[\"0:9664#out:1\"]},{\"tk\":[856,40,856,41],\"els\":[\"0:9664#out:1\",\"0:9664\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[857,7,857,30],\"els\":[\"0:9664\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[857,31,857,49],\"els\":[\"0:9664\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[857,50,857,51],\"els\":[\"0:9664\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[857,52,857,54],\"els\":[\"0:9664\",\"0:9655\",\"0:9636\",\"0:9657\",\"0:9669\"]},{\"tk\":[860,5,860,28],\"els\":[\"0:10053#out:1\"]},{\"tk\":[860,29,860,38],\"els\":[\"0:10053#out:1\"]},{\"tk\":[860,39,860,40],\"els\":[\"0:10053#out:1\",\"0:10053\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[861,7,861,34],\"els\":[\"0:10053\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[861,35,861,53],\"els\":[\"0:10053\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[864,5,864,28],\"els\":[\"0:10054#out:1\"]},{\"tk\":[864,29,864,47],\"els\":[\"0:10054#out:1\"]},{\"tk\":[864,48,864,49],\"els\":[\"0:10054#out:1\",\"0:10054\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[865,8,865,31],\"els\":[\"0:10054\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[865,32,865,41],\"els\":[\"0:10054\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[865,42,865,44],\"els\":[\"0:10054\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[865,45,865,68],\"els\":[\"0:10054\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[865,69,865,79],\"els\":[\"0:10054\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[868,5,868,7],\"els\":[\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[868,9,868,32],\"els\":[\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[868,33,868,51],\"els\":[\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[870,7,870,30],\"els\":[\"0:10055#out:1\"]},{\"tk\":[870,31,870,37],\"els\":[\"0:10055#out:1\"]},{\"tk\":[870,38,870,39],\"els\":[\"0:10055#out:1\",\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[870,40,870,41],\"els\":[\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[871,9,871,32],\"els\":[\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[871,33,871,43],\"els\":[\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[874,7,874,30],\"els\":[\"0:10058#out:1\"]},{\"tk\":[874,31,874,44],\"els\":[\"0:10058#out:1\"]},{\"tk\":[874,45,874,46],\"els\":[\"0:10058#out:1\",\"0:10058\",\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[875,9,875,36],\"els\":[\"0:10058\",\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[875,37,875,55],\"els\":[\"0:10058\",\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[878,7,878,30],\"els\":[\"0:10055#out:1\"]},{\"tk\":[878,31,878,37],\"els\":[\"0:10055#out:1\"]},{\"tk\":[878,38,878,39],\"els\":[\"0:10055#out:1\",\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[878,40,878,63],\"els\":[\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[878,64,878,77],\"els\":[\"0:10055\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[884,5,884,32],\"els\":[\"0:9660\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[884,33,884,51],\"els\":[\"0:9660\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[884,52,884,53],\"els\":[\"0:9660\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[885,7,885,30],\"els\":[\"0:9660\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[885,31,885,37],\"els\":[\"0:9660\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[888,5,888,32],\"els\":[\"0:10053\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[888,33,888,51],\"els\":[\"0:10053\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[888,52,888,53],\"els\":[\"0:10053\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[889,7,889,30],\"els\":[\"0:10053\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[889,31,889,41],\"els\":[\"0:10053\",\"0:9655\",\"0:9636\",\"0:9657\"]},{\"tk\":[909,3,909,26],\"els\":[\"0:9939#out:1\"]},{\"tk\":[909,27,909,38],\"els\":[\"0:9939#out:1\"]},{\"tk\":[909,39,909,40],\"els\":[\"0:9939#out:1\",\"0:9939\"]},{\"tk\":[910,5,910,32],\"els\":[\"0:9939\"]},{\"tk\":[910,33,910,51],\"els\":[\"0:9939\"]},{\"tk\":[913,15,913,16],\"els\":[\"0:9938:355\"]},{\"tk\":[913,17,913,22],\"els\":[\"0:9938:355\"]},{\"tk\":[914,3,914,5],\"els\":[\"0:9938:355\"]},{\"tk\":[914,7,914,30],\"els\":[\"0:9938:355\"]},{\"tk\":[914,31,914,42],\"els\":[\"0:9938:355\"]},{\"tk\":[915,7,915,8],\"els\":[\"0:9938:355\"]},{\"tk\":[915,9,915,11],\"els\":[\"0:9938:355\"]},{\"tk\":[917,7,917,8],\"els\":[\"0:9938:355\"]},{\"tk\":[917,9,917,10],\"els\":[\"0:9938:355\"]},{\"tk\":[920,3,920,23],\"els\":[\"0:9938:355\"]},{\"tk\":[920,37,920,38],\"els\":[\"0:9938:355\"]},{\"tk\":[921,3,921,25],\"els\":[\"0:9938:355\"]},{\"tk\":[921,39,921,40],\"els\":[\"0:9938:355\"]},{\"tk\":[921,40,921,41],\"els\":[\"0:9938:355\"]},{\"tk\":[921,52,921,53],\"els\":[\"0:9938:355\"]},{\"tk\":[921,54,921,57],\"els\":[\"0:9938:355\"]},{\"tk\":[926,3,926,26],\"els\":[\"0:9940#out:1\"]},{\"tk\":[926,27,926,30],\"els\":[\"0:9940#out:1\"]},{\"tk\":[926,31,926,32],\"els\":[\"0:9940#out:1\",\"0:9940\"]},{\"tk\":[926,33,926,34],\"els\":[\"0:9940\"]},{\"tk\":[926,34,926,57],\"els\":[\"0:9940\"]},{\"tk\":[926,58,926,69],\"els\":[\"0:9940\"]},{\"tk\":[929,3,929,30],\"els\":[\"0:9939\"]},{\"tk\":[929,31,929,49],\"els\":[\"0:9939\"]},{\"tk\":[929,50,929,51],\"els\":[\"0:9939\"]},{\"tk\":[929,52,929,75],\"els\":[\"0:9939\"]},{\"tk\":[929,76,929,79],\"els\":[\"0:9939\"]},{\"tk\":[1530,5,1530,32],\"els\":[\"0:9287\"]},{\"tk\":[1530,33,1530,40],\"els\":[\"0:9287\"]},{\"tk\":[1530,41,1530,42],\"els\":[\"0:9287\"]},{\"tk\":[1530,43,1530,47],\"els\":[\"0:9287\"]},{\"tk\":[1533,5,1533,32],\"els\":[\"0:9288\"]},{\"tk\":[1533,33,1533,44],\"els\":[\"0:9288\"]},{\"tk\":[1533,45,1533,46],\"els\":[\"0:9288\"]},{\"tk\":[1533,47,1533,51],\"els\":[\"0:9288\"]},{\"tk\":[1536,5,1536,32],\"els\":[\"0:9289\"]},{\"tk\":[1536,33,1536,43],\"els\":[\"0:9289\"]},{\"tk\":[1536,44,1536,45],\"els\":[\"0:9289\"]},{\"tk\":[1536,46,1536,50],\"els\":[\"0:9289\"]},{\"tk\":[1539,5,1539,32],\"els\":[\"0:9290\"]},{\"tk\":[1539,33,1539,47],\"els\":[\"0:9290\"]},{\"tk\":[1539,48,1539,49],\"els\":[\"0:9290\"]},{\"tk\":[1539,50,1539,54],\"els\":[\"0:9290\"]},{\"tk\":[1542,5,1542,32],\"els\":[\"0:9291\"]},{\"tk\":[1542,33,1542,40],\"els\":[\"0:9291\"]},{\"tk\":[1542,41,1542,42],\"els\":[\"0:9291\"]},{\"tk\":[1542,43,1542,47],\"els\":[\"0:9291\"]},{\"tk\":[1545,5,1545,32],\"els\":[\"0:9292\"]},{\"tk\":[1545,33,1545,40],\"els\":[\"0:9292\"]},{\"tk\":[1545,41,1545,42],\"els\":[\"0:9292\"]},{\"tk\":[1545,43,1545,47],\"els\":[\"0:9292\"]},{\"tk\":[1548,5,1548,32],\"els\":[\"0:9295\"]},{\"tk\":[1548,33,1548,38],\"els\":[\"0:9295\"]},{\"tk\":[1548,39,1548,40],\"els\":[\"0:9295\"]},{\"tk\":[1548,41,1548,45],\"els\":[\"0:9295\"]},{\"tk\":[1551,5,1551,32],\"els\":[\"0:9297\"]},{\"tk\":[1551,33,1551,40],\"els\":[\"0:9297\"]},{\"tk\":[1551,41,1551,42],\"els\":[\"0:9297\"]},{\"tk\":[1551,43,1551,47],\"els\":[\"0:9297\"]},{\"tk\":[1554,5,1554,32],\"els\":[\"0:9303\"]},{\"tk\":[1554,33,1554,47],\"els\":[\"0:9303\"]},{\"tk\":[1554,48,1554,49],\"els\":[\"0:9303\"]},{\"tk\":[1554,50,1554,54],\"els\":[\"0:9303\"]},{\"tk\":[1557,5,1557,32],\"els\":[\"0:9601\"]},{\"tk\":[1557,33,1557,42],\"els\":[\"0:9601\"]},{\"tk\":[1557,43,1557,44],\"els\":[\"0:9601\"]},{\"tk\":[1557,45,1557,49],\"els\":[\"0:9601\"]},{\"tk\":[1560,5,1560,32],\"els\":[\"0:9602\"]},{\"tk\":[1560,33,1560,41],\"els\":[\"0:9602\"]},{\"tk\":[1560,42,1560,43],\"els\":[\"0:9602\"]},{\"tk\":[1560,44,1560,50],\"els\":[\"0:9602\"]},{\"tk\":[1563,5,1563,32],\"els\":[\"0:9603\"]},{\"tk\":[1563,33,1563,42],\"els\":[\"0:9603\"]},{\"tk\":[1563,43,1563,44],\"els\":[\"0:9603\"]},{\"tk\":[1563,45,1563,52],\"els\":[\"0:9603\"]},{\"tk\":[1566,5,1566,32],\"els\":[\"0:9604\"]},{\"tk\":[1566,33,1566,42],\"els\":[\"0:9604\"]},{\"tk\":[1566,43,1566,44],\"els\":[\"0:9604\"]},{\"tk\":[1566,45,1566,50],\"els\":[\"0:9604\"]},{\"tk\":[1569,5,1569,32],\"els\":[\"0:9605\"]},{\"tk\":[1569,33,1569,38],\"els\":[\"0:9605\"]},{\"tk\":[1569,39,1569,40],\"els\":[\"0:9605\"]},{\"tk\":[1569,41,1569,45],\"els\":[\"0:9605\"]},{\"tk\":[1572,5,1572,32],\"els\":[\"0:9606\"]},{\"tk\":[1572,33,1572,40],\"els\":[\"0:9606\"]},{\"tk\":[1572,41,1572,42],\"els\":[\"0:9606\"]},{\"tk\":[1572,43,1572,48],\"els\":[\"0:9606\"]},{\"tk\":[1575,5,1575,32],\"els\":[\"0:9607\"]},{\"tk\":[1575,33,1575,42],\"els\":[\"0:9607\"]},{\"tk\":[1575,43,1575,44],\"els\":[\"0:9607\"]},{\"tk\":[1575,45,1575,49],\"els\":[\"0:9607\"]},{\"tk\":[1578,5,1578,32],\"els\":[\"0:9608\"]},{\"tk\":[1578,33,1578,52],\"els\":[\"0:9608\"]},{\"tk\":[1578,53,1578,54],\"els\":[\"0:9608\"]},{\"tk\":[1578,55,1578,59],\"els\":[\"0:9608\"]},{\"tk\":[1581,5,1581,32],\"els\":[\"0:9609\"]},{\"tk\":[1581,33,1581,51],\"els\":[\"0:9609\"]},{\"tk\":[1581,52,1581,53],\"els\":[\"0:9609\"]},{\"tk\":[1581,54,1581,58],\"els\":[\"0:9609\"]},{\"tk\":[1584,5,1584,32],\"els\":[\"0:9610\"]},{\"tk\":[1584,33,1584,50],\"els\":[\"0:9610\"]},{\"tk\":[1584,51,1584,52],\"els\":[\"0:9610\"]},{\"tk\":[1584,53,1584,58],\"els\":[\"0:9610\"]},{\"tk\":[1587,5,1587,32],\"els\":[\"0:9308\"]},{\"tk\":[1587,33,1587,51],\"els\":[\"0:9308\"]},{\"tk\":[1587,52,1587,53],\"els\":[\"0:9308\"]},{\"tk\":[1587,54,1587,58],\"els\":[\"0:9308\"]},{\"tk\":[1590,5,1590,32],\"els\":[\"0:9309\"]},{\"tk\":[1590,33,1590,46],\"els\":[\"0:9309\"]},{\"tk\":[1590,47,1590,48],\"els\":[\"0:9309\"]},{\"tk\":[1590,49,1590,53],\"els\":[\"0:9309\"]},{\"tk\":[1593,5,1593,32],\"els\":[\"0:9310\"]},{\"tk\":[1593,33,1593,40],\"els\":[\"0:9310\"]},{\"tk\":[1593,41,1593,42],\"els\":[\"0:9310\"]},{\"tk\":[1593,43,1593,47],\"els\":[\"0:9310\"]},{\"tk\":[1596,5,1596,32],\"els\":[\"0:9286\"]},{\"tk\":[1596,33,1596,35],\"els\":[\"0:9286\"]},{\"tk\":[1596,36,1596,37],\"els\":[\"0:9286\"]},{\"tk\":[1596,38,1596,42],\"els\":[\"0:9286\"]},{\"tk\":[1599,5,1599,32],\"els\":[\"0:9293\"]},{\"tk\":[1599,33,1599,35],\"els\":[\"0:9293\"]},{\"tk\":[1599,36,1599,37],\"els\":[\"0:9293\"]},{\"tk\":[1599,38,1599,42],\"els\":[\"0:9293\"]},{\"tk\":[1602,5,1602,32],\"els\":[\"0:9294\"]},{\"tk\":[1602,33,1602,35],\"els\":[\"0:9294\"]},{\"tk\":[1602,36,1602,37],\"els\":[\"0:9294\"]},{\"tk\":[1602,38,1602,42],\"els\":[\"0:9294\"]},{\"tk\":[1605,5,1605,32],\"els\":[\"0:9296\"]},{\"tk\":[1605,33,1605,37],\"els\":[\"0:9296\"]},{\"tk\":[1605,38,1605,39],\"els\":[\"0:9296\"]},{\"tk\":[1605,40,1605,44],\"els\":[\"0:9296\"]},{\"tk\":[1608,5,1608,32],\"els\":[\"0:9298\"]},{\"tk\":[1608,33,1608,34],\"els\":[\"0:9298\"]},{\"tk\":[1608,35,1608,36],\"els\":[\"0:9298\"]},{\"tk\":[1608,37,1608,41],\"els\":[\"0:9298\"]},{\"tk\":[1611,5,1611,32],\"els\":[\"0:9299\"]},{\"tk\":[1611,33,1611,34],\"els\":[\"0:9299\"]},{\"tk\":[1611,35,1611,36],\"els\":[\"0:9299\"]},{\"tk\":[1611,37,1611,41],\"els\":[\"0:9299\"]},{\"tk\":[1614,5,1614,32],\"els\":[\"0:9305\"]},{\"tk\":[1614,33,1614,42],\"els\":[\"0:9305\"]},{\"tk\":[1614,43,1614,44],\"els\":[\"0:9305\"]},{\"tk\":[1614,45,1614,49],\"els\":[\"0:9305\"]},{\"tk\":[1617,5,1617,32],\"els\":[\"0:9306\"]},{\"tk\":[1617,33,1617,43],\"els\":[\"0:9306\"]},{\"tk\":[1617,44,1617,45],\"els\":[\"0:9306\"]},{\"tk\":[1617,46,1617,50],\"els\":[\"0:9306\"]},{\"tk\":[1620,5,1620,32],\"els\":[\"0:9307\"]},{\"tk\":[1620,33,1620,43],\"els\":[\"0:9307\"]},{\"tk\":[1620,44,1620,45],\"els\":[\"0:9307\"]},{\"tk\":[1620,46,1620,50],\"els\":[\"0:9307\"]},{\"tk\":[1633,5,1633,32],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1633,32,1633,33],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1633,33,1633,38],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1633,38,1633,39],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1633,39,1633,52],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1633,53,1633,54],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1633,55,1633,56],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1633,56,1633,57],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1634,5,1634,32],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1634,32,1634,33],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1634,33,1634,38],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1634,38,1634,39],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1634,39,1634,61],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1634,62,1634,63],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1634,64,1634,69],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1634,69,1634,70],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1635,5,1635,32],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1635,32,1635,33],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1635,33,1635,46],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1635,47,1635,48],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1635,49,1635,53],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1635,53,1635,54],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1636,5,1636,36],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1636,36,1636,37],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1636,37,1636,38],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1636,38,1636,65],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1636,65,1636,66],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1636,66,1636,71],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1636,71,1636,72],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1636,72,1636,73],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1642,5,1642,6],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1643,7,1643,14],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1643,15,1643,16],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1643,16,1643,17],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1646,7,1646,34],\"els\":[\"0:9812\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1646,34,1646,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1646,35,1646,52],\"els\":[\"0:9812\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1646,53,1646,54],\"els\":[\"0:9812\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1646,55,1646,59],\"els\":[\"0:9812\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1646,59,1646,60],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1649,7,1649,34],\"els\":[\"0:8651\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1649,34,1649,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1649,35,1649,47],\"els\":[\"0:8651\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1649,48,1649,49],\"els\":[\"0:8651\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1649,50,1649,54],\"els\":[\"0:8651\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1649,54,1649,55],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1652,7,1652,34],\"els\":[\"0:8626\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1652,34,1652,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1652,35,1652,49],\"els\":[\"0:8626\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1652,50,1652,51],\"els\":[\"0:8626\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1652,52,1652,56],\"els\":[\"0:8626\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1652,56,1652,57],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1655,7,1655,34],\"els\":[\"0:9507\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1655,34,1655,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1655,35,1655,45],\"els\":[\"0:9507\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1655,46,1655,47],\"els\":[\"0:9507\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1655,48,1655,50],\"els\":[\"0:9507\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1655,50,1655,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1658,7,1658,34],\"els\":[\"0:9198\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1658,34,1658,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1658,35,1658,54],\"els\":[\"0:9198\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1658,55,1658,56],\"els\":[\"0:9198\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1658,57,1658,61],\"els\":[\"0:9198\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1658,61,1658,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1662,7,1662,34],\"els\":[\"0:8852:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1662,34,1662,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1662,35,1662,60],\"els\":[\"0:8852:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1662,61,1662,62],\"els\":[\"0:8852:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1662,63,1662,64],\"els\":[\"0:8852:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1662,64,1662,65],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1663,7,1663,34],\"els\":[\"0:8852:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1663,34,1663,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1663,35,1663,56],\"els\":[\"0:8852:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1663,57,1663,58],\"els\":[\"0:8852:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1663,59,1663,61],\"els\":[\"0:8852:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1663,61,1663,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1666,7,1666,34],\"els\":[\"0:8851:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1666,34,1666,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1666,35,1666,62],\"els\":[\"0:8851:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1666,63,1666,64],\"els\":[\"0:8851:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1666,65,1666,66],\"els\":[\"0:8851:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1666,66,1666,67],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1667,7,1667,34],\"els\":[\"0:8851:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1667,34,1667,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1667,35,1667,58],\"els\":[\"0:8851:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1667,59,1667,60],\"els\":[\"0:8851:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1667,61,1667,63],\"els\":[\"0:8851:843\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1667,63,1667,64],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,7,1670,30],\"els\":[\"0:8844:1367#out:1\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,30,1670,31],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,31,1670,38],\"els\":[\"0:8844:1367#out:1\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,38,1670,39],\"els\":[\"0:8844:1367#out:1\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,39,1670,40],\"els\":[\"0:8844:1367#out:1\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,40,1670,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,42,1670,43],\"els\":[\"0:8844:1367#out:1\",\"0:8844:1367\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,44,1670,48],\"els\":[\"0:8844:1367\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1670,48,1670,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,7,1671,30],\"els\":[\"0:8844:1367#out:1\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,30,1671,31],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,31,1671,38],\"els\":[\"0:8844:1367#out:1\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,38,1671,39],\"els\":[\"0:8844:1367#out:1\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,39,1671,40],\"els\":[\"0:8844:1367#out:1\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,40,1671,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,42,1671,43],\"els\":[\"0:8844:1367#out:1\",\"0:8844:1367\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,44,1671,48],\"els\":[\"0:8844:1367\",\"0:8837\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1671,48,1671,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1676,7,1676,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1676,34,1676,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1676,35,1676,58],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1676,59,1676,60],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1676,61,1676,66],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1676,66,1676,67],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1677,7,1677,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1677,34,1677,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1677,35,1677,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1677,40,1677,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1677,42,1677,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1677,46,1677,47],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1678,7,1678,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1678,34,1678,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1678,35,1678,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1678,45,1678,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1678,47,1678,51],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1678,51,1678,52],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1679,7,1679,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1679,34,1679,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1679,35,1679,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1679,45,1679,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1679,47,1679,52],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1679,52,1679,53],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1680,7,1680,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1680,34,1680,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1680,35,1680,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1680,48,1680,49],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1680,50,1680,54],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1680,54,1680,55],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1681,7,1681,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1681,34,1681,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1681,35,1681,54],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1681,55,1681,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1681,57,1681,61],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1681,61,1681,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1682,7,1682,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1682,34,1682,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1682,35,1682,54],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1682,55,1682,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1682,57,1682,61],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1682,61,1682,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1683,7,1683,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1683,34,1683,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1683,35,1683,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1683,47,1683,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1683,49,1683,53],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1683,53,1683,54],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1684,7,1684,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1684,34,1684,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1684,35,1684,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1684,41,1684,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1684,43,1684,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1684,47,1684,48],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1685,7,1685,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1685,34,1685,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1685,35,1685,53],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1685,54,1685,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1685,56,1685,60],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1685,60,1685,61],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1686,7,1686,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1686,34,1686,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1686,35,1686,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1686,42,1686,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1686,44,1686,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1686,48,1686,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1687,7,1687,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1687,34,1687,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1687,35,1687,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1687,42,1687,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1687,44,1687,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1687,48,1687,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1688,7,1688,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1688,34,1688,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1688,35,1688,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1688,48,1688,49],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1688,50,1688,54],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1688,54,1688,55],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1689,7,1689,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1689,34,1689,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1689,35,1689,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1689,43,1689,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1689,45,1689,49],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1689,49,1689,50],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1690,7,1690,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1690,34,1690,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1690,35,1690,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1690,46,1690,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1690,48,1690,52],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1690,52,1690,53],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1691,7,1691,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1691,34,1691,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1691,35,1691,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1691,43,1691,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1691,45,1691,49],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1691,49,1691,50],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1692,7,1692,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1692,34,1692,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1692,35,1692,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1692,42,1692,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1692,44,1692,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1692,48,1692,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1693,7,1693,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1693,34,1693,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1693,35,1693,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1693,51,1693,52],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1693,53,1693,57],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1693,57,1693,58],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1694,7,1694,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1694,34,1694,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1694,35,1694,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1694,40,1694,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1694,42,1694,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1694,46,1694,47],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1695,7,1695,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1695,34,1695,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1695,35,1695,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1695,44,1695,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1695,46,1695,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1695,50,1695,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1696,7,1696,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1696,34,1696,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1696,35,1696,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1696,45,1696,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1696,47,1696,51],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1696,51,1696,52],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1697,7,1697,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1697,34,1697,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1697,35,1697,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1697,46,1697,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1697,48,1697,52],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1697,52,1697,53],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1698,7,1698,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1698,34,1698,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1698,35,1698,52],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1698,53,1698,54],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1698,55,1698,59],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1698,59,1698,60],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1699,7,1699,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1699,34,1699,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1699,35,1699,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1699,49,1699,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1699,51,1699,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1699,55,1699,56],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1700,7,1700,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1700,34,1700,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1700,35,1700,54],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1700,55,1700,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1700,57,1700,61],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1700,61,1700,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1701,7,1701,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1701,34,1701,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1701,35,1701,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1701,42,1701,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1701,44,1701,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1701,48,1701,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1702,7,1702,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1702,34,1702,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1702,35,1702,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1702,42,1702,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1702,44,1702,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1702,48,1702,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1703,7,1703,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1703,34,1703,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1703,35,1703,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1703,42,1703,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1703,44,1703,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1703,48,1703,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1704,7,1704,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1704,34,1704,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1704,35,1704,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1704,42,1704,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1704,44,1704,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1704,48,1704,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,7,1705,10],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,11,1705,12],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,12,1705,13],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,14,1705,15],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,16,1705,17],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,17,1705,18],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,19,1705,20],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,21,1705,22],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,23,1705,27],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,27,1705,28],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,29,1705,30],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,30,1705,32],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,32,1705,33],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1705,34,1705,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,9,1706,36],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,36,1706,37],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,37,1706,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,46,1706,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,47,1706,48],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,48,1706,49],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,50,1706,51],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,52,1706,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1706,56,1706,57],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1707,7,1707,8],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1709,7,1709,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1709,34,1709,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1709,35,1709,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1709,39,1709,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1709,41,1709,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1709,45,1709,46],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1710,7,1710,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1710,34,1710,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1710,35,1710,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1710,39,1710,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1710,41,1710,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1710,45,1710,46],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1711,7,1711,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1711,34,1711,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1711,35,1711,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1711,40,1711,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1711,42,1711,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1711,46,1711,47],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1712,7,1712,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1712,34,1712,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1712,35,1712,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1712,40,1712,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1712,42,1712,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1712,46,1712,47],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1713,7,1713,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1713,34,1713,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1713,35,1713,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1713,44,1713,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1713,46,1713,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1713,50,1713,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1714,7,1714,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1714,34,1714,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1714,35,1714,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1714,44,1714,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1714,46,1714,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1714,50,1714,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1715,7,1715,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1715,34,1715,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1715,35,1715,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1715,44,1715,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1715,46,1715,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1715,50,1715,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1716,7,1716,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1716,34,1716,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1716,35,1716,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1716,44,1716,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1716,46,1716,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1716,50,1716,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1717,7,1717,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1717,34,1717,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1717,35,1717,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1717,44,1717,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1717,46,1717,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1717,50,1717,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1718,7,1718,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1718,34,1718,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1718,35,1718,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1718,44,1718,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1718,46,1718,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1718,50,1718,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1719,7,1719,34],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1719,34,1719,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1719,35,1719,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1719,44,1719,45],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1719,46,1719,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1719,50,1719,51],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1725,7,1725,34],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1725,34,1725,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1725,35,1725,40],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1725,40,1725,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1725,41,1725,63],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1725,64,1725,65],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1725,66,1725,71],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1725,71,1725,72],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1726,7,1726,34],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1726,34,1726,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1726,35,1726,47],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1726,48,1726,49],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1726,50,1726,54],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1726,54,1726,55],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1727,7,1727,34],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1727,34,1727,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1727,35,1727,40],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1727,40,1727,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1727,41,1727,56],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1727,57,1727,58],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1727,59,1727,64],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1727,64,1727,65],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1728,7,1728,34],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1728,34,1728,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1728,35,1728,40],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1728,40,1728,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1728,41,1728,54],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1728,55,1728,56],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1728,57,1728,58],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1728,58,1728,59],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1729,7,1729,38],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1729,38,1729,39],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1729,39,1729,40],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1729,40,1729,67],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1729,67,1729,68],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1729,68,1729,73],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1729,73,1729,74],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1729,74,1729,75],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1730,7,1730,34],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1730,34,1730,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1730,35,1730,40],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1730,40,1730,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1730,41,1730,56],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1730,57,1730,58],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1730,59,1730,63],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1730,63,1730,64],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1738,7,1738,30],\"els\":[\"0:9146\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1738,30,1738,31],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1738,31,1738,40],\"els\":[\"0:9146\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1738,41,1738,42],\"els\":[\"0:9146\",\"0:9187\",\"0:9144\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1738,43,1738,46],\"els\":[\"0:9187\",\"0:9144\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1738,46,1738,47],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1743,7,1743,34],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1743,34,1743,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1743,35,1743,38],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1743,38,1743,39],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1743,39,1743,52],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1743,53,1743,54],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1743,55,1743,56],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1743,56,1743,57],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1744,7,1744,34],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1744,34,1744,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1744,35,1744,38],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1744,38,1744,39],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1744,39,1744,61],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1744,62,1744,63],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1744,64,1744,69],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1744,69,1744,70],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1745,7,1745,34],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1745,34,1745,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1745,35,1745,47],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1745,48,1745,49],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1745,50,1745,54],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1745,54,1745,55],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1746,7,1746,38],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1746,38,1746,39],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1746,39,1746,40],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1746,40,1746,67],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1746,67,1746,68],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1746,68,1746,71],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1746,71,1746,72],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1746,72,1746,73],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1749,7,1749,34],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1749,34,1749,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1749,35,1749,47],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1749,48,1749,49],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1749,50,1749,54],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1749,54,1749,55],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1750,7,1750,34],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1750,34,1750,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1750,35,1750,40],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1750,40,1750,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1750,41,1750,54],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1750,55,1750,56],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1750,57,1750,58],\"els\":[\"0:9936:355\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1750,58,1750,59],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1753,7,1753,34],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1753,34,1753,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1753,35,1753,40],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1753,40,1753,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1753,41,1753,63],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1753,64,1753,65],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1753,66,1753,71],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1753,71,1753,72],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1754,7,1754,34],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1754,34,1754,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1754,35,1754,47],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1754,48,1754,49],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1754,50,1754,54],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1754,54,1754,55],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1755,7,1755,34],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1755,34,1755,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1755,35,1755,40],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1755,40,1755,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1755,41,1755,56],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1755,57,1755,58],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1755,59,1755,64],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1755,64,1755,65],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1756,7,1756,34],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1756,34,1756,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1756,35,1756,40],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1756,40,1756,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1756,41,1756,54],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1756,55,1756,56],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1756,57,1756,58],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1756,58,1756,59],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1757,7,1757,38],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1757,38,1757,39],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1757,39,1757,40],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1757,40,1757,67],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1757,67,1757,68],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1757,68,1757,73],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1757,73,1757,74],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1757,74,1757,75],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1758,7,1758,34],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1758,34,1758,35],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1758,35,1758,40],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1758,40,1758,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1758,41,1758,56],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1758,57,1758,58],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1758,59,1758,63],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1758,63,1758,64],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1759,5,1759,6],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1763,5,1763,32],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1763,33,1763,38],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1763,39,1763,61],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1763,62,1763,63],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1763,64,1763,69],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1764,5,1764,32],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1764,33,1764,45],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1764,46,1764,47],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1764,48,1764,52],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1765,5,1765,32],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1765,33,1765,38],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1765,39,1765,52],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1765,53,1765,54],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1765,55,1765,56],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1766,5,1766,6],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1766,7,1766,20],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1766,21,1766,22],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1766,23,1766,27],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1767,5,1767,6],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1767,7,1767,26],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1767,27,1767,28],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1767,29,1767,34],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1768,5,1768,6],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1768,7,1768,24],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1768,25,1768,26],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1768,27,1768,29],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1769,5,1769,32],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1769,33,1769,38],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1769,39,1769,50],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1769,51,1769,52],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1769,53,1769,70],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1769,72,1769,73],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1770,5,1770,26],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1770,27,1770,54],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1770,55,1770,60],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1770,74,1770,75],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1771,31,1771,32],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1771,33,1771,58],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1772,8,1772,35],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1772,36,1772,41],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1773,5,1773,7],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1773,9,1773,10],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1774,7,1774,20],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1774,21,1774,48],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1774,49,1774,54],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1774,68,1774,72],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1777,5,1777,32],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1777,33,1777,38],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1777,39,1777,54],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1777,55,1777,56],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1777,57,1777,61],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1782,5,1782,32],\"els\":[\"0:9925\"]},{\"tk\":[1782,33,1782,38],\"els\":[\"0:9925\"]},{\"tk\":[1782,39,1782,52],\"els\":[\"0:9925\"]},{\"tk\":[1782,53,1782,54],\"els\":[\"0:9925\"]},{\"tk\":[1782,55,1782,56],\"els\":[\"0:9925\"]},{\"tk\":[1783,5,1783,32],\"els\":[\"0:9925\"]},{\"tk\":[1783,33,1783,38],\"els\":[\"0:9925\"]},{\"tk\":[1783,39,1783,61],\"els\":[\"0:9925\"]},{\"tk\":[1783,62,1783,63],\"els\":[\"0:9925\"]},{\"tk\":[1783,64,1783,69],\"els\":[\"0:9925\"]},{\"tk\":[1784,5,1784,32],\"els\":[\"0:9925\"]},{\"tk\":[1784,33,1784,43],\"els\":[\"0:9925\"]},{\"tk\":[1784,44,1784,45],\"els\":[\"0:9925\"]},{\"tk\":[1784,46,1784,50],\"els\":[\"0:9925\"]},{\"tk\":[1785,5,1785,36],\"els\":[\"0:9925\"]},{\"tk\":[1785,36,1785,37],\"els\":[\"0:9925\"]},{\"tk\":[1785,37,1785,38],\"els\":[\"0:9925\"]},{\"tk\":[1785,38,1785,65],\"els\":[\"0:9925\"]},{\"tk\":[1785,65,1785,66],\"els\":[\"0:9925\"]},{\"tk\":[1785,66,1785,71],\"els\":[\"0:9925\"]},{\"tk\":[1785,71,1785,72],\"els\":[\"0:9925\"]},{\"tk\":[1788,5,1788,32],\"els\":[\"0:9938:355\"]},{\"tk\":[1788,33,1788,45],\"els\":[\"0:9938:355\"]},{\"tk\":[1788,46,1788,47],\"els\":[\"0:9938:355\"]},{\"tk\":[1788,48,1788,52],\"els\":[\"0:9938:355\"]},{\"tk\":[1789,5,1789,32],\"els\":[\"0:9938:355\"]},{\"tk\":[1789,33,1789,38],\"els\":[\"0:9938:355\"]},{\"tk\":[1789,39,1789,52],\"els\":[\"0:9938:355\"]},{\"tk\":[1789,53,1789,54],\"els\":[\"0:9938:355\"]},{\"tk\":[1789,55,1789,56],\"els\":[\"0:9938:355\"]},{\"tk\":[1795,10,1795,11],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1795,12,1795,44],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1796,8,1796,35],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1796,36,1796,41],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1796,55,1796,60],\"els\":[\"0:9979:2103\",\"0:9313\",\"0:9980\"]},{\"tk\":[1797,5,1797,27],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1797,28,1797,55],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1797,56,1797,61],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1814,3,1814,5],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,6,1814,7],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,7,1814,8],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,8,1814,35],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,35,1814,36],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,36,1814,41],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,41,1814,42],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,42,1814,64],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,64,1814,65],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1814,66,1814,67],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1815,5,1815,32],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1815,32,1815,33],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1815,33,1815,38],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1815,38,1815,39],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1815,39,1815,61],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1815,62,1815,63],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1815,64,1815,68],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1815,68,1815,69],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,5,1816,7],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,8,1816,9],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,9,1816,10],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,10,1816,37],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,37,1816,38],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,38,1816,43],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,43,1816,44],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,44,1816,57],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,58,1816,60],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,61,1816,62],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,62,1816,63],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1816,64,1816,66],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1817,9,1817,36],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1817,36,1817,37],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1817,37,1817,42],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1817,42,1817,43],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1817,43,1817,58],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1817,58,1817,59],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1817,60,1817,61],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1818,7,1818,24],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1818,24,1818,25],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1818,25,1818,52],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1818,52,1818,53],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1818,53,1818,58],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1818,58,1818,59],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1818,59,1818,68],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1818,68,1818,69],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1819,25,1819,43],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1819,43,1819,44],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1819,45,1819,46],\"els\":[\"0:9954:462\",\"0:9950\",\"0:9924:517\"]},{\"tk\":[1819,46,1819,47],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1819,47,1819,48],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1820,5,1820,6],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1821,3,1821,4],\"els\":[\"0:9950\",\"0:9924:517\"]},{\"tk\":[1831,3,1831,5],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,6,1831,7],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,7,1831,8],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,8,1831,35],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,35,1831,36],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,36,1831,39],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,39,1831,40],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,40,1831,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,62,1831,63],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1831,64,1831,65],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1832,5,1832,32],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1832,32,1832,33],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1832,33,1832,36],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1832,36,1832,37],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1832,37,1832,59],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1832,60,1832,61],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1832,62,1832,66],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1832,66,1832,67],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,5,1833,7],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,8,1833,9],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,9,1833,10],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,10,1833,37],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,37,1833,38],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,38,1833,41],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,41,1833,42],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,42,1833,55],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,56,1833,58],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,59,1833,60],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,60,1833,61],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1833,62,1833,64],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1834,9,1834,36],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1834,36,1834,37],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1834,37,1834,40],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1834,40,1834,41],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1834,41,1834,56],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1834,56,1834,57],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1834,58,1834,59],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1835,7,1835,24],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1835,24,1835,25],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1835,25,1835,52],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1835,52,1835,53],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1835,53,1835,56],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1835,56,1835,57],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1835,57,1835,66],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1835,66,1835,67],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1836,25,1836,43],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1836,43,1836,44],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1836,45,1836,46],\"els\":[\"0:9931:462\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1836,46,1836,47],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1836,47,1836,48],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1837,5,1837,6],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1838,3,1838,4],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,3,1843,5],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,6,1843,7],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,7,1843,8],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,8,1843,35],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,35,1843,36],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,36,1843,41],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,41,1843,42],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,42,1843,64],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,64,1843,65],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1843,66,1843,67],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1844,5,1844,32],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1844,32,1844,33],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1844,33,1844,38],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1844,38,1844,39],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1844,39,1844,61],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1844,62,1844,63],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1844,64,1844,68],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1844,68,1844,69],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,5,1845,7],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,8,1845,9],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,9,1845,10],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,10,1845,37],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,37,1845,38],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,38,1845,43],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,43,1845,44],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,44,1845,57],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,58,1845,60],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,61,1845,62],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,62,1845,63],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1845,64,1845,66],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1846,9,1846,36],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1846,36,1846,37],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1846,37,1846,42],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1846,42,1846,43],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1846,43,1846,58],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1846,58,1846,59],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1846,60,1846,61],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,7,1847,21],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,21,1847,22],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,22,1847,49],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,49,1847,50],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,50,1847,55],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,55,1847,56],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,56,1847,67],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,67,1847,68],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1847,68,1847,69],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,7,1848,29],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,29,1848,30],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,30,1848,57],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,57,1848,58],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,58,1848,63],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,63,1848,64],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,64,1848,75],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,75,1848,76],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,77,1848,78],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,78,1848,79],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1848,79,1848,80],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1849,7,1849,27],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1849,27,1849,28],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1849,28,1849,55],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1849,55,1849,56],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1849,56,1849,61],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1849,61,1849,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1849,62,1849,73],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1849,73,1849,74],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1850,28,1850,37],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1850,37,1850,38],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1850,38,1850,39],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1851,7,1851,27],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1851,27,1851,28],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1851,28,1851,55],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1851,55,1851,56],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1851,56,1851,61],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1851,61,1851,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1851,62,1851,73],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1851,73,1851,74],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1852,28,1852,37],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1852,37,1852,38],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1852,38,1852,39],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1853,7,1853,27],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1853,27,1853,28],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1853,28,1853,55],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1853,55,1853,56],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1853,56,1853,61],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1853,61,1853,62],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1853,62,1853,73],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1853,73,1853,74],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1854,28,1854,37],\"els\":[\"0:9935:2103\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1854,37,1854,38],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1854,38,1854,39],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1855,5,1855,6],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1856,3,1856,4],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,3,1862,5],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,6,1862,7],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,7,1862,8],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,8,1862,35],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,35,1862,36],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,36,1862,41],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,41,1862,42],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,42,1862,64],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,64,1862,65],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1862,66,1862,67],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1863,5,1863,32],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1863,32,1863,33],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1863,33,1863,38],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1863,38,1863,39],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1863,39,1863,61],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1863,62,1863,63],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1863,64,1863,68],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1863,68,1863,69],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,5,1864,7],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,8,1864,9],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,9,1864,10],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,10,1864,37],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,37,1864,38],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,38,1864,43],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,43,1864,44],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,44,1864,57],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,58,1864,60],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,61,1864,62],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,62,1864,63],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1864,64,1864,66],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1865,9,1865,36],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1865,36,1865,37],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1865,37,1865,42],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1865,42,1865,43],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1865,43,1865,58],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1865,58,1865,59],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1865,60,1865,61],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,7,1866,23],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,23,1866,24],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,24,1866,51],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,51,1866,52],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,52,1866,57],\"els\":[\"0:9937\",\"0:9245\",\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,57,1866,58],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,58,1866,68],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,68,1866,69],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1866,69,1866,70],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1867,5,1867,6],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1868,3,1868,4],\"els\":[\"0:8543\",\"0:9924:517\"]},{\"tk\":[1876,3,1876,5],\"els\":[\"0:9925\"]},{\"tk\":[1876,7,1876,8],\"els\":[\"0:9925\"]},{\"tk\":[1876,8,1876,35],\"els\":[\"0:9925\"]},{\"tk\":[1876,36,1876,41],\"els\":[\"0:9925\"]},{\"tk\":[1877,5,1877,32],\"els\":[\"0:9925\"]},{\"tk\":[1877,33,1877,38],\"els\":[\"0:9925\"]},{\"tk\":[1877,39,1877,61],\"els\":[\"0:9925\"]},{\"tk\":[1877,62,1877,63],\"els\":[\"0:9925\"]},{\"tk\":[1877,64,1877,68],\"els\":[\"0:9925\"]},{\"tk\":[1878,5,1878,7],\"els\":[\"0:9925\"]},{\"tk\":[1878,10,1878,37],\"els\":[\"0:9925\"]},{\"tk\":[1878,38,1878,43],\"els\":[\"0:9925\"]},{\"tk\":[1878,58,1878,60],\"els\":[\"0:9925\"]},{\"tk\":[1878,61,1878,62],\"els\":[\"0:9925\"]},{\"tk\":[1878,64,1878,66],\"els\":[\"0:9925\"]},{\"tk\":[1879,9,1879,36],\"els\":[\"0:9925\"]},{\"tk\":[1879,37,1879,42],\"els\":[\"0:9925\"]},{\"tk\":[1880,7,1880,23],\"els\":[\"0:9925\"]},{\"tk\":[1880,24,1880,51],\"els\":[\"0:9925\"]},{\"tk\":[1880,52,1880,57],\"els\":[\"0:9925\"]},{\"tk\":[1888,3,1888,5],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1888,7,1888,8],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1888,8,1888,35],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1888,36,1888,41],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1889,5,1889,32],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1889,33,1889,38],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1889,39,1889,61],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1889,62,1889,63],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1889,64,1889,68],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1890,5,1890,7],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1890,10,1890,37],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1890,38,1890,43],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1890,58,1890,60],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1890,61,1890,62],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1890,64,1890,66],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1891,9,1891,36],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1891,37,1891,42],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1892,7,1892,21],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1892,22,1892,49],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1892,50,1892,55],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1893,7,1893,29],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1893,30,1893,57],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1893,58,1893,63],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1893,77,1893,78],\"els\":[\"0:9979:2103\",\"0:9313\"]},{\"tk\":[1929,9,1929,10],\"els\":[\"0:9924:517\"]},{\"tk\":[1930,11,1930,19],\"els\":[\"0:9924:517\"]},{\"tk\":[1930,20,1930,23],\"els\":[\"0:9924:517\"]},{\"tk\":[1930,23,1930,24],\"els\":[\"0:9924:517\"]},{\"tk\":[1930,24,1930,25],\"els\":[\"0:9924:517\"]},{\"tk\":[1930,25,1930,26],\"els\":[\"0:9924:517\"]},{\"tk\":[1930,26,1930,27],\"els\":[\"0:9924:517\"]},{\"tk\":[1933,11,1933,30],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1933,30,1933,31],\"els\":[\"0:9924:517\"]},{\"tk\":[1933,31,1933,58],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1933,58,1933,59],\"els\":[\"0:9924:517\"]},{\"tk\":[1933,59,1933,64],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1933,64,1933,65],\"els\":[\"0:9924:517\"]},{\"tk\":[1933,65,1933,74],\"els\":[\"0:9924:517\"]},{\"tk\":[1933,74,1933,75],\"els\":[\"0:9924:517\"]},{\"tk\":[1934,31,1934,39],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1934,39,1934,40],\"els\":[\"0:9924:517\"]},{\"tk\":[1934,41,1934,42],\"els\":[\"0:9924:517\"]},{\"tk\":[1934,42,1934,45],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1934,45,1934,46],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1934,46,1934,47],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1934,47,1934,48],\"els\":[\"0:9924:517\"]},{\"tk\":[1934,48,1934,49],\"els\":[\"0:9924:517\"]},{\"tk\":[1934,49,1934,50],\"els\":[\"0:9924:517\"]},{\"tk\":[1937,11,1937,34],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1937,34,1937,35],\"els\":[\"0:9924:517\"]},{\"tk\":[1937,35,1937,61],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1937,61,1937,62],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1937,62,1937,63],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1937,63,1937,64],\"els\":[\"0:9924:517\"]},{\"tk\":[1937,65,1937,66],\"els\":[\"0:9954:462#out:1\",\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1937,67,1937,70],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1937,70,1937,71],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1937,71,1937,72],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1937,72,1937,73],\"els\":[\"0:9924:517\"]},{\"tk\":[1937,73,1937,74],\"els\":[\"0:9924:517\"]},{\"tk\":[1938,11,1938,34],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1938,34,1938,35],\"els\":[\"0:9924:517\"]},{\"tk\":[1938,35,1938,61],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1938,61,1938,62],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1938,62,1938,63],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1938,63,1938,64],\"els\":[\"0:9924:517\"]},{\"tk\":[1938,65,1938,66],\"els\":[\"0:9954:462#out:1\",\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1938,67,1938,70],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1938,70,1938,71],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1938,71,1938,72],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1938,72,1938,73],\"els\":[\"0:9924:517\"]},{\"tk\":[1938,73,1938,74],\"els\":[\"0:9924:517\"]},{\"tk\":[1939,11,1939,34],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1939,34,1939,35],\"els\":[\"0:9924:517\"]},{\"tk\":[1939,35,1939,61],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1939,61,1939,62],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1939,62,1939,63],\"els\":[\"0:9954:462#out:1\",\"0:9924:517\"]},{\"tk\":[1939,63,1939,64],\"els\":[\"0:9924:517\"]},{\"tk\":[1939,65,1939,66],\"els\":[\"0:9954:462#out:1\",\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1939,67,1939,70],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1939,70,1939,71],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1939,71,1939,72],\"els\":[\"0:9954:462\",\"0:9924:517\"]},{\"tk\":[1939,72,1939,73],\"els\":[\"0:9924:517\"]},{\"tk\":[1939,73,1939,74],\"els\":[\"0:9924:517\"]},{\"tk\":[1940,9,1940,10],\"els\":[\"0:9924:517\"]},{\"tk\":[1965,9,1965,10],\"els\":[\"0:9924:517\"]},{\"tk\":[1966,11,1966,23],\"els\":[\"0:9924:517\"]},{\"tk\":[1966,24,1966,25],\"els\":[\"0:9924:517\"]},{\"tk\":[1966,26,1966,37],\"els\":[\"0:9924:517\"]},{\"tk\":[1966,37,1966,38],\"els\":[\"0:9924:517\"]},{\"tk\":[1967,11,1967,18],\"els\":[\"0:9924:517\"]},{\"tk\":[1967,19,1967,20],\"els\":[\"0:9924:517\"]},{\"tk\":[1967,20,1967,21],\"els\":[\"0:9924:517\"]},{\"tk\":[1968,11,1968,19],\"els\":[\"0:9924:517\"]},{\"tk\":[1968,20,1968,24],\"els\":[\"0:9924:517\"]},{\"tk\":[1968,24,1968,25],\"els\":[\"0:9924:517\"]},{\"tk\":[1969,11,1969,19],\"els\":[\"0:9924:517\"]},{\"tk\":[1969,20,1969,27],\"els\":[\"0:9924:517\"]},{\"tk\":[1969,27,1969,28],\"els\":[\"0:9924:517\"]},{\"tk\":[1970,11,1970,19],\"els\":[\"0:9924:517\"]},{\"tk\":[1970,20,1970,33],\"els\":[\"0:9924:517\"]},{\"tk\":[1970,33,1970,34],\"els\":[\"0:9924:517\"]},{\"tk\":[1971,11,1971,19],\"els\":[\"0:9924:517\"]},{\"tk\":[1971,20,1971,31],\"els\":[\"0:9924:517\"]},{\"tk\":[1971,31,1971,32],\"els\":[\"0:9924:517\"]},{\"tk\":[1972,11,1972,19],\"els\":[\"0:9924:517\"]},{\"tk\":[1972,20,1972,30],\"els\":[\"0:9924:517\"]},{\"tk\":[1972,30,1972,31],\"els\":[\"0:9924:517\"]},{\"tk\":[1973,11,1973,18],\"els\":[\"0:9924:517\"]},{\"tk\":[1973,19,1973,28],\"els\":[\"0:9924:517\"]},{\"tk\":[1973,28,1973,29],\"els\":[\"0:9924:517\"]},{\"tk\":[1974,11,1974,19],\"els\":[\"0:9924:517\"]},{\"tk\":[1974,20,1974,23],\"els\":[\"0:9924:517\"]},{\"tk\":[1974,23,1974,24],\"els\":[\"0:9924:517\"]},{\"tk\":[1974,24,1974,25],\"els\":[\"0:9924:517\"]},{\"tk\":[1974,25,1974,26],\"els\":[\"0:9924:517\"]},{\"tk\":[1974,26,1974,27],\"els\":[\"0:9924:517\"]},{\"tk\":[1975,11,1975,19],\"els\":[\"0:9924:517\"]},{\"tk\":[1975,20,1975,40],\"els\":[\"0:9924:517\"]},{\"tk\":[1975,40,1975,41],\"els\":[\"0:9924:517\"]},{\"tk\":[1976,11,1976,20],\"els\":[\"0:9924:517\"]},{\"tk\":[1976,21,1976,28],\"els\":[\"0:9924:517\"]},{\"tk\":[1976,28,1976,29],\"els\":[\"0:9924:517\"]},{\"tk\":[1977,11,1977,22],\"els\":[\"0:9924:517\"]},{\"tk\":[1977,23,1977,32],\"els\":[\"0:9924:517\"]},{\"tk\":[1977,32,1977,33],\"els\":[\"0:9924:517\"]},{\"tk\":[1982,11,1982,31],\"els\":[\"0:9924:517\"]},{\"tk\":[1982,31,1982,32],\"els\":[\"0:9924:517\"]},{\"tk\":[1982,32,1982,37],\"els\":[\"0:9924:517\"]},{\"tk\":[1982,37,1982,38],\"els\":[\"0:9924:517\"]},{\"tk\":[1982,39,1982,52],\"els\":[\"0:9924:517\"]},{\"tk\":[1982,52,1982,53],\"els\":[\"0:9924:517\"]},{\"tk\":[1982,53,1982,54],\"els\":[\"0:9924:517\"]},{\"tk\":[1985,11,1985,34],\"els\":[\"0:9807#out:1\",\"0:9924:517\"]},{\"tk\":[1985,34,1985,35],\"els\":[\"0:9924:517\"]},{\"tk\":[1985,35,1985,46],\"els\":[\"0:9807#out:1\",\"0:9924:517\"]},{\"tk\":[1985,47,1985,48],\"els\":[\"0:9807#out:1\",\"0:9807\",\"0:9924:517\"]},{\"tk\":[1986,13,1986,40],\"els\":[\"0:9807\",\"0:9924:517\"]},{\"tk\":[1986,40,1986,41],\"els\":[\"0:9924:517\"]},{\"tk\":[1986,41,1986,57],\"els\":[\"0:9807\",\"0:9924:517\"]},{\"tk\":[1986,57,1986,58],\"els\":[\"0:9924:517\"]},{\"tk\":[1991,11,1991,34],\"els\":[\"0:8781:2#out:1\",\"0:9924:517\"]},{\"tk\":[1991,34,1991,35],\"els\":[\"0:9924:517\"]},{\"tk\":[1991,35,1991,44],\"els\":[\"0:8781:2#out:1\",\"0:9924:517\"]},{\"tk\":[1991,45,1991,46],\"els\":[\"0:8781:2#out:1\",\"0:8781:2\",\"0:9924:517\"]},{\"tk\":[1992,13,1992,14],\"els\":[\"0:9924:517\"]},{\"tk\":[1992,14,1992,37],\"els\":[\"0:8781:2\",\"0:9924:517\"]},{\"tk\":[1992,37,1992,38],\"els\":[\"0:9924:517\"]},{\"tk\":[1992,38,1992,49],\"els\":[\"0:8781:2\",\"0:9924:517\"]},{\"tk\":[1992,50,1992,52],\"els\":[\"0:8781:2\",\"0:9924:517\"]},{\"tk\":[1992,53,1992,57],\"els\":[\"0:8781:2\",\"0:8781:3\",\"0:9924:517\"]},{\"tk\":[1992,57,1992,58],\"els\":[\"0:9924:517\"]},{\"tk\":[1992,58,1992,59],\"els\":[\"0:9924:517\"]},{\"tk\":[1995,11,1995,34],\"els\":[\"0:8784#out:1\",\"0:9924:517\"]},{\"tk\":[1995,34,1995,35],\"els\":[\"0:9924:517\"]},{\"tk\":[1995,35,1995,40],\"els\":[\"0:8784#out:1\",\"0:9924:517\"]},{\"tk\":[1995,41,1995,42],\"els\":[\"0:8784#out:1\",\"0:8784\",\"0:9924:517\"]},{\"tk\":[1995,43,1995,44],\"els\":[\"0:8784\",\"0:9924:517\"]},{\"tk\":[1995,44,1995,67],\"els\":[\"0:8784\",\"0:9924:517\"]},{\"tk\":[1995,67,1995,68],\"els\":[\"0:9924:517\"]},{\"tk\":[1995,68,1995,77],\"els\":[\"0:8784\",\"0:9924:517\"]},{\"tk\":[1995,77,1995,78],\"els\":[\"0:9924:517\"]},{\"tk\":[1998,11,1998,38],\"els\":[\"0:8782\",\"0:9924:517\"]},{\"tk\":[1998,38,1998,39],\"els\":[\"0:9924:517\"]},{\"tk\":[1998,39,1998,48],\"els\":[\"0:8782\",\"0:9924:517\"]},{\"tk\":[1998,49,1998,50],\"els\":[\"0:8782\",\"0:9924:517\"]},{\"tk\":[1998,51,1998,74],\"els\":[\"0:8782\",\"0:9924:517\"]},{\"tk\":[1998,74,1998,75],\"els\":[\"0:9924:517\"]},{\"tk\":[1998,75,1998,80],\"els\":[\"0:8782\",\"0:9924:517\"]},{\"tk\":[1998,80,1998,81],\"els\":[\"0:9924:517\"]},{\"tk\":[2001,11,2001,34],\"els\":[\"0:8829#out:1\",\"0:9924:517\"]},{\"tk\":[2001,34,2001,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2001,35,2001,46],\"els\":[\"0:8829#out:1\",\"0:9924:517\"]},{\"tk\":[2001,47,2001,48],\"els\":[\"0:8829#out:1\",\"0:8829\",\"0:9924:517\"]},{\"tk\":[2002,13,2002,40],\"els\":[\"0:8829\",\"0:9924:517\"]},{\"tk\":[2002,40,2002,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2002,41,2002,59],\"els\":[\"0:8829\",\"0:9924:517\"]},{\"tk\":[2002,59,2002,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2005,11,2005,34],\"els\":[\"0:9810#out:1\",\"0:9924:517\"]},{\"tk\":[2005,34,2005,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2005,35,2005,45],\"els\":[\"0:9810#out:1\",\"0:9924:517\"]},{\"tk\":[2005,46,2005,47],\"els\":[\"0:9810#out:1\",\"0:9810\",\"0:9924:517\"]},{\"tk\":[2006,13,2006,40],\"els\":[\"0:9810\",\"0:9924:517\"]},{\"tk\":[2006,40,2006,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2006,41,2006,58],\"els\":[\"0:9810\",\"0:9924:517\"]},{\"tk\":[2006,58,2006,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2011,11,2011,13],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2011,14,2011,15],\"els\":[\"0:9924:517\"]},{\"tk\":[2011,15,2011,38],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2011,38,2011,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2011,39,2011,48],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2011,48,2011,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2011,50,2011,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2012,13,2012,40],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2012,40,2012,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2012,41,2012,61],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2012,62,2012,63],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2012,64,2012,68],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2012,68,2012,69],\"els\":[\"0:9924:517\"]},{\"tk\":[2015,13,2015,36],\"els\":[\"0:8809#out:1\",\"0:9924:517\"]},{\"tk\":[2015,36,2015,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2015,37,2015,43],\"els\":[\"0:8809#out:1\",\"0:9924:517\"]},{\"tk\":[2015,44,2015,45],\"els\":[\"0:8809#out:1\",\"0:8809\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2016,15,2016,16],\"els\":[\"0:8809\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2016,16,2016,39],\"els\":[\"0:8809\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2016,39,2016,40],\"els\":[\"0:9924:517\"]},{\"tk\":[2016,40,2016,51],\"els\":[\"0:8809\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2016,51,2016,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2019,13,2019,15],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2019,16,2019,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2019,17,2019,40],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2019,40,2019,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2019,41,2019,47],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2019,47,2019,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2019,49,2019,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2020,15,2020,42],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2020,42,2020,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2020,43,2020,63],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2020,64,2020,65],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2020,66,2020,70],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2020,70,2020,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2021,13,2021,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2024,13,2024,36],\"els\":[\"0:8811#out:1\",\"0:9924:517\"]},{\"tk\":[2024,36,2024,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2024,37,2024,40],\"els\":[\"0:8811#out:1\",\"0:9924:517\"]},{\"tk\":[2024,41,2024,42],\"els\":[\"0:8811#out:1\",\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2025,15,2025,42],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2025,42,2025,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2025,43,2025,63],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2025,63,2025,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2030,13,2030,36],\"els\":[\"0:8794:2#out:1\",\"0:9924:517\"]},{\"tk\":[2030,36,2030,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2030,37,2030,46],\"els\":[\"0:8794:2#out:1\",\"0:9924:517\"]},{\"tk\":[2030,47,2030,48],\"els\":[\"0:8794:2#out:1\",\"0:8794:2\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2030,49,2030,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2030,50,2030,73],\"els\":[\"0:8794:2\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2030,73,2030,74],\"els\":[\"0:9924:517\"]},{\"tk\":[2030,74,2030,77],\"els\":[\"0:8794:2\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2030,78,2030,80],\"els\":[\"0:8794:2\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2031,15,2031,20],\"els\":[\"0:8794:2\",\"0:8788\",\"0:8785\",\"0:8794:3\",\"0:9924:517\"]},{\"tk\":[2031,20,2031,21],\"els\":[\"0:9924:517\"]},{\"tk\":[2031,21,2031,22],\"els\":[\"0:9924:517\"]},{\"tk\":[2034,13,2034,36],\"els\":[\"0:8791#out:1\",\"0:9924:517\"]},{\"tk\":[2034,36,2034,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2034,37,2034,42],\"els\":[\"0:8791#out:1\",\"0:9924:517\"]},{\"tk\":[2034,43,2034,44],\"els\":[\"0:8791#out:1\",\"0:8791\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2034,45,2034,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2034,46,2034,69],\"els\":[\"0:8791\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2034,69,2034,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2034,70,2034,79],\"els\":[\"0:8791\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2034,80,2034,82],\"els\":[\"0:8791\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2035,15,2035,38],\"els\":[\"0:8791\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2035,38,2035,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2035,39,2035,50],\"els\":[\"0:8791\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2035,50,2035,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2035,51,2035,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2038,13,2038,40],\"els\":[\"0:8798\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2038,40,2038,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2038,41,2038,53],\"els\":[\"0:8798\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2038,54,2038,55],\"els\":[\"0:8798\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2039,15,2039,38],\"els\":[\"0:8798\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2039,38,2039,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2039,39,2039,44],\"els\":[\"0:8798\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2039,44,2039,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2042,13,2042,36],\"els\":[\"0:8797#out:1\",\"0:9924:517\"]},{\"tk\":[2042,36,2042,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2042,37,2042,53],\"els\":[\"0:8797#out:1\",\"0:9924:517\"]},{\"tk\":[2042,54,2042,55],\"els\":[\"0:8797#out:1\",\"0:8797\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2043,15,2043,42],\"els\":[\"0:8797\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2043,42,2043,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2043,43,2043,54],\"els\":[\"0:8797\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2043,54,2043,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2046,13,2046,36],\"els\":[\"0:8826#out:1\",\"0:9924:517\"]},{\"tk\":[2046,36,2046,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2046,37,2046,59],\"els\":[\"0:8826#out:1\",\"0:9924:517\"]},{\"tk\":[2046,60,2046,61],\"els\":[\"0:8826#out:1\",\"0:8826\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2046,62,2046,76],\"els\":[\"0:8826\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2046,77,2046,78],\"els\":[\"0:8826\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2047,15,2047,38],\"els\":[\"0:8826\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2047,38,2047,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2047,39,2047,55],\"els\":[\"0:8826\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2047,55,2047,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2050,13,2050,36],\"els\":[\"0:8796#out:1\",\"0:9924:517\"]},{\"tk\":[2050,36,2050,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2050,37,2050,53],\"els\":[\"0:8796#out:1\",\"0:9924:517\"]},{\"tk\":[2050,54,2050,55],\"els\":[\"0:8796#out:1\",\"0:8796\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2051,15,2051,42],\"els\":[\"0:8796\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2051,42,2051,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2051,43,2051,53],\"els\":[\"0:8796\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2051,53,2051,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2054,13,2054,36],\"els\":[\"0:8804#out:1\",\"0:9924:517\"]},{\"tk\":[2054,36,2054,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2054,37,2054,47],\"els\":[\"0:8804#out:1\",\"0:9924:517\"]},{\"tk\":[2054,48,2054,49],\"els\":[\"0:8804#out:1\",\"0:8804\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2055,15,2055,38],\"els\":[\"0:8804\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2055,38,2055,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2055,39,2055,61],\"els\":[\"0:8804\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2055,62,2055,63],\"els\":[\"0:8804\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2056,15,2056,38],\"els\":[\"0:8804\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2056,38,2056,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2056,39,2056,55],\"els\":[\"0:8804\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2056,55,2056,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2059,13,2059,36],\"els\":[\"0:8803#out:1\",\"0:9924:517\"]},{\"tk\":[2059,36,2059,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2059,37,2059,47],\"els\":[\"0:8803#out:1\",\"0:9924:517\"]},{\"tk\":[2059,48,2059,49],\"els\":[\"0:8803#out:1\",\"0:8803\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2060,15,2060,38],\"els\":[\"0:8803\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2060,38,2060,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2060,39,2060,49],\"els\":[\"0:8803\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2060,50,2060,51],\"els\":[\"0:8803\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2060,52,2060,75],\"els\":[\"0:8803\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2060,75,2060,76],\"els\":[\"0:9924:517\"]},{\"tk\":[2060,76,2060,79],\"els\":[\"0:8803\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2060,79,2060,80],\"els\":[\"0:9924:517\"]},{\"tk\":[2063,13,2063,36],\"els\":[\"0:8792#out:1\",\"0:9924:517\"]},{\"tk\":[2063,36,2063,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2063,37,2063,46],\"els\":[\"0:8792#out:1\",\"0:9924:517\"]},{\"tk\":[2063,47,2063,48],\"els\":[\"0:8792#out:1\",\"0:8792\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2063,49,2063,54],\"els\":[\"0:8792\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2064,15,2064,16],\"els\":[\"0:9924:517\"]},{\"tk\":[2064,16,2064,39],\"els\":[\"0:8792\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2064,39,2064,40],\"els\":[\"0:9924:517\"]},{\"tk\":[2064,40,2064,50],\"els\":[\"0:8792\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2064,50,2064,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2064,51,2064,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2067,13,2067,36],\"els\":[\"0:8823#out:1\",\"0:9924:517\"]},{\"tk\":[2067,36,2067,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2067,37,2067,41],\"els\":[\"0:8823#out:1\",\"0:9924:517\"]},{\"tk\":[2067,42,2067,43],\"els\":[\"0:8823#out:1\",\"0:8823\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2067,44,2067,49],\"els\":[\"0:8823\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2067,50,2067,51],\"els\":[\"0:8823\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2068,15,2068,38],\"els\":[\"0:8823\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2068,38,2068,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2068,39,2068,48],\"els\":[\"0:8823\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2068,48,2068,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2071,13,2071,36],\"els\":[\"0:8819#out:1\",\"0:9924:517\"]},{\"tk\":[2071,36,2071,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2071,37,2071,53],\"els\":[\"0:8819#out:1\",\"0:9924:517\"]},{\"tk\":[2071,54,2071,55],\"els\":[\"0:8819#out:1\",\"0:8819\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2072,15,2072,42],\"els\":[\"0:8819\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2072,42,2072,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2072,43,2072,53],\"els\":[\"0:8819\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2072,53,2072,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2075,13,2075,36],\"els\":[\"0:8820#out:1\",\"0:9924:517\"]},{\"tk\":[2075,36,2075,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2075,37,2075,53],\"els\":[\"0:8820#out:1\",\"0:9924:517\"]},{\"tk\":[2075,54,2075,55],\"els\":[\"0:8820#out:1\",\"0:8820\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2076,15,2076,42],\"els\":[\"0:8820\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2076,42,2076,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2076,43,2076,54],\"els\":[\"0:8820\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2076,54,2076,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2079,13,2079,36],\"els\":[\"0:8822#out:1\",\"0:9924:517\"]},{\"tk\":[2079,36,2079,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2079,37,2079,47],\"els\":[\"0:8822#out:1\",\"0:9924:517\"]},{\"tk\":[2079,48,2079,49],\"els\":[\"0:8822#out:1\",\"0:8822\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2080,15,2080,38],\"els\":[\"0:8822\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2080,38,2080,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2080,39,2080,55],\"els\":[\"0:8822\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2080,56,2080,57],\"els\":[\"0:8822\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2081,15,2081,38],\"els\":[\"0:8822\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2081,38,2081,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2081,39,2081,55],\"els\":[\"0:8822\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2081,55,2081,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2084,13,2084,36],\"els\":[\"0:8821#out:1\",\"0:9924:517\"]},{\"tk\":[2084,36,2084,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2084,37,2084,45],\"els\":[\"0:8821#out:1\",\"0:9924:517\"]},{\"tk\":[2084,46,2084,47],\"els\":[\"0:8821#out:1\",\"0:8821\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2084,48,2084,71],\"els\":[\"0:8821\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2084,71,2084,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2084,72,2084,76],\"els\":[\"0:8821\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2084,77,2084,78],\"els\":[\"0:8821\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2085,15,2085,38],\"els\":[\"0:8821\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2085,38,2085,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2085,39,2085,49],\"els\":[\"0:8821\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2085,49,2085,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2088,13,2088,36],\"els\":[\"0:8795#out:1\",\"0:9924:517\"]},{\"tk\":[2088,36,2088,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2088,37,2088,62],\"els\":[\"0:8795#out:1\",\"0:9924:517\"]},{\"tk\":[2088,63,2088,64],\"els\":[\"0:8795#out:1\",\"0:8795\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2088,65,2088,76],\"els\":[\"0:8795\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2088,77,2088,78],\"els\":[\"0:8795\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2089,15,2089,38],\"els\":[\"0:8795\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2089,38,2089,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2089,39,2089,47],\"els\":[\"0:8795\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2089,47,2089,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2092,13,2092,17],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2092,18,2092,19],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2092,20,2092,43],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2092,43,2092,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2092,44,2092,69],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2092,69,2092,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2093,13,2093,15],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2093,16,2093,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2093,17,2093,21],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2093,22,2093,23],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2093,24,2093,29],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2093,29,2093,30],\"els\":[\"0:9924:517\"]},{\"tk\":[2093,31,2093,32],\"els\":[\"0:9924:517\"]},{\"tk\":[2095,15,2095,38],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2095,38,2095,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2095,39,2095,48],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2095,49,2095,50],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2095,51,2095,56],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2095,56,2095,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2096,13,2096,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2096,15,2096,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2096,20,2096,22],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2096,23,2096,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2096,24,2096,28],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2096,29,2096,30],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2096,31,2096,35],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2096,35,2096,36],\"els\":[\"0:9924:517\"]},{\"tk\":[2096,37,2096,38],\"els\":[\"0:9924:517\"]},{\"tk\":[2098,15,2098,38],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2098,38,2098,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2098,39,2098,48],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2098,49,2098,50],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2098,51,2098,55],\"els\":[\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2098,55,2098,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2099,13,2099,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2099,15,2099,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2099,20,2099,21],\"els\":[\"0:9924:517\"]},{\"tk\":[2101,15,2101,38],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2101,38,2101,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2101,39,2101,48],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2101,49,2101,50],\"els\":[\"0:9572#out:1\",\"0:9572\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2101,51,2101,55],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2101,55,2101,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2102,13,2102,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2107,13,2107,36],\"els\":[\"0:8790:1174#out:1\",\"0:9924:517\"]},{\"tk\":[2107,36,2107,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2107,37,2107,47],\"els\":[\"0:8790:1174#out:1\",\"0:9924:517\"]},{\"tk\":[2107,48,2107,49],\"els\":[\"0:8790:1174#out:1\",\"0:8790:1174\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2108,15,2108,16],\"els\":[\"0:8790:1174\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2108,16,2108,39],\"els\":[\"0:8790:1174\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2108,39,2108,40],\"els\":[\"0:9924:517\"]},{\"tk\":[2108,40,2108,49],\"els\":[\"0:8790:1174\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2108,49,2108,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2111,13,2111,36],\"els\":[\"0:8825#out:1\",\"0:9924:517\"]},{\"tk\":[2111,36,2111,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2111,37,2111,55],\"els\":[\"0:8825#out:1\",\"0:9924:517\"]},{\"tk\":[2111,56,2111,57],\"els\":[\"0:8825#out:1\",\"0:8825\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2111,58,2111,73],\"els\":[\"0:8825\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2111,74,2111,75],\"els\":[\"0:8825\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2112,15,2112,38],\"els\":[\"0:8825\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2112,38,2112,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2112,39,2112,48],\"els\":[\"0:8825\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2112,48,2112,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2115,13,2115,36],\"els\":[\"0:8802:1202#out:1\",\"0:9924:517\"]},{\"tk\":[2115,36,2115,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2115,37,2115,44],\"els\":[\"0:8802:1202#out:1\",\"0:9924:517\"]},{\"tk\":[2115,45,2115,46],\"els\":[\"0:8802:1202#out:1\",\"0:8802:1202\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2115,47,2115,59],\"els\":[\"0:8802:1202\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2115,60,2115,61],\"els\":[\"0:8802:1202\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2116,15,2116,38],\"els\":[\"0:8802:1202\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2116,38,2116,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2116,39,2116,57],\"els\":[\"0:8802:1202\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2116,57,2116,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2119,13,2119,36],\"els\":[\"0:8802:1187#out:1\",\"0:9924:517\"]},{\"tk\":[2119,36,2119,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2119,37,2119,49],\"els\":[\"0:8802:1187#out:1\",\"0:9924:517\"]},{\"tk\":[2119,50,2119,51],\"els\":[\"0:8802:1187#out:1\",\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2120,15,2120,42],\"els\":[\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2120,42,2120,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2120,43,2120,62],\"els\":[\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2120,62,2120,63],\"els\":[\"0:9924:517\"]},{\"tk\":[2123,13,2123,36],\"els\":[\"0:8802:1179#out:1\",\"0:9924:517\"]},{\"tk\":[2123,36,2123,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2123,37,2123,42],\"els\":[\"0:8802:1179#out:1\",\"0:9924:517\"]},{\"tk\":[2123,43,2123,44],\"els\":[\"0:8802:1179#out:1\",\"0:8802:1179\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2123,45,2123,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2123,49,2123,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2126,13,2126,40],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2126,40,2126,41],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2126,41,2126,45],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2126,45,2126,46],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2126,47,2126,70],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2126,70,2126,71],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2126,71,2126,78],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2126,78,2126,79],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2127,15,2127,38],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2127,38,2127,39],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2127,39,2127,51],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2127,51,2127,52],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2128,15,2128,16],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2128,16,2128,39],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2128,39,2128,40],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2128,40,2128,50],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2128,50,2128,51],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2129,15,2129,16],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2129,16,2129,43],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2129,43,2129,44],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2129,44,2129,54],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2129,54,2129,55],\"els\":[\"0:8802:1180\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2129,55,2129,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2134,13,2134,36],\"els\":[\"0:8802:1189#out:1\",\"0:9924:517\"]},{\"tk\":[2134,36,2134,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2134,37,2134,45],\"els\":[\"0:8802:1189#out:1\",\"0:9924:517\"]},{\"tk\":[2134,46,2134,47],\"els\":[\"0:8802:1189#out:1\",\"0:8802:1189\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2134,48,2134,59],\"els\":[\"0:8802:1189\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2134,60,2134,61],\"els\":[\"0:8802:1189\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2135,15,2135,38],\"els\":[\"0:8802:1189\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2135,38,2135,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2135,39,2135,49],\"els\":[\"0:8802:1189\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2135,49,2135,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2135,50,2135,54],\"els\":[\"0:8802:1189\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2135,54,2135,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2138,13,2138,15],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2138,16,2138,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2138,17,2138,40],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2138,40,2138,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2138,41,2138,51],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2138,52,2138,53],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2138,54,2138,58],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2138,58,2138,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2138,60,2138,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2140,15,2140,38],\"els\":[\"0:8799#out:1\",\"0:9924:517\"]},{\"tk\":[2140,38,2140,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2140,39,2140,44],\"els\":[\"0:8799#out:1\",\"0:9924:517\"]},{\"tk\":[2140,45,2140,46],\"els\":[\"0:8799#out:1\",\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2140,47,2140,70],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2140,70,2140,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2140,71,2140,79],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2140,79,2140,80],\"els\":[\"0:9924:517\"]},{\"tk\":[2141,13,2141,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2141,15,2141,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2141,20,2141,21],\"els\":[\"0:9924:517\"]},{\"tk\":[2145,15,2145,38],\"els\":[\"0:8816#out:1\",\"0:9924:517\"]},{\"tk\":[2145,38,2145,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2145,39,2145,45],\"els\":[\"0:8816#out:1\",\"0:9924:517\"]},{\"tk\":[2145,46,2145,47],\"els\":[\"0:8816#out:1\",\"0:8816\",\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2145,48,2145,59],\"els\":[\"0:8816\",\"0:8799\",\"0:8788\",\"0:8785\",\"0:8789\",\"0:9924:517\"]},{\"tk\":[2145,60,2145,61],\"els\":[\"0:8816\",\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2146,17,2146,40],\"els\":[\"0:8816\",\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2146,40,2146,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2146,41,2146,49],\"els\":[\"0:8816\",\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2146,49,2146,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2149,15,2149,38],\"els\":[\"0:8799#out:1\",\"0:9924:517\"]},{\"tk\":[2149,38,2149,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2149,39,2149,44],\"els\":[\"0:8799#out:1\",\"0:9924:517\"]},{\"tk\":[2149,45,2149,46],\"els\":[\"0:8799#out:1\",\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2149,47,2149,70],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2149,70,2149,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2149,71,2149,77],\"els\":[\"0:8799\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2149,77,2149,78],\"els\":[\"0:9924:517\"]},{\"tk\":[2150,13,2150,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2155,13,2155,36],\"els\":[\"0:8790:1180:652#out:1\",\"0:9924:517\"]},{\"tk\":[2155,36,2155,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2155,37,2155,47],\"els\":[\"0:8790:1180:652#out:1\",\"0:9924:517\"]},{\"tk\":[2155,48,2155,49],\"els\":[\"0:8790:1180:652#out:1\",\"0:8790:1180:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2155,50,2155,62],\"els\":[\"0:8790:1180:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2155,63,2155,64],\"els\":[\"0:8790:1180:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2156,15,2156,38],\"els\":[\"0:8790:1180:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2156,38,2156,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2156,39,2156,44],\"els\":[\"0:8790:1180:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2156,44,2156,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2161,13,2161,36],\"els\":[\"0:8790:1180:692:2#out:1\",\"0:9924:517\"]},{\"tk\":[2161,36,2161,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2161,37,2161,47],\"els\":[\"0:8790:1180:692:2#out:1\",\"0:9924:517\"]},{\"tk\":[2161,48,2161,49],\"els\":[\"0:8790:1180:692:2#out:1\",\"0:8790:1180:692:2\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2162,15,2162,16],\"els\":[\"0:9924:517\"]},{\"tk\":[2162,16,2162,39],\"els\":[\"0:8790:1180:692:2\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2162,39,2162,40],\"els\":[\"0:9924:517\"]},{\"tk\":[2162,40,2162,50],\"els\":[\"0:8790:1180:692:2\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2162,51,2162,52],\"els\":[\"0:8790:1180:692:2\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2162,53,2162,57],\"els\":[\"0:8790:1180:692:2\",\"0:8788\",\"0:8785\",\"0:8790:1180:692:3\",\"0:9924:517\"]},{\"tk\":[2162,57,2162,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2162,58,2162,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2165,13,2165,36],\"els\":[\"0:8790:1180:702#out:1\",\"0:9924:517\"]},{\"tk\":[2165,36,2165,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2165,37,2165,58],\"els\":[\"0:8790:1180:702#out:1\",\"0:9924:517\"]},{\"tk\":[2165,59,2165,60],\"els\":[\"0:8790:1180:702#out:1\",\"0:8790:1180:702\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2166,15,2166,38],\"els\":[\"0:8790:1180:702\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2166,38,2166,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2166,39,2166,49],\"els\":[\"0:8790:1180:702\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2166,49,2166,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2169,13,2169,15],\"els\":[\"0:8790:1180:683\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2169,16,2169,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2169,17,2169,40],\"els\":[\"0:8790:1180:683\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2169,40,2169,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2169,41,2169,62],\"els\":[\"0:8790:1180:683\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2169,63,2169,64],\"els\":[\"0:8790:1180:683\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2169,65,2169,66],\"els\":[\"0:8790:1180:683\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2169,66,2169,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2169,68,2169,69],\"els\":[\"0:9924:517\"]},{\"tk\":[2173,15,2173,42],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2173,42,2173,43],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2173,43,2173,66],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2173,66,2173,67],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2173,67,2173,77],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2173,77,2173,78],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2174,17,2174,18],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2174,18,2174,41],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2174,41,2174,42],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2174,42,2174,49],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2174,49,2174,50],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2175,17,2175,18],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2175,18,2175,41],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2175,41,2175,42],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2175,42,2175,61],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2175,61,2175,62],\"els\":[\"0:8790:1180:684\",\"0:8790:1180:683\",\"0:8790:1180:686\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2175,62,2175,63],\"els\":[\"0:9924:517\"]},{\"tk\":[2178,13,2178,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2178,15,2178,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2178,20,2178,21],\"els\":[\"0:9924:517\"]},{\"tk\":[2182,15,2182,42],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2182,42,2182,43],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2182,43,2182,66],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2182,66,2182,67],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2182,67,2182,77],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2182,77,2182,78],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2183,17,2183,18],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2183,18,2183,41],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2183,41,2183,42],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2183,42,2183,49],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2183,49,2183,50],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2184,17,2184,18],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2184,18,2184,41],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2184,41,2184,42],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2184,42,2184,62],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2184,62,2184,63],\"els\":[\"0:8790:1180:688\",\"0:8790:1180:683\",\"0:8790:1180:690\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2184,63,2184,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2187,13,2187,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2192,13,2192,36],\"els\":[\"0:8790:1180:605#out:1\",\"0:9924:517\"]},{\"tk\":[2192,36,2192,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2192,37,2192,48],\"els\":[\"0:8790:1180:605#out:1\",\"0:9924:517\"]},{\"tk\":[2192,49,2192,50],\"els\":[\"0:8790:1180:605#out:1\",\"0:8790:1180:605\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2192,51,2192,57],\"els\":[\"0:8790:1180:605\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2192,58,2192,59],\"els\":[\"0:8790:1180:605\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2193,15,2193,38],\"els\":[\"0:8790:1180:605\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2193,38,2193,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2193,39,2193,46],\"els\":[\"0:8790:1180:605\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2193,46,2193,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2196,13,2196,36],\"els\":[\"0:8790:1180:608#out:1\",\"0:9924:517\"]},{\"tk\":[2196,36,2196,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2196,37,2196,50],\"els\":[\"0:8790:1180:608#out:1\",\"0:9924:517\"]},{\"tk\":[2196,51,2196,52],\"els\":[\"0:8790:1180:608#out:1\",\"0:8790:1180:608\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2196,53,2196,54],\"els\":[\"0:8790:1180:608\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2196,54,2196,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2196,62,2196,63],\"els\":[\"0:9924:517\"]},{\"tk\":[2197,15,2197,38],\"els\":[\"0:8790:1180:608\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2197,38,2197,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2197,39,2197,50],\"els\":[\"0:8790:1180:608\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2197,50,2197,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2202,13,2202,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2202,25,2202,26],\"els\":[\"0:8790:1180:610#out:1\",\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2202,27,2202,50],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2202,50,2202,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2202,51,2202,64],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2202,65,2202,66],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2202,67,2202,69],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:8790:1180:657\",\"0:9924:517\"]},{\"tk\":[2202,69,2202,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2203,13,2203,36],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2203,36,2203,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2203,37,2203,43],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2203,43,2203,44],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2203,44,2203,45],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2203,45,2203,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2203,47,2203,48],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2203,49,2203,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2203,60,2203,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2208,13,2208,36],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2208,36,2208,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2208,37,2208,45],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2208,45,2208,46],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2208,46,2208,47],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2208,47,2208,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2208,49,2208,50],\"els\":[\"0:8790:1180:557#out:1\",\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2209,15,2209,43],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2209,43,2209,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2209,44,2209,52],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2209,52,2209,53],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2209,53,2209,54],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2209,54,2209,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2209,61,2209,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2209,62,2209,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2209,73,2209,74],\"els\":[\"0:9924:517\"]},{\"tk\":[2209,74,2209,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2212,13,2212,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2212,25,2212,26],\"els\":[\"0:8790:1180:610#out:1\",\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2212,27,2212,50],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2212,50,2212,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2212,51,2212,64],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2212,64,2212,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2213,13,2213,36],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2213,36,2213,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2213,37,2213,43],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2213,43,2213,44],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2213,44,2213,45],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2213,45,2213,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2213,47,2213,48],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2213,49,2213,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2213,60,2213,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2218,13,2218,36],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2218,36,2218,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2218,37,2218,45],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2218,45,2218,46],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2218,46,2218,47],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2218,47,2218,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2218,49,2218,50],\"els\":[\"0:8790:1180:557#out:1\",\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2219,15,2219,43],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2219,43,2219,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2219,44,2219,52],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2219,52,2219,53],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2219,53,2219,54],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2219,54,2219,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2219,61,2219,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2219,62,2219,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2219,73,2219,74],\"els\":[\"0:9924:517\"]},{\"tk\":[2219,74,2219,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2224,13,2224,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2224,25,2224,26],\"els\":[\"0:8790:1180:610#out:1\",\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2224,27,2224,50],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2224,50,2224,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2224,51,2224,64],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2224,65,2224,66],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2224,67,2224,71],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:8790:1180:657\",\"0:9924:517\"]},{\"tk\":[2224,71,2224,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2225,13,2225,36],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2225,36,2225,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2225,37,2225,43],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2225,43,2225,44],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2225,44,2225,45],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2225,45,2225,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2225,47,2225,48],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2225,49,2225,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2225,60,2225,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2230,13,2230,36],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2230,36,2230,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2230,37,2230,45],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2230,45,2230,46],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2230,46,2230,47],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2230,47,2230,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2230,49,2230,50],\"els\":[\"0:8790:1180:557#out:1\",\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2231,15,2231,43],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2231,43,2231,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2231,44,2231,52],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2231,52,2231,53],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2231,53,2231,54],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2231,54,2231,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2231,61,2231,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2231,62,2231,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2231,73,2231,74],\"els\":[\"0:9924:517\"]},{\"tk\":[2231,74,2231,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2236,13,2236,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2236,25,2236,26],\"els\":[\"0:8790:1180:610#out:1\",\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2236,27,2236,50],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2236,50,2236,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2236,51,2236,64],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2236,65,2236,66],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2236,67,2236,71],\"els\":[\"0:8790:1180:610\",\"0:8788\",\"0:8785\",\"0:8790:1180:657\",\"0:9924:517\"]},{\"tk\":[2236,71,2236,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2237,13,2237,36],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2237,36,2237,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2237,37,2237,43],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2237,43,2237,44],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2237,44,2237,45],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2237,45,2237,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2237,47,2237,48],\"els\":[\"0:8790:1180:610#out:1\",\"0:9924:517\"]},{\"tk\":[2237,49,2237,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2237,60,2237,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2242,13,2242,36],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2242,36,2242,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2242,37,2242,45],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2242,45,2242,46],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2242,46,2242,47],\"els\":[\"0:8790:1180:557#out:1\",\"0:9924:517\"]},{\"tk\":[2242,47,2242,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2242,49,2242,50],\"els\":[\"0:8790:1180:557#out:1\",\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2243,15,2243,43],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2243,43,2243,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2243,44,2243,52],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2243,52,2243,53],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:8790:1180:549\",\"0:9924:517\"]},{\"tk\":[2243,53,2243,54],\"els\":[\"0:8790:1180:557\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2243,54,2243,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2243,61,2243,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2243,62,2243,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2243,73,2243,74],\"els\":[\"0:9924:517\"]},{\"tk\":[2243,74,2243,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2246,13,2246,36],\"els\":[\"0:8790:1180:614#out:1\",\"0:9924:517\"]},{\"tk\":[2246,36,2246,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2246,37,2246,44],\"els\":[\"0:8790:1180:614#out:1\",\"0:9924:517\"]},{\"tk\":[2246,45,2246,46],\"els\":[\"0:8790:1180:614#out:1\",\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2246,47,2246,70],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2246,70,2246,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2246,71,2246,79],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2246,79,2246,80],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2246,80,2246,81],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2246,81,2246,82],\"els\":[\"0:9924:517\"]},{\"tk\":[2247,15,2247,16],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2247,17,2247,40],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2247,40,2247,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2247,41,2247,49],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2247,49,2247,50],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2247,50,2247,51],\"els\":[\"0:8790:1180:614\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2247,51,2247,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2247,52,2247,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2250,13,2250,36],\"els\":[\"0:8790:1180:653#out:1\",\"0:9924:517\"]},{\"tk\":[2250,36,2250,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2250,37,2250,58],\"els\":[\"0:8790:1180:653#out:1\",\"0:9924:517\"]},{\"tk\":[2250,59,2250,60],\"els\":[\"0:8790:1180:653#out:1\",\"0:8790:1180:653\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2251,15,2251,38],\"els\":[\"0:8790:1180:653\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2251,38,2251,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2251,39,2251,52],\"els\":[\"0:8790:1180:653\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2251,52,2251,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2254,13,2254,36],\"els\":[\"0:8790:1180:612#out:1\",\"0:9924:517\"]},{\"tk\":[2254,36,2254,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2254,37,2254,43],\"els\":[\"0:8790:1180:612#out:1\",\"0:9924:517\"]},{\"tk\":[2254,44,2254,45],\"els\":[\"0:8790:1180:612#out:1\",\"0:8790:1180:612\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2254,46,2254,69],\"els\":[\"0:8790:1180:612\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2254,69,2254,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2254,70,2254,81],\"els\":[\"0:8790:1180:612\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2255,15,2255,16],\"els\":[\"0:8790:1180:612\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2255,17,2255,40],\"els\":[\"0:8790:1180:612\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2255,40,2255,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2255,41,2255,62],\"els\":[\"0:8790:1180:612\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2255,62,2255,63],\"els\":[\"0:9924:517\"]},{\"tk\":[2258,13,2258,36],\"els\":[\"0:8790:1180:616#out:1\",\"0:9924:517\"]},{\"tk\":[2258,36,2258,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2258,37,2258,47],\"els\":[\"0:8790:1180:616#out:1\",\"0:9924:517\"]},{\"tk\":[2258,48,2258,49],\"els\":[\"0:8790:1180:616#out:1\",\"0:8790:1180:616\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2258,50,2258,73],\"els\":[\"0:8790:1180:616\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2258,73,2258,74],\"els\":[\"0:9924:517\"]},{\"tk\":[2258,74,2258,81],\"els\":[\"0:8790:1180:616\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2259,15,2259,16],\"els\":[\"0:8790:1180:616\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2259,17,2259,40],\"els\":[\"0:8790:1180:616\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2259,40,2259,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2259,41,2259,47],\"els\":[\"0:8790:1180:616\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2259,47,2259,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2262,13,2262,36],\"els\":[\"0:8790:1180:615#out:1\",\"0:9924:517\"]},{\"tk\":[2262,36,2262,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2262,37,2262,43],\"els\":[\"0:8790:1180:615#out:1\",\"0:9924:517\"]},{\"tk\":[2262,44,2262,45],\"els\":[\"0:8790:1180:615#out:1\",\"0:8790:1180:615\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2262,46,2262,69],\"els\":[\"0:8790:1180:615\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2262,69,2262,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2262,70,2262,80],\"els\":[\"0:8790:1180:615\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2263,15,2263,16],\"els\":[\"0:8790:1180:615\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2263,17,2263,40],\"els\":[\"0:8790:1180:615\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2263,40,2263,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2263,41,2263,49],\"els\":[\"0:8790:1180:615\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2263,49,2263,50],\"els\":[\"0:8790:1180:615\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2263,50,2263,51],\"els\":[\"0:8790:1180:615\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2263,51,2263,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2263,52,2263,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2266,13,2266,36],\"els\":[\"0:8790:1180:622#out:1\",\"0:9924:517\"]},{\"tk\":[2266,36,2266,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2266,37,2266,43],\"els\":[\"0:8790:1180:622#out:1\",\"0:9924:517\"]},{\"tk\":[2266,44,2266,45],\"els\":[\"0:8790:1180:622#out:1\",\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2266,46,2266,69],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2266,69,2266,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2266,70,2266,78],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2266,78,2266,79],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2266,79,2266,80],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2266,80,2266,81],\"els\":[\"0:9924:517\"]},{\"tk\":[2267,15,2267,16],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2267,17,2267,40],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2267,40,2267,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2267,41,2267,49],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2267,49,2267,50],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2267,50,2267,51],\"els\":[\"0:8790:1180:622\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2267,51,2267,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2267,52,2267,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2270,13,2270,36],\"els\":[\"0:8790:1180:621#out:1\",\"0:9924:517\"]},{\"tk\":[2270,36,2270,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2270,37,2270,48],\"els\":[\"0:8790:1180:621#out:1\",\"0:9924:517\"]},{\"tk\":[2270,49,2270,50],\"els\":[\"0:8790:1180:621#out:1\",\"0:8790:1180:621\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2270,51,2270,74],\"els\":[\"0:8790:1180:621\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2270,74,2270,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2270,75,2270,81],\"els\":[\"0:8790:1180:621\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2271,15,2271,16],\"els\":[\"0:8790:1180:621\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2271,17,2271,40],\"els\":[\"0:8790:1180:621\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2271,40,2271,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2271,41,2271,47],\"els\":[\"0:8790:1180:621\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2271,47,2271,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2274,13,2274,36],\"els\":[\"0:8790:1180:623#out:1\",\"0:9924:517\"]},{\"tk\":[2274,36,2274,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2274,37,2274,43],\"els\":[\"0:8790:1180:623#out:1\",\"0:9924:517\"]},{\"tk\":[2274,44,2274,45],\"els\":[\"0:8790:1180:623#out:1\",\"0:8790:1180:623\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2274,46,2274,69],\"els\":[\"0:8790:1180:623\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2274,69,2274,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2274,70,2274,81],\"els\":[\"0:8790:1180:623\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2275,15,2275,16],\"els\":[\"0:8790:1180:623\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2275,17,2275,40],\"els\":[\"0:8790:1180:623\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2275,40,2275,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2275,41,2275,49],\"els\":[\"0:8790:1180:623\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2275,49,2275,50],\"els\":[\"0:8790:1180:623\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2275,50,2275,51],\"els\":[\"0:8790:1180:623\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2275,51,2275,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2275,52,2275,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2279,13,2279,40],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2279,40,2279,41],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2279,41,2279,45],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2279,45,2279,46],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2279,47,2279,70],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2279,70,2279,71],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2279,71,2279,81],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2279,81,2279,82],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2280,15,2280,38],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2280,38,2280,39],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2280,39,2280,45],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2280,45,2280,46],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2280,47,2280,70],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2280,70,2280,71],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2280,71,2280,77],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2280,77,2280,78],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2281,15,2281,16],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2281,16,2281,39],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2281,39,2281,40],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2281,40,2281,55],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2281,55,2281,56],\"els\":[\"0:8790:1176:778\",\"0:8788\",\"0:8785\",\"0:8790:1164\",\"0:9924:517\"]},{\"tk\":[2281,56,2281,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2286,13,2286,36],\"els\":[\"0:8790:1177:565#out:1\",\"0:9924:517\"]},{\"tk\":[2286,36,2286,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2286,37,2286,39],\"els\":[\"0:8790:1177:565#out:1\",\"0:9924:517\"]},{\"tk\":[2286,40,2286,41],\"els\":[\"0:8790:1177:565#out:1\",\"0:8790:1177:565\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2287,15,2287,38],\"els\":[\"0:8790:1177:565\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2287,38,2287,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2287,39,2287,54],\"els\":[\"0:8790:1177:565\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2287,54,2287,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2287,55,2287,63],\"els\":[\"0:8790:1177:565\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2287,63,2287,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2290,13,2290,36],\"els\":[\"0:8790:1177:493#out:1\",\"0:9924:517\"]},{\"tk\":[2290,36,2290,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2290,37,2290,49],\"els\":[\"0:8790:1177:493#out:1\",\"0:9924:517\"]},{\"tk\":[2290,50,2290,51],\"els\":[\"0:8790:1177:493#out:1\",\"0:8790:1177:493\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2290,52,2290,56],\"els\":[\"0:8790:1177:493\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2290,57,2290,58],\"els\":[\"0:8790:1177:493\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2291,15,2291,38],\"els\":[\"0:8790:1177:493\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2291,38,2291,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2291,39,2291,54],\"els\":[\"0:8790:1177:493\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2291,54,2291,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2291,55,2291,63],\"els\":[\"0:8790:1177:493\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2291,63,2291,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2294,13,2294,36],\"els\":[\"0:8790:1177:492#out:1\",\"0:9924:517\"]},{\"tk\":[2294,36,2294,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2294,37,2294,51],\"els\":[\"0:8790:1177:492#out:1\",\"0:9924:517\"]},{\"tk\":[2294,52,2294,53],\"els\":[\"0:8790:1177:492#out:1\",\"0:8790:1177:492\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2294,54,2294,66],\"els\":[\"0:8790:1177:492\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2294,67,2294,68],\"els\":[\"0:8790:1177:492\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2295,15,2295,38],\"els\":[\"0:8790:1177:492\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2295,38,2295,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2295,39,2295,54],\"els\":[\"0:8790:1177:492\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2295,54,2295,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2295,55,2295,63],\"els\":[\"0:8790:1177:492\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2295,63,2295,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2298,13,2298,36],\"els\":[\"0:8790:1177:490#out:1\",\"0:9924:517\"]},{\"tk\":[2298,36,2298,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2298,37,2298,44],\"els\":[\"0:8790:1177:490#out:1\",\"0:9924:517\"]},{\"tk\":[2298,45,2298,46],\"els\":[\"0:8790:1177:490#out:1\",\"0:8790:1177:490\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2299,15,2299,38],\"els\":[\"0:8790:1177:490\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2299,38,2299,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2299,39,2299,53],\"els\":[\"0:8790:1177:490\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2299,54,2299,55],\"els\":[\"0:8790:1177:490\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2300,15,2300,38],\"els\":[\"0:8790:1177:490\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2300,38,2300,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2300,39,2300,51],\"els\":[\"0:8790:1177:490\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2300,51,2300,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2303,13,2303,36],\"els\":[\"0:8790:1177:566#out:1\",\"0:9924:517\"]},{\"tk\":[2303,36,2303,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2303,37,2303,39],\"els\":[\"0:8790:1177:566#out:1\",\"0:9924:517\"]},{\"tk\":[2303,40,2303,41],\"els\":[\"0:8790:1177:566#out:1\",\"0:8790:1177:566\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2303,42,2303,65],\"els\":[\"0:8790:1177:566\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2303,65,2303,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2303,66,2303,73],\"els\":[\"0:8790:1177:566\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2303,73,2303,74],\"els\":[\"0:9924:517\"]},{\"tk\":[2306,13,2306,36],\"els\":[\"0:8790:1177:499#out:1\",\"0:9924:517\"]},{\"tk\":[2306,36,2306,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2306,37,2306,44],\"els\":[\"0:8790:1177:499#out:1\",\"0:9924:517\"]},{\"tk\":[2306,45,2306,46],\"els\":[\"0:8790:1177:499#out:1\",\"0:8790:1177:499\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2306,47,2306,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2306,48,2306,52],\"els\":[\"0:8790:1177:499\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2306,53,2306,54],\"els\":[\"0:8790:1177:499\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2307,15,2307,38],\"els\":[\"0:8790:1177:499\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2307,38,2307,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2307,39,2307,51],\"els\":[\"0:8790:1177:499\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2307,51,2307,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2307,53,2307,54],\"els\":[\"0:8790:1177:499\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2308,15,2308,38],\"els\":[\"0:8790:1177:499\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2308,38,2308,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2308,39,2308,53],\"els\":[\"0:8790:1177:499\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2308,53,2308,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2311,13,2311,36],\"els\":[\"0:8790:1177:567#out:1\",\"0:9924:517\"]},{\"tk\":[2311,36,2311,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2311,37,2311,39],\"els\":[\"0:8790:1177:567#out:1\",\"0:9924:517\"]},{\"tk\":[2311,40,2311,41],\"els\":[\"0:8790:1177:567#out:1\",\"0:8790:1177:567\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2311,42,2311,65],\"els\":[\"0:8790:1177:567\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2311,65,2311,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2311,66,2311,73],\"els\":[\"0:8790:1177:567\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2311,73,2311,74],\"els\":[\"0:9924:517\"]},{\"tk\":[2314,13,2314,40],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2314,40,2314,41],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2314,41,2314,64],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2314,64,2314,65],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2314,65,2314,67],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2314,67,2314,68],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2315,15,2315,38],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2315,38,2315,39],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2315,39,2315,41],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2315,41,2315,42],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2316,15,2316,16],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2316,16,2316,39],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2316,39,2316,40],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2316,40,2316,57],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2316,57,2316,58],\"els\":[\"0:8793:627\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2316,58,2316,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2321,13,2321,36],\"els\":[\"0:8793:652#out:1\",\"0:9924:517\"]},{\"tk\":[2321,36,2321,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2321,37,2321,43],\"els\":[\"0:8793:652#out:1\",\"0:9924:517\"]},{\"tk\":[2321,44,2321,45],\"els\":[\"0:8793:652#out:1\",\"0:8793:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2322,15,2322,38],\"els\":[\"0:8793:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2322,38,2322,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2322,39,2322,56],\"els\":[\"0:8793:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2322,56,2322,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2322,57,2322,65],\"els\":[\"0:8793:652\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2322,65,2322,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2325,13,2325,36],\"els\":[\"0:8793:653#out:1\",\"0:9924:517\"]},{\"tk\":[2325,36,2325,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2325,37,2325,42],\"els\":[\"0:8793:653#out:1\",\"0:9924:517\"]},{\"tk\":[2325,43,2325,44],\"els\":[\"0:8793:653#out:1\",\"0:8793:653\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2326,15,2326,38],\"els\":[\"0:8793:653\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2326,38,2326,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2326,39,2326,56],\"els\":[\"0:8793:653\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2326,56,2326,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2326,57,2326,65],\"els\":[\"0:8793:653\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2326,65,2326,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2332,13,2332,36],\"els\":[\"0:8808#out:1\",\"0:9924:517\"]},{\"tk\":[2332,36,2332,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2332,37,2332,45],\"els\":[\"0:8808#out:1\",\"0:9924:517\"]},{\"tk\":[2332,46,2332,47],\"els\":[\"0:8808#out:1\",\"0:8808\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2332,48,2332,60],\"els\":[\"0:8808\",\"0:8788\",\"0:8785\",\"0:8810\",\"0:8814\",\"0:9924:517\"]},{\"tk\":[2332,60,2332,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2335,13,2335,36],\"els\":[\"0:8812#out:1\",\"0:9924:517\"]},{\"tk\":[2335,36,2335,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2335,37,2335,48],\"els\":[\"0:8812#out:1\",\"0:9924:517\"]},{\"tk\":[2335,49,2335,50],\"els\":[\"0:8812#out:1\",\"0:8812\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2335,51,2335,65],\"els\":[\"0:8812\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2335,65,2335,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2338,13,2338,40],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2338,40,2338,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2338,41,2338,61],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2338,62,2338,64],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2338,65,2338,79],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2338,79,2338,80],\"els\":[\"0:9924:517\"]},{\"tk\":[2339,13,2339,15],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2339,16,2339,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2339,17,2339,44],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2339,44,2339,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2339,45,2339,65],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2339,66,2339,67],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2339,68,2339,72],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2339,72,2339,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2339,74,2339,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2340,15,2340,42],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2340,42,2340,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2340,43,2340,63],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2340,64,2340,65],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2340,66,2340,70],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2340,70,2340,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2341,13,2341,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2341,15,2341,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2341,20,2341,22],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2341,23,2341,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2341,24,2341,51],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2341,51,2341,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2341,52,2341,72],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2341,73,2341,74],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2341,75,2341,79],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2341,79,2341,80],\"els\":[\"0:9924:517\"]},{\"tk\":[2342,13,2342,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2343,15,2343,42],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2343,42,2343,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2343,43,2343,63],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2343,64,2343,65],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2343,66,2343,70],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2343,70,2343,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2344,13,2344,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2349,13,2349,40],\"els\":[\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2349,40,2349,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2349,41,2349,60],\"els\":[\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2349,61,2349,62],\"els\":[\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2350,15,2350,38],\"els\":[\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2350,38,2350,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2350,39,2350,49],\"els\":[\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2350,49,2350,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2350,50,2350,54],\"els\":[\"0:8802:1187\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2350,54,2350,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2351,11,2351,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2351,13,2351,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2351,18,2351,20],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2351,21,2351,22],\"els\":[\"0:9924:517\"]},{\"tk\":[2351,22,2351,49],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2351,49,2351,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2351,50,2351,70],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2351,70,2351,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2351,72,2351,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2353,13,2353,40],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2353,40,2353,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2353,41,2353,61],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2353,62,2353,63],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2354,15,2354,38],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2354,38,2354,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2354,39,2354,42],\"els\":[\"0:8811\",\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2354,42,2354,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2355,13,2355,40],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2355,40,2355,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2355,41,2355,61],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2355,62,2355,63],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2355,64,2355,69],\"els\":[\"0:8788\",\"0:8785\",\"0:9924:517\"]},{\"tk\":[2355,69,2355,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2356,11,2356,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2361,11,2361,30],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2361,30,2361,31],\"els\":[\"0:9924:517\"]},{\"tk\":[2361,31,2361,58],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2361,58,2361,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2361,59,2361,62],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2361,62,2361,63],\"els\":[\"0:9924:517\"]},{\"tk\":[2361,63,2361,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2361,72,2361,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2362,31,2362,39],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2362,39,2362,40],\"els\":[\"0:9924:517\"]},{\"tk\":[2362,41,2362,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2362,42,2362,45],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2362,45,2362,46],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2362,46,2362,47],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2362,47,2362,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2362,48,2362,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2362,49,2362,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2365,11,2365,34],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2365,34,2365,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2365,35,2365,59],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2365,59,2365,60],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2365,60,2365,61],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2365,61,2365,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2365,63,2365,64],\"els\":[\"0:9931:462#out:1\",\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2365,65,2365,68],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2365,68,2365,69],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2365,69,2365,70],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2365,70,2365,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2365,71,2365,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2366,11,2366,34],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2366,34,2366,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2366,35,2366,59],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2366,59,2366,60],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2366,60,2366,61],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2366,61,2366,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2366,63,2366,64],\"els\":[\"0:9931:462#out:1\",\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2366,65,2366,68],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2366,68,2366,69],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2366,69,2366,70],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2366,70,2366,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2366,71,2366,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2367,11,2367,34],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2367,34,2367,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2367,35,2367,59],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2367,59,2367,60],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2367,60,2367,61],\"els\":[\"0:9931:462#out:1\",\"0:9924:517\"]},{\"tk\":[2367,61,2367,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2367,63,2367,64],\"els\":[\"0:9931:462#out:1\",\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2367,65,2367,68],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2367,68,2367,69],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2367,69,2367,70],\"els\":[\"0:9931:462\",\"0:9924:517\"]},{\"tk\":[2367,70,2367,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2367,71,2367,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2370,11,2370,34],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2370,34,2370,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2370,35,2370,54],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2370,54,2370,55],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2370,55,2370,56],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2370,56,2370,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2370,58,2370,59],\"els\":[\"0:9565#out:1\",\"0:9565\",\"0:9924:517\"]},{\"tk\":[2371,13,2371,36],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2371,36,2371,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2371,37,2371,63],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2371,63,2371,64],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2371,64,2371,65],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2371,65,2371,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2371,66,2371,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2372,11,2372,34],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2372,34,2372,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2372,35,2372,54],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2372,54,2372,55],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2372,55,2372,56],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2372,56,2372,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2372,58,2372,59],\"els\":[\"0:9565#out:1\",\"0:9565\",\"0:9924:517\"]},{\"tk\":[2373,13,2373,36],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2373,36,2373,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2373,37,2373,61],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2373,61,2373,62],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2373,62,2373,63],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2373,63,2373,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2373,64,2373,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2374,11,2374,34],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2374,34,2374,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2374,35,2374,54],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2374,54,2374,55],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2374,55,2374,56],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2374,56,2374,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2374,58,2374,59],\"els\":[\"0:9565#out:1\",\"0:9565\",\"0:9924:517\"]},{\"tk\":[2375,13,2375,36],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2375,36,2375,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2375,37,2375,63],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2375,63,2375,64],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2375,64,2375,65],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2375,65,2375,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2375,66,2375,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2376,11,2376,34],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2376,34,2376,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2376,35,2376,54],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2376,54,2376,55],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2376,55,2376,56],\"els\":[\"0:9565#out:1\",\"0:9924:517\"]},{\"tk\":[2376,56,2376,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2376,58,2376,59],\"els\":[\"0:9565#out:1\",\"0:9565\",\"0:9924:517\"]},{\"tk\":[2377,13,2377,36],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2377,36,2377,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2377,37,2377,63],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2377,63,2377,64],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2377,64,2377,65],\"els\":[\"0:9565\",\"0:9924:517\"]},{\"tk\":[2377,65,2377,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2377,66,2377,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2380,11,2380,34],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2380,34,2380,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2380,35,2380,46],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2380,46,2380,47],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2380,47,2380,48],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2380,48,2380,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2380,50,2380,51],\"els\":[\"0:9566#out:1\",\"0:9566\",\"0:9924:517\"]},{\"tk\":[2380,52,2380,67],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2380,68,2380,69],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2381,13,2381,36],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2381,36,2381,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2381,37,2381,56],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2381,56,2381,57],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2381,57,2381,58],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2381,58,2381,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2381,59,2381,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2382,11,2382,34],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2382,34,2382,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2382,35,2382,46],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2382,46,2382,47],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2382,47,2382,48],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2382,48,2382,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2382,50,2382,51],\"els\":[\"0:9566#out:1\",\"0:9566\",\"0:9924:517\"]},{\"tk\":[2382,52,2382,67],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2382,68,2382,69],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2383,13,2383,36],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2383,36,2383,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2383,37,2383,56],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2383,56,2383,57],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2383,57,2383,58],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2383,58,2383,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2383,59,2383,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2384,11,2384,34],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2384,34,2384,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2384,35,2384,46],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2384,46,2384,47],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2384,47,2384,48],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2384,48,2384,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2384,50,2384,51],\"els\":[\"0:9566#out:1\",\"0:9566\",\"0:9924:517\"]},{\"tk\":[2384,52,2384,67],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2384,68,2384,69],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2385,13,2385,36],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2385,36,2385,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2385,37,2385,56],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2385,56,2385,57],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2385,57,2385,58],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2385,58,2385,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2385,59,2385,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2386,11,2386,34],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2386,34,2386,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2386,35,2386,46],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2386,46,2386,47],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2386,47,2386,48],\"els\":[\"0:9566#out:1\",\"0:9924:517\"]},{\"tk\":[2386,48,2386,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2386,50,2386,51],\"els\":[\"0:9566#out:1\",\"0:9566\",\"0:9924:517\"]},{\"tk\":[2386,52,2386,67],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2386,68,2386,69],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2387,13,2387,36],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2387,36,2387,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2387,37,2387,56],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2387,56,2387,57],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2387,57,2387,58],\"els\":[\"0:9566\",\"0:9924:517\"]},{\"tk\":[2387,58,2387,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2387,59,2387,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2390,11,2390,34],\"els\":[\"0:8708#out:1\",\"0:9924:517\"]},{\"tk\":[2390,34,2390,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2390,35,2390,38],\"els\":[\"0:8708#out:1\",\"0:9924:517\"]},{\"tk\":[2390,39,2390,40],\"els\":[\"0:8708#out:1\",\"0:8708\",\"0:9924:517\"]},{\"tk\":[2390,41,2390,64],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2390,64,2390,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2390,65,2390,76],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2390,76,2390,77],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2390,77,2390,78],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2390,78,2390,79],\"els\":[\"0:9924:517\"]},{\"tk\":[2390,80,2390,81],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2391,13,2391,36],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2391,36,2391,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2391,37,2391,48],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2391,48,2391,49],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2391,49,2391,50],\"els\":[\"0:8708\",\"0:9924:517\"]},{\"tk\":[2391,50,2391,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2391,51,2391,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2394,11,2394,34],\"els\":[\"0:8710#out:1\",\"0:9924:517\"]},{\"tk\":[2394,34,2394,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2394,35,2394,38],\"els\":[\"0:8710#out:1\",\"0:9924:517\"]},{\"tk\":[2394,39,2394,40],\"els\":[\"0:8710#out:1\",\"0:8710\",\"0:9924:517\"]},{\"tk\":[2394,41,2394,64],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2394,64,2394,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2394,65,2394,76],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2394,76,2394,77],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2394,77,2394,78],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2394,78,2394,79],\"els\":[\"0:9924:517\"]},{\"tk\":[2394,80,2394,81],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2395,13,2395,36],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2395,36,2395,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2395,37,2395,48],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2395,48,2395,49],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2395,49,2395,50],\"els\":[\"0:8710\",\"0:9924:517\"]},{\"tk\":[2395,50,2395,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2395,51,2395,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2398,11,2398,34],\"els\":[\"0:8711#out:1\",\"0:9924:517\"]},{\"tk\":[2398,34,2398,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2398,35,2398,39],\"els\":[\"0:8711#out:1\",\"0:9924:517\"]},{\"tk\":[2398,40,2398,41],\"els\":[\"0:8711#out:1\",\"0:8711\",\"0:9924:517\"]},{\"tk\":[2398,42,2398,65],\"els\":[\"0:8711\",\"0:9924:517\"]},{\"tk\":[2398,65,2398,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2398,66,2398,69],\"els\":[\"0:8711\",\"0:9924:517\"]},{\"tk\":[2398,70,2398,71],\"els\":[\"0:8711\",\"0:9924:517\"]},{\"tk\":[2399,13,2399,36],\"els\":[\"0:8711\",\"0:9924:517\"]},{\"tk\":[2399,36,2399,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2399,37,2399,40],\"els\":[\"0:8711\",\"0:9924:517\"]},{\"tk\":[2399,40,2399,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2402,11,2402,34],\"els\":[\"0:8706#out:1\",\"0:9924:517\"]},{\"tk\":[2402,34,2402,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2402,35,2402,37],\"els\":[\"0:8706#out:1\",\"0:9924:517\"]},{\"tk\":[2402,38,2402,39],\"els\":[\"0:8706#out:1\",\"0:8706\",\"0:9924:517\"]},{\"tk\":[2402,40,2402,52],\"els\":[\"0:8706\",\"0:9924:517\"]},{\"tk\":[2402,53,2402,54],\"els\":[\"0:8706\",\"0:9924:517\"]},{\"tk\":[2403,13,2403,36],\"els\":[\"0:8706\",\"0:9924:517\"]},{\"tk\":[2403,36,2403,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2403,37,2403,41],\"els\":[\"0:8706\",\"0:9924:517\"]},{\"tk\":[2403,41,2403,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2406,11,2406,34],\"els\":[\"0:8709#out:1\",\"0:9924:517\"]},{\"tk\":[2406,34,2406,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2406,35,2406,38],\"els\":[\"0:8709#out:1\",\"0:9924:517\"]},{\"tk\":[2406,39,2406,40],\"els\":[\"0:8709#out:1\",\"0:8709\",\"0:9924:517\"]},{\"tk\":[2406,41,2406,64],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2406,64,2406,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2406,65,2406,76],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2406,76,2406,77],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2406,77,2406,78],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2406,78,2406,79],\"els\":[\"0:9924:517\"]},{\"tk\":[2406,80,2406,81],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2407,13,2407,36],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2407,36,2407,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2407,37,2407,48],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2407,48,2407,49],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2407,49,2407,50],\"els\":[\"0:8709\",\"0:9924:517\"]},{\"tk\":[2407,50,2407,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2407,51,2407,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2410,11,2410,34],\"els\":[\"0:8712#out:1\",\"0:9924:517\"]},{\"tk\":[2410,34,2410,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2410,35,2410,39],\"els\":[\"0:8712#out:1\",\"0:9924:517\"]},{\"tk\":[2410,40,2410,41],\"els\":[\"0:8712#out:1\",\"0:8712\",\"0:9924:517\"]},{\"tk\":[2410,42,2410,65],\"els\":[\"0:8712\",\"0:9924:517\"]},{\"tk\":[2410,65,2410,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2410,66,2410,69],\"els\":[\"0:8712\",\"0:9924:517\"]},{\"tk\":[2410,70,2410,71],\"els\":[\"0:8712\",\"0:9924:517\"]},{\"tk\":[2411,13,2411,36],\"els\":[\"0:8712\",\"0:9924:517\"]},{\"tk\":[2411,36,2411,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2411,37,2411,40],\"els\":[\"0:8712\",\"0:9924:517\"]},{\"tk\":[2411,40,2411,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2414,11,2414,34],\"els\":[\"0:8707#out:1\",\"0:9924:517\"]},{\"tk\":[2414,34,2414,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2414,35,2414,37],\"els\":[\"0:8707#out:1\",\"0:9924:517\"]},{\"tk\":[2414,38,2414,39],\"els\":[\"0:8707#out:1\",\"0:8707\",\"0:9924:517\"]},{\"tk\":[2414,40,2414,52],\"els\":[\"0:8707\",\"0:9924:517\"]},{\"tk\":[2414,53,2414,54],\"els\":[\"0:8707\",\"0:9924:517\"]},{\"tk\":[2415,13,2415,36],\"els\":[\"0:8707\",\"0:9924:517\"]},{\"tk\":[2415,36,2415,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2415,37,2415,41],\"els\":[\"0:8707\",\"0:9924:517\"]},{\"tk\":[2415,41,2415,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2418,11,2418,38],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2418,38,2418,39],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2418,39,2418,62],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2418,62,2418,63],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2418,63,2418,65],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2418,65,2418,66],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,13,2419,36],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,36,2419,37],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,37,2419,39],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,39,2419,40],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,41,2419,42],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,42,2419,65],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,65,2419,66],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,66,2419,81],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,81,2419,82],\"els\":[\"0:8698:627\",\"0:9924:517\"]},{\"tk\":[2419,82,2419,83],\"els\":[\"0:9924:517\"]},{\"tk\":[2424,11,2424,34],\"els\":[\"0:8978#out:1\",\"0:9924:517\"]},{\"tk\":[2424,34,2424,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2424,35,2424,47],\"els\":[\"0:8978#out:1\",\"0:9924:517\"]},{\"tk\":[2424,48,2424,49],\"els\":[\"0:8978#out:1\",\"0:8978\",\"0:9924:517\"]},{\"tk\":[2425,13,2425,40],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[2425,40,2425,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2425,41,2425,60],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[2425,60,2425,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2428,11,2428,34],\"els\":[\"0:8979#out:1\",\"0:9924:517\"]},{\"tk\":[2428,34,2428,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2428,35,2428,45],\"els\":[\"0:8979#out:1\",\"0:9924:517\"]},{\"tk\":[2428,46,2428,47],\"els\":[\"0:8979#out:1\",\"0:8979\",\"0:9924:517\"]},{\"tk\":[2429,13,2429,40],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[2429,40,2429,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2429,41,2429,58],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[2429,58,2429,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2432,11,2432,34],\"els\":[\"0:9812#out:1\",\"0:9924:517\"]},{\"tk\":[2432,34,2432,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2432,35,2432,45],\"els\":[\"0:9812#out:1\",\"0:9924:517\"]},{\"tk\":[2432,46,2432,47],\"els\":[\"0:9812#out:1\",\"0:9812\",\"0:9924:517\"]},{\"tk\":[2433,13,2433,40],\"els\":[\"0:9812\",\"0:9924:517\"]},{\"tk\":[2433,40,2433,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2433,41,2433,58],\"els\":[\"0:9812\",\"0:9924:517\"]},{\"tk\":[2433,58,2433,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2436,11,2436,34],\"els\":[\"0:9457#out:1\",\"0:9924:517\"]},{\"tk\":[2436,34,2436,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2436,35,2436,56],\"els\":[\"0:9457#out:1\",\"0:9924:517\"]},{\"tk\":[2436,57,2436,58],\"els\":[\"0:9457#out:1\",\"0:9457\",\"0:9924:517\"]},{\"tk\":[2436,59,2436,60],\"els\":[\"0:9457\",\"0:9924:517\"]},{\"tk\":[2436,60,2436,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2436,68,2436,69],\"els\":[\"0:9924:517\"]},{\"tk\":[2437,13,2437,36],\"els\":[\"0:9457\",\"0:9924:517\"]},{\"tk\":[2437,36,2437,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2437,37,2437,47],\"els\":[\"0:9457\",\"0:9924:517\"]},{\"tk\":[2437,47,2437,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2440,11,2440,13],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2440,14,2440,15],\"els\":[\"0:9924:517\"]},{\"tk\":[2440,15,2440,38],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2440,38,2440,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2440,39,2440,60],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2440,61,2440,62],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2440,63,2440,64],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2440,64,2440,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2440,66,2440,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2442,13,2442,36],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2442,36,2442,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2442,37,2442,45],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2442,45,2442,46],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2442,46,2442,47],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2442,47,2442,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2442,49,2442,50],\"els\":[\"0:8676#out:1\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2443,15,2443,38],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2443,38,2443,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2443,39,2443,51],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2443,51,2443,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2444,13,2444,36],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2444,36,2444,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2444,37,2444,45],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2444,45,2444,46],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2444,46,2444,47],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2444,47,2444,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2444,49,2444,50],\"els\":[\"0:8676#out:1\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2445,15,2445,38],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2445,38,2445,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2445,39,2445,49],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2445,49,2445,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2446,11,2446,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2446,13,2446,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2446,18,2446,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2448,13,2448,36],\"els\":[\"0:9426#out:1\",\"0:9924:517\"]},{\"tk\":[2448,36,2448,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2448,37,2448,43],\"els\":[\"0:9426#out:1\",\"0:9924:517\"]},{\"tk\":[2448,43,2448,44],\"els\":[\"0:9426#out:1\",\"0:9924:517\"]},{\"tk\":[2448,44,2448,45],\"els\":[\"0:9426#out:1\",\"0:9924:517\"]},{\"tk\":[2448,45,2448,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2448,47,2448,48],\"els\":[\"0:9426#out:1\",\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2448,49,2448,60],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2448,61,2448,62],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2449,15,2449,38],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2449,38,2449,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2449,39,2449,54],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2449,54,2449,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2449,55,2449,63],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2449,63,2449,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2450,13,2450,36],\"els\":[\"0:9426#out:1\",\"0:9924:517\"]},{\"tk\":[2450,36,2450,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2450,37,2450,43],\"els\":[\"0:9426#out:1\",\"0:9924:517\"]},{\"tk\":[2450,43,2450,44],\"els\":[\"0:9426#out:1\",\"0:9924:517\"]},{\"tk\":[2450,44,2450,45],\"els\":[\"0:9426#out:1\",\"0:9924:517\"]},{\"tk\":[2450,45,2450,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2450,47,2450,48],\"els\":[\"0:9426#out:1\",\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2450,49,2450,60],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2450,61,2450,62],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2451,15,2451,38],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2451,38,2451,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2451,39,2451,54],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2451,54,2451,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2451,55,2451,63],\"els\":[\"0:9426\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2451,63,2451,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2454,13,2454,36],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2454,36,2454,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2454,37,2454,45],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2454,45,2454,46],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2454,46,2454,47],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2454,47,2454,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2454,49,2454,50],\"els\":[\"0:8676#out:1\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2455,15,2455,38],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2455,38,2455,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2455,39,2455,45],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2455,45,2455,46],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2455,46,2455,47],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2455,47,2455,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2455,48,2455,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2456,13,2456,36],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2456,36,2456,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2456,37,2456,45],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2456,45,2456,46],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2456,46,2456,47],\"els\":[\"0:8676#out:1\",\"0:9924:517\"]},{\"tk\":[2456,47,2456,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2456,49,2456,50],\"els\":[\"0:8676#out:1\",\"0:8676\",\"0:9924:517\"]},{\"tk\":[2457,15,2457,38],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2457,38,2457,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2457,39,2457,45],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2457,45,2457,46],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2457,46,2457,47],\"els\":[\"0:8676\",\"0:9924:517\"]},{\"tk\":[2457,47,2457,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2457,48,2457,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2458,11,2458,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2466,11,2466,34],\"els\":[\"0:10032:483#out:1\",\"0:9924:517\"]},{\"tk\":[2466,34,2466,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2466,35,2466,42],\"els\":[\"0:10032:483#out:1\",\"0:9924:517\"]},{\"tk\":[2466,42,2466,43],\"els\":[\"0:10032:483#out:1\",\"0:9924:517\"]},{\"tk\":[2466,43,2466,44],\"els\":[\"0:10032:483#out:1\",\"0:9924:517\"]},{\"tk\":[2466,44,2466,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2466,46,2466,47],\"els\":[\"0:10032:483#out:1\",\"0:10032:483\",\"0:9924:517\"]},{\"tk\":[2466,48,2466,53],\"els\":[\"0:10032:483\",\"0:10032:478\",\"0:9924:517\"]},{\"tk\":[2466,53,2466,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2467,11,2467,34],\"els\":[\"0:10032:483#out:1\",\"0:9924:517\"]},{\"tk\":[2467,34,2467,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2467,35,2467,42],\"els\":[\"0:10032:483#out:1\",\"0:9924:517\"]},{\"tk\":[2467,42,2467,43],\"els\":[\"0:10032:483#out:1\",\"0:9924:517\"]},{\"tk\":[2467,43,2467,44],\"els\":[\"0:10032:483#out:1\",\"0:9924:517\"]},{\"tk\":[2467,44,2467,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2467,46,2467,47],\"els\":[\"0:10032:483#out:1\",\"0:10032:483\",\"0:9924:517\"]},{\"tk\":[2467,48,2467,53],\"els\":[\"0:10032:483\",\"0:10032:480\",\"0:9924:517\"]},{\"tk\":[2467,53,2467,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2470,11,2470,34],\"els\":[\"0:8976#out:1\",\"0:9924:517\"]},{\"tk\":[2470,34,2470,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2470,35,2470,45],\"els\":[\"0:8976#out:1\",\"0:9924:517\"]},{\"tk\":[2470,46,2470,47],\"els\":[\"0:8976#out:1\",\"0:8976\",\"0:9924:517\"]},{\"tk\":[2471,13,2471,40],\"els\":[\"0:8976\",\"0:9924:517\"]},{\"tk\":[2471,40,2471,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2471,41,2471,58],\"els\":[\"0:8976\",\"0:9924:517\"]},{\"tk\":[2471,58,2471,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2474,11,2474,34],\"els\":[\"0:8977#out:1\",\"0:9924:517\"]},{\"tk\":[2474,34,2474,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2474,35,2474,45],\"els\":[\"0:8977#out:1\",\"0:9924:517\"]},{\"tk\":[2474,46,2474,47],\"els\":[\"0:8977#out:1\",\"0:8977\",\"0:9924:517\"]},{\"tk\":[2475,13,2475,40],\"els\":[\"0:8977\",\"0:9924:517\"]},{\"tk\":[2475,40,2475,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2475,41,2475,58],\"els\":[\"0:8977\",\"0:9924:517\"]},{\"tk\":[2475,58,2475,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2481,11,2481,34],\"els\":[\"0:10037:483#out:1\",\"0:9924:517\"]},{\"tk\":[2481,34,2481,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2481,35,2481,44],\"els\":[\"0:10037:483#out:1\",\"0:9924:517\"]},{\"tk\":[2481,44,2481,45],\"els\":[\"0:10037:483#out:1\",\"0:9924:517\"]},{\"tk\":[2481,45,2481,46],\"els\":[\"0:10037:483#out:1\",\"0:9924:517\"]},{\"tk\":[2481,46,2481,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2481,48,2481,49],\"els\":[\"0:10037:483#out:1\",\"0:10037:483\",\"0:9924:517\"]},{\"tk\":[2481,50,2481,55],\"els\":[\"0:10037:483\",\"0:10037:478\",\"0:9924:517\"]},{\"tk\":[2481,55,2481,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2482,11,2482,34],\"els\":[\"0:10037:483#out:1\",\"0:9924:517\"]},{\"tk\":[2482,34,2482,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2482,35,2482,44],\"els\":[\"0:10037:483#out:1\",\"0:9924:517\"]},{\"tk\":[2482,44,2482,45],\"els\":[\"0:10037:483#out:1\",\"0:9924:517\"]},{\"tk\":[2482,45,2482,46],\"els\":[\"0:10037:483#out:1\",\"0:9924:517\"]},{\"tk\":[2482,46,2482,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2482,48,2482,49],\"els\":[\"0:10037:483#out:1\",\"0:10037:483\",\"0:9924:517\"]},{\"tk\":[2482,50,2482,55],\"els\":[\"0:10037:483\",\"0:10037:480\",\"0:9924:517\"]},{\"tk\":[2482,55,2482,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2485,11,2485,34],\"els\":[\"0:10037:364#out:1\",\"0:9924:517\"]},{\"tk\":[2485,34,2485,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2485,35,2485,44],\"els\":[\"0:10037:364#out:1\",\"0:9924:517\"]},{\"tk\":[2485,44,2485,45],\"els\":[\"0:10037:364#out:1\",\"0:9924:517\"]},{\"tk\":[2485,45,2485,46],\"els\":[\"0:10037:364#out:1\",\"0:9924:517\"]},{\"tk\":[2485,46,2485,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2485,48,2485,49],\"els\":[\"0:10037:364#out:1\",\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2486,13,2486,36],\"els\":[\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2486,36,2486,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2486,37,2486,47],\"els\":[\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2486,48,2486,49],\"els\":[\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2486,50,2486,55],\"els\":[\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2486,55,2486,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2487,11,2487,34],\"els\":[\"0:10037:364#out:1\",\"0:9924:517\"]},{\"tk\":[2487,34,2487,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2487,35,2487,44],\"els\":[\"0:10037:364#out:1\",\"0:9924:517\"]},{\"tk\":[2487,44,2487,45],\"els\":[\"0:10037:364#out:1\",\"0:9924:517\"]},{\"tk\":[2487,45,2487,46],\"els\":[\"0:10037:364#out:1\",\"0:9924:517\"]},{\"tk\":[2487,46,2487,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2487,48,2487,49],\"els\":[\"0:10037:364#out:1\",\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2488,13,2488,36],\"els\":[\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2488,36,2488,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2488,37,2488,47],\"els\":[\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2488,48,2488,49],\"els\":[\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2488,50,2488,55],\"els\":[\"0:10037:364\",\"0:9924:517\"]},{\"tk\":[2488,55,2488,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2491,11,2491,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2491,16,2491,17],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2491,18,2491,41],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2491,41,2491,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2491,42,2491,50],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2491,50,2491,51],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2491,51,2491,52],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2491,52,2491,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2491,53,2491,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2494,11,2494,18],\"els\":[\"0:9924:517\"]},{\"tk\":[2494,19,2494,20],\"els\":[\"0:10032:364#out:1\",\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2494,21,2494,25],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2494,26,2494,27],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2494,28,2494,33],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2494,33,2494,34],\"els\":[\"0:9924:517\"]},{\"tk\":[2495,11,2495,34],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2495,34,2495,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2495,35,2495,42],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2495,42,2495,43],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2495,43,2495,44],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2495,44,2495,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2495,46,2495,47],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2495,48,2495,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2495,55,2495,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2498,11,2498,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2498,25,2498,26],\"els\":[\"0:10032:366#out:1\",\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2498,27,2498,54],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2498,54,2498,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2498,55,2498,73],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2498,73,2498,74],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2498,74,2498,75],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2498,75,2498,76],\"els\":[\"0:9924:517\"]},{\"tk\":[2498,76,2498,77],\"els\":[\"0:9924:517\"]},{\"tk\":[2499,11,2499,34],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2499,34,2499,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2499,35,2499,46],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2499,46,2499,47],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2499,47,2499,48],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2499,48,2499,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2499,50,2499,51],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2499,52,2499,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2499,65,2499,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2502,11,2502,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2502,25,2502,27],\"els\":[\"0:10032:365#out:1\",\"0:10032:365\",\"0:9924:517\"]},{\"tk\":[2502,28,2502,33],\"els\":[\"0:10032:365\",\"0:9924:517\"]},{\"tk\":[2502,33,2502,34],\"els\":[\"0:9924:517\"]},{\"tk\":[2503,11,2503,34],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2503,34,2503,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2503,35,2503,43],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2503,43,2503,44],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2503,44,2503,45],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2503,45,2503,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2503,47,2503,48],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2503,49,2503,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2503,62,2503,63],\"els\":[\"0:9924:517\"]},{\"tk\":[2506,11,2506,18],\"els\":[\"0:9924:517\"]},{\"tk\":[2506,19,2506,21],\"els\":[\"0:10032:360#out:1\",\"0:10032:360\",\"0:9924:517\"]},{\"tk\":[2506,22,2506,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2506,35,2506,36],\"els\":[\"0:9924:517\"]},{\"tk\":[2507,11,2507,34],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2507,34,2507,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2507,35,2507,39],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2507,39,2507,40],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2507,40,2507,41],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2507,41,2507,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2507,43,2507,44],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2507,45,2507,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2507,52,2507,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2510,11,2510,34],\"els\":[\"0:10033#out:1\",\"0:9924:517\"]},{\"tk\":[2510,34,2510,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2510,35,2510,39],\"els\":[\"0:10033#out:1\",\"0:9924:517\"]},{\"tk\":[2510,39,2510,40],\"els\":[\"0:10033#out:1\",\"0:9924:517\"]},{\"tk\":[2510,40,2510,41],\"els\":[\"0:10033#out:1\",\"0:9924:517\"]},{\"tk\":[2510,41,2510,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2510,43,2510,44],\"els\":[\"0:10033#out:1\",\"0:10033\",\"0:9924:517\"]},{\"tk\":[2510,45,2510,49],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2510,50,2510,51],\"els\":[\"0:10033\",\"0:9924:517\"]},{\"tk\":[2510,52,2510,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2510,59,2510,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2513,11,2513,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2513,16,2513,17],\"els\":[\"0:10037:366#out:1\",\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2513,18,2513,45],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2513,45,2513,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2513,46,2513,64],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2513,64,2513,65],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2513,65,2513,66],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2513,66,2513,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2513,67,2513,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2514,11,2514,34],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2514,34,2514,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2514,35,2514,46],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2514,46,2514,47],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2514,47,2514,48],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2514,48,2514,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2514,50,2514,51],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2514,52,2514,56],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2514,56,2514,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2517,11,2517,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2517,16,2517,18],\"els\":[\"0:10037:365#out:1\",\"0:10037:365\",\"0:9924:517\"]},{\"tk\":[2517,19,2517,24],\"els\":[\"0:10037:365\",\"0:9924:517\"]},{\"tk\":[2517,24,2517,25],\"els\":[\"0:9924:517\"]},{\"tk\":[2518,11,2518,34],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2518,34,2518,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2518,35,2518,45],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2518,45,2518,46],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2518,46,2518,47],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2518,47,2518,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2518,49,2518,50],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2518,51,2518,55],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2518,55,2518,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2521,11,2521,34],\"els\":[\"0:10037:360#out:1\",\"0:9924:517\"]},{\"tk\":[2521,34,2521,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2521,35,2521,41],\"els\":[\"0:10037:360#out:1\",\"0:9924:517\"]},{\"tk\":[2521,41,2521,42],\"els\":[\"0:10037:360#out:1\",\"0:9924:517\"]},{\"tk\":[2521,42,2521,43],\"els\":[\"0:10037:360#out:1\",\"0:9924:517\"]},{\"tk\":[2521,43,2521,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2521,45,2521,46],\"els\":[\"0:10037:360#out:1\",\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2521,47,2521,70],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2521,70,2521,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2521,71,2521,80],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2522,13,2522,14],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2522,14,2522,15],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2522,15,2522,16],\"els\":[\"0:9924:517\"]},{\"tk\":[2522,17,2522,18],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2522,19,2522,23],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2522,23,2522,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2525,11,2525,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2525,16,2525,17],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2525,18,2525,41],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2525,41,2525,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2525,42,2525,50],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2525,50,2525,51],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2525,51,2525,52],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2525,52,2525,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2525,53,2525,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2528,11,2528,18],\"els\":[\"0:9924:517\"]},{\"tk\":[2528,19,2528,20],\"els\":[\"0:10032:364#out:1\",\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2528,21,2528,25],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2528,26,2528,27],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2528,28,2528,33],\"els\":[\"0:10032:364\",\"0:9924:517\"]},{\"tk\":[2528,33,2528,34],\"els\":[\"0:9924:517\"]},{\"tk\":[2529,11,2529,34],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2529,34,2529,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2529,35,2529,42],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2529,42,2529,43],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2529,43,2529,44],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2529,44,2529,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2529,46,2529,47],\"els\":[\"0:10032:364#out:1\",\"0:9924:517\"]},{\"tk\":[2529,48,2529,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2529,55,2529,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2532,11,2532,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2532,25,2532,26],\"els\":[\"0:10032:366#out:1\",\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2532,27,2532,54],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2532,54,2532,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2532,55,2532,73],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2532,73,2532,74],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2532,74,2532,75],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[2532,75,2532,76],\"els\":[\"0:9924:517\"]},{\"tk\":[2532,76,2532,77],\"els\":[\"0:9924:517\"]},{\"tk\":[2533,11,2533,34],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2533,34,2533,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2533,35,2533,46],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2533,46,2533,47],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2533,47,2533,48],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2533,48,2533,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2533,50,2533,51],\"els\":[\"0:10032:366#out:1\",\"0:9924:517\"]},{\"tk\":[2533,52,2533,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2533,65,2533,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2536,11,2536,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2536,25,2536,27],\"els\":[\"0:10032:365#out:1\",\"0:10032:365\",\"0:9924:517\"]},{\"tk\":[2536,28,2536,33],\"els\":[\"0:10032:365\",\"0:9924:517\"]},{\"tk\":[2536,33,2536,34],\"els\":[\"0:9924:517\"]},{\"tk\":[2537,11,2537,34],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2537,34,2537,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2537,35,2537,43],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2537,43,2537,44],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2537,44,2537,45],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2537,45,2537,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2537,47,2537,48],\"els\":[\"0:10032:365#out:1\",\"0:9924:517\"]},{\"tk\":[2537,49,2537,62],\"els\":[\"0:9924:517\"]},{\"tk\":[2537,62,2537,63],\"els\":[\"0:9924:517\"]},{\"tk\":[2540,11,2540,18],\"els\":[\"0:9924:517\"]},{\"tk\":[2540,19,2540,21],\"els\":[\"0:10032:360#out:1\",\"0:10032:360\",\"0:9924:517\"]},{\"tk\":[2540,22,2540,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2540,35,2540,36],\"els\":[\"0:9924:517\"]},{\"tk\":[2541,11,2541,34],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2541,34,2541,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2541,35,2541,39],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2541,39,2541,40],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2541,40,2541,41],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2541,41,2541,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2541,43,2541,44],\"els\":[\"0:10032:360#out:1\",\"0:9924:517\"]},{\"tk\":[2541,45,2541,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2541,52,2541,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2544,11,2544,34],\"els\":[\"0:10033#out:1\",\"0:9924:517\"]},{\"tk\":[2544,34,2544,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2544,35,2544,39],\"els\":[\"0:10033#out:1\",\"0:9924:517\"]},{\"tk\":[2544,39,2544,40],\"els\":[\"0:10033#out:1\",\"0:9924:517\"]},{\"tk\":[2544,40,2544,41],\"els\":[\"0:10033#out:1\",\"0:9924:517\"]},{\"tk\":[2544,41,2544,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2544,43,2544,44],\"els\":[\"0:10033#out:1\",\"0:10033\",\"0:9924:517\"]},{\"tk\":[2544,45,2544,49],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2544,50,2544,51],\"els\":[\"0:10033\",\"0:9924:517\"]},{\"tk\":[2544,52,2544,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2544,59,2544,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2547,11,2547,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2547,16,2547,17],\"els\":[\"0:10037:366#out:1\",\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2547,18,2547,45],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2547,45,2547,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2547,46,2547,64],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2547,64,2547,65],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2547,65,2547,66],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[2547,66,2547,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2547,67,2547,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2548,11,2548,34],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2548,34,2548,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2548,35,2548,46],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2548,46,2548,47],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2548,47,2548,48],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2548,48,2548,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2548,50,2548,51],\"els\":[\"0:10037:366#out:1\",\"0:9924:517\"]},{\"tk\":[2548,52,2548,56],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2548,56,2548,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2551,11,2551,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2551,16,2551,18],\"els\":[\"0:10037:365#out:1\",\"0:10037:365\",\"0:9924:517\"]},{\"tk\":[2551,19,2551,24],\"els\":[\"0:10037:365\",\"0:9924:517\"]},{\"tk\":[2551,24,2551,25],\"els\":[\"0:9924:517\"]},{\"tk\":[2552,11,2552,34],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2552,34,2552,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2552,35,2552,45],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2552,45,2552,46],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2552,46,2552,47],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2552,47,2552,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2552,49,2552,50],\"els\":[\"0:10037:365#out:1\",\"0:9924:517\"]},{\"tk\":[2552,51,2552,55],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2552,55,2552,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2555,11,2555,34],\"els\":[\"0:10037:360#out:1\",\"0:9924:517\"]},{\"tk\":[2555,34,2555,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2555,35,2555,41],\"els\":[\"0:10037:360#out:1\",\"0:9924:517\"]},{\"tk\":[2555,41,2555,42],\"els\":[\"0:10037:360#out:1\",\"0:9924:517\"]},{\"tk\":[2555,42,2555,43],\"els\":[\"0:10037:360#out:1\",\"0:9924:517\"]},{\"tk\":[2555,43,2555,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2555,45,2555,46],\"els\":[\"0:10037:360#out:1\",\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2555,47,2555,70],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2555,70,2555,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2555,71,2555,80],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2556,13,2556,14],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2556,14,2556,15],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2556,15,2556,16],\"els\":[\"0:9924:517\"]},{\"tk\":[2556,17,2556,18],\"els\":[\"0:10037:360\",\"0:9924:517\"]},{\"tk\":[2556,19,2556,23],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2556,23,2556,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2559,11,2559,34],\"els\":[\"0:10038#out:1\",\"0:9924:517\"]},{\"tk\":[2559,34,2559,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2559,35,2559,41],\"els\":[\"0:10038#out:1\",\"0:9924:517\"]},{\"tk\":[2559,41,2559,42],\"els\":[\"0:10038#out:1\",\"0:9924:517\"]},{\"tk\":[2559,42,2559,43],\"els\":[\"0:10038#out:1\",\"0:9924:517\"]},{\"tk\":[2559,43,2559,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2559,45,2559,46],\"els\":[\"0:10038#out:1\",\"0:10038\",\"0:9924:517\"]},{\"tk\":[2559,47,2559,70],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2559,70,2559,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2559,71,2559,81],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2560,13,2560,14],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2560,15,2560,38],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2560,38,2560,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2560,39,2560,45],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2560,45,2560,46],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2560,46,2560,47],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2560,47,2560,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2560,48,2560,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2561,11,2561,34],\"els\":[\"0:10038#out:1\",\"0:9924:517\"]},{\"tk\":[2561,34,2561,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2561,35,2561,41],\"els\":[\"0:10038#out:1\",\"0:9924:517\"]},{\"tk\":[2561,41,2561,42],\"els\":[\"0:10038#out:1\",\"0:9924:517\"]},{\"tk\":[2561,42,2561,43],\"els\":[\"0:10038#out:1\",\"0:9924:517\"]},{\"tk\":[2561,43,2561,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2561,45,2561,46],\"els\":[\"0:10038#out:1\",\"0:10038\",\"0:9924:517\"]},{\"tk\":[2561,47,2561,70],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2561,70,2561,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2561,71,2561,81],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2562,13,2562,14],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2562,15,2562,38],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2562,38,2562,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2562,39,2562,45],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2562,45,2562,46],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2562,46,2562,47],\"els\":[\"0:10038\",\"0:9924:517\"]},{\"tk\":[2562,47,2562,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2562,48,2562,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2565,11,2565,34],\"els\":[\"0:8568#out:1\",\"0:9924:517\"]},{\"tk\":[2565,34,2565,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2565,35,2565,49],\"els\":[\"0:8568#out:1\",\"0:9924:517\"]},{\"tk\":[2565,50,2565,51],\"els\":[\"0:8568#out:1\",\"0:8568\",\"0:9924:517\"]},{\"tk\":[2566,13,2566,40],\"els\":[\"0:8568\",\"0:9924:517\"]},{\"tk\":[2566,40,2566,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2566,41,2566,54],\"els\":[\"0:8568\",\"0:9924:517\"]},{\"tk\":[2566,54,2566,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2569,11,2569,34],\"els\":[\"0:8566#out:1\",\"0:9924:517\"]},{\"tk\":[2569,34,2569,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2569,35,2569,50],\"els\":[\"0:8566#out:1\",\"0:9924:517\"]},{\"tk\":[2569,51,2569,52],\"els\":[\"0:8566#out:1\",\"0:8566\",\"0:9924:517\"]},{\"tk\":[2570,13,2570,40],\"els\":[\"0:8566\",\"0:9924:517\"]},{\"tk\":[2570,40,2570,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2570,41,2570,43],\"els\":[\"0:8566\",\"0:9924:517\"]},{\"tk\":[2570,43,2570,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2573,11,2573,34],\"els\":[\"0:8594#out:1\",\"0:9924:517\"]},{\"tk\":[2573,34,2573,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2573,35,2573,44],\"els\":[\"0:8594#out:1\",\"0:9924:517\"]},{\"tk\":[2573,45,2573,46],\"els\":[\"0:8594#out:1\",\"0:8594\",\"0:9924:517\"]},{\"tk\":[2574,13,2574,36],\"els\":[\"0:8594\",\"0:9924:517\"]},{\"tk\":[2574,36,2574,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2574,37,2574,51],\"els\":[\"0:8594\",\"0:9924:517\"]},{\"tk\":[2574,52,2574,53],\"els\":[\"0:8594\",\"0:9924:517\"]},{\"tk\":[2575,13,2575,36],\"els\":[\"0:8594\",\"0:9924:517\"]},{\"tk\":[2575,36,2575,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2575,37,2575,52],\"els\":[\"0:8594\",\"0:9924:517\"]},{\"tk\":[2575,52,2575,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2578,11,2578,34],\"els\":[\"0:8567#out:1\",\"0:9924:517\"]},{\"tk\":[2578,34,2578,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2578,35,2578,49],\"els\":[\"0:8567#out:1\",\"0:9924:517\"]},{\"tk\":[2578,50,2578,51],\"els\":[\"0:8567#out:1\",\"0:8567\",\"0:9924:517\"]},{\"tk\":[2579,13,2579,40],\"els\":[\"0:8567\",\"0:9924:517\"]},{\"tk\":[2579,40,2579,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2579,41,2579,48],\"els\":[\"0:8567\",\"0:9924:517\"]},{\"tk\":[2579,48,2579,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2582,11,2582,34],\"els\":[\"0:8679#out:1\",\"0:9924:517\"]},{\"tk\":[2582,34,2582,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2582,35,2582,39],\"els\":[\"0:8679#out:1\",\"0:9924:517\"]},{\"tk\":[2582,40,2582,41],\"els\":[\"0:8679#out:1\",\"0:8679\",\"0:9924:517\"]},{\"tk\":[2582,42,2582,54],\"els\":[\"0:8679\",\"0:9924:517\"]},{\"tk\":[2582,55,2582,56],\"els\":[\"0:8679\",\"0:9924:517\"]},{\"tk\":[2583,13,2583,36],\"els\":[\"0:8679\",\"0:9924:517\"]},{\"tk\":[2583,36,2583,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2583,37,2583,51],\"els\":[\"0:8679\",\"0:9924:517\"]},{\"tk\":[2583,51,2583,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2586,11,2586,34],\"els\":[\"0:8596#out:1\",\"0:9924:517\"]},{\"tk\":[2586,34,2586,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2586,35,2586,42],\"els\":[\"0:8596#out:1\",\"0:9924:517\"]},{\"tk\":[2586,43,2586,44],\"els\":[\"0:8596#out:1\",\"0:8596\",\"0:9924:517\"]},{\"tk\":[2586,45,2586,68],\"els\":[\"0:8596\",\"0:9924:517\"]},{\"tk\":[2586,68,2586,69],\"els\":[\"0:9924:517\"]},{\"tk\":[2586,69,2586,78],\"els\":[\"0:8596\",\"0:9924:517\"]},{\"tk\":[2586,79,2586,80],\"els\":[\"0:8596\",\"0:9924:517\"]},{\"tk\":[2587,13,2587,36],\"els\":[\"0:8596\",\"0:9924:517\"]},{\"tk\":[2587,36,2587,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2587,37,2587,41],\"els\":[\"0:8596\",\"0:9924:517\"]},{\"tk\":[2587,41,2587,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2590,11,2590,34],\"els\":[\"0:8659#out:1\",\"0:9924:517\"]},{\"tk\":[2590,34,2590,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2590,35,2590,44],\"els\":[\"0:8659#out:1\",\"0:9924:517\"]},{\"tk\":[2590,45,2590,46],\"els\":[\"0:8659#out:1\",\"0:8659\",\"0:9924:517\"]},{\"tk\":[2590,47,2590,70],\"els\":[\"0:8659\",\"0:9924:517\"]},{\"tk\":[2590,70,2590,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2590,71,2590,77],\"els\":[\"0:8659\",\"0:9924:517\"]},{\"tk\":[2590,77,2590,78],\"els\":[\"0:8659\",\"0:9924:517\"]},{\"tk\":[2590,78,2590,79],\"els\":[\"0:8659\",\"0:9924:517\"]},{\"tk\":[2590,79,2590,80],\"els\":[\"0:9924:517\"]},{\"tk\":[2590,81,2590,82],\"els\":[\"0:8659\",\"0:9924:517\"]},{\"tk\":[2591,13,2591,36],\"els\":[\"0:8659\",\"0:9924:517\"]},{\"tk\":[2591,36,2591,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2591,37,2591,44],\"els\":[\"0:8659\",\"0:9924:517\"]},{\"tk\":[2591,44,2591,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2594,11,2594,34],\"els\":[\"0:8665#out:1\",\"0:9924:517\"]},{\"tk\":[2594,34,2594,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2594,35,2594,41],\"els\":[\"0:8665#out:1\",\"0:9924:517\"]},{\"tk\":[2594,42,2594,43],\"els\":[\"0:8665#out:1\",\"0:8665\",\"0:9924:517\"]},{\"tk\":[2594,44,2594,67],\"els\":[\"0:8665\",\"0:9924:517\"]},{\"tk\":[2594,67,2594,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2594,68,2594,72],\"els\":[\"0:8665\",\"0:9924:517\"]},{\"tk\":[2594,72,2594,73],\"els\":[\"0:8665\",\"0:9924:517\"]},{\"tk\":[2594,73,2594,74],\"els\":[\"0:8665\",\"0:9924:517\"]},{\"tk\":[2594,74,2594,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2594,76,2594,77],\"els\":[\"0:8665\",\"0:9924:517\"]},{\"tk\":[2595,13,2595,36],\"els\":[\"0:8665\",\"0:9924:517\"]},{\"tk\":[2595,36,2595,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2595,37,2595,46],\"els\":[\"0:8665\",\"0:9924:517\"]},{\"tk\":[2595,46,2595,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2598,11,2598,34],\"els\":[\"0:8652#out:1\",\"0:9924:517\"]},{\"tk\":[2598,34,2598,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2598,35,2598,41],\"els\":[\"0:8652#out:1\",\"0:9924:517\"]},{\"tk\":[2598,42,2598,43],\"els\":[\"0:8652#out:1\",\"0:8652\",\"0:9924:517\"]},{\"tk\":[2598,44,2598,45],\"els\":[\"0:8652\",\"0:9924:517\"]},{\"tk\":[2598,45,2598,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2598,53,2598,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2598,54,2598,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2598,55,2598,61],\"els\":[\"0:8652\",\"0:9924:517\"]},{\"tk\":[2598,62,2598,63],\"els\":[\"0:8652\",\"0:9924:517\"]},{\"tk\":[2599,13,2599,36],\"els\":[\"0:8652\",\"0:9924:517\"]},{\"tk\":[2599,36,2599,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2599,37,2599,43],\"els\":[\"0:8652\",\"0:9924:517\"]},{\"tk\":[2599,43,2599,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2599,44,2599,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2604,11,2604,34],\"els\":[\"0:8577:2#out:1\",\"0:9924:517\"]},{\"tk\":[2604,34,2604,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2604,35,2604,44],\"els\":[\"0:8577:2#out:1\",\"0:9924:517\"]},{\"tk\":[2604,45,2604,46],\"els\":[\"0:8577:2#out:1\",\"0:8577:2\",\"0:9924:517\"]},{\"tk\":[2605,13,2605,14],\"els\":[\"0:9924:517\"]},{\"tk\":[2605,14,2605,37],\"els\":[\"0:8577:2\",\"0:9924:517\"]},{\"tk\":[2605,37,2605,38],\"els\":[\"0:9924:517\"]},{\"tk\":[2605,38,2605,49],\"els\":[\"0:8577:2\",\"0:9924:517\"]},{\"tk\":[2605,50,2605,52],\"els\":[\"0:8577:2\",\"0:9924:517\"]},{\"tk\":[2605,53,2605,57],\"els\":[\"0:8577:2\",\"0:8577:3\",\"0:9924:517\"]},{\"tk\":[2605,57,2605,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2605,58,2605,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2608,11,2608,34],\"els\":[\"0:8593#out:1\",\"0:9924:517\"]},{\"tk\":[2608,34,2608,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2608,35,2608,40],\"els\":[\"0:8593#out:1\",\"0:9924:517\"]},{\"tk\":[2608,41,2608,42],\"els\":[\"0:8593#out:1\",\"0:8593\",\"0:9924:517\"]},{\"tk\":[2608,43,2608,44],\"els\":[\"0:8593\",\"0:9924:517\"]},{\"tk\":[2608,44,2608,67],\"els\":[\"0:8593\",\"0:9924:517\"]},{\"tk\":[2608,67,2608,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2608,68,2608,77],\"els\":[\"0:8593\",\"0:9924:517\"]},{\"tk\":[2608,77,2608,78],\"els\":[\"0:9924:517\"]},{\"tk\":[2611,11,2611,18],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2611,19,2611,20],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2611,21,2611,22],\"els\":[\"0:9924:517\"]},{\"tk\":[2611,22,2611,23],\"els\":[\"0:9924:517\"]},{\"tk\":[2611,23,2611,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2611,24,2611,55],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2611,55,2611,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2611,56,2611,71],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2611,72,2611,74],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2612,24,2612,33],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2612,33,2612,34],\"els\":[\"0:9924:517\"]},{\"tk\":[2612,35,2612,37],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2612,38,2612,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2612,39,2612,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2612,46,2612,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2612,47,2612,70],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2612,70,2612,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2612,71,2612,76],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2612,76,2612,77],\"els\":[\"0:9924:517\"]},{\"tk\":[2612,78,2612,80],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2613,22,2613,23],\"els\":[\"0:9924:517\"]},{\"tk\":[2613,23,2613,54],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2613,54,2613,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2613,55,2613,70],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2613,71,2613,73],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2614,23,2614,42],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2614,42,2614,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2614,43,2614,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2614,44,2614,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2615,11,2615,13],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2615,14,2615,15],\"els\":[\"0:9924:517\"]},{\"tk\":[2615,15,2615,22],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2615,23,2615,25],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2615,26,2615,49],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2615,49,2615,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2615,50,2615,55],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2615,55,2615,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2615,57,2615,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2616,13,2616,40],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2616,40,2616,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2616,41,2616,53],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2616,54,2616,55],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2616,56,2616,60],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2616,60,2616,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2617,11,2617,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2619,11,2619,42],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2619,42,2619,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2619,43,2619,58],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2619,59,2619,60],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2620,13,2620,36],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2620,36,2620,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2620,37,2620,42],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2620,42,2620,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2623,11,2623,34],\"els\":[\"0:8651#out:1\",\"0:9924:517\"]},{\"tk\":[2623,34,2623,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2623,35,2623,42],\"els\":[\"0:8651#out:1\",\"0:9924:517\"]},{\"tk\":[2623,43,2623,44],\"els\":[\"0:8651#out:1\",\"0:8651\",\"0:9924:517\"]},{\"tk\":[2624,13,2624,40],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2624,40,2624,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2624,41,2624,53],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2624,53,2624,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2627,11,2627,34],\"els\":[\"0:8663#out:1\",\"0:9924:517\"]},{\"tk\":[2627,34,2627,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2627,35,2627,40],\"els\":[\"0:8663#out:1\",\"0:9924:517\"]},{\"tk\":[2627,41,2627,42],\"els\":[\"0:8663#out:1\",\"0:8663\",\"0:9924:517\"]},{\"tk\":[2627,43,2627,66],\"els\":[\"0:8663\",\"0:9924:517\"]},{\"tk\":[2627,66,2627,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2627,67,2627,73],\"els\":[\"0:8663\",\"0:9924:517\"]},{\"tk\":[2627,74,2627,75],\"els\":[\"0:8663\",\"0:9924:517\"]},{\"tk\":[2628,13,2628,36],\"els\":[\"0:8663\",\"0:9924:517\"]},{\"tk\":[2628,36,2628,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2628,37,2628,44],\"els\":[\"0:8663\",\"0:9924:517\"]},{\"tk\":[2628,44,2628,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2631,11,2631,34],\"els\":[\"0:8569#out:1\",\"0:9924:517\"]},{\"tk\":[2631,34,2631,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2631,35,2631,49],\"els\":[\"0:8569#out:1\",\"0:9924:517\"]},{\"tk\":[2631,50,2631,51],\"els\":[\"0:8569#out:1\",\"0:8569\",\"0:9924:517\"]},{\"tk\":[2632,13,2632,40],\"els\":[\"0:8569\",\"0:9924:517\"]},{\"tk\":[2632,40,2632,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2632,41,2632,43],\"els\":[\"0:8569\",\"0:9924:517\"]},{\"tk\":[2632,43,2632,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2635,11,2635,34],\"els\":[\"0:8595#out:1\",\"0:9924:517\"]},{\"tk\":[2635,34,2635,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2635,35,2635,45],\"els\":[\"0:8595#out:1\",\"0:9924:517\"]},{\"tk\":[2635,46,2635,47],\"els\":[\"0:8595#out:1\",\"0:8595\",\"0:9924:517\"]},{\"tk\":[2636,13,2636,36],\"els\":[\"0:8595\",\"0:9924:517\"]},{\"tk\":[2636,36,2636,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2636,37,2636,51],\"els\":[\"0:8595\",\"0:9924:517\"]},{\"tk\":[2636,52,2636,53],\"els\":[\"0:8595\",\"0:9924:517\"]},{\"tk\":[2637,13,2637,36],\"els\":[\"0:8595\",\"0:9924:517\"]},{\"tk\":[2637,36,2637,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2637,37,2637,51],\"els\":[\"0:8595\",\"0:9924:517\"]},{\"tk\":[2637,51,2637,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2640,11,2640,34],\"els\":[\"0:8597#out:1\",\"0:9924:517\"]},{\"tk\":[2640,34,2640,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2640,35,2640,43],\"els\":[\"0:8597#out:1\",\"0:9924:517\"]},{\"tk\":[2640,44,2640,45],\"els\":[\"0:8597#out:1\",\"0:8597\",\"0:9924:517\"]},{\"tk\":[2640,46,2640,69],\"els\":[\"0:8597\",\"0:9924:517\"]},{\"tk\":[2640,69,2640,70],\"els\":[\"0:9924:517\"]},{\"tk\":[2640,70,2640,80],\"els\":[\"0:8597\",\"0:9924:517\"]},{\"tk\":[2640,81,2640,82],\"els\":[\"0:8597\",\"0:9924:517\"]},{\"tk\":[2641,13,2641,36],\"els\":[\"0:8597\",\"0:9924:517\"]},{\"tk\":[2641,36,2641,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2641,37,2641,41],\"els\":[\"0:8597\",\"0:9924:517\"]},{\"tk\":[2641,41,2641,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2644,11,2644,34],\"els\":[\"0:8654#out:1\",\"0:9924:517\"]},{\"tk\":[2644,34,2644,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2644,35,2644,44],\"els\":[\"0:8654#out:1\",\"0:9924:517\"]},{\"tk\":[2644,45,2644,46],\"els\":[\"0:8654#out:1\",\"0:8654\",\"0:9924:517\"]},{\"tk\":[2644,47,2644,70],\"els\":[\"0:8654\",\"0:9924:517\"]},{\"tk\":[2644,70,2644,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2644,71,2644,77],\"els\":[\"0:8654\",\"0:9924:517\"]},{\"tk\":[2644,77,2644,78],\"els\":[\"0:8654\",\"0:9924:517\"]},{\"tk\":[2644,78,2644,79],\"els\":[\"0:8654\",\"0:9924:517\"]},{\"tk\":[2644,79,2644,80],\"els\":[\"0:9924:517\"]},{\"tk\":[2644,81,2644,82],\"els\":[\"0:8654\",\"0:9924:517\"]},{\"tk\":[2645,13,2645,36],\"els\":[\"0:8654\",\"0:9924:517\"]},{\"tk\":[2645,36,2645,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2645,37,2645,45],\"els\":[\"0:8654\",\"0:9924:517\"]},{\"tk\":[2645,45,2645,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2648,11,2648,34],\"els\":[\"0:8664#out:1\",\"0:9924:517\"]},{\"tk\":[2648,34,2648,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2648,35,2648,39],\"els\":[\"0:8664#out:1\",\"0:9924:517\"]},{\"tk\":[2648,40,2648,41],\"els\":[\"0:8664#out:1\",\"0:8664\",\"0:9924:517\"]},{\"tk\":[2648,42,2648,65],\"els\":[\"0:8664\",\"0:9924:517\"]},{\"tk\":[2648,65,2648,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2648,66,2648,71],\"els\":[\"0:8664\",\"0:9924:517\"]},{\"tk\":[2648,72,2648,73],\"els\":[\"0:8664\",\"0:9924:517\"]},{\"tk\":[2649,13,2649,36],\"els\":[\"0:8664\",\"0:9924:517\"]},{\"tk\":[2649,36,2649,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2649,37,2649,46],\"els\":[\"0:8664\",\"0:9924:517\"]},{\"tk\":[2649,46,2649,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2655,11,2655,34],\"els\":[\"0:8653:483#out:1\",\"0:9924:517\"]},{\"tk\":[2655,34,2655,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2655,35,2655,45],\"els\":[\"0:8653:483#out:1\",\"0:9924:517\"]},{\"tk\":[2655,45,2655,46],\"els\":[\"0:8653:483#out:1\",\"0:9924:517\"]},{\"tk\":[2655,46,2655,47],\"els\":[\"0:8653:483#out:1\",\"0:9924:517\"]},{\"tk\":[2655,47,2655,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2655,49,2655,50],\"els\":[\"0:8653:483#out:1\",\"0:8653:483\",\"0:9924:517\"]},{\"tk\":[2655,51,2655,57],\"els\":[\"0:8653:483\",\"0:8653:478\",\"0:9924:517\"]},{\"tk\":[2655,57,2655,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2656,11,2656,34],\"els\":[\"0:8653:483#out:1\",\"0:9924:517\"]},{\"tk\":[2656,34,2656,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2656,35,2656,45],\"els\":[\"0:8653:483#out:1\",\"0:9924:517\"]},{\"tk\":[2656,45,2656,46],\"els\":[\"0:8653:483#out:1\",\"0:9924:517\"]},{\"tk\":[2656,46,2656,47],\"els\":[\"0:8653:483#out:1\",\"0:9924:517\"]},{\"tk\":[2656,47,2656,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2656,49,2656,50],\"els\":[\"0:8653:483#out:1\",\"0:8653:483\",\"0:9924:517\"]},{\"tk\":[2656,51,2656,57],\"els\":[\"0:8653:483\",\"0:8653:480\",\"0:9924:517\"]},{\"tk\":[2656,57,2656,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2659,11,2659,34],\"els\":[\"0:8653:364#out:1\",\"0:9924:517\"]},{\"tk\":[2659,34,2659,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2659,35,2659,45],\"els\":[\"0:8653:364#out:1\",\"0:9924:517\"]},{\"tk\":[2659,46,2659,47],\"els\":[\"0:8653:364#out:1\",\"0:8653:364\",\"0:9924:517\"]},{\"tk\":[2659,48,2659,71],\"els\":[\"0:8653:364\",\"0:9924:517\"]},{\"tk\":[2659,71,2659,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2659,72,2659,76],\"els\":[\"0:8653:364\",\"0:9924:517\"]},{\"tk\":[2659,77,2659,78],\"els\":[\"0:8653:364\",\"0:9924:517\"]},{\"tk\":[2660,13,2660,19],\"els\":[\"0:8653:364\",\"0:9924:517\"]},{\"tk\":[2660,19,2660,20],\"els\":[\"0:9924:517\"]},{\"tk\":[2663,11,2663,34],\"els\":[\"0:8653:366#out:1\",\"0:9924:517\"]},{\"tk\":[2663,34,2663,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2663,35,2663,46],\"els\":[\"0:8653:366#out:1\",\"0:9924:517\"]},{\"tk\":[2663,47,2663,48],\"els\":[\"0:8653:366#out:1\",\"0:8653:366\",\"0:9924:517\"]},{\"tk\":[2664,13,2664,40],\"els\":[\"0:8653:366\",\"0:9924:517\"]},{\"tk\":[2664,40,2664,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2664,41,2664,59],\"els\":[\"0:8653:366\",\"0:9924:517\"]},{\"tk\":[2664,59,2664,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2667,11,2667,34],\"els\":[\"0:8653:365#out:1\",\"0:9924:517\"]},{\"tk\":[2667,34,2667,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2667,35,2667,45],\"els\":[\"0:8653:365#out:1\",\"0:9924:517\"]},{\"tk\":[2667,46,2667,47],\"els\":[\"0:8653:365#out:1\",\"0:8653:365\",\"0:9924:517\"]},{\"tk\":[2667,48,2667,54],\"els\":[\"0:8653:365\",\"0:9924:517\"]},{\"tk\":[2667,55,2667,56],\"els\":[\"0:8653:365\",\"0:9924:517\"]},{\"tk\":[2668,13,2668,36],\"els\":[\"0:8653:365\",\"0:9924:517\"]},{\"tk\":[2668,36,2668,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2668,37,2668,48],\"els\":[\"0:8653:365\",\"0:9924:517\"]},{\"tk\":[2668,48,2668,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2671,11,2671,34],\"els\":[\"0:8653:360#out:1\",\"0:9924:517\"]},{\"tk\":[2671,34,2671,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2671,35,2671,42],\"els\":[\"0:8653:360#out:1\",\"0:9924:517\"]},{\"tk\":[2671,43,2671,44],\"els\":[\"0:8653:360#out:1\",\"0:8653:360\",\"0:9924:517\"]},{\"tk\":[2671,45,2671,68],\"els\":[\"0:8653:360\",\"0:9924:517\"]},{\"tk\":[2671,68,2671,69],\"els\":[\"0:9924:517\"]},{\"tk\":[2671,69,2671,79],\"els\":[\"0:8653:360\",\"0:9924:517\"]},{\"tk\":[2671,80,2671,81],\"els\":[\"0:8653:360\",\"0:9924:517\"]},{\"tk\":[2672,13,2672,36],\"els\":[\"0:8653:360\",\"0:9924:517\"]},{\"tk\":[2672,36,2672,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2672,37,2672,47],\"els\":[\"0:8653:360\",\"0:9924:517\"]},{\"tk\":[2672,47,2672,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2675,11,2675,34],\"els\":[\"0:8666#out:1\",\"0:9924:517\"]},{\"tk\":[2675,34,2675,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2675,35,2675,41],\"els\":[\"0:8666#out:1\",\"0:9924:517\"]},{\"tk\":[2675,42,2675,43],\"els\":[\"0:8666#out:1\",\"0:8666\",\"0:9924:517\"]},{\"tk\":[2675,44,2675,67],\"els\":[\"0:8666\",\"0:9924:517\"]},{\"tk\":[2675,67,2675,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2675,68,2675,72],\"els\":[\"0:8666\",\"0:9924:517\"]},{\"tk\":[2675,73,2675,74],\"els\":[\"0:8666\",\"0:9924:517\"]},{\"tk\":[2676,13,2676,36],\"els\":[\"0:8666\",\"0:9924:517\"]},{\"tk\":[2676,36,2676,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2676,37,2676,44],\"els\":[\"0:8666\",\"0:9924:517\"]},{\"tk\":[2676,44,2676,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2679,11,2679,34],\"els\":[\"0:8634#out:1\",\"0:9924:517\"]},{\"tk\":[2679,34,2679,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2679,35,2679,44],\"els\":[\"0:8634#out:1\",\"0:9924:517\"]},{\"tk\":[2679,45,2679,46],\"els\":[\"0:8634#out:1\",\"0:8634\",\"0:9924:517\"]},{\"tk\":[2679,47,2679,70],\"els\":[\"0:8634\",\"0:9924:517\"]},{\"tk\":[2679,70,2679,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2679,71,2679,77],\"els\":[\"0:8634\",\"0:9924:517\"]},{\"tk\":[2679,77,2679,78],\"els\":[\"0:8634\",\"0:9924:517\"]},{\"tk\":[2679,78,2679,79],\"els\":[\"0:8634\",\"0:9924:517\"]},{\"tk\":[2679,79,2679,80],\"els\":[\"0:9924:517\"]},{\"tk\":[2679,81,2679,82],\"els\":[\"0:8634\",\"0:9924:517\"]},{\"tk\":[2680,13,2680,36],\"els\":[\"0:8634\",\"0:9924:517\"]},{\"tk\":[2680,36,2680,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2680,37,2680,44],\"els\":[\"0:8634\",\"0:9924:517\"]},{\"tk\":[2680,44,2680,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2683,11,2683,34],\"els\":[\"0:8640#out:1\",\"0:9924:517\"]},{\"tk\":[2683,34,2683,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2683,35,2683,41],\"els\":[\"0:8640#out:1\",\"0:9924:517\"]},{\"tk\":[2683,42,2683,43],\"els\":[\"0:8640#out:1\",\"0:8640\",\"0:9924:517\"]},{\"tk\":[2683,44,2683,67],\"els\":[\"0:8640\",\"0:9924:517\"]},{\"tk\":[2683,67,2683,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2683,68,2683,72],\"els\":[\"0:8640\",\"0:9924:517\"]},{\"tk\":[2683,72,2683,73],\"els\":[\"0:8640\",\"0:9924:517\"]},{\"tk\":[2683,73,2683,74],\"els\":[\"0:8640\",\"0:9924:517\"]},{\"tk\":[2683,74,2683,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2683,76,2683,77],\"els\":[\"0:8640\",\"0:9924:517\"]},{\"tk\":[2684,13,2684,36],\"els\":[\"0:8640\",\"0:9924:517\"]},{\"tk\":[2684,36,2684,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2684,37,2684,46],\"els\":[\"0:8640\",\"0:9924:517\"]},{\"tk\":[2684,46,2684,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2687,11,2687,34],\"els\":[\"0:8627#out:1\",\"0:9924:517\"]},{\"tk\":[2687,34,2687,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2687,35,2687,41],\"els\":[\"0:8627#out:1\",\"0:9924:517\"]},{\"tk\":[2687,42,2687,43],\"els\":[\"0:8627#out:1\",\"0:8627\",\"0:9924:517\"]},{\"tk\":[2687,44,2687,45],\"els\":[\"0:8627\",\"0:9924:517\"]},{\"tk\":[2687,45,2687,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2687,53,2687,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2687,54,2687,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2687,55,2687,61],\"els\":[\"0:8627\",\"0:9924:517\"]},{\"tk\":[2687,62,2687,63],\"els\":[\"0:8627\",\"0:9924:517\"]},{\"tk\":[2688,13,2688,36],\"els\":[\"0:8627\",\"0:9924:517\"]},{\"tk\":[2688,36,2688,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2688,37,2688,43],\"els\":[\"0:8627\",\"0:9924:517\"]},{\"tk\":[2688,43,2688,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2688,44,2688,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2691,11,2691,18],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2691,19,2691,20],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2691,21,2691,22],\"els\":[\"0:9924:517\"]},{\"tk\":[2691,22,2691,23],\"els\":[\"0:9924:517\"]},{\"tk\":[2691,23,2691,24],\"els\":[\"0:9924:517\"]},{\"tk\":[2691,24,2691,55],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2691,55,2691,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2691,56,2691,73],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2691,74,2691,76],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2692,24,2692,33],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2692,33,2692,34],\"els\":[\"0:9924:517\"]},{\"tk\":[2692,35,2692,37],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2692,38,2692,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2692,39,2692,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2692,46,2692,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2692,47,2692,70],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2692,70,2692,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2692,71,2692,76],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2692,76,2692,77],\"els\":[\"0:9924:517\"]},{\"tk\":[2692,78,2692,80],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2693,22,2693,23],\"els\":[\"0:9924:517\"]},{\"tk\":[2693,23,2693,54],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2693,54,2693,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2693,55,2693,72],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2693,73,2693,75],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2694,23,2694,42],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2694,42,2694,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2694,43,2694,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2694,44,2694,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2695,11,2695,13],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2695,14,2695,15],\"els\":[\"0:9924:517\"]},{\"tk\":[2695,15,2695,22],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[2695,23,2695,25],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2695,26,2695,49],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2695,49,2695,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2695,50,2695,55],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2695,55,2695,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2695,57,2695,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2696,13,2696,40],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2696,40,2696,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2696,41,2696,55],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2696,56,2696,57],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2696,58,2696,62],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2696,62,2696,63],\"els\":[\"0:9924:517\"]},{\"tk\":[2697,11,2697,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2699,11,2699,42],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2699,42,2699,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2699,43,2699,60],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2699,61,2699,62],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2700,13,2700,36],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2700,36,2700,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2700,37,2700,42],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2700,42,2700,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2703,11,2703,34],\"els\":[\"0:8626#out:1\",\"0:9924:517\"]},{\"tk\":[2703,34,2703,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2703,35,2703,42],\"els\":[\"0:8626#out:1\",\"0:9924:517\"]},{\"tk\":[2703,43,2703,44],\"els\":[\"0:8626#out:1\",\"0:8626\",\"0:9924:517\"]},{\"tk\":[2704,13,2704,40],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2704,40,2704,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2704,41,2704,55],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[2704,55,2704,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2707,11,2707,34],\"els\":[\"0:8638#out:1\",\"0:9924:517\"]},{\"tk\":[2707,34,2707,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2707,35,2707,40],\"els\":[\"0:8638#out:1\",\"0:9924:517\"]},{\"tk\":[2707,41,2707,42],\"els\":[\"0:8638#out:1\",\"0:8638\",\"0:9924:517\"]},{\"tk\":[2707,43,2707,66],\"els\":[\"0:8638\",\"0:9924:517\"]},{\"tk\":[2707,66,2707,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2707,67,2707,73],\"els\":[\"0:8638\",\"0:9924:517\"]},{\"tk\":[2707,74,2707,75],\"els\":[\"0:8638\",\"0:9924:517\"]},{\"tk\":[2708,13,2708,36],\"els\":[\"0:8638\",\"0:9924:517\"]},{\"tk\":[2708,36,2708,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2708,37,2708,44],\"els\":[\"0:8638\",\"0:9924:517\"]},{\"tk\":[2708,44,2708,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2711,11,2711,34],\"els\":[\"0:8629#out:1\",\"0:9924:517\"]},{\"tk\":[2711,34,2711,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2711,35,2711,45],\"els\":[\"0:8629#out:1\",\"0:9924:517\"]},{\"tk\":[2711,46,2711,47],\"els\":[\"0:8629#out:1\",\"0:8629\",\"0:9924:517\"]},{\"tk\":[2711,48,2711,71],\"els\":[\"0:8629\",\"0:9924:517\"]},{\"tk\":[2711,71,2711,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2711,72,2711,78],\"els\":[\"0:8629\",\"0:9924:517\"]},{\"tk\":[2711,78,2711,79],\"els\":[\"0:8629\",\"0:9924:517\"]},{\"tk\":[2711,79,2711,80],\"els\":[\"0:8629\",\"0:9924:517\"]},{\"tk\":[2711,80,2711,81],\"els\":[\"0:9924:517\"]},{\"tk\":[2712,13,2712,14],\"els\":[\"0:8629\",\"0:9924:517\"]},{\"tk\":[2712,15,2712,38],\"els\":[\"0:8629\",\"0:9924:517\"]},{\"tk\":[2712,38,2712,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2712,39,2712,47],\"els\":[\"0:8629\",\"0:9924:517\"]},{\"tk\":[2712,47,2712,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2715,11,2715,34],\"els\":[\"0:8639#out:1\",\"0:9924:517\"]},{\"tk\":[2715,34,2715,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2715,35,2715,41],\"els\":[\"0:8639#out:1\",\"0:9924:517\"]},{\"tk\":[2715,42,2715,43],\"els\":[\"0:8639#out:1\",\"0:8639\",\"0:9924:517\"]},{\"tk\":[2715,44,2715,67],\"els\":[\"0:8639\",\"0:9924:517\"]},{\"tk\":[2715,67,2715,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2715,68,2715,73],\"els\":[\"0:8639\",\"0:9924:517\"]},{\"tk\":[2715,74,2715,75],\"els\":[\"0:8639\",\"0:9924:517\"]},{\"tk\":[2716,13,2716,36],\"els\":[\"0:8639\",\"0:9924:517\"]},{\"tk\":[2716,36,2716,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2716,37,2716,47],\"els\":[\"0:8639\",\"0:9924:517\"]},{\"tk\":[2716,47,2716,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2722,11,2722,34],\"els\":[\"0:8628:483#out:1\",\"0:9924:517\"]},{\"tk\":[2722,34,2722,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2722,35,2722,44],\"els\":[\"0:8628:483#out:1\",\"0:9924:517\"]},{\"tk\":[2722,44,2722,45],\"els\":[\"0:8628:483#out:1\",\"0:9924:517\"]},{\"tk\":[2722,45,2722,46],\"els\":[\"0:8628:483#out:1\",\"0:9924:517\"]},{\"tk\":[2722,46,2722,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2722,48,2722,49],\"els\":[\"0:8628:483#out:1\",\"0:8628:483\",\"0:9924:517\"]},{\"tk\":[2722,50,2722,56],\"els\":[\"0:8628:483\",\"0:8628:478\",\"0:9924:517\"]},{\"tk\":[2722,56,2722,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2723,11,2723,34],\"els\":[\"0:8628:483#out:1\",\"0:9924:517\"]},{\"tk\":[2723,34,2723,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2723,35,2723,44],\"els\":[\"0:8628:483#out:1\",\"0:9924:517\"]},{\"tk\":[2723,44,2723,45],\"els\":[\"0:8628:483#out:1\",\"0:9924:517\"]},{\"tk\":[2723,45,2723,46],\"els\":[\"0:8628:483#out:1\",\"0:9924:517\"]},{\"tk\":[2723,46,2723,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2723,48,2723,49],\"els\":[\"0:8628:483#out:1\",\"0:8628:483\",\"0:9924:517\"]},{\"tk\":[2723,50,2723,56],\"els\":[\"0:8628:483\",\"0:8628:480\",\"0:9924:517\"]},{\"tk\":[2723,56,2723,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2726,11,2726,34],\"els\":[\"0:8628:364#out:1\",\"0:9924:517\"]},{\"tk\":[2726,34,2726,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2726,35,2726,44],\"els\":[\"0:8628:364#out:1\",\"0:9924:517\"]},{\"tk\":[2726,45,2726,46],\"els\":[\"0:8628:364#out:1\",\"0:8628:364\",\"0:9924:517\"]},{\"tk\":[2726,47,2726,70],\"els\":[\"0:8628:364\",\"0:9924:517\"]},{\"tk\":[2726,70,2726,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2726,71,2726,77],\"els\":[\"0:8628:364\",\"0:9924:517\"]},{\"tk\":[2726,78,2726,79],\"els\":[\"0:8628:364\",\"0:9924:517\"]},{\"tk\":[2727,13,2727,19],\"els\":[\"0:8628:364\",\"0:9924:517\"]},{\"tk\":[2727,19,2727,20],\"els\":[\"0:9924:517\"]},{\"tk\":[2730,11,2730,34],\"els\":[\"0:8628:366#out:1\",\"0:9924:517\"]},{\"tk\":[2730,34,2730,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2730,35,2730,47],\"els\":[\"0:8628:366#out:1\",\"0:9924:517\"]},{\"tk\":[2730,48,2730,49],\"els\":[\"0:8628:366#out:1\",\"0:8628:366\",\"0:9924:517\"]},{\"tk\":[2731,13,2731,40],\"els\":[\"0:8628:366\",\"0:9924:517\"]},{\"tk\":[2731,40,2731,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2731,41,2731,59],\"els\":[\"0:8628:366\",\"0:9924:517\"]},{\"tk\":[2731,59,2731,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2734,11,2734,34],\"els\":[\"0:8628:365#out:1\",\"0:9924:517\"]},{\"tk\":[2734,34,2734,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2734,35,2734,45],\"els\":[\"0:8628:365#out:1\",\"0:9924:517\"]},{\"tk\":[2734,46,2734,47],\"els\":[\"0:8628:365#out:1\",\"0:8628:365\",\"0:9924:517\"]},{\"tk\":[2734,48,2734,54],\"els\":[\"0:8628:365\",\"0:9924:517\"]},{\"tk\":[2734,55,2734,56],\"els\":[\"0:8628:365\",\"0:9924:517\"]},{\"tk\":[2735,13,2735,36],\"els\":[\"0:8628:365\",\"0:9924:517\"]},{\"tk\":[2735,36,2735,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2735,37,2735,49],\"els\":[\"0:8628:365\",\"0:9924:517\"]},{\"tk\":[2735,49,2735,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2738,11,2738,34],\"els\":[\"0:8628:360#out:1\",\"0:9924:517\"]},{\"tk\":[2738,34,2738,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2738,35,2738,41],\"els\":[\"0:8628:360#out:1\",\"0:9924:517\"]},{\"tk\":[2738,42,2738,43],\"els\":[\"0:8628:360#out:1\",\"0:8628:360\",\"0:9924:517\"]},{\"tk\":[2738,44,2738,67],\"els\":[\"0:8628:360\",\"0:9924:517\"]},{\"tk\":[2738,67,2738,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2738,68,2738,77],\"els\":[\"0:8628:360\",\"0:9924:517\"]},{\"tk\":[2738,78,2738,79],\"els\":[\"0:8628:360\",\"0:9924:517\"]},{\"tk\":[2739,13,2739,36],\"els\":[\"0:8628:360\",\"0:9924:517\"]},{\"tk\":[2739,36,2739,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2739,37,2739,47],\"els\":[\"0:8628:360\",\"0:9924:517\"]},{\"tk\":[2739,47,2739,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2742,11,2742,34],\"els\":[\"0:8641#out:1\",\"0:9924:517\"]},{\"tk\":[2742,34,2742,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2742,35,2742,41],\"els\":[\"0:8641#out:1\",\"0:9924:517\"]},{\"tk\":[2742,42,2742,43],\"els\":[\"0:8641#out:1\",\"0:8641\",\"0:9924:517\"]},{\"tk\":[2742,44,2742,67],\"els\":[\"0:8641\",\"0:9924:517\"]},{\"tk\":[2742,67,2742,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2742,68,2742,74],\"els\":[\"0:8641\",\"0:9924:517\"]},{\"tk\":[2742,75,2742,76],\"els\":[\"0:8641\",\"0:9924:517\"]},{\"tk\":[2743,13,2743,36],\"els\":[\"0:8641\",\"0:9924:517\"]},{\"tk\":[2743,36,2743,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2743,37,2743,43],\"els\":[\"0:8641\",\"0:9924:517\"]},{\"tk\":[2743,43,2743,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2746,11,2746,38],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2746,38,2746,39],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2746,39,2746,62],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2746,62,2746,63],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2746,63,2746,69],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2746,69,2746,70],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,13,2747,36],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,36,2747,37],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,37,2747,43],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,43,2747,44],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,45,2747,46],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,46,2747,47],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,48,2747,49],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,49,2747,72],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,72,2747,73],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,73,2747,80],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,80,2747,81],\"els\":[\"0:8618\",\"0:9924:517\"]},{\"tk\":[2747,81,2747,82],\"els\":[\"0:9924:517\"]},{\"tk\":[2752,11,2752,13],\"els\":[\"0:8975\",\"0:9924:517\"]},{\"tk\":[2752,14,2752,15],\"els\":[\"0:9924:517\"]},{\"tk\":[2752,15,2752,38],\"els\":[\"0:8975\",\"0:9924:517\"]},{\"tk\":[2752,38,2752,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2752,39,2752,50],\"els\":[\"0:8975\",\"0:9924:517\"]},{\"tk\":[2752,51,2752,53],\"els\":[\"0:8975\",\"0:9924:517\"]},{\"tk\":[2752,54,2752,58],\"els\":[\"0:8975\",\"0:9924:517\"]},{\"tk\":[2752,58,2752,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2752,60,2752,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2754,13,2754,36],\"els\":[\"0:8975\",\"0:8975#out:1\",\"0:9924:517\"]},{\"tk\":[2754,36,2754,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2754,37,2754,45],\"els\":[\"0:8975\",\"0:8975#out:1\",\"0:9924:517\"]},{\"tk\":[2754,46,2754,47],\"els\":[\"0:8975\",\"0:8975#out:1\",\"0:9924:517\"]},{\"tk\":[2755,15,2755,38],\"els\":[\"0:8975\",\"0:9924:517\"]},{\"tk\":[2755,38,2755,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2755,39,2755,46],\"els\":[\"0:8975\",\"0:9924:517\"]},{\"tk\":[2755,46,2755,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2755,47,2755,52],\"els\":[\"0:8975\",\"0:9924:517\"]},{\"tk\":[2755,52,2755,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2756,11,2756,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2756,13,2756,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2756,18,2756,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2760,13,2760,36],\"els\":[\"0:8975#out:1\",\"0:9924:517\"]},{\"tk\":[2760,36,2760,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2760,37,2760,45],\"els\":[\"0:8975#out:1\",\"0:9924:517\"]},{\"tk\":[2760,46,2760,47],\"els\":[\"0:8975#out:1\",\"0:8975\",\"0:9924:517\"]},{\"tk\":[2760,48,2760,52],\"els\":[\"0:8975\",\"0:9043\",\"0:9924:517\"]},{\"tk\":[2760,52,2760,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2761,11,2761,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2768,11,2768,34],\"els\":[\"0:8973:692:2#out:1\",\"0:9924:517\"]},{\"tk\":[2768,34,2768,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2768,35,2768,44],\"els\":[\"0:8973:692:2#out:1\",\"0:9924:517\"]},{\"tk\":[2768,45,2768,46],\"els\":[\"0:8973:692:2#out:1\",\"0:8973:692:2\",\"0:9924:517\"]},{\"tk\":[2768,47,2768,48],\"els\":[\"0:9924:517\"]},{\"tk\":[2768,48,2768,71],\"els\":[\"0:8973:692:2\",\"0:9924:517\"]},{\"tk\":[2768,71,2768,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2768,72,2768,80],\"els\":[\"0:8973:692:2\",\"0:9924:517\"]},{\"tk\":[2768,81,2768,82],\"els\":[\"0:8973:692:2\",\"0:9924:517\"]},{\"tk\":[2769,13,2769,17],\"els\":[\"0:8973:692:2\",\"0:8973:692:3\",\"0:9924:517\"]},{\"tk\":[2769,17,2769,18],\"els\":[\"0:9924:517\"]},{\"tk\":[2769,18,2769,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2772,11,2772,34],\"els\":[\"0:8973:702#out:1\",\"0:9924:517\"]},{\"tk\":[2772,34,2772,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2772,35,2772,56],\"els\":[\"0:8973:702#out:1\",\"0:9924:517\"]},{\"tk\":[2772,57,2772,58],\"els\":[\"0:8973:702#out:1\",\"0:8973:702\",\"0:9924:517\"]},{\"tk\":[2773,13,2773,36],\"els\":[\"0:8973:702\",\"0:9924:517\"]},{\"tk\":[2773,36,2773,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2773,37,2773,46],\"els\":[\"0:8973:702\",\"0:9924:517\"]},{\"tk\":[2773,46,2773,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2776,11,2776,13],\"els\":[\"0:8973:683\",\"0:9924:517\"]},{\"tk\":[2776,14,2776,15],\"els\":[\"0:9924:517\"]},{\"tk\":[2776,15,2776,38],\"els\":[\"0:8973:683\",\"0:9924:517\"]},{\"tk\":[2776,38,2776,39],\"els\":[\"0:9924:517\"]},{\"tk\":[2776,39,2776,60],\"els\":[\"0:8973:683\",\"0:9924:517\"]},{\"tk\":[2776,61,2776,62],\"els\":[\"0:8973:683\",\"0:9924:517\"]},{\"tk\":[2776,63,2776,64],\"els\":[\"0:8973:683\",\"0:9924:517\"]},{\"tk\":[2776,64,2776,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2776,66,2776,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2780,13,2780,40],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2780,40,2780,41],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2780,41,2780,64],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2780,64,2780,65],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2780,65,2780,73],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2780,73,2780,74],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2781,15,2781,16],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2781,16,2781,39],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2781,39,2781,40],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2781,40,2781,47],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2781,47,2781,48],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2782,15,2782,16],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2782,16,2782,39],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2782,39,2782,40],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2782,40,2782,57],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2782,57,2782,58],\"els\":[\"0:8973:684\",\"0:8973:683\",\"0:8973:686\",\"0:9924:517\"]},{\"tk\":[2782,58,2782,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2785,11,2785,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2785,13,2785,17],\"els\":[\"0:9924:517\"]},{\"tk\":[2785,18,2785,19],\"els\":[\"0:9924:517\"]},{\"tk\":[2789,13,2789,40],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2789,40,2789,41],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2789,41,2789,64],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2789,64,2789,65],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2789,65,2789,73],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2789,73,2789,74],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2790,15,2790,16],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2790,16,2790,39],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2790,39,2790,40],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2790,40,2790,47],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2790,47,2790,48],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2791,15,2791,16],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2791,16,2791,39],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2791,39,2791,40],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2791,40,2791,58],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2791,58,2791,59],\"els\":[\"0:8973:688\",\"0:8973:683\",\"0:8973:690\",\"0:9924:517\"]},{\"tk\":[2791,59,2791,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2794,11,2794,12],\"els\":[\"0:9924:517\"]},{\"tk\":[2799,11,2799,34],\"els\":[\"0:8973:605#out:1\",\"0:9924:517\"]},{\"tk\":[2799,34,2799,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2799,35,2799,43],\"els\":[\"0:8973:605#out:1\",\"0:9924:517\"]},{\"tk\":[2799,44,2799,45],\"els\":[\"0:8973:605#out:1\",\"0:8973:605\",\"0:9924:517\"]},{\"tk\":[2799,46,2799,52],\"els\":[\"0:8973:605\",\"0:9924:517\"]},{\"tk\":[2799,53,2799,54],\"els\":[\"0:8973:605\",\"0:9924:517\"]},{\"tk\":[2800,13,2800,36],\"els\":[\"0:8973:605\",\"0:9924:517\"]},{\"tk\":[2800,36,2800,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2800,37,2800,44],\"els\":[\"0:8973:605\",\"0:9924:517\"]},{\"tk\":[2800,44,2800,45],\"els\":[\"0:9924:517\"]},{\"tk\":[2803,11,2803,34],\"els\":[\"0:8973:608#out:1\",\"0:9924:517\"]},{\"tk\":[2803,34,2803,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2803,35,2803,46],\"els\":[\"0:8973:608#out:1\",\"0:9924:517\"]},{\"tk\":[2803,47,2803,48],\"els\":[\"0:8973:608#out:1\",\"0:8973:608\",\"0:9924:517\"]},{\"tk\":[2803,49,2803,50],\"els\":[\"0:8973:608\",\"0:9924:517\"]},{\"tk\":[2803,50,2803,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2803,58,2803,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2804,13,2804,36],\"els\":[\"0:8973:608\",\"0:9924:517\"]},{\"tk\":[2804,36,2804,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2804,37,2804,45],\"els\":[\"0:8973:608\",\"0:9924:517\"]},{\"tk\":[2804,45,2804,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2809,11,2809,22],\"els\":[\"0:9924:517\"]},{\"tk\":[2809,23,2809,24],\"els\":[\"0:8973:610#out:1\",\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2809,25,2809,48],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2809,48,2809,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2809,49,2809,60],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2809,61,2809,62],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2809,63,2809,65],\"els\":[\"0:8973:610\",\"0:8973:657\",\"0:9924:517\"]},{\"tk\":[2809,65,2809,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2810,11,2810,34],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2810,34,2810,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2810,35,2810,38],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2810,38,2810,39],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2810,39,2810,40],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2810,40,2810,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2810,42,2810,43],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2810,44,2810,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2810,55,2810,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2815,11,2815,34],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2815,34,2815,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2815,35,2815,41],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2815,41,2815,42],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2815,42,2815,43],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2815,43,2815,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2815,45,2815,46],\"els\":[\"0:8973:557#out:1\",\"0:8973:557\",\"0:9924:517\"]},{\"tk\":[2816,13,2816,41],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2816,41,2816,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2816,42,2816,50],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2816,50,2816,51],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2816,51,2816,52],\"els\":[\"0:8973:557\",\"0:9924:517\"]},{\"tk\":[2816,52,2816,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2816,59,2816,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2816,60,2816,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2816,71,2816,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2816,72,2816,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2819,11,2819,22],\"els\":[\"0:9924:517\"]},{\"tk\":[2819,23,2819,24],\"els\":[\"0:8973:610#out:1\",\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2819,25,2819,48],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2819,48,2819,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2819,49,2819,60],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2819,60,2819,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2820,11,2820,34],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2820,34,2820,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2820,35,2820,38],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2820,38,2820,39],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2820,39,2820,40],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2820,40,2820,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2820,42,2820,43],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2820,44,2820,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2820,55,2820,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2825,11,2825,34],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2825,34,2825,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2825,35,2825,41],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2825,41,2825,42],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2825,42,2825,43],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2825,43,2825,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2825,45,2825,46],\"els\":[\"0:8973:557#out:1\",\"0:8973:557\",\"0:9924:517\"]},{\"tk\":[2826,13,2826,41],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2826,41,2826,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2826,42,2826,50],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2826,50,2826,51],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2826,51,2826,52],\"els\":[\"0:8973:557\",\"0:9924:517\"]},{\"tk\":[2826,52,2826,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2826,59,2826,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2826,60,2826,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2826,71,2826,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2826,72,2826,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2831,11,2831,22],\"els\":[\"0:9924:517\"]},{\"tk\":[2831,23,2831,24],\"els\":[\"0:8973:610#out:1\",\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2831,25,2831,48],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2831,48,2831,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2831,49,2831,60],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2831,61,2831,62],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2831,63,2831,67],\"els\":[\"0:8973:610\",\"0:8973:657\",\"0:9924:517\"]},{\"tk\":[2831,67,2831,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2832,11,2832,34],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2832,34,2832,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2832,35,2832,38],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2832,38,2832,39],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2832,39,2832,40],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2832,40,2832,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2832,42,2832,43],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2832,44,2832,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2832,55,2832,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2837,11,2837,34],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2837,34,2837,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2837,35,2837,41],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2837,41,2837,42],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2837,42,2837,43],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2837,43,2837,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2837,45,2837,46],\"els\":[\"0:8973:557#out:1\",\"0:8973:557\",\"0:9924:517\"]},{\"tk\":[2838,13,2838,41],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2838,41,2838,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2838,42,2838,50],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2838,50,2838,51],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2838,51,2838,52],\"els\":[\"0:8973:557\",\"0:9924:517\"]},{\"tk\":[2838,52,2838,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2838,59,2838,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2838,60,2838,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2838,71,2838,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2838,72,2838,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2843,11,2843,22],\"els\":[\"0:9924:517\"]},{\"tk\":[2843,23,2843,24],\"els\":[\"0:8973:610#out:1\",\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2843,25,2843,48],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2843,48,2843,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2843,49,2843,60],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2843,61,2843,62],\"els\":[\"0:8973:610\",\"0:9924:517\"]},{\"tk\":[2843,63,2843,67],\"els\":[\"0:8973:610\",\"0:8973:657\",\"0:9924:517\"]},{\"tk\":[2843,67,2843,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2844,11,2844,34],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2844,34,2844,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2844,35,2844,38],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2844,38,2844,39],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2844,39,2844,40],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2844,40,2844,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2844,42,2844,43],\"els\":[\"0:8973:610#out:1\",\"0:9924:517\"]},{\"tk\":[2844,44,2844,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2844,55,2844,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2849,11,2849,34],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2849,34,2849,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2849,35,2849,41],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2849,41,2849,42],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2849,42,2849,43],\"els\":[\"0:8973:557#out:1\",\"0:9924:517\"]},{\"tk\":[2849,43,2849,44],\"els\":[\"0:9924:517\"]},{\"tk\":[2849,45,2849,46],\"els\":[\"0:8973:557#out:1\",\"0:8973:557\",\"0:9924:517\"]},{\"tk\":[2850,13,2850,41],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2850,41,2850,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2850,42,2850,50],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2850,50,2850,51],\"els\":[\"0:8973:557\",\"0:8973:549\",\"0:9924:517\"]},{\"tk\":[2850,51,2850,52],\"els\":[\"0:8973:557\",\"0:9924:517\"]},{\"tk\":[2850,52,2850,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2850,59,2850,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2850,60,2850,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2850,71,2850,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2850,72,2850,73],\"els\":[\"0:9924:517\"]},{\"tk\":[2853,11,2853,34],\"els\":[\"0:8973:614#out:1\",\"0:9924:517\"]},{\"tk\":[2853,34,2853,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2853,35,2853,41],\"els\":[\"0:8973:614#out:1\",\"0:9924:517\"]},{\"tk\":[2853,42,2853,43],\"els\":[\"0:8973:614#out:1\",\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2853,44,2853,67],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2853,67,2853,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2853,68,2853,74],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2853,74,2853,75],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2853,75,2853,76],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2853,76,2853,77],\"els\":[\"0:9924:517\"]},{\"tk\":[2853,78,2853,79],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2854,13,2854,36],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2854,36,2854,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2854,37,2854,43],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2854,43,2854,44],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2854,44,2854,45],\"els\":[\"0:8973:614\",\"0:9924:517\"]},{\"tk\":[2854,45,2854,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2854,46,2854,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2857,11,2857,34],\"els\":[\"0:8973:653#out:1\",\"0:9924:517\"]},{\"tk\":[2857,34,2857,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2857,35,2857,56],\"els\":[\"0:8973:653#out:1\",\"0:9924:517\"]},{\"tk\":[2857,57,2857,58],\"els\":[\"0:8973:653#out:1\",\"0:8973:653\",\"0:9924:517\"]},{\"tk\":[2858,13,2858,36],\"els\":[\"0:8973:653\",\"0:9924:517\"]},{\"tk\":[2858,36,2858,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2858,37,2858,48],\"els\":[\"0:8973:653\",\"0:9924:517\"]},{\"tk\":[2858,48,2858,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2861,11,2861,34],\"els\":[\"0:8973:612#out:1\",\"0:9924:517\"]},{\"tk\":[2861,34,2861,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2861,35,2861,39],\"els\":[\"0:8973:612#out:1\",\"0:9924:517\"]},{\"tk\":[2861,40,2861,41],\"els\":[\"0:8973:612#out:1\",\"0:8973:612\",\"0:9924:517\"]},{\"tk\":[2861,42,2861,65],\"els\":[\"0:8973:612\",\"0:9924:517\"]},{\"tk\":[2861,65,2861,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2861,66,2861,74],\"els\":[\"0:8973:612\",\"0:9924:517\"]},{\"tk\":[2861,75,2861,76],\"els\":[\"0:8973:612\",\"0:9924:517\"]},{\"tk\":[2862,13,2862,36],\"els\":[\"0:8973:612\",\"0:9924:517\"]},{\"tk\":[2862,36,2862,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2862,37,2862,58],\"els\":[\"0:8973:612\",\"0:9924:517\"]},{\"tk\":[2862,58,2862,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2865,11,2865,34],\"els\":[\"0:8973:616#out:1\",\"0:9924:517\"]},{\"tk\":[2865,34,2865,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2865,35,2865,44],\"els\":[\"0:8973:616#out:1\",\"0:9924:517\"]},{\"tk\":[2865,45,2865,46],\"els\":[\"0:8973:616#out:1\",\"0:8973:616\",\"0:9924:517\"]},{\"tk\":[2865,47,2865,70],\"els\":[\"0:8973:616\",\"0:9924:517\"]},{\"tk\":[2865,70,2865,71],\"els\":[\"0:9924:517\"]},{\"tk\":[2865,71,2865,77],\"els\":[\"0:8973:616\",\"0:9924:517\"]},{\"tk\":[2865,78,2865,79],\"els\":[\"0:8973:616\",\"0:9924:517\"]},{\"tk\":[2866,13,2866,36],\"els\":[\"0:8973:616\",\"0:9924:517\"]},{\"tk\":[2866,36,2866,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2866,37,2866,41],\"els\":[\"0:8973:616\",\"0:9924:517\"]},{\"tk\":[2866,41,2866,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2869,11,2869,34],\"els\":[\"0:8973:615#out:1\",\"0:9924:517\"]},{\"tk\":[2869,34,2869,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2869,35,2869,41],\"els\":[\"0:8973:615#out:1\",\"0:9924:517\"]},{\"tk\":[2869,42,2869,43],\"els\":[\"0:8973:615#out:1\",\"0:8973:615\",\"0:9924:517\"]},{\"tk\":[2869,44,2869,67],\"els\":[\"0:8973:615\",\"0:9924:517\"]},{\"tk\":[2869,67,2869,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2869,68,2869,77],\"els\":[\"0:8973:615\",\"0:9924:517\"]},{\"tk\":[2869,78,2869,79],\"els\":[\"0:8973:615\",\"0:9924:517\"]},{\"tk\":[2870,13,2870,36],\"els\":[\"0:8973:615\",\"0:9924:517\"]},{\"tk\":[2870,36,2870,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2870,37,2870,43],\"els\":[\"0:8973:615\",\"0:9924:517\"]},{\"tk\":[2870,43,2870,44],\"els\":[\"0:8973:615\",\"0:9924:517\"]},{\"tk\":[2870,44,2870,45],\"els\":[\"0:8973:615\",\"0:9924:517\"]},{\"tk\":[2870,45,2870,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2870,46,2870,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2873,11,2873,34],\"els\":[\"0:8973:622#out:1\",\"0:9924:517\"]},{\"tk\":[2873,34,2873,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2873,35,2873,39],\"els\":[\"0:8973:622#out:1\",\"0:9924:517\"]},{\"tk\":[2873,40,2873,41],\"els\":[\"0:8973:622#out:1\",\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2873,42,2873,65],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2873,65,2873,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2873,66,2873,72],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2873,72,2873,73],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2873,73,2873,74],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2873,74,2873,75],\"els\":[\"0:9924:517\"]},{\"tk\":[2873,76,2873,77],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2874,13,2874,36],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2874,36,2874,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2874,37,2874,43],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2874,43,2874,44],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2874,44,2874,45],\"els\":[\"0:8973:622\",\"0:9924:517\"]},{\"tk\":[2874,45,2874,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2874,46,2874,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2877,11,2877,34],\"els\":[\"0:8973:621#out:1\",\"0:9924:517\"]},{\"tk\":[2877,34,2877,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2877,35,2877,45],\"els\":[\"0:8973:621#out:1\",\"0:9924:517\"]},{\"tk\":[2877,46,2877,47],\"els\":[\"0:8973:621#out:1\",\"0:8973:621\",\"0:9924:517\"]},{\"tk\":[2877,48,2877,71],\"els\":[\"0:8973:621\",\"0:9924:517\"]},{\"tk\":[2877,71,2877,72],\"els\":[\"0:9924:517\"]},{\"tk\":[2877,72,2877,76],\"els\":[\"0:8973:621\",\"0:9924:517\"]},{\"tk\":[2877,77,2877,78],\"els\":[\"0:8973:621\",\"0:9924:517\"]},{\"tk\":[2878,13,2878,36],\"els\":[\"0:8973:621\",\"0:9924:517\"]},{\"tk\":[2878,36,2878,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2878,37,2878,41],\"els\":[\"0:8973:621\",\"0:9924:517\"]},{\"tk\":[2878,41,2878,42],\"els\":[\"0:9924:517\"]},{\"tk\":[2881,11,2881,34],\"els\":[\"0:8973:623#out:1\",\"0:9924:517\"]},{\"tk\":[2881,34,2881,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2881,35,2881,41],\"els\":[\"0:8973:623#out:1\",\"0:9924:517\"]},{\"tk\":[2881,42,2881,43],\"els\":[\"0:8973:623#out:1\",\"0:8973:623\",\"0:9924:517\"]},{\"tk\":[2881,44,2881,67],\"els\":[\"0:8973:623\",\"0:9924:517\"]},{\"tk\":[2881,67,2881,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2881,68,2881,78],\"els\":[\"0:8973:623\",\"0:9924:517\"]},{\"tk\":[2881,79,2881,80],\"els\":[\"0:8973:623\",\"0:9924:517\"]},{\"tk\":[2882,13,2882,36],\"els\":[\"0:8973:623\",\"0:9924:517\"]},{\"tk\":[2882,36,2882,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2882,37,2882,43],\"els\":[\"0:8973:623\",\"0:9924:517\"]},{\"tk\":[2882,43,2882,44],\"els\":[\"0:8973:623\",\"0:9924:517\"]},{\"tk\":[2882,44,2882,45],\"els\":[\"0:8973:623\",\"0:9924:517\"]},{\"tk\":[2882,45,2882,46],\"els\":[\"0:9924:517\"]},{\"tk\":[2882,46,2882,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2885,11,2885,38],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2886,13,2886,14],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2886,14,2886,37],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2886,37,2886,38],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2886,38,2886,53],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2886,53,2886,54],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2886,54,2886,62],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2886,62,2886,63],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2887,14,2887,37],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2887,37,2887,38],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2887,38,2887,53],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2887,53,2887,54],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2887,54,2887,62],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2887,62,2887,63],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2888,14,2888,37],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2888,37,2888,38],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2888,38,2888,44],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2888,44,2888,45],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2888,46,2888,69],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2888,69,2888,70],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2888,70,2888,76],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2888,76,2888,77],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2889,14,2889,15],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2889,15,2889,38],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2889,38,2889,39],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2889,39,2889,51],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2889,51,2889,52],\"els\":[\"0:8701:522\",\"0:9924:517\"]},{\"tk\":[2889,52,2889,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2894,11,2894,34],\"els\":[\"0:8555#out:1\",\"0:9924:517\"]},{\"tk\":[2894,34,2894,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2894,35,2894,50],\"els\":[\"0:8555#out:1\",\"0:9924:517\"]},{\"tk\":[2894,51,2894,52],\"els\":[\"0:8555#out:1\",\"0:8555\",\"0:9924:517\"]},{\"tk\":[2895,13,2895,40],\"els\":[\"0:8555\",\"0:9924:517\"]},{\"tk\":[2895,40,2895,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2895,41,2895,51],\"els\":[\"0:8555\",\"0:9924:517\"]},{\"tk\":[2895,51,2895,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2898,11,2898,34],\"els\":[\"0:8559#out:1\",\"0:9924:517\"]},{\"tk\":[2898,34,2898,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2898,35,2898,56],\"els\":[\"0:8559#out:1\",\"0:9924:517\"]},{\"tk\":[2898,57,2898,58],\"els\":[\"0:8559#out:1\",\"0:8559\",\"0:9924:517\"]},{\"tk\":[2898,59,2898,60],\"els\":[\"0:8559\",\"0:9924:517\"]},{\"tk\":[2898,60,2898,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2898,67,2898,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2899,13,2899,36],\"els\":[\"0:8559\",\"0:9924:517\"]},{\"tk\":[2899,36,2899,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2899,37,2899,52],\"els\":[\"0:8559\",\"0:9924:517\"]},{\"tk\":[2899,52,2899,53],\"els\":[\"0:9924:517\"]},{\"tk\":[2902,11,2902,34],\"els\":[\"0:8556#out:1\",\"0:9924:517\"]},{\"tk\":[2902,34,2902,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2902,35,2902,51],\"els\":[\"0:8556#out:1\",\"0:9924:517\"]},{\"tk\":[2902,52,2902,53],\"els\":[\"0:8556#out:1\",\"0:8556\",\"0:9924:517\"]},{\"tk\":[2903,13,2903,40],\"els\":[\"0:8556\",\"0:9924:517\"]},{\"tk\":[2903,40,2903,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2903,41,2903,51],\"els\":[\"0:8556\",\"0:9924:517\"]},{\"tk\":[2903,51,2903,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2906,11,2906,34],\"els\":[\"0:8560#out:1\",\"0:9924:517\"]},{\"tk\":[2906,34,2906,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2906,35,2906,54],\"els\":[\"0:8560#out:1\",\"0:9924:517\"]},{\"tk\":[2906,55,2906,56],\"els\":[\"0:8560#out:1\",\"0:8560\",\"0:9924:517\"]},{\"tk\":[2906,57,2906,58],\"els\":[\"0:8560\",\"0:9924:517\"]},{\"tk\":[2906,58,2906,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2906,65,2906,66],\"els\":[\"0:9924:517\"]},{\"tk\":[2907,13,2907,36],\"els\":[\"0:8560\",\"0:9924:517\"]},{\"tk\":[2907,36,2907,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2907,37,2907,53],\"els\":[\"0:8560\",\"0:9924:517\"]},{\"tk\":[2907,53,2907,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2910,11,2910,34],\"els\":[\"0:8557#out:1\",\"0:9924:517\"]},{\"tk\":[2910,34,2910,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2910,35,2910,55],\"els\":[\"0:8557#out:1\",\"0:9924:517\"]},{\"tk\":[2910,55,2910,56],\"els\":[\"0:8557#out:1\",\"0:9924:517\"]},{\"tk\":[2910,56,2910,57],\"els\":[\"0:8557#out:1\",\"0:9924:517\"]},{\"tk\":[2910,57,2910,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2910,59,2910,60],\"els\":[\"0:8557#out:1\",\"0:8557\",\"0:9924:517\"]},{\"tk\":[2911,13,2911,36],\"els\":[\"0:8557\",\"0:9924:517\"]},{\"tk\":[2911,36,2911,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2911,37,2911,61],\"els\":[\"0:8557\",\"0:9924:517\"]},{\"tk\":[2911,61,2911,62],\"els\":[\"0:8557\",\"0:9924:517\"]},{\"tk\":[2911,62,2911,63],\"els\":[\"0:8557\",\"0:9924:517\"]},{\"tk\":[2911,63,2911,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2911,64,2911,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2912,11,2912,34],\"els\":[\"0:8557#out:1\",\"0:9924:517\"]},{\"tk\":[2912,34,2912,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2912,35,2912,55],\"els\":[\"0:8557#out:1\",\"0:9924:517\"]},{\"tk\":[2912,55,2912,56],\"els\":[\"0:8557#out:1\",\"0:9924:517\"]},{\"tk\":[2912,56,2912,57],\"els\":[\"0:8557#out:1\",\"0:9924:517\"]},{\"tk\":[2912,57,2912,58],\"els\":[\"0:9924:517\"]},{\"tk\":[2912,59,2912,60],\"els\":[\"0:8557#out:1\",\"0:8557\",\"0:9924:517\"]},{\"tk\":[2913,13,2913,36],\"els\":[\"0:8557\",\"0:9924:517\"]},{\"tk\":[2913,36,2913,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2913,37,2913,61],\"els\":[\"0:8557\",\"0:9924:517\"]},{\"tk\":[2913,61,2913,62],\"els\":[\"0:8557\",\"0:9924:517\"]},{\"tk\":[2913,62,2913,63],\"els\":[\"0:8557\",\"0:9924:517\"]},{\"tk\":[2913,63,2913,64],\"els\":[\"0:9924:517\"]},{\"tk\":[2913,64,2913,65],\"els\":[\"0:9924:517\"]},{\"tk\":[2916,11,2916,34],\"els\":[\"0:8554#out:1\",\"0:9924:517\"]},{\"tk\":[2916,34,2916,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2916,35,2916,40],\"els\":[\"0:8554#out:1\",\"0:9924:517\"]},{\"tk\":[2916,40,2916,41],\"els\":[\"0:8554#out:1\",\"0:9924:517\"]},{\"tk\":[2916,41,2916,42],\"els\":[\"0:8554#out:1\",\"0:9924:517\"]},{\"tk\":[2916,42,2916,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2916,44,2916,45],\"els\":[\"0:8554#out:1\",\"0:8554\",\"0:9924:517\"]},{\"tk\":[2917,13,2917,36],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2917,36,2917,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2917,37,2917,57],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2917,57,2917,58],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2917,58,2917,59],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2917,59,2917,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2917,61,2917,62],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2918,13,2918,36],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2918,36,2918,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2918,37,2918,58],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2918,58,2918,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2919,11,2919,34],\"els\":[\"0:8554#out:1\",\"0:9924:517\"]},{\"tk\":[2919,34,2919,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2919,35,2919,40],\"els\":[\"0:8554#out:1\",\"0:9924:517\"]},{\"tk\":[2919,40,2919,41],\"els\":[\"0:8554#out:1\",\"0:9924:517\"]},{\"tk\":[2919,41,2919,42],\"els\":[\"0:8554#out:1\",\"0:9924:517\"]},{\"tk\":[2919,42,2919,43],\"els\":[\"0:9924:517\"]},{\"tk\":[2919,44,2919,45],\"els\":[\"0:8554#out:1\",\"0:8554\",\"0:9924:517\"]},{\"tk\":[2920,13,2920,36],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2920,36,2920,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2920,37,2920,57],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2920,57,2920,58],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2920,58,2920,59],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2920,59,2920,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2920,61,2920,62],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2921,13,2921,36],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2921,36,2921,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2921,37,2921,56],\"els\":[\"0:8554\",\"0:9924:517\"]},{\"tk\":[2921,56,2921,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2924,11,2924,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2924,16,2924,17],\"els\":[\"0:9563#out:1\",\"0:9563\",\"0:9924:517\"]},{\"tk\":[2924,18,2924,19],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2924,19,2924,27],\"els\":[\"0:9924:517\"]},{\"tk\":[2924,27,2924,28],\"els\":[\"0:9924:517\"]},{\"tk\":[2924,28,2924,51],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2924,51,2924,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2924,52,2924,57],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2924,57,2924,58],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2924,58,2924,59],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2924,59,2924,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2924,60,2924,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2925,11,2925,34],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2925,34,2925,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2925,35,2925,56],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2925,56,2925,57],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2925,57,2925,58],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2925,58,2925,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2925,60,2925,61],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2925,62,2925,66],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2925,66,2925,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2928,11,2928,34],\"els\":[\"0:9970#out:1\",\"0:9924:517\"]},{\"tk\":[2928,34,2928,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2928,35,2928,47],\"els\":[\"0:9970#out:1\",\"0:9924:517\"]},{\"tk\":[2928,47,2928,48],\"els\":[\"0:9970#out:1\",\"0:9924:517\"]},{\"tk\":[2928,48,2928,49],\"els\":[\"0:9970#out:1\",\"0:9924:517\"]},{\"tk\":[2928,49,2928,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2928,51,2928,52],\"els\":[\"0:9970#out:1\",\"0:9970\",\"0:9924:517\"]},{\"tk\":[2928,53,2928,54],\"els\":[\"0:9970\",\"0:9924:517\"]},{\"tk\":[2928,54,2928,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2928,69,2928,70],\"els\":[\"0:9970\",\"0:9924:517\"]},{\"tk\":[2928,71,2928,75],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2928,75,2928,76],\"els\":[\"0:9924:517\"]},{\"tk\":[2931,11,2931,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2931,16,2931,17],\"els\":[\"0:9563#out:1\",\"0:9563\",\"0:9924:517\"]},{\"tk\":[2931,18,2931,19],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2931,19,2931,27],\"els\":[\"0:9924:517\"]},{\"tk\":[2931,27,2931,28],\"els\":[\"0:9924:517\"]},{\"tk\":[2931,28,2931,51],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2931,51,2931,52],\"els\":[\"0:9924:517\"]},{\"tk\":[2931,52,2931,57],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2931,57,2931,58],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2931,58,2931,59],\"els\":[\"0:9563\",\"0:9924:517\"]},{\"tk\":[2931,59,2931,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2931,60,2931,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2932,11,2932,34],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2932,34,2932,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2932,35,2932,56],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2932,56,2932,57],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2932,57,2932,58],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2932,58,2932,59],\"els\":[\"0:9924:517\"]},{\"tk\":[2932,60,2932,61],\"els\":[\"0:9563#out:1\",\"0:9924:517\"]},{\"tk\":[2932,62,2932,66],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2932,66,2932,67],\"els\":[\"0:9924:517\"]},{\"tk\":[2935,11,2935,34],\"els\":[\"0:9970#out:1\",\"0:9924:517\"]},{\"tk\":[2935,34,2935,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2935,35,2935,47],\"els\":[\"0:9970#out:1\",\"0:9924:517\"]},{\"tk\":[2935,47,2935,48],\"els\":[\"0:9970#out:1\",\"0:9924:517\"]},{\"tk\":[2935,48,2935,49],\"els\":[\"0:9970#out:1\",\"0:9924:517\"]},{\"tk\":[2935,49,2935,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2935,51,2935,52],\"els\":[\"0:9970#out:1\",\"0:9970\",\"0:9924:517\"]},{\"tk\":[2935,53,2935,54],\"els\":[\"0:9970\",\"0:9924:517\"]},{\"tk\":[2935,54,2935,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2935,69,2935,70],\"els\":[\"0:9970\",\"0:9924:517\"]},{\"tk\":[2935,71,2935,75],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[2935,75,2935,76],\"els\":[\"0:9924:517\"]},{\"tk\":[2938,11,2938,38],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2938,38,2938,39],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2938,39,2938,62],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2938,62,2938,63],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2938,63,2938,75],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2938,75,2938,76],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2938,76,2938,77],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2938,77,2938,78],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2938,78,2938,79],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2939,13,2939,36],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2939,36,2939,37],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2939,37,2939,49],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2939,49,2939,50],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2939,50,2939,51],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2939,51,2939,52],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2939,52,2939,53],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2940,13,2940,14],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2940,14,2940,37],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2940,37,2940,38],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2940,38,2940,55],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2940,55,2940,56],\"els\":[\"0:8722:627\",\"0:9924:517\"]},{\"tk\":[2940,56,2940,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2945,11,2945,38],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2946,13,2946,14],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2946,14,2946,37],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2946,37,2946,38],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2946,38,2946,55],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2946,55,2946,56],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2946,56,2946,64],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2946,64,2946,65],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2947,14,2947,37],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2947,37,2947,38],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2947,38,2947,55],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2947,55,2947,56],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2947,56,2947,64],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2947,64,2947,65],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2948,14,2948,37],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2948,37,2948,38],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2948,38,2948,44],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2948,44,2948,45],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2948,46,2948,69],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2948,69,2948,70],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2948,70,2948,76],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2948,76,2948,77],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2949,14,2949,15],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2949,15,2949,38],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2949,38,2949,39],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2949,39,2949,53],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2949,53,2949,54],\"els\":[\"0:8723:522\",\"0:9924:517\"]},{\"tk\":[2949,54,2949,55],\"els\":[\"0:9924:517\"]},{\"tk\":[2954,11,2954,34],\"els\":[\"0:8728#out:1\",\"0:9924:517\"]},{\"tk\":[2954,34,2954,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2954,35,2954,52],\"els\":[\"0:8728#out:1\",\"0:9924:517\"]},{\"tk\":[2954,53,2954,54],\"els\":[\"0:8728#out:1\",\"0:8728\",\"0:9924:517\"]},{\"tk\":[2955,13,2955,40],\"els\":[\"0:8728\",\"0:9924:517\"]},{\"tk\":[2955,40,2955,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2955,41,2955,53],\"els\":[\"0:8728\",\"0:9924:517\"]},{\"tk\":[2955,53,2955,54],\"els\":[\"0:9924:517\"]},{\"tk\":[2958,11,2958,34],\"els\":[\"0:8729#out:1\",\"0:9924:517\"]},{\"tk\":[2958,34,2958,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2958,35,2958,51],\"els\":[\"0:8729#out:1\",\"0:9924:517\"]},{\"tk\":[2958,52,2958,53],\"els\":[\"0:8729#out:1\",\"0:8729\",\"0:9924:517\"]},{\"tk\":[2959,13,2959,40],\"els\":[\"0:8729\",\"0:9924:517\"]},{\"tk\":[2959,40,2959,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2959,41,2959,50],\"els\":[\"0:8729\",\"0:9924:517\"]},{\"tk\":[2959,50,2959,51],\"els\":[\"0:9924:517\"]},{\"tk\":[2962,11,2962,34],\"els\":[\"0:9809#out:1\",\"0:9924:517\"]},{\"tk\":[2962,34,2962,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2962,35,2962,47],\"els\":[\"0:9809#out:1\",\"0:9924:517\"]},{\"tk\":[2962,48,2962,49],\"els\":[\"0:9809#out:1\",\"0:9809\",\"0:9924:517\"]},{\"tk\":[2963,13,2963,40],\"els\":[\"0:9809\",\"0:9924:517\"]},{\"tk\":[2963,40,2963,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2963,41,2963,60],\"els\":[\"0:9809\",\"0:9924:517\"]},{\"tk\":[2963,60,2963,61],\"els\":[\"0:9924:517\"]},{\"tk\":[2966,11,2966,34],\"els\":[\"0:9284#out:1\",\"0:9924:517\"]},{\"tk\":[2966,34,2966,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2966,35,2966,46],\"els\":[\"0:9284#out:1\",\"0:9924:517\"]},{\"tk\":[2966,47,2966,48],\"els\":[\"0:9284#out:1\",\"0:9284\",\"0:9924:517\"]},{\"tk\":[2967,13,2967,40],\"els\":[\"0:9284\",\"0:9924:517\"]},{\"tk\":[2967,40,2967,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2967,41,2967,59],\"els\":[\"0:9284\",\"0:9924:517\"]},{\"tk\":[2967,59,2967,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2973,11,2973,34],\"els\":[\"0:9501:483#out:1\",\"0:9924:517\"]},{\"tk\":[2973,34,2973,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2973,35,2973,44],\"els\":[\"0:9501:483#out:1\",\"0:9924:517\"]},{\"tk\":[2973,44,2973,45],\"els\":[\"0:9501:483#out:1\",\"0:9924:517\"]},{\"tk\":[2973,45,2973,46],\"els\":[\"0:9501:483#out:1\",\"0:9924:517\"]},{\"tk\":[2973,46,2973,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2973,48,2973,49],\"els\":[\"0:9501:483#out:1\",\"0:9501:483\",\"0:9924:517\"]},{\"tk\":[2973,50,2973,55],\"els\":[\"0:9501:483\",\"0:9501:478\",\"0:9924:517\"]},{\"tk\":[2973,55,2973,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2974,11,2974,34],\"els\":[\"0:9501:483#out:1\",\"0:9924:517\"]},{\"tk\":[2974,34,2974,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2974,35,2974,44],\"els\":[\"0:9501:483#out:1\",\"0:9924:517\"]},{\"tk\":[2974,44,2974,45],\"els\":[\"0:9501:483#out:1\",\"0:9924:517\"]},{\"tk\":[2974,45,2974,46],\"els\":[\"0:9501:483#out:1\",\"0:9924:517\"]},{\"tk\":[2974,46,2974,47],\"els\":[\"0:9924:517\"]},{\"tk\":[2974,48,2974,49],\"els\":[\"0:9501:483#out:1\",\"0:9501:483\",\"0:9924:517\"]},{\"tk\":[2974,50,2974,55],\"els\":[\"0:9501:483\",\"0:9501:480\",\"0:9924:517\"]},{\"tk\":[2974,55,2974,56],\"els\":[\"0:9924:517\"]},{\"tk\":[2977,11,2977,34],\"els\":[\"0:9501:364#out:1\",\"0:9924:517\"]},{\"tk\":[2977,34,2977,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2977,35,2977,44],\"els\":[\"0:9501:364#out:1\",\"0:9924:517\"]},{\"tk\":[2977,45,2977,46],\"els\":[\"0:9501:364#out:1\",\"0:9501:364\",\"0:9924:517\"]},{\"tk\":[2978,13,2978,36],\"els\":[\"0:9501:364\",\"0:9924:517\"]},{\"tk\":[2978,36,2978,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2978,37,2978,48],\"els\":[\"0:9501:364\",\"0:9924:517\"]},{\"tk\":[2978,49,2978,50],\"els\":[\"0:9501:364\",\"0:9924:517\"]},{\"tk\":[2978,51,2978,56],\"els\":[\"0:9501:364\",\"0:9924:517\"]},{\"tk\":[2978,56,2978,57],\"els\":[\"0:9924:517\"]},{\"tk\":[2981,11,2981,34],\"els\":[\"0:9501:366#out:1\",\"0:9924:517\"]},{\"tk\":[2981,34,2981,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2981,35,2981,47],\"els\":[\"0:9501:366#out:1\",\"0:9924:517\"]},{\"tk\":[2981,48,2981,49],\"els\":[\"0:9501:366#out:1\",\"0:9501:366\",\"0:9924:517\"]},{\"tk\":[2982,13,2982,40],\"els\":[\"0:9501:366\",\"0:9924:517\"]},{\"tk\":[2982,40,2982,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2982,41,2982,59],\"els\":[\"0:9501:366\",\"0:9924:517\"]},{\"tk\":[2982,59,2982,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2985,11,2985,34],\"els\":[\"0:9501:365#out:1\",\"0:9924:517\"]},{\"tk\":[2985,34,2985,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2985,35,2985,46],\"els\":[\"0:9501:365#out:1\",\"0:9924:517\"]},{\"tk\":[2985,47,2985,48],\"els\":[\"0:9501:365#out:1\",\"0:9501:365\",\"0:9924:517\"]},{\"tk\":[2985,49,2985,54],\"els\":[\"0:9501:365\",\"0:9924:517\"]},{\"tk\":[2985,55,2985,56],\"els\":[\"0:9501:365\",\"0:9924:517\"]},{\"tk\":[2986,13,2986,36],\"els\":[\"0:9501:365\",\"0:9924:517\"]},{\"tk\":[2986,36,2986,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2986,37,2986,49],\"els\":[\"0:9501:365\",\"0:9924:517\"]},{\"tk\":[2986,49,2986,50],\"els\":[\"0:9924:517\"]},{\"tk\":[2989,11,2989,34],\"els\":[\"0:9501:360#out:1\",\"0:9924:517\"]},{\"tk\":[2989,34,2989,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2989,35,2989,41],\"els\":[\"0:9501:360#out:1\",\"0:9924:517\"]},{\"tk\":[2989,42,2989,43],\"els\":[\"0:9501:360#out:1\",\"0:9501:360\",\"0:9924:517\"]},{\"tk\":[2989,44,2989,67],\"els\":[\"0:9501:360\",\"0:9924:517\"]},{\"tk\":[2989,67,2989,68],\"els\":[\"0:9924:517\"]},{\"tk\":[2989,68,2989,77],\"els\":[\"0:9501:360\",\"0:9924:517\"]},{\"tk\":[2989,78,2989,79],\"els\":[\"0:9501:360\",\"0:9924:517\"]},{\"tk\":[2990,13,2990,36],\"els\":[\"0:9501:360\",\"0:9924:517\"]},{\"tk\":[2990,36,2990,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2990,37,2990,48],\"els\":[\"0:9501:360\",\"0:9924:517\"]},{\"tk\":[2990,48,2990,49],\"els\":[\"0:9924:517\"]},{\"tk\":[2993,11,2993,34],\"els\":[\"0:9019#out:1\",\"0:9924:517\"]},{\"tk\":[2993,34,2993,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2993,35,2993,50],\"els\":[\"0:9019#out:1\",\"0:9924:517\"]},{\"tk\":[2993,51,2993,52],\"els\":[\"0:9019#out:1\",\"0:9019\",\"0:9924:517\"]},{\"tk\":[2994,13,2994,40],\"els\":[\"0:9019\",\"0:9924:517\"]},{\"tk\":[2994,40,2994,41],\"els\":[\"0:9924:517\"]},{\"tk\":[2994,41,2994,59],\"els\":[\"0:9019\",\"0:9924:517\"]},{\"tk\":[2994,59,2994,60],\"els\":[\"0:9924:517\"]},{\"tk\":[2997,11,2997,34],\"els\":[\"0:9117#out:1\",\"0:9924:517\"]},{\"tk\":[2997,34,2997,35],\"els\":[\"0:9924:517\"]},{\"tk\":[2997,35,2997,44],\"els\":[\"0:9117#out:1\",\"0:9924:517\"]},{\"tk\":[2997,45,2997,46],\"els\":[\"0:9117#out:1\",\"0:9117\",\"0:9924:517\"]},{\"tk\":[2998,13,2998,36],\"els\":[\"0:9117\",\"0:9924:517\"]},{\"tk\":[2998,36,2998,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2998,37,2998,52],\"els\":[\"0:9117\",\"0:9924:517\"]},{\"tk\":[2998,53,2998,54],\"els\":[\"0:9117\",\"0:9924:517\"]},{\"tk\":[2999,13,2999,36],\"els\":[\"0:9117\",\"0:9924:517\"]},{\"tk\":[2999,36,2999,37],\"els\":[\"0:9924:517\"]},{\"tk\":[2999,37,2999,47],\"els\":[\"0:9117\",\"0:9924:517\"]},{\"tk\":[2999,47,2999,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3004,11,3004,34],\"els\":[\"0:9836:2#out:1\",\"0:9924:517\"]},{\"tk\":[3004,34,3004,35],\"els\":[\"0:9924:517\"]},{\"tk\":[3004,35,3004,44],\"els\":[\"0:9836:2#out:1\",\"0:9924:517\"]},{\"tk\":[3004,45,3004,46],\"els\":[\"0:9836:2#out:1\",\"0:9836:2\",\"0:9924:517\"]},{\"tk\":[3005,13,3005,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3005,14,3005,37],\"els\":[\"0:9836:2\",\"0:9924:517\"]},{\"tk\":[3005,37,3005,38],\"els\":[\"0:9924:517\"]},{\"tk\":[3005,38,3005,49],\"els\":[\"0:9836:2\",\"0:9924:517\"]},{\"tk\":[3005,50,3005,52],\"els\":[\"0:9836:2\",\"0:9924:517\"]},{\"tk\":[3005,53,3005,57],\"els\":[\"0:9836:2\",\"0:9836:3\",\"0:9924:517\"]},{\"tk\":[3005,57,3005,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3005,58,3005,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3010,11,3010,13],\"els\":[\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3010,14,3010,15],\"els\":[\"0:9924:517\"]},{\"tk\":[3010,15,3010,38],\"els\":[\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3010,38,3010,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3010,39,3010,48],\"els\":[\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3010,48,3010,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3010,50,3010,51],\"els\":[\"0:9924:517\"]},{\"tk\":[3012,13,3012,36],\"els\":[\"0:9846#out:1\",\"0:9924:517\"]},{\"tk\":[3012,36,3012,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3012,37,3012,52],\"els\":[\"0:9846#out:1\",\"0:9924:517\"]},{\"tk\":[3012,53,3012,54],\"els\":[\"0:9846#out:1\",\"0:9846\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3013,15,3013,42],\"els\":[\"0:9846\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3013,42,3013,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3013,43,3013,50],\"els\":[\"0:9846\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3013,50,3013,51],\"els\":[\"0:9924:517\"]},{\"tk\":[3016,13,3016,36],\"els\":[\"0:9847#out:1\",\"0:9924:517\"]},{\"tk\":[3016,36,3016,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3016,37,3016,53],\"els\":[\"0:9847#out:1\",\"0:9924:517\"]},{\"tk\":[3016,54,3016,55],\"els\":[\"0:9847#out:1\",\"0:9847\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3017,15,3017,42],\"els\":[\"0:9847\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3017,42,3017,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3017,43,3017,56],\"els\":[\"0:9847\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3017,56,3017,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3020,13,3020,36],\"els\":[\"0:9850:775#out:1\",\"0:9924:517\"]},{\"tk\":[3020,36,3020,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3020,37,3020,40],\"els\":[\"0:9850:775#out:1\",\"0:9924:517\"]},{\"tk\":[3020,41,3020,42],\"els\":[\"0:9850:775#out:1\",\"0:9850:775\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3020,43,3020,48],\"els\":[\"0:9850:775\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3020,48,3020,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3020,49,3020,72],\"els\":[\"0:9850:775\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3020,72,3020,73],\"els\":[\"0:9924:517\"]},{\"tk\":[3020,73,3020,79],\"els\":[\"0:9850:775\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3020,79,3020,80],\"els\":[\"0:9924:517\"]},{\"tk\":[3020,80,3020,81],\"els\":[\"0:9924:517\"]},{\"tk\":[3023,13,3023,36],\"els\":[\"0:9850:776#out:1\",\"0:9924:517\"]},{\"tk\":[3023,36,3023,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3023,37,3023,41],\"els\":[\"0:9850:776#out:1\",\"0:9924:517\"]},{\"tk\":[3023,42,3023,43],\"els\":[\"0:9850:776#out:1\",\"0:9850:776\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3023,44,3023,49],\"els\":[\"0:9850:776\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3024,15,3024,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3024,16,3024,39],\"els\":[\"0:9850:776\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3024,39,3024,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3024,40,3024,50],\"els\":[\"0:9850:776\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3024,50,3024,51],\"els\":[\"0:9924:517\"]},{\"tk\":[3024,51,3024,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3029,13,3029,36],\"els\":[\"0:9850:781#out:1\",\"0:9924:517\"]},{\"tk\":[3029,36,3029,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3029,37,3029,47],\"els\":[\"0:9850:781#out:1\",\"0:9924:517\"]},{\"tk\":[3029,48,3029,49],\"els\":[\"0:9850:781#out:1\",\"0:9850:781\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3029,50,3029,73],\"els\":[\"0:9850:781\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3029,73,3029,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3029,74,3029,78],\"els\":[\"0:9850:781\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3029,79,3029,80],\"els\":[\"0:9850:781\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3030,15,3030,19],\"els\":[\"0:9850:781\",\"0:9845\",\"0:9840\",\"0:9850:780\",\"0:9924:517\"]},{\"tk\":[3030,19,3030,20],\"els\":[\"0:9924:517\"]},{\"tk\":[3035,13,3035,36],\"els\":[\"0:9850:806:2#out:1\",\"0:9924:517\"]},{\"tk\":[3035,36,3035,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3035,37,3035,47],\"els\":[\"0:9850:806:2#out:1\",\"0:9924:517\"]},{\"tk\":[3035,48,3035,49],\"els\":[\"0:9850:806:2#out:1\",\"0:9850:806:2\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3036,15,3036,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3036,16,3036,39],\"els\":[\"0:9850:806:2\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3036,39,3036,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3036,40,3036,50],\"els\":[\"0:9850:806:2\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3036,51,3036,52],\"els\":[\"0:9850:806:2\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3036,53,3036,57],\"els\":[\"0:9850:806:2\",\"0:9845\",\"0:9840\",\"0:9850:806:3\",\"0:9924:517\"]},{\"tk\":[3036,57,3036,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3036,58,3036,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3039,13,3039,36],\"els\":[\"0:9850:809#out:1\",\"0:9924:517\"]},{\"tk\":[3039,36,3039,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3039,37,3039,57],\"els\":[\"0:9850:809#out:1\",\"0:9924:517\"]},{\"tk\":[3039,58,3039,59],\"els\":[\"0:9850:809#out:1\",\"0:9850:809\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3040,15,3040,38],\"els\":[\"0:9850:809\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3040,38,3040,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3040,39,3040,49],\"els\":[\"0:9850:809\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3040,49,3040,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3043,13,3043,36],\"els\":[\"0:9850:785#out:1\",\"0:9924:517\"]},{\"tk\":[3043,36,3043,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3043,37,3043,45],\"els\":[\"0:9850:785#out:1\",\"0:9924:517\"]},{\"tk\":[3043,46,3043,47],\"els\":[\"0:9850:785#out:1\",\"0:9850:785\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3043,48,3043,52],\"els\":[\"0:9850:785\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3043,53,3043,54],\"els\":[\"0:9850:785\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3044,15,3044,38],\"els\":[\"0:9850:785\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3044,38,3044,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3044,39,3044,43],\"els\":[\"0:9850:785\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3044,43,3044,44],\"els\":[\"0:9924:517\"]},{\"tk\":[3047,13,3047,36],\"els\":[\"0:9850:783#out:1\",\"0:9924:517\"]},{\"tk\":[3047,36,3047,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3047,37,3047,42],\"els\":[\"0:9850:783#out:1\",\"0:9924:517\"]},{\"tk\":[3047,43,3047,44],\"els\":[\"0:9850:783#out:1\",\"0:9850:783\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3047,45,3047,68],\"els\":[\"0:9850:783\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3047,68,3047,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3047,69,3047,72],\"els\":[\"0:9850:783\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3047,73,3047,74],\"els\":[\"0:9850:783\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3048,15,3048,38],\"els\":[\"0:9850:783\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3048,38,3048,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3048,39,3048,47],\"els\":[\"0:9850:783\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3048,47,3048,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3051,13,3051,15],\"els\":[\"0:9850:791\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3051,16,3051,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3051,17,3051,40],\"els\":[\"0:9850:791\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3051,40,3051,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3051,41,3051,61],\"els\":[\"0:9850:791\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3051,62,3051,63],\"els\":[\"0:9850:791\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3051,64,3051,65],\"els\":[\"0:9850:791\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3051,65,3051,66],\"els\":[\"0:9924:517\"]},{\"tk\":[3051,67,3051,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3056,15,3056,38],\"els\":[\"0:9850:811#out:1\",\"0:9924:517\"]},{\"tk\":[3056,38,3056,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3056,39,3056,46],\"els\":[\"0:9850:811#out:1\",\"0:9924:517\"]},{\"tk\":[3056,47,3056,48],\"els\":[\"0:9850:811#out:1\",\"0:9850:811\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3056,49,3056,72],\"els\":[\"0:9850:811\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3056,72,3056,73],\"els\":[\"0:9924:517\"]},{\"tk\":[3056,73,3056,78],\"els\":[\"0:9850:811\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3056,79,3056,80],\"els\":[\"0:9850:811\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3057,17,3057,40],\"els\":[\"0:9850:811\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3057,40,3057,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3057,41,3057,51],\"els\":[\"0:9850:811\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3057,51,3057,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3060,15,3060,19],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3060,20,3060,21],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3060,22,3060,45],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3060,45,3060,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3060,46,3060,53],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3060,53,3060,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3061,15,3061,17],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3061,18,3061,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3061,19,3061,23],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3061,24,3061,25],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3061,26,3061,30],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3061,30,3061,31],\"els\":[\"0:9924:517\"]},{\"tk\":[3061,32,3061,33],\"els\":[\"0:9924:517\"]},{\"tk\":[3063,17,3063,40],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3063,40,3063,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3063,41,3063,48],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3063,49,3063,50],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3063,51,3063,55],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3063,55,3063,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3064,15,3064,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3064,17,3064,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3064,22,3064,24],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3064,25,3064,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3064,26,3064,30],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3064,31,3064,32],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3064,33,3064,37],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3064,37,3064,38],\"els\":[\"0:9924:517\"]},{\"tk\":[3064,39,3064,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3066,17,3066,40],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3066,40,3066,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3066,41,3066,48],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3066,49,3066,50],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3066,51,3066,55],\"els\":[\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3066,55,3066,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3067,15,3067,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3067,17,3067,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3067,22,3067,23],\"els\":[\"0:9924:517\"]},{\"tk\":[3069,17,3069,40],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3069,40,3069,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3069,41,3069,48],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3069,49,3069,50],\"els\":[\"0:9850:802#out:1\",\"0:9850:782\",\"0:9850:792\",\"0:9850:791\",\"0:9850:794\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3069,51,3069,55],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3069,55,3069,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3070,15,3070,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3074,13,3074,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3074,15,3074,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3074,20,3074,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3082,15,3082,38],\"els\":[\"0:9850:802#out:1\",\"0:9924:517\"]},{\"tk\":[3082,38,3082,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3082,39,3082,46],\"els\":[\"0:9850:802#out:1\",\"0:9924:517\"]},{\"tk\":[3082,47,3082,48],\"els\":[\"0:9850:802#out:1\",\"0:9850:799\",\"0:9850:798\",\"0:9850:791\",\"0:9850:800\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3082,49,3082,53],\"els\":[\"0:9850:799\",\"0:9850:798\",\"0:9850:791\",\"0:9850:800\",\"0:9845\",\"0:9840\",\"0:9850:790\",\"0:9924:517\"]},{\"tk\":[3082,53,3082,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3085,13,3085,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3092,13,3092,36],\"els\":[\"0:9850:803#out:1\",\"0:9924:517\"]},{\"tk\":[3092,36,3092,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3092,37,3092,43],\"els\":[\"0:9850:803#out:1\",\"0:9924:517\"]},{\"tk\":[3092,44,3092,45],\"els\":[\"0:9850:803#out:1\",\"0:9850:803\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3092,46,3092,50],\"els\":[\"0:9850:803\",\"0:9845\",\"0:9840\",\"0:9850:779\",\"0:9924:517\"]},{\"tk\":[3092,51,3092,52],\"els\":[\"0:9850:803\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3093,15,3093,38],\"els\":[\"0:9850:803\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3093,38,3093,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3093,39,3093,46],\"els\":[\"0:9850:803\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3093,46,3093,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3096,13,3096,36],\"els\":[\"0:9853#out:1\",\"0:9924:517\"]},{\"tk\":[3096,36,3096,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3096,37,3096,48],\"els\":[\"0:9853#out:1\",\"0:9924:517\"]},{\"tk\":[3096,49,3096,50],\"els\":[\"0:9853#out:1\",\"0:9853\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3097,15,3097,38],\"els\":[\"0:9853\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3097,38,3097,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3097,39,3097,51],\"els\":[\"0:9853\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3097,52,3097,53],\"els\":[\"0:9853\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3098,15,3098,38],\"els\":[\"0:9853\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3098,38,3098,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3098,39,3098,54],\"els\":[\"0:9853\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3098,54,3098,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3101,13,3101,36],\"els\":[\"0:9851#out:1\",\"0:9924:517\"]},{\"tk\":[3101,36,3101,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3101,37,3101,45],\"els\":[\"0:9851#out:1\",\"0:9924:517\"]},{\"tk\":[3101,46,3101,47],\"els\":[\"0:9851#out:1\",\"0:9851\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3102,15,3102,38],\"els\":[\"0:9851\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3102,38,3102,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3102,39,3102,50],\"els\":[\"0:9851\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3102,51,3102,52],\"els\":[\"0:9851\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3103,15,3103,38],\"els\":[\"0:9851\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3103,38,3103,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3103,39,3103,55],\"els\":[\"0:9851\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3103,55,3103,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3106,13,3106,36],\"els\":[\"0:9852#out:1\",\"0:9924:517\"]},{\"tk\":[3106,36,3106,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3106,37,3106,47],\"els\":[\"0:9852#out:1\",\"0:9924:517\"]},{\"tk\":[3106,48,3106,49],\"els\":[\"0:9852#out:1\",\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3107,15,3107,38],\"els\":[\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3107,38,3107,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3107,39,3107,47],\"els\":[\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3107,48,3107,49],\"els\":[\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3107,50,3107,73],\"els\":[\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3107,73,3107,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3107,74,3107,80],\"els\":[\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3107,81,3107,82],\"els\":[\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3108,15,3108,38],\"els\":[\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3108,38,3108,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3108,39,3108,48],\"els\":[\"0:9852\",\"0:9845\",\"0:9840\",\"0:9924:517\"]},{\"tk\":[3108,48,3108,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3109,11,3109,12],\"els\":[\"0:9924:517\"]},{\"tk\":[3114,11,3114,13],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3114,14,3114,15],\"els\":[\"0:9924:517\"]},{\"tk\":[3114,15,3114,38],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3114,38,3114,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3114,39,3114,50],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3114,51,3114,53],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3114,54,3114,58],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3114,58,3114,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3114,60,3114,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3116,13,3116,36],\"els\":[\"0:9838\",\"0:9838#out:1\",\"0:9924:517\"]},{\"tk\":[3116,36,3116,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3116,37,3116,45],\"els\":[\"0:9838\",\"0:9838#out:1\",\"0:9924:517\"]},{\"tk\":[3116,46,3116,47],\"els\":[\"0:9838\",\"0:9838#out:1\",\"0:9924:517\"]},{\"tk\":[3117,15,3117,38],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3117,38,3117,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3117,39,3117,49],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3117,49,3117,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3118,11,3118,12],\"els\":[\"0:9924:517\"]},{\"tk\":[3118,13,3118,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3118,18,3118,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3120,13,3120,36],\"els\":[\"0:9838#out:1\",\"0:9924:517\"]},{\"tk\":[3120,36,3120,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3120,37,3120,45],\"els\":[\"0:9838#out:1\",\"0:9924:517\"]},{\"tk\":[3120,46,3120,47],\"els\":[\"0:9838#out:1\",\"0:9838\",\"0:9924:517\"]},{\"tk\":[3121,15,3121,38],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3121,38,3121,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3121,39,3121,49],\"els\":[\"0:9838\",\"0:9924:517\"]},{\"tk\":[3121,49,3121,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3122,11,3122,12],\"els\":[\"0:9924:517\"]},{\"tk\":[3129,11,3129,34],\"els\":[\"0:8836:2#out:1\",\"0:9924:517\"]},{\"tk\":[3129,34,3129,35],\"els\":[\"0:9924:517\"]},{\"tk\":[3129,35,3129,44],\"els\":[\"0:8836:2#out:1\",\"0:9924:517\"]},{\"tk\":[3129,45,3129,46],\"els\":[\"0:8836:2#out:1\",\"0:8836:2\",\"0:9924:517\"]},{\"tk\":[3130,13,3130,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3130,14,3130,37],\"els\":[\"0:8836:2\",\"0:9924:517\"]},{\"tk\":[3130,37,3130,38],\"els\":[\"0:9924:517\"]},{\"tk\":[3130,38,3130,49],\"els\":[\"0:8836:2\",\"0:9924:517\"]},{\"tk\":[3130,50,3130,52],\"els\":[\"0:8836:2\",\"0:9924:517\"]},{\"tk\":[3130,53,3130,57],\"els\":[\"0:8836:2\",\"0:8836:3\",\"0:9924:517\"]},{\"tk\":[3130,57,3130,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3130,58,3130,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3135,11,3135,13],\"els\":[\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3135,14,3135,15],\"els\":[\"0:9924:517\"]},{\"tk\":[3135,15,3135,38],\"els\":[\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3135,38,3135,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3135,39,3135,48],\"els\":[\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3135,48,3135,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3135,50,3135,51],\"els\":[\"0:9924:517\"]},{\"tk\":[3137,13,3137,36],\"els\":[\"0:8848#out:1\",\"0:9924:517\"]},{\"tk\":[3137,36,3137,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3137,37,3137,53],\"els\":[\"0:8848#out:1\",\"0:9924:517\"]},{\"tk\":[3137,54,3137,55],\"els\":[\"0:8848#out:1\",\"0:8848\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3138,15,3138,42],\"els\":[\"0:8848\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3138,42,3138,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3138,43,3138,55],\"els\":[\"0:8848\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3138,55,3138,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3141,13,3141,36],\"els\":[\"0:8845#out:1\",\"0:9924:517\"]},{\"tk\":[3141,36,3141,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3141,37,3141,53],\"els\":[\"0:8845#out:1\",\"0:9924:517\"]},{\"tk\":[3141,54,3141,55],\"els\":[\"0:8845#out:1\",\"0:8845\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3142,15,3142,42],\"els\":[\"0:8845\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3142,42,3142,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3142,43,3142,61],\"els\":[\"0:8845\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3142,61,3142,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3145,13,3145,36],\"els\":[\"0:8842#out:1\",\"0:9924:517\"]},{\"tk\":[3145,36,3145,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3145,37,3145,40],\"els\":[\"0:8842#out:1\",\"0:9924:517\"]},{\"tk\":[3145,41,3145,42],\"els\":[\"0:8842#out:1\",\"0:8842\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3146,15,3146,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3146,16,3146,39],\"els\":[\"0:8842\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3146,39,3146,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3146,40,3146,56],\"els\":[\"0:8842\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3146,57,3146,59],\"els\":[\"0:8842\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3147,16,3147,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3147,17,3147,40],\"els\":[\"0:8842\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3147,40,3147,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3147,41,3147,57],\"els\":[\"0:8842\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3147,58,3147,60],\"els\":[\"0:8842\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3147,61,3147,65],\"els\":[\"0:8842\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3147,65,3147,66],\"els\":[\"0:9924:517\"]},{\"tk\":[3147,66,3147,67],\"els\":[\"0:9924:517\"]},{\"tk\":[3147,67,3147,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3150,13,3150,36],\"els\":[\"0:10022#out:1\",\"0:9924:517\"]},{\"tk\":[3150,36,3150,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3150,37,3150,53],\"els\":[\"0:10022#out:1\",\"0:9924:517\"]},{\"tk\":[3150,54,3150,55],\"els\":[\"0:10022#out:1\",\"0:10022\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3151,15,3151,42],\"els\":[\"0:10022\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3151,42,3151,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3151,43,3151,47],\"els\":[\"0:10022\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3151,47,3151,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3156,13,3156,36],\"els\":[\"0:8856#out:1\",\"0:9924:517\"]},{\"tk\":[3156,36,3156,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3156,37,3156,42],\"els\":[\"0:8856#out:1\",\"0:9924:517\"]},{\"tk\":[3156,43,3156,44],\"els\":[\"0:8856#out:1\",\"0:8856\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3156,45,3156,49],\"els\":[\"0:8856\",\"0:10003\",\"0:8837\",\"0:8853\",\"0:9924:517\"]},{\"tk\":[3156,50,3156,51],\"els\":[\"0:8856\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3157,15,3157,38],\"els\":[\"0:8856\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3157,38,3157,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3157,39,3157,53],\"els\":[\"0:8856\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3157,53,3157,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3157,54,3157,62],\"els\":[\"0:8856\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3157,62,3157,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3160,13,3160,36],\"els\":[\"0:10024#out:1\",\"0:9924:517\"]},{\"tk\":[3160,36,3160,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3160,37,3160,47],\"els\":[\"0:10024#out:1\",\"0:9924:517\"]},{\"tk\":[3160,48,3160,49],\"els\":[\"0:10024#out:1\",\"0:10024\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3161,15,3161,38],\"els\":[\"0:10024\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3161,38,3161,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3161,39,3161,55],\"els\":[\"0:10024\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3161,56,3161,57],\"els\":[\"0:10024\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3162,15,3162,38],\"els\":[\"0:10024\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3162,38,3162,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3162,39,3162,44],\"els\":[\"0:10024\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3162,44,3162,45],\"els\":[\"0:9924:517\"]},{\"tk\":[3165,13,3165,36],\"els\":[\"0:10021#out:1\",\"0:9924:517\"]},{\"tk\":[3165,36,3165,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3165,37,3165,43],\"els\":[\"0:10021#out:1\",\"0:9924:517\"]},{\"tk\":[3165,44,3165,45],\"els\":[\"0:10021#out:1\",\"0:10021\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3166,15,3166,38],\"els\":[\"0:10021\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3166,38,3166,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3166,39,3166,51],\"els\":[\"0:10021\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3166,51,3166,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3166,52,3166,60],\"els\":[\"0:10021\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3166,61,3166,62],\"els\":[\"0:10021\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3167,15,3167,38],\"els\":[\"0:10021\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3167,38,3167,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3167,39,3167,49],\"els\":[\"0:10021\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3167,49,3167,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3170,13,3170,36],\"els\":[\"0:8857#out:1\",\"0:9924:517\"]},{\"tk\":[3170,36,3170,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3170,37,3170,43],\"els\":[\"0:8857#out:1\",\"0:9924:517\"]},{\"tk\":[3170,44,3170,45],\"els\":[\"0:8857#out:1\",\"0:8857\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3170,46,3170,69],\"els\":[\"0:8857\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3170,69,3170,70],\"els\":[\"0:9924:517\"]},{\"tk\":[3170,70,3170,78],\"els\":[\"0:8857\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3170,79,3170,80],\"els\":[\"0:8857\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3171,15,3171,38],\"els\":[\"0:8857\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3171,38,3171,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3171,39,3171,53],\"els\":[\"0:8857\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3171,53,3171,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3171,54,3171,62],\"els\":[\"0:8857\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3171,62,3171,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3174,13,3174,36],\"els\":[\"0:10026#out:1\",\"0:9924:517\"]},{\"tk\":[3174,36,3174,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3174,37,3174,45],\"els\":[\"0:10026#out:1\",\"0:9924:517\"]},{\"tk\":[3174,46,3174,47],\"els\":[\"0:10026#out:1\",\"0:10026\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3175,15,3175,38],\"els\":[\"0:10026\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3175,38,3175,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3175,39,3175,55],\"els\":[\"0:10026\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3175,56,3175,57],\"els\":[\"0:10026\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3176,15,3176,38],\"els\":[\"0:10026\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3176,38,3176,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3176,39,3176,45],\"els\":[\"0:10026\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3176,45,3176,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3179,13,3179,36],\"els\":[\"0:10025#out:1\",\"0:9924:517\"]},{\"tk\":[3179,36,3179,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3179,37,3179,43],\"els\":[\"0:10025#out:1\",\"0:9924:517\"]},{\"tk\":[3179,44,3179,45],\"els\":[\"0:10025#out:1\",\"0:10025\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3180,15,3180,38],\"els\":[\"0:10025\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3180,38,3180,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3180,39,3180,51],\"els\":[\"0:10025\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3180,51,3180,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3180,52,3180,60],\"els\":[\"0:10025\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3180,61,3180,62],\"els\":[\"0:10025\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3181,15,3181,38],\"els\":[\"0:10025\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3181,38,3181,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3181,39,3181,47],\"els\":[\"0:10025\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3181,47,3181,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3186,13,3186,36],\"els\":[\"0:8844:1507#out:1\",\"0:9924:517\"]},{\"tk\":[3186,36,3186,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3186,37,3186,47],\"els\":[\"0:8844:1507#out:1\",\"0:9924:517\"]},{\"tk\":[3186,48,3186,49],\"els\":[\"0:8844:1507#out:1\",\"0:8844:1507\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3186,50,3186,52],\"els\":[\"0:8844:1507\",\"0:10003\",\"0:8837\",\"0:8844:1513\",\"0:9924:517\"]},{\"tk\":[3186,52,3186,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3189,13,3189,36],\"els\":[\"0:8846#out:1\",\"0:9924:517\"]},{\"tk\":[3189,36,3189,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3189,37,3189,53],\"els\":[\"0:8846#out:1\",\"0:9924:517\"]},{\"tk\":[3189,54,3189,55],\"els\":[\"0:8846#out:1\",\"0:8846\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3190,15,3190,42],\"els\":[\"0:8846\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3190,42,3190,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3190,43,3190,47],\"els\":[\"0:8846\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3190,47,3190,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3193,13,3193,36],\"els\":[\"0:8852:909#out:1\",\"0:9924:517\"]},{\"tk\":[3193,36,3193,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3193,37,3193,45],\"els\":[\"0:8852:909#out:1\",\"0:9924:517\"]},{\"tk\":[3193,46,3193,47],\"els\":[\"0:8852:909#out:1\",\"0:8852:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3193,48,3193,71],\"els\":[\"0:8852:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3193,71,3193,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3193,72,3193,78],\"els\":[\"0:8852:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3193,79,3193,80],\"els\":[\"0:8852:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3194,15,3194,38],\"els\":[\"0:8852:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3194,38,3194,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3194,39,3194,55],\"els\":[\"0:8852:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3194,55,3194,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3197,13,3197,36],\"els\":[\"0:8854#out:1\",\"0:9924:517\"]},{\"tk\":[3197,36,3197,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3197,37,3197,43],\"els\":[\"0:8854#out:1\",\"0:9924:517\"]},{\"tk\":[3197,44,3197,45],\"els\":[\"0:8854#out:1\",\"0:8854\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3197,46,3197,47],\"els\":[\"0:8854\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3197,47,3197,70],\"els\":[\"0:8854\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3197,70,3197,71],\"els\":[\"0:9924:517\"]},{\"tk\":[3197,71,3197,74],\"els\":[\"0:8854\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3197,74,3197,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3200,13,3200,15],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3200,16,3200,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3200,17,3200,44],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3200,44,3200,45],\"els\":[\"0:9924:517\"]},{\"tk\":[3200,45,3200,66],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3200,67,3200,69],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3200,70,3200,71],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3200,71,3200,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3200,73,3200,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3201,15,3201,42],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3201,42,3201,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3201,43,3201,60],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3201,61,3201,62],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3202,17,3202,40],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3202,40,3202,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3202,41,3202,47],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3202,47,3202,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3203,13,3203,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3205,13,3205,15],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3205,16,3205,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3205,17,3205,40],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3205,40,3205,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3205,41,3205,47],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3205,48,3205,50],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3206,17,3206,18],\"els\":[\"0:9924:517\"]},{\"tk\":[3206,18,3206,45],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3206,45,3206,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3206,46,3206,71],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3206,72,3206,74],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3206,75,3206,76],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3206,76,3206,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3206,77,3206,78],\"els\":[\"0:9924:517\"]},{\"tk\":[3206,79,3206,80],\"els\":[\"0:9924:517\"]},{\"tk\":[3207,15,3207,42],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3207,42,3207,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3207,43,3207,60],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3207,61,3207,62],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3208,17,3208,40],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3208,40,3208,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3208,41,3208,47],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3208,47,3208,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3209,13,3209,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3212,13,3212,36],\"els\":[\"0:8852:843#out:1\",\"0:9924:517\"]},{\"tk\":[3212,36,3212,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3212,37,3212,47],\"els\":[\"0:8852:843#out:1\",\"0:9924:517\"]},{\"tk\":[3212,48,3212,49],\"els\":[\"0:8852:843#out:1\",\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3213,15,3213,42],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3213,42,3213,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3213,43,3213,60],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3213,60,3213,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3216,13,3216,36],\"els\":[\"0:8852:3518#out:1\",\"0:9924:517\"]},{\"tk\":[3216,36,3216,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3216,37,3216,42],\"els\":[\"0:8852:3518#out:1\",\"0:9924:517\"]},{\"tk\":[3216,43,3216,44],\"els\":[\"0:8852:3518#out:1\",\"0:8852:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3216,45,3216,68],\"els\":[\"0:8852:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3216,68,3216,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3216,69,3216,77],\"els\":[\"0:8852:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3216,78,3216,79],\"els\":[\"0:8852:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3217,15,3217,38],\"els\":[\"0:8852:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3217,38,3217,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3217,39,3217,49],\"els\":[\"0:8852:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3217,49,3217,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3220,13,3220,17],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3220,18,3220,19],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3220,20,3220,43],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3220,43,3220,44],\"els\":[\"0:9924:517\"]},{\"tk\":[3220,44,3220,49],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3220,49,3220,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3221,13,3221,15],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3221,16,3221,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3221,17,3221,21],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3221,22,3221,23],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3221,24,3221,28],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3221,28,3221,29],\"els\":[\"0:9924:517\"]},{\"tk\":[3221,30,3221,31],\"els\":[\"0:9924:517\"]},{\"tk\":[3223,15,3223,38],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3223,38,3223,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3223,39,3223,51],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3223,52,3223,53],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3223,54,3223,58],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3223,58,3223,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3224,13,3224,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3224,15,3224,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3224,20,3224,22],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3224,23,3224,24],\"els\":[\"0:9924:517\"]},{\"tk\":[3224,24,3224,28],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3224,29,3224,30],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3224,31,3224,32],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3224,32,3224,36],\"els\":[\"0:9924:517\"]},{\"tk\":[3224,36,3224,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3224,38,3224,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3226,15,3226,38],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3226,38,3226,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3226,39,3226,51],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3226,52,3226,53],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3226,54,3226,55],\"els\":[\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3226,55,3226,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3226,59,3226,60],\"els\":[\"0:9924:517\"]},{\"tk\":[3227,13,3227,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3227,15,3227,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3227,20,3227,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3229,15,3229,38],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3229,38,3229,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3229,39,3229,51],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3229,52,3229,53],\"els\":[\"0:8852:923#out:1\",\"0:8852:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3229,54,3229,58],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3229,58,3229,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3230,13,3230,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3235,13,3235,36],\"els\":[\"0:8851:909#out:1\",\"0:9924:517\"]},{\"tk\":[3235,36,3235,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3235,37,3235,47],\"els\":[\"0:8851:909#out:1\",\"0:9924:517\"]},{\"tk\":[3235,48,3235,49],\"els\":[\"0:8851:909#out:1\",\"0:8851:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3235,50,3235,73],\"els\":[\"0:8851:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3235,73,3235,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3235,74,3235,79],\"els\":[\"0:8851:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3235,80,3235,81],\"els\":[\"0:8851:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3236,15,3236,38],\"els\":[\"0:8851:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3236,38,3236,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3236,39,3236,55],\"els\":[\"0:8851:909\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3236,55,3236,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3239,13,3239,15],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3239,16,3239,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3239,17,3239,44],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3239,44,3239,45],\"els\":[\"0:9924:517\"]},{\"tk\":[3239,45,3239,68],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3239,69,3239,71],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3239,72,3239,73],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3239,73,3239,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3239,75,3239,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3240,15,3240,42],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3240,42,3240,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3240,43,3240,62],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3240,63,3240,64],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3241,17,3241,40],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3241,40,3241,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3241,41,3241,47],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3241,47,3241,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3242,13,3242,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3244,13,3244,15],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3244,16,3244,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3244,17,3244,40],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3244,40,3244,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3244,41,3244,47],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3244,48,3244,50],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3245,17,3245,18],\"els\":[\"0:9924:517\"]},{\"tk\":[3245,18,3245,45],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3245,45,3245,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3245,46,3245,73],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3245,74,3245,76],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3245,77,3245,78],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3245,78,3245,79],\"els\":[\"0:9924:517\"]},{\"tk\":[3245,79,3245,80],\"els\":[\"0:9924:517\"]},{\"tk\":[3246,13,3246,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3247,15,3247,42],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3247,42,3247,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3247,43,3247,62],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3247,63,3247,64],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3248,17,3248,40],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3248,40,3248,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3248,41,3248,47],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3248,47,3248,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3249,13,3249,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3252,13,3252,36],\"els\":[\"0:8851:843#out:1\",\"0:9924:517\"]},{\"tk\":[3252,36,3252,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3252,37,3252,49],\"els\":[\"0:8851:843#out:1\",\"0:9924:517\"]},{\"tk\":[3252,50,3252,51],\"els\":[\"0:8851:843#out:1\",\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3253,15,3253,42],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3253,42,3253,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3253,43,3253,62],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3253,62,3253,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3256,13,3256,36],\"els\":[\"0:8851:3518#out:1\",\"0:9924:517\"]},{\"tk\":[3256,36,3256,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3256,37,3256,42],\"els\":[\"0:8851:3518#out:1\",\"0:9924:517\"]},{\"tk\":[3256,43,3256,44],\"els\":[\"0:8851:3518#out:1\",\"0:8851:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3256,45,3256,68],\"els\":[\"0:8851:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3256,68,3256,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3256,69,3256,79],\"els\":[\"0:8851:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3256,80,3256,81],\"els\":[\"0:8851:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3257,15,3257,38],\"els\":[\"0:8851:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3257,38,3257,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3257,39,3257,51],\"els\":[\"0:8851:3518\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3257,51,3257,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3260,13,3260,17],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3260,18,3260,19],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3260,20,3260,43],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3260,43,3260,44],\"els\":[\"0:9924:517\"]},{\"tk\":[3260,44,3260,49],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3260,49,3260,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3261,13,3261,15],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3261,16,3261,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3261,17,3261,21],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3261,22,3261,23],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3261,24,3261,28],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3261,28,3261,29],\"els\":[\"0:9924:517\"]},{\"tk\":[3261,30,3261,31],\"els\":[\"0:9924:517\"]},{\"tk\":[3263,15,3263,38],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3263,38,3263,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3263,39,3263,52],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3263,53,3263,54],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3263,55,3263,59],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3263,59,3263,60],\"els\":[\"0:9924:517\"]},{\"tk\":[3264,13,3264,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3264,15,3264,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3264,20,3264,22],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3264,23,3264,24],\"els\":[\"0:9924:517\"]},{\"tk\":[3264,24,3264,28],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3264,29,3264,30],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3264,31,3264,32],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3264,32,3264,36],\"els\":[\"0:9924:517\"]},{\"tk\":[3264,36,3264,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3264,38,3264,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3266,15,3266,38],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3266,38,3266,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3266,39,3266,52],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3266,53,3266,54],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3266,55,3266,56],\"els\":[\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3266,56,3266,60],\"els\":[\"0:9924:517\"]},{\"tk\":[3266,60,3266,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3267,13,3267,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3267,15,3267,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3267,20,3267,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3269,15,3269,38],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3269,38,3269,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3269,39,3269,52],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3269,53,3269,54],\"els\":[\"0:8851:923#out:1\",\"0:8851:923\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3269,55,3269,59],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3269,59,3269,60],\"els\":[\"0:9924:517\"]},{\"tk\":[3270,13,3270,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3277,13,3277,36],\"els\":[\"0:8844:1282#out:1\",\"0:9924:517\"]},{\"tk\":[3277,36,3277,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3277,37,3277,45],\"els\":[\"0:8844:1282#out:1\",\"0:9924:517\"]},{\"tk\":[3277,46,3277,47],\"els\":[\"0:8844:1282#out:1\",\"0:8844:1282\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3277,48,3277,53],\"els\":[\"0:8844:1282\",\"0:10003\",\"0:8837\",\"0:8844:1280\",\"0:9924:517\"]},{\"tk\":[3277,53,3277,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3280,13,3280,36],\"els\":[\"0:8844:1636#out:1\",\"0:9924:517\"]},{\"tk\":[3280,36,3280,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3280,37,3280,47],\"els\":[\"0:8844:1636#out:1\",\"0:9924:517\"]},{\"tk\":[3280,48,3280,49],\"els\":[\"0:8844:1636#out:1\",\"0:8844:1636\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3280,50,3280,57],\"els\":[\"0:8844:1636\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3280,57,3280,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3283,13,3283,36],\"els\":[\"0:8844:1557#out:1\",\"0:9924:517\"]},{\"tk\":[3283,36,3283,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3283,37,3283,47],\"els\":[\"0:8844:1557#out:1\",\"0:9924:517\"]},{\"tk\":[3283,48,3283,49],\"els\":[\"0:8844:1557#out:1\",\"0:8844:1557\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3284,15,3284,38],\"els\":[\"0:8844:1557\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3284,38,3284,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3284,39,3284,52],\"els\":[\"0:8844:1557\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3284,53,3284,54],\"els\":[\"0:8844:1557\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3285,15,3285,38],\"els\":[\"0:8844:1557\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3285,38,3285,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3285,39,3285,52],\"els\":[\"0:8844:1557\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3285,52,3285,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3288,13,3288,36],\"els\":[\"0:8844:1559#out:1\",\"0:9924:517\"]},{\"tk\":[3288,36,3288,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3288,37,3288,47],\"els\":[\"0:8844:1559#out:1\",\"0:9924:517\"]},{\"tk\":[3288,48,3288,49],\"els\":[\"0:8844:1559#out:1\",\"0:8844:1559\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3289,15,3289,38],\"els\":[\"0:8844:1559\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3289,38,3289,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3289,39,3289,51],\"els\":[\"0:8844:1559\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3289,52,3289,53],\"els\":[\"0:8844:1559\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3290,15,3290,38],\"els\":[\"0:8844:1559\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3290,38,3290,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3290,39,3290,51],\"els\":[\"0:8844:1559\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3290,51,3290,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3293,13,3293,36],\"els\":[\"0:8844:1207#out:1\",\"0:9924:517\"]},{\"tk\":[3293,36,3293,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3293,37,3293,43],\"els\":[\"0:8844:1207#out:1\",\"0:9924:517\"]},{\"tk\":[3293,44,3293,45],\"els\":[\"0:8844:1207#out:1\",\"0:8844:1207\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3293,46,3293,69],\"els\":[\"0:8844:1207\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3293,69,3293,70],\"els\":[\"0:9924:517\"]},{\"tk\":[3293,70,3293,80],\"els\":[\"0:8844:1207\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3294,15,3294,16],\"els\":[\"0:8844:1207\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3294,17,3294,40],\"els\":[\"0:8844:1207\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3294,40,3294,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3294,41,3294,51],\"els\":[\"0:8844:1207\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3294,51,3294,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3303,13,3303,36],\"els\":[\"0:8844:1606#out:1\",\"0:9924:517\"]},{\"tk\":[3303,36,3303,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3303,37,3303,57],\"els\":[\"0:8844:1606#out:1\",\"0:9924:517\"]},{\"tk\":[3303,58,3303,59],\"els\":[\"0:8844:1606#out:1\",\"0:8844:1606\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3304,15,3304,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3304,16,3304,39],\"els\":[\"0:8844:1606\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3304,39,3304,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3304,40,3304,46],\"els\":[\"0:8844:1606\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3304,47,3304,48],\"els\":[\"0:8844:1606\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3304,49,3304,56],\"els\":[\"0:8844:1606\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3304,56,3304,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3304,57,3304,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3305,13,3305,36],\"els\":[\"0:8844:1605#out:1\",\"0:9924:517\"]},{\"tk\":[3305,36,3305,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3305,37,3305,57],\"els\":[\"0:8844:1605#out:1\",\"0:9924:517\"]},{\"tk\":[3305,58,3305,59],\"els\":[\"0:8844:1605#out:1\",\"0:8844:1605\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3306,15,3306,38],\"els\":[\"0:8844:1605\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3306,38,3306,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3306,39,3306,59],\"els\":[\"0:8844:1605\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3306,59,3306,60],\"els\":[\"0:9924:517\"]},{\"tk\":[3311,13,3311,15],\"els\":[\"0:8844:1546\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3311,16,3311,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3311,17,3311,40],\"els\":[\"0:8844:1546\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3311,40,3311,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3311,41,3311,61],\"els\":[\"0:8844:1546\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3311,62,3311,64],\"els\":[\"0:8844:1546\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3311,65,3311,66],\"els\":[\"0:8844:1546\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3311,66,3311,67],\"els\":[\"0:9924:517\"]},{\"tk\":[3311,68,3311,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3316,15,3316,38],\"els\":[\"0:8844:1666#out:1\",\"0:9924:517\"]},{\"tk\":[3316,38,3316,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3316,39,3316,49],\"els\":[\"0:8844:1666#out:1\",\"0:9924:517\"]},{\"tk\":[3316,49,3316,50],\"els\":[\"0:8844:1666#out:1\",\"0:9924:517\"]},{\"tk\":[3316,50,3316,51],\"els\":[\"0:8844:1666#out:1\",\"0:9924:517\"]},{\"tk\":[3316,51,3316,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3316,53,3316,54],\"els\":[\"0:8844:1666#out:1\",\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3317,17,3317,40],\"els\":[\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3317,40,3317,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3317,41,3317,54],\"els\":[\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3317,55,3317,56],\"els\":[\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3317,57,3317,62],\"els\":[\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3317,62,3317,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3318,15,3318,38],\"els\":[\"0:8844:1666#out:1\",\"0:9924:517\"]},{\"tk\":[3318,38,3318,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3318,39,3318,49],\"els\":[\"0:8844:1666#out:1\",\"0:9924:517\"]},{\"tk\":[3318,49,3318,50],\"els\":[\"0:8844:1666#out:1\",\"0:9924:517\"]},{\"tk\":[3318,50,3318,51],\"els\":[\"0:8844:1666#out:1\",\"0:9924:517\"]},{\"tk\":[3318,51,3318,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3318,53,3318,54],\"els\":[\"0:8844:1666#out:1\",\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3319,17,3319,40],\"els\":[\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3319,40,3319,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3319,41,3319,53],\"els\":[\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3319,54,3319,55],\"els\":[\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3319,56,3319,61],\"els\":[\"0:8844:1666\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3319,61,3319,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3322,15,3322,30],\"els\":[\"0:8844:1571\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3322,30,3322,31],\"els\":[\"0:9924:517\"]},{\"tk\":[3322,31,3322,32],\"els\":[\"0:9924:517\"]},{\"tk\":[3322,32,3322,55],\"els\":[\"0:8844:1571\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3322,55,3322,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3322,56,3322,62],\"els\":[\"0:8844:1571\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3322,62,3322,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3323,31,3323,32],\"els\":[\"0:9924:517\"]},{\"tk\":[3323,32,3323,55],\"els\":[\"0:8844:1571#out:1\",\"0:9924:517\"]},{\"tk\":[3323,55,3323,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3323,56,3323,66],\"els\":[\"0:8844:1571#out:1\",\"0:9924:517\"]},{\"tk\":[3323,66,3323,67],\"els\":[\"0:9924:517\"]},{\"tk\":[3323,68,3323,70],\"els\":[\"0:8844:1571\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3323,70,3323,71],\"els\":[\"0:9924:517\"]},{\"tk\":[3323,71,3323,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3326,15,3326,17],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3326,18,3326,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3326,19,3326,42],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3326,42,3326,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3326,43,3326,53],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3326,54,3326,56],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3326,57,3326,61],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3326,61,3326,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3326,63,3326,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3328,17,3328,40],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:8844:1572#out:1\",\"0:9924:517\"]},{\"tk\":[3328,40,3328,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3328,41,3328,49],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:8844:1572#out:1\",\"0:9924:517\"]},{\"tk\":[3328,50,3328,51],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:8844:1572#out:1\",\"0:9924:517\"]},{\"tk\":[3329,19,3329,42],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3329,42,3329,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3329,43,3329,53],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3329,53,3329,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3330,15,3330,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3330,17,3330,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3330,22,3330,23],\"els\":[\"0:9924:517\"]},{\"tk\":[3334,17,3334,40],\"els\":[\"0:8844:1572#out:1\",\"0:9924:517\"]},{\"tk\":[3334,40,3334,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3334,41,3334,49],\"els\":[\"0:8844:1572#out:1\",\"0:9924:517\"]},{\"tk\":[3334,50,3334,51],\"els\":[\"0:8844:1572#out:1\",\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3334,52,3334,56],\"els\":[\"0:8844:1572\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:8844:1568\",\"0:9924:517\"]},{\"tk\":[3334,56,3334,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3335,15,3335,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3342,15,3342,38],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3342,38,3342,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3342,39,3342,46],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3342,46,3342,47],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3342,47,3342,48],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3342,48,3342,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3342,50,3342,51],\"els\":[\"0:8844:1367#out:1\",\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3343,17,3343,40],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3343,40,3343,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3343,41,3343,51],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3343,51,3343,52],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3343,52,3343,53],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3343,53,3343,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3343,55,3343,56],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3344,17,3344,40],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3344,40,3344,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3344,41,3344,49],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3344,49,3344,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3345,15,3345,38],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3345,38,3345,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3345,39,3345,46],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3345,46,3345,47],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3345,47,3345,48],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3345,48,3345,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3345,50,3345,51],\"els\":[\"0:8844:1367#out:1\",\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3346,17,3346,40],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3346,40,3346,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3346,41,3346,51],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3346,51,3346,52],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3346,52,3346,53],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3346,53,3346,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3346,55,3346,56],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3347,17,3347,40],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3347,40,3347,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3347,41,3347,49],\"els\":[\"0:8844:1672\",\"0:8844:1547\",\"0:8844:1546\",\"0:8844:1549\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3347,49,3347,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3350,13,3350,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3350,15,3350,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3350,20,3350,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3357,15,3357,38],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3357,38,3357,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3357,39,3357,46],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3357,46,3357,47],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3357,47,3357,48],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3357,48,3357,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3357,50,3357,51],\"els\":[\"0:8844:1367#out:1\",\"0:8844:1460\",\"0:8844:1553\",\"0:8844:1546\",\"0:8844:1555\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3358,17,3358,40],\"els\":[\"0:8844:1460\",\"0:8844:1553\",\"0:8844:1546\",\"0:8844:1555\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3358,40,3358,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3358,41,3358,54],\"els\":[\"0:8844:1460\",\"0:8844:1553\",\"0:8844:1546\",\"0:8844:1555\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3358,54,3358,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3359,15,3359,38],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3359,38,3359,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3359,39,3359,46],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3359,46,3359,47],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3359,47,3359,48],\"els\":[\"0:8844:1367#out:1\",\"0:9924:517\"]},{\"tk\":[3359,48,3359,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3359,50,3359,51],\"els\":[\"0:8844:1367#out:1\",\"0:8844:1460\",\"0:8844:1553\",\"0:8844:1546\",\"0:8844:1555\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3360,17,3360,40],\"els\":[\"0:8844:1460\",\"0:8844:1553\",\"0:8844:1546\",\"0:8844:1555\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3360,40,3360,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3360,41,3360,53],\"els\":[\"0:8844:1460\",\"0:8844:1553\",\"0:8844:1546\",\"0:8844:1555\",\"0:8844:1302\",\"0:8844:1301\",\"0:8844:1304\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3360,53,3360,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3363,13,3363,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3369,13,3369,36],\"els\":[\"0:8847#out:1\",\"0:9924:517\"]},{\"tk\":[3369,36,3369,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3369,37,3369,53],\"els\":[\"0:8847#out:1\",\"0:9924:517\"]},{\"tk\":[3369,54,3369,55],\"els\":[\"0:8847#out:1\",\"0:8847\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3370,15,3370,42],\"els\":[\"0:8847\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3370,42,3370,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3370,43,3370,47],\"els\":[\"0:8847\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3370,47,3370,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3373,13,3373,15],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3373,16,3373,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3373,17,3373,40],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3373,40,3373,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3373,41,3373,46],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3373,47,3373,48],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3373,49,3373,53],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3373,53,3373,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3373,55,3373,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3375,15,3375,38],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:8851:660#out:1\",\"0:9924:517\"]},{\"tk\":[3375,38,3375,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3375,39,3375,47],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:8851:660#out:1\",\"0:9924:517\"]},{\"tk\":[3375,48,3375,49],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:8851:660#out:1\",\"0:9924:517\"]},{\"tk\":[3375,50,3375,73],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3375,73,3375,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3375,74,3375,79],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3375,80,3375,81],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3376,17,3376,21],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3376,21,3376,22],\"els\":[\"0:9924:517\"]},{\"tk\":[3377,13,3377,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3377,15,3377,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3377,20,3377,22],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3377,23,3377,24],\"els\":[\"0:9924:517\"]},{\"tk\":[3377,24,3377,47],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3377,47,3377,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3377,48,3377,53],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3377,54,3377,56],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3377,57,3377,58],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3377,58,3377,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3377,62,3377,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3377,64,3377,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3379,15,3379,38],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:8851:660#out:1\",\"0:9924:517\"]},{\"tk\":[3379,38,3379,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3379,39,3379,47],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:8851:660#out:1\",\"0:9924:517\"]},{\"tk\":[3379,48,3379,49],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:8851:660#out:1\",\"0:9924:517\"]},{\"tk\":[3379,50,3379,54],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3379,54,3379,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3380,13,3380,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3380,15,3380,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3380,20,3380,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3382,15,3382,38],\"els\":[\"0:8851:660#out:1\",\"0:9924:517\"]},{\"tk\":[3382,38,3382,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3382,39,3382,47],\"els\":[\"0:8851:660#out:1\",\"0:9924:517\"]},{\"tk\":[3382,48,3382,49],\"els\":[\"0:8851:660#out:1\",\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3382,50,3382,73],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3382,73,3382,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3382,74,3382,79],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3382,80,3382,81],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3383,17,3383,18],\"els\":[\"0:8851:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3383,18,3383,22],\"els\":[\"0:9924:517\"]},{\"tk\":[3383,22,3383,23],\"els\":[\"0:9924:517\"]},{\"tk\":[3384,13,3384,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3391,13,3391,36],\"els\":[\"0:8851:4031#out:1\",\"0:9924:517\"]},{\"tk\":[3391,36,3391,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3391,37,3391,57],\"els\":[\"0:8851:4031#out:1\",\"0:9924:517\"]},{\"tk\":[3391,58,3391,59],\"els\":[\"0:8851:4031#out:1\",\"0:8851:4031\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3392,15,3392,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3392,16,3392,39],\"els\":[\"0:8851:4031\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3392,39,3392,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3392,40,3392,48],\"els\":[\"0:8851:4031\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3392,49,3392,51],\"els\":[\"0:8851:4031\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3392,52,3392,56],\"els\":[\"0:8851:4031\",\"0:10003\",\"0:8837\",\"0:8851:4030\",\"0:9924:517\"]},{\"tk\":[3392,56,3392,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3392,57,3392,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3397,13,3397,36],\"els\":[\"0:8851:4032#out:1\",\"0:9924:517\"]},{\"tk\":[3397,36,3397,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3397,37,3397,61],\"els\":[\"0:8851:4032#out:1\",\"0:9924:517\"]},{\"tk\":[3397,62,3397,63],\"els\":[\"0:8851:4032#out:1\",\"0:8851:4032\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3398,15,3398,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3398,16,3398,39],\"els\":[\"0:8851:4032\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3398,39,3398,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3398,40,3398,48],\"els\":[\"0:8851:4032\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3398,49,3398,50],\"els\":[\"0:8851:4032\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3398,51,3398,55],\"els\":[\"0:8851:4032\",\"0:10003\",\"0:8837\",\"0:8851:4030\",\"0:9924:517\"]},{\"tk\":[3398,55,3398,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3398,56,3398,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3401,13,3401,15],\"els\":[\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3401,16,3401,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3401,17,3401,40],\"els\":[\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3401,40,3401,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3401,41,3401,65],\"els\":[\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3401,65,3401,66],\"els\":[\"0:9924:517\"]},{\"tk\":[3401,67,3401,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3405,15,3405,38],\"els\":[\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:8851:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3405,38,3405,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3405,39,3405,48],\"els\":[\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:8851:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3405,49,3405,50],\"els\":[\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:8851:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3405,51,3405,52],\"els\":[\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:8851:3944\",\"0:9924:517\"]},{\"tk\":[3405,52,3405,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3406,13,3406,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3406,15,3406,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3406,20,3406,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3410,15,3410,38],\"els\":[\"0:8851:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3410,38,3410,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3410,39,3410,48],\"els\":[\"0:8851:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3410,49,3410,50],\"els\":[\"0:8851:3943#out:1\",\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3410,51,3410,52],\"els\":[\"0:8851:3943\",\"0:10003\",\"0:8837\",\"0:8851:3945\",\"0:9924:517\"]},{\"tk\":[3410,52,3410,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3410,53,3410,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3411,13,3411,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3418,13,3418,36],\"els\":[\"0:8855#out:1\",\"0:9924:517\"]},{\"tk\":[3418,36,3418,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3418,37,3418,47],\"els\":[\"0:8855#out:1\",\"0:9924:517\"]},{\"tk\":[3418,48,3418,49],\"els\":[\"0:8855#out:1\",\"0:8855\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3418,50,3418,57],\"els\":[\"0:8855\",\"0:10003\",\"0:8837\",\"0:8859\",\"0:9924:517\"]},{\"tk\":[3418,58,3418,59],\"els\":[\"0:8855\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3419,15,3419,38],\"els\":[\"0:8855\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3419,38,3419,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3419,39,3419,55],\"els\":[\"0:8855\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3419,55,3419,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3422,13,3422,36],\"els\":[\"0:8851:787#out:1\",\"0:9924:517\"]},{\"tk\":[3422,36,3422,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3422,37,3422,45],\"els\":[\"0:8851:787#out:1\",\"0:9924:517\"]},{\"tk\":[3422,46,3422,47],\"els\":[\"0:8851:787#out:1\",\"0:8851:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3422,48,3422,71],\"els\":[\"0:8851:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3422,71,3422,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3422,72,3422,77],\"els\":[\"0:8851:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3422,78,3422,79],\"els\":[\"0:8851:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3423,15,3423,38],\"els\":[\"0:8851:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3423,38,3423,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3423,39,3423,49],\"els\":[\"0:8851:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3423,49,3423,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3428,13,3428,36],\"els\":[\"0:8851:4037#out:1\",\"0:9924:517\"]},{\"tk\":[3428,36,3428,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3428,37,3428,62],\"els\":[\"0:8851:4037#out:1\",\"0:9924:517\"]},{\"tk\":[3428,63,3428,64],\"els\":[\"0:8851:4037#out:1\",\"0:8851:4037\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3429,15,3429,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3429,16,3429,39],\"els\":[\"0:8851:4037\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3429,39,3429,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3429,40,3429,48],\"els\":[\"0:8851:4037\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3429,49,3429,50],\"els\":[\"0:8851:4037\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3429,51,3429,55],\"els\":[\"0:8851:4037\",\"0:10003\",\"0:8837\",\"0:8851:4030\",\"0:9924:517\"]},{\"tk\":[3429,55,3429,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3429,56,3429,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3432,13,3432,15],\"els\":[\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3432,16,3432,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3432,17,3432,40],\"els\":[\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3432,40,3432,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3432,41,3432,66],\"els\":[\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3432,66,3432,67],\"els\":[\"0:9924:517\"]},{\"tk\":[3432,68,3432,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3436,15,3436,38],\"els\":[\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:8851:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3436,38,3436,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3436,39,3436,48],\"els\":[\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:8851:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3436,49,3436,50],\"els\":[\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:8851:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3436,51,3436,52],\"els\":[\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:8851:3947\",\"0:9924:517\"]},{\"tk\":[3436,52,3436,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3437,13,3437,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3437,15,3437,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3437,20,3437,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3441,15,3441,38],\"els\":[\"0:8851:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3441,38,3441,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3441,39,3441,48],\"els\":[\"0:8851:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3441,49,3441,50],\"els\":[\"0:8851:3949#out:1\",\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3441,51,3441,52],\"els\":[\"0:8851:3949\",\"0:10003\",\"0:8837\",\"0:8851:3948\",\"0:9924:517\"]},{\"tk\":[3441,52,3441,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3441,53,3441,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3442,13,3442,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3447,13,3447,36],\"els\":[\"0:8851:661#out:1\",\"0:9924:517\"]},{\"tk\":[3447,36,3447,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3447,37,3447,43],\"els\":[\"0:8851:661#out:1\",\"0:9924:517\"]},{\"tk\":[3447,44,3447,45],\"els\":[\"0:8851:661#out:1\",\"0:8851:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3447,46,3447,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3447,47,3447,70],\"els\":[\"0:8851:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3447,70,3447,71],\"els\":[\"0:9924:517\"]},{\"tk\":[3447,71,3447,80],\"els\":[\"0:8851:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3447,81,3447,83],\"els\":[\"0:8851:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3448,15,3448,38],\"els\":[\"0:8851:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3448,38,3448,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3448,39,3448,48],\"els\":[\"0:8851:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3448,48,3448,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3448,49,3448,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3451,13,3451,36],\"els\":[\"0:8851:653#out:1\",\"0:9924:517\"]},{\"tk\":[3451,36,3451,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3451,37,3451,41],\"els\":[\"0:8851:653#out:1\",\"0:9924:517\"]},{\"tk\":[3451,42,3451,43],\"els\":[\"0:8851:653#out:1\",\"0:8851:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3452,15,3452,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3452,16,3452,39],\"els\":[\"0:8851:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3452,39,3452,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3452,40,3452,60],\"els\":[\"0:8851:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3452,61,3452,63],\"els\":[\"0:8851:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3453,16,3453,39],\"els\":[\"0:8851:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3453,39,3453,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3453,40,3453,46],\"els\":[\"0:8851:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3453,46,3453,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3453,47,3453,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3456,13,3456,15],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3456,16,3456,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3456,17,3456,40],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3456,40,3456,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3456,41,3456,45],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3456,45,3456,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3456,47,3456,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3460,15,3460,38],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:8851:670#out:1\",\"0:9924:517\"]},{\"tk\":[3460,38,3460,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3460,39,3460,47],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:8851:670#out:1\",\"0:9924:517\"]},{\"tk\":[3460,48,3460,49],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:8851:670#out:1\",\"0:9924:517\"]},{\"tk\":[3460,50,3460,54],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:8851:655\",\"0:9924:517\"]},{\"tk\":[3460,54,3460,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3461,13,3461,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3461,15,3461,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3461,20,3461,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3463,15,3463,38],\"els\":[\"0:8851:670#out:1\",\"0:9924:517\"]},{\"tk\":[3463,38,3463,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3463,39,3463,47],\"els\":[\"0:8851:670#out:1\",\"0:9924:517\"]},{\"tk\":[3463,48,3463,49],\"els\":[\"0:8851:670#out:1\",\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3464,17,3464,40],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3464,40,3464,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3464,41,3464,49],\"els\":[\"0:8851:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3464,49,3464,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3465,13,3465,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3470,13,3470,15],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3470,16,3470,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3470,17,3470,40],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3470,40,3470,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3470,41,3470,46],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3470,47,3470,48],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3470,49,3470,53],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3470,53,3470,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3470,55,3470,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3472,15,3472,38],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:8852:660#out:1\",\"0:9924:517\"]},{\"tk\":[3472,38,3472,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3472,39,3472,49],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:8852:660#out:1\",\"0:9924:517\"]},{\"tk\":[3472,50,3472,51],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:8852:660#out:1\",\"0:9924:517\"]},{\"tk\":[3472,52,3472,75],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3472,75,3472,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3472,76,3472,81],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3473,17,3473,18],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3473,19,3473,23],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3473,23,3473,24],\"els\":[\"0:9924:517\"]},{\"tk\":[3474,13,3474,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3474,15,3474,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3474,20,3474,22],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3474,23,3474,24],\"els\":[\"0:9924:517\"]},{\"tk\":[3474,24,3474,47],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3474,47,3474,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3474,48,3474,53],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3474,54,3474,56],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3474,57,3474,58],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3474,58,3474,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3474,62,3474,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3474,64,3474,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3476,15,3476,38],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:8852:660#out:1\",\"0:9924:517\"]},{\"tk\":[3476,38,3476,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3476,39,3476,49],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:8852:660#out:1\",\"0:9924:517\"]},{\"tk\":[3476,50,3476,51],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:8852:660#out:1\",\"0:9924:517\"]},{\"tk\":[3476,52,3476,56],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3476,56,3476,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3477,13,3477,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3477,15,3477,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3477,20,3477,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3479,15,3479,38],\"els\":[\"0:8852:660#out:1\",\"0:9924:517\"]},{\"tk\":[3479,38,3479,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3479,39,3479,49],\"els\":[\"0:8852:660#out:1\",\"0:9924:517\"]},{\"tk\":[3479,50,3479,51],\"els\":[\"0:8852:660#out:1\",\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3479,52,3479,75],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3479,75,3479,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3479,76,3479,81],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3480,17,3480,18],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3480,19,3480,20],\"els\":[\"0:8852:660\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3480,20,3480,24],\"els\":[\"0:9924:517\"]},{\"tk\":[3480,24,3480,25],\"els\":[\"0:9924:517\"]},{\"tk\":[3481,13,3481,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3488,13,3488,36],\"els\":[\"0:8852:4031#out:1\",\"0:9924:517\"]},{\"tk\":[3488,36,3488,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3488,37,3488,57],\"els\":[\"0:8852:4031#out:1\",\"0:9924:517\"]},{\"tk\":[3488,58,3488,59],\"els\":[\"0:8852:4031#out:1\",\"0:8852:4031\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3489,15,3489,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3489,16,3489,39],\"els\":[\"0:8852:4031\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3489,39,3489,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3489,40,3489,50],\"els\":[\"0:8852:4031\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3489,51,3489,53],\"els\":[\"0:8852:4031\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3489,54,3489,58],\"els\":[\"0:8852:4031\",\"0:10003\",\"0:8837\",\"0:8852:4030\",\"0:9924:517\"]},{\"tk\":[3489,58,3489,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3489,59,3489,60],\"els\":[\"0:9924:517\"]},{\"tk\":[3494,13,3494,36],\"els\":[\"0:8852:4032#out:1\",\"0:9924:517\"]},{\"tk\":[3494,36,3494,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3494,37,3494,63],\"els\":[\"0:8852:4032#out:1\",\"0:9924:517\"]},{\"tk\":[3494,64,3494,65],\"els\":[\"0:8852:4032#out:1\",\"0:8852:4032\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3495,15,3495,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3495,16,3495,39],\"els\":[\"0:8852:4032\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3495,39,3495,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3495,40,3495,50],\"els\":[\"0:8852:4032\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3495,51,3495,52],\"els\":[\"0:8852:4032\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3495,53,3495,57],\"els\":[\"0:8852:4032\",\"0:10003\",\"0:8837\",\"0:8852:4030\",\"0:9924:517\"]},{\"tk\":[3495,57,3495,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3495,58,3495,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3498,13,3498,15],\"els\":[\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3498,16,3498,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3498,17,3498,40],\"els\":[\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3498,40,3498,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3498,41,3498,67],\"els\":[\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3498,67,3498,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3498,69,3498,70],\"els\":[\"0:9924:517\"]},{\"tk\":[3502,15,3502,38],\"els\":[\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:8852:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3502,38,3502,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3502,39,3502,48],\"els\":[\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:8852:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3502,49,3502,50],\"els\":[\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:8852:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3502,51,3502,52],\"els\":[\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:8852:3944\",\"0:9924:517\"]},{\"tk\":[3502,52,3502,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3503,13,3503,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3503,15,3503,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3503,20,3503,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3507,15,3507,38],\"els\":[\"0:8852:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3507,38,3507,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3507,39,3507,48],\"els\":[\"0:8852:3943#out:1\",\"0:9924:517\"]},{\"tk\":[3507,49,3507,50],\"els\":[\"0:8852:3943#out:1\",\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3507,51,3507,52],\"els\":[\"0:8852:3943\",\"0:10003\",\"0:8837\",\"0:8852:3945\",\"0:9924:517\"]},{\"tk\":[3507,52,3507,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3507,53,3507,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3508,13,3508,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3513,13,3513,36],\"els\":[\"0:8852:787#out:1\",\"0:9924:517\"]},{\"tk\":[3513,36,3513,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3513,37,3513,47],\"els\":[\"0:8852:787#out:1\",\"0:9924:517\"]},{\"tk\":[3513,48,3513,49],\"els\":[\"0:8852:787#out:1\",\"0:8852:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3513,50,3513,73],\"els\":[\"0:8852:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3513,73,3513,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3513,74,3513,80],\"els\":[\"0:8852:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3513,81,3513,82],\"els\":[\"0:8852:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3514,15,3514,38],\"els\":[\"0:8852:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3514,38,3514,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3514,39,3514,49],\"els\":[\"0:8852:787\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3514,49,3514,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3519,13,3519,36],\"els\":[\"0:8852:4037#out:1\",\"0:9924:517\"]},{\"tk\":[3519,36,3519,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3519,37,3519,64],\"els\":[\"0:8852:4037#out:1\",\"0:9924:517\"]},{\"tk\":[3519,65,3519,66],\"els\":[\"0:8852:4037#out:1\",\"0:8852:4037\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3520,15,3520,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3520,16,3520,39],\"els\":[\"0:8852:4037\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3520,39,3520,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3520,40,3520,50],\"els\":[\"0:8852:4037\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3520,51,3520,52],\"els\":[\"0:8852:4037\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3520,53,3520,57],\"els\":[\"0:8852:4037\",\"0:10003\",\"0:8837\",\"0:8852:4030\",\"0:9924:517\"]},{\"tk\":[3520,57,3520,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3520,58,3520,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3523,13,3523,15],\"els\":[\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3523,16,3523,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3523,17,3523,40],\"els\":[\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3523,40,3523,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3523,41,3523,68],\"els\":[\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3523,68,3523,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3523,70,3523,71],\"els\":[\"0:9924:517\"]},{\"tk\":[3527,15,3527,38],\"els\":[\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:8852:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3527,38,3527,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3527,39,3527,48],\"els\":[\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:8852:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3527,49,3527,50],\"els\":[\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:8852:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3527,51,3527,52],\"els\":[\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:8852:3947\",\"0:9924:517\"]},{\"tk\":[3527,52,3527,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3528,13,3528,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3528,15,3528,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3528,20,3528,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3532,15,3532,38],\"els\":[\"0:8852:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3532,38,3532,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3532,39,3532,48],\"els\":[\"0:8852:3949#out:1\",\"0:9924:517\"]},{\"tk\":[3532,49,3532,50],\"els\":[\"0:8852:3949#out:1\",\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3532,51,3532,52],\"els\":[\"0:8852:3949\",\"0:10003\",\"0:8837\",\"0:8852:3948\",\"0:9924:517\"]},{\"tk\":[3532,52,3532,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3532,53,3532,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3533,13,3533,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3538,13,3538,36],\"els\":[\"0:8852:661#out:1\",\"0:9924:517\"]},{\"tk\":[3538,36,3538,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3538,37,3538,45],\"els\":[\"0:8852:661#out:1\",\"0:9924:517\"]},{\"tk\":[3538,46,3538,47],\"els\":[\"0:8852:661#out:1\",\"0:8852:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3539,15,3539,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3539,16,3539,39],\"els\":[\"0:8852:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3539,39,3539,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3539,40,3539,49],\"els\":[\"0:8852:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3539,50,3539,52],\"els\":[\"0:8852:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3540,16,3540,39],\"els\":[\"0:8852:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3540,39,3540,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3540,40,3540,49],\"els\":[\"0:8852:661\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3540,49,3540,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3540,50,3540,51],\"els\":[\"0:9924:517\"]},{\"tk\":[3543,13,3543,36],\"els\":[\"0:8852:653#out:1\",\"0:9924:517\"]},{\"tk\":[3543,36,3543,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3543,37,3543,43],\"els\":[\"0:8852:653#out:1\",\"0:9924:517\"]},{\"tk\":[3543,44,3543,45],\"els\":[\"0:8852:653#out:1\",\"0:8852:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3544,15,3544,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3544,16,3544,39],\"els\":[\"0:8852:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3544,39,3544,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3544,40,3544,60],\"els\":[\"0:8852:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3544,61,3544,63],\"els\":[\"0:8852:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3545,16,3545,39],\"els\":[\"0:8852:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3545,39,3545,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3545,40,3545,48],\"els\":[\"0:8852:653\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3545,48,3545,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3545,49,3545,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3548,13,3548,15],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3548,16,3548,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3548,17,3548,40],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3548,40,3548,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3548,41,3548,47],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3548,47,3548,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3548,49,3548,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3552,15,3552,38],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:8852:670#out:1\",\"0:9924:517\"]},{\"tk\":[3552,38,3552,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3552,39,3552,47],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:8852:670#out:1\",\"0:9924:517\"]},{\"tk\":[3552,48,3552,49],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:8852:670#out:1\",\"0:9924:517\"]},{\"tk\":[3552,50,3552,54],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:8852:655\",\"0:9924:517\"]},{\"tk\":[3552,54,3552,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3553,13,3553,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3553,15,3553,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3553,20,3553,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3555,15,3555,38],\"els\":[\"0:8852:670#out:1\",\"0:9924:517\"]},{\"tk\":[3555,38,3555,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3555,39,3555,47],\"els\":[\"0:8852:670#out:1\",\"0:9924:517\"]},{\"tk\":[3555,48,3555,49],\"els\":[\"0:8852:670#out:1\",\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3556,17,3556,40],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3556,40,3556,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3556,41,3556,51],\"els\":[\"0:8852:670\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3556,51,3556,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3557,13,3557,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3562,13,3562,40],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3562,40,3562,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3562,41,3562,62],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3562,63,3562,64],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3562,65,3562,67],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3562,67,3562,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3563,13,3563,40],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3563,40,3563,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3563,41,3563,58],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3563,59,3563,61],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3564,15,3564,38],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3564,38,3564,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3564,39,3564,47],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3564,47,3564,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3565,13,3565,40],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3565,40,3565,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3565,41,3565,66],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3565,67,3565,68],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3565,69,3565,70],\"els\":[\"0:9924:517\"]},{\"tk\":[3565,70,3565,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3565,76,3565,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3566,15,3566,38],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3566,38,3566,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3566,39,3566,45],\"els\":[\"0:8852:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3566,45,3566,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3569,13,3569,40],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3569,40,3569,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3569,41,3569,64],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3569,65,3569,66],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3569,67,3569,69],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3569,69,3569,70],\"els\":[\"0:9924:517\"]},{\"tk\":[3570,13,3570,40],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3570,40,3570,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3570,41,3570,60],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3570,61,3570,63],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3571,15,3571,38],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3571,38,3571,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3571,39,3571,47],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3571,47,3571,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3572,13,3572,40],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3572,40,3572,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3572,41,3572,68],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3572,69,3572,70],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3572,71,3572,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3572,72,3572,78],\"els\":[\"0:9924:517\"]},{\"tk\":[3572,78,3572,79],\"els\":[\"0:9924:517\"]},{\"tk\":[3573,15,3573,38],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3573,38,3573,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3573,39,3573,45],\"els\":[\"0:8851:843\",\"0:10003\",\"0:8837\",\"0:9924:517\"]},{\"tk\":[3573,45,3573,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3574,11,3574,12],\"els\":[\"0:9924:517\"]},{\"tk\":[3579,11,3579,34],\"els\":[\"0:9808#out:1\",\"0:9924:517\"]},{\"tk\":[3579,34,3579,35],\"els\":[\"0:9924:517\"]},{\"tk\":[3579,35,3579,47],\"els\":[\"0:9808#out:1\",\"0:9924:517\"]},{\"tk\":[3579,48,3579,49],\"els\":[\"0:9808#out:1\",\"0:9808\",\"0:9924:517\"]},{\"tk\":[3580,13,3580,40],\"els\":[\"0:9808\",\"0:9924:517\"]},{\"tk\":[3580,40,3580,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3580,41,3580,60],\"els\":[\"0:9808\",\"0:9924:517\"]},{\"tk\":[3580,60,3580,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3583,11,3583,34],\"els\":[\"0:8869#out:1\",\"0:9924:517\"]},{\"tk\":[3583,34,3583,35],\"els\":[\"0:9924:517\"]},{\"tk\":[3583,35,3583,40],\"els\":[\"0:8869#out:1\",\"0:9924:517\"]},{\"tk\":[3583,41,3583,42],\"els\":[\"0:8869#out:1\",\"0:8869\",\"0:9924:517\"]},{\"tk\":[3583,43,3583,44],\"els\":[\"0:8869\",\"0:9924:517\"]},{\"tk\":[3583,44,3583,67],\"els\":[\"0:8869\",\"0:9924:517\"]},{\"tk\":[3583,67,3583,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3583,68,3583,77],\"els\":[\"0:8869\",\"0:9924:517\"]},{\"tk\":[3583,77,3583,78],\"els\":[\"0:9924:517\"]},{\"tk\":[3588,11,3588,13],\"els\":[\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3588,14,3588,15],\"els\":[\"0:9924:517\"]},{\"tk\":[3588,15,3588,38],\"els\":[\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3588,38,3588,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3588,39,3588,44],\"els\":[\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3588,44,3588,45],\"els\":[\"0:9924:517\"]},{\"tk\":[3588,46,3588,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3590,13,3590,36],\"els\":[\"0:9885#out:1\",\"0:9924:517\"]},{\"tk\":[3590,36,3590,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3590,37,3590,44],\"els\":[\"0:9885#out:1\",\"0:9924:517\"]},{\"tk\":[3590,45,3590,46],\"els\":[\"0:9885#out:1\",\"0:9885\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3590,47,3590,54],\"els\":[\"0:9885\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3590,55,3590,56],\"els\":[\"0:9885\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3591,15,3591,38],\"els\":[\"0:9885\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3591,38,3591,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3591,39,3591,51],\"els\":[\"0:9885\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3591,51,3591,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3594,13,3594,36],\"els\":[\"0:9886:1187#out:1\",\"0:9924:517\"]},{\"tk\":[3594,36,3594,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3594,37,3594,48],\"els\":[\"0:9886:1187#out:1\",\"0:9924:517\"]},{\"tk\":[3594,49,3594,50],\"els\":[\"0:9886:1187#out:1\",\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3595,15,3595,42],\"els\":[\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3595,42,3595,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3595,43,3595,61],\"els\":[\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3595,61,3595,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3598,13,3598,36],\"els\":[\"0:9886:1179#out:1\",\"0:9924:517\"]},{\"tk\":[3598,36,3598,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3598,37,3598,42],\"els\":[\"0:9886:1179#out:1\",\"0:9924:517\"]},{\"tk\":[3598,43,3598,44],\"els\":[\"0:9886:1179#out:1\",\"0:9886:1179\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3598,45,3598,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3598,49,3598,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3601,13,3601,40],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3601,40,3601,41],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3601,41,3601,45],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3601,45,3601,46],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3601,47,3601,70],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3601,70,3601,71],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3601,71,3601,78],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3601,78,3601,79],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3602,15,3602,38],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3602,38,3602,39],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3602,39,3602,50],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3602,50,3602,51],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3603,15,3603,16],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3603,16,3603,39],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3603,39,3603,40],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3603,40,3603,52],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3603,52,3603,53],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3604,15,3604,16],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3604,16,3604,43],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3604,43,3604,44],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3604,44,3604,56],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3604,56,3604,57],\"els\":[\"0:9886:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3604,57,3604,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3611,13,3611,36],\"els\":[\"0:9888:692:2#out:1\",\"0:9924:517\"]},{\"tk\":[3611,36,3611,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3611,37,3611,46],\"els\":[\"0:9888:692:2#out:1\",\"0:9924:517\"]},{\"tk\":[3611,47,3611,48],\"els\":[\"0:9888:692:2#out:1\",\"0:9888:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3612,15,3612,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3612,16,3612,39],\"els\":[\"0:9888:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3612,39,3612,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3612,40,3612,52],\"els\":[\"0:9888:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3612,52,3612,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3612,53,3612,57],\"els\":[\"0:9888:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3612,58,3612,59],\"els\":[\"0:9888:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3612,60,3612,64],\"els\":[\"0:9888:692:2\",\"0:9869\",\"0:9864\",\"0:9888:692:3\",\"0:9924:517\"]},{\"tk\":[3612,64,3612,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3612,65,3612,66],\"els\":[\"0:9924:517\"]},{\"tk\":[3615,13,3615,36],\"els\":[\"0:9888:702#out:1\",\"0:9924:517\"]},{\"tk\":[3615,36,3615,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3615,37,3615,57],\"els\":[\"0:9888:702#out:1\",\"0:9924:517\"]},{\"tk\":[3615,58,3615,59],\"els\":[\"0:9888:702#out:1\",\"0:9888:702\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3616,15,3616,38],\"els\":[\"0:9888:702\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3616,38,3616,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3616,39,3616,48],\"els\":[\"0:9888:702\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3616,48,3616,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3619,13,3619,15],\"els\":[\"0:9888:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3619,16,3619,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3619,17,3619,40],\"els\":[\"0:9888:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3619,40,3619,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3619,41,3619,61],\"els\":[\"0:9888:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3619,62,3619,63],\"els\":[\"0:9888:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3619,64,3619,65],\"els\":[\"0:9888:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3619,65,3619,66],\"els\":[\"0:9924:517\"]},{\"tk\":[3619,67,3619,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3623,15,3623,42],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3624,17,3624,18],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3624,18,3624,41],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3624,41,3624,42],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3624,42,3624,54],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3624,54,3624,55],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3624,55,3624,59],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3624,59,3624,60],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3625,18,3625,19],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3625,19,3625,42],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3625,42,3625,43],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3625,43,3625,51],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3625,51,3625,52],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3626,18,3626,19],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3626,19,3626,42],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3626,42,3626,43],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3626,43,3626,62],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3626,62,3626,63],\"els\":[\"0:9888:684\",\"0:9888:683\",\"0:9888:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3626,63,3626,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3629,13,3629,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3629,15,3629,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3629,20,3629,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3633,15,3633,42],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3634,17,3634,18],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3634,18,3634,41],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3634,41,3634,42],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3634,42,3634,54],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3634,54,3634,55],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3634,55,3634,59],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3634,59,3634,60],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3635,18,3635,19],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3635,19,3635,42],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3635,42,3635,43],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3635,43,3635,51],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3635,51,3635,52],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3636,18,3636,19],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3636,19,3636,42],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3636,42,3636,43],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3636,43,3636,63],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3636,63,3636,64],\"els\":[\"0:9888:688\",\"0:9888:683\",\"0:9888:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3636,64,3636,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3639,13,3639,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3644,13,3644,36],\"els\":[\"0:9909#out:1\",\"0:9924:517\"]},{\"tk\":[3644,36,3644,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3644,37,3644,43],\"els\":[\"0:9909#out:1\",\"0:9924:517\"]},{\"tk\":[3644,44,3644,45],\"els\":[\"0:9909#out:1\",\"0:9909\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3644,46,3644,53],\"els\":[\"0:9909\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3644,54,3644,55],\"els\":[\"0:9909\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3645,15,3645,38],\"els\":[\"0:9909\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3645,38,3645,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3645,39,3645,51],\"els\":[\"0:9909\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3645,51,3645,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3648,13,3648,36],\"els\":[\"0:9910:1187#out:1\",\"0:9924:517\"]},{\"tk\":[3648,36,3648,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3648,37,3648,48],\"els\":[\"0:9910:1187#out:1\",\"0:9924:517\"]},{\"tk\":[3648,49,3648,50],\"els\":[\"0:9910:1187#out:1\",\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3649,15,3649,42],\"els\":[\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3649,42,3649,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3649,43,3649,61],\"els\":[\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3649,61,3649,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3652,13,3652,36],\"els\":[\"0:9910:1179#out:1\",\"0:9924:517\"]},{\"tk\":[3652,36,3652,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3652,37,3652,42],\"els\":[\"0:9910:1179#out:1\",\"0:9924:517\"]},{\"tk\":[3652,43,3652,44],\"els\":[\"0:9910:1179#out:1\",\"0:9910:1179\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3652,45,3652,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3652,49,3652,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3655,13,3655,40],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3655,40,3655,41],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3655,41,3655,45],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3655,45,3655,46],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3655,47,3655,70],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3655,70,3655,71],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3655,71,3655,77],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3655,77,3655,78],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3656,15,3656,38],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3656,38,3656,39],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3656,39,3656,50],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3656,50,3656,51],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3657,15,3657,16],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3657,16,3657,39],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3657,39,3657,40],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3657,40,3657,52],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3657,52,3657,53],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3658,15,3658,16],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3658,16,3658,43],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3658,43,3658,44],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3658,44,3658,56],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3658,56,3658,57],\"els\":[\"0:9910:1180\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3658,57,3658,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3665,13,3665,36],\"els\":[\"0:9912:692:2#out:1\",\"0:9924:517\"]},{\"tk\":[3665,36,3665,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3665,37,3665,47],\"els\":[\"0:9912:692:2#out:1\",\"0:9924:517\"]},{\"tk\":[3665,48,3665,49],\"els\":[\"0:9912:692:2#out:1\",\"0:9912:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3666,15,3666,16],\"els\":[\"0:9924:517\"]},{\"tk\":[3666,16,3666,39],\"els\":[\"0:9912:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3666,39,3666,40],\"els\":[\"0:9924:517\"]},{\"tk\":[3666,40,3666,52],\"els\":[\"0:9912:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3666,52,3666,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3666,53,3666,57],\"els\":[\"0:9912:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3666,58,3666,59],\"els\":[\"0:9912:692:2\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3666,60,3666,64],\"els\":[\"0:9912:692:2\",\"0:9869\",\"0:9864\",\"0:9912:692:3\",\"0:9924:517\"]},{\"tk\":[3666,64,3666,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3666,65,3666,66],\"els\":[\"0:9924:517\"]},{\"tk\":[3669,13,3669,36],\"els\":[\"0:9912:702#out:1\",\"0:9924:517\"]},{\"tk\":[3669,36,3669,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3669,37,3669,58],\"els\":[\"0:9912:702#out:1\",\"0:9924:517\"]},{\"tk\":[3669,59,3669,60],\"els\":[\"0:9912:702#out:1\",\"0:9912:702\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3670,15,3670,38],\"els\":[\"0:9912:702\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3670,38,3670,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3670,39,3670,49],\"els\":[\"0:9912:702\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3670,49,3670,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3673,13,3673,15],\"els\":[\"0:9912:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3673,16,3673,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3673,17,3673,40],\"els\":[\"0:9912:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3673,40,3673,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3673,41,3673,62],\"els\":[\"0:9912:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3673,63,3673,64],\"els\":[\"0:9912:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3673,65,3673,66],\"els\":[\"0:9912:683\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3673,66,3673,67],\"els\":[\"0:9924:517\"]},{\"tk\":[3673,68,3673,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3677,15,3677,42],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3678,17,3678,18],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3678,18,3678,41],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3678,41,3678,42],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3678,42,3678,54],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3678,54,3678,55],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3678,55,3678,59],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3678,59,3678,60],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3679,18,3679,19],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3679,19,3679,42],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3679,42,3679,43],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3679,43,3679,50],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3679,50,3679,51],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3680,18,3680,19],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3680,19,3680,42],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3680,42,3680,43],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3680,43,3680,62],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3680,62,3680,63],\"els\":[\"0:9912:684\",\"0:9912:683\",\"0:9912:686\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3680,63,3680,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3683,13,3683,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3683,15,3683,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3683,20,3683,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3687,15,3687,42],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3688,17,3688,18],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3688,18,3688,41],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3688,41,3688,42],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3688,42,3688,54],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3688,54,3688,55],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3688,55,3688,59],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3688,59,3688,60],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3689,18,3689,19],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3689,19,3689,42],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3689,42,3689,43],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3689,43,3689,50],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3689,50,3689,51],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3690,18,3690,19],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3690,19,3690,42],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3690,42,3690,43],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3690,43,3690,63],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3690,63,3690,64],\"els\":[\"0:9912:688\",\"0:9912:683\",\"0:9912:690\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3690,64,3690,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3693,13,3693,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3698,13,3698,19],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3698,20,3698,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3698,21,3698,22],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3698,22,3698,29],\"els\":[\"0:9924:517\"]},{\"tk\":[3698,29,3698,30],\"els\":[\"0:9924:517\"]},{\"tk\":[3698,30,3698,53],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3698,53,3698,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3698,54,3698,65],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3698,65,3698,66],\"els\":[\"0:9924:517\"]},{\"tk\":[3698,67,3698,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3699,14,3699,18],\"els\":[\"0:9924:517\"]},{\"tk\":[3699,19,3699,20],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3699,20,3699,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3704,15,3704,38],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3704,38,3704,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3704,39,3704,52],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3704,52,3704,53],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3704,53,3704,54],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3704,54,3704,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3704,56,3704,57],\"els\":[\"0:9895#out:1\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3704,58,3704,62],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9871\",\"0:9924:517\"]},{\"tk\":[3704,62,3704,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3705,15,3705,38],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3705,38,3705,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3705,39,3705,52],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3705,52,3705,53],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3705,53,3705,54],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3705,54,3705,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3705,56,3705,57],\"els\":[\"0:9895#out:1\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3705,58,3705,62],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9872\",\"0:9924:517\"]},{\"tk\":[3705,62,3705,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3706,15,3706,20],\"els\":[\"0:9924:517\"]},{\"tk\":[3706,20,3706,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3708,14,3708,18],\"els\":[\"0:9924:517\"]},{\"tk\":[3708,19,3708,20],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3708,20,3708,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3712,15,3712,38],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3712,38,3712,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3712,39,3712,52],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3712,52,3712,53],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3712,53,3712,54],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3712,54,3712,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3712,56,3712,57],\"els\":[\"0:9895#out:1\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3713,17,3713,40],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3713,40,3713,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3713,41,3713,49],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3713,49,3713,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3714,15,3714,38],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3714,38,3714,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3714,39,3714,52],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3714,52,3714,53],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3714,53,3714,54],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3714,54,3714,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3714,56,3714,57],\"els\":[\"0:9895#out:1\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3714,58,3714,62],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9899\",\"0:9924:517\"]},{\"tk\":[3714,62,3714,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3715,15,3715,20],\"els\":[\"0:9924:517\"]},{\"tk\":[3715,20,3715,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3717,14,3717,18],\"els\":[\"0:9924:517\"]},{\"tk\":[3717,19,3717,20],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3717,20,3717,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3719,15,3719,38],\"els\":[\"0:9888:605#out:1\",\"0:9924:517\"]},{\"tk\":[3719,38,3719,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3719,39,3719,49],\"els\":[\"0:9888:605#out:1\",\"0:9924:517\"]},{\"tk\":[3719,50,3719,51],\"els\":[\"0:9888:605#out:1\",\"0:9888:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3719,52,3719,58],\"els\":[\"0:9888:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3719,59,3719,60],\"els\":[\"0:9888:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3720,17,3720,40],\"els\":[\"0:9888:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3720,40,3720,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3720,41,3720,49],\"els\":[\"0:9888:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3720,49,3720,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3723,15,3723,38],\"els\":[\"0:9888:608#out:1\",\"0:9924:517\"]},{\"tk\":[3723,38,3723,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3723,39,3723,52],\"els\":[\"0:9888:608#out:1\",\"0:9924:517\"]},{\"tk\":[3723,53,3723,54],\"els\":[\"0:9888:608#out:1\",\"0:9888:608\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3723,55,3723,56],\"els\":[\"0:9888:608\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3723,56,3723,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3723,64,3723,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3724,17,3724,40],\"els\":[\"0:9888:608\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3724,40,3724,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3724,41,3724,51],\"els\":[\"0:9888:608\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3724,51,3724,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3727,15,3727,38],\"els\":[\"0:9888:653#out:1\",\"0:9924:517\"]},{\"tk\":[3727,38,3727,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3727,39,3727,60],\"els\":[\"0:9888:653#out:1\",\"0:9924:517\"]},{\"tk\":[3727,61,3727,62],\"els\":[\"0:9888:653#out:1\",\"0:9888:653\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3728,17,3728,40],\"els\":[\"0:9888:653\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3728,40,3728,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3728,41,3728,54],\"els\":[\"0:9888:653\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3728,54,3728,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3731,15,3731,38],\"els\":[\"0:9888:612#out:1\",\"0:9924:517\"]},{\"tk\":[3731,38,3731,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3731,39,3731,45],\"els\":[\"0:9888:612#out:1\",\"0:9924:517\"]},{\"tk\":[3731,46,3731,47],\"els\":[\"0:9888:612#out:1\",\"0:9888:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3732,17,3732,40],\"els\":[\"0:9888:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3732,40,3732,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3732,41,3732,51],\"els\":[\"0:9888:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3732,52,3732,53],\"els\":[\"0:9888:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3733,17,3733,40],\"els\":[\"0:9888:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3733,40,3733,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3733,41,3733,62],\"els\":[\"0:9888:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3733,62,3733,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3738,15,3738,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3738,27,3738,28],\"els\":[\"0:9888:610#out:1\",\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3738,29,3738,52],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3738,52,3738,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3738,53,3738,66],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3738,67,3738,68],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3738,69,3738,71],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:657\",\"0:9924:517\"]},{\"tk\":[3738,71,3738,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3739,15,3739,38],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3739,38,3739,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3739,39,3739,44],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3739,44,3739,45],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3739,45,3739,46],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3739,46,3739,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3739,48,3739,49],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3739,50,3739,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3739,61,3739,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3744,15,3744,38],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3744,38,3744,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3744,39,3744,47],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3744,47,3744,48],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3744,48,3744,49],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3744,49,3744,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3744,51,3744,52],\"els\":[\"0:9888:557#out:1\",\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3745,17,3745,45],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3745,45,3745,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3745,46,3745,54],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3745,54,3745,55],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3745,55,3745,56],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3745,56,3745,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3745,63,3745,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3745,64,3745,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3745,75,3745,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3745,76,3745,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3748,15,3748,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3748,27,3748,28],\"els\":[\"0:9888:610#out:1\",\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3748,29,3748,52],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3748,52,3748,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3748,53,3748,66],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3748,66,3748,67],\"els\":[\"0:9924:517\"]},{\"tk\":[3749,15,3749,38],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3749,38,3749,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3749,39,3749,44],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3749,44,3749,45],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3749,45,3749,46],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3749,46,3749,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3749,48,3749,49],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3749,50,3749,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3749,61,3749,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3754,15,3754,38],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3754,38,3754,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3754,39,3754,47],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3754,47,3754,48],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3754,48,3754,49],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3754,49,3754,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3754,51,3754,52],\"els\":[\"0:9888:557#out:1\",\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3755,17,3755,45],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3755,45,3755,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3755,46,3755,54],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3755,54,3755,55],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3755,55,3755,56],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3755,56,3755,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3755,63,3755,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3755,64,3755,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3755,75,3755,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3755,76,3755,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3760,15,3760,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3760,27,3760,28],\"els\":[\"0:9888:610#out:1\",\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3760,29,3760,52],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3760,52,3760,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3760,53,3760,66],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3760,67,3760,68],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3760,69,3760,73],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:657\",\"0:9924:517\"]},{\"tk\":[3760,73,3760,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3761,15,3761,38],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3761,38,3761,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3761,39,3761,44],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3761,44,3761,45],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3761,45,3761,46],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3761,46,3761,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3761,48,3761,49],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3761,50,3761,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3761,61,3761,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3766,15,3766,38],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3766,38,3766,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3766,39,3766,47],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3766,47,3766,48],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3766,48,3766,49],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3766,49,3766,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3766,51,3766,52],\"els\":[\"0:9888:557#out:1\",\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3767,17,3767,45],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3767,45,3767,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3767,46,3767,54],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3767,54,3767,55],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3767,55,3767,56],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3767,56,3767,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3767,63,3767,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3767,64,3767,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3767,75,3767,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3767,76,3767,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3772,15,3772,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3772,27,3772,28],\"els\":[\"0:9888:610#out:1\",\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3772,29,3772,52],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3772,52,3772,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3772,53,3772,66],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3772,67,3772,68],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3772,69,3772,73],\"els\":[\"0:9888:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:657\",\"0:9924:517\"]},{\"tk\":[3772,73,3772,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3773,15,3773,38],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3773,38,3773,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3773,39,3773,44],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3773,44,3773,45],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3773,45,3773,46],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3773,46,3773,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3773,48,3773,49],\"els\":[\"0:9888:610#out:1\",\"0:9924:517\"]},{\"tk\":[3773,50,3773,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3773,61,3773,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3778,15,3778,38],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3778,38,3778,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3778,39,3778,47],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3778,47,3778,48],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3778,48,3778,49],\"els\":[\"0:9888:557#out:1\",\"0:9924:517\"]},{\"tk\":[3778,49,3778,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3778,51,3778,52],\"els\":[\"0:9888:557#out:1\",\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3779,17,3779,45],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3779,45,3779,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3779,46,3779,54],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3779,54,3779,55],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9888:549\",\"0:9924:517\"]},{\"tk\":[3779,55,3779,56],\"els\":[\"0:9888:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3779,56,3779,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3779,63,3779,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3779,64,3779,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3779,75,3779,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3779,76,3779,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3782,15,3782,38],\"els\":[\"0:9888:614#out:1\",\"0:9924:517\"]},{\"tk\":[3782,38,3782,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3782,39,3782,45],\"els\":[\"0:9888:614#out:1\",\"0:9924:517\"]},{\"tk\":[3782,46,3782,47],\"els\":[\"0:9888:614#out:1\",\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3782,48,3782,71],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3782,71,3782,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3782,72,3782,80],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3783,17,3783,18],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3783,18,3783,19],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3783,19,3783,20],\"els\":[\"0:9924:517\"]},{\"tk\":[3783,21,3783,22],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3783,23,3783,46],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3783,46,3783,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3783,47,3783,55],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3783,55,3783,56],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3783,56,3783,57],\"els\":[\"0:9888:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3783,57,3783,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3783,58,3783,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3786,15,3786,38],\"els\":[\"0:9888:616#out:1\",\"0:9924:517\"]},{\"tk\":[3786,38,3786,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3786,39,3786,49],\"els\":[\"0:9888:616#out:1\",\"0:9924:517\"]},{\"tk\":[3786,50,3786,51],\"els\":[\"0:9888:616#out:1\",\"0:9888:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3787,17,3787,40],\"els\":[\"0:9888:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3787,40,3787,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3787,41,3787,47],\"els\":[\"0:9888:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3787,48,3787,49],\"els\":[\"0:9888:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3787,50,3787,73],\"els\":[\"0:9888:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3787,73,3787,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3787,74,3787,80],\"els\":[\"0:9888:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3787,80,3787,81],\"els\":[\"0:9924:517\"]},{\"tk\":[3790,15,3790,38],\"els\":[\"0:9888:615#out:1\",\"0:9924:517\"]},{\"tk\":[3790,38,3790,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3790,39,3790,46],\"els\":[\"0:9888:615#out:1\",\"0:9924:517\"]},{\"tk\":[3790,47,3790,48],\"els\":[\"0:9888:615#out:1\",\"0:9888:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3791,17,3791,40],\"els\":[\"0:9888:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3791,40,3791,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3791,41,3791,51],\"els\":[\"0:9888:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3791,52,3791,53],\"els\":[\"0:9888:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3792,17,3792,40],\"els\":[\"0:9888:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3792,40,3792,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3792,41,3792,49],\"els\":[\"0:9888:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3792,49,3792,50],\"els\":[\"0:9888:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3792,50,3792,51],\"els\":[\"0:9888:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3792,51,3792,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3792,52,3792,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3795,15,3795,38],\"els\":[\"0:9887#out:1\",\"0:9924:517\"]},{\"tk\":[3795,38,3795,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3795,39,3795,49],\"els\":[\"0:9887#out:1\",\"0:9924:517\"]},{\"tk\":[3795,50,3795,51],\"els\":[\"0:9887#out:1\",\"0:9887\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3796,17,3796,40],\"els\":[\"0:9887\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3796,40,3796,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3796,41,3796,48],\"els\":[\"0:9887\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3796,49,3796,50],\"els\":[\"0:9887\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3797,17,3797,40],\"els\":[\"0:9887\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3797,40,3797,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3797,41,3797,53],\"els\":[\"0:9887\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3797,53,3797,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3800,15,3800,38],\"els\":[\"0:9889#out:1\",\"0:9924:517\"]},{\"tk\":[3800,38,3800,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3800,39,3800,44],\"els\":[\"0:9889#out:1\",\"0:9924:517\"]},{\"tk\":[3800,45,3800,46],\"els\":[\"0:9889#out:1\",\"0:9889\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3800,47,3800,70],\"els\":[\"0:9889\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3800,70,3800,71],\"els\":[\"0:9924:517\"]},{\"tk\":[3800,71,3800,81],\"els\":[\"0:9889\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3801,17,3801,18],\"els\":[\"0:9889\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3801,19,3801,42],\"els\":[\"0:9889\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3801,42,3801,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3801,43,3801,51],\"els\":[\"0:9889\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3801,51,3801,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3806,15,3806,38],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3806,38,3806,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3806,39,3806,52],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3806,52,3806,53],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3806,53,3806,54],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3806,54,3806,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3806,56,3806,57],\"els\":[\"0:9895#out:1\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3807,17,3807,40],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3807,40,3807,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3807,41,3807,46],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3807,46,3807,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3808,15,3808,38],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3808,38,3808,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3808,39,3808,52],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3808,52,3808,53],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3808,53,3808,54],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3808,54,3808,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3808,56,3808,57],\"els\":[\"0:9895#out:1\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3808,58,3808,62],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9879\",\"0:9924:517\"]},{\"tk\":[3808,62,3808,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3809,15,3809,20],\"els\":[\"0:9924:517\"]},{\"tk\":[3809,20,3809,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3811,14,3811,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3811,21,3811,22],\"els\":[\"0:9924:517\"]},{\"tk\":[3813,15,3813,38],\"els\":[\"0:9912:605#out:1\",\"0:9924:517\"]},{\"tk\":[3813,38,3813,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3813,39,3813,49],\"els\":[\"0:9912:605#out:1\",\"0:9924:517\"]},{\"tk\":[3813,50,3813,51],\"els\":[\"0:9912:605#out:1\",\"0:9912:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3813,52,3813,58],\"els\":[\"0:9912:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3813,59,3813,60],\"els\":[\"0:9912:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3814,17,3814,40],\"els\":[\"0:9912:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3814,40,3814,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3814,41,3814,48],\"els\":[\"0:9912:605\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3814,48,3814,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3817,15,3817,38],\"els\":[\"0:9912:608#out:1\",\"0:9924:517\"]},{\"tk\":[3817,38,3817,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3817,39,3817,52],\"els\":[\"0:9912:608#out:1\",\"0:9924:517\"]},{\"tk\":[3817,53,3817,54],\"els\":[\"0:9912:608#out:1\",\"0:9912:608\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3817,55,3817,56],\"els\":[\"0:9912:608\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3817,56,3817,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3817,64,3817,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3818,17,3818,40],\"els\":[\"0:9912:608\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3818,40,3818,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3818,41,3818,51],\"els\":[\"0:9912:608\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3818,51,3818,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3821,15,3821,38],\"els\":[\"0:9912:653#out:1\",\"0:9924:517\"]},{\"tk\":[3821,38,3821,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3821,39,3821,60],\"els\":[\"0:9912:653#out:1\",\"0:9924:517\"]},{\"tk\":[3821,61,3821,62],\"els\":[\"0:9912:653#out:1\",\"0:9912:653\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3822,17,3822,40],\"els\":[\"0:9912:653\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3822,40,3822,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3822,41,3822,54],\"els\":[\"0:9912:653\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3822,54,3822,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3825,15,3825,38],\"els\":[\"0:9912:612#out:1\",\"0:9924:517\"]},{\"tk\":[3825,38,3825,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3825,39,3825,45],\"els\":[\"0:9912:612#out:1\",\"0:9924:517\"]},{\"tk\":[3825,46,3825,47],\"els\":[\"0:9912:612#out:1\",\"0:9912:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3826,17,3826,40],\"els\":[\"0:9912:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3826,40,3826,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3826,41,3826,51],\"els\":[\"0:9912:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3826,52,3826,53],\"els\":[\"0:9912:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3827,17,3827,40],\"els\":[\"0:9912:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3827,40,3827,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3827,41,3827,62],\"els\":[\"0:9912:612\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3827,62,3827,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3832,15,3832,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3832,27,3832,28],\"els\":[\"0:9912:610#out:1\",\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3832,29,3832,52],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3832,52,3832,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3832,53,3832,66],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3832,67,3832,68],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3832,69,3832,71],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:657\",\"0:9924:517\"]},{\"tk\":[3832,71,3832,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3833,15,3833,38],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3833,38,3833,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3833,39,3833,44],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3833,44,3833,45],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3833,45,3833,46],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3833,46,3833,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3833,48,3833,49],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3833,50,3833,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3833,61,3833,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3838,15,3838,38],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3838,38,3838,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3838,39,3838,47],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3838,47,3838,48],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3838,48,3838,49],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3838,49,3838,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3838,51,3838,52],\"els\":[\"0:9912:557#out:1\",\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3839,17,3839,45],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3839,45,3839,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3839,46,3839,54],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3839,54,3839,55],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3839,55,3839,56],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3839,56,3839,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3839,63,3839,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3839,64,3839,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3839,75,3839,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3839,76,3839,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3842,15,3842,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3842,27,3842,28],\"els\":[\"0:9912:610#out:1\",\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3842,29,3842,52],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3842,52,3842,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3842,53,3842,66],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3842,66,3842,67],\"els\":[\"0:9924:517\"]},{\"tk\":[3843,15,3843,38],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3843,38,3843,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3843,39,3843,44],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3843,44,3843,45],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3843,45,3843,46],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3843,46,3843,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3843,48,3843,49],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3843,50,3843,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3843,61,3843,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3848,15,3848,38],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3848,38,3848,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3848,39,3848,47],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3848,47,3848,48],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3848,48,3848,49],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3848,49,3848,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3848,51,3848,52],\"els\":[\"0:9912:557#out:1\",\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3849,17,3849,45],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3849,45,3849,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3849,46,3849,54],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3849,54,3849,55],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3849,55,3849,56],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3849,56,3849,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3849,63,3849,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3849,64,3849,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3849,75,3849,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3849,76,3849,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3854,15,3854,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3854,27,3854,28],\"els\":[\"0:9912:610#out:1\",\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3854,29,3854,52],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3854,52,3854,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3854,53,3854,66],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3854,67,3854,68],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3854,69,3854,73],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:657\",\"0:9924:517\"]},{\"tk\":[3854,73,3854,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3855,15,3855,38],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3855,38,3855,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3855,39,3855,44],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3855,44,3855,45],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3855,45,3855,46],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3855,46,3855,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3855,48,3855,49],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3855,50,3855,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3855,61,3855,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3860,15,3860,38],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3860,38,3860,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3860,39,3860,47],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3860,47,3860,48],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3860,48,3860,49],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3860,49,3860,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3860,51,3860,52],\"els\":[\"0:9912:557#out:1\",\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3861,17,3861,45],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3861,45,3861,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3861,46,3861,54],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3861,54,3861,55],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3861,55,3861,56],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3861,56,3861,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3861,63,3861,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3861,64,3861,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3861,75,3861,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3861,76,3861,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3866,15,3866,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3866,27,3866,28],\"els\":[\"0:9912:610#out:1\",\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3866,29,3866,52],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3866,52,3866,53],\"els\":[\"0:9924:517\"]},{\"tk\":[3866,53,3866,66],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3866,67,3866,68],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3866,69,3866,73],\"els\":[\"0:9912:610\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:657\",\"0:9924:517\"]},{\"tk\":[3866,73,3866,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3867,15,3867,38],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3867,38,3867,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3867,39,3867,44],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3867,44,3867,45],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3867,45,3867,46],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3867,46,3867,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3867,48,3867,49],\"els\":[\"0:9912:610#out:1\",\"0:9924:517\"]},{\"tk\":[3867,50,3867,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3867,61,3867,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3872,15,3872,38],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3872,38,3872,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3872,39,3872,47],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3872,47,3872,48],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3872,48,3872,49],\"els\":[\"0:9912:557#out:1\",\"0:9924:517\"]},{\"tk\":[3872,49,3872,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3872,51,3872,52],\"els\":[\"0:9912:557#out:1\",\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3873,17,3873,45],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3873,45,3873,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3873,46,3873,54],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3873,54,3873,55],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9912:549\",\"0:9924:517\"]},{\"tk\":[3873,55,3873,56],\"els\":[\"0:9912:557\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3873,56,3873,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3873,63,3873,64],\"els\":[\"0:9924:517\"]},{\"tk\":[3873,64,3873,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3873,75,3873,76],\"els\":[\"0:9924:517\"]},{\"tk\":[3873,76,3873,77],\"els\":[\"0:9924:517\"]},{\"tk\":[3876,15,3876,38],\"els\":[\"0:9912:614#out:1\",\"0:9924:517\"]},{\"tk\":[3876,38,3876,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3876,39,3876,45],\"els\":[\"0:9912:614#out:1\",\"0:9924:517\"]},{\"tk\":[3876,46,3876,47],\"els\":[\"0:9912:614#out:1\",\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3876,48,3876,71],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3876,71,3876,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3876,72,3876,80],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3877,17,3877,18],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3877,18,3877,19],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3877,19,3877,20],\"els\":[\"0:9924:517\"]},{\"tk\":[3877,21,3877,22],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3877,23,3877,46],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3877,46,3877,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3877,47,3877,55],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3877,55,3877,56],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3877,56,3877,57],\"els\":[\"0:9912:614\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3877,57,3877,58],\"els\":[\"0:9924:517\"]},{\"tk\":[3877,58,3877,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3880,15,3880,38],\"els\":[\"0:9912:616#out:1\",\"0:9924:517\"]},{\"tk\":[3880,38,3880,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3880,39,3880,48],\"els\":[\"0:9912:616#out:1\",\"0:9924:517\"]},{\"tk\":[3880,49,3880,50],\"els\":[\"0:9912:616#out:1\",\"0:9912:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3880,51,3880,74],\"els\":[\"0:9912:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3880,74,3880,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3880,75,3880,81],\"els\":[\"0:9912:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3881,17,3881,18],\"els\":[\"0:9912:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3881,19,3881,42],\"els\":[\"0:9912:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3881,42,3881,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3881,43,3881,49],\"els\":[\"0:9912:616\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3881,49,3881,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3884,15,3884,38],\"els\":[\"0:9912:615#out:1\",\"0:9924:517\"]},{\"tk\":[3884,38,3884,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3884,39,3884,45],\"els\":[\"0:9912:615#out:1\",\"0:9924:517\"]},{\"tk\":[3884,46,3884,47],\"els\":[\"0:9912:615#out:1\",\"0:9912:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3884,48,3884,71],\"els\":[\"0:9912:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3884,71,3884,72],\"els\":[\"0:9924:517\"]},{\"tk\":[3884,72,3884,81],\"els\":[\"0:9912:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3885,17,3885,18],\"els\":[\"0:9912:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3885,19,3885,42],\"els\":[\"0:9912:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3885,42,3885,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3885,43,3885,51],\"els\":[\"0:9912:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3885,51,3885,52],\"els\":[\"0:9912:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3885,52,3885,53],\"els\":[\"0:9912:615\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3885,53,3885,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3885,54,3885,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3888,15,3888,38],\"els\":[\"0:9911#out:1\",\"0:9924:517\"]},{\"tk\":[3888,38,3888,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3888,39,3888,48],\"els\":[\"0:9911#out:1\",\"0:9924:517\"]},{\"tk\":[3888,49,3888,50],\"els\":[\"0:9911#out:1\",\"0:9911\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3888,51,3888,74],\"els\":[\"0:9911\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3888,74,3888,75],\"els\":[\"0:9924:517\"]},{\"tk\":[3888,75,3888,81],\"els\":[\"0:9911\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3889,17,3889,18],\"els\":[\"0:9911\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3889,19,3889,42],\"els\":[\"0:9911\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3889,42,3889,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3889,43,3889,55],\"els\":[\"0:9911\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3889,55,3889,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3892,15,3892,38],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3892,38,3892,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3892,39,3892,52],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3892,52,3892,53],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3892,53,3892,54],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3892,54,3892,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3892,56,3892,57],\"els\":[\"0:9895#out:1\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3893,17,3893,40],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3893,40,3893,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3893,41,3893,49],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3893,49,3893,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3894,15,3894,38],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3894,38,3894,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3894,39,3894,52],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3894,52,3894,53],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3894,53,3894,54],\"els\":[\"0:9895#out:1\",\"0:9924:517\"]},{\"tk\":[3894,54,3894,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3894,56,3894,57],\"els\":[\"0:9895#out:1\",\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3895,17,3895,40],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3895,40,3895,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3895,41,3895,50],\"els\":[\"0:9895\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3895,50,3895,51],\"els\":[\"0:9924:517\"]},{\"tk\":[3896,15,3896,20],\"els\":[\"0:9924:517\"]},{\"tk\":[3896,20,3896,21],\"els\":[\"0:9924:517\"]},{\"tk\":[3897,13,3897,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3902,13,3902,36],\"els\":[\"0:9918\",\"0:9924:517\"]},{\"tk\":[3902,36,3902,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3902,37,3902,58],\"els\":[\"0:9918\",\"0:9924:517\"]},{\"tk\":[3902,59,3902,60],\"els\":[\"0:9918\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3903,15,3903,38],\"els\":[\"0:9918\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3903,38,3903,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3903,39,3903,52],\"els\":[\"0:9918\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3903,52,3903,53],\"els\":[\"0:9918\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3903,53,3903,54],\"els\":[\"0:9918\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3903,54,3903,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3903,55,3903,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3906,13,3906,40],\"els\":[\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3906,40,3906,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3906,41,3906,59],\"els\":[\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3906,60,3906,61],\"els\":[\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3907,15,3907,38],\"els\":[\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3907,38,3907,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3907,39,3907,51],\"els\":[\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3907,51,3907,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3907,52,3907,56],\"els\":[\"0:9886:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3907,56,3907,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3910,13,3910,40],\"els\":[\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3910,40,3910,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3910,41,3910,59],\"els\":[\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3910,60,3910,61],\"els\":[\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3911,15,3911,38],\"els\":[\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3911,38,3911,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3911,39,3911,51],\"els\":[\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3911,51,3911,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3911,52,3911,56],\"els\":[\"0:9910:1187\",\"0:9869\",\"0:9864\",\"0:9924:517\"]},{\"tk\":[3911,56,3911,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3912,11,3912,12],\"els\":[\"0:9924:517\"]},{\"tk\":[3917,11,3917,13],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3917,14,3917,15],\"els\":[\"0:9924:517\"]},{\"tk\":[3917,15,3917,38],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3917,38,3917,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3917,39,3917,50],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3917,51,3917,53],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3917,54,3917,58],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3917,58,3917,59],\"els\":[\"0:9924:517\"]},{\"tk\":[3917,60,3917,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3919,13,3919,36],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3919,36,3919,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3919,37,3919,45],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3919,45,3919,46],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3919,46,3919,47],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3919,47,3919,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3919,49,3919,50],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3920,15,3920,38],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3920,38,3920,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3920,39,3920,46],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3920,46,3920,47],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3920,47,3920,48],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3920,48,3920,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3920,49,3920,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3921,13,3921,36],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3921,36,3921,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3921,37,3921,45],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3921,45,3921,46],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3921,46,3921,47],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3921,47,3921,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3921,49,3921,50],\"els\":[\"0:8946\",\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3922,15,3922,38],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3922,38,3922,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3922,39,3922,46],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3922,46,3922,47],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3922,47,3922,48],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3922,48,3922,49],\"els\":[\"0:9924:517\"]},{\"tk\":[3922,49,3922,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3923,11,3923,12],\"els\":[\"0:9924:517\"]},{\"tk\":[3923,13,3923,17],\"els\":[\"0:9924:517\"]},{\"tk\":[3923,18,3923,19],\"els\":[\"0:9924:517\"]},{\"tk\":[3925,13,3925,36],\"els\":[\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3925,36,3925,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3925,37,3925,45],\"els\":[\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3925,45,3925,46],\"els\":[\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3925,46,3925,47],\"els\":[\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3925,47,3925,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3925,49,3925,50],\"els\":[\"0:8946#out:1\",\"0:8946\",\"0:9924:517\"]},{\"tk\":[3926,15,3926,38],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3926,38,3926,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3926,39,3926,52],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3926,52,3926,53],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3926,53,3926,54],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3926,54,3926,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3926,55,3926,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3927,13,3927,36],\"els\":[\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3927,36,3927,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3927,37,3927,45],\"els\":[\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3927,45,3927,46],\"els\":[\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3927,46,3927,47],\"els\":[\"0:8946#out:1\",\"0:9924:517\"]},{\"tk\":[3927,47,3927,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3927,49,3927,50],\"els\":[\"0:8946#out:1\",\"0:8946\",\"0:9924:517\"]},{\"tk\":[3928,15,3928,38],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3928,38,3928,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3928,39,3928,60],\"els\":[\"0:8946\",\"0:9924:517\"]},{\"tk\":[3928,60,3928,61],\"els\":[\"0:9924:517\"]},{\"tk\":[3929,11,3929,12],\"els\":[\"0:9924:517\"]},{\"tk\":[3934,11,3934,38],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3934,38,3934,39],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3934,39,3934,62],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3934,62,3934,63],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3934,63,3934,71],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3934,71,3934,72],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3934,72,3934,73],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3934,73,3934,74],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3934,74,3934,75],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,13,3935,36],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,36,3935,37],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,37,3935,45],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,45,3935,46],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,46,3935,47],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,47,3935,48],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,48,3935,49],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,50,3935,73],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,73,3935,74],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,74,3935,80],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3935,80,3935,81],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3936,13,3936,36],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3936,36,3936,37],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3936,37,3936,43],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3936,43,3936,44],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3937,13,3937,14],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3937,14,3937,37],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3937,37,3937,38],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3937,38,3937,52],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3937,52,3937,53],\"els\":[\"0:8772:778\",\"0:9924:517\"]},{\"tk\":[3937,53,3937,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3942,11,3942,34],\"els\":[\"0:8777#out:1\",\"0:9924:517\"]},{\"tk\":[3942,34,3942,35],\"els\":[\"0:9924:517\"]},{\"tk\":[3942,35,3942,37],\"els\":[\"0:8777#out:1\",\"0:9924:517\"]},{\"tk\":[3942,38,3942,39],\"els\":[\"0:8777#out:1\",\"0:8777\",\"0:9924:517\"]},{\"tk\":[3943,13,3943,14],\"els\":[\"0:9924:517\"]},{\"tk\":[3943,14,3943,37],\"els\":[\"0:8777\",\"0:9924:517\"]},{\"tk\":[3943,37,3943,38],\"els\":[\"0:9924:517\"]},{\"tk\":[3943,38,3943,55],\"els\":[\"0:8777\",\"0:9924:517\"]},{\"tk\":[3943,56,3943,58],\"els\":[\"0:8777\",\"0:9924:517\"]},{\"tk\":[3944,14,3944,37],\"els\":[\"0:8777\",\"0:9924:517\"]},{\"tk\":[3944,37,3944,38],\"els\":[\"0:9924:517\"]},{\"tk\":[3944,38,3944,54],\"els\":[\"0:8777\",\"0:9924:517\"]},{\"tk\":[3944,54,3944,55],\"els\":[\"0:9924:517\"]},{\"tk\":[3944,55,3944,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3947,11,3947,13],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[3947,14,3947,15],\"els\":[\"0:9924:517\"]},{\"tk\":[3947,15,3947,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[3947,38,3947,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3947,39,3947,41],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[3947,41,3947,42],\"els\":[\"0:9924:517\"]},{\"tk\":[3947,43,3947,44],\"els\":[\"0:9924:517\"]},{\"tk\":[3949,13,3949,36],\"els\":[\"0:8974:1632:492#out:1\",\"0:9924:517\"]},{\"tk\":[3949,36,3949,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3949,37,3949,49],\"els\":[\"0:8974:1632:492#out:1\",\"0:9924:517\"]},{\"tk\":[3949,50,3949,51],\"els\":[\"0:8974:1632:492#out:1\",\"0:8974:1632:492\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3949,52,3949,64],\"els\":[\"0:8974:1632:492\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3949,65,3949,66],\"els\":[\"0:8974:1632:492\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3950,15,3950,38],\"els\":[\"0:8974:1632:492\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3950,38,3950,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3950,39,3950,53],\"els\":[\"0:8974:1632:492\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3950,53,3950,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3950,54,3950,62],\"els\":[\"0:8974:1632:492\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3950,62,3950,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3953,13,3953,36],\"els\":[\"0:8974:1632:493#out:1\",\"0:9924:517\"]},{\"tk\":[3953,36,3953,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3953,37,3953,47],\"els\":[\"0:8974:1632:493#out:1\",\"0:9924:517\"]},{\"tk\":[3953,48,3953,49],\"els\":[\"0:8974:1632:493#out:1\",\"0:8974:1632:493\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3953,50,3953,54],\"els\":[\"0:8974:1632:493\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3953,55,3953,56],\"els\":[\"0:8974:1632:493\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3954,15,3954,38],\"els\":[\"0:8974:1632:493\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3954,38,3954,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3954,39,3954,53],\"els\":[\"0:8974:1632:493\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3954,53,3954,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3954,54,3954,62],\"els\":[\"0:8974:1632:493\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3954,62,3954,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3957,13,3957,36],\"els\":[\"0:8974:1632:499#out:1\",\"0:9924:517\"]},{\"tk\":[3957,36,3957,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3957,37,3957,42],\"els\":[\"0:8974:1632:499#out:1\",\"0:9924:517\"]},{\"tk\":[3957,43,3957,44],\"els\":[\"0:8974:1632:499#out:1\",\"0:8974:1632:499\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3957,45,3957,46],\"els\":[\"0:9924:517\"]},{\"tk\":[3957,46,3957,50],\"els\":[\"0:8974:1632:499\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3957,51,3957,52],\"els\":[\"0:8974:1632:499\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3958,15,3958,38],\"els\":[\"0:8974:1632:499\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3958,38,3958,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3958,39,3958,49],\"els\":[\"0:8974:1632:499\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3958,49,3958,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3958,51,3958,52],\"els\":[\"0:8974:1632:499\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3959,15,3959,38],\"els\":[\"0:8974:1632:499\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3959,38,3959,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3959,39,3959,51],\"els\":[\"0:8974:1632:499\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3959,51,3959,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3962,13,3962,36],\"els\":[\"0:8974:1632:490#out:1\",\"0:9924:517\"]},{\"tk\":[3962,36,3962,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3962,37,3962,42],\"els\":[\"0:8974:1632:490#out:1\",\"0:9924:517\"]},{\"tk\":[3962,43,3962,44],\"els\":[\"0:8974:1632:490#out:1\",\"0:8974:1632:490\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3962,45,3962,68],\"els\":[\"0:8974:1632:490\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3962,68,3962,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3962,69,3962,81],\"els\":[\"0:8974:1632:490\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3963,15,3963,16],\"els\":[\"0:8974:1632:490\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3963,17,3963,40],\"els\":[\"0:8974:1632:490\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3963,40,3963,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3963,41,3963,51],\"els\":[\"0:8974:1632:490\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3963,51,3963,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3966,13,3966,17],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3966,18,3966,19],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3966,20,3966,25],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3966,25,3966,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3966,26,3966,49],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3966,49,3966,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3966,50,3966,64],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3966,64,3966,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3966,65,3966,73],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3966,73,3966,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3967,26,3967,49],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3967,49,3967,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3967,50,3967,55],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3967,55,3967,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3967,56,3967,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3968,13,3968,17],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3968,18,3968,19],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3968,20,3968,25],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3968,25,3968,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3968,26,3968,30],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3968,30,3968,31],\"els\":[\"0:9924:517\"]},{\"tk\":[3968,32,3968,55],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3968,55,3968,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3968,56,3968,61],\"els\":[\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3968,61,3968,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3968,62,3968,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3971,13,3971,36],\"els\":[\"0:8974:1404#out:1\",\"0:9924:517\"]},{\"tk\":[3971,36,3971,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3971,37,3971,40],\"els\":[\"0:8974:1404#out:1\",\"0:9924:517\"]},{\"tk\":[3971,41,3971,42],\"els\":[\"0:8974:1404#out:1\",\"0:8974:1404\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3971,43,3971,47],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3971,47,3971,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3974,13,3974,17],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3974,18,3974,19],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3974,20,3974,25],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3974,25,3974,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3974,26,3974,49],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3974,49,3974,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3974,50,3974,64],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3974,64,3974,65],\"els\":[\"0:9924:517\"]},{\"tk\":[3974,65,3974,73],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3974,73,3974,74],\"els\":[\"0:9924:517\"]},{\"tk\":[3975,26,3975,49],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3975,49,3975,50],\"els\":[\"0:9924:517\"]},{\"tk\":[3975,50,3975,55],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3975,55,3975,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3975,56,3975,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3976,13,3976,17],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3976,18,3976,19],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3976,20,3976,25],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3976,25,3976,26],\"els\":[\"0:9924:517\"]},{\"tk\":[3976,26,3976,30],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3976,30,3976,31],\"els\":[\"0:9924:517\"]},{\"tk\":[3976,32,3976,55],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3976,55,3976,56],\"els\":[\"0:9924:517\"]},{\"tk\":[3976,56,3976,61],\"els\":[\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3976,61,3976,62],\"els\":[\"0:9924:517\"]},{\"tk\":[3976,62,3976,63],\"els\":[\"0:9924:517\"]},{\"tk\":[3979,13,3979,36],\"els\":[\"0:8974:1403#out:1\",\"0:9924:517\"]},{\"tk\":[3979,36,3979,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3979,37,3979,40],\"els\":[\"0:8974:1403#out:1\",\"0:9924:517\"]},{\"tk\":[3979,41,3979,42],\"els\":[\"0:8974:1403#out:1\",\"0:8974:1403\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3979,43,3979,47],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[3979,47,3979,48],\"els\":[\"0:9924:517\"]},{\"tk\":[3982,13,3982,36],\"els\":[\"0:8974:1400#out:1\",\"0:9924:517\"]},{\"tk\":[3982,36,3982,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3982,37,3982,42],\"els\":[\"0:8974:1400#out:1\",\"0:9924:517\"]},{\"tk\":[3982,43,3982,44],\"els\":[\"0:8974:1400#out:1\",\"0:8974:1400\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3982,45,3982,68],\"els\":[\"0:8974:1400\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3982,68,3982,69],\"els\":[\"0:9924:517\"]},{\"tk\":[3982,69,3982,72],\"els\":[\"0:8974:1400\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3982,73,3982,74],\"els\":[\"0:8974:1400\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3983,15,3983,38],\"els\":[\"0:8974:1400\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3983,38,3983,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3983,39,3983,42],\"els\":[\"0:8974:1400\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3983,42,3983,43],\"els\":[\"0:9924:517\"]},{\"tk\":[3986,13,3986,36],\"els\":[\"0:8974:1405#out:1\",\"0:9924:517\"]},{\"tk\":[3986,36,3986,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3986,37,3986,49],\"els\":[\"0:8974:1405#out:1\",\"0:9924:517\"]},{\"tk\":[3986,50,3986,51],\"els\":[\"0:8974:1405#out:1\",\"0:8974:1405\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3986,52,3986,53],\"els\":[\"0:8974:1405\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3986,53,3986,57],\"els\":[\"0:9924:517\"]},{\"tk\":[3986,58,3986,59],\"els\":[\"0:8974:1405\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3987,15,3987,38],\"els\":[\"0:8974:1405\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3987,38,3987,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3987,39,3987,44],\"els\":[\"0:8974:1405\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3987,44,3987,45],\"els\":[\"0:9924:517\"]},{\"tk\":[3990,13,3990,36],\"els\":[\"0:8974:1408#out:1\",\"0:9924:517\"]},{\"tk\":[3990,36,3990,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3990,37,3990,41],\"els\":[\"0:8974:1408#out:1\",\"0:9924:517\"]},{\"tk\":[3990,42,3990,43],\"els\":[\"0:8974:1408#out:1\",\"0:8974:1408\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3990,44,3990,67],\"els\":[\"0:8974:1408\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3990,67,3990,68],\"els\":[\"0:9924:517\"]},{\"tk\":[3990,68,3990,80],\"els\":[\"0:8974:1408\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3991,15,3991,16],\"els\":[\"0:8974:1408\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3991,17,3991,40],\"els\":[\"0:8974:1408\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3991,40,3991,41],\"els\":[\"0:9924:517\"]},{\"tk\":[3991,41,3991,46],\"els\":[\"0:8974:1408\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3991,46,3991,47],\"els\":[\"0:9924:517\"]},{\"tk\":[3994,13,3994,36],\"els\":[\"0:8974:1407#out:1\",\"0:9924:517\"]},{\"tk\":[3994,36,3994,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3994,37,3994,43],\"els\":[\"0:8974:1407#out:1\",\"0:9924:517\"]},{\"tk\":[3994,44,3994,45],\"els\":[\"0:8974:1407#out:1\",\"0:8974:1407\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3994,46,3994,69],\"els\":[\"0:8974:1407\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3994,69,3994,70],\"els\":[\"0:9924:517\"]},{\"tk\":[3994,70,3994,75],\"els\":[\"0:8974:1407\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3994,76,3994,77],\"els\":[\"0:8974:1407\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3995,15,3995,38],\"els\":[\"0:8974:1407\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3995,38,3995,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3995,39,3995,51],\"els\":[\"0:8974:1407\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3995,51,3995,52],\"els\":[\"0:9924:517\"]},{\"tk\":[3998,13,3998,36],\"els\":[\"0:8974:1409#out:1\",\"0:9924:517\"]},{\"tk\":[3998,36,3998,37],\"els\":[\"0:9924:517\"]},{\"tk\":[3998,37,3998,41],\"els\":[\"0:8974:1409#out:1\",\"0:9924:517\"]},{\"tk\":[3998,42,3998,43],\"els\":[\"0:8974:1409#out:1\",\"0:8974:1409\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3999,15,3999,38],\"els\":[\"0:8974:1409\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3999,38,3999,39],\"els\":[\"0:9924:517\"]},{\"tk\":[3999,39,3999,53],\"els\":[\"0:8974:1409\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3999,53,3999,54],\"els\":[\"0:9924:517\"]},{\"tk\":[3999,54,3999,62],\"els\":[\"0:8974:1409\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[3999,63,3999,64],\"els\":[\"0:8974:1409\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4000,15,4000,38],\"els\":[\"0:8974:1409\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4000,38,4000,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4000,39,4000,51],\"els\":[\"0:8974:1409\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4000,51,4000,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4003,13,4003,36],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4003,36,4003,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4003,37,4003,43],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4003,43,4003,44],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4003,44,4003,45],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4003,45,4003,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4003,47,4003,48],\"els\":[\"0:8974:1551#out:1\",\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4003,49,4003,60],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4003,61,4003,62],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4004,15,4004,38],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4004,38,4004,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4004,39,4004,43],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4004,43,4004,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4005,13,4005,36],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4005,36,4005,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4005,37,4005,43],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4005,43,4005,44],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4005,44,4005,45],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4005,45,4005,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4005,47,4005,48],\"els\":[\"0:8974:1551#out:1\",\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4005,49,4005,60],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4005,61,4005,62],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4006,15,4006,38],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4006,38,4006,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4006,39,4006,45],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4006,45,4006,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4007,13,4007,36],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4007,36,4007,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4007,37,4007,43],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4007,43,4007,44],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4007,44,4007,45],\"els\":[\"0:8974:1551#out:1\",\"0:9924:517\"]},{\"tk\":[4007,45,4007,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4007,47,4007,48],\"els\":[\"0:8974:1551#out:1\",\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4007,49,4007,60],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4007,61,4007,62],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4008,15,4008,38],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4008,38,4008,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4008,39,4008,43],\"els\":[\"0:8974:1551\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4008,43,4008,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4011,13,4011,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4011,36,4011,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4011,37,4011,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4011,55,4011,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4011,56,4011,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4011,57,4011,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4011,59,4011,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4012,15,4012,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4012,38,4012,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4012,39,4012,45],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4012,45,4012,46],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4012,46,4012,47],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4012,47,4012,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4012,48,4012,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4013,13,4013,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4013,36,4013,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4013,37,4013,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4013,55,4013,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4013,56,4013,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4013,57,4013,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4013,59,4013,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4014,15,4014,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4014,38,4014,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4014,39,4014,45],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4014,45,4014,46],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4014,46,4014,47],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4014,47,4014,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4014,48,4014,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4015,13,4015,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4015,36,4015,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4015,37,4015,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4015,55,4015,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4015,56,4015,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4015,57,4015,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4015,59,4015,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4016,15,4016,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4016,38,4016,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4016,39,4016,45],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4016,45,4016,46],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4016,46,4016,47],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4016,47,4016,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4016,48,4016,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4017,13,4017,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4017,36,4017,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4017,37,4017,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4017,55,4017,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4017,56,4017,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4017,57,4017,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4017,59,4017,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4018,15,4018,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4018,38,4018,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4018,39,4018,53],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4018,53,4018,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4018,54,4018,62],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4018,62,4018,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4019,13,4019,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4019,36,4019,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4019,37,4019,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4019,55,4019,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4019,56,4019,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4019,57,4019,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4019,59,4019,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4020,15,4020,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4020,38,4020,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4020,39,4020,53],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4020,53,4020,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4020,54,4020,62],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4020,62,4020,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4021,11,4021,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4021,13,4021,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4021,18,4021,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4023,13,4023,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4023,36,4023,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4023,37,4023,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4023,55,4023,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4023,56,4023,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4023,57,4023,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4023,59,4023,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4024,15,4024,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4024,38,4024,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4024,39,4024,41],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4024,41,4024,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4025,13,4025,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4025,36,4025,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4025,37,4025,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4025,55,4025,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4025,56,4025,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4025,57,4025,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4025,59,4025,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4026,15,4026,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4026,38,4026,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4026,39,4026,41],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4026,41,4026,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4027,13,4027,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4027,36,4027,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4027,37,4027,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4027,55,4027,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4027,56,4027,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4027,57,4027,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4027,59,4027,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4028,15,4028,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4028,38,4028,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4028,39,4028,41],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4028,41,4028,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4029,13,4029,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4029,36,4029,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4029,37,4029,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4029,55,4029,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4029,56,4029,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4029,57,4029,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4029,59,4029,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4030,15,4030,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4030,38,4030,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4030,39,4030,45],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4030,45,4030,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4031,13,4031,36],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4031,36,4031,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4031,37,4031,55],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4031,55,4031,56],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4031,56,4031,57],\"els\":[\"0:8831#out:1\",\"0:9924:517\"]},{\"tk\":[4031,57,4031,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4031,59,4031,60],\"els\":[\"0:8831#out:1\",\"0:8831\",\"0:9924:517\"]},{\"tk\":[4032,15,4032,38],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4032,38,4032,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4032,39,4032,44],\"els\":[\"0:8831\",\"0:9924:517\"]},{\"tk\":[4032,44,4032,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4033,11,4033,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4038,11,4038,17],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4038,18,4038,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4038,19,4038,20],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4038,20,4038,27],\"els\":[\"0:9924:517\"]},{\"tk\":[4038,27,4038,28],\"els\":[\"0:9924:517\"]},{\"tk\":[4038,28,4038,51],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4038,51,4038,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4038,52,4038,63],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4038,63,4038,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4038,65,4038,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4039,12,4039,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4039,17,4039,18],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4039,18,4039,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4041,13,4041,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4041,36,4041,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4041,37,4041,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4041,52,4041,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4041,53,4041,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4041,54,4041,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4041,56,4041,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4042,15,4042,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4042,38,4042,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4042,39,4042,50],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4042,50,4042,51],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4042,51,4042,52],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4042,52,4042,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4042,53,4042,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4043,13,4043,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4043,36,4043,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4043,37,4043,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4043,52,4043,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4043,53,4043,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4043,54,4043,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4043,56,4043,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4044,15,4044,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4044,38,4044,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4044,39,4044,50],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4044,50,4044,51],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4044,51,4044,52],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4044,52,4044,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4044,53,4044,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4045,13,4045,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4045,18,4045,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4047,12,4047,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4047,17,4047,18],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4047,18,4047,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4049,13,4049,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4049,36,4049,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4049,37,4049,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4049,52,4049,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4049,53,4049,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4049,54,4049,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4049,56,4049,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4050,15,4050,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4050,38,4050,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4050,39,4050,47],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4050,47,4050,48],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4050,48,4050,49],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4050,49,4050,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4050,50,4050,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4051,13,4051,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4051,36,4051,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4051,37,4051,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4051,52,4051,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4051,53,4051,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4051,54,4051,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4051,56,4051,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4052,15,4052,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4052,38,4052,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4052,39,4052,53],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4052,53,4052,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4052,54,4052,62],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4052,62,4052,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4053,13,4053,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4053,18,4053,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4055,12,4055,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4055,17,4055,18],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4055,18,4055,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4057,13,4057,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4057,36,4057,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4057,37,4057,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4057,52,4057,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4057,53,4057,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4057,54,4057,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4057,56,4057,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4058,15,4058,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4058,38,4058,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4058,39,4058,47],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4058,47,4058,48],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4058,48,4058,49],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4058,49,4058,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4058,50,4058,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4059,13,4059,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4059,36,4059,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4059,37,4059,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4059,52,4059,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4059,53,4059,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4059,54,4059,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4059,56,4059,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4060,15,4060,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4060,38,4060,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4060,39,4060,53],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4060,53,4060,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4060,54,4060,62],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4060,62,4060,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4061,13,4061,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4061,18,4061,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4063,12,4063,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4063,17,4063,18],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4063,18,4063,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4065,13,4065,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4065,36,4065,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4065,37,4065,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4065,52,4065,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4065,53,4065,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4065,54,4065,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4065,56,4065,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4066,15,4066,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4066,38,4066,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4066,39,4066,47],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4066,47,4066,48],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4066,48,4066,49],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4066,49,4066,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4066,50,4066,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4067,13,4067,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4067,36,4067,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4067,37,4067,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4067,52,4067,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4067,53,4067,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4067,54,4067,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4067,56,4067,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4068,15,4068,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4068,38,4068,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4068,39,4068,53],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4068,53,4068,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4068,54,4068,62],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4068,62,4068,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4069,13,4069,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4069,18,4069,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4071,12,4071,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4071,19,4071,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4073,13,4073,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4073,36,4073,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4073,37,4073,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4073,52,4073,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4073,53,4073,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4073,54,4073,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4073,56,4073,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4074,15,4074,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4074,38,4074,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4074,39,4074,63],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4074,63,4074,64],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4074,64,4074,65],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4074,65,4074,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4074,66,4074,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4075,13,4075,36],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4075,36,4075,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4075,37,4075,52],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4075,52,4075,53],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4075,53,4075,54],\"els\":[\"0:8968#out:1\",\"0:9924:517\"]},{\"tk\":[4075,54,4075,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4075,56,4075,57],\"els\":[\"0:8968#out:1\",\"0:8968\",\"0:9924:517\"]},{\"tk\":[4076,15,4076,38],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4076,38,4076,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4076,39,4076,63],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4076,63,4076,64],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4076,64,4076,65],\"els\":[\"0:8968\",\"0:9924:517\"]},{\"tk\":[4076,65,4076,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4076,66,4076,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4077,13,4077,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4077,18,4077,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4078,11,4078,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4083,11,4083,34],\"els\":[\"0:9518#out:1\",\"0:9924:517\"]},{\"tk\":[4083,34,4083,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4083,35,4083,51],\"els\":[\"0:9518#out:1\",\"0:9924:517\"]},{\"tk\":[4083,52,4083,53],\"els\":[\"0:9518#out:1\",\"0:9518\",\"0:9924:517\"]},{\"tk\":[4084,13,4084,40],\"els\":[\"0:9518\",\"0:9924:517\"]},{\"tk\":[4084,40,4084,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4084,41,4084,52],\"els\":[\"0:9518\",\"0:9924:517\"]},{\"tk\":[4084,52,4084,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4087,11,4087,34],\"els\":[\"0:8606#out:1\",\"0:9924:517\"]},{\"tk\":[4087,34,4087,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4087,35,4087,51],\"els\":[\"0:8606#out:1\",\"0:9924:517\"]},{\"tk\":[4087,52,4087,53],\"els\":[\"0:8606#out:1\",\"0:8606\",\"0:9924:517\"]},{\"tk\":[4088,13,4088,40],\"els\":[\"0:8606\",\"0:9924:517\"]},{\"tk\":[4088,40,4088,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4088,41,4088,51],\"els\":[\"0:8606\",\"0:9924:517\"]},{\"tk\":[4088,51,4088,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4091,11,4091,38],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4091,38,4091,39],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4091,39,4091,62],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4091,62,4091,63],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4091,63,4091,67],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4091,67,4091,68],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4091,68,4091,69],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4091,69,4091,70],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4091,70,4091,71],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,13,4092,36],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,36,4092,37],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,37,4092,41],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,41,4092,42],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,42,4092,43],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,43,4092,44],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,44,4092,45],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,46,4092,47],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,47,4092,48],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,49,4092,50],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,50,4092,73],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,73,4092,74],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,74,4092,81],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,81,4092,82],\"els\":[\"0:9427\",\"0:9924:517\"]},{\"tk\":[4092,82,4092,83],\"els\":[\"0:9924:517\"]},{\"tk\":[4097,11,4097,34],\"els\":[\"0:9514#out:1\",\"0:9924:517\"]},{\"tk\":[4097,34,4097,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4097,35,4097,47],\"els\":[\"0:9514#out:1\",\"0:9924:517\"]},{\"tk\":[4097,48,4097,49],\"els\":[\"0:9514#out:1\",\"0:9514\",\"0:9924:517\"]},{\"tk\":[4097,50,4097,51],\"els\":[\"0:9514\",\"0:9924:517\"]},{\"tk\":[4097,51,4097,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4097,59,4097,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4097,60,4097,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4097,61,4097,74],\"els\":[\"0:9514\",\"0:9924:517\"]},{\"tk\":[4097,75,4097,76],\"els\":[\"0:9514\",\"0:9924:517\"]},{\"tk\":[4098,13,4098,36],\"els\":[\"0:9514\",\"0:9924:517\"]},{\"tk\":[4098,36,4098,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4098,37,4098,44],\"els\":[\"0:9514\",\"0:9924:517\"]},{\"tk\":[4098,44,4098,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4098,45,4098,50],\"els\":[\"0:9514\",\"0:9924:517\"]},{\"tk\":[4098,50,4098,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4098,51,4098,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4101,11,4101,13],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4101,14,4101,15],\"els\":[\"0:9924:517\"]},{\"tk\":[4101,15,4101,42],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4101,42,4101,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4101,43,4101,53],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4101,54,4101,56],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4101,57,4101,60],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4101,60,4101,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4101,62,4101,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4102,13,4102,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4102,25,4102,26],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4102,27,4102,54],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4102,54,4102,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4102,55,4102,65],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4102,66,4102,67],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4102,68,4102,71],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4102,71,4102,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4103,11,4103,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4103,13,4103,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4103,18,4103,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4104,13,4104,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4104,25,4104,26],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4104,27,4104,54],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4104,54,4104,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4104,55,4104,65],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4104,66,4104,67],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4104,68,4104,72],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4104,72,4104,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4105,11,4105,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4108,11,4108,34],\"els\":[\"0:9507#out:1\",\"0:9924:517\"]},{\"tk\":[4108,34,4108,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4108,35,4108,40],\"els\":[\"0:9507#out:1\",\"0:9924:517\"]},{\"tk\":[4108,41,4108,42],\"els\":[\"0:9507#out:1\",\"0:9507\",\"0:9924:517\"]},{\"tk\":[4109,13,4109,40],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4109,40,4109,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4109,41,4109,55],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4109,55,4109,56],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[4109,56,4109,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4109,67,4109,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4109,68,4109,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4112,11,4112,34],\"els\":[\"0:9513#out:1\",\"0:9924:517\"]},{\"tk\":[4112,34,4112,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4112,35,4112,45],\"els\":[\"0:9513#out:1\",\"0:9924:517\"]},{\"tk\":[4112,46,4112,47],\"els\":[\"0:9513#out:1\",\"0:9513\",\"0:9924:517\"]},{\"tk\":[4112,48,4112,49],\"els\":[\"0:9513\",\"0:9924:517\"]},{\"tk\":[4112,49,4112,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4112,56,4112,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4113,13,4113,36],\"els\":[\"0:9513\",\"0:9924:517\"]},{\"tk\":[4113,36,4113,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4113,37,4113,49],\"els\":[\"0:9513\",\"0:9924:517\"]},{\"tk\":[4113,50,4113,51],\"els\":[\"0:9513\",\"0:9924:517\"]},{\"tk\":[4113,52,4113,53],\"els\":[\"0:9513\",\"0:9924:517\"]},{\"tk\":[4113,53,4113,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4113,60,4113,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4114,13,4114,36],\"els\":[\"0:9513\",\"0:9924:517\"]},{\"tk\":[4114,36,4114,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4114,37,4114,42],\"els\":[\"0:9513\",\"0:9924:517\"]},{\"tk\":[4114,42,4114,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4121,11,4121,34],\"els\":[\"0:9510#out:1\",\"0:9924:517\"]},{\"tk\":[4121,34,4121,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4121,35,4121,45],\"els\":[\"0:9510#out:1\",\"0:9924:517\"]},{\"tk\":[4121,46,4121,47],\"els\":[\"0:9510#out:1\",\"0:9510\",\"0:9924:517\"]},{\"tk\":[4121,48,4121,55],\"els\":[\"0:9510\",\"0:9512\",\"0:9924:517\"]},{\"tk\":[4121,56,4121,57],\"els\":[\"0:9510\",\"0:9924:517\"]},{\"tk\":[4122,13,4122,36],\"els\":[\"0:9510\",\"0:9924:517\"]},{\"tk\":[4122,36,4122,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4122,37,4122,53],\"els\":[\"0:9510\",\"0:9924:517\"]},{\"tk\":[4122,54,4122,55],\"els\":[\"0:9510\",\"0:9924:517\"]},{\"tk\":[4122,56,4122,70],\"els\":[\"0:9510\",\"0:9505\",\"0:9924:517\"]},{\"tk\":[4122,71,4122,72],\"els\":[\"0:9510\",\"0:9924:517\"]},{\"tk\":[4122,73,4122,78],\"els\":[\"0:9510\",\"0:9508\",\"0:9924:517\"]},{\"tk\":[4122,78,4122,79],\"els\":[\"0:9924:517\"]},{\"tk\":[4127,11,4127,34],\"els\":[\"0:9509#out:1\",\"0:9924:517\"]},{\"tk\":[4127,34,4127,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4127,35,4127,41],\"els\":[\"0:9509#out:1\",\"0:9924:517\"]},{\"tk\":[4127,42,4127,43],\"els\":[\"0:9509#out:1\",\"0:9509\",\"0:9924:517\"]},{\"tk\":[4127,44,4127,49],\"els\":[\"0:9509\",\"0:9506\",\"0:9924:517\"]},{\"tk\":[4127,50,4127,51],\"els\":[\"0:9509\",\"0:9924:517\"]},{\"tk\":[4128,13,4128,36],\"els\":[\"0:9509\",\"0:9924:517\"]},{\"tk\":[4128,36,4128,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4128,37,4128,47],\"els\":[\"0:9509\",\"0:9924:517\"]},{\"tk\":[4128,47,4128,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4131,11,4131,34],\"els\":[\"0:9511#out:1\",\"0:9924:517\"]},{\"tk\":[4131,34,4131,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4131,35,4131,46],\"els\":[\"0:9511#out:1\",\"0:9924:517\"]},{\"tk\":[4131,47,4131,48],\"els\":[\"0:9511#out:1\",\"0:9511\",\"0:9924:517\"]},{\"tk\":[4131,49,4131,50],\"els\":[\"0:9511\",\"0:9924:517\"]},{\"tk\":[4131,50,4131,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4131,58,4131,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4132,13,4132,36],\"els\":[\"0:9511\",\"0:9924:517\"]},{\"tk\":[4132,36,4132,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4132,37,4132,47],\"els\":[\"0:9511\",\"0:9924:517\"]},{\"tk\":[4132,48,4132,49],\"els\":[\"0:9511\",\"0:9924:517\"]},{\"tk\":[4132,50,4132,73],\"els\":[\"0:9511\",\"0:9924:517\"]},{\"tk\":[4132,73,4132,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4132,74,4132,80],\"els\":[\"0:9511\",\"0:9924:517\"]},{\"tk\":[4132,80,4132,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4138,11,4138,34],\"els\":[\"0:8672:483#out:1\",\"0:9924:517\"]},{\"tk\":[4138,34,4138,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4138,35,4138,44],\"els\":[\"0:8672:483#out:1\",\"0:9924:517\"]},{\"tk\":[4138,44,4138,45],\"els\":[\"0:8672:483#out:1\",\"0:9924:517\"]},{\"tk\":[4138,45,4138,46],\"els\":[\"0:8672:483#out:1\",\"0:9924:517\"]},{\"tk\":[4138,46,4138,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4138,48,4138,49],\"els\":[\"0:8672:483#out:1\",\"0:8672:483\",\"0:9924:517\"]},{\"tk\":[4138,50,4138,55],\"els\":[\"0:8672:483\",\"0:8672:478\",\"0:9924:517\"]},{\"tk\":[4138,55,4138,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4139,11,4139,34],\"els\":[\"0:8672:483#out:1\",\"0:9924:517\"]},{\"tk\":[4139,34,4139,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4139,35,4139,44],\"els\":[\"0:8672:483#out:1\",\"0:9924:517\"]},{\"tk\":[4139,44,4139,45],\"els\":[\"0:8672:483#out:1\",\"0:9924:517\"]},{\"tk\":[4139,45,4139,46],\"els\":[\"0:8672:483#out:1\",\"0:9924:517\"]},{\"tk\":[4139,46,4139,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4139,48,4139,49],\"els\":[\"0:8672:483#out:1\",\"0:8672:483\",\"0:9924:517\"]},{\"tk\":[4139,50,4139,55],\"els\":[\"0:8672:483\",\"0:8672:480\",\"0:9924:517\"]},{\"tk\":[4139,55,4139,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4142,11,4142,34],\"els\":[\"0:8672:364#out:1\",\"0:9924:517\"]},{\"tk\":[4142,34,4142,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4142,35,4142,44],\"els\":[\"0:8672:364#out:1\",\"0:9924:517\"]},{\"tk\":[4142,45,4142,46],\"els\":[\"0:8672:364#out:1\",\"0:8672:364\",\"0:9924:517\"]},{\"tk\":[4143,13,4143,36],\"els\":[\"0:8672:364\",\"0:9924:517\"]},{\"tk\":[4143,36,4143,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4143,37,4143,48],\"els\":[\"0:8672:364\",\"0:9924:517\"]},{\"tk\":[4143,49,4143,50],\"els\":[\"0:8672:364\",\"0:9924:517\"]},{\"tk\":[4143,51,4143,56],\"els\":[\"0:8672:364\",\"0:9924:517\"]},{\"tk\":[4143,56,4143,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4146,11,4146,34],\"els\":[\"0:8672:366#out:1\",\"0:9924:517\"]},{\"tk\":[4146,34,4146,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4146,35,4146,46],\"els\":[\"0:8672:366#out:1\",\"0:9924:517\"]},{\"tk\":[4146,47,4146,48],\"els\":[\"0:8672:366#out:1\",\"0:8672:366\",\"0:9924:517\"]},{\"tk\":[4147,13,4147,40],\"els\":[\"0:8672:366\",\"0:9924:517\"]},{\"tk\":[4147,40,4147,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4147,41,4147,59],\"els\":[\"0:8672:366\",\"0:9924:517\"]},{\"tk\":[4147,59,4147,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4150,11,4150,34],\"els\":[\"0:8672:365#out:1\",\"0:9924:517\"]},{\"tk\":[4150,34,4150,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4150,35,4150,45],\"els\":[\"0:8672:365#out:1\",\"0:9924:517\"]},{\"tk\":[4150,46,4150,47],\"els\":[\"0:8672:365#out:1\",\"0:8672:365\",\"0:9924:517\"]},{\"tk\":[4150,48,4150,53],\"els\":[\"0:8672:365\",\"0:9924:517\"]},{\"tk\":[4150,54,4150,55],\"els\":[\"0:8672:365\",\"0:9924:517\"]},{\"tk\":[4151,13,4151,36],\"els\":[\"0:8672:365\",\"0:9924:517\"]},{\"tk\":[4151,36,4151,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4151,37,4151,48],\"els\":[\"0:8672:365\",\"0:9924:517\"]},{\"tk\":[4151,48,4151,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4154,11,4154,34],\"els\":[\"0:8672:360#out:1\",\"0:9924:517\"]},{\"tk\":[4154,34,4154,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4154,35,4154,41],\"els\":[\"0:8672:360#out:1\",\"0:9924:517\"]},{\"tk\":[4154,42,4154,43],\"els\":[\"0:8672:360#out:1\",\"0:8672:360\",\"0:9924:517\"]},{\"tk\":[4154,44,4154,67],\"els\":[\"0:8672:360\",\"0:9924:517\"]},{\"tk\":[4154,67,4154,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4154,68,4154,77],\"els\":[\"0:8672:360\",\"0:9924:517\"]},{\"tk\":[4154,78,4154,79],\"els\":[\"0:8672:360\",\"0:9924:517\"]},{\"tk\":[4155,13,4155,36],\"els\":[\"0:8672:360\",\"0:9924:517\"]},{\"tk\":[4155,36,4155,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4155,37,4155,47],\"els\":[\"0:8672:360\",\"0:9924:517\"]},{\"tk\":[4155,47,4155,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4158,11,4158,34],\"els\":[\"0:8607#out:1\",\"0:9924:517\"]},{\"tk\":[4158,34,4158,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4158,35,4158,43],\"els\":[\"0:8607#out:1\",\"0:9924:517\"]},{\"tk\":[4158,44,4158,45],\"els\":[\"0:8607#out:1\",\"0:8607\",\"0:9924:517\"]},{\"tk\":[4158,46,4158,69],\"els\":[\"0:8607\",\"0:9924:517\"]},{\"tk\":[4158,69,4158,70],\"els\":[\"0:9924:517\"]},{\"tk\":[4158,70,4158,76],\"els\":[\"0:8607\",\"0:9924:517\"]},{\"tk\":[4158,77,4158,78],\"els\":[\"0:8607\",\"0:9924:517\"]},{\"tk\":[4159,13,4159,36],\"els\":[\"0:8607\",\"0:9924:517\"]},{\"tk\":[4159,36,4159,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4159,37,4159,53],\"els\":[\"0:8607\",\"0:9924:517\"]},{\"tk\":[4159,53,4159,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4162,11,4162,34],\"els\":[\"0:9770#out:1\",\"0:9924:517\"]},{\"tk\":[4162,34,4162,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4162,35,4162,50],\"els\":[\"0:9770#out:1\",\"0:9924:517\"]},{\"tk\":[4162,51,4162,52],\"els\":[\"0:9770#out:1\",\"0:9770\",\"0:9924:517\"]},{\"tk\":[4163,13,4163,40],\"els\":[\"0:9770\",\"0:9924:517\"]},{\"tk\":[4163,40,4163,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4163,41,4163,50],\"els\":[\"0:9770\",\"0:9924:517\"]},{\"tk\":[4163,50,4163,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4166,11,4166,34],\"els\":[\"0:9771#out:1\",\"0:9924:517\"]},{\"tk\":[4166,34,4166,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4166,35,4166,51],\"els\":[\"0:9771#out:1\",\"0:9924:517\"]},{\"tk\":[4166,52,4166,53],\"els\":[\"0:9771#out:1\",\"0:9771\",\"0:9924:517\"]},{\"tk\":[4167,13,4167,40],\"els\":[\"0:9771\",\"0:9924:517\"]},{\"tk\":[4167,40,4167,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4167,41,4167,49],\"els\":[\"0:9771\",\"0:9924:517\"]},{\"tk\":[4167,49,4167,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4170,11,4170,34],\"els\":[\"0:9772#out:1\",\"0:9924:517\"]},{\"tk\":[4170,34,4170,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4170,35,4170,51],\"els\":[\"0:9772#out:1\",\"0:9924:517\"]},{\"tk\":[4170,52,4170,53],\"els\":[\"0:9772#out:1\",\"0:9772\",\"0:9924:517\"]},{\"tk\":[4171,13,4171,40],\"els\":[\"0:9772\",\"0:9924:517\"]},{\"tk\":[4171,40,4171,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4171,41,4171,50],\"els\":[\"0:9772\",\"0:9924:517\"]},{\"tk\":[4171,50,4171,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4174,11,4174,34],\"els\":[\"0:9773#out:1\",\"0:9924:517\"]},{\"tk\":[4174,34,4174,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4174,35,4174,51],\"els\":[\"0:9773#out:1\",\"0:9924:517\"]},{\"tk\":[4174,52,4174,53],\"els\":[\"0:9773#out:1\",\"0:9773\",\"0:9924:517\"]},{\"tk\":[4175,13,4175,40],\"els\":[\"0:9773\",\"0:9924:517\"]},{\"tk\":[4175,40,4175,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4175,41,4175,50],\"els\":[\"0:9773\",\"0:9924:517\"]},{\"tk\":[4175,50,4175,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4178,11,4178,34],\"els\":[\"0:9774#out:1\",\"0:9924:517\"]},{\"tk\":[4178,34,4178,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4178,35,4178,49],\"els\":[\"0:9774#out:1\",\"0:9924:517\"]},{\"tk\":[4178,50,4178,51],\"els\":[\"0:9774#out:1\",\"0:9774\",\"0:9924:517\"]},{\"tk\":[4179,13,4179,40],\"els\":[\"0:9774\",\"0:9924:517\"]},{\"tk\":[4179,40,4179,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4179,41,4179,46],\"els\":[\"0:9774\",\"0:9924:517\"]},{\"tk\":[4179,46,4179,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4182,11,4182,34],\"els\":[\"0:9775#out:1\",\"0:9924:517\"]},{\"tk\":[4182,34,4182,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4182,35,4182,49],\"els\":[\"0:9775#out:1\",\"0:9924:517\"]},{\"tk\":[4182,50,4182,51],\"els\":[\"0:9775#out:1\",\"0:9775\",\"0:9924:517\"]},{\"tk\":[4183,13,4183,40],\"els\":[\"0:9775\",\"0:9924:517\"]},{\"tk\":[4183,40,4183,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4183,41,4183,48],\"els\":[\"0:9775\",\"0:9924:517\"]},{\"tk\":[4183,48,4183,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4186,11,4186,34],\"els\":[\"0:9776#out:1\",\"0:9924:517\"]},{\"tk\":[4186,34,4186,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4186,35,4186,49],\"els\":[\"0:9776#out:1\",\"0:9924:517\"]},{\"tk\":[4186,50,4186,51],\"els\":[\"0:9776#out:1\",\"0:9776\",\"0:9924:517\"]},{\"tk\":[4187,13,4187,40],\"els\":[\"0:9776\",\"0:9924:517\"]},{\"tk\":[4187,40,4187,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4187,41,4187,50],\"els\":[\"0:9776\",\"0:9924:517\"]},{\"tk\":[4187,50,4187,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4190,11,4190,34],\"els\":[\"0:9777#out:1\",\"0:9924:517\"]},{\"tk\":[4190,34,4190,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4190,35,4190,49],\"els\":[\"0:9777#out:1\",\"0:9924:517\"]},{\"tk\":[4190,50,4190,51],\"els\":[\"0:9777#out:1\",\"0:9777\",\"0:9924:517\"]},{\"tk\":[4191,13,4191,40],\"els\":[\"0:9777\",\"0:9924:517\"]},{\"tk\":[4191,40,4191,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4191,41,4191,60],\"els\":[\"0:9777\",\"0:9924:517\"]},{\"tk\":[4191,60,4191,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4194,11,4194,34],\"els\":[\"0:9778#out:1\",\"0:9924:517\"]},{\"tk\":[4194,34,4194,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4194,35,4194,49],\"els\":[\"0:9778#out:1\",\"0:9924:517\"]},{\"tk\":[4194,50,4194,51],\"els\":[\"0:9778#out:1\",\"0:9778\",\"0:9924:517\"]},{\"tk\":[4195,13,4195,40],\"els\":[\"0:9778\",\"0:9924:517\"]},{\"tk\":[4195,40,4195,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4195,41,4195,59],\"els\":[\"0:9778\",\"0:9924:517\"]},{\"tk\":[4195,59,4195,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4198,11,4198,34],\"els\":[\"0:9779#out:1\",\"0:9924:517\"]},{\"tk\":[4198,34,4198,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4198,35,4198,49],\"els\":[\"0:9779#out:1\",\"0:9924:517\"]},{\"tk\":[4198,50,4198,51],\"els\":[\"0:9779#out:1\",\"0:9779\",\"0:9924:517\"]},{\"tk\":[4199,13,4199,40],\"els\":[\"0:9779\",\"0:9924:517\"]},{\"tk\":[4199,40,4199,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4199,41,4199,58],\"els\":[\"0:9779\",\"0:9924:517\"]},{\"tk\":[4199,58,4199,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4202,11,4202,34],\"els\":[\"0:9786#out:1\",\"0:9924:517\"]},{\"tk\":[4202,34,4202,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4202,35,4202,51],\"els\":[\"0:9786#out:1\",\"0:9924:517\"]},{\"tk\":[4202,52,4202,53],\"els\":[\"0:9786#out:1\",\"0:9786\",\"0:9924:517\"]},{\"tk\":[4203,13,4203,40],\"els\":[\"0:9786\",\"0:9924:517\"]},{\"tk\":[4203,40,4203,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4203,41,4203,59],\"els\":[\"0:9786\",\"0:9924:517\"]},{\"tk\":[4203,59,4203,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4208,11,4208,34],\"els\":[\"0:9802#out:1\",\"0:9924:517\"]},{\"tk\":[4208,34,4208,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4208,35,4208,44],\"els\":[\"0:9802#out:1\",\"0:9924:517\"]},{\"tk\":[4208,45,4208,46],\"els\":[\"0:9802#out:1\",\"0:9802\",\"0:9924:517\"]},{\"tk\":[4208,47,4208,54],\"els\":[\"0:9802\",\"0:9782\",\"0:9924:517\"]},{\"tk\":[4208,55,4208,56],\"els\":[\"0:9802\",\"0:9924:517\"]},{\"tk\":[4209,13,4209,36],\"els\":[\"0:9802\",\"0:9924:517\"]},{\"tk\":[4209,36,4209,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4209,37,4209,53],\"els\":[\"0:9802\",\"0:9924:517\"]},{\"tk\":[4209,53,4209,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4212,11,4212,34],\"els\":[\"0:9818#out:1\",\"0:9924:517\"]},{\"tk\":[4212,34,4212,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4212,35,4212,45],\"els\":[\"0:9818#out:1\",\"0:9924:517\"]},{\"tk\":[4212,46,4212,47],\"els\":[\"0:9818#out:1\",\"0:9818\",\"0:9924:517\"]},{\"tk\":[4213,13,4213,40],\"els\":[\"0:9818\",\"0:9924:517\"]},{\"tk\":[4213,40,4213,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4213,41,4213,58],\"els\":[\"0:9818\",\"0:9924:517\"]},{\"tk\":[4213,58,4213,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4216,11,4216,13],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4216,14,4216,15],\"els\":[\"0:9924:517\"]},{\"tk\":[4216,15,4216,38],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4216,38,4216,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4216,39,4216,55],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4216,56,4216,57],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4216,58,4216,62],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4216,62,4216,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4216,64,4216,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4218,13,4218,36],\"els\":[\"0:9817\",\"0:9817#out:1\",\"0:9924:517\"]},{\"tk\":[4218,36,4218,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4218,37,4218,45],\"els\":[\"0:9817\",\"0:9817#out:1\",\"0:9924:517\"]},{\"tk\":[4218,46,4218,47],\"els\":[\"0:9817\",\"0:9817#out:1\",\"0:9924:517\"]},{\"tk\":[4219,15,4219,38],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4219,38,4219,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4219,39,4219,49],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4219,49,4219,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4220,11,4220,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4220,13,4220,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4220,18,4220,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4222,13,4222,36],\"els\":[\"0:9817#out:1\",\"0:9924:517\"]},{\"tk\":[4222,36,4222,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4222,37,4222,45],\"els\":[\"0:9817#out:1\",\"0:9924:517\"]},{\"tk\":[4222,46,4222,47],\"els\":[\"0:9817#out:1\",\"0:9817\",\"0:9924:517\"]},{\"tk\":[4223,15,4223,38],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4223,38,4223,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4223,39,4223,55],\"els\":[\"0:9817\",\"0:9924:517\"]},{\"tk\":[4223,55,4223,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4224,11,4224,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4229,11,4229,34],\"els\":[\"0:9816#out:1\",\"0:9924:517\"]},{\"tk\":[4229,34,4229,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4229,35,4229,42],\"els\":[\"0:9816#out:1\",\"0:9924:517\"]},{\"tk\":[4229,43,4229,44],\"els\":[\"0:9816#out:1\",\"0:9816\",\"0:9924:517\"]},{\"tk\":[4229,45,4229,68],\"els\":[\"0:9816\",\"0:9924:517\"]},{\"tk\":[4229,68,4229,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4229,69,4229,78],\"els\":[\"0:9816\",\"0:9924:517\"]},{\"tk\":[4229,79,4229,80],\"els\":[\"0:9816\",\"0:9924:517\"]},{\"tk\":[4230,13,4230,36],\"els\":[\"0:9816\",\"0:9924:517\"]},{\"tk\":[4230,36,4230,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4230,37,4230,45],\"els\":[\"0:9816\",\"0:9924:517\"]},{\"tk\":[4230,45,4230,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4233,11,4233,34],\"els\":[\"0:9783#out:1\",\"0:9924:517\"]},{\"tk\":[4233,34,4233,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4233,35,4233,51],\"els\":[\"0:9783#out:1\",\"0:9924:517\"]},{\"tk\":[4233,52,4233,53],\"els\":[\"0:9783#out:1\",\"0:9783\",\"0:9924:517\"]},{\"tk\":[4234,13,4234,40],\"els\":[\"0:9783\",\"0:9924:517\"]},{\"tk\":[4234,40,4234,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4234,41,4234,55],\"els\":[\"0:9783\",\"0:9924:517\"]},{\"tk\":[4234,55,4234,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4237,11,4237,34],\"els\":[\"0:9787#out:1\",\"0:9924:517\"]},{\"tk\":[4237,34,4237,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4237,35,4237,51],\"els\":[\"0:9787#out:1\",\"0:9924:517\"]},{\"tk\":[4237,52,4237,53],\"els\":[\"0:9787#out:1\",\"0:9787\",\"0:9924:517\"]},{\"tk\":[4238,13,4238,40],\"els\":[\"0:9787\",\"0:9924:517\"]},{\"tk\":[4238,40,4238,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4238,41,4238,48],\"els\":[\"0:9787\",\"0:9924:517\"]},{\"tk\":[4238,48,4238,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4241,11,4241,34],\"els\":[\"0:9788#out:1\",\"0:9924:517\"]},{\"tk\":[4241,34,4241,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4241,35,4241,51],\"els\":[\"0:9788#out:1\",\"0:9924:517\"]},{\"tk\":[4241,52,4241,53],\"els\":[\"0:9788#out:1\",\"0:9788\",\"0:9924:517\"]},{\"tk\":[4242,13,4242,40],\"els\":[\"0:9788\",\"0:9924:517\"]},{\"tk\":[4242,40,4242,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4242,41,4242,51],\"els\":[\"0:9788\",\"0:9924:517\"]},{\"tk\":[4242,51,4242,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4245,11,4245,34],\"els\":[\"0:9789#out:1\",\"0:9924:517\"]},{\"tk\":[4245,34,4245,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4245,35,4245,51],\"els\":[\"0:9789#out:1\",\"0:9924:517\"]},{\"tk\":[4245,52,4245,53],\"els\":[\"0:9789#out:1\",\"0:9789\",\"0:9924:517\"]},{\"tk\":[4246,13,4246,40],\"els\":[\"0:9789\",\"0:9924:517\"]},{\"tk\":[4246,40,4246,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4246,41,4246,43],\"els\":[\"0:9789\",\"0:9924:517\"]},{\"tk\":[4246,43,4246,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4249,11,4249,34],\"els\":[\"0:9792#out:1\",\"0:9924:517\"]},{\"tk\":[4249,34,4249,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4249,35,4249,51],\"els\":[\"0:9792#out:1\",\"0:9924:517\"]},{\"tk\":[4249,52,4249,53],\"els\":[\"0:9792#out:1\",\"0:9792\",\"0:9924:517\"]},{\"tk\":[4250,13,4250,40],\"els\":[\"0:9792\",\"0:9924:517\"]},{\"tk\":[4250,40,4250,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4250,41,4250,43],\"els\":[\"0:9792\",\"0:9924:517\"]},{\"tk\":[4250,43,4250,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4253,11,4253,34],\"els\":[\"0:9791#out:1\",\"0:9924:517\"]},{\"tk\":[4253,34,4253,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4253,35,4253,51],\"els\":[\"0:9791#out:1\",\"0:9924:517\"]},{\"tk\":[4253,52,4253,53],\"els\":[\"0:9791#out:1\",\"0:9791\",\"0:9924:517\"]},{\"tk\":[4254,13,4254,40],\"els\":[\"0:9791\",\"0:9924:517\"]},{\"tk\":[4254,40,4254,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4254,41,4254,48],\"els\":[\"0:9791\",\"0:9924:517\"]},{\"tk\":[4254,48,4254,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4257,11,4257,34],\"els\":[\"0:9784#out:1\",\"0:9924:517\"]},{\"tk\":[4257,34,4257,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4257,35,4257,52],\"els\":[\"0:9784#out:1\",\"0:9924:517\"]},{\"tk\":[4257,53,4257,54],\"els\":[\"0:9784#out:1\",\"0:9784\",\"0:9924:517\"]},{\"tk\":[4258,13,4258,40],\"els\":[\"0:9784\",\"0:9924:517\"]},{\"tk\":[4258,40,4258,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4258,41,4258,48],\"els\":[\"0:9784\",\"0:9924:517\"]},{\"tk\":[4258,48,4258,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4261,11,4261,34],\"els\":[\"0:9790#out:1\",\"0:9924:517\"]},{\"tk\":[4261,34,4261,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4261,35,4261,51],\"els\":[\"0:9790#out:1\",\"0:9924:517\"]},{\"tk\":[4261,52,4261,53],\"els\":[\"0:9790#out:1\",\"0:9790\",\"0:9924:517\"]},{\"tk\":[4262,13,4262,40],\"els\":[\"0:9790\",\"0:9924:517\"]},{\"tk\":[4262,40,4262,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4262,41,4262,54],\"els\":[\"0:9790\",\"0:9924:517\"]},{\"tk\":[4262,54,4262,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4265,11,4265,34],\"els\":[\"0:9793#out:1\",\"0:9924:517\"]},{\"tk\":[4265,34,4265,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4265,35,4265,51],\"els\":[\"0:9793#out:1\",\"0:9924:517\"]},{\"tk\":[4265,52,4265,53],\"els\":[\"0:9793#out:1\",\"0:9793\",\"0:9924:517\"]},{\"tk\":[4266,13,4266,40],\"els\":[\"0:9793\",\"0:9924:517\"]},{\"tk\":[4266,40,4266,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4266,41,4266,46],\"els\":[\"0:9793\",\"0:9924:517\"]},{\"tk\":[4266,46,4266,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4269,11,4269,34],\"els\":[\"0:9820#out:1\",\"0:9924:517\"]},{\"tk\":[4269,34,4269,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4269,35,4269,49],\"els\":[\"0:9820#out:1\",\"0:9924:517\"]},{\"tk\":[4269,50,4269,51],\"els\":[\"0:9820#out:1\",\"0:9820\",\"0:9924:517\"]},{\"tk\":[4270,13,4270,40],\"els\":[\"0:9820\",\"0:9924:517\"]},{\"tk\":[4270,40,4270,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4270,41,4270,55],\"els\":[\"0:9820\",\"0:9924:517\"]},{\"tk\":[4270,55,4270,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4273,11,4273,34],\"els\":[\"0:9785#out:1\",\"0:9924:517\"]},{\"tk\":[4273,34,4273,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4273,35,4273,50],\"els\":[\"0:9785#out:1\",\"0:9924:517\"]},{\"tk\":[4273,51,4273,52],\"els\":[\"0:9785#out:1\",\"0:9785\",\"0:9924:517\"]},{\"tk\":[4274,13,4274,40],\"els\":[\"0:9785\",\"0:9924:517\"]},{\"tk\":[4274,40,4274,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4274,41,4274,52],\"els\":[\"0:9785\",\"0:9924:517\"]},{\"tk\":[4274,52,4274,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4279,11,4279,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4279,34,4279,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4279,35,4279,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4279,66,4279,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4279,67,4279,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4279,68,4279,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4279,70,4279,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4280,13,4280,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4280,36,4280,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4280,37,4280,52],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4280,52,4280,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4281,11,4281,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4281,34,4281,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4281,35,4281,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4281,66,4281,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4281,67,4281,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4281,68,4281,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4281,70,4281,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4282,13,4282,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4282,36,4282,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4282,37,4282,53],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4282,53,4282,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4283,11,4283,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4283,34,4283,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4283,35,4283,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4283,66,4283,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4283,67,4283,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4283,68,4283,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4283,70,4283,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4284,13,4284,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4284,36,4284,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4284,37,4284,53],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4284,53,4284,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4285,11,4285,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4285,34,4285,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4285,35,4285,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4285,66,4285,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4285,67,4285,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4285,68,4285,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4285,70,4285,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4286,13,4286,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4286,36,4286,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4286,37,4286,53],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4286,53,4286,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4287,11,4287,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4287,34,4287,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4287,35,4287,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4287,66,4287,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4287,67,4287,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4287,68,4287,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4287,70,4287,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4288,13,4288,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4288,36,4288,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4288,37,4288,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4288,51,4288,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4289,11,4289,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4289,34,4289,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4289,35,4289,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4289,66,4289,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4289,67,4289,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4289,68,4289,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4289,70,4289,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4290,13,4290,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4290,36,4290,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4290,37,4290,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4290,51,4290,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4291,11,4291,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4291,34,4291,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4291,35,4291,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4291,66,4291,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4291,67,4291,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4291,68,4291,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4291,70,4291,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4292,13,4292,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4292,36,4292,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4292,37,4292,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4292,51,4292,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4293,11,4293,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4293,34,4293,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4293,35,4293,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4293,66,4293,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4293,67,4293,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4293,68,4293,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4293,70,4293,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4294,13,4294,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4294,36,4294,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4294,37,4294,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4294,51,4294,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4295,11,4295,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4295,34,4295,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4295,35,4295,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4295,66,4295,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4295,67,4295,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4295,68,4295,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4295,70,4295,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4296,13,4296,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4296,36,4296,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4296,37,4296,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4296,51,4296,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4297,11,4297,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4297,34,4297,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4297,35,4297,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4297,66,4297,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4297,67,4297,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4297,68,4297,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4297,70,4297,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4298,13,4298,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4298,36,4298,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4298,37,4298,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4298,51,4298,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4303,11,4303,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4303,34,4303,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4303,35,4303,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4303,66,4303,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4303,67,4303,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4303,68,4303,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4303,70,4303,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4304,13,4304,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4304,36,4304,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4304,37,4304,52],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4304,52,4304,53],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4304,53,4304,54],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4304,54,4304,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4304,55,4304,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4305,11,4305,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4305,34,4305,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4305,35,4305,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4305,66,4305,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4305,67,4305,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4305,68,4305,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4305,70,4305,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4306,13,4306,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4306,36,4306,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4306,37,4306,52],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4306,52,4306,53],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4306,53,4306,54],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4306,54,4306,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4306,55,4306,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4307,11,4307,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4307,34,4307,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4307,35,4307,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4307,66,4307,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4307,67,4307,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4307,68,4307,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4307,70,4307,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4308,13,4308,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4308,36,4308,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4308,37,4308,45],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4308,45,4308,46],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4308,46,4308,47],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4308,47,4308,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4308,48,4308,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4309,11,4309,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4309,34,4309,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4309,35,4309,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4309,66,4309,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4309,67,4309,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4309,68,4309,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4309,70,4309,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4310,13,4310,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4310,36,4310,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4310,37,4310,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4310,51,4310,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4310,52,4310,60],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4310,60,4310,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4311,11,4311,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4311,34,4311,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4311,35,4311,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4311,66,4311,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4311,67,4311,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4311,68,4311,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4311,70,4311,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4312,13,4312,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4312,36,4312,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4312,37,4312,45],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4312,45,4312,46],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4312,46,4312,47],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4312,47,4312,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4312,48,4312,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4313,11,4313,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4313,34,4313,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4313,35,4313,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4313,66,4313,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4313,67,4313,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4313,68,4313,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4313,70,4313,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4314,13,4314,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4314,36,4314,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4314,37,4314,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4314,51,4314,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4314,52,4314,60],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4314,60,4314,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4319,11,4319,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4319,34,4319,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4319,35,4319,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4319,66,4319,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4319,67,4319,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4319,68,4319,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4319,70,4319,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4320,13,4320,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4320,36,4320,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4320,37,4320,49],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4320,49,4320,50],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4320,50,4320,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4320,51,4320,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4320,52,4320,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4321,11,4321,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4321,34,4321,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4321,35,4321,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4321,66,4321,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4321,67,4321,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4321,68,4321,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4321,70,4321,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4322,13,4322,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4322,36,4322,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4322,37,4322,49],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4322,49,4322,50],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4322,50,4322,51],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4322,51,4322,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4322,52,4322,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4323,11,4323,34],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4323,34,4323,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4323,35,4323,66],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4323,66,4323,67],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4323,67,4323,68],\"els\":[\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4323,68,4323,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4323,70,4323,71],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4324,13,4324,36],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4324,36,4324,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4324,37,4324,48],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4324,48,4324,49],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4324,49,4324,50],\"els\":[\"0:9800::114\",\"0:9800\",\"0:9924:517\"]},{\"tk\":[4324,50,4324,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4324,51,4324,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4329,11,4329,13],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4329,14,4329,15],\"els\":[\"0:9924:517\"]},{\"tk\":[4329,15,4329,16],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4329,16,4329,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4329,43,4329,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4329,44,4329,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4329,67,4329,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4329,69,4329,70],\"els\":[\"0:9924:517\"]},{\"tk\":[4330,13,4330,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4330,40,4330,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4330,41,4330,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4330,55,4330,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4331,15,4331,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4331,38,4331,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4331,39,4331,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4331,57,4331,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4331,59,4331,70],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4331,70,4331,71],\"els\":[\"0:9924:517\"]},{\"tk\":[4332,13,4332,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4332,40,4332,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4332,41,4332,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4332,65,4332,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4332,67,4332,71],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4332,71,4332,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4333,11,4333,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4335,11,4335,15],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[4335,16,4335,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4335,18,4335,24],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4335,24,4335,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4335,25,4335,31],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4335,32,4335,33],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4336,25,4336,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4336,48,4336,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4336,49,4336,80],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4337,25,4337,26],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4337,26,4337,27],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4337,27,4337,28],\"els\":[\"0:9924:517\"]},{\"tk\":[4337,28,4337,29],\"els\":[\"0:9924:517\"]},{\"tk\":[4337,29,4337,30],\"els\":[\"0:9924:517\"]},{\"tk\":[4338,11,4338,13],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4338,14,4338,15],\"els\":[\"0:9924:517\"]},{\"tk\":[4338,15,4338,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4338,16,4338,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4338,43,4338,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4338,44,4338,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4338,52,4338,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4338,54,4338,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4338,58,4338,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4338,60,4338,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4339,15,4339,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4339,16,4339,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4339,43,4339,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4339,44,4339,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4339,55,4339,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4339,58,4339,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4339,62,4339,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4339,63,4339,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4339,65,4339,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4340,13,4340,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4340,16,4340,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4340,17,4340,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4340,18,4340,23],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4340,23,4340,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4340,24,4340,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4340,47,4340,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4340,48,4340,79],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4340,79,4340,80],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9800:356-692\",\"0:9924:517\"]},{\"tk\":[4340,80,4340,81],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4340,81,4340,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4340,82,4340,83],\"els\":[\"0:9924:517\"]},{\"tk\":[4341,18,4341,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4341,20,4341,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4341,43,4341,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4341,44,4341,60],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4341,61,4341,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4342,18,4342,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4342,41,4342,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4342,42,4342,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4342,73,4342,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9800:356-692\",\"0:9924:517\"]},{\"tk\":[4342,74,4342,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4342,75,4342,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4342,77,4342,78],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4343,18,4343,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4343,41,4343,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4343,42,4343,58],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4343,58,4343,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4343,60,4343,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4343,63,4343,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4343,64,4343,69],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4344,18,4344,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4344,19,4344,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4344,42,4344,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4344,43,4344,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4344,74,4344,75],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9800:356-692\",\"0:9924:517\"]},{\"tk\":[4344,75,4344,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4344,76,4344,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4344,77,4344,78],\"els\":[\"0:9924:517\"]},{\"tk\":[4344,79,4344,80],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4345,18,4345,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4345,41,4345,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4345,42,4345,58],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4345,59,4345,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4346,18,4346,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4346,41,4346,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4346,42,4346,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4346,73,4346,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9800:356-692\",\"0:9924:517\"]},{\"tk\":[4346,74,4346,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4346,75,4346,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4346,77,4346,78],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4347,18,4347,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4347,41,4347,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4347,42,4347,58],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4347,58,4347,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4347,59,4347,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4347,61,4347,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4348,15,4348,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4348,42,4348,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4348,43,4348,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4348,48,4348,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4348,50,4348,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4348,55,4348,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4349,15,4349,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4349,42,4349,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4349,43,4349,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4349,53,4349,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4349,55,4349,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4349,59,4349,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4350,13,4350,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4350,15,4350,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4350,20,4350,22],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4350,23,4350,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4350,24,4350,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4350,47,4350,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4350,48,4350,79],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4350,79,4350,80],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9800:356-692\",\"0:9924:517\"]},{\"tk\":[4350,80,4350,81],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4350,81,4350,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4351,24,4351,25],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4351,26,4351,49],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4351,49,4351,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4351,50,4351,64],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4351,65,4351,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4352,24,4352,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4352,47,4352,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4352,48,4352,79],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4352,79,4352,80],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9800:356-692\",\"0:9924:517\"]},{\"tk\":[4352,80,4352,81],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4352,81,4352,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4353,24,4353,25],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4353,26,4353,49],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4353,49,4353,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4353,50,4353,67],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4353,67,4353,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4353,69,4353,70],\"els\":[\"0:9924:517\"]},{\"tk\":[4354,15,4354,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4354,42,4354,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4354,43,4354,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4354,48,4354,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4354,50,4354,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4354,55,4354,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4355,15,4355,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4355,42,4355,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4355,43,4355,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4355,53,4355,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4355,55,4355,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4355,59,4355,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4356,13,4356,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4357,11,4357,12],\"els\":[\"0:9924:517\"]},{\"tk\":[4359,11,4359,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4359,18,4359,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4359,19,4359,20],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4359,20,4359,27],\"els\":[\"0:9924:517\"]},{\"tk\":[4359,27,4359,28],\"els\":[\"0:9924:517\"]},{\"tk\":[4359,28,4359,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4359,55,4359,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4359,56,4359,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4359,60,4359,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4359,62,4359,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4360,12,4360,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4360,17,4360,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4360,18,4360,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4361,13,4361,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4361,16,4361,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4361,17,4361,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4361,40,4361,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4361,41,4361,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4361,49,4361,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4362,17,4362,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4362,44,4362,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4362,45,4362,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4362,63,4362,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4363,17,4363,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4363,44,4363,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4363,45,4363,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4363,50,4363,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4363,52,4363,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4364,15,4364,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4364,42,4364,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4364,43,4364,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4364,48,4364,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4365,17,4365,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4365,44,4365,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4365,45,4365,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4365,56,4365,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4366,15,4366,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4366,42,4366,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4366,43,4366,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4366,61,4366,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4367,17,4367,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4367,40,4367,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4367,41,4367,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4367,48,4367,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4368,13,4368,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4369,13,4369,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4369,18,4369,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4371,12,4371,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4371,17,4371,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4371,18,4371,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4372,13,4372,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4372,16,4372,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4372,17,4372,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4372,40,4372,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4372,41,4372,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4372,49,4372,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4373,17,4373,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4373,44,4373,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4373,45,4373,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4373,63,4373,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4373,65,4373,69],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4373,69,4373,70],\"els\":[\"0:9924:517\"]},{\"tk\":[4373,71,4373,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4374,15,4374,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4374,42,4374,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4374,43,4374,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4374,48,4374,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4375,17,4375,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4375,40,4375,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4375,41,4375,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4375,72,4375,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4375,73,4375,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4375,74,4375,75],\"els\":[\"0:9924:517\"]},{\"tk\":[4375,75,4375,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4376,15,4376,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4376,42,4376,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4376,43,4376,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4376,48,4376,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4377,17,4377,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4377,40,4377,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4377,41,4377,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4377,72,4377,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4377,73,4377,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4377,74,4377,75],\"els\":[\"0:9924:517\"]},{\"tk\":[4377,75,4377,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4378,13,4378,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4378,15,4378,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4378,20,4378,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4379,15,4379,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4379,42,4379,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4379,43,4379,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4379,61,4379,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4380,17,4380,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4380,40,4380,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4380,41,4380,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4380,48,4380,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4381,15,4381,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4381,42,4381,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4381,43,4381,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4381,55,4381,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4381,57,4381,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4381,61,4381,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4382,15,4382,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4382,42,4382,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4382,43,4382,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4382,49,4382,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4382,51,4382,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4382,55,4382,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4383,15,4383,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4383,42,4383,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4383,43,4383,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4383,48,4383,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4383,50,4383,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4383,54,4383,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4384,13,4384,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4385,13,4385,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4385,18,4385,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4387,12,4387,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4387,17,4387,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4387,18,4387,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4388,13,4388,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4388,40,4388,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4388,41,4388,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4388,55,4388,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4389,15,4389,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4389,38,4389,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4389,39,4389,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4389,57,4389,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4389,59,4389,70],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4389,70,4389,71],\"els\":[\"0:9924:517\"]},{\"tk\":[4390,13,4390,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4390,40,4390,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4390,41,4390,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4390,60,4390,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4391,15,4391,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4391,42,4391,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4391,43,4391,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4391,48,4391,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4391,50,4391,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4391,58,4391,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4391,60,4391,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4391,61,4391,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4391,66,4391,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4392,15,4392,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4392,38,4392,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4392,39,4392,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4392,48,4392,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4392,49,4392,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4393,13,4393,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4393,40,4393,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4393,41,4393,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4393,59,4393,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4394,15,4394,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4394,38,4394,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4394,39,4394,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4394,46,4394,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4395,13,4395,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4395,40,4395,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4395,41,4395,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4395,53,4395,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4395,55,4395,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4395,59,4395,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4396,13,4396,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4396,40,4396,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4396,41,4396,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4396,47,4396,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4396,49,4396,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4396,53,4396,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4397,13,4397,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4397,40,4397,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4397,41,4397,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4397,46,4397,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4397,48,4397,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4397,52,4397,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4398,13,4398,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4398,40,4398,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4398,41,4398,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4398,51,4398,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4398,53,4398,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4398,57,4398,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4399,13,4399,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4399,18,4399,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4401,12,4401,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4401,17,4401,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4401,18,4401,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4402,13,4402,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4402,40,4402,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4402,41,4402,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4402,60,4402,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4403,15,4403,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4403,42,4403,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4403,43,4403,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4403,48,4403,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4403,50,4403,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4403,58,4403,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4403,60,4403,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4403,61,4403,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4403,66,4403,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4404,15,4404,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4404,38,4404,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4404,39,4404,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4404,48,4404,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4404,49,4404,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4405,13,4405,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4405,40,4405,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4405,41,4405,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4405,51,4405,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4406,15,4406,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4406,38,4406,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4406,39,4406,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4406,70,4406,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4406,71,4406,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4406,72,4406,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4406,73,4406,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4407,13,4407,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4407,40,4407,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4407,41,4407,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4407,46,4407,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4407,48,4407,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4407,52,4407,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4408,13,4408,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4408,40,4408,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4408,41,4408,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4408,46,4408,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4408,48,4408,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4408,52,4408,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4409,13,4409,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4409,40,4409,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4409,41,4409,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4409,59,4409,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4410,15,4410,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4410,38,4410,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4410,39,4410,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4410,46,4410,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4411,13,4411,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4411,40,4411,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4411,41,4411,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4411,53,4411,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4411,55,4411,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4411,59,4411,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4412,13,4412,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4412,40,4412,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4412,41,4412,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4412,47,4412,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4412,49,4412,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4412,53,4412,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4413,13,4413,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4413,40,4413,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4413,41,4413,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4413,46,4413,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4413,48,4413,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4413,52,4413,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4414,13,4414,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4414,40,4414,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4414,41,4414,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4414,51,4414,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4414,53,4414,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4414,57,4414,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4415,13,4415,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4415,40,4415,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4415,41,4415,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4415,49,4415,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4415,51,4415,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4415,55,4415,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4416,13,4416,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4416,18,4416,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4418,12,4418,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4418,17,4418,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4418,18,4418,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4419,13,4419,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4419,16,4419,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4419,17,4419,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4419,40,4419,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4419,41,4419,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4419,49,4419,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4420,17,4420,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4420,44,4420,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4420,45,4420,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4420,63,4420,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4421,17,4421,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4421,40,4421,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4421,41,4421,57],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4421,57,4421,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4421,59,4421,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4422,15,4422,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4422,42,4422,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4422,43,4422,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4422,48,4422,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4423,17,4423,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4423,40,4423,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4423,41,4423,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4423,72,4423,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4423,73,4423,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4423,74,4423,75],\"els\":[\"0:9924:517\"]},{\"tk\":[4423,76,4423,77],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4424,17,4424,23],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4424,23,4424,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4425,15,4425,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4425,42,4425,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4425,43,4425,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4425,48,4425,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4426,17,4426,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4426,40,4426,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4426,41,4426,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4426,72,4426,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4426,73,4426,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4426,74,4426,75],\"els\":[\"0:9924:517\"]},{\"tk\":[4426,76,4426,77],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4427,17,4427,23],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4427,23,4427,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4428,13,4428,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4428,15,4428,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4428,20,4428,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4429,15,4429,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4429,42,4429,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4429,43,4429,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4429,55,4429,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4429,57,4429,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4429,61,4429,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4430,15,4430,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4430,42,4430,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4430,43,4430,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4430,49,4430,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4430,51,4430,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4430,55,4430,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4431,15,4431,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4431,42,4431,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4431,43,4431,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4431,48,4431,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4431,50,4431,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4431,54,4431,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4432,15,4432,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4432,42,4432,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4432,43,4432,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4432,61,4432,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4433,17,4433,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4433,40,4433,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4433,41,4433,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4433,48,4433,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4434,13,4434,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4435,13,4435,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4435,18,4435,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4437,12,4437,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4437,17,4437,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4437,18,4437,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4438,13,4438,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4438,40,4438,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4438,41,4438,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4438,46,4438,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4438,48,4438,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4438,75,4438,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4438,76,4438,80],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4438,81,4438,82],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4439,15,4439,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4439,42,4439,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4439,43,4439,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4439,57,4439,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4440,15,4440,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4440,16,4440,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4440,39,4440,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4440,40,4440,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4440,57,4440,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4440,59,4440,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4440,66,4440,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4441,16,4441,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4441,39,4441,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4441,40,4441,49],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4441,49,4441,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4441,50,4441,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4442,13,4442,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4442,40,4442,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4442,41,4442,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4442,46,4442,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4442,48,4442,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4442,75,4442,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4442,76,4442,80],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4442,81,4442,82],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4443,15,4443,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4443,38,4443,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4443,39,4443,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4443,56,4443,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4444,15,4444,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4444,16,4444,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4444,39,4444,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4444,40,4444,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4444,57,4444,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4444,59,4444,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4444,66,4444,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4445,16,4445,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4445,39,4445,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4445,40,4445,49],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4445,49,4445,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4445,50,4445,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4446,13,4446,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4446,40,4446,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4446,41,4446,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4446,60,4446,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4447,15,4447,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4447,42,4447,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4447,43,4447,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4447,48,4447,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4448,15,4448,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4448,42,4448,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4448,43,4448,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4448,48,4448,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4449,15,4449,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4449,38,4449,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4449,39,4449,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4449,55,4449,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4450,13,4450,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4450,40,4450,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4450,41,4450,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4450,51,4450,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4450,53,4450,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4450,57,4450,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4451,13,4451,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4451,40,4451,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4451,41,4451,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4451,49,4451,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4452,15,4452,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4452,38,4452,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4452,39,4452,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4452,70,4452,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4452,71,4452,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4452,72,4452,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4452,73,4452,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4453,13,4453,26],\"els\":[\"0:9924:517\"]},{\"tk\":[4453,27,4453,28],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4453,29,4453,35],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4453,35,4453,36],\"els\":[\"0:9924:517\"]},{\"tk\":[4453,36,4453,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4453,41,4453,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4453,43,4453,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4453,44,4453,67],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4453,67,4453,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4453,68,4453,77],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4453,78,4453,79],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4454,15,4454,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4454,42,4454,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4454,43,4454,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4454,50,4454,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4454,52,4454,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4454,54,4454,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4454,58,4454,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4454,59,4454,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4455,13,4455,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4455,16,4455,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4455,17,4455,30],\"els\":[\"0:9924:517\"]},{\"tk\":[4455,31,4455,32],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4455,33,4455,41],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4455,41,4455,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4455,43,4455,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4456,15,4456,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4456,18,4456,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4456,19,4456,32],\"els\":[\"0:9924:517\"]},{\"tk\":[4456,33,4456,35],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4456,36,4456,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4456,40,4456,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4456,42,4456,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4457,17,4457,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4457,38,4457,39],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4457,40,4457,41],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4457,41,4457,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4457,49,4457,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4457,50,4457,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4457,63,4457,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4458,15,4458,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4458,17,4458,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4458,22,4458,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4459,17,4459,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4459,38,4459,39],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4459,40,4459,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4459,42,4459,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4460,15,4460,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4461,13,4461,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4461,15,4461,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4461,20,4461,22],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4461,23,4461,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4461,24,4461,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4461,38,4461,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4461,41,4461,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4461,49,4461,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4461,51,4461,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4462,15,4462,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4462,36,4462,37],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4462,38,4462,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4462,50,4462,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4463,13,4463,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4463,15,4463,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4463,20,4463,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4464,15,4464,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4464,36,4464,37],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4464,38,4464,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4464,40,4464,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4465,13,4465,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4467,13,4467,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4467,40,4467,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4467,41,4467,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4467,61,4467,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4468,15,4468,35],\"els\":[\"0:9924:517\"]},{\"tk\":[4468,35,4468,36],\"els\":[\"0:9924:517\"]},{\"tk\":[4469,13,4469,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4469,40,4469,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4469,41,4469,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4469,46,4469,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4469,48,4469,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4469,52,4469,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4470,13,4470,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4470,40,4470,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4470,41,4470,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4470,46,4470,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4470,48,4470,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4470,52,4470,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4471,13,4471,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4471,40,4471,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4471,41,4471,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4471,50,4471,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4471,52,4471,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4471,56,4471,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4472,13,4472,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4472,40,4472,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4472,41,4472,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4472,59,4472,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4473,15,4473,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4473,38,4473,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4473,39,4473,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4473,46,4473,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4474,13,4474,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4474,40,4474,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4474,41,4474,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4474,53,4474,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4474,55,4474,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4474,59,4474,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4475,13,4475,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4475,40,4475,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4475,41,4475,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4475,47,4475,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4475,49,4475,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4475,53,4475,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4476,13,4476,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4476,40,4476,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4476,41,4476,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4476,46,4476,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4476,48,4476,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4476,52,4476,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4477,13,4477,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4477,40,4477,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4477,41,4477,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4477,51,4477,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4478,15,4478,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4478,38,4478,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4478,39,4478,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4478,70,4478,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4478,71,4478,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4478,72,4478,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4478,73,4478,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4479,13,4479,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4479,40,4479,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4479,41,4479,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4479,52,4479,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4480,15,4480,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4480,38,4480,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4480,39,4480,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4480,70,4480,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4480,71,4480,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4480,72,4480,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4480,73,4480,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4481,13,4481,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4481,40,4481,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4481,41,4481,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4481,49,4481,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4481,51,4481,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4481,55,4481,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4482,13,4482,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4482,18,4482,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4484,12,4484,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4484,17,4484,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4484,18,4484,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4485,13,4485,26],\"els\":[\"0:9924:517\"]},{\"tk\":[4485,27,4485,28],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4486,15,4486,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4486,38,4486,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4486,39,4486,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4486,70,4486,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4486,71,4486,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4486,72,4486,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4486,74,4486,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4487,15,4487,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4487,38,4487,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4487,39,4487,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4487,55,4487,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4488,13,4488,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4488,40,4488,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4488,41,4488,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4488,46,4488,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4488,49,4488,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4488,50,4488,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4488,64,4488,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4489,15,4489,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4489,42,4489,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4489,43,4489,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4489,52,4489,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4489,53,4489,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4489,54,4489,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4489,61,4489,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4490,15,4490,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4490,42,4490,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4490,43,4490,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4490,50,4490,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4490,52,4490,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4490,53,4490,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4490,54,4490,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4490,56,4490,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4491,15,4491,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4491,42,4491,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4491,43,4491,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4491,62,4491,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4492,13,4492,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4492,16,4492,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4492,17,4492,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4492,44,4492,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4492,45,4492,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4492,52,4492,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4493,17,4493,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4493,44,4493,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4493,45,4493,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4493,53,4493,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4493,55,4493,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4494,15,4494,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4494,42,4494,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4494,43,4494,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4494,52,4494,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4494,53,4494,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4494,54,4494,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4494,61,4494,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4495,17,4495,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4495,44,4495,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4495,45,4495,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4495,52,4495,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4495,54,4495,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4495,55,4495,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4495,57,4495,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4495,59,4495,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4495,63,4495,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4496,13,4496,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4496,15,4496,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4496,20,4496,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4497,15,4497,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4497,42,4497,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4497,43,4497,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4497,52,4497,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4497,53,4497,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4497,54,4497,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4497,61,4497,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4498,17,4498,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4498,44,4498,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4498,45,4498,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4498,52,4498,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4498,54,4498,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4498,55,4498,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4498,57,4498,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4498,59,4498,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4498,72,4498,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4499,13,4499,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4501,13,4501,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4501,16,4501,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4501,17,4501,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4501,44,4501,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4501,45,4501,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4501,50,4501,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4502,17,4502,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4502,44,4502,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4502,45,4502,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4502,48,4502,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4502,50,4502,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4503,15,4503,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4503,42,4503,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4503,43,4503,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4503,47,4503,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4503,49,4503,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4503,76,4503,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4503,77,4503,81],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4503,81,4503,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4504,13,4504,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4504,15,4504,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4504,20,4504,22],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4504,23,4504,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4504,24,4504,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4504,51,4504,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4504,52,4504,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4504,57,4504,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4505,24,4505,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4505,51,4505,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4505,52,4505,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4505,55,4505,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4505,57,4505,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4506,15,4506,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4506,42,4506,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4506,43,4506,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4506,47,4506,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4506,49,4506,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4506,76,4506,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4506,77,4506,81],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4506,81,4506,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4507,13,4507,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4509,13,4509,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4509,16,4509,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4509,17,4509,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4509,44,4509,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4509,45,4509,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4509,52,4509,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4510,17,4510,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4510,44,4510,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4510,45,4510,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4510,64,4510,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4510,66,4510,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4511,15,4511,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4511,42,4511,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4511,43,4511,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4511,50,4511,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4511,52,4511,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4511,56,4511,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4512,15,4512,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4512,18,4512,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4512,19,4512,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4512,46,4512,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4512,47,4512,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4512,54,4512,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4512,57,4512,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4512,61,4512,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4512,63,4512,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4513,17,4513,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4513,44,4513,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4513,45,4513,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4513,49,4513,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4514,19,4514,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4514,46,4514,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4514,47,4514,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4514,51,4514,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4515,17,4515,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4515,44,4515,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4515,45,4515,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4515,49,4515,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4516,19,4516,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4516,46,4516,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4516,47,4516,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4516,50,4516,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4517,15,4517,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4519,15,4519,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4519,42,4519,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4519,43,4519,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4519,49,4519,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4519,51,4519,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4520,15,4520,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4520,18,4520,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4520,19,4520,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4520,46,4520,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4520,47,4520,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4520,54,4520,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4521,19,4521,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4521,46,4521,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4521,47,4521,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4521,55,4521,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4521,57,4521,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4522,17,4522,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4522,44,4522,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4522,45,4522,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4522,57,4522,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4522,59,4522,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4522,63,4522,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4523,17,4523,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4523,44,4523,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4523,45,4523,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4523,50,4523,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4523,52,4523,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4523,56,4523,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4524,15,4524,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4525,13,4525,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4525,15,4525,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4525,20,4525,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4526,15,4526,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4526,42,4526,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4526,43,4526,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4526,49,4526,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4526,51,4526,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4527,13,4527,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4528,13,4528,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4528,18,4528,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4530,12,4530,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4530,17,4530,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4530,18,4530,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4531,13,4531,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4531,16,4531,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4531,17,4531,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4531,18,4531,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4531,19,4531,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4531,46,4531,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4531,47,4531,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4531,51,4531,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4532,19,4532,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4532,46,4532,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4532,47,4532,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4532,50,4532,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4532,52,4532,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4532,54,4532,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4532,66,4532,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4532,68,4532,73],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4532,74,4532,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4533,18,4533,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4533,19,4533,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4533,46,4533,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4533,47,4533,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4533,51,4533,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4534,19,4534,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4534,46,4534,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4534,47,4534,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4534,50,4534,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4534,52,4534,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4534,54,4534,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4534,59,4534,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4535,18,4535,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4535,41,4535,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4535,42,4535,58],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4535,58,4535,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4535,60,4535,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4536,17,4536,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4536,18,4536,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4536,45,4536,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4536,46,4536,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4536,54,4536,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4537,18,4537,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4537,41,4537,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4537,42,4537,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4537,73,4537,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9800:356-692\",\"0:9924:517\"]},{\"tk\":[4537,74,4537,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4537,75,4537,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4537,76,4537,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4537,77,4537,78],\"els\":[\"0:9924:517\"]},{\"tk\":[4537,79,4537,80],\"els\":[\"0:9924:517\"]},{\"tk\":[4538,15,4538,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4538,42,4538,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4538,43,4538,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4538,55,4538,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4538,57,4538,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4538,61,4538,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4539,15,4539,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4539,42,4539,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4539,43,4539,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4539,51,4539,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4539,54,4539,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4539,60,4539,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4540,15,4540,28],\"els\":[\"0:9924:517\"]},{\"tk\":[4540,29,4540,30],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4540,31,4540,37],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4540,37,4540,38],\"els\":[\"0:9924:517\"]},{\"tk\":[4540,38,4540,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4540,43,4540,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4540,45,4540,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4540,46,4540,69],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4540,69,4540,70],\"els\":[\"0:9924:517\"]},{\"tk\":[4540,70,4540,79],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4540,80,4540,81],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4541,17,4541,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4541,44,4541,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4541,45,4541,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4541,52,4541,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4541,54,4541,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4541,56,4541,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4541,60,4541,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4541,61,4541,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4542,15,4542,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4542,18,4542,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4542,19,4542,32],\"els\":[\"0:9924:517\"]},{\"tk\":[4542,33,4542,34],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4542,35,4542,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4542,43,4542,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4542,45,4542,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4543,17,4543,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4543,20,4543,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4543,21,4543,34],\"els\":[\"0:9924:517\"]},{\"tk\":[4543,35,4543,37],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4543,38,4543,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4543,42,4543,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4543,44,4543,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4544,19,4544,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4544,40,4544,41],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4544,42,4544,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4544,43,4544,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4544,51,4544,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4544,52,4544,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4544,65,4544,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4545,17,4545,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4545,19,4545,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4545,24,4545,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4546,19,4546,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4546,40,4546,41],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4546,42,4546,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4546,44,4546,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4547,17,4547,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4548,15,4548,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4548,17,4548,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4548,22,4548,24],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4548,25,4548,26],\"els\":[\"0:9924:517\"]},{\"tk\":[4548,26,4548,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4548,40,4548,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4548,43,4548,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4548,51,4548,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4548,53,4548,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4549,17,4549,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4549,38,4549,39],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4549,40,4549,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4549,52,4549,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4550,15,4550,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4550,17,4550,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4550,22,4550,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4551,17,4551,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4551,38,4551,39],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4551,40,4551,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4551,42,4551,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4552,15,4552,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4554,15,4554,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4554,42,4554,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4554,43,4554,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4554,63,4554,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4555,17,4555,37],\"els\":[\"0:9924:517\"]},{\"tk\":[4555,37,4555,38],\"els\":[\"0:9924:517\"]},{\"tk\":[4556,13,4556,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4556,15,4556,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4556,20,4556,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4557,15,4557,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4557,42,4557,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4557,43,4557,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4557,55,4557,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4557,57,4557,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4557,61,4557,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4558,15,4558,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4558,42,4558,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4558,43,4558,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4558,52,4558,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4558,54,4558,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4558,58,4558,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4559,13,4559,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4561,13,4561,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4561,40,4561,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4561,41,4561,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4561,47,4561,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4561,49,4561,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4561,53,4561,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4562,13,4562,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4562,40,4562,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4562,41,4562,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4562,46,4562,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4562,48,4562,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4562,52,4562,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4563,13,4563,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4563,40,4563,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4563,41,4563,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4563,59,4563,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4564,15,4564,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4564,38,4564,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4564,39,4564,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4564,46,4564,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4565,13,4565,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4565,40,4565,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4565,41,4565,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4565,48,4565,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4565,50,4565,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4565,54,4565,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4566,13,4566,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4566,40,4566,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4566,41,4566,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4566,48,4566,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4566,50,4566,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4566,54,4566,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4567,13,4567,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4567,40,4567,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4567,41,4567,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4567,46,4567,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4567,48,4567,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4567,52,4567,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4568,13,4568,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4568,40,4568,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4568,41,4568,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4568,46,4568,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4568,48,4568,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4568,52,4568,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4569,13,4569,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4569,40,4569,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4569,41,4569,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4569,48,4569,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4569,50,4569,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4569,54,4569,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4570,13,4570,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4570,18,4570,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4572,12,4572,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4572,17,4572,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4572,18,4572,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4573,13,4573,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4573,21,4573,22],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4573,23,4573,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4573,46,4573,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4573,47,4573,78],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4573,78,4573,79],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4573,79,4573,80],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4573,80,4573,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4574,15,4574,16],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4574,17,4574,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4574,44,4574,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4574,45,4574,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4574,58,4574,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4575,13,4575,26],\"els\":[\"0:9924:517\"]},{\"tk\":[4575,27,4575,28],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4576,15,4576,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4576,38,4576,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4576,39,4576,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4576,70,4576,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4576,71,4576,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4576,72,4576,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4576,74,4576,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4577,15,4577,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4577,38,4577,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4577,39,4577,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4577,55,4577,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4578,13,4578,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4578,40,4578,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4578,41,4578,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4578,46,4578,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4578,49,4578,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4578,50,4578,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4578,58,4578,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4579,15,4579,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4579,42,4579,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4579,43,4579,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4579,52,4579,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4579,53,4579,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4579,54,4579,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4579,61,4579,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4580,15,4580,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4580,42,4580,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4580,43,4580,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4580,50,4580,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4580,52,4580,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4580,53,4580,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4580,54,4580,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4580,56,4580,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4581,15,4581,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4581,42,4581,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4581,43,4581,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4581,62,4581,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4582,13,4582,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4582,40,4582,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4582,41,4582,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4582,46,4582,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4582,49,4582,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4582,50,4582,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4582,64,4582,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4583,15,4583,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4583,42,4583,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4583,43,4583,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4583,52,4583,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4583,53,4583,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4583,54,4583,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4583,61,4583,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4584,15,4584,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4584,16,4584,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4584,43,4584,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4584,44,4584,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4584,51,4584,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4584,53,4584,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4584,59,4584,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4584,61,4584,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4584,63,4584,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4584,64,4584,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4584,65,4584,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4584,67,4584,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4585,15,4585,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4585,42,4585,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4585,43,4585,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4585,62,4585,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4586,13,4586,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4586,40,4586,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4586,41,4586,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4586,50,4586,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4586,51,4586,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4586,52,4586,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4586,59,4586,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4587,15,4587,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4587,42,4587,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4587,43,4587,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4587,50,4587,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4587,52,4587,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4587,53,4587,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4587,55,4587,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4587,57,4587,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4587,64,4587,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4588,13,4588,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4588,40,4588,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4588,41,4588,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4588,50,4588,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4588,51,4588,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4588,52,4588,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4588,59,4588,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4589,15,4589,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4589,16,4589,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4589,43,4589,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4589,44,4589,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4589,51,4589,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4589,53,4589,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4589,59,4589,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4589,61,4589,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4589,63,4589,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4589,64,4589,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4589,66,4589,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4589,68,4589,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4589,81,4589,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4590,13,4590,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4590,16,4590,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4590,17,4590,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4590,44,4590,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4590,45,4590,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4590,52,4590,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4590,54,4590,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4590,58,4590,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4590,60,4590,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4591,15,4591,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4591,42,4591,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4591,43,4591,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4591,52,4591,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4592,17,4592,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4592,44,4592,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4592,45,4592,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4592,49,4592,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4593,15,4593,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4593,42,4593,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4593,43,4593,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4593,52,4593,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4594,17,4594,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4594,44,4594,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4594,45,4594,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4594,49,4594,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4595,15,4595,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4595,42,4595,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4595,43,4595,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4595,49,4595,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4595,51,4595,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4596,13,4596,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4598,13,4598,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4598,16,4598,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4598,17,4598,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4598,44,4598,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4598,45,4598,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4598,52,4598,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4599,17,4599,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4599,44,4599,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4599,45,4599,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4599,64,4599,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4599,66,4599,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4600,15,4600,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4600,42,4600,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4600,43,4600,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4600,50,4600,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4600,52,4600,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4600,56,4600,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4601,15,4601,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4601,42,4601,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4601,43,4601,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4601,49,4601,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4601,51,4601,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4602,13,4602,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4602,15,4602,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4602,20,4602,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4603,15,4603,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4603,42,4603,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4603,43,4603,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4603,49,4603,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4603,51,4603,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4604,13,4604,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4606,13,4606,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4606,16,4606,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4606,17,4606,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4606,40,4606,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4606,41,4606,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4606,49,4606,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4607,17,4607,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4607,18,4607,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4607,45,4607,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4607,46,4607,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4607,55,4607,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4607,57,4607,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4607,61,4607,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4607,63,4607,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4607,65,4607,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4607,66,4607,70],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4607,71,4607,72],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4608,18,4608,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4608,45,4608,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4608,46,4608,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4608,53,4608,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4608,55,4608,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4609,17,4609,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4609,44,4609,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4609,45,4609,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4609,62,4609,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4609,64,4609,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4610,15,4610,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4610,42,4610,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4610,43,4610,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4610,52,4610,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4611,17,4611,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4611,44,4611,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4611,45,4611,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4611,51,4611,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4612,15,4612,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4612,42,4612,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4612,43,4612,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4612,52,4612,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4613,17,4613,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4613,44,4613,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4613,45,4613,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4613,51,4613,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4614,15,4614,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4614,42,4614,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4614,43,4614,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4614,55,4614,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4614,57,4614,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4614,61,4614,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4615,15,4615,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4615,42,4615,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4615,43,4615,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4615,48,4615,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4615,50,4615,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4615,54,4615,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4616,15,4616,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4616,42,4616,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4616,43,4616,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4616,50,4616,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4616,52,4616,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4616,56,4616,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4617,15,4617,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4617,42,4617,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4617,43,4617,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4617,50,4617,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4617,52,4617,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4617,56,4617,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4618,15,4618,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4618,42,4618,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4618,43,4618,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4618,52,4618,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4618,54,4618,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4618,58,4618,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4619,15,4619,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4619,42,4619,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4619,43,4619,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4619,52,4619,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4620,17,4620,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4620,44,4620,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4620,45,4620,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4620,49,4620,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4621,15,4621,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4621,42,4621,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4621,43,4621,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4621,52,4621,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4622,17,4622,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4622,44,4622,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4622,45,4622,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4622,49,4622,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4623,13,4623,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4624,13,4624,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4624,18,4624,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4626,12,4626,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4626,17,4626,18],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4626,18,4626,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4627,13,4627,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4627,21,4627,22],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4627,23,4627,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4627,46,4627,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4627,47,4627,78],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4627,78,4627,79],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4627,79,4627,80],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4627,80,4627,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4628,15,4628,16],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4628,17,4628,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4628,44,4628,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4628,45,4628,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4628,58,4628,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4629,13,4629,26],\"els\":[\"0:9924:517\"]},{\"tk\":[4629,27,4629,28],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4630,15,4630,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4630,38,4630,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4630,39,4630,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4630,70,4630,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4630,71,4630,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4630,72,4630,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4630,74,4630,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4631,15,4631,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4631,38,4631,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4631,39,4631,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4631,55,4631,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4632,13,4632,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4632,40,4632,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4632,41,4632,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4632,46,4632,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4632,49,4632,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4632,50,4632,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4632,58,4632,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4633,15,4633,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4633,42,4633,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4633,43,4633,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4633,52,4633,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4633,53,4633,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4633,54,4633,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4633,61,4633,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4634,15,4634,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4634,42,4634,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4634,43,4634,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4634,50,4634,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4634,52,4634,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4634,53,4634,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4634,54,4634,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4634,56,4634,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4635,15,4635,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4635,42,4635,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4635,43,4635,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4635,62,4635,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4636,13,4636,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4636,40,4636,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4636,41,4636,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4636,46,4636,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4636,49,4636,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4636,50,4636,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4636,64,4636,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4637,15,4637,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4637,42,4637,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4637,43,4637,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4637,52,4637,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4637,53,4637,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4637,54,4637,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4637,61,4637,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4638,15,4638,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4638,16,4638,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4638,43,4638,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4638,44,4638,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4638,51,4638,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4638,53,4638,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4638,59,4638,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4638,61,4638,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4638,63,4638,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4638,64,4638,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4638,65,4638,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4638,67,4638,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4639,15,4639,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4639,42,4639,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4639,43,4639,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4639,62,4639,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4640,13,4640,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4640,40,4640,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4640,41,4640,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4640,50,4640,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4640,51,4640,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4640,52,4640,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4640,59,4640,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4641,15,4641,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4641,42,4641,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4641,43,4641,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4641,50,4641,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4641,52,4641,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4641,53,4641,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4641,55,4641,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4641,57,4641,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4641,64,4641,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4642,13,4642,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4642,40,4642,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4642,41,4642,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4642,50,4642,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4642,51,4642,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4642,52,4642,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4642,59,4642,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4643,15,4643,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4643,16,4643,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4643,43,4643,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4643,44,4643,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4643,51,4643,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4643,53,4643,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4643,59,4643,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4643,61,4643,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4643,63,4643,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4643,64,4643,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4643,66,4643,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4643,68,4643,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4643,81,4643,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4644,13,4644,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4644,16,4644,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4644,17,4644,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4644,44,4644,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4644,45,4644,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4644,52,4644,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4645,17,4645,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4645,44,4645,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4645,45,4645,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4645,64,4645,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4645,66,4645,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4646,15,4646,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4646,42,4646,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4646,43,4646,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4646,50,4646,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4646,52,4646,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4646,56,4646,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4647,13,4647,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4647,15,4647,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4647,20,4647,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4648,15,4648,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4648,42,4648,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4648,43,4648,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4648,49,4648,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4648,51,4648,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4649,13,4649,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4651,13,4651,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4651,16,4651,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4651,17,4651,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4651,18,4651,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4651,45,4651,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4651,46,4651,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4651,51,4651,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4652,18,4652,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4652,45,4652,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4652,46,4652,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4652,54,4652,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4652,56,4652,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4653,17,4653,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4653,18,4653,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4653,45,4653,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4653,46,4653,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4653,55,4653,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4654,18,4654,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4654,45,4654,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4654,46,4654,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4654,54,4654,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4654,55,4654,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4654,57,4654,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4655,15,4655,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4655,42,4655,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4655,43,4655,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4655,57,4655,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4656,17,4656,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4656,40,4656,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4656,41,4656,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4656,49,4656,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4657,17,4657,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4657,18,4657,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4657,45,4657,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4657,46,4657,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4657,51,4657,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4658,18,4658,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4658,45,4658,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4658,46,4658,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4658,54,4658,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4658,56,4658,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4659,17,4659,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4659,18,4659,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4659,45,4659,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4659,46,4659,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4659,51,4659,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4660,18,4660,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4660,45,4660,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4660,46,4660,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4660,54,4660,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4660,56,4660,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4661,17,4661,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4661,40,4661,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4661,41,4661,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4661,50,4661,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4662,15,4662,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4662,42,4662,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4662,43,4662,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4662,50,4662,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4662,52,4662,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4662,56,4662,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4663,13,4663,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4663,15,4663,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4663,20,4663,22],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4663,23,4663,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4663,24,4663,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4663,25,4663,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4663,52,4663,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4663,53,4663,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4663,58,4663,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4664,25,4664,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4664,52,4664,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4664,53,4664,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4664,61,4664,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4664,63,4664,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4665,24,4665,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4665,25,4665,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4665,52,4665,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4665,53,4665,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4665,62,4665,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4666,25,4666,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4666,52,4666,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4666,53,4666,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4666,61,4666,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4666,63,4666,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4667,24,4667,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4667,25,4667,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4667,52,4667,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4667,53,4667,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4667,60,4667,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4667,63,4667,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4667,67,4667,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4667,68,4667,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4667,70,4667,71],\"els\":[\"0:9924:517\"]},{\"tk\":[4668,15,4668,28],\"els\":[\"0:9924:517\"]},{\"tk\":[4668,29,4668,30],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4668,31,4668,32],\"els\":[\"0:9924:517\"]},{\"tk\":[4668,32,4668,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4668,55,4668,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4668,56,4668,63],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4668,64,4668,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4669,32,4669,33],\"els\":[\"0:9924:517\"]},{\"tk\":[4669,33,4669,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4669,60,4669,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4669,61,4669,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4669,66,4669,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4670,33,4670,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4670,60,4670,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4670,61,4670,69],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4670,69,4670,70],\"els\":[\"0:9924:517\"]},{\"tk\":[4670,71,4670,72],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4671,32,4671,33],\"els\":[\"0:9924:517\"]},{\"tk\":[4671,33,4671,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4671,60,4671,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4671,61,4671,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4671,66,4671,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4672,33,4672,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4672,60,4672,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4672,61,4672,69],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4672,69,4672,70],\"els\":[\"0:9924:517\"]},{\"tk\":[4672,71,4672,72],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4673,32,4673,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4673,55,4673,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4673,56,4673,65],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4673,65,4673,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4673,67,4673,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4673,69,4673,73],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4673,74,4673,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4674,17,4674,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4674,40,4674,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4674,41,4674,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4674,50,4674,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4675,15,4675,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4675,42,4675,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4675,43,4675,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4675,56,4675,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4675,58,4675,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4675,59,4675,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4675,73,4675,74],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4676,17,4676,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4676,44,4676,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4676,45,4676,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4676,58,4676,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4676,60,4676,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4677,17,4677,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4677,44,4677,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4677,45,4677,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4677,53,4677,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4677,55,4677,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4677,60,4677,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4677,62,4677,73],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4677,73,4677,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4678,15,4678,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4678,18,4678,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4678,19,4678,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4678,20,4678,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4678,47,4678,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4678,48,4678,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4678,61,4678,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4678,63,4678,74],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4678,74,4678,75],\"els\":[\"0:9924:517\"]},{\"tk\":[4678,76,4678,78],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4679,19,4679,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4679,20,4679,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4679,21,4679,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4679,48,4679,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4679,49,4679,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4679,62,4679,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4679,64,4679,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4679,75,4679,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4679,77,4679,79],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4680,20,4680,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4680,21,4680,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4680,48,4680,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4680,49,4680,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4680,57,4680,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4680,60,4680,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4680,64,4680,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4680,66,4680,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4681,20,4681,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4681,21,4681,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4681,48,4681,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4681,49,4681,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4681,69,4681,71],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4681,72,4681,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4681,76,4681,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4681,77,4681,78],\"els\":[\"0:9924:517\"]},{\"tk\":[4681,78,4681,79],\"els\":[\"0:9924:517\"]},{\"tk\":[4681,80,4681,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4682,17,4682,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4682,44,4682,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4682,45,4682,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4682,65,4682,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4682,67,4682,71],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4682,71,4682,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4683,15,4683,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4685,15,4685,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4685,18,4685,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4685,19,4685,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4685,20,4685,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4685,47,4685,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4685,48,4685,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4685,61,4685,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4685,63,4685,74],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4685,74,4685,75],\"els\":[\"0:9924:517\"]},{\"tk\":[4685,76,4685,78],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4686,19,4686,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4686,20,4686,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4686,21,4686,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4686,48,4686,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4686,49,4686,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4686,62,4686,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4686,64,4686,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4686,75,4686,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4686,77,4686,79],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4687,20,4687,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4687,21,4687,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4687,48,4687,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4687,49,4687,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4687,57,4687,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4687,60,4687,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4687,64,4687,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4687,66,4687,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4688,20,4688,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4688,21,4688,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4688,48,4688,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4688,49,4688,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4688,69,4688,71],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4688,72,4688,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4688,76,4688,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4688,77,4688,78],\"els\":[\"0:9924:517\"]},{\"tk\":[4688,78,4688,79],\"els\":[\"0:9924:517\"]},{\"tk\":[4688,80,4688,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4689,17,4689,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4689,44,4689,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4689,45,4689,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4689,65,4689,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4689,67,4689,71],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4689,71,4689,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4690,15,4690,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4692,15,4692,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4692,42,4692,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4692,43,4692,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4692,56,4692,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4692,59,4692,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4692,60,4692,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4692,74,4692,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4693,17,4693,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4693,44,4693,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4693,45,4693,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4693,58,4693,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4693,60,4693,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4694,17,4694,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4694,44,4694,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4694,45,4694,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4694,53,4694,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4694,55,4694,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4694,60,4694,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4694,62,4694,73],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4694,73,4694,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4695,15,4695,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4695,42,4695,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4695,43,4695,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4695,49,4695,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4695,51,4695,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4696,15,4696,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4696,18,4696,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4696,19,4696,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4696,46,4696,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4696,47,4696,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4696,54,4696,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4696,56,4696,60],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[4696,60,4696,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4696,62,4696,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4697,17,4697,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4697,44,4697,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4697,45,4697,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4697,52,4697,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4697,54,4697,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4697,58,4697,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4698,15,4698,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4698,17,4698,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4698,22,4698,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4699,17,4699,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4699,44,4699,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4699,45,4699,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4699,50,4699,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4699,53,4699,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4700,19,4700,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4700,20,4700,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4700,47,4700,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4700,48,4700,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4700,61,4700,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4700,63,4700,67],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[4700,67,4700,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4700,69,4700,70],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4701,19,4701,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4701,20,4701,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4701,43,4701,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4701,44,4701,60],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4701,61,4701,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4702,20,4702,43],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4702,43,4702,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4702,44,4702,60],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4702,60,4702,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4702,62,4702,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4703,19,4703,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4703,20,4703,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4703,47,4703,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4703,48,4703,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4703,56,4703,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4703,58,4703,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4703,63,4703,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4703,65,4703,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4703,76,4703,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4703,77,4703,78],\"els\":[\"0:9924:517\"]},{\"tk\":[4704,17,4704,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4704,44,4704,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4704,45,4704,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4704,53,4704,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4705,19,4705,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4705,42,4705,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4705,43,4705,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4705,74,4705,75],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4705,75,4705,76],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4705,76,4705,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4705,77,4705,78],\"els\":[\"0:9924:517\"]},{\"tk\":[4706,17,4706,30],\"els\":[\"0:9924:517\"]},{\"tk\":[4706,31,4706,32],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4706,33,4706,39],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4706,39,4706,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4706,40,4706,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4706,45,4706,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4706,47,4706,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4706,48,4706,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4706,71,4706,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4706,72,4706,81],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4707,19,4707,20],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4707,21,4707,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4707,48,4707,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4707,49,4707,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4707,56,4707,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4707,58,4707,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4707,60,4707,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4707,64,4707,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4707,65,4707,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4708,17,4708,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4708,20,4708,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4708,21,4708,34],\"els\":[\"0:9924:517\"]},{\"tk\":[4708,35,4708,36],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4708,37,4708,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4708,45,4708,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4708,47,4708,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4709,19,4709,21],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4709,22,4709,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4709,23,4709,36],\"els\":[\"0:9924:517\"]},{\"tk\":[4709,37,4709,39],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4709,40,4709,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4709,44,4709,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4709,46,4709,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4710,21,4710,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4710,42,4710,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4710,44,4710,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4710,45,4710,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4710,53,4710,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4710,54,4710,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4710,67,4710,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4711,19,4711,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4711,21,4711,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4711,26,4711,27],\"els\":[\"0:9924:517\"]},{\"tk\":[4712,21,4712,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4712,42,4712,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4712,44,4712,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4712,46,4712,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4713,19,4713,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4714,17,4714,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4714,19,4714,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4714,24,4714,26],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4714,27,4714,28],\"els\":[\"0:9924:517\"]},{\"tk\":[4714,28,4714,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4714,42,4714,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4714,45,4714,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4714,53,4714,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4714,55,4714,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4715,19,4715,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4715,40,4715,41],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4715,42,4715,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4715,54,4715,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4716,17,4716,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4716,19,4716,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4716,24,4716,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4717,19,4717,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4717,40,4717,41],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4717,42,4717,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4717,44,4717,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4718,17,4718,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4720,17,4720,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4720,44,4720,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4720,45,4720,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4720,65,4720,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4721,19,4721,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4721,39,4721,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4722,17,4722,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4722,44,4722,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4722,45,4722,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4722,54,4722,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4722,56,4722,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4722,60,4722,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4723,17,4723,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4723,44,4723,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4723,45,4723,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4723,57,4723,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4723,59,4723,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4723,63,4723,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4724,17,4724,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4724,44,4724,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4724,45,4724,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4724,51,4724,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4724,53,4724,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4724,57,4724,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4725,17,4725,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4725,44,4725,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4725,45,4725,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4725,50,4725,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4725,52,4725,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4725,56,4725,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4726,17,4726,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4726,44,4726,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4726,45,4726,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4726,63,4726,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4727,19,4727,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4727,42,4727,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4727,43,4727,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4727,50,4727,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4728,17,4728,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4728,44,4728,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4728,45,4728,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4728,52,4728,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4728,54,4728,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4728,58,4728,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4729,17,4729,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4729,44,4729,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4729,45,4729,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4729,52,4729,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4729,54,4729,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4729,58,4729,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4730,17,4730,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4730,44,4730,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4730,45,4730,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4730,52,4730,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4730,54,4730,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4730,58,4730,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4731,17,4731,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4731,44,4731,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4731,45,4731,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4731,58,4731,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4731,60,4731,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4731,64,4731,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4732,17,4732,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4732,44,4732,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4732,45,4732,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4732,50,4732,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4732,52,4732,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4732,56,4732,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4733,17,4733,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4733,44,4733,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4733,45,4733,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4733,50,4733,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4733,52,4733,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4733,56,4733,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4734,17,4734,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4734,44,4734,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4734,45,4734,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4734,54,4734,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4734,56,4734,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4734,60,4734,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4735,17,4735,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4735,44,4735,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4735,45,4735,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4735,54,4735,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4735,56,4735,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4735,60,4735,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,17,4736,20],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4736,21,4736,22],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,22,4736,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,24,4736,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,26,4736,27],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4736,27,4736,28],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,29,4736,30],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,31,4736,32],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,33,4736,37],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4736,37,4736,38],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,39,4736,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,40,4736,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4736,42,4736,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4736,44,4736,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4737,19,4737,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4737,46,4737,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4737,47,4737,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4737,56,4737,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4737,57,4737,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4737,58,4737,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4737,60,4737,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4737,62,4737,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4737,66,4737,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4738,17,4738,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4740,17,4740,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4740,44,4740,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4740,45,4740,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4740,51,4740,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4740,53,4740,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4741,17,4741,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4741,20,4741,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4741,21,4741,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4741,48,4741,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4741,49,4741,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4741,56,4741,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4741,59,4741,63],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[4741,63,4741,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4741,65,4741,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4742,19,4742,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4742,46,4742,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4742,47,4742,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4742,66,4742,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4743,21,4743,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4743,48,4743,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4743,49,4743,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4743,54,4743,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4743,56,4743,60],\"els\":[\"0:8790:1177:499\",\"0:9924:517\"]},{\"tk\":[4743,60,4743,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4744,19,4744,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4744,46,4744,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4744,47,4744,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4744,52,4744,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4744,54,4744,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4744,58,4744,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4745,19,4745,21],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4745,22,4745,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4745,23,4745,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4745,50,4745,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4745,51,4745,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4745,59,4745,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4745,62,4745,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4745,66,4745,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4745,68,4745,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4746,21,4746,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4746,48,4746,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4746,49,4746,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4746,59,4746,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4746,61,4746,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4746,65,4746,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4747,21,4747,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4747,48,4747,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4747,49,4747,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4747,57,4747,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4747,59,4747,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4747,63,4747,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4748,21,4748,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4748,48,4748,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4748,49,4748,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4748,61,4748,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4748,63,4748,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4748,67,4748,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4749,21,4749,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4749,48,4749,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4749,49,4749,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4749,55,4749,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4749,57,4749,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4749,61,4749,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4750,21,4750,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4750,48,4750,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4750,49,4750,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4750,57,4750,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4751,23,4751,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4751,46,4751,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4751,47,4751,78],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4751,78,4751,79],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4751,79,4751,80],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4751,80,4751,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4751,81,4751,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4752,21,4752,34],\"els\":[\"0:9924:517\"]},{\"tk\":[4752,35,4752,36],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4752,37,4752,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4752,43,4752,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4752,44,4752,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4752,49,4752,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4753,23,4753,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4753,24,4753,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4753,47,4753,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4753,48,4753,57],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4753,58,4753,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4754,24,4754,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4754,51,4754,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4754,52,4754,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4754,59,4754,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4754,61,4754,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4754,63,4754,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4754,67,4754,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4754,68,4754,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4755,21,4755,23],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4755,24,4755,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4755,25,4755,38],\"els\":[\"0:9924:517\"]},{\"tk\":[4755,39,4755,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4755,41,4755,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4755,49,4755,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4755,51,4755,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4756,23,4756,25],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4756,26,4756,27],\"els\":[\"0:9924:517\"]},{\"tk\":[4756,27,4756,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4756,41,4756,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4756,44,4756,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4756,48,4756,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4756,50,4756,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4757,25,4757,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4757,46,4757,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4757,48,4757,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4757,49,4757,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4757,57,4757,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4757,58,4757,71],\"els\":[\"0:9924:517\"]},{\"tk\":[4757,71,4757,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4758,23,4758,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4758,25,4758,29],\"els\":[\"0:9924:517\"]},{\"tk\":[4758,30,4758,31],\"els\":[\"0:9924:517\"]},{\"tk\":[4759,25,4759,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4759,46,4759,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4759,48,4759,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4759,50,4759,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4760,23,4760,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4761,21,4761,22],\"els\":[\"0:9924:517\"]},{\"tk\":[4761,23,4761,27],\"els\":[\"0:9924:517\"]},{\"tk\":[4761,28,4761,30],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4761,31,4761,32],\"els\":[\"0:9924:517\"]},{\"tk\":[4761,32,4761,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4761,46,4761,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4761,49,4761,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4761,57,4761,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4761,59,4761,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4762,23,4762,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4762,44,4762,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4762,46,4762,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4762,58,4762,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4763,21,4763,22],\"els\":[\"0:9924:517\"]},{\"tk\":[4763,23,4763,27],\"els\":[\"0:9924:517\"]},{\"tk\":[4763,28,4763,29],\"els\":[\"0:9924:517\"]},{\"tk\":[4764,23,4764,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4764,44,4764,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4764,46,4764,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4764,48,4764,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4765,21,4765,22],\"els\":[\"0:9924:517\"]},{\"tk\":[4767,21,4767,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4767,48,4767,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4767,49,4767,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4767,69,4767,70],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4768,23,4768,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4768,43,4768,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4769,21,4769,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4769,48,4769,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4769,49,4769,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4769,58,4769,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4769,60,4769,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4769,64,4769,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4770,19,4770,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4770,21,4770,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4770,26,4770,27],\"els\":[\"0:9924:517\"]},{\"tk\":[4771,21,4771,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4771,48,4771,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4771,49,4771,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4771,59,4771,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4771,61,4771,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4771,65,4771,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4772,21,4772,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4772,48,4772,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4772,49,4772,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4772,61,4772,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4772,63,4772,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4772,68,4772,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4773,21,4773,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4773,48,4773,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4773,49,4773,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4773,55,4773,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4773,57,4773,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4773,61,4773,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4774,21,4774,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4774,48,4774,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4774,49,4774,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4774,57,4774,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4774,59,4774,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4774,63,4774,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4775,21,4775,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4775,48,4775,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4775,49,4775,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4775,59,4775,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4775,61,4775,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4775,65,4775,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4776,21,4776,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4776,48,4776,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4776,49,4776,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4776,60,4776,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4777,23,4777,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4777,46,4777,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4777,47,4777,78],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4777,78,4777,79],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4777,79,4777,80],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4777,80,4777,81],\"els\":[\"0:9924:517\"]},{\"tk\":[4777,81,4777,82],\"els\":[\"0:9924:517\"]},{\"tk\":[4778,21,4778,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4778,48,4778,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4778,49,4778,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4778,58,4778,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4778,60,4778,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4778,68,4778,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4779,21,4779,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4779,48,4779,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4779,49,4779,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4779,56,4779,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4780,23,4780,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4780,46,4780,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4780,47,4780,63],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4780,64,4780,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4780,66,4780,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4780,67,4780,71],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4780,72,4780,73],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4781,23,4781,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4781,46,4781,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4781,47,4781,63],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4781,64,4781,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4781,66,4781,73],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4781,73,4781,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4781,75,4781,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4782,23,4782,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4782,24,4782,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4782,47,4782,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4782,48,4782,64],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4782,65,4782,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4783,24,4783,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4783,51,4783,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4783,52,4783,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4783,65,4783,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4783,66,4783,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4784,21,4784,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4784,48,4784,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4784,49,4784,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4784,56,4784,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4785,23,4785,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4785,24,4785,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4785,47,4785,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4785,48,4785,64],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4785,65,4785,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4786,24,4786,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4786,47,4786,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4786,48,4786,64],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4786,64,4786,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4786,66,4786,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4786,68,4786,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4786,69,4786,73],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4786,74,4786,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4787,23,4787,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4787,46,4787,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4787,47,4787,63],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4787,64,4787,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4787,66,4787,73],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4787,73,4787,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4787,75,4787,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4788,23,4788,24],\"els\":[\"0:9924:517\"]},{\"tk\":[4788,24,4788,47],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4788,47,4788,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4788,48,4788,64],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4788,65,4788,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4789,24,4789,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4789,51,4789,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4789,52,4789,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4789,65,4789,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4789,66,4789,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4790,19,4790,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4792,19,4792,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4792,46,4792,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4792,47,4792,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4792,54,4792,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4792,56,4792,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4792,60,4792,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4793,17,4793,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4794,15,4794,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4795,13,4795,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4797,13,4797,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4797,40,4797,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4797,41,4797,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4797,50,4797,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4798,15,4798,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4798,42,4798,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4798,43,4798,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4798,47,4798,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4799,13,4799,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4799,40,4799,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4799,41,4799,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4799,50,4799,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4800,15,4800,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4800,42,4800,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4800,43,4800,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4800,47,4800,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4801,13,4801,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4801,18,4801,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4803,12,4803,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4803,17,4803,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4803,19,4803,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4804,13,4804,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4804,40,4804,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4804,41,4804,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4804,50,4804,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4805,15,4805,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4805,38,4805,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4805,39,4805,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4805,70,4805,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4805,71,4805,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4805,72,4805,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4805,74,4805,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4806,15,4806,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4806,38,4806,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4806,39,4806,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4806,70,4806,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4806,71,4806,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4806,72,4806,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4806,73,4806,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4807,13,4807,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4807,40,4807,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4807,41,4807,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4807,50,4807,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4808,15,4808,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4808,38,4808,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4808,39,4808,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4808,70,4808,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4808,71,4808,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4808,72,4808,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4808,73,4808,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4809,13,4809,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4809,40,4809,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4809,41,4809,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4809,50,4809,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4810,15,4810,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4810,38,4810,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4810,39,4810,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4810,70,4810,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4810,71,4810,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4810,72,4810,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4810,73,4810,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4811,13,4811,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4811,40,4811,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4811,41,4811,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4811,50,4811,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4812,15,4812,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4812,38,4812,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4812,39,4812,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4812,70,4812,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4812,71,4812,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4812,72,4812,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4812,73,4812,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4813,13,4813,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4813,40,4813,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4813,41,4813,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4813,50,4813,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4814,15,4814,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4814,38,4814,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4814,39,4814,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4814,70,4814,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4814,71,4814,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4814,72,4814,73],\"els\":[\"0:9924:517\"]},{\"tk\":[4814,73,4814,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4815,13,4815,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4815,40,4815,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4815,41,4815,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4815,47,4815,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4815,49,4815,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4816,13,4816,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4816,16,4816,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4816,17,4816,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4816,44,4816,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4816,45,4816,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4816,52,4816,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4817,17,4817,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4817,44,4817,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4817,45,4817,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4817,53,4817,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4817,55,4817,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4818,15,4818,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4818,42,4818,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4818,43,4818,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4818,52,4818,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4819,17,4819,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4819,44,4819,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4819,45,4819,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4819,54,4819,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4820,17,4820,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4820,44,4820,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4820,45,4820,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4820,59,4820,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4821,17,4821,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4821,44,4821,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4821,45,4821,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4821,51,4821,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4822,15,4822,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4822,42,4822,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4822,43,4822,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4822,52,4822,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4823,17,4823,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4823,44,4823,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4823,45,4823,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4823,54,4823,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4824,17,4824,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4824,44,4824,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4824,45,4824,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4824,59,4824,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4825,17,4825,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4825,44,4825,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4825,45,4825,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4825,51,4825,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4826,15,4826,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4826,42,4826,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4826,43,4826,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4826,52,4826,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4827,17,4827,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4827,44,4827,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4827,45,4827,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4827,54,4827,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4828,17,4828,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4828,40,4828,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4828,41,4828,57],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4828,58,4828,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4829,17,4829,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4829,44,4829,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4829,45,4829,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4829,51,4829,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4830,15,4830,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4830,42,4830,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4830,43,4830,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4830,52,4830,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4831,17,4831,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4831,44,4831,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4831,45,4831,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4831,54,4831,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4832,17,4832,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4832,44,4832,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4832,45,4832,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4832,59,4832,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4833,17,4833,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4833,44,4833,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4833,45,4833,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4833,51,4833,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4834,15,4834,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4834,42,4834,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4834,43,4834,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4834,52,4834,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4835,17,4835,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4835,44,4835,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4835,45,4835,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4835,54,4835,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4836,17,4836,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4836,40,4836,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4836,41,4836,57],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4836,58,4836,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4837,17,4837,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4837,44,4837,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4837,45,4837,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4837,51,4837,52],\"els\":[\"0:9924:517\"]},{\"tk\":[4838,15,4838,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4838,42,4838,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4838,43,4838,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4838,55,4838,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4838,57,4838,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4838,62,4838,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4839,15,4839,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4839,42,4839,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4839,43,4839,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4839,48,4839,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4839,50,4839,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4839,55,4839,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4840,15,4840,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4840,42,4840,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4840,43,4840,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4840,50,4840,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4840,52,4840,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4840,56,4840,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4841,15,4841,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4841,42,4841,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4841,43,4841,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4841,52,4841,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4842,17,4842,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4842,18,4842,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4842,41,4842,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4842,42,4842,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4842,73,4842,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4842,74,4842,75],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4842,75,4842,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4842,77,4842,78],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4843,18,4843,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4843,41,4843,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4843,42,4843,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4843,73,4843,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4843,74,4843,75],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4843,75,4843,76],\"els\":[\"0:9924:517\"]},{\"tk\":[4843,76,4843,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4843,78,4843,79],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4844,17,4844,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4844,44,4844,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4844,45,4844,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4844,58,4844,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4845,13,4845,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4846,13,4846,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4846,18,4846,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4848,12,4848,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4848,17,4848,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4848,19,4848,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4849,13,4849,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4849,40,4849,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4849,41,4849,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4849,46,4849,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4850,15,4850,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4850,16,4850,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4850,39,4850,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4850,40,4850,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4850,71,4850,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4850,72,4850,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4850,73,4850,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4850,75,4850,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4851,16,4851,39],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4851,39,4851,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4851,40,4851,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4851,71,4851,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4851,72,4851,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4851,73,4851,74],\"els\":[\"0:9924:517\"]},{\"tk\":[4851,74,4851,75],\"els\":[\"0:9924:517\"]},{\"tk\":[4851,76,4851,77],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4852,15,4852,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4852,42,4852,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4852,43,4852,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4852,56,4852,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4853,13,4853,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4853,16,4853,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4853,17,4853,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4853,18,4853,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4853,45,4853,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4853,46,4853,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4853,51,4853,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4854,18,4854,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4854,45,4854,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4854,46,4854,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4854,54,4854,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4854,56,4854,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4855,17,4855,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4855,18,4855,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4855,45,4855,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4855,46,4855,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4855,55,4855,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4856,18,4856,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4856,45,4856,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4856,46,4856,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4856,54,4856,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4856,55,4856,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4856,57,4856,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4857,15,4857,17],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4857,18,4857,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4857,19,4857,20],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4857,20,4857,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4857,21,4857,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4857,48,4857,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4857,49,4857,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4857,56,4857,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4857,59,4857,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4857,63,4857,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4857,64,4857,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4857,66,4857,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4858,17,4858,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4858,44,4858,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4858,45,4858,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4858,59,4858,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4859,19,4859,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4859,42,4859,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4859,43,4859,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4859,51,4859,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4860,19,4860,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4860,20,4860,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4860,47,4860,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4860,48,4860,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4860,53,4860,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4861,20,4861,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4861,47,4861,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4861,48,4861,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4861,56,4861,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4861,58,4861,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4862,19,4862,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4862,20,4862,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4862,47,4862,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4862,48,4862,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4862,53,4862,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4863,20,4863,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4863,47,4863,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4863,48,4863,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4863,56,4863,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4863,58,4863,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4864,19,4864,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4864,42,4864,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4864,43,4864,52],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4864,52,4864,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4865,17,4865,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4865,44,4865,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4865,45,4865,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4865,52,4865,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4865,54,4865,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4865,58,4865,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4866,15,4866,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4866,17,4866,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4866,22,4866,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4867,17,4867,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4867,44,4867,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4867,45,4867,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4867,53,4867,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4867,55,4867,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4867,60,4867,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4868,19,4868,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4868,20,4868,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4868,21,4868,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4868,44,4868,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4868,45,4868,52],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4868,53,4868,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4869,21,4869,22],\"els\":[\"0:9924:517\"]},{\"tk\":[4869,22,4869,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4869,49,4869,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4869,50,4869,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4869,55,4869,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4870,22,4870,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4870,49,4870,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4870,50,4870,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4870,58,4870,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4870,60,4870,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4871,21,4871,22],\"els\":[\"0:9924:517\"]},{\"tk\":[4871,22,4871,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4871,49,4871,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4871,50,4871,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4871,55,4871,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4872,22,4872,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4872,49,4872,50],\"els\":[\"0:9924:517\"]},{\"tk\":[4872,50,4872,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4872,58,4872,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4872,60,4872,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4873,21,4873,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4873,44,4873,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4873,45,4873,54],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4873,54,4873,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4873,56,4873,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4874,20,4874,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4874,47,4874,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4874,48,4874,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4874,61,4874,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4874,62,4874,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4875,17,4875,30],\"els\":[\"0:9924:517\"]},{\"tk\":[4875,31,4875,32],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4875,33,4875,39],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4875,39,4875,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4875,40,4875,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4875,45,4875,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4875,47,4875,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4875,48,4875,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4875,71,4875,72],\"els\":[\"0:9924:517\"]},{\"tk\":[4875,72,4875,81],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4876,19,4876,20],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4876,21,4876,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4876,48,4876,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4876,49,4876,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4876,56,4876,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4876,58,4876,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4876,60,4876,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4876,64,4876,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4876,65,4876,66],\"els\":[\"0:9924:517\"]},{\"tk\":[4877,17,4877,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4877,20,4877,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4877,21,4877,34],\"els\":[\"0:9924:517\"]},{\"tk\":[4877,35,4877,36],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4877,37,4877,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4877,45,4877,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4877,47,4877,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4878,19,4878,21],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4878,22,4878,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4878,23,4878,36],\"els\":[\"0:9924:517\"]},{\"tk\":[4878,37,4878,39],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4878,40,4878,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4878,44,4878,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4878,46,4878,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4879,21,4879,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4879,42,4879,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4879,44,4879,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4879,45,4879,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4879,53,4879,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4879,54,4879,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4879,67,4879,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4880,19,4880,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4880,21,4880,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4880,26,4880,27],\"els\":[\"0:9924:517\"]},{\"tk\":[4881,21,4881,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4881,42,4881,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4881,44,4881,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4881,46,4881,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4882,19,4882,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4883,17,4883,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4883,19,4883,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4883,24,4883,26],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4883,27,4883,28],\"els\":[\"0:9924:517\"]},{\"tk\":[4883,28,4883,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4883,42,4883,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4883,45,4883,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4883,53,4883,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4883,55,4883,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4884,19,4884,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4884,40,4884,41],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4884,42,4884,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4884,54,4884,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4885,17,4885,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4885,19,4885,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4885,24,4885,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4886,19,4886,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4886,40,4886,41],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4886,42,4886,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4886,44,4886,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4887,17,4887,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4889,17,4889,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4889,44,4889,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4889,45,4889,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4889,65,4889,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4890,19,4890,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4890,39,4890,40],\"els\":[\"0:9924:517\"]},{\"tk\":[4891,17,4891,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4891,44,4891,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4891,45,4891,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4891,52,4891,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4892,19,4892,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4892,20,4892,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4892,21,4892,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4892,48,4892,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4892,49,4892,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4892,58,4892,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4893,21,4893,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4893,44,4893,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4893,45,4893,61],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4893,62,4893,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4894,21,4894,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4894,48,4894,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4894,49,4894,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4894,57,4894,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4894,59,4894,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4895,20,4895,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4895,47,4895,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4895,48,4895,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4895,56,4895,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4895,58,4895,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4895,63,4895,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4895,65,4895,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4895,77,4895,78],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4896,20,4896,21],\"els\":[\"0:9924:517\"]},{\"tk\":[4896,21,4896,44],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4896,44,4896,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4896,45,4896,61],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4896,62,4896,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4897,21,4897,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4897,48,4897,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4897,49,4897,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4897,57,4897,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4897,58,4897,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4897,60,4897,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4898,19,4898,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4898,20,4898,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4898,47,4898,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4898,48,4898,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4898,56,4898,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4898,58,4898,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4898,63,4898,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4898,65,4898,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4898,76,4898,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4898,77,4898,78],\"els\":[\"0:9924:517\"]},{\"tk\":[4899,17,4899,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4899,44,4899,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4899,45,4899,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4899,64,4899,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4900,19,4900,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4900,46,4900,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4900,47,4900,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4900,55,4900,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4900,57,4900,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4900,62,4900,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4900,64,4900,75],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4900,76,4900,77],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4901,19,4901,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4901,46,4901,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4901,47,4901,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4901,54,4901,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4901,56,4901,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4901,68,4901,69],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4901,70,4901,71],\"els\":[\"0:9924:517\"]},{\"tk\":[4901,71,4901,76],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4901,77,4901,78],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4902,19,4902,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4902,46,4902,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4902,47,4902,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4902,55,4902,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4903,19,4903,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4903,42,4903,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4903,43,4903,59],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4903,60,4903,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4903,62,4903,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4903,68,4903,69],\"els\":[\"0:9924:517\"]},{\"tk\":[4903,69,4903,70],\"els\":[\"0:9924:517\"]},{\"tk\":[4904,17,4904,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4904,44,4904,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4904,45,4904,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4904,55,4904,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4904,57,4904,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4904,61,4904,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4905,17,4905,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4905,44,4905,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4905,45,4905,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4905,52,4905,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4905,54,4905,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4905,58,4905,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4906,17,4906,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4906,44,4906,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4906,45,4906,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4906,50,4906,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4906,52,4906,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4906,56,4906,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4907,17,4907,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4907,44,4907,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4907,45,4907,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4907,57,4907,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4907,59,4907,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4907,64,4907,65],\"els\":[\"0:9924:517\"]},{\"tk\":[4908,17,4908,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4908,44,4908,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4908,45,4908,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4908,63,4908,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4909,19,4909,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4909,42,4909,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4909,43,4909,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4909,50,4909,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4910,17,4910,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4910,44,4910,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4910,45,4910,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4910,51,4910,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4910,53,4910,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4910,58,4910,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4911,17,4911,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4911,44,4911,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4911,45,4911,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4911,50,4911,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4911,52,4911,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4911,56,4911,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4912,17,4912,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4912,44,4912,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4912,45,4912,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4912,61,4912,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4912,63,4912,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4912,69,4912,70],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4913,19,4913,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4913,46,4913,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4913,47,4913,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4913,55,4913,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4914,19,4914,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4914,42,4914,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4914,43,4914,59],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4914,60,4914,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4914,62,4914,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4914,67,4914,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4914,69,4914,80],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4914,81,4914,82],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4915,19,4915,24],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4915,24,4915,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4916,17,4916,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4916,44,4916,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4916,45,4916,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4916,56,4916,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4916,58,4916,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4916,62,4916,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4917,17,4917,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4917,44,4917,45],\"els\":[\"0:9924:517\"]},{\"tk\":[4917,45,4917,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4917,52,4917,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4918,19,4918,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4918,42,4918,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4918,43,4918,50],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4918,50,4918,51],\"els\":[\"0:9924:517\"]},{\"tk\":[4919,15,4919,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4920,13,4920,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4922,13,4922,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4922,40,4922,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4922,41,4922,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4922,50,4922,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4923,15,4923,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4923,42,4923,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4923,43,4923,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4923,47,4923,48],\"els\":[\"0:9924:517\"]},{\"tk\":[4924,13,4924,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4924,18,4924,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4926,12,4926,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4926,17,4926,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4926,19,4926,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4927,13,4927,15],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4927,16,4927,17],\"els\":[\"0:9924:517\"]},{\"tk\":[4927,17,4927,22],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4927,22,4927,23],\"els\":[\"0:9924:517\"]},{\"tk\":[4927,23,4927,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4927,46,4927,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4927,47,4927,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4927,56,4927,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4928,23,4928,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4928,46,4928,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4928,47,4928,62],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4928,62,4928,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4928,64,4928,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4929,17,4929,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4929,40,4929,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4929,41,4929,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4929,72,4929,73],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9800:356-692\",\"0:9924:517\"]},{\"tk\":[4929,73,4929,74],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4929,74,4929,75],\"els\":[\"0:9924:517\"]},{\"tk\":[4929,76,4929,77],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4930,17,4930,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4930,40,4930,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4930,41,4930,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4930,56,4930,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4930,58,4930,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4931,15,4931,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4931,42,4931,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4931,43,4931,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4931,62,4931,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4932,17,4932,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4932,18,4932,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4932,19,4932,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4932,46,4932,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4932,47,4932,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4932,56,4932,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4933,19,4933,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4933,46,4933,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4933,47,4933,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4933,56,4933,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4934,19,4934,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4934,46,4934,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4934,47,4934,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4934,56,4934,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4935,19,4935,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4935,46,4935,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4935,47,4935,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4935,55,4935,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4935,57,4935,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4935,59,4935,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4935,64,4935,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4936,18,4936,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4936,19,4936,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4936,46,4936,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4936,47,4936,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4936,56,4936,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4937,19,4937,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4937,46,4937,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4937,47,4937,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4937,56,4937,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4938,19,4938,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4938,46,4938,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4938,47,4938,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4938,56,4938,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4939,19,4939,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4939,46,4939,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4939,47,4939,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4939,55,4939,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4939,57,4939,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4939,59,4939,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4939,64,4939,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4940,18,4940,41],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4940,41,4940,42],\"els\":[\"0:9924:517\"]},{\"tk\":[4940,42,4940,58],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4940,58,4940,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4940,60,4940,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4941,17,4941,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4941,18,4941,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4941,19,4941,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4941,46,4941,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4941,47,4941,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4941,63,4941,64],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4942,19,4942,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4942,42,4942,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4942,43,4942,74],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4942,74,4942,75],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4942,75,4942,76],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4942,76,4942,77],\"els\":[\"0:9924:517\"]},{\"tk\":[4942,78,4942,79],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4943,19,4943,42],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4943,42,4943,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4943,43,4943,58],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4943,59,4943,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4943,61,4943,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4943,66,4943,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4943,68,4943,79],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4943,80,4943,81],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4944,19,4944,24],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4944,24,4944,25],\"els\":[\"0:9924:517\"]},{\"tk\":[4944,26,4944,27],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4944,28,4944,29],\"els\":[\"0:9924:517\"]},{\"tk\":[4944,29,4944,52],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4944,52,4944,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4944,53,4944,60],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4944,61,4944,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4945,29,4945,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4945,56,4945,57],\"els\":[\"0:9924:517\"]},{\"tk\":[4945,57,4945,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4945,63,4945,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4945,65,4945,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4946,18,4946,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4946,45,4946,46],\"els\":[\"0:9924:517\"]},{\"tk\":[4946,46,4946,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4946,61,4946,62],\"els\":[\"0:9924:517\"]},{\"tk\":[4946,62,4946,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4947,15,4947,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4947,42,4947,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4947,43,4947,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4947,53,4947,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4947,55,4947,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4947,59,4947,60],\"els\":[\"0:9924:517\"]},{\"tk\":[4948,15,4948,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4948,42,4948,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4948,43,4948,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4948,55,4948,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4948,57,4948,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4948,62,4948,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4949,15,4949,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4949,42,4949,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4949,43,4949,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4949,61,4949,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4950,17,4950,40],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4950,40,4950,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4950,41,4950,48],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4950,48,4950,49],\"els\":[\"0:9924:517\"]},{\"tk\":[4951,15,4951,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4951,42,4951,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4951,43,4951,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4951,49,4951,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4951,51,4951,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4951,55,4951,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4952,15,4952,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4952,42,4952,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4952,43,4952,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4952,48,4952,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4952,50,4952,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4952,54,4952,55],\"els\":[\"0:9924:517\"]},{\"tk\":[4953,13,4953,14],\"els\":[\"0:9924:517\"]},{\"tk\":[4954,13,4954,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4954,18,4954,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4956,12,4956,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4956,17,4956,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4956,19,4956,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4957,13,4957,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4957,40,4957,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4957,41,4957,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4957,60,4957,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4957,62,4957,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4957,67,4957,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4958,15,4958,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4958,38,4958,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4958,39,4958,55],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4958,56,4958,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4959,15,4959,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4959,16,4959,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4959,43,4959,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4959,44,4959,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4959,51,4959,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4960,16,4960,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4960,43,4960,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4960,44,4960,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4960,52,4960,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4960,54,4960,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4961,15,4961,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4961,42,4961,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4961,43,4961,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4961,58,4961,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4962,13,4962,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4962,40,4962,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4962,41,4962,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4962,51,4962,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4962,53,4962,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4962,57,4962,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4963,13,4963,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4963,40,4963,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4963,41,4963,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4963,53,4963,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4963,55,4963,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4963,60,4963,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4964,13,4964,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4964,40,4964,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4964,41,4964,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4964,59,4964,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4965,15,4965,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4965,38,4965,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4965,39,4965,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4965,46,4965,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4966,13,4966,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4966,40,4966,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4966,41,4966,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4966,47,4966,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4966,49,4966,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4966,53,4966,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4967,13,4967,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4967,40,4967,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4967,41,4967,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4967,46,4967,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4967,48,4967,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4967,52,4967,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4968,13,4968,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4968,18,4968,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4970,12,4970,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4970,17,4970,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4970,19,4970,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4971,13,4971,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4971,40,4971,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4971,41,4971,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4971,60,4971,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4971,62,4971,68],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4972,15,4972,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4972,16,4972,43],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4972,43,4972,44],\"els\":[\"0:9924:517\"]},{\"tk\":[4972,44,4972,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4972,63,4972,64],\"els\":[\"0:9924:517\"]},{\"tk\":[4972,65,4972,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4972,66,4972,67],\"els\":[\"0:9924:517\"]},{\"tk\":[4972,68,4972,69],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4973,15,4973,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4973,42,4973,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4973,43,4973,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4973,62,4973,63],\"els\":[\"0:9924:517\"]},{\"tk\":[4974,13,4974,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4974,40,4974,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4974,41,4974,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4974,51,4974,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4974,53,4974,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4974,57,4974,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4975,13,4975,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4975,40,4975,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4975,41,4975,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4975,53,4975,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4975,55,4975,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4975,60,4975,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4976,13,4976,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4976,40,4976,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4976,41,4976,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4976,59,4976,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4977,15,4977,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4977,38,4977,39],\"els\":[\"0:9924:517\"]},{\"tk\":[4977,39,4977,46],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4977,46,4977,47],\"els\":[\"0:9924:517\"]},{\"tk\":[4978,13,4978,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4978,40,4978,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4978,41,4978,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4978,47,4978,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4978,49,4978,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4978,53,4978,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4979,13,4979,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4979,40,4979,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4979,41,4979,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4979,46,4979,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4979,48,4979,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4979,52,4979,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4980,13,4980,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4980,40,4980,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4980,41,4980,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4980,49,4980,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4980,51,4980,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4980,55,4980,56],\"els\":[\"0:9924:517\"]},{\"tk\":[4981,13,4981,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4981,18,4981,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4983,12,4983,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4983,17,4983,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4983,19,4983,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4984,13,4984,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4984,40,4984,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4984,41,4984,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4984,52,4984,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4984,54,4984,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4984,58,4984,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4985,13,4985,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4985,40,4985,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4985,41,4985,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4985,60,4985,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4986,15,4986,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4986,42,4986,43],\"els\":[\"0:9924:517\"]},{\"tk\":[4986,43,4986,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4986,52,4986,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4987,13,4987,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4987,40,4987,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4987,41,4987,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4987,51,4987,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4987,53,4987,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4987,57,4987,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4988,13,4988,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4988,40,4988,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4988,41,4988,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4988,53,4988,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4988,55,4988,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4988,60,4988,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4989,13,4989,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4989,40,4989,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4989,41,4989,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4989,47,4989,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4989,49,4989,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4989,53,4989,54],\"els\":[\"0:9924:517\"]},{\"tk\":[4990,13,4990,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4990,40,4990,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4990,41,4990,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4990,46,4990,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4990,48,4990,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4990,52,4990,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4991,13,4991,18],\"els\":[\"0:9924:517\"]},{\"tk\":[4991,18,4991,19],\"els\":[\"0:9924:517\"]},{\"tk\":[4993,12,4993,16],\"els\":[\"0:9924:517\"]},{\"tk\":[4993,17,4993,19],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4993,19,4993,20],\"els\":[\"0:9924:517\"]},{\"tk\":[4994,13,4994,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4994,40,4994,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4994,41,4994,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4994,46,4994,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4994,48,4994,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4994,52,4994,53],\"els\":[\"0:9924:517\"]},{\"tk\":[4995,13,4995,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4995,40,4995,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4995,41,4995,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4995,51,4995,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4995,53,4995,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4995,57,4995,58],\"els\":[\"0:9924:517\"]},{\"tk\":[4996,13,4996,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4996,40,4996,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4996,41,4996,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4996,51,4996,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4996,53,4996,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4996,58,4996,59],\"els\":[\"0:9924:517\"]},{\"tk\":[4997,13,4997,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4997,40,4997,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4997,41,4997,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4997,54,4997,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4997,56,4997,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4997,60,4997,61],\"els\":[\"0:9924:517\"]},{\"tk\":[4998,13,4998,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4998,40,4998,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4998,41,4998,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4998,61,4998,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4998,63,4998,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4998,67,4998,68],\"els\":[\"0:9924:517\"]},{\"tk\":[4999,13,4999,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4999,40,4999,41],\"els\":[\"0:9924:517\"]},{\"tk\":[4999,41,4999,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4999,61,4999,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4999,63,4999,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[4999,67,4999,68],\"els\":[\"0:9924:517\"]},{\"tk\":[5000,13,5000,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5000,40,5000,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5000,41,5000,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5000,53,5000,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5000,55,5000,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5000,59,5000,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5001,13,5001,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5001,40,5001,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5001,41,5001,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5001,47,5001,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5001,49,5001,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5001,53,5001,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5002,13,5002,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5002,40,5002,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5002,41,5002,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5002,60,5002,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5002,62,5002,66],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5002,66,5002,67],\"els\":[\"0:9924:517\"]},{\"tk\":[5003,13,5003,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5003,40,5003,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5003,41,5003,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5003,55,5003,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5004,15,5004,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5004,38,5004,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5004,39,5004,56],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5004,57,5004,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5004,59,5004,70],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5004,70,5004,71],\"els\":[\"0:9924:517\"]},{\"tk\":[5005,13,5005,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5005,40,5005,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5005,41,5005,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5005,48,5005,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5005,50,5005,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5005,54,5005,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5006,13,5006,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5006,40,5006,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5006,41,5006,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5006,48,5006,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5006,50,5006,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5006,54,5006,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5007,13,5007,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5007,40,5007,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5007,41,5007,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5007,54,5007,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5007,56,5007,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5007,60,5007,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5008,13,5008,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5008,40,5008,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5008,41,5008,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5008,49,5008,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5008,51,5008,55],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5008,55,5008,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5009,13,5009,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5009,40,5009,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5009,41,5009,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5009,52,5009,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5009,54,5009,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5009,58,5009,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5010,13,5010,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5010,40,5010,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5010,41,5010,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5010,49,5010,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5011,15,5011,38],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5011,38,5011,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5011,39,5011,70],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5011,70,5011,71],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5011,71,5011,72],\"els\":[\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5011,72,5011,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5011,73,5011,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5012,13,5012,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5012,40,5012,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5012,41,5012,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5012,48,5012,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5012,50,5012,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5012,54,5012,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5013,13,5013,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5013,40,5013,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5013,41,5013,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5013,57,5013,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5013,59,5013,63],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5013,63,5013,64],\"els\":[\"0:9924:517\"]},{\"tk\":[5014,13,5014,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5014,40,5014,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5014,41,5014,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5014,46,5014,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5014,48,5014,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5014,52,5014,53],\"els\":[\"0:9924:517\"]},{\"tk\":[5015,13,5015,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5015,40,5015,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5015,41,5015,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5015,50,5015,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5015,52,5015,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5015,56,5015,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5016,13,5016,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5016,40,5016,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5016,41,5016,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5016,51,5016,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5016,53,5016,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5016,57,5016,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5017,13,5017,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5017,40,5017,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5017,41,5017,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5017,52,5017,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5017,54,5017,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5017,58,5017,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5018,13,5018,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5018,40,5018,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5018,41,5018,58],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5018,59,5018,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5018,61,5018,65],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5018,65,5018,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5019,13,5019,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5019,40,5019,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5019,41,5019,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5019,55,5019,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5019,57,5019,61],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5019,61,5019,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5020,13,5020,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5020,40,5020,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5020,41,5020,60],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5020,61,5020,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5020,63,5020,67],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5020,67,5020,68],\"els\":[\"0:9924:517\"]},{\"tk\":[5021,13,5021,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5021,40,5021,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5021,41,5021,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5021,48,5021,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5021,50,5021,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5021,54,5021,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5022,13,5022,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5022,40,5022,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5022,41,5022,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5022,48,5022,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5022,50,5022,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5022,54,5022,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5023,13,5023,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5023,40,5023,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5023,41,5023,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5023,48,5023,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5023,50,5023,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5023,54,5023,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5024,13,5024,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5024,40,5024,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5024,41,5024,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5024,48,5024,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5024,50,5024,54],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5024,54,5024,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,13,5025,16],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5025,17,5025,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,18,5025,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,20,5025,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,22,5025,23],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5025,23,5025,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,25,5025,26],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,27,5025,28],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,29,5025,33],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5025,33,5025,34],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,35,5025,36],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,36,5025,38],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5025,38,5025,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5025,40,5025,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5026,15,5026,42],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5026,42,5026,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5026,43,5026,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5026,52,5026,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5026,53,5026,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5026,54,5026,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5026,56,5026,57],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5026,58,5026,62],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5026,62,5026,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5027,13,5027,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5029,13,5029,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5029,40,5029,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5029,41,5029,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5029,45,5029,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5029,47,5029,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5029,51,5029,52],\"els\":[\"0:9924:517\"]},{\"tk\":[5030,13,5030,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5030,40,5030,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5030,41,5030,44],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5030,45,5030,46],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5030,47,5030,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5030,51,5030,52],\"els\":[\"0:9924:517\"]},{\"tk\":[5031,13,5031,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5031,40,5031,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5031,41,5031,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5031,46,5031,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5031,48,5031,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5031,52,5031,53],\"els\":[\"0:9924:517\"]},{\"tk\":[5032,13,5032,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5032,40,5032,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5032,41,5032,45],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5032,46,5032,47],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5032,48,5032,52],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5032,52,5032,53],\"els\":[\"0:9924:517\"]},{\"tk\":[5033,13,5033,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5033,40,5033,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5033,41,5033,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5033,50,5033,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5033,52,5033,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5033,56,5033,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5034,13,5034,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5034,40,5034,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5034,41,5034,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5034,50,5034,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5034,52,5034,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5034,56,5034,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5035,13,5035,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5035,40,5035,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5035,41,5035,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5035,50,5035,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5035,52,5035,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5035,56,5035,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5036,13,5036,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5036,40,5036,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5036,41,5036,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5036,50,5036,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5036,52,5036,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5036,56,5036,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5037,13,5037,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5037,40,5037,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5037,41,5037,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5037,50,5037,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5037,52,5037,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5037,56,5037,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5038,13,5038,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5038,40,5038,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5038,41,5038,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5038,50,5038,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5038,52,5038,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5038,56,5038,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5039,13,5039,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5039,40,5039,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5039,41,5039,49],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5039,50,5039,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5039,52,5039,56],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5039,56,5039,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5040,13,5040,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5040,18,5040,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5042,12,5042,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5042,19,5042,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5044,13,5044,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5044,18,5044,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5045,11,5045,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5047,11,5047,34],\"els\":[\"0:9800::114#out:2\",\"0:9924:517\"]},{\"tk\":[5047,34,5047,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5047,35,5047,45],\"els\":[\"0:9800::114#out:2\",\"0:9924:517\"]},{\"tk\":[5047,46,5047,47],\"els\":[\"0:9800::114#out:2\",\"0:9800:357-367\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5048,13,5048,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5048,40,5048,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5048,41,5048,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5048,48,5048,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5049,11,5049,34],\"els\":[\"0:9800::114#out:3\",\"0:9924:517\"]},{\"tk\":[5049,34,5049,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5049,35,5049,45],\"els\":[\"0:9800::114#out:3\",\"0:9924:517\"]},{\"tk\":[5049,46,5049,47],\"els\":[\"0:9800::114#out:3\",\"0:9800:369-379\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5050,13,5050,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5050,40,5050,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5050,41,5050,48],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5050,48,5050,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5051,11,5051,34],\"els\":[\"0:9800::114#out:4\",\"0:9924:517\"]},{\"tk\":[5051,34,5051,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5051,35,5051,47],\"els\":[\"0:9800::114#out:4\",\"0:9924:517\"]},{\"tk\":[5051,48,5051,49],\"els\":[\"0:9800::114#out:4\",\"0:9800:381-393\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5052,13,5052,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5052,40,5052,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5052,41,5052,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5052,50,5052,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5053,11,5053,34],\"els\":[\"0:9800::114#out:5\",\"0:9924:517\"]},{\"tk\":[5053,34,5053,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5053,35,5053,48],\"els\":[\"0:9800::114#out:5\",\"0:9924:517\"]},{\"tk\":[5053,49,5053,50],\"els\":[\"0:9800::114#out:5\",\"0:9800:395-408\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5054,13,5054,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5054,40,5054,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5054,41,5054,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5054,51,5054,52],\"els\":[\"0:9924:517\"]},{\"tk\":[5055,11,5055,34],\"els\":[\"0:9800::114#out:6\",\"0:9924:517\"]},{\"tk\":[5055,34,5055,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5055,35,5055,56],\"els\":[\"0:9800::114#out:6\",\"0:9924:517\"]},{\"tk\":[5055,57,5055,58],\"els\":[\"0:9800::114#out:6\",\"0:9800:410-431\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5056,13,5056,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5056,40,5056,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5056,41,5056,59],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5056,59,5056,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5057,11,5057,34],\"els\":[\"0:9800::114#out:7\",\"0:9924:517\"]},{\"tk\":[5057,34,5057,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5057,35,5057,48],\"els\":[\"0:9800::114#out:7\",\"0:9924:517\"]},{\"tk\":[5057,49,5057,50],\"els\":[\"0:9800::114#out:7\",\"0:9800:433-446\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5058,13,5058,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5058,40,5058,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5058,41,5058,51],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5058,51,5058,52],\"els\":[\"0:9924:517\"]},{\"tk\":[5059,11,5059,34],\"els\":[\"0:9800::114#out:8\",\"0:9924:517\"]},{\"tk\":[5059,34,5059,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5059,35,5059,47],\"els\":[\"0:9800::114#out:8\",\"0:9924:517\"]},{\"tk\":[5059,48,5059,49],\"els\":[\"0:9800::114#out:8\",\"0:9800:448-460\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5060,13,5060,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5060,40,5060,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5060,41,5060,50],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5060,50,5060,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5061,11,5061,34],\"els\":[\"0:9800::114#out:9\",\"0:9924:517\"]},{\"tk\":[5061,34,5061,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5061,35,5061,42],\"els\":[\"0:9800::114#out:9\",\"0:9924:517\"]},{\"tk\":[5061,43,5061,44],\"els\":[\"0:9800::114#out:9\",\"0:9800:462-469\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5061,45,5061,72],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5061,72,5061,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5061,73,5061,79],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5061,79,5061,80],\"els\":[\"0:9924:517\"]},{\"tk\":[5062,11,5062,34],\"els\":[\"0:9800::114#out:10\",\"0:9924:517\"]},{\"tk\":[5062,34,5062,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5062,35,5062,42],\"els\":[\"0:9800::114#out:10\",\"0:9924:517\"]},{\"tk\":[5062,43,5062,44],\"els\":[\"0:9800::114#out:10\",\"0:9800:471-478\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5062,45,5062,72],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5062,72,5062,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5062,73,5062,79],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5062,79,5062,80],\"els\":[\"0:9924:517\"]},{\"tk\":[5063,11,5063,34],\"els\":[\"0:9800::114#out:11\",\"0:9924:517\"]},{\"tk\":[5063,34,5063,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5063,35,5063,44],\"els\":[\"0:9800::114#out:11\",\"0:9924:517\"]},{\"tk\":[5063,45,5063,46],\"els\":[\"0:9800::114#out:11\",\"0:9800:480-489\",\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5064,13,5064,40],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5064,40,5064,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5064,41,5064,53],\"els\":[\"0:9800:356-692\",\"0:9800\",\"0:9800::114\",\"0:9924:517\"]},{\"tk\":[5064,53,5064,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5068,11,5068,38],\"els\":[\"0:9794\",\"0:9924:517\"]},{\"tk\":[5068,38,5068,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5068,39,5068,43],\"els\":[\"0:9794\",\"0:9924:517\"]},{\"tk\":[5068,44,5068,45],\"els\":[\"0:9794\",\"0:9924:517\"]},{\"tk\":[5068,46,5068,69],\"els\":[\"0:9794\",\"0:9924:517\"]},{\"tk\":[5068,69,5068,70],\"els\":[\"0:9924:517\"]},{\"tk\":[5068,70,5068,77],\"els\":[\"0:9794\",\"0:9924:517\"]},{\"tk\":[5068,77,5068,78],\"els\":[\"0:9924:517\"]},{\"tk\":[5071,11,5071,38],\"els\":[\"0:9795\",\"0:9924:517\"]},{\"tk\":[5071,38,5071,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5071,39,5071,43],\"els\":[\"0:9795\",\"0:9924:517\"]},{\"tk\":[5071,44,5071,45],\"els\":[\"0:9795\",\"0:9924:517\"]},{\"tk\":[5071,46,5071,69],\"els\":[\"0:9795\",\"0:9924:517\"]},{\"tk\":[5071,69,5071,70],\"els\":[\"0:9924:517\"]},{\"tk\":[5071,70,5071,77],\"els\":[\"0:9795\",\"0:9924:517\"]},{\"tk\":[5071,77,5071,78],\"els\":[\"0:9924:517\"]},{\"tk\":[5076,11,5076,20],\"els\":[\"0:9804\",\"0:9924:517\"]},{\"tk\":[5076,21,5076,22],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5076,23,5076,34],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5076,34,5076,35],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5076,35,5076,55],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5076,55,5076,56],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5077,13,5077,14],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5077,14,5077,45],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5077,45,5077,46],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5077,46,5077,73],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5077,73,5077,74],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5078,13,5078,14],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5078,14,5078,37],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5078,37,5078,38],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5078,38,5078,51],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5078,51,5078,52],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5078,52,5078,53],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5078,53,5078,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5079,11,5079,13],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5079,14,5079,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5079,15,5079,24],\"els\":[\"0:9804\",\"0:9924:517\"]},{\"tk\":[5079,25,5079,27],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5079,28,5079,38],\"els\":[\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5079,38,5079,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5079,40,5079,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5083,13,5083,40],\"els\":[\"0:9806\",\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5083,40,5083,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5083,41,5083,59],\"els\":[\"0:9806\",\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5083,60,5083,61],\"els\":[\"0:9806\",\"0:9804\",\"0:9803\",\"0:9924:517\"]},{\"tk\":[5083,62,5083,66],\"els\":[\"0:9806\",\"0:9804\",\"0:9803\",\"0:9805\",\"0:9924:517\"]},{\"tk\":[5083,66,5083,67],\"els\":[\"0:9924:517\"]},{\"tk\":[5084,11,5084,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5089,11,5089,34],\"els\":[\"0:9796#out:1\",\"0:9924:517\"]},{\"tk\":[5089,34,5089,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5089,35,5089,55],\"els\":[\"0:9796#out:1\",\"0:9924:517\"]},{\"tk\":[5089,56,5089,57],\"els\":[\"0:9796#out:1\",\"0:9796\",\"0:9924:517\"]},{\"tk\":[5089,58,5089,59],\"els\":[\"0:9796\",\"0:9924:517\"]},{\"tk\":[5089,59,5089,67],\"els\":[\"0:9924:517\"]},{\"tk\":[5089,67,5089,68],\"els\":[\"0:9924:517\"]},{\"tk\":[5090,13,5090,36],\"els\":[\"0:9796\",\"0:9924:517\"]},{\"tk\":[5090,36,5090,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5090,37,5090,49],\"els\":[\"0:9796\",\"0:9924:517\"]},{\"tk\":[5090,49,5090,50],\"els\":[\"0:9924:517\"]},{\"tk\":[5093,11,5093,34],\"els\":[\"0:9811#out:1\",\"0:9924:517\"]},{\"tk\":[5093,34,5093,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5093,35,5093,47],\"els\":[\"0:9811#out:1\",\"0:9924:517\"]},{\"tk\":[5093,48,5093,49],\"els\":[\"0:9811#out:1\",\"0:9811\",\"0:9924:517\"]},{\"tk\":[5094,13,5094,40],\"els\":[\"0:9811\",\"0:9924:517\"]},{\"tk\":[5094,40,5094,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5094,41,5094,60],\"els\":[\"0:9811\",\"0:9924:517\"]},{\"tk\":[5094,60,5094,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5097,11,5097,34],\"els\":[\"0:9025#out:1\",\"0:9924:517\"]},{\"tk\":[5097,34,5097,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5097,35,5097,44],\"els\":[\"0:9025#out:1\",\"0:9924:517\"]},{\"tk\":[5097,45,5097,46],\"els\":[\"0:9025#out:1\",\"0:9025\",\"0:9924:517\"]},{\"tk\":[5097,47,5097,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5097,48,5097,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5097,56,5097,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5098,13,5098,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5098,14,5098,37],\"els\":[\"0:9025\",\"0:9924:517\"]},{\"tk\":[5098,37,5098,38],\"els\":[\"0:9924:517\"]},{\"tk\":[5098,38,5098,47],\"els\":[\"0:9025\",\"0:9924:517\"]},{\"tk\":[5098,48,5098,50],\"els\":[\"0:9025\",\"0:9924:517\"]},{\"tk\":[5098,51,5098,55],\"els\":[\"0:9025\",\"0:9924:517\"]},{\"tk\":[5098,55,5098,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5098,56,5098,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5101,11,5101,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5101,23,5101,24],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5101,25,5101,30],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5101,30,5101,31],\"els\":[\"0:9924:517\"]},{\"tk\":[5102,11,5102,13],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5102,14,5102,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5102,15,5102,38],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5102,38,5102,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5102,39,5102,48],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5102,49,5102,51],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5102,52,5102,53],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5102,53,5102,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5102,55,5102,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5103,13,5103,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5103,25,5103,26],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5103,27,5103,32],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5103,32,5103,33],\"els\":[\"0:9924:517\"]},{\"tk\":[5104,13,5104,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5104,24,5104,25],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5104,26,5104,31],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5104,31,5104,32],\"els\":[\"0:9924:517\"]},{\"tk\":[5105,13,5105,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5105,15,5105,16],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5105,17,5105,21],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5105,21,5105,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5106,11,5106,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5106,13,5106,17],\"els\":[\"0:9924:517\"]},{\"tk\":[5106,18,5106,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5107,13,5107,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5107,25,5107,26],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5107,27,5107,29],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5107,29,5107,30],\"els\":[\"0:9924:517\"]},{\"tk\":[5108,13,5108,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5108,24,5108,25],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5108,26,5108,28],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5108,28,5108,29],\"els\":[\"0:9924:517\"]},{\"tk\":[5109,13,5109,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5109,15,5109,16],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5109,17,5109,18],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5109,18,5109,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5110,11,5110,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5112,11,5112,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5112,23,5112,24],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5112,25,5112,36],\"els\":[\"0:9924:517\"]},{\"tk\":[5112,37,5112,38],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5112,39,5112,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5112,50,5112,51],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5112,52,5112,53],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5112,53,5112,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5112,61,5112,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5112,62,5112,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5112,63,5112,64],\"els\":[\"0:9924:517\"]},{\"tk\":[5113,11,5113,31],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5113,31,5113,32],\"els\":[\"0:9924:517\"]},{\"tk\":[5113,32,5113,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5113,43,5113,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5113,45,5113,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5113,56,5113,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5113,57,5113,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5114,11,5114,33],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5114,33,5114,34],\"els\":[\"0:9924:517\"]},{\"tk\":[5114,34,5114,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5114,45,5114,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5114,47,5114,48],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5114,48,5114,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5114,60,5114,61],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5114,62,5114,67],\"els\":[\"0:9936:355\",\"0:9924:517\"]},{\"tk\":[5114,67,5114,68],\"els\":[\"0:9924:517\"]},{\"tk\":[5114,68,5114,69],\"els\":[\"0:9924:517\"]},{\"tk\":[5119,11,5119,34],\"els\":[\"0:8994#out:1\",\"0:9924:517\"]},{\"tk\":[5119,34,5119,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5119,35,5119,45],\"els\":[\"0:8994#out:1\",\"0:9924:517\"]},{\"tk\":[5119,46,5119,47],\"els\":[\"0:8994#out:1\",\"0:8994\",\"0:9924:517\"]},{\"tk\":[5120,13,5120,40],\"els\":[\"0:8994\",\"0:9924:517\"]},{\"tk\":[5120,40,5120,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5120,41,5120,59],\"els\":[\"0:8994\",\"0:9924:517\"]},{\"tk\":[5120,59,5120,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5123,11,5123,13],\"els\":[\"0:9434\",\"0:9924:517\"]},{\"tk\":[5123,14,5123,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5123,15,5123,38],\"els\":[\"0:9434\",\"0:9924:517\"]},{\"tk\":[5123,38,5123,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5123,39,5123,49],\"els\":[\"0:9434\",\"0:9924:517\"]},{\"tk\":[5123,50,5123,52],\"els\":[\"0:9434\",\"0:9924:517\"]},{\"tk\":[5123,53,5123,57],\"els\":[\"0:9434\",\"0:9924:517\"]},{\"tk\":[5123,57,5123,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5123,59,5123,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5127,13,5127,26],\"els\":[\"0:9924:517\"]},{\"tk\":[5127,27,5127,28],\"els\":[\"0:8992#out:1\",\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5127,29,5127,52],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5127,52,5127,53],\"els\":[\"0:9924:517\"]},{\"tk\":[5127,53,5127,71],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5127,71,5127,72],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5127,72,5127,73],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5127,73,5127,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5127,75,5127,76],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5127,77,5127,81],\"els\":[\"0:8992\",\"0:9434\",\"0:8993\",\"0:9924:517\"]},{\"tk\":[5127,81,5127,82],\"els\":[\"0:9924:517\"]},{\"tk\":[5128,13,5128,36],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5128,36,5128,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5128,37,5128,42],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5128,42,5128,43],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5128,43,5128,44],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5128,44,5128,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5128,46,5128,47],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5128,48,5128,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5128,61,5128,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5131,13,5131,26],\"els\":[\"0:9924:517\"]},{\"tk\":[5131,27,5131,29],\"els\":[\"0:8996#out:1\",\"0:8996\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5131,30,5131,37],\"els\":[\"0:8996\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5131,37,5131,38],\"els\":[\"0:9924:517\"]},{\"tk\":[5132,13,5132,36],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5132,36,5132,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5132,37,5132,55],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5132,55,5132,56],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5132,56,5132,57],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5132,57,5132,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5132,59,5132,60],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5132,61,5132,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5132,74,5132,75],\"els\":[\"0:9924:517\"]},{\"tk\":[5135,13,5135,33],\"els\":[\"0:9924:517\"]},{\"tk\":[5135,34,5135,35],\"els\":[\"0:8995#out:1\",\"0:8995\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5135,36,5135,37],\"els\":[\"0:8995\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5135,37,5135,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5135,45,5135,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5135,46,5135,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5135,59,5135,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5136,13,5136,36],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5136,36,5136,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5136,37,5136,57],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5136,57,5136,58],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5136,58,5136,59],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5136,59,5136,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5136,61,5136,62],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5137,15,5137,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5137,35,5137,36],\"els\":[\"0:9924:517\"]},{\"tk\":[5140,13,5140,36],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5140,36,5140,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5140,37,5140,46],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5140,46,5140,47],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5140,47,5140,48],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5140,48,5140,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5140,50,5140,51],\"els\":[\"0:9434#out:1\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5140,52,5140,72],\"els\":[\"0:9924:517\"]},{\"tk\":[5140,72,5140,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5145,13,5145,26],\"els\":[\"0:9924:517\"]},{\"tk\":[5145,27,5145,28],\"els\":[\"0:8992#out:1\",\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5145,29,5145,52],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5145,52,5145,53],\"els\":[\"0:9924:517\"]},{\"tk\":[5145,53,5145,71],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5145,71,5145,72],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5145,72,5145,73],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5145,73,5145,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5145,75,5145,76],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5145,77,5145,81],\"els\":[\"0:8992\",\"0:9434\",\"0:8993\",\"0:9924:517\"]},{\"tk\":[5145,81,5145,82],\"els\":[\"0:9924:517\"]},{\"tk\":[5146,13,5146,36],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5146,36,5146,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5146,37,5146,42],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5146,42,5146,43],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5146,43,5146,44],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5146,44,5146,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5146,46,5146,47],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5146,48,5146,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5146,61,5146,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5149,13,5149,26],\"els\":[\"0:9924:517\"]},{\"tk\":[5149,27,5149,29],\"els\":[\"0:8996#out:1\",\"0:8996\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5149,30,5149,37],\"els\":[\"0:8996\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5149,37,5149,38],\"els\":[\"0:9924:517\"]},{\"tk\":[5150,13,5150,36],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5150,36,5150,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5150,37,5150,55],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5150,55,5150,56],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5150,56,5150,57],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5150,57,5150,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5150,59,5150,60],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5150,61,5150,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5150,74,5150,75],\"els\":[\"0:9924:517\"]},{\"tk\":[5153,13,5153,33],\"els\":[\"0:9924:517\"]},{\"tk\":[5153,34,5153,35],\"els\":[\"0:8995#out:1\",\"0:8995\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5153,36,5153,37],\"els\":[\"0:8995\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5153,37,5153,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5153,45,5153,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5153,46,5153,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5153,59,5153,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5154,13,5154,36],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5154,36,5154,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5154,37,5154,57],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5154,57,5154,58],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5154,58,5154,59],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5154,59,5154,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5154,61,5154,62],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5155,15,5155,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5155,35,5155,36],\"els\":[\"0:9924:517\"]},{\"tk\":[5158,13,5158,36],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5158,36,5158,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5158,37,5158,46],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5158,46,5158,47],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5158,47,5158,48],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5158,48,5158,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5158,50,5158,51],\"els\":[\"0:9434#out:1\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5158,52,5158,72],\"els\":[\"0:9924:517\"]},{\"tk\":[5158,72,5158,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5163,13,5163,26],\"els\":[\"0:9924:517\"]},{\"tk\":[5163,27,5163,28],\"els\":[\"0:8992#out:1\",\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5163,29,5163,52],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5163,52,5163,53],\"els\":[\"0:9924:517\"]},{\"tk\":[5163,53,5163,71],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5163,71,5163,72],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5163,72,5163,73],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5163,73,5163,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5163,75,5163,76],\"els\":[\"0:8992\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5163,77,5163,81],\"els\":[\"0:8992\",\"0:9434\",\"0:8993\",\"0:9924:517\"]},{\"tk\":[5163,81,5163,82],\"els\":[\"0:9924:517\"]},{\"tk\":[5164,13,5164,36],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5164,36,5164,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5164,37,5164,42],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5164,42,5164,43],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5164,43,5164,44],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5164,44,5164,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5164,46,5164,47],\"els\":[\"0:8992#out:1\",\"0:9924:517\"]},{\"tk\":[5164,48,5164,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5164,61,5164,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5167,13,5167,26],\"els\":[\"0:9924:517\"]},{\"tk\":[5167,27,5167,29],\"els\":[\"0:8996#out:1\",\"0:8996\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5167,30,5167,37],\"els\":[\"0:8996\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5167,37,5167,38],\"els\":[\"0:9924:517\"]},{\"tk\":[5168,13,5168,36],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5168,36,5168,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5168,37,5168,55],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5168,55,5168,56],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5168,56,5168,57],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5168,57,5168,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5168,59,5168,60],\"els\":[\"0:8996#out:1\",\"0:9924:517\"]},{\"tk\":[5168,61,5168,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5168,74,5168,75],\"els\":[\"0:9924:517\"]},{\"tk\":[5171,13,5171,33],\"els\":[\"0:9924:517\"]},{\"tk\":[5171,34,5171,35],\"els\":[\"0:8995#out:1\",\"0:8995\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5171,36,5171,37],\"els\":[\"0:8995\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5171,37,5171,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5171,45,5171,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5171,46,5171,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5171,59,5171,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5172,13,5172,36],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5172,36,5172,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5172,37,5172,57],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5172,57,5172,58],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5172,58,5172,59],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5172,59,5172,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5172,61,5172,62],\"els\":[\"0:8995#out:1\",\"0:9924:517\"]},{\"tk\":[5173,15,5173,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5173,35,5173,36],\"els\":[\"0:9924:517\"]},{\"tk\":[5176,13,5176,36],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5176,36,5176,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5176,37,5176,46],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5176,46,5176,47],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5176,47,5176,48],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5176,48,5176,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5176,50,5176,51],\"els\":[\"0:9434#out:1\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5176,52,5176,72],\"els\":[\"0:9924:517\"]},{\"tk\":[5176,72,5176,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5177,11,5177,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5177,13,5177,17],\"els\":[\"0:9924:517\"]},{\"tk\":[5177,18,5177,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5181,13,5181,36],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5181,36,5181,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5181,37,5181,46],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5181,46,5181,47],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5181,47,5181,48],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5181,48,5181,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5181,50,5181,51],\"els\":[\"0:9434#out:1\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5181,52,5181,56],\"els\":[\"0:9434\",\"0:9435\",\"0:9924:517\"]},{\"tk\":[5181,56,5181,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5182,13,5182,36],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5182,36,5182,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5182,37,5182,46],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5182,46,5182,47],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5182,47,5182,48],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5182,48,5182,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5182,50,5182,51],\"els\":[\"0:9434#out:1\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5182,52,5182,56],\"els\":[\"0:9434\",\"0:9435\",\"0:9924:517\"]},{\"tk\":[5182,56,5182,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5183,13,5183,36],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5183,36,5183,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5183,37,5183,46],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5183,46,5183,47],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5183,47,5183,48],\"els\":[\"0:9434#out:1\",\"0:9924:517\"]},{\"tk\":[5183,48,5183,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5183,50,5183,51],\"els\":[\"0:9434#out:1\",\"0:9434\",\"0:9924:517\"]},{\"tk\":[5183,52,5183,56],\"els\":[\"0:9434\",\"0:9435\",\"0:9924:517\"]},{\"tk\":[5183,56,5183,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5184,11,5184,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5189,11,5189,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5189,13,5189,14],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5189,15,5189,16],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5189,16,5189,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5189,23,5189,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5189,24,5189,47],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5189,47,5189,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5189,48,5189,57],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5189,57,5189,58],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5189,58,5189,59],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5189,59,5189,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5189,60,5189,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5190,11,5190,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5190,23,5190,24],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5190,25,5190,57],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5191,13,5191,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,14,5191,41],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5191,41,5191,42],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,42,5191,47],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5191,47,5191,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,48,5191,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,59,5191,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,61,5191,62],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5191,62,5191,70],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,70,5191,71],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,71,5191,72],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,72,5191,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5191,73,5191,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5192,11,5192,31],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5192,31,5192,32],\"els\":[\"0:9924:517\"]},{\"tk\":[5192,32,5192,59],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5192,59,5192,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5192,60,5192,65],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5192,65,5192,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5192,66,5192,77],\"els\":[\"0:9924:517\"]},{\"tk\":[5192,77,5192,78],\"els\":[\"0:9924:517\"]},{\"tk\":[5193,32,5193,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5193,43,5193,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5193,44,5193,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5194,11,5194,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5194,13,5194,14],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5194,15,5194,16],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5194,16,5194,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5194,23,5194,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5194,24,5194,47],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5194,47,5194,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5194,48,5194,57],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5194,57,5194,58],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5194,58,5194,59],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5194,59,5194,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5194,60,5194,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5195,11,5195,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5195,23,5195,24],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5195,25,5195,57],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5196,13,5196,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,14,5196,41],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5196,41,5196,42],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,42,5196,47],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5196,47,5196,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,48,5196,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,59,5196,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,61,5196,62],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5196,62,5196,70],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,70,5196,71],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,71,5196,72],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,72,5196,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5196,73,5196,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5197,11,5197,31],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5197,31,5197,32],\"els\":[\"0:9924:517\"]},{\"tk\":[5197,32,5197,59],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5197,59,5197,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5197,60,5197,65],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5197,65,5197,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5197,66,5197,77],\"els\":[\"0:9924:517\"]},{\"tk\":[5197,77,5197,78],\"els\":[\"0:9924:517\"]},{\"tk\":[5198,32,5198,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5198,43,5198,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5198,44,5198,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5199,11,5199,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5199,13,5199,14],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5199,15,5199,16],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5199,16,5199,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5199,23,5199,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5199,24,5199,47],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5199,47,5199,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5199,48,5199,57],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5199,57,5199,58],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5199,58,5199,59],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5199,59,5199,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5199,60,5199,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5200,11,5200,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5200,23,5200,24],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5200,25,5200,57],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5201,13,5201,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,14,5201,41],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5201,41,5201,42],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,42,5201,47],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5201,47,5201,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,48,5201,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,59,5201,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,61,5201,62],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5201,62,5201,70],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,70,5201,71],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,71,5201,72],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,72,5201,73],\"els\":[\"0:9924:517\"]},{\"tk\":[5201,73,5201,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5202,11,5202,31],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5202,31,5202,32],\"els\":[\"0:9924:517\"]},{\"tk\":[5202,32,5202,59],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5202,59,5202,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5202,60,5202,65],\"els\":[\"0:9935:2103\",\"0:9924:517\"]},{\"tk\":[5202,65,5202,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5202,66,5202,77],\"els\":[\"0:9924:517\"]},{\"tk\":[5202,77,5202,78],\"els\":[\"0:9924:517\"]},{\"tk\":[5203,32,5203,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5203,43,5203,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5203,44,5203,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5206,11,5206,34],\"els\":[\"0:9215:4#out:1\",\"0:9924:517\"]},{\"tk\":[5206,34,5206,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5206,35,5206,41],\"els\":[\"0:9215:4#out:1\",\"0:9924:517\"]},{\"tk\":[5206,42,5206,43],\"els\":[\"0:9215:4#out:1\",\"0:9215:4\",\"0:9924:517\"]},{\"tk\":[5207,13,5207,40],\"els\":[\"0:9215:4\",\"0:9924:517\"]},{\"tk\":[5207,40,5207,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5207,41,5207,54],\"els\":[\"0:9215:4\",\"0:9924:517\"]},{\"tk\":[5207,54,5207,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5210,11,5210,34],\"els\":[\"0:9142#out:1\",\"0:9924:517\"]},{\"tk\":[5210,34,5210,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5210,35,5210,46],\"els\":[\"0:9142#out:1\",\"0:9924:517\"]},{\"tk\":[5210,47,5210,48],\"els\":[\"0:9142#out:1\",\"0:9142\",\"0:9924:517\"]},{\"tk\":[5211,13,5211,40],\"els\":[\"0:9142\",\"0:9924:517\"]},{\"tk\":[5211,40,5211,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5211,41,5211,59],\"els\":[\"0:9142\",\"0:9924:517\"]},{\"tk\":[5211,59,5211,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5214,11,5214,34],\"els\":[\"0:9141#out:1\",\"0:9924:517\"]},{\"tk\":[5214,34,5214,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5214,35,5214,40],\"els\":[\"0:9141#out:1\",\"0:9924:517\"]},{\"tk\":[5214,41,5214,42],\"els\":[\"0:9141#out:1\",\"0:9141\",\"0:9924:517\"]},{\"tk\":[5214,43,5214,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5214,44,5214,67],\"els\":[\"0:9141\",\"0:9924:517\"]},{\"tk\":[5214,67,5214,68],\"els\":[\"0:9924:517\"]},{\"tk\":[5214,68,5214,79],\"els\":[\"0:9141\",\"0:9924:517\"]},{\"tk\":[5215,13,5215,15],\"els\":[\"0:9141\",\"0:9924:517\"]},{\"tk\":[5215,16,5215,39],\"els\":[\"0:9141\",\"0:9924:517\"]},{\"tk\":[5215,39,5215,40],\"els\":[\"0:9924:517\"]},{\"tk\":[5215,40,5215,61],\"els\":[\"0:9141\",\"0:9924:517\"]},{\"tk\":[5215,61,5215,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5215,62,5215,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5220,11,5220,18],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[5220,19,5220,20],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5220,21,5220,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5220,22,5220,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5220,23,5220,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5220,24,5220,55],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5220,55,5220,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5220,56,5220,77],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5220,78,5220,80],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5221,24,5221,33],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5221,33,5221,34],\"els\":[\"0:9924:517\"]},{\"tk\":[5221,35,5221,37],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5221,38,5221,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5221,39,5221,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5221,46,5221,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5221,47,5221,70],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5221,70,5221,71],\"els\":[\"0:9924:517\"]},{\"tk\":[5221,71,5221,76],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5221,76,5221,77],\"els\":[\"0:9924:517\"]},{\"tk\":[5221,78,5221,80],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5222,22,5222,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5222,23,5222,54],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5222,54,5222,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5222,55,5222,76],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5222,77,5222,79],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5223,23,5223,42],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5223,42,5223,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5223,43,5223,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5223,44,5223,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5224,11,5224,13],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5224,14,5224,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5224,15,5224,22],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[5224,22,5224,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5224,24,5224,25],\"els\":[\"0:9924:517\"]},{\"tk\":[5226,13,5226,36],\"els\":[\"0:9146\",\"0:9924:517\"]},{\"tk\":[5226,36,5226,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5226,37,5226,46],\"els\":[\"0:9146\",\"0:9924:517\"]},{\"tk\":[5226,47,5226,48],\"els\":[\"0:9146\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5227,15,5227,38],\"els\":[\"0:9146\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5227,38,5227,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5227,39,5227,59],\"els\":[\"0:9146\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5227,59,5227,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5230,13,5230,36],\"els\":[\"0:9145\",\"0:9924:517\"]},{\"tk\":[5230,36,5230,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5230,37,5230,55],\"els\":[\"0:9145\",\"0:9924:517\"]},{\"tk\":[5230,56,5230,57],\"els\":[\"0:9145\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5231,15,5231,38],\"els\":[\"0:9145\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5231,38,5231,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5231,39,5231,60],\"els\":[\"0:9145\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5231,60,5231,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5234,13,5234,19],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5234,20,5234,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5234,21,5234,22],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5234,22,5234,29],\"els\":[\"0:9924:517\"]},{\"tk\":[5234,29,5234,30],\"els\":[\"0:9924:517\"]},{\"tk\":[5234,30,5234,53],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5234,53,5234,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5234,54,5234,63],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5234,63,5234,64],\"els\":[\"0:9924:517\"]},{\"tk\":[5234,65,5234,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5235,14,5235,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5235,19,5235,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5235,20,5235,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5240,15,5240,38],\"els\":[\"0:9164#out:1\",\"0:9924:517\"]},{\"tk\":[5240,38,5240,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5240,39,5240,46],\"els\":[\"0:9164#out:1\",\"0:9924:517\"]},{\"tk\":[5240,47,5240,48],\"els\":[\"0:9164#out:1\",\"0:9164\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5240,49,5240,57],\"els\":[\"0:9164\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5240,58,5240,59],\"els\":[\"0:9164\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5241,17,5241,40],\"els\":[\"0:9164\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5241,40,5241,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5241,41,5241,59],\"els\":[\"0:9164\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5241,59,5241,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5244,15,5244,42],\"els\":[\"0:9163\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5244,42,5244,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5244,43,5244,53],\"els\":[\"0:9163\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5244,54,5244,55],\"els\":[\"0:9163\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5245,17,5245,40],\"els\":[\"0:9163\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5245,40,5245,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5245,41,5245,48],\"els\":[\"0:9163\",\"0:9160\",\"0:9186\",\"0:9162\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5245,48,5245,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5248,15,5248,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5248,20,5248,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5250,14,5250,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5250,19,5250,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5250,20,5250,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5255,15,5255,38],\"els\":[\"0:9169#out:1\",\"0:9924:517\"]},{\"tk\":[5255,38,5255,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5255,39,5255,45],\"els\":[\"0:9169#out:1\",\"0:9924:517\"]},{\"tk\":[5255,46,5255,47],\"els\":[\"0:9169#out:1\",\"0:9169\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5255,48,5255,56],\"els\":[\"0:9169\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5255,57,5255,58],\"els\":[\"0:9169\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5256,17,5256,40],\"els\":[\"0:9169\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5256,40,5256,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5256,41,5256,59],\"els\":[\"0:9169\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5256,59,5256,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5259,15,5259,42],\"els\":[\"0:9168\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5259,42,5259,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5259,43,5259,53],\"els\":[\"0:9168\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5259,54,5259,55],\"els\":[\"0:9168\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5260,17,5260,40],\"els\":[\"0:9168\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5260,40,5260,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5260,41,5260,47],\"els\":[\"0:9168\",\"0:9165\",\"0:9186\",\"0:9167\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5260,47,5260,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5263,15,5263,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5263,20,5263,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5265,14,5265,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5265,19,5265,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5265,20,5265,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5270,15,5270,42],\"els\":[\"0:9185\",\"0:9182\",\"0:9186\",\"0:9184\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5270,42,5270,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5270,43,5270,45],\"els\":[\"0:9185\",\"0:9182\",\"0:9186\",\"0:9184\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5270,46,5270,47],\"els\":[\"0:9185\",\"0:9182\",\"0:9186\",\"0:9184\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5271,17,5271,40],\"els\":[\"0:9185\",\"0:9182\",\"0:9186\",\"0:9184\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5271,40,5271,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5271,41,5271,59],\"els\":[\"0:9185\",\"0:9182\",\"0:9186\",\"0:9184\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5271,59,5271,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5274,15,5274,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5274,20,5274,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5276,14,5276,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5276,19,5276,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5276,20,5276,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5281,15,5281,42],\"els\":[\"0:9177\",\"0:9174\",\"0:9186\",\"0:9176\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5281,42,5281,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5281,43,5281,45],\"els\":[\"0:9177\",\"0:9174\",\"0:9186\",\"0:9176\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5281,46,5281,47],\"els\":[\"0:9177\",\"0:9174\",\"0:9186\",\"0:9176\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5282,17,5282,40],\"els\":[\"0:9177\",\"0:9174\",\"0:9186\",\"0:9176\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5282,40,5282,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5282,41,5282,59],\"els\":[\"0:9177\",\"0:9174\",\"0:9186\",\"0:9176\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5282,59,5282,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5285,15,5285,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5285,20,5285,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5287,14,5287,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5287,19,5287,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5287,20,5287,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5292,15,5292,42],\"els\":[\"0:9181\",\"0:9178\",\"0:9186\",\"0:9180\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5292,42,5292,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5292,43,5292,45],\"els\":[\"0:9181\",\"0:9178\",\"0:9186\",\"0:9180\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5292,46,5292,47],\"els\":[\"0:9181\",\"0:9178\",\"0:9186\",\"0:9180\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5293,17,5293,40],\"els\":[\"0:9181\",\"0:9178\",\"0:9186\",\"0:9180\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5293,40,5293,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5293,41,5293,59],\"els\":[\"0:9181\",\"0:9178\",\"0:9186\",\"0:9180\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5293,59,5293,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5296,15,5296,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5296,20,5296,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5298,14,5298,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5298,19,5298,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5298,20,5298,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5303,15,5303,42],\"els\":[\"0:9155\",\"0:9152\",\"0:9186\",\"0:9154\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5303,42,5303,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5303,43,5303,47],\"els\":[\"0:9155\",\"0:9152\",\"0:9186\",\"0:9154\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5303,48,5303,49],\"els\":[\"0:9155\",\"0:9152\",\"0:9186\",\"0:9154\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5304,17,5304,40],\"els\":[\"0:9155\",\"0:9152\",\"0:9186\",\"0:9154\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5304,40,5304,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5304,41,5304,59],\"els\":[\"0:9155\",\"0:9152\",\"0:9186\",\"0:9154\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5304,59,5304,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5307,15,5307,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5307,20,5307,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5309,14,5309,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5309,19,5309,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5309,20,5309,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5314,15,5314,42],\"els\":[\"0:9173\",\"0:9170\",\"0:9186\",\"0:9172\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5314,42,5314,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5314,43,5314,44],\"els\":[\"0:9173\",\"0:9170\",\"0:9186\",\"0:9172\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5314,45,5314,46],\"els\":[\"0:9173\",\"0:9170\",\"0:9186\",\"0:9172\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5315,17,5315,40],\"els\":[\"0:9173\",\"0:9170\",\"0:9186\",\"0:9172\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5315,40,5315,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5315,41,5315,59],\"els\":[\"0:9173\",\"0:9170\",\"0:9186\",\"0:9172\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5315,59,5315,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5318,15,5318,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5318,20,5318,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5320,14,5320,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5320,19,5320,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5320,20,5320,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5325,15,5325,42],\"els\":[\"0:9151\",\"0:9148\",\"0:9186\",\"0:9150\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5325,42,5325,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5325,43,5325,44],\"els\":[\"0:9151\",\"0:9148\",\"0:9186\",\"0:9150\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5325,45,5325,46],\"els\":[\"0:9151\",\"0:9148\",\"0:9186\",\"0:9150\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5326,17,5326,40],\"els\":[\"0:9151\",\"0:9148\",\"0:9186\",\"0:9150\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5326,40,5326,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5326,41,5326,59],\"els\":[\"0:9151\",\"0:9148\",\"0:9186\",\"0:9150\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5326,59,5326,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5329,15,5329,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5329,20,5329,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5331,14,5331,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5331,19,5331,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5331,20,5331,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5336,15,5336,42],\"els\":[\"0:9159\",\"0:9156\",\"0:9186\",\"0:9158\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5336,42,5336,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5336,43,5336,50],\"els\":[\"0:9159\",\"0:9156\",\"0:9186\",\"0:9158\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5336,51,5336,52],\"els\":[\"0:9159\",\"0:9156\",\"0:9186\",\"0:9158\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5337,17,5337,40],\"els\":[\"0:9159\",\"0:9156\",\"0:9186\",\"0:9158\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5337,40,5337,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5337,41,5337,59],\"els\":[\"0:9159\",\"0:9156\",\"0:9186\",\"0:9158\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5337,59,5337,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5340,15,5340,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5340,20,5340,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5342,14,5342,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5342,19,5342,20],\"els\":[\"0:9186\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5342,20,5342,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5347,15,5347,42],\"els\":[\"0:9922\",\"0:9919\",\"0:9186\",\"0:9921\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5347,42,5347,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5347,43,5347,57],\"els\":[\"0:9922\",\"0:9919\",\"0:9186\",\"0:9921\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5347,58,5347,59],\"els\":[\"0:9922\",\"0:9919\",\"0:9186\",\"0:9921\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5348,17,5348,40],\"els\":[\"0:9922\",\"0:9919\",\"0:9186\",\"0:9921\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5348,40,5348,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5348,41,5348,59],\"els\":[\"0:9922\",\"0:9919\",\"0:9186\",\"0:9921\",\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5348,59,5348,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5351,15,5351,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5351,20,5351,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5353,14,5353,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5353,21,5353,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5355,15,5355,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5355,20,5355,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5356,13,5356,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5359,11,5359,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5361,11,5361,42],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5361,42,5361,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5361,43,5361,64],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5361,65,5361,66],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5362,13,5362,36],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5362,36,5362,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5362,37,5362,42],\"els\":[\"0:9147\",\"0:9144\",\"0:9924:517\"]},{\"tk\":[5362,42,5362,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5367,11,5367,34],\"els\":[\"0:9198#out:1\",\"0:9924:517\"]},{\"tk\":[5367,34,5367,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5367,35,5367,47],\"els\":[\"0:9198#out:1\",\"0:9924:517\"]},{\"tk\":[5367,48,5367,49],\"els\":[\"0:9198#out:1\",\"0:9198\",\"0:9924:517\"]},{\"tk\":[5368,13,5368,40],\"els\":[\"0:9198\",\"0:9924:517\"]},{\"tk\":[5368,40,5368,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5368,41,5368,60],\"els\":[\"0:9198\",\"0:9924:517\"]},{\"tk\":[5368,60,5368,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5371,11,5371,34],\"els\":[\"0:9197#out:1\",\"0:9924:517\"]},{\"tk\":[5371,34,5371,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5371,35,5371,40],\"els\":[\"0:9197#out:1\",\"0:9924:517\"]},{\"tk\":[5371,41,5371,42],\"els\":[\"0:9197#out:1\",\"0:9197\",\"0:9924:517\"]},{\"tk\":[5371,43,5371,44],\"els\":[\"0:9197\",\"0:9924:517\"]},{\"tk\":[5371,44,5371,67],\"els\":[\"0:9197\",\"0:9924:517\"]},{\"tk\":[5371,67,5371,68],\"els\":[\"0:9924:517\"]},{\"tk\":[5371,68,5371,80],\"els\":[\"0:9197\",\"0:9924:517\"]},{\"tk\":[5371,80,5371,81],\"els\":[\"0:9924:517\"]},{\"tk\":[5374,11,5374,13],\"els\":[\"0:9205\",\"0:9924:517\"]},{\"tk\":[5374,14,5374,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5374,15,5374,38],\"els\":[\"0:9205\",\"0:9924:517\"]},{\"tk\":[5374,38,5374,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5374,39,5374,44],\"els\":[\"0:9205\",\"0:9924:517\"]},{\"tk\":[5374,44,5374,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5374,46,5374,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5376,13,5376,36],\"els\":[\"0:9205\",\"0:9205#out:1\",\"0:9924:517\"]},{\"tk\":[5376,36,5376,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5376,37,5376,45],\"els\":[\"0:9205\",\"0:9205#out:1\",\"0:9924:517\"]},{\"tk\":[5376,46,5376,47],\"els\":[\"0:9205\",\"0:9205#out:1\",\"0:9924:517\"]},{\"tk\":[5377,15,5377,38],\"els\":[\"0:9205\",\"0:9924:517\"]},{\"tk\":[5377,38,5377,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5377,39,5377,57],\"els\":[\"0:9205\",\"0:9924:517\"]},{\"tk\":[5377,57,5377,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5378,11,5378,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5378,13,5378,17],\"els\":[\"0:9924:517\"]},{\"tk\":[5378,18,5378,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5380,13,5380,36],\"els\":[\"0:9205#out:1\",\"0:9924:517\"]},{\"tk\":[5380,36,5380,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5380,37,5380,45],\"els\":[\"0:9205#out:1\",\"0:9924:517\"]},{\"tk\":[5380,46,5380,47],\"els\":[\"0:9205#out:1\",\"0:9205\",\"0:9924:517\"]},{\"tk\":[5380,48,5380,49],\"els\":[\"0:9205\",\"0:9924:517\"]},{\"tk\":[5380,49,5380,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5380,57,5380,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5381,15,5381,38],\"els\":[\"0:9205\",\"0:9924:517\"]},{\"tk\":[5381,38,5381,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5381,39,5381,48],\"els\":[\"0:9205\",\"0:9924:517\"]},{\"tk\":[5381,48,5381,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5382,11,5382,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5387,11,5387,34],\"els\":[\"0:9258#out:1\",\"0:9924:517\"]},{\"tk\":[5387,34,5387,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5387,35,5387,50],\"els\":[\"0:9258#out:1\",\"0:9924:517\"]},{\"tk\":[5387,51,5387,52],\"els\":[\"0:9258#out:1\",\"0:9258\",\"0:9924:517\"]},{\"tk\":[5388,13,5388,40],\"els\":[\"0:9258\",\"0:9924:517\"]},{\"tk\":[5388,40,5388,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5388,41,5388,48],\"els\":[\"0:9258\",\"0:9924:517\"]},{\"tk\":[5388,48,5388,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5391,11,5391,17],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5391,18,5391,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5391,19,5391,20],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5391,20,5391,27],\"els\":[\"0:9924:517\"]},{\"tk\":[5391,27,5391,28],\"els\":[\"0:9924:517\"]},{\"tk\":[5391,28,5391,51],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5391,51,5391,52],\"els\":[\"0:9924:517\"]},{\"tk\":[5391,52,5391,67],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5391,67,5391,68],\"els\":[\"0:9924:517\"]},{\"tk\":[5391,69,5391,70],\"els\":[\"0:9924:517\"]},{\"tk\":[5392,12,5392,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5392,17,5392,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5392,18,5392,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5394,13,5394,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5394,36,5394,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5394,37,5394,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5394,40,5394,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5394,42,5394,65],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5394,65,5394,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5394,66,5394,74],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5394,74,5394,75],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5394,75,5394,76],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5394,76,5394,77],\"els\":[\"0:9924:517\"]},{\"tk\":[5394,77,5394,78],\"els\":[\"0:9924:517\"]},{\"tk\":[5395,13,5395,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5395,18,5395,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5397,12,5397,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5397,17,5397,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5397,18,5397,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5399,13,5399,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5399,36,5399,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5399,37,5399,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5399,40,5399,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5399,42,5399,65],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5399,65,5399,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5399,66,5399,74],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5399,74,5399,75],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5399,75,5399,76],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5399,76,5399,77],\"els\":[\"0:9924:517\"]},{\"tk\":[5399,77,5399,78],\"els\":[\"0:9924:517\"]},{\"tk\":[5400,13,5400,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5400,18,5400,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5402,12,5402,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5402,17,5402,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5402,18,5402,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5404,13,5404,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5404,36,5404,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5404,37,5404,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5404,40,5404,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5404,42,5404,65],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5404,65,5404,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5404,66,5404,77],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5404,77,5404,78],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5404,78,5404,79],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5404,79,5404,80],\"els\":[\"0:9924:517\"]},{\"tk\":[5404,80,5404,81],\"els\":[\"0:9924:517\"]},{\"tk\":[5405,13,5405,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5405,18,5405,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5407,12,5407,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5407,17,5407,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5407,18,5407,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5409,13,5409,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5409,36,5409,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5409,37,5409,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5409,40,5409,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5410,15,5410,38],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5410,38,5410,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5410,39,5410,51],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5410,51,5410,52],\"els\":[\"0:9924:517\"]},{\"tk\":[5410,52,5410,60],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5410,60,5410,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5411,13,5411,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5411,18,5411,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5413,12,5413,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5413,17,5413,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5413,18,5413,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5415,13,5415,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5415,36,5415,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5415,37,5415,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5415,40,5415,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5416,15,5416,38],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5416,38,5416,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5416,39,5416,51],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5416,51,5416,52],\"els\":[\"0:9924:517\"]},{\"tk\":[5416,52,5416,60],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5416,60,5416,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5417,13,5417,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5417,18,5417,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5419,12,5419,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5419,17,5419,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5419,18,5419,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5421,13,5421,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5421,36,5421,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5421,37,5421,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5421,40,5421,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5421,42,5421,65],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5421,65,5421,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5421,66,5421,74],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5421,74,5421,75],\"els\":[\"0:9924:517\"]},{\"tk\":[5422,13,5422,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5422,18,5422,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5424,12,5424,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5424,17,5424,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5424,18,5424,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5426,13,5426,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5426,36,5426,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5426,37,5426,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5426,40,5426,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5426,42,5426,65],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5426,65,5426,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5426,66,5426,73],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5426,73,5426,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5426,74,5426,79],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5426,79,5426,80],\"els\":[\"0:9924:517\"]},{\"tk\":[5427,13,5427,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5427,18,5427,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5429,12,5429,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5429,17,5429,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5429,18,5429,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5431,13,5431,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5431,36,5431,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5431,37,5431,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5431,40,5431,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5432,15,5432,38],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5432,38,5432,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5432,39,5432,53],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5432,53,5432,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5432,54,5432,62],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5432,62,5432,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5433,13,5433,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5433,18,5433,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5435,12,5435,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5435,17,5435,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5435,18,5435,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5437,13,5437,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5437,36,5437,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5437,37,5437,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5437,40,5437,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5438,15,5438,38],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5438,38,5438,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5438,39,5438,53],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5438,53,5438,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5438,54,5438,62],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5438,62,5438,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5439,13,5439,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5439,18,5439,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5441,12,5441,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5441,17,5441,18],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5441,18,5441,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5443,13,5443,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5443,36,5443,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5443,37,5443,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5443,40,5443,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5443,42,5443,65],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5443,65,5443,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5443,66,5443,78],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5443,78,5443,79],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5443,79,5443,80],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5443,80,5443,81],\"els\":[\"0:9924:517\"]},{\"tk\":[5443,81,5443,82],\"els\":[\"0:9924:517\"]},{\"tk\":[5444,13,5444,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5444,18,5444,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5446,12,5446,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5446,17,5446,19],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5446,19,5446,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5448,13,5448,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5448,36,5448,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5448,37,5448,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5448,40,5448,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5448,42,5448,65],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5448,65,5448,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5448,66,5448,78],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5448,78,5448,79],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5448,79,5448,80],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5448,80,5448,81],\"els\":[\"0:9924:517\"]},{\"tk\":[5448,81,5448,82],\"els\":[\"0:9924:517\"]},{\"tk\":[5449,13,5449,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5449,18,5449,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5451,12,5451,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5451,19,5451,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5453,13,5453,36],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5453,36,5453,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5453,37,5453,39],\"els\":[\"0:9264#out:1\",\"0:9924:517\"]},{\"tk\":[5453,40,5453,41],\"els\":[\"0:9264#out:1\",\"0:9264\",\"0:9924:517\"]},{\"tk\":[5453,42,5453,65],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5453,65,5453,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5453,66,5453,78],\"els\":[\"0:9264\",\"0:9924:517\"]},{\"tk\":[5453,78,5453,79],\"els\":[\"0:9924:517\"]},{\"tk\":[5454,13,5454,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5454,18,5454,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5455,11,5455,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5460,11,5460,34],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5460,34,5460,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5460,35,5460,66],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5460,66,5460,67],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5460,67,5460,68],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5460,68,5460,69],\"els\":[\"0:9924:517\"]},{\"tk\":[5460,70,5460,71],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5461,13,5461,36],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5461,36,5461,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5461,37,5461,45],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5461,45,5461,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5462,11,5462,34],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5462,34,5462,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5462,35,5462,66],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5462,66,5462,67],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5462,67,5462,68],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5462,68,5462,69],\"els\":[\"0:9924:517\"]},{\"tk\":[5462,70,5462,71],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5463,13,5463,36],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5463,36,5463,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5463,37,5463,39],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5463,39,5463,40],\"els\":[\"0:9924:517\"]},{\"tk\":[5468,11,5468,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5469,13,5469,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5469,22,5469,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5469,42,5469,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5469,44,5469,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5469,46,5469,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5470,13,5470,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5470,22,5470,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5470,40,5470,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5470,42,5470,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5470,44,5470,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5475,13,5475,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,15,5476,32],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,33,5476,34],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,35,5476,36],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,36,5476,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,44,5476,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,45,5476,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,47,5476,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,49,5476,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,55,5476,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,56,5476,64],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,64,5476,65],\"els\":[\"0:9924:517\"]},{\"tk\":[5476,65,5476,66],\"els\":[\"0:9924:517\"]},{\"tk\":[5477,15,5477,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5477,21,5477,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5477,22,5477,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5477,23,5477,27],\"els\":[\"0:9924:517\"]},{\"tk\":[5477,27,5477,28],\"els\":[\"0:9924:517\"]},{\"tk\":[5477,28,5477,29],\"els\":[\"0:9924:517\"]},{\"tk\":[5478,22,5478,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5478,23,5478,46],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5478,46,5478,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5478,47,5478,55],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5478,55,5478,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5478,56,5478,75],\"els\":[\"0:9924:517\"]},{\"tk\":[5478,75,5478,76],\"els\":[\"0:9924:517\"]},{\"tk\":[5478,76,5478,77],\"els\":[\"0:9924:517\"]},{\"tk\":[5479,22,5479,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5479,23,5479,27],\"els\":[\"0:9924:517\"]},{\"tk\":[5479,27,5479,28],\"els\":[\"0:9924:517\"]},{\"tk\":[5479,28,5479,29],\"els\":[\"0:9924:517\"]},{\"tk\":[5480,22,5480,23],\"els\":[\"0:9924:517\"]},{\"tk\":[5480,23,5480,46],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5480,46,5480,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5480,47,5480,78],\"els\":[\"0:9560\",\"0:9924:517\"]},{\"tk\":[5480,78,5480,79],\"els\":[\"0:9924:517\"]},{\"tk\":[5480,79,5480,80],\"els\":[\"0:9924:517\"]},{\"tk\":[5480,80,5480,81],\"els\":[\"0:9924:517\"]},{\"tk\":[5480,81,5480,82],\"els\":[\"0:9924:517\"]},{\"tk\":[5481,22,5481,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5481,39,5481,40],\"els\":[\"0:9924:517\"]},{\"tk\":[5481,40,5481,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5482,13,5482,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5483,11,5483,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5486,11,5486,13],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5486,14,5486,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5486,15,5486,38],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5486,38,5486,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5486,39,5486,45],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5486,46,5486,48],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5486,49,5486,50],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5486,50,5486,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5486,52,5486,53],\"els\":[\"0:9924:517\"]},{\"tk\":[5494,13,5494,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5494,36,5494,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5494,37,5494,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5494,42,5494,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5494,43,5494,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5494,44,5494,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5494,46,5494,47],\"els\":[\"0:9234#out:1\",\"0:9243\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5494,48,5494,59],\"els\":[\"0:9243\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9241\",\"0:9924:517\"]},{\"tk\":[5494,59,5494,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5497,13,5497,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5497,25,5497,26],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5497,27,5497,50],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5497,50,5497,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5497,51,5497,59],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5497,59,5497,60],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5497,60,5497,61],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5497,61,5497,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5497,62,5497,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5500,13,5500,36],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5500,36,5500,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5500,37,5500,44],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5500,44,5500,45],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5500,45,5500,46],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5500,46,5500,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5500,48,5500,49],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5500,50,5500,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5500,61,5500,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5508,13,5508,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5508,36,5508,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5508,37,5508,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5508,42,5508,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5508,43,5508,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5508,44,5508,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5508,46,5508,47],\"els\":[\"0:9234#out:1\",\"0:9243\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5508,48,5508,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5508,59,5508,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5511,13,5511,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5511,25,5511,26],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5511,27,5511,50],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5511,50,5511,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5511,51,5511,59],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5511,59,5511,60],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5511,60,5511,61],\"els\":[\"0:9237\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5511,61,5511,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5511,62,5511,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5514,13,5514,36],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5514,36,5514,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5514,37,5514,44],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5514,44,5514,45],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5514,45,5514,46],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5514,46,5514,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5514,48,5514,49],\"els\":[\"0:9237\",\"0:9924:517\"]},{\"tk\":[5514,50,5514,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5514,61,5514,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5522,13,5522,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5522,36,5522,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5522,37,5522,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5522,42,5522,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5522,43,5522,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5522,44,5522,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5522,46,5522,47],\"els\":[\"0:9234#out:1\",\"0:9243\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5522,48,5522,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5522,59,5522,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5527,13,5527,36],\"els\":[\"0:9235#out:1\",\"0:9924:517\"]},{\"tk\":[5527,36,5527,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5527,37,5527,43],\"els\":[\"0:9235#out:1\",\"0:9924:517\"]},{\"tk\":[5527,44,5527,45],\"els\":[\"0:9235#out:1\",\"0:9240\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5527,46,5527,48],\"els\":[\"0:9240\",\"0:9236\",\"0:9233\",\"0:9239\",\"0:9924:517\"]},{\"tk\":[5527,48,5527,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5530,11,5530,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5530,13,5530,17],\"els\":[\"0:9924:517\"]},{\"tk\":[5530,18,5530,20],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5530,21,5530,22],\"els\":[\"0:9924:517\"]},{\"tk\":[5530,22,5530,45],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5530,45,5530,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5530,46,5530,52],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5530,53,5530,55],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5530,56,5530,59],\"els\":[\"0:9233\",\"0:9924:517\"]},{\"tk\":[5530,59,5530,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5530,61,5530,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5535,13,5535,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5535,25,5535,26],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5535,27,5535,50],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5535,50,5535,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5535,51,5535,59],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5535,59,5535,60],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5535,60,5535,61],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5535,61,5535,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5535,62,5535,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5538,13,5538,36],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5538,36,5538,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5538,37,5538,43],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5538,43,5538,44],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5538,44,5538,45],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5538,45,5538,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5538,47,5538,48],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5538,49,5538,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5538,60,5538,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5546,13,5546,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5546,36,5546,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5546,37,5546,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5546,42,5546,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5546,43,5546,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5546,44,5546,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5546,46,5546,47],\"els\":[\"0:9234#out:1\",\"0:9231\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5546,48,5546,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5546,59,5546,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5549,13,5549,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5549,25,5549,26],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5549,27,5549,50],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5549,50,5549,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5549,51,5549,59],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5549,59,5549,60],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5549,60,5549,61],\"els\":[\"0:9225\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5549,61,5549,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5549,62,5549,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5552,13,5552,36],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5552,36,5552,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5552,37,5552,43],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5552,43,5552,44],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5552,44,5552,45],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5552,45,5552,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5552,47,5552,48],\"els\":[\"0:9225\",\"0:9924:517\"]},{\"tk\":[5552,49,5552,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5552,60,5552,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5561,13,5561,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5561,36,5561,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5561,37,5561,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5561,42,5561,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5561,43,5561,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5561,44,5561,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5561,46,5561,47],\"els\":[\"0:9234#out:1\",\"0:9231\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5561,48,5561,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5561,59,5561,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5562,13,5562,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5562,36,5562,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5562,37,5562,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5562,42,5562,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5562,43,5562,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5562,44,5562,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5562,46,5562,47],\"els\":[\"0:9234#out:1\",\"0:9231\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5562,48,5562,59],\"els\":[\"0:9231\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9230\",\"0:9924:517\"]},{\"tk\":[5562,59,5562,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5567,13,5567,36],\"els\":[\"0:9235#out:1\",\"0:9924:517\"]},{\"tk\":[5567,36,5567,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5567,37,5567,43],\"els\":[\"0:9235#out:1\",\"0:9924:517\"]},{\"tk\":[5567,44,5567,45],\"els\":[\"0:9235#out:1\",\"0:9228\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5567,46,5567,48],\"els\":[\"0:9228\",\"0:9224\",\"0:9233\",\"0:9227\",\"0:9924:517\"]},{\"tk\":[5567,48,5567,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5570,11,5570,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5570,13,5570,17],\"els\":[\"0:9924:517\"]},{\"tk\":[5570,18,5570,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5575,13,5575,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5575,25,5575,26],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5575,27,5575,50],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5575,50,5575,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5575,51,5575,59],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5575,59,5575,60],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5575,60,5575,61],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5575,61,5575,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5575,62,5575,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5578,13,5578,36],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5578,36,5578,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5578,37,5578,41],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5578,41,5578,42],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5578,42,5578,43],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5578,43,5578,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5578,45,5578,46],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5578,47,5578,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5578,58,5578,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5586,13,5586,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5586,36,5586,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5586,37,5586,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5586,42,5586,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5586,43,5586,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5586,44,5586,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5586,46,5586,47],\"els\":[\"0:9234#out:1\",\"0:9222\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5586,48,5586,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5586,59,5586,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5589,13,5589,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5589,25,5589,26],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5589,27,5589,50],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5589,50,5589,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5589,51,5589,59],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5589,59,5589,60],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5589,60,5589,61],\"els\":[\"0:9217\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5589,61,5589,62],\"els\":[\"0:9924:517\"]},{\"tk\":[5589,62,5589,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5592,13,5592,36],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5592,36,5592,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5592,37,5592,41],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5592,41,5592,42],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5592,42,5592,43],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5592,43,5592,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5592,45,5592,46],\"els\":[\"0:9217\",\"0:9924:517\"]},{\"tk\":[5592,47,5592,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5592,58,5592,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5601,13,5601,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5601,36,5601,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5601,37,5601,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5601,42,5601,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5601,43,5601,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5601,44,5601,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5601,46,5601,47],\"els\":[\"0:9234#out:1\",\"0:9222\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5601,48,5601,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5601,59,5601,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5602,13,5602,36],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5602,36,5602,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5602,37,5602,42],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5602,42,5602,43],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5602,43,5602,44],\"els\":[\"0:9234#out:1\",\"0:9924:517\"]},{\"tk\":[5602,44,5602,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5602,46,5602,47],\"els\":[\"0:9234#out:1\",\"0:9222\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5602,48,5602,50],\"els\":[\"0:9222\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9221\",\"0:9924:517\"]},{\"tk\":[5602,50,5602,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5607,13,5607,36],\"els\":[\"0:9235#out:1\",\"0:9924:517\"]},{\"tk\":[5607,36,5607,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5607,37,5607,43],\"els\":[\"0:9235#out:1\",\"0:9924:517\"]},{\"tk\":[5607,44,5607,45],\"els\":[\"0:9235#out:1\",\"0:9218\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5607,46,5607,48],\"els\":[\"0:9218\",\"0:9216\",\"0:9233\",\"0:9219\",\"0:9924:517\"]},{\"tk\":[5607,48,5607,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5610,11,5610,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5617,11,5617,20],\"els\":[\"0:9251\",\"0:9924:517\"]},{\"tk\":[5617,21,5617,22],\"els\":[\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5617,23,5617,24],\"els\":[\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5617,24,5617,25],\"els\":[\"0:9924:517\"]},{\"tk\":[5618,11,5618,13],\"els\":[\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5618,14,5618,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5619,13,5619,36],\"els\":[\"0:9251#out:1\",\"0:9924:517\"]},{\"tk\":[5619,36,5619,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5619,37,5619,50],\"els\":[\"0:9251#out:1\",\"0:9924:517\"]},{\"tk\":[5619,51,5619,52],\"els\":[\"0:9251#out:1\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5619,53,5619,62],\"els\":[\"0:9251\",\"0:9924:517\"]},{\"tk\":[5619,62,5619,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5620,13,5620,36],\"els\":[\"0:9249#out:1\",\"0:9924:517\"]},{\"tk\":[5620,36,5620,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5620,37,5620,48],\"els\":[\"0:9249#out:1\",\"0:9924:517\"]},{\"tk\":[5620,49,5620,50],\"els\":[\"0:9249#out:1\",\"0:9249\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5621,15,5621,38],\"els\":[\"0:9249\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5621,38,5621,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5621,39,5621,44],\"els\":[\"0:9249\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5621,44,5621,45],\"els\":[\"0:9249\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5621,45,5621,68],\"els\":[\"0:9249\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5621,68,5621,69],\"els\":[\"0:9924:517\"]},{\"tk\":[5621,69,5621,82],\"els\":[\"0:9249\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5622,15,5622,16],\"els\":[\"0:9249\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5622,17,5622,18],\"els\":[\"0:9249\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5622,18,5622,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5622,19,5622,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5623,13,5623,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5623,25,5623,26],\"els\":[\"0:9937\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5623,27,5623,50],\"els\":[\"0:9937\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5623,50,5623,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5623,51,5623,62],\"els\":[\"0:9937\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5623,62,5623,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5624,13,5624,39],\"els\":[\"0:9937\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5625,15,5625,16],\"els\":[\"0:9924:517\"]},{\"tk\":[5625,16,5625,43],\"els\":[\"0:9937\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5625,43,5625,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5625,44,5625,49],\"els\":[\"0:9937\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5625,49,5625,50],\"els\":[\"0:9924:517\"]},{\"tk\":[5625,50,5625,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5625,60,5625,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5625,62,5625,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5625,63,5625,74],\"els\":[\"0:9924:517\"]},{\"tk\":[5625,74,5625,75],\"els\":[\"0:9924:517\"]},{\"tk\":[5625,76,5625,78],\"els\":[\"0:9937\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5625,78,5625,79],\"els\":[\"0:9924:517\"]},{\"tk\":[5626,16,5626,18],\"els\":[\"0:9937\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5626,18,5626,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5626,20,5626,21],\"els\":[\"0:9924:517\"]},{\"tk\":[5626,21,5626,31],\"els\":[\"0:9924:517\"]},{\"tk\":[5626,31,5626,32],\"els\":[\"0:9924:517\"]},{\"tk\":[5626,32,5626,33],\"els\":[\"0:9924:517\"]},{\"tk\":[5627,13,5627,36],\"els\":[\"0:9248#out:1\",\"0:9924:517\"]},{\"tk\":[5627,36,5627,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5627,37,5627,40],\"els\":[\"0:9248#out:1\",\"0:9924:517\"]},{\"tk\":[5627,41,5627,42],\"els\":[\"0:9248#out:1\",\"0:9248\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5627,43,5627,66],\"els\":[\"0:9248\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5627,66,5627,67],\"els\":[\"0:9924:517\"]},{\"tk\":[5627,67,5627,73],\"els\":[\"0:9248\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5627,74,5627,75],\"els\":[\"0:9248\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5628,15,5628,16],\"els\":[\"0:9248\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5628,16,5628,24],\"els\":[\"0:9924:517\"]},{\"tk\":[5628,24,5628,25],\"els\":[\"0:9924:517\"]},{\"tk\":[5628,25,5628,48],\"els\":[\"0:9248\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5628,48,5628,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5628,49,5628,62],\"els\":[\"0:9248\",\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5628,62,5628,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5629,13,5629,22],\"els\":[\"0:9251\",\"0:9924:517\"]},{\"tk\":[5629,22,5629,24],\"els\":[\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5629,24,5629,25],\"els\":[\"0:9924:517\"]},{\"tk\":[5630,11,5630,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5630,13,5630,18],\"els\":[\"0:9924:517\"]},{\"tk\":[5630,19,5630,20],\"els\":[\"0:9924:517\"]},{\"tk\":[5630,20,5630,43],\"els\":[\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5630,43,5630,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5630,44,5630,47],\"els\":[\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5630,48,5630,50],\"els\":[\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5630,51,5630,53],\"els\":[\"0:9251\",\"0:9245\",\"0:9924:517\"]},{\"tk\":[5630,53,5630,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5630,54,5630,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5637,11,5637,34],\"els\":[\"0:9215:3:4#out:1\",\"0:9924:517\"]},{\"tk\":[5637,34,5637,35],\"els\":[\"0:9924:517\"]},{\"tk\":[5637,35,5637,44],\"els\":[\"0:9215:3:4#out:1\",\"0:9924:517\"]},{\"tk\":[5637,45,5637,46],\"els\":[\"0:9215:3:4#out:1\",\"0:9215:3:4\",\"0:9924:517\"]},{\"tk\":[5637,47,5637,48],\"els\":[\"0:9215:3:4\",\"0:9924:517\"]},{\"tk\":[5637,48,5637,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5637,56,5637,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5638,13,5638,14],\"els\":[\"0:9924:517\"]},{\"tk\":[5638,14,5638,37],\"els\":[\"0:9215:3:4\",\"0:9924:517\"]},{\"tk\":[5638,37,5638,38],\"els\":[\"0:9924:517\"]},{\"tk\":[5638,38,5638,44],\"els\":[\"0:9215:3:4\",\"0:9924:517\"]},{\"tk\":[5638,45,5638,46],\"els\":[\"0:9215:3:4\",\"0:9924:517\"]},{\"tk\":[5638,47,5638,49],\"els\":[\"0:9215:3:4\",\"0:9215:3:2\",\"0:9924:517\"]},{\"tk\":[5638,49,5638,50],\"els\":[\"0:9924:517\"]},{\"tk\":[5638,50,5638,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5641,11,5641,13],\"els\":[\"0:9215:5:3\",\"0:9924:517\"]},{\"tk\":[5641,14,5641,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5641,15,5641,38],\"els\":[\"0:9215:5:3\",\"0:9924:517\"]},{\"tk\":[5641,38,5641,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5641,39,5641,48],\"els\":[\"0:9215:5:3\",\"0:9924:517\"]},{\"tk\":[5641,49,5641,50],\"els\":[\"0:9215:5:3\",\"0:9924:517\"]},{\"tk\":[5641,51,5641,54],\"els\":[\"0:9215:5:3\",\"0:9924:517\"]},{\"tk\":[5641,54,5641,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5641,56,5641,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5645,13,5645,36],\"els\":[\"0:9215:5:3\",\"0:9215:5:3#out:1\",\"0:9924:517\"]},{\"tk\":[5645,36,5645,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5645,37,5645,48],\"els\":[\"0:9215:5:3\",\"0:9215:5:3#out:1\",\"0:9924:517\"]},{\"tk\":[5645,49,5645,50],\"els\":[\"0:9215:5:3\",\"0:9215:5:3#out:1\",\"0:9924:517\"]},{\"tk\":[5645,51,5645,53],\"els\":[\"0:9215:5:3\",\"0:9215:5:4\",\"0:9924:517\"]},{\"tk\":[5645,53,5645,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5646,11,5646,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5646,13,5646,17],\"els\":[\"0:9924:517\"]},{\"tk\":[5646,18,5646,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5648,13,5648,36],\"els\":[\"0:9215:5:3#out:1\",\"0:9924:517\"]},{\"tk\":[5648,36,5648,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5648,37,5648,48],\"els\":[\"0:9215:5:3#out:1\",\"0:9924:517\"]},{\"tk\":[5648,49,5648,50],\"els\":[\"0:9215:5:3#out:1\",\"0:9215:5:3\",\"0:9924:517\"]},{\"tk\":[5649,15,5649,38],\"els\":[\"0:9215:5:3\",\"0:9924:517\"]},{\"tk\":[5649,38,5649,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5649,39,5649,48],\"els\":[\"0:9215:5:3\",\"0:9924:517\"]},{\"tk\":[5649,48,5649,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5650,11,5650,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5656,11,5656,33],\"els\":[\"0:9924:517\"]},{\"tk\":[5656,33,5656,34],\"els\":[\"0:9924:517\"]},{\"tk\":[5656,34,5656,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5656,39,5656,40],\"els\":[\"0:9924:517\"]},{\"tk\":[5656,41,5656,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5656,54,5656,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5656,55,5656,56],\"els\":[\"0:9924:517\"]},{\"tk\":[5659,11,5659,38],\"els\":[\"0:9807\",\"0:9924:517\"]},{\"tk\":[5659,38,5659,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5659,39,5659,55],\"els\":[\"0:9807\",\"0:9924:517\"]},{\"tk\":[5659,56,5659,57],\"els\":[\"0:9807\",\"0:9924:517\"]},{\"tk\":[5660,13,5660,36],\"els\":[\"0:9807\",\"0:9924:517\"]},{\"tk\":[5660,36,5660,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5660,37,5660,47],\"els\":[\"0:9807\",\"0:9924:517\"]},{\"tk\":[5660,47,5660,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5663,11,5663,38],\"els\":[\"0:8829\",\"0:9924:517\"]},{\"tk\":[5663,38,5663,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5663,39,5663,57],\"els\":[\"0:8829\",\"0:9924:517\"]},{\"tk\":[5663,58,5663,59],\"els\":[\"0:8829\",\"0:9924:517\"]},{\"tk\":[5664,13,5664,36],\"els\":[\"0:8829\",\"0:9924:517\"]},{\"tk\":[5664,36,5664,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5664,37,5664,46],\"els\":[\"0:8829\",\"0:9924:517\"]},{\"tk\":[5664,46,5664,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5667,11,5667,38],\"els\":[\"0:9810\",\"0:9924:517\"]},{\"tk\":[5667,38,5667,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5667,39,5667,56],\"els\":[\"0:9810\",\"0:9924:517\"]},{\"tk\":[5667,57,5667,58],\"els\":[\"0:9810\",\"0:9924:517\"]},{\"tk\":[5668,13,5668,36],\"els\":[\"0:9810\",\"0:9924:517\"]},{\"tk\":[5668,36,5668,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5668,37,5668,49],\"els\":[\"0:9810\",\"0:9924:517\"]},{\"tk\":[5668,49,5668,50],\"els\":[\"0:9924:517\"]},{\"tk\":[5671,11,5671,38],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[5671,38,5671,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5671,39,5671,58],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[5671,59,5671,60],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[5672,13,5672,36],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[5672,36,5672,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5672,37,5672,55],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[5672,55,5672,56],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[5672,56,5672,57],\"els\":[\"0:8978\",\"0:9924:517\"]},{\"tk\":[5672,57,5672,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5672,58,5672,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5675,11,5675,38],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[5675,38,5675,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5675,39,5675,56],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[5675,57,5675,58],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[5676,13,5676,36],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[5676,36,5676,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5676,37,5676,55],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[5676,55,5676,56],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[5676,56,5676,57],\"els\":[\"0:8979\",\"0:9924:517\"]},{\"tk\":[5676,57,5676,58],\"els\":[\"0:9924:517\"]},{\"tk\":[5676,58,5676,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5679,11,5679,38],\"els\":[\"0:9812\",\"0:9924:517\"]},{\"tk\":[5679,38,5679,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5679,39,5679,56],\"els\":[\"0:9812\",\"0:9924:517\"]},{\"tk\":[5679,57,5679,58],\"els\":[\"0:9812\",\"0:9924:517\"]},{\"tk\":[5680,13,5680,36],\"els\":[\"0:9812\",\"0:9924:517\"]},{\"tk\":[5680,36,5680,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5680,37,5680,50],\"els\":[\"0:9812\",\"0:9924:517\"]},{\"tk\":[5680,50,5680,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5683,11,5683,38],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5683,38,5683,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5683,39,5683,57],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5683,57,5683,58],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5683,58,5683,59],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5683,59,5683,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5683,61,5683,62],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5684,13,5684,36],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5684,36,5684,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5684,37,5684,41],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5684,41,5684,42],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5684,42,5684,43],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5684,43,5684,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5684,44,5684,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5685,11,5685,38],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5685,38,5685,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5685,39,5685,57],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5685,57,5685,58],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5685,58,5685,59],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5685,59,5685,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5685,61,5685,62],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5686,13,5686,36],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5686,36,5686,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5686,37,5686,41],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5686,41,5686,42],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5686,42,5686,43],\"els\":[\"0:10032:366\",\"0:9924:517\"]},{\"tk\":[5686,43,5686,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5686,44,5686,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5689,11,5689,38],\"els\":[\"0:8976\",\"0:9924:517\"]},{\"tk\":[5689,38,5689,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5689,39,5689,56],\"els\":[\"0:8976\",\"0:9924:517\"]},{\"tk\":[5689,57,5689,58],\"els\":[\"0:8976\",\"0:9924:517\"]},{\"tk\":[5690,13,5690,36],\"els\":[\"0:8976\",\"0:9924:517\"]},{\"tk\":[5690,36,5690,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5690,37,5690,54],\"els\":[\"0:8976\",\"0:9924:517\"]},{\"tk\":[5690,54,5690,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5690,55,5690,63],\"els\":[\"0:8976\",\"0:9924:517\"]},{\"tk\":[5690,63,5690,64],\"els\":[\"0:9924:517\"]},{\"tk\":[5693,11,5693,38],\"els\":[\"0:8977\",\"0:9924:517\"]},{\"tk\":[5693,38,5693,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5693,39,5693,56],\"els\":[\"0:8977\",\"0:9924:517\"]},{\"tk\":[5693,57,5693,58],\"els\":[\"0:8977\",\"0:9924:517\"]},{\"tk\":[5694,13,5694,36],\"els\":[\"0:8977\",\"0:9924:517\"]},{\"tk\":[5694,36,5694,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5694,37,5694,54],\"els\":[\"0:8977\",\"0:9924:517\"]},{\"tk\":[5694,54,5694,55],\"els\":[\"0:9924:517\"]},{\"tk\":[5694,55,5694,63],\"els\":[\"0:8977\",\"0:9924:517\"]},{\"tk\":[5694,63,5694,64],\"els\":[\"0:9924:517\"]},{\"tk\":[5697,11,5697,38],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5697,38,5697,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5697,39,5697,57],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5697,57,5697,58],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5697,58,5697,59],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5697,59,5697,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5697,61,5697,62],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5698,13,5698,36],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5698,36,5698,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5698,37,5698,43],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5698,43,5698,44],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5698,44,5698,45],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5698,45,5698,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5698,46,5698,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5699,11,5699,38],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5699,38,5699,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5699,39,5699,57],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5699,57,5699,58],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5699,58,5699,59],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5699,59,5699,60],\"els\":[\"0:9924:517\"]},{\"tk\":[5699,61,5699,62],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5700,13,5700,36],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5700,36,5700,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5700,37,5700,43],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5700,43,5700,44],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5700,44,5700,45],\"els\":[\"0:10037:366\",\"0:9924:517\"]},{\"tk\":[5700,45,5700,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5700,46,5700,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5703,11,5703,38],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[5703,38,5703,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5703,39,5703,51],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[5703,52,5703,53],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[5704,13,5704,36],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[5704,36,5704,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5704,37,5704,42],\"els\":[\"0:8651\",\"0:9924:517\"]},{\"tk\":[5704,42,5704,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5707,11,5707,38],\"els\":[\"0:8653:366\",\"0:9924:517\"]},{\"tk\":[5707,38,5707,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5707,39,5707,57],\"els\":[\"0:8653:366\",\"0:9924:517\"]},{\"tk\":[5707,58,5707,59],\"els\":[\"0:8653:366\",\"0:9924:517\"]},{\"tk\":[5708,13,5708,36],\"els\":[\"0:8653:366\",\"0:9924:517\"]},{\"tk\":[5708,36,5708,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5708,37,5708,44],\"els\":[\"0:8653:366\",\"0:9924:517\"]},{\"tk\":[5708,44,5708,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5711,11,5711,38],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[5711,38,5711,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5711,39,5711,53],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[5711,54,5711,55],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[5712,13,5712,36],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[5712,36,5712,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5712,37,5712,42],\"els\":[\"0:8626\",\"0:9924:517\"]},{\"tk\":[5712,42,5712,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5715,11,5715,38],\"els\":[\"0:8628:366\",\"0:9924:517\"]},{\"tk\":[5715,38,5715,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5715,39,5715,57],\"els\":[\"0:8628:366\",\"0:9924:517\"]},{\"tk\":[5715,58,5715,59],\"els\":[\"0:8628:366\",\"0:9924:517\"]},{\"tk\":[5716,13,5716,36],\"els\":[\"0:8628:366\",\"0:9924:517\"]},{\"tk\":[5716,36,5716,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5716,37,5716,43],\"els\":[\"0:8628:366\",\"0:9924:517\"]},{\"tk\":[5716,43,5716,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5719,11,5719,38],\"els\":[\"0:9809\",\"0:9924:517\"]},{\"tk\":[5719,38,5719,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5719,39,5719,58],\"els\":[\"0:9809\",\"0:9924:517\"]},{\"tk\":[5719,59,5719,60],\"els\":[\"0:9809\",\"0:9924:517\"]},{\"tk\":[5720,13,5720,36],\"els\":[\"0:9809\",\"0:9924:517\"]},{\"tk\":[5720,36,5720,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5720,37,5720,50],\"els\":[\"0:9809\",\"0:9924:517\"]},{\"tk\":[5720,50,5720,51],\"els\":[\"0:9924:517\"]},{\"tk\":[5723,11,5723,38],\"els\":[\"0:9284\",\"0:9924:517\"]},{\"tk\":[5723,38,5723,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5723,39,5723,57],\"els\":[\"0:9284\",\"0:9924:517\"]},{\"tk\":[5723,58,5723,59],\"els\":[\"0:9284\",\"0:9924:517\"]},{\"tk\":[5724,13,5724,36],\"els\":[\"0:9284\",\"0:9924:517\"]},{\"tk\":[5724,36,5724,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5724,37,5724,45],\"els\":[\"0:9284\",\"0:9924:517\"]},{\"tk\":[5724,45,5724,46],\"els\":[\"0:9924:517\"]},{\"tk\":[5727,11,5727,38],\"els\":[\"0:9501:366\",\"0:9924:517\"]},{\"tk\":[5727,38,5727,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5727,39,5727,57],\"els\":[\"0:9501:366\",\"0:9924:517\"]},{\"tk\":[5727,58,5727,59],\"els\":[\"0:9501:366\",\"0:9924:517\"]},{\"tk\":[5728,13,5728,36],\"els\":[\"0:9501:366\",\"0:9924:517\"]},{\"tk\":[5728,36,5728,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5728,37,5728,43],\"els\":[\"0:9501:366\",\"0:9924:517\"]},{\"tk\":[5728,43,5728,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5731,11,5731,38],\"els\":[\"0:9808\",\"0:9924:517\"]},{\"tk\":[5731,38,5731,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5731,39,5731,58],\"els\":[\"0:9808\",\"0:9924:517\"]},{\"tk\":[5731,59,5731,60],\"els\":[\"0:9808\",\"0:9924:517\"]},{\"tk\":[5732,13,5732,36],\"els\":[\"0:9808\",\"0:9924:517\"]},{\"tk\":[5732,36,5732,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5732,37,5732,47],\"els\":[\"0:9808\",\"0:9924:517\"]},{\"tk\":[5732,47,5732,48],\"els\":[\"0:9924:517\"]},{\"tk\":[5735,11,5735,38],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5735,38,5735,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5735,39,5735,53],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5735,53,5735,54],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5735,54,5735,81],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5735,81,5735,82],\"els\":[\"0:9924:517\"]},{\"tk\":[5735,82,5735,92],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5735,92,5735,93],\"els\":[\"0:9924:517\"]},{\"tk\":[5736,13,5736,14],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5736,15,5736,38],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5736,38,5736,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5736,39,5736,51],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5736,51,5736,52],\"els\":[\"0:9924:517\"]},{\"tk\":[5737,11,5737,13],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5737,14,5737,15],\"els\":[\"0:9924:517\"]},{\"tk\":[5737,15,5737,42],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5737,42,5737,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5737,43,5737,53],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5737,54,5737,55],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5737,56,5737,60],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5737,60,5737,61],\"els\":[\"0:9924:517\"]},{\"tk\":[5737,62,5737,63],\"els\":[\"0:9924:517\"]},{\"tk\":[5738,13,5738,40],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5738,40,5738,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5738,41,5738,51],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5738,51,5738,53],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5738,53,5738,54],\"els\":[\"0:9924:517\"]},{\"tk\":[5739,11,5739,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5739,13,5739,17],\"els\":[\"0:9924:517\"]},{\"tk\":[5739,18,5739,19],\"els\":[\"0:9924:517\"]},{\"tk\":[5740,13,5740,40],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5740,40,5740,41],\"els\":[\"0:9924:517\"]},{\"tk\":[5740,41,5740,51],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5740,52,5740,53],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5740,54,5740,56],\"els\":[\"0:9507\",\"0:9924:517\"]},{\"tk\":[5740,56,5740,57],\"els\":[\"0:9924:517\"]},{\"tk\":[5741,11,5741,12],\"els\":[\"0:9924:517\"]},{\"tk\":[5746,11,5746,38],\"els\":[\"0:8672:366\",\"0:9924:517\"]},{\"tk\":[5746,38,5746,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5746,39,5746,57],\"els\":[\"0:8672:366\",\"0:9924:517\"]},{\"tk\":[5746,58,5746,59],\"els\":[\"0:8672:366\",\"0:9924:517\"]},{\"tk\":[5747,13,5747,36],\"els\":[\"0:8672:366\",\"0:9924:517\"]},{\"tk\":[5747,36,5747,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5747,37,5747,43],\"els\":[\"0:8672:366\",\"0:9924:517\"]},{\"tk\":[5747,43,5747,44],\"els\":[\"0:9924:517\"]},{\"tk\":[5750,11,5750,38],\"els\":[\"0:9818\",\"0:9924:517\"]},{\"tk\":[5750,38,5750,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5750,39,5750,56],\"els\":[\"0:9818\",\"0:9924:517\"]},{\"tk\":[5750,57,5750,58],\"els\":[\"0:9818\",\"0:9924:517\"]},{\"tk\":[5751,13,5751,36],\"els\":[\"0:9818\",\"0:9924:517\"]},{\"tk\":[5751,36,5751,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5751,37,5751,44],\"els\":[\"0:9818\",\"0:9924:517\"]},{\"tk\":[5751,44,5751,45],\"els\":[\"0:9924:517\"]},{\"tk\":[5754,11,5754,38],\"els\":[\"0:9811\",\"0:9924:517\"]},{\"tk\":[5754,38,5754,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5754,39,5754,58],\"els\":[\"0:9811\",\"0:9924:517\"]},{\"tk\":[5754,59,5754,60],\"els\":[\"0:9811\",\"0:9924:517\"]},{\"tk\":[5755,13,5755,36],\"els\":[\"0:9811\",\"0:9924:517\"]},{\"tk\":[5755,36,5755,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5755,37,5755,46],\"els\":[\"0:9811\",\"0:9924:517\"]},{\"tk\":[5755,46,5755,47],\"els\":[\"0:9924:517\"]},{\"tk\":[5758,11,5758,38],\"els\":[\"0:9215:4\",\"0:9924:517\"]},{\"tk\":[5758,38,5758,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5758,39,5758,52],\"els\":[\"0:9215:4\",\"0:9924:517\"]},{\"tk\":[5758,53,5758,54],\"els\":[\"0:9215:4\",\"0:9924:517\"]},{\"tk\":[5759,13,5759,36],\"els\":[\"0:9215:4\",\"0:9924:517\"]},{\"tk\":[5759,36,5759,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5759,37,5759,48],\"els\":[\"0:9215:4\",\"0:9924:517\"]},{\"tk\":[5759,48,5759,49],\"els\":[\"0:9924:517\"]},{\"tk\":[5762,11,5762,38],\"els\":[\"0:9142\",\"0:9924:517\"]},{\"tk\":[5762,38,5762,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5762,39,5762,57],\"els\":[\"0:9142\",\"0:9924:517\"]},{\"tk\":[5762,58,5762,59],\"els\":[\"0:9142\",\"0:9924:517\"]},{\"tk\":[5763,13,5763,36],\"els\":[\"0:9142\",\"0:9924:517\"]},{\"tk\":[5763,36,5763,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5763,37,5763,58],\"els\":[\"0:9142\",\"0:9924:517\"]},{\"tk\":[5763,58,5763,59],\"els\":[\"0:9924:517\"]},{\"tk\":[5766,11,5766,38],\"els\":[\"0:9198\",\"0:9924:517\"]},{\"tk\":[5766,38,5766,39],\"els\":[\"0:9924:517\"]},{\"tk\":[5766,39,5766,58],\"els\":[\"0:9198\",\"0:9924:517\"]},{\"tk\":[5766,59,5766,60],\"els\":[\"0:9198\",\"0:9924:517\"]},{\"tk\":[5767,13,5767,36],\"els\":[\"0:9198\",\"0:9924:517\"]},{\"tk\":[5767,36,5767,37],\"els\":[\"0:9924:517\"]},{\"tk\":[5767,37,5767,42],\"els\":[\"0:9198\",\"0:9924:517\"]},{\"tk\":[5767,42,5767,43],\"els\":[\"0:9924:517\"]},{\"tk\":[5768,9,5768,10],\"els\":[\"0:9924:517\"]}]},\"1\":{\"records\":[{\"tk\":[56,3,56,11],\"els\":[\"0:8618:325\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[56,12,56,17],\"els\":[\"0:8618:325\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[56,17,56,18],\"els\":[\"0:8618:325\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[57,3,57,11],\"els\":[\"0:8618:324\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[57,12,57,18],\"els\":[\"0:8618:324\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[57,18,57,19],\"els\":[\"0:8618:324\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[58,3,58,11],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[58,12,58,17],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[58,17,58,18],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[59,3,59,11],\"els\":[\"0:8618:321\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[59,12,59,16],\"els\":[\"0:8618:321\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[59,16,59,17],\"els\":[\"0:8618:321\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[60,3,60,11],\"els\":[\"0:8618:322\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[60,12,60,20],\"els\":[\"0:8618:322\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[60,20,60,21],\"els\":[\"0:8618:322\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[61,3,61,11],\"els\":[\"0:8618:320\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[61,12,61,16],\"els\":[\"0:8618:320\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[61,16,61,17],\"els\":[\"0:8618:320\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[66,3,66,11],\"els\":[\"0:8698:633\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[66,12,66,21],\"els\":[\"0:8698:633\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[66,21,66,22],\"els\":[\"0:8698:633\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[67,3,67,11],\"els\":[\"0:8698:634\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[67,12,67,24],\"els\":[\"0:8698:634\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[67,24,67,25],\"els\":[\"0:8698:634\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[68,3,68,11],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[68,12,68,20],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[68,20,68,21],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[69,3,69,11],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[69,12,69,20],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[69,20,69,21],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[74,3,74,11],\"els\":[\"0:8701:239\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[74,12,74,18],\"els\":[\"0:8701:239\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[74,18,74,19],\"els\":[\"0:8701:239\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[75,3,75,11],\"els\":[\"0:8701:238\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[75,12,75,16],\"els\":[\"0:8701:238\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[75,16,75,17],\"els\":[\"0:8701:238\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[76,3,76,11],\"els\":[\"0:8701:242\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[76,12,76,18],\"els\":[\"0:8701:242\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[76,18,76,19],\"els\":[\"0:8701:242\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[77,3,77,11],\"els\":[\"0:8701:241\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[77,12,77,16],\"els\":[\"0:8701:241\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[77,16,77,17],\"els\":[\"0:8701:241\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[78,3,78,11],\"els\":[\"0:8701:240\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[78,12,78,18],\"els\":[\"0:8701:240\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[78,18,78,19],\"els\":[\"0:8701:240\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[79,3,79,11],\"els\":[\"0:8701:243\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[79,12,79,18],\"els\":[\"0:8701:243\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[79,18,79,19],\"els\":[\"0:8701:243\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[80,3,80,11],\"els\":[\"0:8701:514\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[80,12,80,18],\"els\":[\"0:8701:514\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[80,18,80,19],\"els\":[\"0:8701:514\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[80,19,80,20],\"els\":[\"0:8701:514\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[80,20,80,21],\"els\":[\"0:8701:514\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[80,21,80,22],\"els\":[\"0:8701:514\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[81,3,81,11],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[81,12,81,20],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[81,20,81,21],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[82,3,82,11],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[82,12,82,20],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[82,20,82,21],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[87,3,87,11],\"els\":[\"0:8772:434\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[87,12,87,16],\"els\":[\"0:8772:434\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[87,16,87,17],\"els\":[\"0:8772:434\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[88,3,88,11],\"els\":[\"0:8772:435\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[88,12,88,16],\"els\":[\"0:8772:435\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[88,16,88,17],\"els\":[\"0:8772:435\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[89,3,89,11],\"els\":[\"0:8772:436\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[89,12,89,20],\"els\":[\"0:8772:436\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[89,20,89,21],\"els\":[\"0:8772:436\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[90,3,90,11],\"els\":[\"0:8772:431\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[90,12,90,16],\"els\":[\"0:8772:431\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[90,16,90,17],\"els\":[\"0:8772:431\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[91,3,91,11],\"els\":[\"0:8772:433\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[91,12,91,16],\"els\":[\"0:8772:433\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[91,16,91,17],\"els\":[\"0:8772:433\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[92,3,92,11],\"els\":[\"0:8772:432\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[92,12,92,21],\"els\":[\"0:8772:432\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[92,21,92,22],\"els\":[\"0:8772:432\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[93,3,93,11],\"els\":[\"0:8772:755\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[93,12,93,18],\"els\":[\"0:8772:755\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[93,18,93,19],\"els\":[\"0:8772:755\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[93,19,93,20],\"els\":[\"0:8772:755\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[93,20,93,21],\"els\":[\"0:8772:755\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[93,21,93,22],\"els\":[\"0:8772:755\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[94,3,94,11],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[94,12,94,20],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[94,20,94,21],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[95,3,95,11],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[95,12,95,20],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[95,20,95,21],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[100,3,100,11],\"els\":[\"0:8790:1180:695\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[100,12,100,24],\"els\":[\"0:8790:1180:695\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[100,24,100,25],\"els\":[\"0:8790:1180:695\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[101,3,101,10],\"els\":[\"0:8790:1180:694\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[101,11,101,25],\"els\":[\"0:8790:1180:694\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[101,25,101,26],\"els\":[\"0:8790:1180:694\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[106,3,106,11],\"els\":[\"0:8790:1180:698\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[106,12,106,24],\"els\":[\"0:8790:1180:698\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[106,24,106,25],\"els\":[\"0:8790:1180:698\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[107,3,107,10],\"els\":[\"0:8790:1180:697\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[107,11,107,25],\"els\":[\"0:8790:1180:697\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[107,25,107,26],\"els\":[\"0:8790:1180:697\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[112,3,112,11],\"els\":[\"0:8802:1183\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[112,12,112,15],\"els\":[\"0:8802:1183\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[112,15,112,16],\"els\":[\"0:8802:1183\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[113,3,113,11],\"els\":[\"0:8802:1215\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[113,12,113,31],\"els\":[\"0:8802:1215\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[113,31,113,32],\"els\":[\"0:8802:1215\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[114,3,114,11],\"els\":[\"0:8802:1184\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[114,12,114,16],\"els\":[\"0:8802:1184\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[114,16,114,17],\"els\":[\"0:8802:1184\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,3,115,11],\"els\":[\"0:8802:0\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,12,115,17],\"els\":[\"0:8802:0\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,17,115,18],\"els\":[\"0:8802:0\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[116,3,116,10],\"els\":[\"0:8802:1195\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[116,11,116,29],\"els\":[\"0:8802:1195\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[116,29,116,30],\"els\":[\"0:8802:1195\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[117,3,117,12],\"els\":[\"0:8802:1210\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[117,13,117,18],\"els\":[\"0:8802:1210\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[117,18,117,19],\"els\":[\"0:8802:1210\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[122,3,122,12],\"els\":[\"0:8802:1210\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[122,13,122,25],\"els\":[\"0:8802:1210\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[122,25,122,26],\"els\":[\"0:8802:1210\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[127,3,127,11],\"els\":[\"0:9530\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[127,12,127,31],\"els\":[\"0:9530\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[127,31,127,32],\"els\":[\"0:9530\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[128,3,128,11],\"els\":[\"0:9661\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[128,12,128,30],\"els\":[\"0:9661\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[128,30,128,31],\"els\":[\"0:9661\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[129,3,129,11],\"els\":[\"0:9665\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[129,12,129,23],\"els\":[\"0:9665\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[129,23,129,24],\"els\":[\"0:9665\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[130,3,130,11],\"els\":[\"0:9673\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[130,12,130,27],\"els\":[\"0:9673\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[130,27,130,28],\"els\":[\"0:9673\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[131,3,131,11],\"els\":[\"0:9666\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[131,12,131,23],\"els\":[\"0:9666\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[131,23,131,24],\"els\":[\"0:9666\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[132,3,132,11],\"els\":[\"0:9674\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[132,12,132,28],\"els\":[\"0:9674\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[132,28,132,29],\"els\":[\"0:9674\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[133,3,133,11],\"els\":[\"0:9664\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[133,12,133,22],\"els\":[\"0:9664\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[133,22,133,23],\"els\":[\"0:9664\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[134,3,134,11],\"els\":[\"0:10053\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[134,12,134,21],\"els\":[\"0:10053\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[134,21,134,22],\"els\":[\"0:10053\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[135,3,135,11],\"els\":[\"0:8973:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[135,12,135,15],\"els\":[\"0:8973:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[135,15,135,16],\"els\":[\"0:8973:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[135,16,135,17],\"els\":[\"0:8973:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[135,17,135,18],\"els\":[\"0:8973:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[135,18,135,19],\"els\":[\"0:8973:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[136,3,136,11],\"els\":[\"0:9514\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[136,12,136,24],\"els\":[\"0:9514\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[136,24,136,25],\"els\":[\"0:9514\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[137,3,137,11],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[137,12,137,17],\"els\":[\"0:9507\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[137,17,137,18],\"els\":[\"0:9507\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[138,3,138,11],\"els\":[\"0:9796\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[138,12,138,32],\"els\":[\"0:9796\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[138,32,138,33],\"els\":[\"0:9796\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[139,3,139,11],\"els\":[\"0:9560\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[139,12,139,20],\"els\":[\"0:9560\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[139,20,139,21],\"els\":[\"0:9560\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[139,21,139,22],\"els\":[\"0:9560\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[139,22,139,23],\"els\":[\"0:9560\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[139,23,139,24],\"els\":[\"0:9560\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[140,3,140,11],\"els\":[\"0:9234\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[140,12,140,17],\"els\":[\"0:9234\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[140,17,140,18],\"els\":[\"0:9234\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[140,18,140,19],\"els\":[\"0:9234\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[140,19,140,20],\"els\":[\"0:9234\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[140,20,140,21],\"els\":[\"0:9234\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[141,3,141,11],\"els\":[\"0:9235\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[141,12,141,18],\"els\":[\"0:9235\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[141,18,141,19],\"els\":[\"0:9235\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[142,3,142,11],\"els\":[\"0:9249\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[142,12,142,23],\"els\":[\"0:9249\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[142,23,142,24],\"els\":[\"0:9249\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[143,3,143,11],\"els\":[\"0:9248\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[143,12,143,15],\"els\":[\"0:9248\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[143,15,143,16],\"els\":[\"0:9248\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[144,3,144,11],\"ct\":{\"1\":1,\"0\":0,\"2\":2}},{\"tk\":[144,12,144,16],\"ct\":{\"1\":1,\"0\":0,\"2\":2}},{\"tk\":[144,16,144,17],\"ct\":{\"1\":1,\"2\":2,\"0\":0}},{\"tk\":[144,17,144,18],\"ct\":{\"1\":1,\"2\":2,\"0\":0}},{\"tk\":[144,18,144,19],\"ct\":{\"0\":0,\"1\":1,\"2\":2}},{\"tk\":[144,19,144,20],\"ct\":{\"0\":0,\"1\":1,\"2\":2}},{\"tk\":[145,3,145,11],\"ct\":{\"1\":1,\"2\":3,\"0\":0}},{\"tk\":[145,12,145,18],\"ct\":{\"0\":0,\"1\":1,\"2\":3}},{\"tk\":[145,18,145,19],\"ct\":{\"1\":1,\"0\":0,\"2\":3}},{\"tk\":[145,19,145,20],\"ct\":{\"0\":0,\"1\":1,\"2\":3}},{\"tk\":[145,20,145,21],\"ct\":{\"1\":1,\"2\":3,\"0\":0}},{\"tk\":[145,21,145,22],\"ct\":{\"0\":0,\"1\":1,\"2\":3}},{\"tk\":[146,3,146,11],\"ct\":{\"0\":0,\"1\":1,\"2\":4}},{\"tk\":[146,12,146,19],\"ct\":{\"0\":0,\"1\":1,\"2\":4}},{\"tk\":[146,19,146,20],\"ct\":{\"1\":1,\"2\":4,\"0\":0}},{\"tk\":[146,20,146,21],\"ct\":{\"0\":0,\"1\":1,\"2\":4}},{\"tk\":[146,21,146,22],\"ct\":{\"1\":1,\"0\":0,\"2\":4}},{\"tk\":[146,22,146,23],\"ct\":{\"0\":0,\"1\":1,\"2\":4}},{\"tk\":[147,3,147,11],\"ct\":{\"1\":1,\"2\":5,\"0\":0}},{\"tk\":[147,12,147,21],\"ct\":{\"1\":1,\"2\":5,\"0\":0}},{\"tk\":[147,21,147,22],\"ct\":{\"0\":0,\"1\":1,\"2\":5}},{\"tk\":[148,3,148,11],\"els\":[\"0:9912:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[148,12,148,17],\"els\":[\"0:9912:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[148,17,148,18],\"els\":[\"0:9912:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[148,18,148,19],\"els\":[\"0:9912:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[148,19,148,20],\"els\":[\"0:9912:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[148,20,148,21],\"els\":[\"0:9912:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[149,3,149,11],\"els\":[\"0:9888:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[149,12,149,17],\"els\":[\"0:9888:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[149,17,149,18],\"els\":[\"0:9888:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[149,18,149,19],\"els\":[\"0:9888:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[149,19,149,20],\"els\":[\"0:9888:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[149,20,149,21],\"els\":[\"0:9888:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[150,3,150,11],\"els\":[\"0:8790:1180:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[150,12,150,18],\"els\":[\"0:8790:1180:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[150,18,150,19],\"els\":[\"0:8790:1180:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[150,19,150,20],\"els\":[\"0:8790:1180:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[150,20,150,21],\"els\":[\"0:8790:1180:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[150,21,150,22],\"els\":[\"0:8790:1180:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[151,3,151,11],\"els\":[\"0:9671\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[151,12,151,31],\"els\":[\"0:9671\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[151,31,151,32],\"els\":[\"0:9671\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[152,3,152,11],\"els\":[\"0:9672\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[152,12,152,33],\"els\":[\"0:9672\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[152,33,152,34],\"els\":[\"0:9672\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[153,3,153,11],\"els\":[\"0:10055\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[153,12,153,18],\"els\":[\"0:10055\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[153,18,153,19],\"els\":[\"0:10055\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[154,3,154,11],\"els\":[\"0:10058\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[154,12,154,25],\"els\":[\"0:10058\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[154,25,154,26],\"els\":[\"0:10058\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[155,3,155,11],\"els\":[\"0:9737\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[155,12,155,22],\"els\":[\"0:9737\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[155,22,155,23],\"els\":[\"0:9737\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[156,3,156,11],\"els\":[\"0:9732\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[156,12,156,24],\"els\":[\"0:9732\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[156,24,156,25],\"els\":[\"0:9732\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[157,3,157,11],\"els\":[\"0:9727\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[157,12,157,25],\"els\":[\"0:9727\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[157,25,157,26],\"els\":[\"0:9727\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[158,3,158,11],\"els\":[\"0:9718\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[158,12,158,24],\"els\":[\"0:9718\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[158,24,158,25],\"els\":[\"0:9718\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[159,3,159,11],\"els\":[\"0:9713\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[159,12,159,24],\"els\":[\"0:9713\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[159,24,159,25],\"els\":[\"0:9713\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[160,3,160,11],\"els\":[\"0:9708\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[160,12,160,24],\"els\":[\"0:9708\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[160,24,160,25],\"els\":[\"0:9708\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[161,3,161,11],\"els\":[\"0:9691\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[161,12,161,24],\"els\":[\"0:9691\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[161,24,161,25],\"els\":[\"0:9691\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[162,3,162,11],\"els\":[\"0:9925\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[162,12,162,28],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[162,28,162,29],\"els\":[\"0:9925\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[162,29,162,30],\"els\":[\"0:9925\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[162,30,162,31],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[162,31,162,32],\"els\":[\"0:9925\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[163,3,163,11],\"ct\":{\"0\":0,\"1\":1,\"2\":6}},{\"tk\":[163,12,163,15],\"ct\":{\"1\":1,\"0\":0,\"2\":6}},{\"tk\":[163,15,163,16],\"ct\":{\"0\":0,\"2\":6,\"1\":1}},{\"tk\":[163,16,163,17],\"ct\":{\"0\":0,\"1\":1,\"2\":6}},{\"tk\":[163,17,163,18],\"ct\":{\"1\":1,\"0\":0,\"2\":6}},{\"tk\":[163,18,163,19],\"ct\":{\"0\":0,\"1\":1,\"2\":6}},{\"tk\":[164,3,164,11],\"els\":[\"0:9807\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[164,12,164,23],\"els\":[\"0:9807\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[164,23,164,24],\"els\":[\"0:9807\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[165,3,165,11],\"els\":[\"0:9810\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[165,12,165,22],\"els\":[\"0:9810\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[165,22,165,23],\"els\":[\"0:9810\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[166,3,166,11],\"els\":[\"0:9565\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[166,12,166,31],\"els\":[\"0:9565\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[166,31,166,32],\"els\":[\"0:9565\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[166,32,166,33],\"els\":[\"0:9565\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[166,33,166,34],\"els\":[\"0:9565\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[166,34,166,35],\"els\":[\"0:9565\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[167,3,167,11],\"els\":[\"0:9566\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[167,12,167,23],\"els\":[\"0:9566\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[167,23,167,24],\"els\":[\"0:9566\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[167,24,167,25],\"els\":[\"0:9566\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[167,25,167,26],\"els\":[\"0:9566\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[167,26,167,27],\"els\":[\"0:9566\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[168,3,168,11],\"els\":[\"0:8708\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[168,12,168,15],\"els\":[\"0:8708\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[168,15,168,16],\"els\":[\"0:8708\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[169,3,169,11],\"els\":[\"0:8710\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[169,12,169,15],\"els\":[\"0:8710\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[169,15,169,16],\"els\":[\"0:8710\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[170,3,170,11],\"els\":[\"0:8711\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[170,12,170,16],\"els\":[\"0:8711\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[170,16,170,17],\"els\":[\"0:8711\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[171,3,171,11],\"els\":[\"0:8706\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[171,12,171,14],\"els\":[\"0:8706\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[171,14,171,15],\"els\":[\"0:8706\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[172,3,172,11],\"els\":[\"0:8709\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[172,12,172,15],\"els\":[\"0:8709\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[172,15,172,16],\"els\":[\"0:8709\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[173,3,173,11],\"els\":[\"0:8712\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[173,12,173,16],\"els\":[\"0:8712\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[173,16,173,17],\"els\":[\"0:8712\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[174,3,174,11],\"els\":[\"0:8707\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[174,12,174,14],\"els\":[\"0:8707\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[174,14,174,15],\"els\":[\"0:8707\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[175,3,175,11],\"els\":[\"0:8978\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[175,12,175,24],\"els\":[\"0:8978\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[175,24,175,25],\"els\":[\"0:8978\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[176,3,176,11],\"els\":[\"0:8979\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[176,12,176,22],\"els\":[\"0:8979\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[176,22,176,23],\"els\":[\"0:8979\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[177,3,177,11],\"els\":[\"0:9812\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[177,12,177,22],\"els\":[\"0:9812\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[177,22,177,23],\"els\":[\"0:9812\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[178,3,178,11],\"els\":[\"0:8676\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[178,12,178,20],\"els\":[\"0:8676\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[178,20,178,21],\"els\":[\"0:8676\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[178,21,178,22],\"els\":[\"0:8676\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[178,22,178,23],\"els\":[\"0:8676\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[178,23,178,24],\"els\":[\"0:8676\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[179,3,179,11],\"els\":[\"0:10032:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[179,12,179,19],\"els\":[\"0:10032:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[179,19,179,20],\"els\":[\"0:10032:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[179,20,179,21],\"els\":[\"0:10032:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[179,21,179,22],\"els\":[\"0:10032:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[179,22,179,23],\"els\":[\"0:10032:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[180,3,180,11],\"els\":[\"0:10032:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[180,12,180,19],\"els\":[\"0:10032:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[180,19,180,20],\"els\":[\"0:10032:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[180,20,180,21],\"els\":[\"0:10032:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[180,21,180,22],\"els\":[\"0:10032:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[180,22,180,23],\"els\":[\"0:10032:364\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[181,3,181,11],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[181,12,181,23],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[181,23,181,24],\"els\":[\"0:10032:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[181,24,181,25],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[181,25,181,26],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[181,26,181,27],\"els\":[\"0:10032:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[182,3,182,11],\"els\":[\"0:10032:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[182,12,182,20],\"els\":[\"0:10032:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[182,20,182,21],\"els\":[\"0:10032:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[182,21,182,22],\"els\":[\"0:10032:365\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[182,22,182,23],\"els\":[\"0:10032:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[182,23,182,24],\"els\":[\"0:10032:365\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[183,3,183,11],\"els\":[\"0:10032:360\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[183,12,183,16],\"els\":[\"0:10032:360\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[183,16,183,17],\"els\":[\"0:10032:360\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[183,17,183,18],\"els\":[\"0:10032:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[183,18,183,19],\"els\":[\"0:10032:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[183,19,183,20],\"els\":[\"0:10032:360\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[184,3,184,11],\"els\":[\"0:10033\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[184,12,184,16],\"els\":[\"0:10033\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[184,16,184,17],\"els\":[\"0:10033\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[184,17,184,18],\"els\":[\"0:10033\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[184,18,184,19],\"els\":[\"0:10033\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[184,19,184,20],\"els\":[\"0:10033\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[185,3,185,11],\"els\":[\"0:8976\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[185,12,185,22],\"els\":[\"0:8976\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[185,22,185,23],\"els\":[\"0:8976\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[186,3,186,11],\"els\":[\"0:8977\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[186,12,186,22],\"els\":[\"0:8977\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[186,22,186,23],\"els\":[\"0:8977\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[187,3,187,11],\"els\":[\"0:10037:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[187,12,187,21],\"els\":[\"0:10037:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[187,21,187,22],\"els\":[\"0:10037:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[187,22,187,23],\"els\":[\"0:10037:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[187,23,187,24],\"els\":[\"0:10037:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[187,24,187,25],\"els\":[\"0:10037:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[188,3,188,11],\"els\":[\"0:10037:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[188,12,188,21],\"els\":[\"0:10037:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[188,21,188,22],\"els\":[\"0:10037:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[188,22,188,23],\"els\":[\"0:10037:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[188,23,188,24],\"els\":[\"0:10037:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[188,24,188,25],\"els\":[\"0:10037:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[189,3,189,11],\"els\":[\"0:10037:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[189,12,189,23],\"els\":[\"0:10037:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[189,23,189,24],\"els\":[\"0:10037:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[189,24,189,25],\"els\":[\"0:10037:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[189,25,189,26],\"els\":[\"0:10037:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[189,26,189,27],\"els\":[\"0:10037:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[190,3,190,11],\"els\":[\"0:10037:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[190,12,190,22],\"els\":[\"0:10037:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[190,22,190,23],\"els\":[\"0:10037:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[190,23,190,24],\"els\":[\"0:10037:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[190,24,190,25],\"els\":[\"0:10037:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[190,25,190,26],\"els\":[\"0:10037:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[191,3,191,11],\"els\":[\"0:10037:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[191,12,191,18],\"els\":[\"0:10037:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[191,18,191,19],\"els\":[\"0:10037:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[191,19,191,20],\"els\":[\"0:10037:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[191,20,191,21],\"els\":[\"0:10037:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[191,21,191,22],\"els\":[\"0:10037:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[192,3,192,11],\"els\":[\"0:10038\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[192,12,192,18],\"els\":[\"0:10038\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[192,18,192,19],\"els\":[\"0:10038\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[192,19,192,20],\"els\":[\"0:10038\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[192,20,192,21],\"els\":[\"0:10038\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[192,21,192,22],\"els\":[\"0:10038\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[193,3,193,11],\"els\":[\"0:8568\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[193,12,193,26],\"els\":[\"0:8568\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[193,26,193,27],\"els\":[\"0:8568\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[194,3,194,11],\"els\":[\"0:8566\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[194,12,194,27],\"els\":[\"0:8566\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[194,27,194,28],\"els\":[\"0:8566\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[195,3,195,11],\"els\":[\"0:8594\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[195,12,195,21],\"els\":[\"0:8594\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[195,21,195,22],\"els\":[\"0:8594\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[196,3,196,11],\"els\":[\"0:8567\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[196,12,196,26],\"els\":[\"0:8567\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[196,26,196,27],\"els\":[\"0:8567\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[197,3,197,11],\"els\":[\"0:8679\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[197,12,197,16],\"els\":[\"0:8679\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[197,16,197,17],\"els\":[\"0:8679\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[198,3,198,11],\"els\":[\"0:8596\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[198,12,198,19],\"els\":[\"0:8596\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[198,19,198,20],\"els\":[\"0:8596\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[199,3,199,11],\"els\":[\"0:8659\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[199,12,199,21],\"els\":[\"0:8659\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[199,21,199,22],\"els\":[\"0:8659\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[200,3,200,11],\"els\":[\"0:8665\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[200,12,200,18],\"els\":[\"0:8665\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[200,18,200,19],\"els\":[\"0:8665\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[201,3,201,11],\"els\":[\"0:8652\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[201,12,201,18],\"els\":[\"0:8652\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[201,18,201,19],\"els\":[\"0:8652\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[202,3,202,11],\"els\":[\"0:8651\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[202,12,202,19],\"els\":[\"0:8651\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[202,19,202,20],\"els\":[\"0:8651\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[203,3,203,11],\"els\":[\"0:8663\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[203,12,203,17],\"els\":[\"0:8663\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[203,17,203,18],\"els\":[\"0:8663\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[204,3,204,11],\"els\":[\"0:8569\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[204,12,204,26],\"els\":[\"0:8569\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[204,26,204,27],\"els\":[\"0:8569\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[205,3,205,11],\"els\":[\"0:8595\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[205,12,205,22],\"els\":[\"0:8595\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[205,22,205,23],\"els\":[\"0:8595\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[206,3,206,11],\"els\":[\"0:8597\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[206,12,206,20],\"els\":[\"0:8597\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[206,20,206,21],\"els\":[\"0:8597\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[207,3,207,11],\"els\":[\"0:8654\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[207,12,207,21],\"els\":[\"0:8654\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[207,21,207,22],\"els\":[\"0:8654\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[208,3,208,11],\"els\":[\"0:8664\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[208,12,208,16],\"els\":[\"0:8664\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[208,16,208,17],\"els\":[\"0:8664\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[209,3,209,11],\"els\":[\"0:8653:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[209,12,209,22],\"els\":[\"0:8653:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[209,22,209,23],\"els\":[\"0:8653:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[209,23,209,24],\"els\":[\"0:8653:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[209,24,209,25],\"els\":[\"0:8653:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[209,25,209,26],\"els\":[\"0:8653:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[210,3,210,11],\"els\":[\"0:8653:364\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[210,12,210,22],\"els\":[\"0:8653:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[210,22,210,23],\"els\":[\"0:8653:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[211,3,211,11],\"els\":[\"0:8653:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[211,12,211,23],\"els\":[\"0:8653:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[211,23,211,24],\"els\":[\"0:8653:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[212,3,212,11],\"els\":[\"0:8653:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[212,12,212,22],\"els\":[\"0:8653:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[212,22,212,23],\"els\":[\"0:8653:365\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[213,3,213,11],\"els\":[\"0:8653:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[213,12,213,19],\"els\":[\"0:8653:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[213,19,213,20],\"els\":[\"0:8653:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[214,3,214,11],\"els\":[\"0:8666\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[214,12,214,18],\"els\":[\"0:8666\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[214,18,214,19],\"els\":[\"0:8666\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[215,3,215,11],\"els\":[\"0:8634\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[215,12,215,21],\"els\":[\"0:8634\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[215,21,215,22],\"els\":[\"0:8634\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[216,3,216,11],\"els\":[\"0:8640\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[216,12,216,18],\"els\":[\"0:8640\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[216,18,216,19],\"els\":[\"0:8640\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[217,3,217,11],\"els\":[\"0:8627\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[217,12,217,18],\"els\":[\"0:8627\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[217,18,217,19],\"els\":[\"0:8627\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[218,3,218,11],\"els\":[\"0:8626\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[218,12,218,19],\"els\":[\"0:8626\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[218,19,218,20],\"els\":[\"0:8626\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[219,3,219,11],\"els\":[\"0:8638\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[219,12,219,17],\"els\":[\"0:8638\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[219,17,219,18],\"els\":[\"0:8638\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[220,3,220,11],\"els\":[\"0:8629\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[220,12,220,22],\"els\":[\"0:8629\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[220,22,220,23],\"els\":[\"0:8629\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[221,3,221,11],\"els\":[\"0:8639\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[221,12,221,18],\"els\":[\"0:8639\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[221,18,221,19],\"els\":[\"0:8639\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[222,3,222,11],\"els\":[\"0:8628:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[222,12,222,21],\"els\":[\"0:8628:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[222,21,222,22],\"els\":[\"0:8628:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[222,22,222,23],\"els\":[\"0:8628:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[222,23,222,24],\"els\":[\"0:8628:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[222,24,222,25],\"els\":[\"0:8628:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[223,3,223,11],\"els\":[\"0:8628:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[223,12,223,21],\"els\":[\"0:8628:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[223,21,223,22],\"els\":[\"0:8628:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[224,3,224,11],\"els\":[\"0:8628:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[224,12,224,24],\"els\":[\"0:8628:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[224,24,224,25],\"els\":[\"0:8628:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[225,3,225,11],\"els\":[\"0:8628:365\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[225,12,225,22],\"els\":[\"0:8628:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[225,22,225,23],\"els\":[\"0:8628:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[226,3,226,11],\"els\":[\"0:8628:360\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[226,12,226,18],\"els\":[\"0:8628:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[226,18,226,19],\"els\":[\"0:8628:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[227,3,227,11],\"els\":[\"0:8641\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[227,12,227,18],\"els\":[\"0:8641\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[227,18,227,19],\"els\":[\"0:8641\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[228,3,228,11],\"els\":[\"0:8975\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[228,12,228,20],\"els\":[\"0:8975\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[228,20,228,21],\"els\":[\"0:8975\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[229,3,229,11],\"els\":[\"0:8973:696\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[229,12,229,19],\"els\":[\"0:8973:696\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[229,19,229,20],\"els\":[\"0:8973:696\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[230,3,230,11],\"els\":[\"0:8973:605\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[230,12,230,20],\"els\":[\"0:8973:605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[230,20,230,21],\"els\":[\"0:8973:605\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[231,3,231,11],\"els\":[\"0:8973:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[231,12,231,18],\"els\":[\"0:8973:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[231,18,231,19],\"els\":[\"0:8973:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[231,19,231,20],\"els\":[\"0:8973:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[231,20,231,21],\"els\":[\"0:8973:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[231,21,231,22],\"els\":[\"0:8973:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[232,3,232,11],\"els\":[\"0:8973:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[232,12,232,18],\"els\":[\"0:8973:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[232,18,232,19],\"els\":[\"0:8973:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[233,3,233,11],\"els\":[\"0:8973:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[233,12,233,33],\"els\":[\"0:8973:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[233,33,233,34],\"els\":[\"0:8973:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[234,3,234,11],\"els\":[\"0:8973:612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[234,12,234,16],\"els\":[\"0:8973:612\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[234,16,234,17],\"els\":[\"0:8973:612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[235,3,235,11],\"els\":[\"0:8973:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[235,12,235,21],\"els\":[\"0:8973:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[235,21,235,22],\"els\":[\"0:8973:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[236,3,236,11],\"els\":[\"0:8973:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[236,12,236,18],\"els\":[\"0:8973:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[236,18,236,19],\"els\":[\"0:8973:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[237,3,237,11],\"els\":[\"0:8973:622\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[237,12,237,16],\"els\":[\"0:8973:622\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[237,16,237,17],\"els\":[\"0:8973:622\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[238,3,238,11],\"els\":[\"0:8973:621\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[238,12,238,22],\"els\":[\"0:8973:621\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[238,22,238,23],\"els\":[\"0:8973:621\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[239,3,239,11],\"els\":[\"0:8973:623\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[239,12,239,18],\"els\":[\"0:8973:623\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[239,18,239,19],\"els\":[\"0:8973:623\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[240,3,240,11],\"els\":[\"0:8555\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[240,12,240,27],\"els\":[\"0:8555\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[240,27,240,28],\"els\":[\"0:8555\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[241,3,241,11],\"els\":[\"0:8556\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[241,12,241,28],\"els\":[\"0:8556\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[241,28,241,29],\"els\":[\"0:8556\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[242,3,242,11],\"els\":[\"0:9563\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[242,12,242,33],\"els\":[\"0:9563\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[242,33,242,34],\"els\":[\"0:9563\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[242,34,242,35],\"els\":[\"0:9563\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[242,35,242,36],\"els\":[\"0:9563\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[242,36,242,37],\"els\":[\"0:9563\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[243,3,243,11],\"els\":[\"0:9970\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[243,12,243,24],\"els\":[\"0:9970\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[243,24,243,25],\"els\":[\"0:9970\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[243,25,243,26],\"els\":[\"0:9970\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[243,26,243,27],\"els\":[\"0:9970\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[243,27,243,28],\"els\":[\"0:9970\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[244,3,244,11],\"els\":[\"0:9809\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[244,12,244,24],\"els\":[\"0:9809\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[244,24,244,25],\"els\":[\"0:9809\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[245,3,245,11],\"els\":[\"0:9284\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[245,12,245,23],\"els\":[\"0:9284\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[245,23,245,24],\"els\":[\"0:9284\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[246,3,246,11],\"els\":[\"0:9501:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[246,12,246,21],\"els\":[\"0:9501:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[246,21,246,22],\"els\":[\"0:9501:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[246,22,246,23],\"els\":[\"0:9501:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[246,23,246,24],\"els\":[\"0:9501:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[246,24,246,25],\"els\":[\"0:9501:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[247,3,247,11],\"els\":[\"0:9501:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[247,12,247,21],\"els\":[\"0:9501:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[247,21,247,22],\"els\":[\"0:9501:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[248,3,248,11],\"els\":[\"0:9501:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[248,12,248,24],\"els\":[\"0:9501:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[248,24,248,25],\"els\":[\"0:9501:366\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[249,3,249,11],\"els\":[\"0:9501:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[249,12,249,23],\"els\":[\"0:9501:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[249,23,249,24],\"els\":[\"0:9501:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[250,3,250,11],\"els\":[\"0:9501:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[250,12,250,18],\"els\":[\"0:9501:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[250,18,250,19],\"els\":[\"0:9501:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[251,3,251,11],\"els\":[\"0:9019\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[251,12,251,27],\"els\":[\"0:9019\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[251,27,251,28],\"els\":[\"0:9019\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[252,3,252,11],\"els\":[\"0:9117\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[252,12,252,21],\"els\":[\"0:9117\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[252,21,252,22],\"els\":[\"0:9117\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[253,3,253,11],\"els\":[\"0:9838\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[253,12,253,20],\"els\":[\"0:9838\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[253,20,253,21],\"els\":[\"0:9838\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[254,3,254,11],\"els\":[\"0:9808\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[254,12,254,24],\"els\":[\"0:9808\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[254,24,254,25],\"els\":[\"0:9808\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[255,3,255,11],\"els\":[\"0:8946\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[255,12,255,20],\"els\":[\"0:8946\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[255,20,255,21],\"els\":[\"0:8946\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[255,21,255,22],\"els\":[\"0:8946\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[255,22,255,23],\"els\":[\"0:8946\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[255,23,255,24],\"els\":[\"0:8946\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[256,3,256,11],\"els\":[\"0:8831\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[256,12,256,30],\"els\":[\"0:8831\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[256,30,256,31],\"els\":[\"0:8831\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[256,31,256,32],\"els\":[\"0:8831\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[256,32,256,33],\"els\":[\"0:8831\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[256,33,256,34],\"els\":[\"0:8831\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[257,3,257,11],\"els\":[\"0:8968\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[257,12,257,27],\"els\":[\"0:8968\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[257,27,257,28],\"els\":[\"0:8968\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[257,28,257,29],\"els\":[\"0:8968\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[257,29,257,30],\"els\":[\"0:8968\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[257,30,257,31],\"els\":[\"0:8968\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[258,3,258,11],\"els\":[\"0:9518\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[258,12,258,28],\"els\":[\"0:9518\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[258,28,258,29],\"els\":[\"0:9518\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[259,3,259,11],\"els\":[\"0:8606\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[259,12,259,28],\"els\":[\"0:8606\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[259,28,259,29],\"els\":[\"0:8606\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[260,3,260,11],\"els\":[\"0:9510\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[260,12,260,22],\"els\":[\"0:9510\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[260,22,260,23],\"els\":[\"0:9510\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[261,3,261,11],\"els\":[\"0:9509\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[261,12,261,18],\"els\":[\"0:9509\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[261,18,261,19],\"els\":[\"0:9509\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[262,3,262,11],\"els\":[\"0:9511\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[262,12,262,23],\"els\":[\"0:9511\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[262,23,262,24],\"els\":[\"0:9511\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[263,3,263,11],\"els\":[\"0:8672:483\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[263,12,263,21],\"els\":[\"0:8672:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[263,21,263,22],\"els\":[\"0:8672:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[263,22,263,23],\"els\":[\"0:8672:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[263,23,263,24],\"els\":[\"0:8672:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[263,24,263,25],\"els\":[\"0:8672:483\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[264,3,264,11],\"els\":[\"0:8672:364\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[264,12,264,21],\"els\":[\"0:8672:364\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[264,21,264,22],\"els\":[\"0:8672:364\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[265,3,265,11],\"els\":[\"0:8672:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[265,12,265,23],\"els\":[\"0:8672:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[265,23,265,24],\"els\":[\"0:8672:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[266,3,266,11],\"els\":[\"0:8672:365\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[266,12,266,22],\"els\":[\"0:8672:365\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[266,22,266,23],\"els\":[\"0:8672:365\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[267,3,267,11],\"els\":[\"0:8672:360\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[267,12,267,18],\"els\":[\"0:8672:360\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[267,18,267,19],\"els\":[\"0:8672:360\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[268,3,268,11],\"els\":[\"0:8607\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[268,12,268,20],\"els\":[\"0:8607\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[268,20,268,21],\"els\":[\"0:8607\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[269,3,269,11],\"els\":[\"0:9770\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[269,12,269,27],\"els\":[\"0:9770\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[269,27,269,28],\"els\":[\"0:9770\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[270,3,270,11],\"els\":[\"0:9771\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[270,12,270,28],\"els\":[\"0:9771\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[270,28,270,29],\"els\":[\"0:9771\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[271,3,271,11],\"els\":[\"0:9772\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[271,12,271,28],\"els\":[\"0:9772\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[271,28,271,29],\"els\":[\"0:9772\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[272,3,272,11],\"els\":[\"0:9773\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[272,12,272,28],\"els\":[\"0:9773\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[272,28,272,29],\"els\":[\"0:9773\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[273,3,273,11],\"els\":[\"0:9774\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[273,12,273,26],\"els\":[\"0:9774\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[273,26,273,27],\"els\":[\"0:9774\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[274,3,274,11],\"els\":[\"0:9775\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[274,12,274,26],\"els\":[\"0:9775\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[274,26,274,27],\"els\":[\"0:9775\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[275,3,275,11],\"els\":[\"0:9776\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[275,12,275,26],\"els\":[\"0:9776\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[275,26,275,27],\"els\":[\"0:9776\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[276,3,276,11],\"els\":[\"0:9777\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[276,12,276,26],\"els\":[\"0:9777\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[276,26,276,27],\"els\":[\"0:9777\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[277,3,277,11],\"els\":[\"0:9778\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[277,12,277,26],\"els\":[\"0:9778\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[277,26,277,27],\"els\":[\"0:9778\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[278,3,278,11],\"els\":[\"0:9779\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[278,12,278,26],\"els\":[\"0:9779\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[278,26,278,27],\"els\":[\"0:9779\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[279,3,279,11],\"els\":[\"0:9786\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[279,12,279,28],\"els\":[\"0:9786\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[279,28,279,29],\"els\":[\"0:9786\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[280,3,280,11],\"els\":[\"0:9802\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[280,12,280,21],\"els\":[\"0:9802\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[280,21,280,22],\"els\":[\"0:9802\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[281,3,281,11],\"els\":[\"0:9818\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[281,12,281,22],\"els\":[\"0:9818\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[281,22,281,23],\"els\":[\"0:9818\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[282,3,282,11],\"els\":[\"0:9817\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[282,12,282,20],\"els\":[\"0:9817\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[282,20,282,21],\"els\":[\"0:9817\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[283,3,283,11],\"els\":[\"0:9816\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[283,12,283,19],\"els\":[\"0:9816\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[283,19,283,20],\"els\":[\"0:9816\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[284,3,284,11],\"els\":[\"0:9783\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[284,12,284,28],\"els\":[\"0:9783\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[284,28,284,29],\"els\":[\"0:9783\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[285,3,285,11],\"els\":[\"0:9787\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[285,12,285,28],\"els\":[\"0:9787\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[285,28,285,29],\"els\":[\"0:9787\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[286,3,286,11],\"els\":[\"0:9788\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[286,12,286,28],\"els\":[\"0:9788\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[286,28,286,29],\"els\":[\"0:9788\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[287,3,287,11],\"els\":[\"0:9789\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[287,12,287,28],\"els\":[\"0:9789\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[287,28,287,29],\"els\":[\"0:9789\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[288,3,288,11],\"els\":[\"0:9792\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[288,12,288,28],\"els\":[\"0:9792\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[288,28,288,29],\"els\":[\"0:9792\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[289,3,289,11],\"els\":[\"0:9791\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[289,12,289,28],\"els\":[\"0:9791\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[289,28,289,29],\"els\":[\"0:9791\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[290,3,290,11],\"els\":[\"0:9784\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[290,12,290,29],\"els\":[\"0:9784\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[290,29,290,30],\"els\":[\"0:9784\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[291,3,291,11],\"els\":[\"0:9790\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[291,12,291,28],\"els\":[\"0:9790\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[291,28,291,29],\"els\":[\"0:9790\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[292,3,292,11],\"els\":[\"0:9793\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[292,12,292,28],\"els\":[\"0:9793\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[292,28,292,29],\"els\":[\"0:9793\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[293,3,293,11],\"els\":[\"0:9820\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[293,12,293,26],\"els\":[\"0:9820\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[293,26,293,27],\"els\":[\"0:9820\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[294,3,294,11],\"els\":[\"0:9785\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[294,12,294,27],\"els\":[\"0:9785\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[294,27,294,28],\"els\":[\"0:9785\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[295,3,295,11],\"els\":[\"0:9811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[295,12,295,24],\"els\":[\"0:9811\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[295,24,295,25],\"els\":[\"0:9811\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[296,3,296,11],\"els\":[\"0:8994\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[296,12,296,22],\"els\":[\"0:8994\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[296,22,296,23],\"els\":[\"0:8994\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[297,3,297,11],\"els\":[\"0:9434\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[297,12,297,21],\"els\":[\"0:9434\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[297,21,297,22],\"els\":[\"0:9434\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[297,22,297,23],\"els\":[\"0:9434\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[297,23,297,24],\"els\":[\"0:9434\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[297,24,297,25],\"els\":[\"0:9434\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[298,3,298,11],\"els\":[\"0:9142\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[298,12,298,23],\"els\":[\"0:9142\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[298,23,298,24],\"els\":[\"0:9142\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[299,3,299,11],\"els\":[\"0:9205\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[299,12,299,20],\"els\":[\"0:9205\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[299,20,299,21],\"els\":[\"0:9205\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[300,3,300,11],\"els\":[\"0:9258\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[300,12,300,27],\"els\":[\"0:9258\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[300,27,300,28],\"els\":[\"0:9258\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[301,3,301,11],\"els\":[\"0:9264\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[301,12,301,14],\"els\":[\"0:9264\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[301,14,301,15],\"els\":[\"0:9264\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[302,3,302,11],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[302,12,302,43],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[302,43,302,44],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[302,44,302,45],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[302,45,302,46],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[302,46,302,47],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[303,3,303,11],\"ct\":{\"0\":0,\"2\":7,\"1\":1}},{\"tk\":[303,12,303,30],\"ct\":{\"2\":7,\"1\":1,\"0\":0}},{\"tk\":[303,30,303,31],\"ct\":{\"0\":0,\"2\":7,\"1\":1}},{\"tk\":[304,3,304,11],\"els\":[\"0:9169\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[304,12,304,18],\"els\":[\"0:9169\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[304,18,304,19],\"els\":[\"0:9169\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[305,3,305,11],\"els\":[\"0:9164\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[305,12,305,19],\"els\":[\"0:9164\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[305,19,305,20],\"els\":[\"0:9164\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[306,3,306,11],\"els\":[\"0:9846\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[306,12,306,27],\"els\":[\"0:9846\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[306,27,306,28],\"els\":[\"0:9846\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[307,3,307,11],\"els\":[\"0:9847\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[307,12,307,28],\"els\":[\"0:9847\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[307,28,307,29],\"els\":[\"0:9847\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[308,3,308,11],\"els\":[\"0:9850:775\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[308,12,308,15],\"els\":[\"0:9850:775\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[308,15,308,16],\"els\":[\"0:9850:775\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[309,3,309,11],\"els\":[\"0:9850:776\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[309,12,309,16],\"els\":[\"0:9850:776\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[309,16,309,17],\"els\":[\"0:9850:776\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[310,3,310,11],\"els\":[\"0:9850:781\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[310,12,310,22],\"els\":[\"0:9850:781\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[310,22,310,23],\"els\":[\"0:9850:781\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[311,3,311,11],\"els\":[\"0:9850:785\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[311,12,311,20],\"els\":[\"0:9850:785\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[311,20,311,21],\"els\":[\"0:9850:785\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[312,3,312,11],\"els\":[\"0:9850:783\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[312,12,312,17],\"els\":[\"0:9850:783\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[312,17,312,18],\"els\":[\"0:9850:783\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[313,3,313,11],\"els\":[\"0:9850:802\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[313,12,313,19],\"els\":[\"0:9850:802\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[313,19,313,20],\"els\":[\"0:9850:802\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[314,3,314,11],\"els\":[\"0:9850:803\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[314,12,314,18],\"els\":[\"0:9850:803\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[314,18,314,19],\"els\":[\"0:9850:803\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[315,3,315,11],\"els\":[\"0:9853\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[315,12,315,23],\"els\":[\"0:9853\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[315,23,315,24],\"els\":[\"0:9853\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[316,3,316,11],\"els\":[\"0:9851\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[316,12,316,20],\"els\":[\"0:9851\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[316,20,316,21],\"els\":[\"0:9851\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[317,3,317,11],\"els\":[\"0:9852\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[317,12,317,22],\"els\":[\"0:9852\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[317,22,317,23],\"els\":[\"0:9852\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[318,3,318,11],\"els\":[\"0:9850:811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[318,12,318,19],\"els\":[\"0:9850:811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[318,19,318,20],\"els\":[\"0:9850:811\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[319,3,319,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[319,12,319,43],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[319,43,319,44],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[319,44,319,46],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[319,46,319,47],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[319,47,319,48],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[320,3,320,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[320,12,320,43],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[320,43,320,44],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[320,44,320,45],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[320,45,320,46],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[320,46,320,47],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[321,3,321,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[321,12,321,43],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[321,43,321,44],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[321,44,321,45],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[321,45,321,46],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[321,46,321,47],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[322,3,322,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[322,12,322,22],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[322,22,322,23],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[323,3,323,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[323,12,323,22],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[323,22,323,23],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[324,3,324,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[324,12,324,24],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[324,24,324,25],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[325,3,325,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[325,12,325,25],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[325,25,325,26],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[326,3,326,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[326,12,326,33],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[326,33,326,34],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[327,3,327,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[327,12,327,25],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[327,25,327,26],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[328,3,328,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[328,12,328,24],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[328,24,328,25],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[329,3,329,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[329,12,329,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[329,19,329,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[330,3,330,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[330,12,330,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[330,19,330,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[331,3,331,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[331,12,331,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[331,21,331,22],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[332,3,332,11],\"els\":[\"0:8992\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[332,12,332,17],\"els\":[\"0:8992\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[332,17,332,18],\"els\":[\"0:8992\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[332,18,332,19],\"els\":[\"0:8992\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[332,19,332,20],\"els\":[\"0:8992\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[332,20,332,21],\"els\":[\"0:8992\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[333,3,333,11],\"els\":[\"0:8996\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[333,12,333,30],\"els\":[\"0:8996\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[333,30,333,31],\"els\":[\"0:8996\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[333,31,333,32],\"els\":[\"0:8996\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[333,32,333,33],\"els\":[\"0:8996\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[333,33,333,34],\"els\":[\"0:8996\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[334,3,334,11],\"els\":[\"0:8974:1632:492\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[334,12,334,24],\"els\":[\"0:8974:1632:492\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[334,24,334,25],\"els\":[\"0:8974:1632:492\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[335,3,335,11],\"els\":[\"0:8974:1632:493\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[335,12,335,22],\"els\":[\"0:8974:1632:493\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[335,22,335,23],\"els\":[\"0:8974:1632:493\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[336,3,336,11],\"els\":[\"0:8974:1632:499\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[336,12,336,17],\"els\":[\"0:8974:1632:499\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[336,17,336,18],\"els\":[\"0:8974:1632:499\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[337,3,337,11],\"els\":[\"0:8974:1632:490\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[337,12,337,17],\"els\":[\"0:8974:1632:490\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[337,17,337,18],\"els\":[\"0:8974:1632:490\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[338,3,338,11],\"els\":[\"0:8974:1404\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[338,12,338,15],\"els\":[\"0:8974:1404\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[338,15,338,16],\"els\":[\"0:8974:1404\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[339,3,339,11],\"els\":[\"0:8974:1403\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[339,12,339,15],\"els\":[\"0:8974:1403\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[339,15,339,16],\"els\":[\"0:8974:1403\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[340,3,340,11],\"els\":[\"0:8974:1400\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[340,12,340,17],\"els\":[\"0:8974:1400\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[340,17,340,18],\"els\":[\"0:8974:1400\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[341,3,341,11],\"els\":[\"0:8974:1405\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[341,12,341,24],\"els\":[\"0:8974:1405\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[341,24,341,25],\"els\":[\"0:8974:1405\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[342,3,342,11],\"els\":[\"0:8974:1408\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[342,12,342,16],\"els\":[\"0:8974:1408\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[342,16,342,17],\"els\":[\"0:8974:1408\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[343,3,343,11],\"els\":[\"0:8974:1407\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[343,12,343,18],\"els\":[\"0:8974:1407\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[343,18,343,19],\"els\":[\"0:8974:1407\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[344,3,344,11],\"els\":[\"0:8974:1409\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[344,12,344,16],\"els\":[\"0:8974:1409\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[344,16,344,17],\"els\":[\"0:8974:1409\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[345,3,345,11],\"els\":[\"0:8974:1551\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[345,12,345,18],\"els\":[\"0:8974:1551\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[345,18,345,19],\"els\":[\"0:8974:1551\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[345,19,345,20],\"els\":[\"0:8974:1551\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[345,20,345,21],\"els\":[\"0:8974:1551\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[345,21,345,22],\"els\":[\"0:8974:1551\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[346,3,346,11],\"els\":[\"0:9885\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[346,12,346,19],\"els\":[\"0:9885\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[346,19,346,20],\"els\":[\"0:9885\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[347,3,347,11],\"els\":[\"0:9886:1187\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[347,12,347,23],\"els\":[\"0:9886:1187\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[347,23,347,24],\"els\":[\"0:9886:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[348,3,348,11],\"els\":[\"0:9888:696\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[348,12,348,20],\"els\":[\"0:9888:696\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[348,20,348,21],\"els\":[\"0:9888:696\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[349,3,349,11],\"els\":[\"0:9909\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[349,12,349,18],\"els\":[\"0:9909\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[349,18,349,19],\"els\":[\"0:9909\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[350,3,350,11],\"els\":[\"0:9910:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[350,12,350,23],\"els\":[\"0:9910:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[350,23,350,24],\"els\":[\"0:9910:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[351,3,351,11],\"els\":[\"0:9912:696\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[351,12,351,19],\"els\":[\"0:9912:696\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[351,19,351,20],\"els\":[\"0:9912:696\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[352,3,352,11],\"els\":[\"0:9895\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[352,12,352,25],\"els\":[\"0:9895\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[352,25,352,26],\"els\":[\"0:9895\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[352,26,352,27],\"els\":[\"0:9895\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[352,27,352,28],\"els\":[\"0:9895\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[352,28,352,29],\"els\":[\"0:9895\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[353,3,353,11],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[353,12,353,33],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[353,33,353,34],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[354,3,354,11],\"els\":[\"0:9912:605\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[354,12,354,22],\"els\":[\"0:9912:605\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[354,22,354,23],\"els\":[\"0:9912:605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[355,3,355,11],\"els\":[\"0:9912:653\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[355,12,355,33],\"els\":[\"0:9912:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[355,33,355,34],\"els\":[\"0:9912:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[356,3,356,11],\"els\":[\"0:9912:612\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[356,12,356,18],\"els\":[\"0:9912:612\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[356,18,356,19],\"els\":[\"0:9912:612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[357,3,357,11],\"els\":[\"0:9912:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[357,12,357,20],\"els\":[\"0:9912:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[357,20,357,21],\"els\":[\"0:9912:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[357,21,357,22],\"els\":[\"0:9912:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[357,22,357,23],\"els\":[\"0:9912:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[357,23,357,24],\"els\":[\"0:9912:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[358,3,358,11],\"els\":[\"0:9912:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[358,12,358,18],\"els\":[\"0:9912:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[358,18,358,19],\"els\":[\"0:9912:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[359,3,359,11],\"els\":[\"0:9912:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[359,12,359,21],\"els\":[\"0:9912:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[359,21,359,22],\"els\":[\"0:9912:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[360,3,360,11],\"els\":[\"0:9912:615\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[360,12,360,18],\"els\":[\"0:9912:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[360,18,360,19],\"els\":[\"0:9912:615\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[361,3,361,11],\"els\":[\"0:9911\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[361,12,361,21],\"els\":[\"0:9911\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[361,21,361,22],\"els\":[\"0:9911\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[362,3,362,11],\"els\":[\"0:9888:605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[362,12,362,22],\"els\":[\"0:9888:605\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[362,22,362,23],\"els\":[\"0:9888:605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[363,3,363,11],\"els\":[\"0:9888:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[363,12,363,33],\"els\":[\"0:9888:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[363,33,363,34],\"els\":[\"0:9888:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[364,3,364,11],\"els\":[\"0:9888:612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[364,12,364,18],\"els\":[\"0:9888:612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[364,18,364,19],\"els\":[\"0:9888:612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[365,3,365,11],\"els\":[\"0:9888:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[365,12,365,20],\"els\":[\"0:9888:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[365,20,365,21],\"els\":[\"0:9888:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[365,21,365,22],\"els\":[\"0:9888:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[365,22,365,23],\"els\":[\"0:9888:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[365,23,365,24],\"els\":[\"0:9888:557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[366,3,366,11],\"els\":[\"0:9888:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[366,12,366,18],\"els\":[\"0:9888:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[366,18,366,19],\"els\":[\"0:9888:614\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[367,3,367,11],\"els\":[\"0:9888:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[367,12,367,22],\"els\":[\"0:9888:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[367,22,367,23],\"els\":[\"0:9888:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[368,3,368,11],\"els\":[\"0:9888:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[368,12,368,19],\"els\":[\"0:9888:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[368,19,368,20],\"els\":[\"0:9888:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[369,3,369,11],\"els\":[\"0:9887\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[369,12,369,22],\"els\":[\"0:9887\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[369,22,369,23],\"els\":[\"0:9887\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[370,3,370,11],\"els\":[\"0:9889\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[370,12,370,17],\"els\":[\"0:9889\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[370,17,370,18],\"els\":[\"0:9889\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[371,3,371,11],\"els\":[\"0:8845\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[371,12,371,28],\"els\":[\"0:8845\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[371,28,371,29],\"els\":[\"0:8845\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[372,3,372,11],\"els\":[\"0:10022\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[372,12,372,28],\"els\":[\"0:10022\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[372,28,372,29],\"els\":[\"0:10022\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[373,3,373,11],\"els\":[\"0:8856\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[373,12,373,17],\"els\":[\"0:8856\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[373,17,373,18],\"els\":[\"0:8856\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[374,3,374,11],\"els\":[\"0:10024\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[374,12,374,22],\"els\":[\"0:10024\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[374,22,374,23],\"els\":[\"0:10024\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[375,3,375,11],\"els\":[\"0:10021\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[375,12,375,18],\"els\":[\"0:10021\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[375,18,375,19],\"els\":[\"0:10021\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[376,3,376,11],\"els\":[\"0:8857\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[376,12,376,18],\"els\":[\"0:8857\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[376,18,376,19],\"els\":[\"0:8857\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[377,3,377,11],\"els\":[\"0:10026\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[377,12,377,20],\"els\":[\"0:10026\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[377,20,377,21],\"els\":[\"0:10026\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[378,3,378,11],\"els\":[\"0:10025\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[378,12,378,18],\"els\":[\"0:10025\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[378,18,378,19],\"els\":[\"0:10025\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[379,3,379,11],\"els\":[\"0:8846\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[379,12,379,28],\"els\":[\"0:8846\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[379,28,379,29],\"els\":[\"0:8846\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[380,3,380,11],\"els\":[\"0:8852:909\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[380,12,380,20],\"els\":[\"0:8852:909\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[380,20,380,21],\"els\":[\"0:8852:909\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[381,3,381,11],\"els\":[\"0:8852:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[381,12,381,22],\"els\":[\"0:8852:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[381,22,381,23],\"els\":[\"0:8852:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[382,3,382,11],\"els\":[\"0:8852:3518\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[382,12,382,17],\"els\":[\"0:8852:3518\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[382,17,382,18],\"els\":[\"0:8852:3518\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[383,3,383,11],\"els\":[\"0:8852:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[383,12,383,24],\"els\":[\"0:8852:923\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[383,24,383,25],\"els\":[\"0:8852:923\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[384,3,384,11],\"els\":[\"0:8851:909\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[384,12,384,22],\"els\":[\"0:8851:909\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[384,22,384,23],\"els\":[\"0:8851:909\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[385,3,385,11],\"els\":[\"0:8851:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[385,12,385,24],\"els\":[\"0:8851:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[385,24,385,25],\"els\":[\"0:8851:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[386,3,386,11],\"els\":[\"0:8851:3518\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[386,12,386,17],\"els\":[\"0:8851:3518\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[386,17,386,18],\"els\":[\"0:8851:3518\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[387,3,387,11],\"els\":[\"0:8851:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[387,12,387,25],\"els\":[\"0:8851:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[387,25,387,26],\"els\":[\"0:8851:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[388,3,388,11],\"els\":[\"0:8844:1282\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[388,12,388,20],\"els\":[\"0:8844:1282\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[388,20,388,21],\"els\":[\"0:8844:1282\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[389,3,389,11],\"els\":[\"0:8844:1636\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[389,12,389,22],\"els\":[\"0:8844:1636\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[389,22,389,23],\"els\":[\"0:8844:1636\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[390,3,390,11],\"els\":[\"0:8844:1557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[390,12,390,22],\"els\":[\"0:8844:1557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[390,22,390,23],\"els\":[\"0:8844:1557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[391,3,391,11],\"els\":[\"0:8844:1559\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[391,12,391,22],\"els\":[\"0:8844:1559\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[391,22,391,23],\"els\":[\"0:8844:1559\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[392,3,392,11],\"els\":[\"0:8844:1207\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[392,12,392,18],\"els\":[\"0:8844:1207\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[392,18,392,19],\"els\":[\"0:8844:1207\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[393,3,393,11],\"els\":[\"0:8844:1367\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[393,12,393,19],\"els\":[\"0:8844:1367\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[393,19,393,20],\"els\":[\"0:8844:1367\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[393,20,393,21],\"els\":[\"0:8844:1367\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[393,21,393,22],\"els\":[\"0:8844:1367\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[393,22,393,23],\"els\":[\"0:8844:1367\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[394,3,394,11],\"els\":[\"0:8847\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[394,12,394,28],\"els\":[\"0:8847\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[394,28,394,29],\"els\":[\"0:8847\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[395,3,395,11],\"els\":[\"0:8851:660\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[395,12,395,20],\"els\":[\"0:8851:660\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[395,20,395,21],\"els\":[\"0:8851:660\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[396,3,396,11],\"els\":[\"0:8855\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[396,12,396,22],\"els\":[\"0:8855\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[396,22,396,23],\"els\":[\"0:8855\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[397,3,397,11],\"els\":[\"0:8851:787\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[397,12,397,20],\"els\":[\"0:8851:787\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[397,20,397,21],\"els\":[\"0:8851:787\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[398,3,398,11],\"els\":[\"0:8851:670\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[398,12,398,20],\"els\":[\"0:8851:670\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[398,20,398,21],\"els\":[\"0:8851:670\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[399,3,399,11],\"els\":[\"0:8852:660\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[399,12,399,22],\"els\":[\"0:8852:660\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[399,22,399,23],\"els\":[\"0:8852:660\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[400,3,400,11],\"els\":[\"0:8852:787\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[400,12,400,22],\"els\":[\"0:8852:787\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[400,22,400,23],\"els\":[\"0:8852:787\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[401,3,401,11],\"els\":[\"0:8852:670\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[401,12,401,20],\"els\":[\"0:8852:670\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[401,20,401,21],\"els\":[\"0:8852:670\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[402,3,402,11],\"els\":[\"0:8844:1666\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[402,12,402,22],\"els\":[\"0:8844:1666\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[402,22,402,23],\"els\":[\"0:8844:1666\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[402,23,402,24],\"els\":[\"0:8844:1666\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[402,24,402,25],\"els\":[\"0:8844:1666\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[402,25,402,26],\"els\":[\"0:8844:1666\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[403,3,403,11],\"els\":[\"0:8844:1571\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[403,12,403,22],\"els\":[\"0:8844:1571\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[403,22,403,23],\"els\":[\"0:8844:1571\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[404,3,404,11],\"els\":[\"0:8844:1572\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[404,12,404,20],\"els\":[\"0:8844:1572\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[404,20,404,21],\"els\":[\"0:8844:1572\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[405,3,405,11],\"els\":[\"0:8844:1419\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[405,12,405,20],\"els\":[\"0:8844:1419\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[405,20,405,21],\"els\":[\"0:8844:1419\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[405,21,405,22],\"els\":[\"0:8844:1419\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[405,22,405,23],\"els\":[\"0:8844:1419\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[405,23,405,24],\"els\":[\"0:8844:1419\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[406,3,406,11],\"els\":[\"0:8844:1406:8\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[406,12,406,19],\"els\":[\"0:8844:1406:8\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[406,19,406,20],\"els\":[\"0:8844:1406:8\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[407,3,407,11],\"els\":[\"0:8844:1575\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[407,12,407,22],\"els\":[\"0:8844:1575\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[407,22,407,23],\"els\":[\"0:8844:1575\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[408,3,408,11],\"els\":[\"0:8844:1410\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[408,12,408,17],\"els\":[\"0:8844:1410\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[408,17,408,18],\"els\":[\"0:8844:1410\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[409,3,409,11],\"els\":[\"0:8844:1577\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[409,12,409,22],\"els\":[\"0:8844:1577\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[409,22,409,23],\"els\":[\"0:8844:1577\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[410,3,410,11],\"els\":[\"0:8844:1403\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[410,12,410,19],\"els\":[\"0:8844:1403\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[410,19,410,20],\"els\":[\"0:8844:1403\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[411,3,411,11],\"els\":[\"0:8844:1397\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[411,12,411,19],\"els\":[\"0:8844:1397\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[411,19,411,20],\"els\":[\"0:8844:1397\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[412,3,412,11],\"els\":[\"0:8844:1406:7\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[412,12,412,20],\"els\":[\"0:8844:1406:7\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[412,20,412,21],\"els\":[\"0:8844:1406:7\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[413,3,413,11],\"els\":[\"0:8844:1663\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[413,12,413,21],\"els\":[\"0:8844:1663\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[413,21,413,22],\"els\":[\"0:8844:1663\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[414,3,414,11],\"els\":[\"0:8844:1388\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[414,12,414,16],\"els\":[\"0:8844:1388\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[414,16,414,17],\"els\":[\"0:8844:1388\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[415,3,415,11],\"els\":[\"0:8844:1386\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[415,12,415,18],\"els\":[\"0:8844:1386\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[415,18,415,19],\"els\":[\"0:8844:1386\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[416,3,416,11],\"els\":[\"0:8811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[416,12,416,15],\"els\":[\"0:8811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[416,15,416,16],\"els\":[\"0:8811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[417,3,417,11],\"els\":[\"0:8797\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[417,12,417,28],\"els\":[\"0:8797\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[417,28,417,29],\"els\":[\"0:8797\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[418,3,418,11],\"els\":[\"0:8826\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[418,12,418,34],\"els\":[\"0:8826\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[418,34,418,35],\"els\":[\"0:8826\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[419,3,419,11],\"els\":[\"0:8796\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[419,12,419,28],\"els\":[\"0:8796\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[419,28,419,29],\"els\":[\"0:8796\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[420,3,420,11],\"els\":[\"0:8804\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[420,12,420,22],\"els\":[\"0:8804\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[420,22,420,23],\"els\":[\"0:8804\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[421,3,421,11],\"els\":[\"0:8803\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[421,12,421,22],\"els\":[\"0:8803\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[421,22,421,23],\"els\":[\"0:8803\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[422,3,422,11],\"els\":[\"0:8792\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[422,12,422,21],\"els\":[\"0:8792\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[422,21,422,22],\"els\":[\"0:8792\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[423,3,423,11],\"els\":[\"0:8823\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[423,12,423,16],\"els\":[\"0:8823\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[423,16,423,17],\"els\":[\"0:8823\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[424,3,424,11],\"els\":[\"0:8819\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[424,12,424,28],\"els\":[\"0:8819\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[424,28,424,29],\"els\":[\"0:8819\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[425,3,425,11],\"els\":[\"0:8820\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[425,12,425,28],\"els\":[\"0:8820\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[425,28,425,29],\"els\":[\"0:8820\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[426,3,426,11],\"els\":[\"0:8822\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[426,12,426,22],\"els\":[\"0:8822\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[426,22,426,23],\"els\":[\"0:8822\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[427,3,427,11],\"els\":[\"0:8821\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[427,12,427,20],\"els\":[\"0:8821\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[427,20,427,21],\"els\":[\"0:8821\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[428,3,428,11],\"els\":[\"0:8795\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[428,12,428,37],\"els\":[\"0:8795\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[428,37,428,38],\"els\":[\"0:8795\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[429,3,429,11],\"els\":[\"0:9572\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[429,12,429,21],\"els\":[\"0:9572\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[429,21,429,22],\"els\":[\"0:9572\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[430,3,430,11],\"els\":[\"0:8790:1174\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[430,12,430,22],\"els\":[\"0:8790:1174\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[430,22,430,23],\"els\":[\"0:8790:1174\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[431,3,431,11],\"els\":[\"0:8825\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[431,12,431,30],\"els\":[\"0:8825\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[431,30,431,31],\"els\":[\"0:8825\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[432,3,432,11],\"els\":[\"0:8802:1202\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[432,12,432,19],\"els\":[\"0:8802:1202\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[432,19,432,20],\"els\":[\"0:8802:1202\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[433,3,433,11],\"els\":[\"0:8802:1187\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[433,12,433,24],\"els\":[\"0:8802:1187\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[433,24,433,25],\"els\":[\"0:8802:1187\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[434,3,434,11],\"els\":[\"0:8802:1189\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[434,12,434,20],\"els\":[\"0:8802:1189\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[434,20,434,21],\"els\":[\"0:8802:1189\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[435,3,435,11],\"els\":[\"0:8799\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[435,12,435,17],\"els\":[\"0:8799\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[435,17,435,18],\"els\":[\"0:8799\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[436,3,436,11],\"els\":[\"0:8790:1180:652\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[436,12,436,22],\"els\":[\"0:8790:1180:652\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[436,22,436,23],\"els\":[\"0:8790:1180:652\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[437,3,437,11],\"els\":[\"0:8790:1180:696\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[437,12,437,19],\"els\":[\"0:8790:1180:696\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[437,19,437,20],\"els\":[\"0:8790:1180:696\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[438,3,438,11],\"els\":[\"0:8790:1180:605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[438,12,438,23],\"els\":[\"0:8790:1180:605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[438,23,438,24],\"els\":[\"0:8790:1180:605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[439,3,439,11],\"els\":[\"0:8790:1180:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[439,12,439,20],\"els\":[\"0:8790:1180:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[439,20,439,21],\"els\":[\"0:8790:1180:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[439,21,439,22],\"els\":[\"0:8790:1180:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[439,22,439,23],\"els\":[\"0:8790:1180:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[439,23,439,24],\"els\":[\"0:8790:1180:557\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[440,3,440,11],\"els\":[\"0:8790:1180:614\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[440,12,440,19],\"els\":[\"0:8790:1180:614\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[440,19,440,20],\"els\":[\"0:8790:1180:614\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[441,3,441,11],\"els\":[\"0:8790:1180:653\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[441,12,441,33],\"els\":[\"0:8790:1180:653\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[441,33,441,34],\"els\":[\"0:8790:1180:653\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[442,3,442,11],\"els\":[\"0:8790:1180:612\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[442,12,442,18],\"els\":[\"0:8790:1180:612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[442,18,442,19],\"els\":[\"0:8790:1180:612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[443,3,443,11],\"els\":[\"0:8790:1180:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[443,12,443,22],\"els\":[\"0:8790:1180:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[443,22,443,23],\"els\":[\"0:8790:1180:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[444,3,444,11],\"els\":[\"0:8790:1180:615\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[444,12,444,18],\"els\":[\"0:8790:1180:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[444,18,444,19],\"els\":[\"0:8790:1180:615\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[445,3,445,11],\"els\":[\"0:8790:1180:622\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[445,12,445,18],\"els\":[\"0:8790:1180:622\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[445,18,445,19],\"els\":[\"0:8790:1180:622\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[446,3,446,11],\"els\":[\"0:8790:1180:621\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[446,12,446,23],\"els\":[\"0:8790:1180:621\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[446,23,446,24],\"els\":[\"0:8790:1180:621\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[447,3,447,11],\"els\":[\"0:8790:1180:623\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[447,12,447,18],\"els\":[\"0:8790:1180:623\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[447,18,447,19],\"els\":[\"0:8790:1180:623\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[448,3,448,11],\"els\":[\"0:8790:1177:565\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[448,12,448,14],\"els\":[\"0:8790:1177:565\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[448,14,448,15],\"els\":[\"0:8790:1177:565\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[449,3,449,11],\"els\":[\"0:8790:1177:493\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[449,12,449,24],\"els\":[\"0:8790:1177:493\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[449,24,449,25],\"els\":[\"0:8790:1177:493\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[450,3,450,11],\"els\":[\"0:8790:1177:492\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[450,12,450,26],\"els\":[\"0:8790:1177:492\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[450,26,450,27],\"els\":[\"0:8790:1177:492\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[451,3,451,11],\"els\":[\"0:8790:1177:490\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[451,12,451,19],\"els\":[\"0:8790:1177:490\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[451,19,451,20],\"els\":[\"0:8790:1177:490\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[452,3,452,11],\"els\":[\"0:8790:1177:566\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[452,12,452,14],\"els\":[\"0:8790:1177:566\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[452,14,452,15],\"els\":[\"0:8790:1177:566\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[453,3,453,11],\"els\":[\"0:8790:1177:499\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[453,12,453,19],\"els\":[\"0:8790:1177:499\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[453,19,453,20],\"els\":[\"0:8790:1177:499\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[454,3,454,11],\"els\":[\"0:8790:1177:567\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[454,12,454,14],\"els\":[\"0:8790:1177:567\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[454,14,454,15],\"els\":[\"0:8790:1177:567\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[455,3,455,11],\"els\":[\"0:8793:652\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[455,12,455,18],\"els\":[\"0:8793:652\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[455,18,455,19],\"els\":[\"0:8793:652\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[456,3,456,11],\"els\":[\"0:8793:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[456,12,456,17],\"els\":[\"0:8793:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[456,17,456,18],\"els\":[\"0:8793:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[457,3,457,11],\"els\":[\"0:8808\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[457,12,457,20],\"els\":[\"0:8808\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[457,20,457,21],\"els\":[\"0:8808\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[458,3,458,11],\"els\":[\"0:8812\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[458,12,458,23],\"els\":[\"0:8812\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[458,23,458,24],\"els\":[\"0:8812\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[459,3,459,11],\"els\":[\"0:8816\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[459,12,459,18],\"els\":[\"0:8816\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[459,18,459,19],\"els\":[\"0:8816\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[460,3,460,11],\"els\":[\"0:9426\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[460,12,460,18],\"els\":[\"0:9426\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[460,18,460,19],\"els\":[\"0:9426\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[460,19,460,20],\"els\":[\"0:9426\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[460,20,460,21],\"els\":[\"0:9426\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[460,21,460,22],\"els\":[\"0:9426\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[461,3,461,10],\"els\":[\"0:8559\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[461,11,461,32],\"els\":[\"0:8559\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[461,32,461,33],\"els\":[\"0:8559\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[462,3,462,10],\"els\":[\"0:8560\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[462,11,462,30],\"els\":[\"0:8560\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[462,30,462,31],\"els\":[\"0:8560\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[463,3,463,10],\"els\":[\"0:8557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[463,11,463,31],\"els\":[\"0:8557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[463,31,463,32],\"els\":[\"0:8557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[463,32,463,33],\"els\":[\"0:8557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[463,33,463,34],\"els\":[\"0:8557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[463,34,463,35],\"els\":[\"0:8557\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[464,3,464,10],\"els\":[\"0:8554\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[464,11,464,16],\"els\":[\"0:8554\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[464,16,464,17],\"els\":[\"0:8554\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[464,17,464,18],\"els\":[\"0:8554\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[464,18,464,19],\"els\":[\"0:8554\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[464,19,464,20],\"els\":[\"0:8554\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[465,3,465,10],\"els\":[\"0:9513\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[465,11,465,21],\"els\":[\"0:9513\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[465,21,465,22],\"els\":[\"0:9513\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[466,3,466,11],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[466,12,466,28],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[466,28,466,29],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[467,3,467,11],\"els\":[\"0:9457\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[467,12,467,33],\"els\":[\"0:9457\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[467,33,467,34],\"els\":[\"0:9457\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[468,3,468,11],\"els\":[\"0:8973:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[468,12,468,33],\"els\":[\"0:8973:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[468,33,468,34],\"els\":[\"0:8973:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[469,3,469,11],\"els\":[\"0:8973:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[469,12,469,23],\"els\":[\"0:8973:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[469,23,469,24],\"els\":[\"0:8973:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[470,3,470,11],\"els\":[\"0:9025\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[470,12,470,21],\"els\":[\"0:9025\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[470,21,470,22],\"els\":[\"0:9025\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[471,3,471,11],\"els\":[\"0:9215:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[471,12,471,18],\"els\":[\"0:9215:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[471,18,471,19],\"els\":[\"0:9215:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[472,3,472,11],\"els\":[\"0:9215:3:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[472,12,472,21],\"els\":[\"0:9215:3:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[472,21,472,22],\"els\":[\"0:9215:3:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[473,3,473,11],\"els\":[\"0:9215:5:3\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[473,12,473,23],\"els\":[\"0:9215:5:3\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[473,23,473,24],\"els\":[\"0:9215:5:3\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[474,3,474,11],\"els\":[\"0:9850:809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[474,12,474,32],\"els\":[\"0:9850:809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[474,32,474,33],\"els\":[\"0:9850:809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[475,3,475,11],\"els\":[\"0:8995\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[475,12,475,32],\"els\":[\"0:8995\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[475,32,475,33],\"els\":[\"0:8995\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[475,33,475,34],\"els\":[\"0:8995\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[475,34,475,35],\"els\":[\"0:8995\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[475,35,475,36],\"els\":[\"0:8995\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[476,3,476,11],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[476,12,476,36],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[476,36,476,37],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[476,37,476,38],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[476,38,476,39],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[476,39,476,40],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[478,3,478,11],\"els\":[\"0:9888:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[478,12,478,32],\"els\":[\"0:9888:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[478,32,478,33],\"els\":[\"0:9888:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[479,3,479,11],\"els\":[\"0:9912:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[479,12,479,33],\"els\":[\"0:9912:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[479,33,479,34],\"els\":[\"0:9912:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[480,3,480,11],\"els\":[\"0:9912:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[480,12,480,25],\"els\":[\"0:9912:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[480,25,480,26],\"els\":[\"0:9912:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[481,3,481,11],\"els\":[\"0:9888:608\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[481,12,481,25],\"els\":[\"0:9888:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[481,25,481,26],\"els\":[\"0:9888:608\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[482,3,482,11],\"els\":[\"0:8844:1507\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[482,12,482,22],\"els\":[\"0:8844:1507\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[482,22,482,23],\"els\":[\"0:8844:1507\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[483,3,483,11],\"els\":[\"0:8844:1605\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[483,12,483,32],\"els\":[\"0:8844:1605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[483,32,483,33],\"els\":[\"0:8844:1605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[484,3,484,11],\"els\":[\"0:8844:1604\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[484,12,484,32],\"els\":[\"0:8844:1604\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[484,32,484,33],\"els\":[\"0:8844:1604\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[485,3,485,11],\"els\":[\"0:8790:1180:702\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[485,12,485,33],\"els\":[\"0:8790:1180:702\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[485,33,485,34],\"els\":[\"0:8790:1180:702\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[486,3,486,11],\"els\":[\"0:8790:1180:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[486,12,486,25],\"els\":[\"0:8790:1180:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[486,25,486,26],\"els\":[\"0:8790:1180:608\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[487,3,487,11],\"els\":[\"0:9954:462\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[487,12,487,38],\"els\":[\"0:9954:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[487,38,487,39],\"els\":[\"0:9954:462\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[487,39,487,40],\"els\":[\"0:9954:462\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[487,40,487,41],\"els\":[\"0:9954:462\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[487,41,487,42],\"els\":[\"0:9954:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[489,3,489,10],\"els\":[\"0:9251\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[489,11,489,24],\"els\":[\"0:9251\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[489,24,489,25],\"els\":[\"0:9251\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[490,3,490,9],\"els\":[\"0:8851:3943\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[490,10,490,19],\"els\":[\"0:8851:3943\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[490,19,490,20],\"els\":[\"0:8851:3943\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[491,3,491,9],\"els\":[\"0:8851:3949\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[491,10,491,19],\"els\":[\"0:8851:3949\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[491,19,491,20],\"els\":[\"0:8851:3949\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[492,3,492,9],\"els\":[\"0:8852:3943\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[492,10,492,19],\"els\":[\"0:8852:3943\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[492,19,492,20],\"els\":[\"0:8852:3943\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[493,3,493,9],\"els\":[\"0:8852:3949\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[493,10,493,19],\"els\":[\"0:8852:3949\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[493,19,493,20],\"els\":[\"0:8852:3949\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[494,3,494,12],\"els\":[\"0:9930:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[494,13,494,20],\"els\":[\"0:9930:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[494,20,494,21],\"els\":[\"0:9930:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[495,3,495,12],\"els\":[\"0:9939\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[495,13,495,24],\"els\":[\"0:9939\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[495,24,495,25],\"els\":[\"0:9939\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[496,3,496,12],\"els\":[\"0:9940\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[496,13,496,16],\"els\":[\"0:9940\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[496,16,496,17],\"els\":[\"0:9940\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[497,3,497,12],\"els\":[\"0:10054\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[497,13,497,31],\"els\":[\"0:10054\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[497,31,497,32],\"els\":[\"0:10054\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[498,3,498,12],\"els\":[\"0:8781:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[498,13,498,22],\"els\":[\"0:8781:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[498,22,498,23],\"els\":[\"0:8781:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[499,3,499,12],\"els\":[\"0:8784\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[499,13,499,18],\"els\":[\"0:8784\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[499,18,499,19],\"els\":[\"0:8784\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[500,3,500,12],\"els\":[\"0:8829\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[500,13,500,24],\"els\":[\"0:8829\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[500,24,500,25],\"els\":[\"0:8829\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[501,3,501,12],\"els\":[\"0:8577:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[501,13,501,22],\"els\":[\"0:8577:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[501,22,501,23],\"els\":[\"0:8577:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[502,3,502,12],\"els\":[\"0:8593\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[502,13,502,18],\"els\":[\"0:8593\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[502,18,502,19],\"els\":[\"0:8593\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[503,3,503,12],\"els\":[\"0:8973:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[503,13,503,22],\"els\":[\"0:8973:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[503,22,503,23],\"els\":[\"0:8973:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[504,3,504,12],\"els\":[\"0:8728\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[504,13,504,30],\"els\":[\"0:8728\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[504,30,504,31],\"els\":[\"0:8728\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[505,3,505,12],\"els\":[\"0:8729\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[505,13,505,29],\"els\":[\"0:8729\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[505,29,505,30],\"els\":[\"0:8729\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[506,3,506,12],\"els\":[\"0:9836:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[506,13,506,22],\"els\":[\"0:9836:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[506,22,506,23],\"els\":[\"0:9836:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[507,3,507,12],\"els\":[\"0:8836:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[507,13,507,22],\"els\":[\"0:8836:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[507,22,507,23],\"els\":[\"0:8836:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[508,3,508,12],\"els\":[\"0:8869\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[508,13,508,18],\"els\":[\"0:8869\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[508,18,508,19],\"els\":[\"0:8869\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[509,3,509,12],\"els\":[\"0:8777\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[509,13,509,15],\"els\":[\"0:8777\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[509,15,509,16],\"els\":[\"0:8777\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[510,3,510,12],\"els\":[\"0:9141\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[510,13,510,18],\"els\":[\"0:9141\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[510,18,510,19],\"els\":[\"0:9141\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[511,3,511,12],\"els\":[\"0:9198\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[511,13,511,25],\"els\":[\"0:9198\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[511,25,511,26],\"els\":[\"0:9198\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[512,3,512,12],\"els\":[\"0:9197\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[512,13,512,18],\"els\":[\"0:9197\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[512,18,512,19],\"els\":[\"0:9197\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[513,3,513,12],\"els\":[\"0:9850:806:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[513,13,513,23],\"els\":[\"0:9850:806:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[513,23,513,24],\"els\":[\"0:9850:806:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[514,3,514,12],\"els\":[\"0:9886:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[514,13,514,18],\"els\":[\"0:9886:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[514,18,514,19],\"els\":[\"0:9886:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[515,3,515,12],\"els\":[\"0:9888:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[515,13,515,22],\"els\":[\"0:9888:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[515,22,515,23],\"els\":[\"0:9888:692:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[516,3,516,12],\"els\":[\"0:9910:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[516,13,516,18],\"els\":[\"0:9910:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[516,18,516,19],\"els\":[\"0:9910:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[517,3,517,12],\"els\":[\"0:9912:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[517,13,517,23],\"els\":[\"0:9912:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[517,23,517,24],\"els\":[\"0:9912:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[518,3,518,12],\"els\":[\"0:8848\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[518,13,518,29],\"els\":[\"0:8848\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[518,29,518,30],\"els\":[\"0:8848\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[519,3,519,12],\"els\":[\"0:8842\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[519,13,519,16],\"els\":[\"0:8842\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[519,16,519,17],\"els\":[\"0:8842\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[520,3,520,12],\"els\":[\"0:8854\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[520,13,520,19],\"els\":[\"0:8854\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[520,19,520,20],\"els\":[\"0:8854\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[521,3,521,12],\"els\":[\"0:8851:4031\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[521,13,521,33],\"els\":[\"0:8851:4031\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[521,33,521,34],\"els\":[\"0:8851:4031\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[522,3,522,12],\"els\":[\"0:8851:4032\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[522,13,522,37],\"els\":[\"0:8851:4032\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[522,37,522,38],\"els\":[\"0:8851:4032\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[523,3,523,12],\"els\":[\"0:8851:4037\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[523,13,523,38],\"els\":[\"0:8851:4037\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[523,38,523,39],\"els\":[\"0:8851:4037\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[525,3,525,12],\"els\":[\"0:8851:661\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[525,13,525,19],\"els\":[\"0:8851:661\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[525,19,525,20],\"els\":[\"0:8851:661\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[526,3,526,12],\"els\":[\"0:8851:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[526,13,526,17],\"els\":[\"0:8851:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[526,17,526,18],\"els\":[\"0:8851:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[527,3,527,12],\"els\":[\"0:8852:4031\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[527,13,527,33],\"els\":[\"0:8852:4031\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[527,33,527,34],\"els\":[\"0:8852:4031\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[528,3,528,12],\"els\":[\"0:8852:4032\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[528,13,528,39],\"els\":[\"0:8852:4032\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[528,39,528,40],\"els\":[\"0:8852:4032\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[530,3,530,12],\"els\":[\"0:8852:4037\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[530,13,530,40],\"els\":[\"0:8852:4037\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[530,40,530,41],\"els\":[\"0:8852:4037\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[532,3,532,12],\"els\":[\"0:8852:661\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[532,13,532,21],\"els\":[\"0:8852:661\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[532,21,532,22],\"els\":[\"0:8852:661\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[533,3,533,12],\"els\":[\"0:8852:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[533,13,533,19],\"els\":[\"0:8852:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[533,19,533,20],\"els\":[\"0:8852:653\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[534,3,534,12],\"els\":[\"0:8844:1606\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[534,13,534,33],\"els\":[\"0:8844:1606\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[534,33,534,34],\"els\":[\"0:8844:1606\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[535,3,535,12],\"els\":[\"0:8844:1422:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[535,13,535,22],\"els\":[\"0:8844:1422:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[535,22,535,23],\"els\":[\"0:8844:1422:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[536,3,536,12],\"els\":[\"0:8844:1423:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[536,13,536,22],\"els\":[\"0:8844:1423:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[536,22,536,23],\"els\":[\"0:8844:1423:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[537,3,537,12],\"els\":[\"0:8844:1406:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[537,13,537,24],\"els\":[\"0:8844:1406:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[537,24,537,25],\"els\":[\"0:8844:1406:6\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[538,3,538,12],\"els\":[\"0:8844:1603\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[538,13,538,33],\"els\":[\"0:8844:1603\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[538,33,538,34],\"els\":[\"0:8844:1603\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[539,3,539,12],\"els\":[\"0:8844:1406:9\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[539,13,539,23],\"els\":[\"0:8844:1406:9\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[539,23,539,24],\"els\":[\"0:8844:1406:9\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[540,3,540,12],\"els\":[\"0:8809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[540,13,540,19],\"els\":[\"0:8809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[540,19,540,20],\"els\":[\"0:8809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[541,3,541,12],\"els\":[\"0:8794:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[541,13,541,22],\"els\":[\"0:8794:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[541,22,541,23],\"els\":[\"0:8794:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[542,3,542,12],\"els\":[\"0:8791\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[542,13,542,18],\"els\":[\"0:8791\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[542,18,542,19],\"els\":[\"0:8791\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[543,3,543,12],\"els\":[\"0:8802:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[543,13,543,18],\"els\":[\"0:8802:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[543,18,543,19],\"els\":[\"0:8802:1179\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[544,3,544,12],\"els\":[\"0:8790:1180:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[544,13,544,23],\"els\":[\"0:8790:1180:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[544,23,544,24],\"els\":[\"0:8790:1180:692:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[545,3,545,34],\"els\":[\"0:8973:688\"],\"ct\":{\"1\":1}},{\"tk\":[545,35,545,53],\"els\":[\"0:8973:688\"],\"ct\":{\"1\":1}},{\"tk\":[545,53,545,54],\"els\":[\"0:8973:688\"],\"ct\":{\"1\":1}},{\"tk\":[546,3,546,34],\"els\":[\"0:8973:684\"],\"ct\":{\"1\":1}},{\"tk\":[546,35,546,52],\"els\":[\"0:8973:684\"],\"ct\":{\"1\":1}},{\"tk\":[546,52,546,53],\"els\":[\"0:8973:684\"],\"ct\":{\"1\":1}},{\"tk\":[547,3,547,34],\"els\":[\"0:9912:688\"],\"ct\":{\"1\":1}},{\"tk\":[547,35,547,55],\"els\":[\"0:9912:688\"],\"ct\":{\"1\":1}},{\"tk\":[547,55,547,56],\"els\":[\"0:9912:688\"],\"ct\":{\"1\":1}},{\"tk\":[548,3,548,34],\"els\":[\"0:9912:684\"],\"ct\":{\"1\":1}},{\"tk\":[548,35,548,54],\"els\":[\"0:9912:684\"],\"ct\":{\"1\":1}},{\"tk\":[548,54,548,55],\"els\":[\"0:9912:684\"],\"ct\":{\"1\":1}},{\"tk\":[549,3,549,34],\"els\":[\"0:9910:1180\"],\"ct\":{\"1\":1}},{\"tk\":[549,35,549,47],\"els\":[\"0:9910:1180\"],\"ct\":{\"1\":1}},{\"tk\":[549,47,549,48],\"els\":[\"0:9910:1180\"],\"ct\":{\"1\":1}},{\"tk\":[550,3,550,34],\"els\":[\"0:9888:688\"],\"ct\":{\"1\":1}},{\"tk\":[550,35,550,55],\"els\":[\"0:9888:688\"],\"ct\":{\"1\":1}},{\"tk\":[550,55,550,56],\"els\":[\"0:9888:688\"],\"ct\":{\"1\":1}},{\"tk\":[551,3,551,34],\"els\":[\"0:9888:684\"],\"ct\":{\"1\":1}},{\"tk\":[551,35,551,54],\"els\":[\"0:9888:684\"],\"ct\":{\"1\":1}},{\"tk\":[551,54,551,55],\"els\":[\"0:9888:684\"],\"ct\":{\"1\":1}},{\"tk\":[552,3,552,34],\"els\":[\"0:9886:1180\"],\"ct\":{\"1\":1}},{\"tk\":[552,35,552,47],\"els\":[\"0:9886:1180\"],\"ct\":{\"1\":1}},{\"tk\":[552,47,552,48],\"els\":[\"0:9886:1180\"],\"ct\":{\"1\":1}},{\"tk\":[553,3,553,34],\"els\":[\"0:8802:1180\"],\"ct\":{\"1\":1}},{\"tk\":[553,35,553,45],\"els\":[\"0:8802:1180\"],\"ct\":{\"1\":1}},{\"tk\":[553,45,553,46],\"els\":[\"0:8802:1180\"],\"ct\":{\"1\":1}},{\"tk\":[554,3,554,34],\"els\":[\"0:8793:627\"],\"ct\":{\"1\":1}},{\"tk\":[554,35,554,52],\"els\":[\"0:8793:627\"],\"ct\":{\"1\":1}},{\"tk\":[554,52,554,53],\"els\":[\"0:8793:627\"],\"ct\":{\"1\":1}},{\"tk\":[555,3,555,34],\"els\":[\"0:8790:1180:688\"],\"ct\":{\"1\":1}},{\"tk\":[555,35,555,55],\"els\":[\"0:8790:1180:688\"],\"ct\":{\"1\":1}},{\"tk\":[555,55,555,56],\"els\":[\"0:8790:1180:688\"],\"ct\":{\"1\":1}},{\"tk\":[556,3,556,34],\"els\":[\"0:8790:1180:684\"],\"ct\":{\"1\":1}},{\"tk\":[556,35,556,54],\"els\":[\"0:8790:1180:684\"],\"ct\":{\"1\":1}},{\"tk\":[556,54,556,55],\"els\":[\"0:8790:1180:684\"],\"ct\":{\"1\":1}},{\"tk\":[557,3,557,34],\"els\":[\"0:8790:1176:778\"],\"ct\":{\"1\":1}},{\"tk\":[557,35,557,50],\"els\":[\"0:8790:1176:778\"],\"ct\":{\"1\":1}},{\"tk\":[557,50,557,51],\"els\":[\"0:8790:1176:778\"],\"ct\":{\"1\":1}},{\"tk\":[558,3,558,34],\"els\":[\"0:8772:778\"],\"ct\":{\"1\":1}},{\"tk\":[558,35,558,49],\"els\":[\"0:8772:778\"],\"ct\":{\"1\":1}},{\"tk\":[558,49,558,50],\"els\":[\"0:8772:778\"],\"ct\":{\"1\":1}},{\"tk\":[559,3,559,34],\"els\":[\"0:8723:522\"],\"ct\":{\"1\":1}},{\"tk\":[559,35,559,49],\"els\":[\"0:8723:522\"],\"ct\":{\"1\":1}},{\"tk\":[559,49,559,50],\"els\":[\"0:8723:522\"],\"ct\":{\"1\":1}},{\"tk\":[560,3,560,34],\"els\":[\"0:8722:627\"],\"ct\":{\"1\":1}},{\"tk\":[560,35,560,52],\"els\":[\"0:8722:627\"],\"ct\":{\"1\":1}},{\"tk\":[560,52,560,53],\"els\":[\"0:8722:627\"],\"ct\":{\"1\":1}},{\"tk\":[561,3,561,34],\"els\":[\"0:8701:522\"],\"ct\":{\"1\":1}},{\"tk\":[561,35,561,47],\"els\":[\"0:8701:522\"],\"ct\":{\"1\":1}},{\"tk\":[561,47,561,48],\"els\":[\"0:8701:522\"],\"ct\":{\"1\":1}},{\"tk\":[562,3,562,34],\"els\":[\"0:8698:627\"],\"ct\":{\"1\":1}},{\"tk\":[562,35,562,50],\"els\":[\"0:8698:627\"],\"ct\":{\"1\":1}},{\"tk\":[562,50,562,51],\"els\":[\"0:8698:627\"],\"ct\":{\"1\":1}},{\"tk\":[563,3,563,34],\"els\":[\"0:9427\"],\"ct\":{\"1\":1}},{\"tk\":[563,35,563,42],\"els\":[\"0:9427\"],\"ct\":{\"1\":1}},{\"tk\":[563,42,563,43],\"els\":[\"0:9427\"],\"ct\":{\"1\":1}},{\"tk\":[564,3,564,34],\"els\":[\"0:8618\"],\"ct\":{\"1\":1}},{\"tk\":[564,35,564,42],\"els\":[\"0:8618\"],\"ct\":{\"1\":1}},{\"tk\":[564,42,564,43],\"els\":[\"0:8618\"],\"ct\":{\"1\":1}},{\"tk\":[569,3,569,34],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[569,35,569,38],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[569,38,569,39],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[570,3,570,34],\"els\":[\"0:9954:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[570,35,570,40],\"els\":[\"0:9954:462\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[570,40,570,41],\"els\":[\"0:9954:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[572,3,572,34],\"els\":[\"0:9979:2103\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[572,35,572,40],\"els\":[\"0:9979:2103\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[572,40,572,41],\"els\":[\"0:9979:2103\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[573,3,573,34],\"els\":[\"0:9935:2103\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[573,35,573,40],\"els\":[\"0:9935:2103\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[573,40,573,41],\"els\":[\"0:9935:2103\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[574,3,574,34],\"els\":[\"0:9937\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[574,35,574,40],\"els\":[\"0:9937\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[574,40,574,41],\"els\":[\"0:9937\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[575,3,575,34],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[575,35,575,40],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[575,40,575,41],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[576,3,576,11],\"els\":[\"0:9807\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[576,12,576,28],\"els\":[\"0:9807\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[576,28,576,29],\"els\":[\"0:9807\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[577,3,577,11],\"els\":[\"0:9810\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[577,12,577,29],\"els\":[\"0:9810\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[577,29,577,30],\"els\":[\"0:9810\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[578,3,578,11],\"els\":[\"0:8978\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[578,12,578,31],\"els\":[\"0:8978\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[578,31,578,32],\"els\":[\"0:8978\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[579,3,579,11],\"els\":[\"0:8979\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[579,12,579,29],\"els\":[\"0:8979\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[579,29,579,30],\"els\":[\"0:8979\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[580,3,580,11],\"els\":[\"0:9812\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[580,12,580,29],\"els\":[\"0:9812\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[580,29,580,30],\"els\":[\"0:9812\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[581,3,581,11],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[581,12,581,30],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[581,30,581,31],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[581,31,581,32],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[581,32,581,33],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[581,33,581,34],\"els\":[\"0:10032:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[582,3,582,11],\"els\":[\"0:8976\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[582,12,582,29],\"els\":[\"0:8976\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[582,29,582,30],\"els\":[\"0:8976\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[583,3,583,11],\"els\":[\"0:8977\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[583,12,583,29],\"els\":[\"0:8977\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[583,29,583,30],\"els\":[\"0:8977\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[584,3,584,11],\"els\":[\"0:10037:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[584,12,584,30],\"els\":[\"0:10037:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[584,30,584,31],\"els\":[\"0:10037:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[584,31,584,32],\"els\":[\"0:10037:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[584,32,584,33],\"els\":[\"0:10037:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[584,33,584,34],\"els\":[\"0:10037:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[585,3,585,11],\"els\":[\"0:8651\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[585,12,585,24],\"els\":[\"0:8651\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[585,24,585,25],\"els\":[\"0:8651\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[586,3,586,11],\"els\":[\"0:8653:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[586,12,586,30],\"els\":[\"0:8653:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[586,30,586,31],\"els\":[\"0:8653:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[587,3,587,11],\"els\":[\"0:8626\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[587,12,587,26],\"els\":[\"0:8626\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[587,26,587,27],\"els\":[\"0:8626\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[588,3,588,11],\"els\":[\"0:8628:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[588,12,588,30],\"els\":[\"0:8628:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[588,30,588,31],\"els\":[\"0:8628:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[589,3,589,11],\"els\":[\"0:9809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[589,12,589,31],\"els\":[\"0:9809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[589,31,589,32],\"els\":[\"0:9809\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[590,3,590,11],\"els\":[\"0:9284\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[590,12,590,30],\"els\":[\"0:9284\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[590,30,590,31],\"els\":[\"0:9284\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[591,3,591,11],\"els\":[\"0:9501:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[591,12,591,30],\"els\":[\"0:9501:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[591,30,591,31],\"els\":[\"0:9501:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[592,3,592,11],\"els\":[\"0:9808\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[592,12,592,31],\"els\":[\"0:9808\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[592,31,592,32],\"els\":[\"0:9808\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[593,3,593,11],\"els\":[\"0:8672:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[593,12,593,30],\"els\":[\"0:8672:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[593,30,593,31],\"els\":[\"0:8672:366\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[594,3,594,11],\"els\":[\"0:9818\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[594,12,594,29],\"els\":[\"0:9818\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[594,29,594,30],\"els\":[\"0:9818\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[595,3,595,11],\"els\":[\"0:9811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[595,12,595,31],\"els\":[\"0:9811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[595,31,595,32],\"els\":[\"0:9811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[596,3,596,11],\"els\":[\"0:9142\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[596,12,596,30],\"els\":[\"0:9142\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[596,30,596,31],\"els\":[\"0:9142\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[597,3,597,11],\"els\":[\"0:9886:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[597,12,597,30],\"els\":[\"0:9886:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[597,30,597,31],\"els\":[\"0:9886:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[598,3,598,11],\"els\":[\"0:9910:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[598,12,598,30],\"els\":[\"0:9910:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[598,30,598,31],\"els\":[\"0:9910:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[599,3,599,11],\"els\":[\"0:8852:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[599,12,599,29],\"els\":[\"0:8852:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[599,29,599,30],\"els\":[\"0:8852:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[600,3,600,11],\"els\":[\"0:8851:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[600,12,600,31],\"els\":[\"0:8851:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[600,31,600,32],\"els\":[\"0:8851:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[601,3,601,11],\"els\":[\"0:8811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[601,12,601,32],\"els\":[\"0:8811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[601,32,601,33],\"els\":[\"0:8811\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[602,3,602,11],\"els\":[\"0:8802:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[602,12,602,31],\"els\":[\"0:8802:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[602,31,602,32],\"els\":[\"0:8802:1187\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[603,3,603,11],\"els\":[\"0:10053\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[603,12,603,30],\"els\":[\"0:10053\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[603,30,603,31],\"els\":[\"0:10053\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[604,3,604,11],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[604,12,604,26],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[604,26,604,27],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[604,27,604,30],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[604,30,604,31],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[604,31,604,32],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[605,3,605,11],\"els\":[\"0:9287\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[605,12,605,19],\"els\":[\"0:9287\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[605,19,605,20],\"els\":[\"0:9287\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[606,3,606,11],\"els\":[\"0:9288\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[606,12,606,23],\"els\":[\"0:9288\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[606,23,606,24],\"els\":[\"0:9288\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[607,3,607,11],\"els\":[\"0:9289\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[607,12,607,22],\"els\":[\"0:9289\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[607,22,607,23],\"els\":[\"0:9289\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[608,3,608,11],\"els\":[\"0:9290\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[608,12,608,26],\"els\":[\"0:9290\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[608,26,608,27],\"els\":[\"0:9290\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[609,3,609,11],\"els\":[\"0:9291\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[609,12,609,19],\"els\":[\"0:9291\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[609,19,609,20],\"els\":[\"0:9291\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[610,3,610,11],\"els\":[\"0:9292\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[610,12,610,19],\"els\":[\"0:9292\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[610,19,610,20],\"els\":[\"0:9292\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[611,3,611,11],\"els\":[\"0:9295\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[611,12,611,17],\"els\":[\"0:9295\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[611,17,611,18],\"els\":[\"0:9295\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[612,3,612,11],\"els\":[\"0:9297\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[612,12,612,19],\"els\":[\"0:9297\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[612,19,612,20],\"els\":[\"0:9297\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[613,3,613,11],\"els\":[\"0:9303\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[613,12,613,26],\"els\":[\"0:9303\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[613,26,613,27],\"els\":[\"0:9303\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[614,3,614,11],\"els\":[\"0:9601\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[614,12,614,21],\"els\":[\"0:9601\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[614,21,614,22],\"els\":[\"0:9601\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[615,3,615,11],\"els\":[\"0:9602\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[615,12,615,20],\"els\":[\"0:9602\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[615,20,615,21],\"els\":[\"0:9602\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[616,3,616,11],\"els\":[\"0:9603\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[616,12,616,21],\"els\":[\"0:9603\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[616,21,616,22],\"els\":[\"0:9603\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[617,3,617,11],\"els\":[\"0:9604\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[617,12,617,21],\"els\":[\"0:9604\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[617,21,617,22],\"els\":[\"0:9604\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[618,3,618,11],\"els\":[\"0:9605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[618,12,618,17],\"els\":[\"0:9605\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[618,17,618,18],\"els\":[\"0:9605\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[619,3,619,11],\"els\":[\"0:9606\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[619,12,619,19],\"els\":[\"0:9606\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[619,19,619,20],\"els\":[\"0:9606\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[620,3,620,11],\"els\":[\"0:9607\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[620,12,620,21],\"els\":[\"0:9607\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[620,21,620,22],\"els\":[\"0:9607\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[621,3,621,11],\"els\":[\"0:9608\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[621,12,621,31],\"els\":[\"0:9608\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[621,31,621,32],\"els\":[\"0:9608\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[622,3,622,11],\"els\":[\"0:9609\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[622,12,622,30],\"els\":[\"0:9609\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[622,30,622,31],\"els\":[\"0:9609\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[623,3,623,11],\"els\":[\"0:9610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[623,12,623,29],\"els\":[\"0:9610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[623,29,623,30],\"els\":[\"0:9610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[624,3,624,11],\"els\":[\"0:9308\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[624,12,624,30],\"els\":[\"0:9308\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[624,30,624,31],\"els\":[\"0:9308\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[625,3,625,11],\"els\":[\"0:9309\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[625,12,625,25],\"els\":[\"0:9309\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[625,25,625,26],\"els\":[\"0:9309\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[626,3,626,11],\"els\":[\"0:9310\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[626,12,626,19],\"els\":[\"0:9310\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[626,19,626,20],\"els\":[\"0:9310\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[627,3,627,11],\"els\":[\"0:9286\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[627,12,627,14],\"els\":[\"0:9286\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[627,14,627,15],\"els\":[\"0:9286\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[628,3,628,11],\"els\":[\"0:9293\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[628,12,628,14],\"els\":[\"0:9293\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[628,14,628,15],\"els\":[\"0:9293\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[629,3,629,11],\"els\":[\"0:9294\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[629,12,629,14],\"els\":[\"0:9294\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[629,14,629,15],\"els\":[\"0:9294\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[630,3,630,11],\"els\":[\"0:9296\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[630,12,630,16],\"els\":[\"0:9296\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[630,16,630,17],\"els\":[\"0:9296\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[631,3,631,11],\"els\":[\"0:9298\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[631,12,631,13],\"els\":[\"0:9298\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[631,13,631,14],\"els\":[\"0:9298\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[632,3,632,11],\"els\":[\"0:9299\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[632,12,632,13],\"els\":[\"0:9299\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[632,13,632,14],\"els\":[\"0:9299\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[633,3,633,11],\"els\":[\"0:9300\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[633,12,633,16],\"els\":[\"0:9300\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[633,16,633,17],\"els\":[\"0:9300\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[634,3,634,11],\"els\":[\"0:9301\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[634,12,634,16],\"els\":[\"0:9301\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[634,16,634,17],\"els\":[\"0:9301\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[635,3,635,11],\"els\":[\"0:9302\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[635,12,635,19],\"els\":[\"0:9302\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[635,19,635,20],\"els\":[\"0:9302\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[636,3,636,11],\"els\":[\"0:9612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[636,12,636,26],\"els\":[\"0:9612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[636,26,636,27],\"els\":[\"0:9612\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[637,3,637,11],\"els\":[\"0:9306\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[637,12,637,22],\"els\":[\"0:9306\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[637,22,637,23],\"els\":[\"0:9306\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[638,3,638,11],\"els\":[\"0:9307\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[638,12,638,22],\"els\":[\"0:9307\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[638,22,638,23],\"els\":[\"0:9307\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[639,3,639,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[639,12,639,16],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[639,16,639,17],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[640,3,640,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[640,12,640,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[640,21,640,22],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[641,3,641,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[641,12,641,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[641,21,641,22],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[642,3,642,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[642,12,642,24],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[642,24,642,25],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[643,3,643,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[643,12,643,31],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[643,31,643,32],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[644,3,644,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[644,12,644,31],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[644,31,644,32],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[645,3,645,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[645,12,645,23],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[645,23,645,24],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[646,3,646,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[646,12,646,17],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[646,17,646,18],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[647,3,647,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[647,12,647,30],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[647,30,647,31],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[648,3,648,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[648,12,648,25],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[648,25,648,26],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[649,3,649,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[649,12,649,18],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[649,18,649,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[650,3,650,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[650,12,650,18],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[650,18,650,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[651,3,651,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[651,12,651,24],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[651,24,651,25],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[652,3,652,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[652,12,652,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[652,19,652,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[653,3,653,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[653,12,653,22],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[653,22,653,23],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[654,3,654,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[654,12,654,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[654,19,654,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[655,3,655,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[655,12,655,18],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[655,18,655,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[656,3,656,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[656,12,656,27],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[656,27,656,28],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[657,3,657,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[657,12,657,16],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[657,16,657,17],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[658,3,658,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[658,12,658,20],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[658,20,658,21],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[659,3,659,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[659,12,659,21],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[659,21,659,22],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[660,3,660,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[660,12,660,22],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[660,22,660,23],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[661,3,661,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[661,12,661,29],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[661,29,661,30],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[662,3,662,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[662,12,662,25],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[662,25,662,26],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[663,3,663,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[663,12,663,31],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[663,31,663,32],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[664,3,664,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[664,12,664,18],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[664,18,664,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[665,3,665,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[665,12,665,18],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[665,18,665,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[666,3,666,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[666,12,666,18],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[666,18,666,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[667,3,667,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[667,12,667,18],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[667,18,667,19],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[668,3,668,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[668,12,668,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[668,21,668,22],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[668,22,668,26],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[668,26,668,27],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[668,27,668,28],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[669,3,669,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[669,12,669,15],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[669,15,669,16],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[670,3,670,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[670,12,670,15],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[670,15,670,16],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[671,3,671,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[671,12,671,16],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[671,16,671,17],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[672,3,672,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[672,12,672,16],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[672,16,672,17],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[673,3,673,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[673,12,673,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[673,20,673,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[674,3,674,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[674,12,674,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[674,20,674,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[675,3,675,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[675,12,675,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[675,20,675,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[676,3,676,11],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[676,12,676,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[676,20,676,21],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[677,3,677,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[677,12,677,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[677,20,677,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[678,3,678,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[678,12,678,20],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[678,20,678,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[679,3,679,11],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[679,12,679,20],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[679,20,679,21],\"els\":[\"0:9800\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[680,3,680,10],\"els\":[\"0:8554\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[680,11,680,21],\"els\":[\"0:8554\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[680,21,680,22],\"els\":[\"0:8554\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[680,22,680,23],\"els\":[\"0:8554\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[680,23,680,24],\"els\":[\"0:8554\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[680,24,680,25],\"els\":[\"0:8554\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[681,3,681,10],\"els\":[\"0:9513\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[681,11,681,28],\"els\":[\"0:9513\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[681,28,681,29],\"els\":[\"0:9513\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[682,3,682,11],\"els\":[\"0:8973:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[682,12,682,22],\"els\":[\"0:8973:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[682,22,682,23],\"els\":[\"0:8973:610\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[682,23,682,24],\"els\":[\"0:8973:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[682,24,682,25],\"els\":[\"0:8973:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[682,25,682,26],\"els\":[\"0:8973:610\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[683,3,683,11],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[683,12,683,22],\"els\":[\"0:9507\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[683,22,683,23],\"els\":[\"0:9507\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[684,3,684,11],\"els\":[\"0:9248\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[684,12,684,24],\"els\":[\"0:9248\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[684,24,684,25],\"els\":[\"0:9248\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[685,3,685,34],\"els\":[\"0:9938:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[685,35,685,40],\"els\":[\"0:9938:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[685,40,685,41],\"els\":[\"0:9938:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[686,3,686,34],\"els\":[\"0:9936:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[686,35,686,40],\"els\":[\"0:9936:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[686,40,686,41],\"els\":[\"0:9936:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[687,3,687,11],\"els\":[\"0:9215:4\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[687,12,687,25],\"els\":[\"0:9215:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[687,25,687,26],\"els\":[\"0:9215:4\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[688,3,688,12],\"els\":[\"0:9939\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[688,13,688,31],\"els\":[\"0:9939\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[688,31,688,32],\"els\":[\"0:9939\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[689,3,689,12],\"els\":[\"0:8829\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[689,13,689,31],\"els\":[\"0:8829\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[689,31,689,32],\"els\":[\"0:8829\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[690,3,690,12],\"els\":[\"0:9198\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[690,13,690,32],\"els\":[\"0:9198\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[690,32,690,33],\"els\":[\"0:9198\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[691,3,691,9],\"els\":[\"0:8852:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[691,10,691,35],\"els\":[\"0:8852:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[691,35,691,36],\"els\":[\"0:8852:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[692,3,692,9],\"els\":[\"0:8851:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[692,10,692,37],\"els\":[\"0:8851:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[692,37,692,38],\"els\":[\"0:8851:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[693,3,693,10],\"els\":[\"0:8852:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[693,11,693,32],\"els\":[\"0:8852:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[693,32,693,33],\"els\":[\"0:8852:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[694,3,694,10],\"els\":[\"0:8851:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[694,11,694,34],\"els\":[\"0:8851:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[694,34,694,35],\"els\":[\"0:8851:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[695,3,695,12],\"els\":[\"0:9304\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[695,13,695,25],\"els\":[\"0:9304\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[695,25,695,26],\"els\":[\"0:9304\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[696,3,696,12],\"els\":[\"0:9305\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[696,13,696,22],\"els\":[\"0:9305\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[696,22,696,23],\"els\":[\"0:9305\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[697,3,697,12],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[697,13,697,23],\"els\":[\"0:9925\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[697,23,697,24],\"els\":[\"0:9925\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[698,3,698,12],\"els\":[\"0:9979:2103\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[698,13,698,25],\"els\":[\"0:9979:2103\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[698,25,698,26],\"els\":[\"0:9979:2103\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[699,3,699,12],\"els\":[\"0:9938:355\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[699,13,699,25],\"els\":[\"0:9938:355\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[699,25,699,26],\"els\":[\"0:9938:355\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[700,3,700,12],\"els\":[\"0:9937\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[700,13,700,25],\"els\":[\"0:9937\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[700,25,700,26],\"els\":[\"0:9937\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[701,3,701,12],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[701,13,701,36],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[701,36,701,37],\"els\":[\"0:9800\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[702,3,702,12],\"els\":[\"0:9935:2103\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[702,13,702,25],\"els\":[\"0:9935:2103\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[702,25,702,26],\"els\":[\"0:9935:2103\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[703,3,703,12],\"els\":[\"0:9931:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[703,13,703,25],\"els\":[\"0:9931:462\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[703,25,703,26],\"els\":[\"0:9931:462\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[704,3,704,12],\"els\":[\"0:9936:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[704,13,704,25],\"els\":[\"0:9936:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[704,25,704,26],\"els\":[\"0:9936:355\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[705,3,705,12],\"els\":[\"0:9954:462\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[705,13,705,26],\"els\":[\"0:9954:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[705,26,705,27],\"els\":[\"0:9954:462\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[706,3,706,12],\"els\":[\"0:8785\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[706,13,706,33],\"els\":[\"0:8785\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[706,33,706,34],\"els\":[\"0:8785\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[707,3,707,34],\"els\":[\"0:9910:1180\"],\"ct\":{\"1\":1}},{\"tk\":[707,35,707,47],\"els\":[\"0:9910:1180\"],\"ct\":{\"1\":1}},{\"tk\":[707,47,707,48],\"els\":[\"0:9910:1180\"],\"ct\":{\"1\":1}},{\"tk\":[708,3,708,34],\"els\":[\"0:9886:1180\"],\"ct\":{\"1\":1}},{\"tk\":[708,35,708,47],\"els\":[\"0:9886:1180\"],\"ct\":{\"1\":1}},{\"tk\":[708,47,708,48],\"els\":[\"0:9886:1180\"],\"ct\":{\"1\":1}},{\"tk\":[709,3,709,34],\"els\":[\"0:8802:1180\"],\"ct\":{\"1\":1}},{\"tk\":[709,35,709,45],\"els\":[\"0:8802:1180\"],\"ct\":{\"1\":1}},{\"tk\":[709,45,709,46],\"els\":[\"0:8802:1180\"],\"ct\":{\"1\":1}},{\"tk\":[714,3,714,13],\"els\":[\"0:8651\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[714,14,714,29],\"els\":[\"0:8651\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[714,29,714,30],\"els\":[\"0:8651\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[715,3,715,13],\"els\":[\"0:8626\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[715,14,715,31],\"els\":[\"0:8626\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[715,31,715,32],\"els\":[\"0:8626\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[716,3,716,13],\"els\":[\"0:9144\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[716,14,716,35],\"els\":[\"0:9144\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[716,35,716,36],\"els\":[\"0:9144\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[717,3,717,13],\"els\":[\"0:9803\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[717,14,717,41],\"els\":[\"0:9803\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[717,41,717,42],\"els\":[\"0:9803\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[729,3,729,11],\"els\":[\"0:8790:1180:549\"],\"ct\":{\"0\":8,\"1\":1}},{\"tk\":[729,12,729,20],\"els\":[\"0:8790:1180:549\"],\"ct\":{\"0\":8,\"1\":1}},{\"tk\":[729,20,729,21],\"els\":[\"0:8790:1180:549\"],\"ct\":{\"0\":8,\"1\":1}},{\"tk\":[729,21,729,25],\"els\":[\"0:8790:1180:549\"],\"ct\":{\"1\":1,\"0\":8}},{\"tk\":[729,25,729,26],\"els\":[\"0:8790:1180:549\"],\"ct\":{\"0\":8,\"1\":1}},{\"tk\":[729,26,729,27],\"els\":[\"0:8790:1180:549\"],\"ct\":{\"0\":8,\"1\":1}}]}}}","blocks":[{"RTWName":"<S1>/ADC2_Vac_Vdc","SIDString":"nucleo_g431re_ihm07m1:9955"},{"RTWName":"<S1>/ADC Interrupt","SIDString":"nucleo_g431re_ihm07m1:8544"},{"RTWName":"<S7>/Vabc","SIDString":"nucleo_g431re_ihm07m1:8546"},{"RTWName":"<S7>/IA/IB","SIDString":"nucleo_g431re_ihm07m1:8547"},{"RTWName":"<S7>/Ref_pos","SIDString":"nucleo_g431re_ihm07m1:8548"},{"RTWName":"<S7>/Freq","SIDString":"nucleo_g431re_ihm07m1:8549"},{"RTWName":"<S7>/TestNum","SIDString":"nucleo_g431re_ihm07m1:8550"},{"RTWName":"<S7>/RefSignal","SIDString":"nucleo_g431re_ihm07m1:8551"},{"RTWName":"<S7>/refSignal1","SIDString":"nucleo_g431re_ihm07m1:9858"},{"RTWName":"<S17>/IA/IB","SIDString":"nucleo_g431re_ihm07m1:8553"},{"RTWName":"<S17>/Add","SIDString":"nucleo_g431re_ihm07m1:8554"},{"RTWName":"<S17>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:8555"},{"RTWName":"<S17>/Data Store\nRead1","SIDString":"nucleo_g431re_ihm07m1:8556"},{"RTWName":"<S17>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8557"},{"RTWName":"<S17>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:8559"},{"RTWName":"<S17>/Data Type Conversion3","SIDString":"nucleo_g431re_ihm07m1:8560"},{"RTWName":"<S17>/Data Type Conversion4","SIDString":"nucleo_g431re_ihm07m1:9563"},{"RTWName":"<S17>/Demux","SIDString":"nucleo_g431re_ihm07m1:8561"},{"RTWName":"<S17>/Mux","SIDString":"nucleo_g431re_ihm07m1:8562"},{"RTWName":"<S17>/count_to_PU","SIDString":"nucleo_g431re_ihm07m1:9564"},{"RTWName":"<S17>/count_to_PU1","SIDString":"nucleo_g431re_ihm07m1:9970"},{"RTWName":"<S17>/count_to_PU2","SIDString":"nucleo_g431re_ihm07m1:10061"},{"RTWName":"<S17>/Ia","SIDString":"nucleo_g431re_ihm07m1:8564"},{"RTWName":"<S17>/Ib","SIDString":"nucleo_g431re_ihm07m1:8565"},{"RTWName":"<S7>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:8566"},{"RTWName":"<S7>/Data Store\nRead1","SIDString":"nucleo_g431re_ihm07m1:8567"},{"RTWName":"<S7>/Data Store\nRead2","SIDString":"nucleo_g431re_ihm07m1:8568"},{"RTWName":"<S7>/Data Store\nRead3","SIDString":"nucleo_g431re_ihm07m1:8569"},{"RTWName":"<S18>/Rs","SIDString":"nucleo_g431re_ihm07m1:8572"},{"RTWName":"<S18>/I_base","SIDString":"nucleo_g431re_ihm07m1:8573"},{"RTWName":"<S18>/V_base","SIDString":"nucleo_g431re_ihm07m1:8574"},{"RTWName":"<S18>/TestNum","SIDString":"nucleo_g431re_ihm07m1:8575"},{"RTWName":"<S18>/Ld","SIDString":"nucleo_g431re_ihm07m1:8576"},{"RTWName":"<S21>/SigIN","SIDString":"nucleo_g431re_ihm07m1:10031"},{"RTWName":"<S24>/In1","SIDString":"nucleo_g431re_ihm07m1:10032:370"},{"RTWName":"<S24>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:10032:485"},{"RTWName":"<S24>/Demux","SIDString":"nucleo_g431re_ihm07m1:10032:496"},{"RTWName":"<S24>/FilterConstant","SIDString":"nucleo_g431re_ihm07m1:10032:478"},{"RTWName":"<S25>/x","SIDString":"nucleo_g431re_ihm07m1:10032:348"},{"RTWName":"<S25>/A","SIDString":"nucleo_g431re_ihm07m1:10032:392"},{"RTWName":"<S25>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10032:486"},{"RTWName":"<S4294967295>/x","SIDString":"nucleo_g431re_ihm07m1:10032:350"},{"RTWName":"<S4294967295>/A","SIDString":"nucleo_g431re_ihm07m1:10032:394"},{"RTWName":"<S4294967295>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10032:489"},{"RTWName":"<S28>/Input","SIDString":"nucleo_g431re_ihm07m1:10032:395:359"},{"RTWName":"<S28>/A","SIDString":"nucleo_g431re_ihm07m1:10032:395:396"},{"RTWName":"<S28>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10032:395:488"},{"RTWName":"<S28>/Add1","SIDString":"nucleo_g431re_ihm07m1:10032:395:360"},{"RTWName":"<S28>/Product","SIDString":"nucleo_g431re_ihm07m1:10032:395:364"},{"RTWName":"<S28>/Product1","SIDString":"nucleo_g431re_ihm07m1:10032:395:365"},{"RTWName":"<S28>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:10032:395:366"},{"RTWName":"<S28>/Output","SIDString":"nucleo_g431re_ihm07m1:10032:395:367"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:10032:352"},{"RTWName":"<S4294967295>/y","SIDString":"nucleo_g431re_ihm07m1:10032:353"},{"RTWName":"<S26>/x","SIDString":"nucleo_g431re_ihm07m1:10032:355"},{"RTWName":"<S26>/A","SIDString":"nucleo_g431re_ihm07m1:10032:393"},{"RTWName":"<S26>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10032:487"},{"RTWName":"<S27>/Input","SIDString":"nucleo_g431re_ihm07m1:10032:359"},{"RTWName":"<S27>/A","SIDString":"nucleo_g431re_ihm07m1:10032:396"},{"RTWName":"<S27>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10032:488"},{"RTWName":"<S27>/Add1","SIDString":"nucleo_g431re_ihm07m1:10032:360"},{"RTWName":"<S27>/Product","SIDString":"nucleo_g431re_ihm07m1:10032:364"},{"RTWName":"<S27>/Product1","SIDString":"nucleo_g431re_ihm07m1:10032:365"},{"RTWName":"<S27>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:10032:366"},{"RTWName":"<S27>/Output","SIDString":"nucleo_g431re_ihm07m1:10032:367"},{"RTWName":"<S26>/y","SIDString":"nucleo_g431re_ihm07m1:10032:357"},{"RTWName":"<S25>/y","SIDString":"nucleo_g431re_ihm07m1:10032:358"},{"RTWName":"<S24>/Mux","SIDString":"nucleo_g431re_ihm07m1:10032:494"},{"RTWName":"<S24>/Mux1","SIDString":"nucleo_g431re_ihm07m1:10032:495"},{"RTWName":"<S24>/One","SIDString":"nucleo_g431re_ihm07m1:10032:479"},{"RTWName":"<S24>/OneMinusFilterConstant","SIDString":"nucleo_g431re_ihm07m1:10032:480"},{"RTWName":"<S24>/Sum","SIDString":"nucleo_g431re_ihm07m1:10032:481"},{"RTWName":"<S24>/Switch1","SIDString":"nucleo_g431re_ihm07m1:10032:483"},{"RTWName":"<S24>/UseInputPort","SIDString":"nucleo_g431re_ihm07m1:10032:484"},{"RTWName":"<S24>/a","SIDString":"nucleo_g431re_ihm07m1:10032:844"},{"RTWName":"<S24>/Out1","SIDString":"nucleo_g431re_ihm07m1:10032:381"},{"RTWName":"<S21>/Sum6","SIDString":"nucleo_g431re_ihm07m1:10033"},{"RTWName":"<S21>/SigOUT","SIDString":"nucleo_g431re_ihm07m1:10034"},{"RTWName":"<S22>/SigIN","SIDString":"nucleo_g431re_ihm07m1:10036"},{"RTWName":"<S28>/In1","SIDString":"nucleo_g431re_ihm07m1:10037:370"},{"RTWName":"<S28>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:10037:485"},{"RTWName":"<S28>/Demux","SIDString":"nucleo_g431re_ihm07m1:10037:496"},{"RTWName":"<S28>/FilterConstant","SIDString":"nucleo_g431re_ihm07m1:10037:478"},{"RTWName":"<S29>/x","SIDString":"nucleo_g431re_ihm07m1:10037:348"},{"RTWName":"<S29>/A","SIDString":"nucleo_g431re_ihm07m1:10037:392"},{"RTWName":"<S29>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10037:486"},{"RTWName":"<S4294967295>/x","SIDString":"nucleo_g431re_ihm07m1:10037:350"},{"RTWName":"<S4294967295>/A","SIDString":"nucleo_g431re_ihm07m1:10037:394"},{"RTWName":"<S4294967295>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10037:489"},{"RTWName":"<S34>/Input","SIDString":"nucleo_g431re_ihm07m1:10037:395:359"},{"RTWName":"<S34>/A","SIDString":"nucleo_g431re_ihm07m1:10037:395:396"},{"RTWName":"<S34>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10037:395:488"},{"RTWName":"<S34>/Add1","SIDString":"nucleo_g431re_ihm07m1:10037:395:360"},{"RTWName":"<S34>/Product","SIDString":"nucleo_g431re_ihm07m1:10037:395:364"},{"RTWName":"<S34>/Product1","SIDString":"nucleo_g431re_ihm07m1:10037:395:365"},{"RTWName":"<S34>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:10037:395:366"},{"RTWName":"<S34>/Output","SIDString":"nucleo_g431re_ihm07m1:10037:395:367"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:10037:352"},{"RTWName":"<S4294967295>/y","SIDString":"nucleo_g431re_ihm07m1:10037:353"},{"RTWName":"<S30>/x","SIDString":"nucleo_g431re_ihm07m1:10037:355"},{"RTWName":"<S30>/A","SIDString":"nucleo_g431re_ihm07m1:10037:393"},{"RTWName":"<S30>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10037:487"},{"RTWName":"<S31>/Input","SIDString":"nucleo_g431re_ihm07m1:10037:359"},{"RTWName":"<S31>/A","SIDString":"nucleo_g431re_ihm07m1:10037:396"},{"RTWName":"<S31>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:10037:488"},{"RTWName":"<S31>/Add1","SIDString":"nucleo_g431re_ihm07m1:10037:360"},{"RTWName":"<S31>/Product","SIDString":"nucleo_g431re_ihm07m1:10037:364"},{"RTWName":"<S31>/Product1","SIDString":"nucleo_g431re_ihm07m1:10037:365"},{"RTWName":"<S31>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:10037:366"},{"RTWName":"<S31>/Output","SIDString":"nucleo_g431re_ihm07m1:10037:367"},{"RTWName":"<S30>/y","SIDString":"nucleo_g431re_ihm07m1:10037:357"},{"RTWName":"<S29>/y","SIDString":"nucleo_g431re_ihm07m1:10037:358"},{"RTWName":"<S28>/Mux","SIDString":"nucleo_g431re_ihm07m1:10037:494"},{"RTWName":"<S28>/Mux1","SIDString":"nucleo_g431re_ihm07m1:10037:495"},{"RTWName":"<S28>/One","SIDString":"nucleo_g431re_ihm07m1:10037:479"},{"RTWName":"<S28>/OneMinusFilterConstant","SIDString":"nucleo_g431re_ihm07m1:10037:480"},{"RTWName":"<S28>/Sum","SIDString":"nucleo_g431re_ihm07m1:10037:481"},{"RTWName":"<S28>/Switch1","SIDString":"nucleo_g431re_ihm07m1:10037:483"},{"RTWName":"<S28>/UseInputPort","SIDString":"nucleo_g431re_ihm07m1:10037:484"},{"RTWName":"<S28>/a","SIDString":"nucleo_g431re_ihm07m1:10037:844"},{"RTWName":"<S28>/Out1","SIDString":"nucleo_g431re_ihm07m1:10037:381"},{"RTWName":"<S22>/Sum6","SIDString":"nucleo_g431re_ihm07m1:10038"},{"RTWName":"<S22>/SigOUT","SIDString":"nucleo_g431re_ihm07m1:10039"},{"RTWName":"<S18>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8579"},{"RTWName":"<S18>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9457"},{"RTWName":"<S18>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:8580"},{"RTWName":"<S18>/Data Type Conversion3","SIDString":"nucleo_g431re_ihm07m1:8581"},{"RTWName":"<S18>/Data Type Conversion4","SIDString":"nucleo_g431re_ihm07m1:8582"},{"RTWName":"<S18>/Data Type Conversion5","SIDString":"nucleo_g431re_ihm07m1:8583"},{"RTWName":"<S18>/Demux","SIDString":"nucleo_g431re_ihm07m1:8584"},{"RTWName":"<S18>/Demux1","SIDString":"nucleo_g431re_ihm07m1:10052"},{"RTWName":"<S23>/Valpha","SIDString":"nucleo_g431re_ihm07m1:8599"},{"RTWName":"<S23>/Vbeta","SIDString":"nucleo_g431re_ihm07m1:8600"},{"RTWName":"<S23>/Ialpha","SIDString":"nucleo_g431re_ihm07m1:8601"},{"RTWName":"<S23>/Ibeta","SIDString":"nucleo_g431re_ihm07m1:8602"},{"RTWName":"<S23>/TestNum","SIDString":"nucleo_g431re_ihm07m1:8603"},{"RTWName":"<S23>/scalingR","SIDString":"nucleo_g431re_ihm07m1:8604"},{"RTWName":"<S23>/scalingLd","SIDString":"nucleo_g431re_ihm07m1:8605"},{"RTWName":"<S32>/u","SIDString":"nucleo_g431re_ihm07m1:8577:1"},{"RTWName":"<S32>/Compare","SIDString":"nucleo_g431re_ihm07m1:8577:2"},{"RTWName":"<S32>/Constant","SIDString":"nucleo_g431re_ihm07m1:8577:3"},{"RTWName":"<S32>/y","SIDString":"nucleo_g431re_ihm07m1:8577:4"},{"RTWName":"<S33>/Valpha","SIDString":"nucleo_g431re_ihm07m1:8609"},{"RTWName":"<S33>/Vbeta","SIDString":"nucleo_g431re_ihm07m1:8610"},{"RTWName":"<S33>/Ialpha","SIDString":"nucleo_g431re_ihm07m1:8611"},{"RTWName":"<S33>/Ibeta","SIDString":"nucleo_g431re_ihm07m1:8612"},{"RTWName":"<S33>/Reset","SIDString":"nucleo_g431re_ihm07m1:8613"},{"RTWName":"<S33>/scaling","SIDString":"nucleo_g431re_ihm07m1:8614"},{"RTWName":"<S33>/scalingLd","SIDString":"nucleo_g431re_ihm07m1:8615"},{"RTWName":"<S33>/PositionGain","SIDString":"nucleo_g431re_ihm07m1:8616"},{"RTWName":"<S33>/Reset1","SIDString":"nucleo_g431re_ihm07m1:8617"},{"RTWName":"<S35>/A","SIDString":"nucleo_g431re_ihm07m1:8618:282"},{"RTWName":"<S35>/B","SIDString":"nucleo_g431re_ihm07m1:8618:283"},{"RTWName":"<S35>/Atan2","SIDString":"nucleo_g431re_ihm07m1:8618:325"},{"RTWName":"<S35>/Constant","SIDString":"nucleo_g431re_ihm07m1:8618:285"},{"RTWName":"<S35>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8618:286"},{"RTWName":"<S35>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8618:288"},{"RTWName":"<S35>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:8618:289"},{"RTWName":"<S35>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:8618:290"},{"RTWName":"<S38>/In1","SIDString":"nucleo_g431re_ihm07m1:8618:319"},{"RTWName":"<S38>/Bias","SIDString":"nucleo_g431re_ihm07m1:8618:320"},{"RTWName":"<S38>/Gain","SIDString":"nucleo_g431re_ihm07m1:8618:321"},{"RTWName":"<S38>/Switch","SIDString":"nucleo_g431re_ihm07m1:8618:322"},{"RTWName":"<S38>/Out1","SIDString":"nucleo_g431re_ihm07m1:8618:323"},{"RTWName":"<S35>/Switch","SIDString":"nucleo_g431re_ihm07m1:8618:324"},{"RTWName":"<S35>/a16","SIDString":"nucleo_g431re_ihm07m1:8618:305"},{"RTWName":"<S35>/Y","SIDString":"nucleo_g431re_ihm07m1:8618:304"},{"RTWName":"<S36>/Reset","SIDString":"nucleo_g431re_ihm07m1:8620"},{"RTWName":"<S36>/Valpha","SIDString":"nucleo_g431re_ihm07m1:8621"},{"RTWName":"<S36>/Ialpha","SIDString":"nucleo_g431re_ihm07m1:8622"},{"RTWName":"<S36>/scaling","SIDString":"nucleo_g431re_ihm07m1:8623"},{"RTWName":"<S36>/scalingLd","SIDString":"nucleo_g431re_ihm07m1:8624"},{"RTWName":"<S36>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8625"},{"RTWName":"<S36>/Delay","SIDString":"nucleo_g431re_ihm07m1:8626"},{"RTWName":"<S36>/Gain","SIDString":"nucleo_g431re_ihm07m1:8627"},{"RTWName":"<S39>/In1","SIDString":"nucleo_g431re_ihm07m1:8628:370"},{"RTWName":"<S39>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8628:485"},{"RTWName":"<S39>/Demux","SIDString":"nucleo_g431re_ihm07m1:8628:496"},{"RTWName":"<S39>/FilterConstant","SIDString":"nucleo_g431re_ihm07m1:8628:478"},{"RTWName":"<S41>/x","SIDString":"nucleo_g431re_ihm07m1:8628:348"},{"RTWName":"<S41>/A","SIDString":"nucleo_g431re_ihm07m1:8628:392"},{"RTWName":"<S41>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8628:486"},{"RTWName":"<S4294967295>/x","SIDString":"nucleo_g431re_ihm07m1:8628:350"},{"RTWName":"<S4294967295>/A","SIDString":"nucleo_g431re_ihm07m1:8628:394"},{"RTWName":"<S4294967295>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8628:489"},{"RTWName":"<S48>/Input","SIDString":"nucleo_g431re_ihm07m1:8628:395:359"},{"RTWName":"<S48>/A","SIDString":"nucleo_g431re_ihm07m1:8628:395:396"},{"RTWName":"<S48>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8628:395:488"},{"RTWName":"<S48>/Add1","SIDString":"nucleo_g431re_ihm07m1:8628:395:360"},{"RTWName":"<S48>/Product","SIDString":"nucleo_g431re_ihm07m1:8628:395:364"},{"RTWName":"<S48>/Product1","SIDString":"nucleo_g431re_ihm07m1:8628:395:365"},{"RTWName":"<S48>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:8628:395:366"},{"RTWName":"<S48>/Output","SIDString":"nucleo_g431re_ihm07m1:8628:395:367"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8628:352"},{"RTWName":"<S4294967295>/y","SIDString":"nucleo_g431re_ihm07m1:8628:353"},{"RTWName":"<S42>/x","SIDString":"nucleo_g431re_ihm07m1:8628:355"},{"RTWName":"<S42>/A","SIDString":"nucleo_g431re_ihm07m1:8628:393"},{"RTWName":"<S42>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8628:487"},{"RTWName":"<S43>/Input","SIDString":"nucleo_g431re_ihm07m1:8628:359"},{"RTWName":"<S43>/A","SIDString":"nucleo_g431re_ihm07m1:8628:396"},{"RTWName":"<S43>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8628:488"},{"RTWName":"<S43>/Add1","SIDString":"nucleo_g431re_ihm07m1:8628:360"},{"RTWName":"<S43>/Product","SIDString":"nucleo_g431re_ihm07m1:8628:364"},{"RTWName":"<S43>/Product1","SIDString":"nucleo_g431re_ihm07m1:8628:365"},{"RTWName":"<S43>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:8628:366"},{"RTWName":"<S43>/Output","SIDString":"nucleo_g431re_ihm07m1:8628:367"},{"RTWName":"<S42>/y","SIDString":"nucleo_g431re_ihm07m1:8628:357"},{"RTWName":"<S41>/y","SIDString":"nucleo_g431re_ihm07m1:8628:358"},{"RTWName":"<S39>/Mux","SIDString":"nucleo_g431re_ihm07m1:8628:494"},{"RTWName":"<S39>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8628:495"},{"RTWName":"<S39>/One","SIDString":"nucleo_g431re_ihm07m1:8628:479"},{"RTWName":"<S39>/OneMinusFilterConstant","SIDString":"nucleo_g431re_ihm07m1:8628:480"},{"RTWName":"<S39>/Sum","SIDString":"nucleo_g431re_ihm07m1:8628:481"},{"RTWName":"<S39>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8628:483"},{"RTWName":"<S39>/UseInputPort","SIDString":"nucleo_g431re_ihm07m1:8628:484"},{"RTWName":"<S39>/a","SIDString":"nucleo_g431re_ihm07m1:8628:844"},{"RTWName":"<S39>/Out1","SIDString":"nucleo_g431re_ihm07m1:8628:381"},{"RTWName":"<S36>/Product","SIDString":"nucleo_g431re_ihm07m1:8629"},{"RTWName":"<S40>/Valpha ","SIDString":"nucleo_g431re_ihm07m1:8631"},{"RTWName":"<S40>/Ialpha","SIDString":"nucleo_g431re_ihm07m1:8632"},{"RTWName":"<S40>/scaling","SIDString":"nucleo_g431re_ihm07m1:8633"},{"RTWName":"<S40>/Product","SIDString":"nucleo_g431re_ihm07m1:8634"},{"RTWName":"<S40>/ValphaScaled","SIDString":"nucleo_g431re_ihm07m1:8636"},{"RTWName":"<S40>/IalphaScaled*R","SIDString":"nucleo_g431re_ihm07m1:8637"},{"RTWName":"<S36>/Sum","SIDString":"nucleo_g431re_ihm07m1:8638"},{"RTWName":"<S36>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8639"},{"RTWName":"<S36>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8640"},{"RTWName":"<S36>/Sum6","SIDString":"nucleo_g431re_ihm07m1:8641"},{"RTWName":"<S36>/psiAlpha","SIDString":"nucleo_g431re_ihm07m1:8642"},{"RTWName":"<S37>/Vbeta","SIDString":"nucleo_g431re_ihm07m1:8645"},{"RTWName":"<S37>/Ibeta","SIDString":"nucleo_g431re_ihm07m1:8646"},{"RTWName":"<S37>/Reset","SIDString":"nucleo_g431re_ihm07m1:8647"},{"RTWName":"<S37>/scaling","SIDString":"nucleo_g431re_ihm07m1:8648"},{"RTWName":"<S37>/scalingLd","SIDString":"nucleo_g431re_ihm07m1:8649"},{"RTWName":"<S37>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8650"},{"RTWName":"<S37>/Delay","SIDString":"nucleo_g431re_ihm07m1:8651"},{"RTWName":"<S37>/Gain","SIDString":"nucleo_g431re_ihm07m1:8652"},{"RTWName":"<S44>/In1","SIDString":"nucleo_g431re_ihm07m1:8653:370"},{"RTWName":"<S44>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8653:485"},{"RTWName":"<S44>/Demux","SIDString":"nucleo_g431re_ihm07m1:8653:496"},{"RTWName":"<S44>/FilterConstant","SIDString":"nucleo_g431re_ihm07m1:8653:478"},{"RTWName":"<S46>/x","SIDString":"nucleo_g431re_ihm07m1:8653:348"},{"RTWName":"<S46>/A","SIDString":"nucleo_g431re_ihm07m1:8653:392"},{"RTWName":"<S46>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8653:486"},{"RTWName":"<S4294967295>/x","SIDString":"nucleo_g431re_ihm07m1:8653:350"},{"RTWName":"<S4294967295>/A","SIDString":"nucleo_g431re_ihm07m1:8653:394"},{"RTWName":"<S4294967295>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8653:489"},{"RTWName":"<S55>/Input","SIDString":"nucleo_g431re_ihm07m1:8653:395:359"},{"RTWName":"<S55>/A","SIDString":"nucleo_g431re_ihm07m1:8653:395:396"},{"RTWName":"<S55>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8653:395:488"},{"RTWName":"<S55>/Add1","SIDString":"nucleo_g431re_ihm07m1:8653:395:360"},{"RTWName":"<S55>/Product","SIDString":"nucleo_g431re_ihm07m1:8653:395:364"},{"RTWName":"<S55>/Product1","SIDString":"nucleo_g431re_ihm07m1:8653:395:365"},{"RTWName":"<S55>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:8653:395:366"},{"RTWName":"<S55>/Output","SIDString":"nucleo_g431re_ihm07m1:8653:395:367"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8653:352"},{"RTWName":"<S4294967295>/y","SIDString":"nucleo_g431re_ihm07m1:8653:353"},{"RTWName":"<S47>/x","SIDString":"nucleo_g431re_ihm07m1:8653:355"},{"RTWName":"<S47>/A","SIDString":"nucleo_g431re_ihm07m1:8653:393"},{"RTWName":"<S47>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8653:487"},{"RTWName":"<S48>/Input","SIDString":"nucleo_g431re_ihm07m1:8653:359"},{"RTWName":"<S48>/A","SIDString":"nucleo_g431re_ihm07m1:8653:396"},{"RTWName":"<S48>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8653:488"},{"RTWName":"<S48>/Add1","SIDString":"nucleo_g431re_ihm07m1:8653:360"},{"RTWName":"<S48>/Product","SIDString":"nucleo_g431re_ihm07m1:8653:364"},{"RTWName":"<S48>/Product1","SIDString":"nucleo_g431re_ihm07m1:8653:365"},{"RTWName":"<S48>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:8653:366"},{"RTWName":"<S48>/Output","SIDString":"nucleo_g431re_ihm07m1:8653:367"},{"RTWName":"<S47>/y","SIDString":"nucleo_g431re_ihm07m1:8653:357"},{"RTWName":"<S46>/y","SIDString":"nucleo_g431re_ihm07m1:8653:358"},{"RTWName":"<S44>/Mux","SIDString":"nucleo_g431re_ihm07m1:8653:494"},{"RTWName":"<S44>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8653:495"},{"RTWName":"<S44>/One","SIDString":"nucleo_g431re_ihm07m1:8653:479"},{"RTWName":"<S44>/OneMinusFilterConstant","SIDString":"nucleo_g431re_ihm07m1:8653:480"},{"RTWName":"<S44>/Sum","SIDString":"nucleo_g431re_ihm07m1:8653:481"},{"RTWName":"<S44>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8653:483"},{"RTWName":"<S44>/UseInputPort","SIDString":"nucleo_g431re_ihm07m1:8653:484"},{"RTWName":"<S44>/a","SIDString":"nucleo_g431re_ihm07m1:8653:844"},{"RTWName":"<S44>/Out1","SIDString":"nucleo_g431re_ihm07m1:8653:381"},{"RTWName":"<S37>/Product","SIDString":"nucleo_g431re_ihm07m1:8654"},{"RTWName":"<S45>/Vbeta","SIDString":"nucleo_g431re_ihm07m1:8656"},{"RTWName":"<S45>/Ibeta","SIDString":"nucleo_g431re_ihm07m1:8657"},{"RTWName":"<S45>/scaling","SIDString":"nucleo_g431re_ihm07m1:8658"},{"RTWName":"<S45>/Product","SIDString":"nucleo_g431re_ihm07m1:8659"},{"RTWName":"<S45>/VbetaScaled","SIDString":"nucleo_g431re_ihm07m1:8661"},{"RTWName":"<S45>/IbetaScaled*R","SIDString":"nucleo_g431re_ihm07m1:8662"},{"RTWName":"<S37>/Sum","SIDString":"nucleo_g431re_ihm07m1:8663"},{"RTWName":"<S37>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8664"},{"RTWName":"<S37>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8665"},{"RTWName":"<S37>/Sum6","SIDString":"nucleo_g431re_ihm07m1:8666"},{"RTWName":"<S37>/psiBeta","SIDString":"nucleo_g431re_ihm07m1:8667"},{"RTWName":"<S33>/scaling1","SIDString":"nucleo_g431re_ihm07m1:8669"},{"RTWName":"<S33>/Position","SIDString":"nucleo_g431re_ihm07m1:8670"},{"RTWName":"<S23>/Gain1","SIDString":"nucleo_g431re_ihm07m1:9599"},{"RTWName":"<S23>/Gain2","SIDString":"nucleo_g431re_ihm07m1:9600"},{"RTWName":"<S23>/Mux2","SIDString":"nucleo_g431re_ihm07m1:8673"},{"RTWName":"<S23>/NOT","SIDString":"nucleo_g431re_ihm07m1:8593"},{"RTWName":"<S34>/V_alpha","SIDString":"nucleo_g431re_ihm07m1:9492"},{"RTWName":"<S34>/V_beta","SIDString":"nucleo_g431re_ihm07m1:9493"},{"RTWName":"<S34>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:9518"},{"RTWName":"<S34>/Data Store\nRead1","SIDString":"nucleo_g431re_ihm07m1:8606"},{"RTWName":"<S34>/Divide","SIDString":"nucleo_g431re_ihm07m1:8607"},{"RTWName":"<S49>/In1","SIDString":"nucleo_g431re_ihm07m1:8672:370"},{"RTWName":"<S49>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8672:485"},{"RTWName":"<S49>/Demux","SIDString":"nucleo_g431re_ihm07m1:8672:496"},{"RTWName":"<S49>/FilterConstant","SIDString":"nucleo_g431re_ihm07m1:8672:478"},{"RTWName":"<S52>/x","SIDString":"nucleo_g431re_ihm07m1:8672:348"},{"RTWName":"<S52>/A","SIDString":"nucleo_g431re_ihm07m1:8672:392"},{"RTWName":"<S52>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8672:486"},{"RTWName":"<S4294967295>/x","SIDString":"nucleo_g431re_ihm07m1:8672:350"},{"RTWName":"<S4294967295>/A","SIDString":"nucleo_g431re_ihm07m1:8672:394"},{"RTWName":"<S4294967295>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8672:489"},{"RTWName":"<S63>/Input","SIDString":"nucleo_g431re_ihm07m1:8672:395:359"},{"RTWName":"<S63>/A","SIDString":"nucleo_g431re_ihm07m1:8672:395:396"},{"RTWName":"<S63>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8672:395:488"},{"RTWName":"<S63>/Add1","SIDString":"nucleo_g431re_ihm07m1:8672:395:360"},{"RTWName":"<S63>/Product","SIDString":"nucleo_g431re_ihm07m1:8672:395:364"},{"RTWName":"<S63>/Product1","SIDString":"nucleo_g431re_ihm07m1:8672:395:365"},{"RTWName":"<S63>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:8672:395:366"},{"RTWName":"<S63>/Output","SIDString":"nucleo_g431re_ihm07m1:8672:395:367"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8672:352"},{"RTWName":"<S4294967295>/y","SIDString":"nucleo_g431re_ihm07m1:8672:353"},{"RTWName":"<S53>/x","SIDString":"nucleo_g431re_ihm07m1:8672:355"},{"RTWName":"<S53>/A","SIDString":"nucleo_g431re_ihm07m1:8672:393"},{"RTWName":"<S53>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8672:487"},{"RTWName":"<S54>/Input","SIDString":"nucleo_g431re_ihm07m1:8672:359"},{"RTWName":"<S54>/A","SIDString":"nucleo_g431re_ihm07m1:8672:396"},{"RTWName":"<S54>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:8672:488"},{"RTWName":"<S54>/Add1","SIDString":"nucleo_g431re_ihm07m1:8672:360"},{"RTWName":"<S54>/Product","SIDString":"nucleo_g431re_ihm07m1:8672:364"},{"RTWName":"<S54>/Product1","SIDString":"nucleo_g431re_ihm07m1:8672:365"},{"RTWName":"<S54>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:8672:366"},{"RTWName":"<S54>/Output","SIDString":"nucleo_g431re_ihm07m1:8672:367"},{"RTWName":"<S53>/y","SIDString":"nucleo_g431re_ihm07m1:8672:357"},{"RTWName":"<S52>/y","SIDString":"nucleo_g431re_ihm07m1:8672:358"},{"RTWName":"<S49>/Mux","SIDString":"nucleo_g431re_ihm07m1:8672:494"},{"RTWName":"<S49>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8672:495"},{"RTWName":"<S49>/One","SIDString":"nucleo_g431re_ihm07m1:8672:479"},{"RTWName":"<S49>/OneMinusFilterConstant","SIDString":"nucleo_g431re_ihm07m1:8672:480"},{"RTWName":"<S49>/Sum","SIDString":"nucleo_g431re_ihm07m1:8672:481"},{"RTWName":"<S49>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8672:483"},{"RTWName":"<S49>/UseInputPort","SIDString":"nucleo_g431re_ihm07m1:8672:484"},{"RTWName":"<S49>/a","SIDString":"nucleo_g431re_ihm07m1:8672:844"},{"RTWName":"<S49>/Out1","SIDString":"nucleo_g431re_ihm07m1:8672:381"},{"RTWName":"<S50>/PositionPU","SIDString":"nucleo_g431re_ihm07m1:9503"},{"RTWName":"<S50>/MaxSpeed","SIDString":"nucleo_g431re_ihm07m1:9504"},{"RTWName":"<S50>/2^32/2","SIDString":"nucleo_g431re_ihm07m1:9505"},{"RTWName":"<S50>/Constant","SIDString":"nucleo_g431re_ihm07m1:9506"},{"RTWName":"<S50>/Delay","SIDString":"nucleo_g431re_ihm07m1:9507"},{"RTWName":"<S50>/DelayLength","SIDString":"nucleo_g431re_ihm07m1:9508"},{"RTWName":"<S50>/Divide","SIDString":"nucleo_g431re_ihm07m1:9509"},{"RTWName":"<S50>/Product","SIDString":"nucleo_g431re_ihm07m1:9510"},{"RTWName":"<S50>/Product1","SIDString":"nucleo_g431re_ihm07m1:9511"},{"RTWName":"<S50>/SampleTime","SIDString":"nucleo_g431re_ihm07m1:9512"},{"RTWName":"<S50>/SpeedCount","SIDString":"nucleo_g431re_ihm07m1:9513"},{"RTWName":"<S50>/SpeedToCount","SIDString":"nucleo_g431re_ihm07m1:9514"},{"RTWName":"<S50>/speedPU","SIDString":"nucleo_g431re_ihm07m1:9515"},{"RTWName":"<S51>/A","SIDString":"nucleo_g431re_ihm07m1:9427:282"},{"RTWName":"<S51>/B","SIDString":"nucleo_g431re_ihm07m1:9427:283"},{"RTWName":"<S51>/Atan2","SIDString":"nucleo_g431re_ihm07m1:9427:325"},{"RTWName":"<S51>/Constant","SIDString":"nucleo_g431re_ihm07m1:9427:285"},{"RTWName":"<S51>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9427:286"},{"RTWName":"<S51>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9427:288"},{"RTWName":"<S51>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9427:289"},{"RTWName":"<S51>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9427:290"},{"RTWName":"<S55>/In1","SIDString":"nucleo_g431re_ihm07m1:9427:319"},{"RTWName":"<S55>/Bias","SIDString":"nucleo_g431re_ihm07m1:9427:320"},{"RTWName":"<S55>/Gain","SIDString":"nucleo_g431re_ihm07m1:9427:321"},{"RTWName":"<S55>/Switch","SIDString":"nucleo_g431re_ihm07m1:9427:322"},{"RTWName":"<S55>/Out1","SIDString":"nucleo_g431re_ihm07m1:9427:323"},{"RTWName":"<S51>/Switch","SIDString":"nucleo_g431re_ihm07m1:9427:324"},{"RTWName":"<S51>/a16","SIDString":"nucleo_g431re_ihm07m1:9427:305"},{"RTWName":"<S51>/Y","SIDString":"nucleo_g431re_ihm07m1:9427:304"},{"RTWName":"<S34>/Speed","SIDString":"nucleo_g431re_ihm07m1:9494"},{"RTWName":"<S23>/Pos_Speed","SIDString":"nucleo_g431re_ihm07m1:8675"},{"RTWName":"<S18>/From","SIDString":"nucleo_g431re_ihm07m1:8585"},{"RTWName":"<S18>/From11","SIDString":"nucleo_g431re_ihm07m1:8586"},{"RTWName":"<S18>/From13","SIDString":"nucleo_g431re_ihm07m1:8587"},{"RTWName":"<S18>/From3","SIDString":"nucleo_g431re_ihm07m1:9458"},{"RTWName":"<S18>/From5","SIDString":"nucleo_g431re_ihm07m1:8588"},{"RTWName":"<S18>/From6","SIDString":"nucleo_g431re_ihm07m1:8589"},{"RTWName":"<S18>/From7","SIDString":"nucleo_g431re_ihm07m1:8590"},{"RTWName":"<S18>/Gain","SIDString":"nucleo_g431re_ihm07m1:9426"},{"RTWName":"<S18>/Mux","SIDString":"nucleo_g431re_ihm07m1:10051"},{"RTWName":"<S18>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8591"},{"RTWName":"<S18>/Mux2","SIDString":"nucleo_g431re_ihm07m1:8592"},{"RTWName":"<S18>/Product","SIDString":"nucleo_g431re_ihm07m1:8594"},{"RTWName":"<S18>/Product1","SIDString":"nucleo_g431re_ihm07m1:8595"},{"RTWName":"<S18>/Scaling","SIDString":"nucleo_g431re_ihm07m1:8596"},{"RTWName":"<S18>/Scaling1","SIDString":"nucleo_g431re_ihm07m1:8597"},{"RTWName":"<S18>/Switch","SIDString":"nucleo_g431re_ihm07m1:8676"},{"RTWName":"<S18>/Pos/Speed","SIDString":"nucleo_g431re_ihm07m1:8678"},{"RTWName":"<S7>/Gain","SIDString":"nucleo_g431re_ihm07m1:8679"},{"RTWName":"<S19>/Ia","SIDString":"nucleo_g431re_ihm07m1:8681"},{"RTWName":"<S19>/Ib","SIDString":"nucleo_g431re_ihm07m1:8682"},{"RTWName":"<S19>/IaIb_adc_counts","SIDString":"nucleo_g431re_ihm07m1:8683"},{"RTWName":"<S19>/Vao","SIDString":"nucleo_g431re_ihm07m1:8684"},{"RTWName":"<S19>/Vbo","SIDString":"nucleo_g431re_ihm07m1:8685"},{"RTWName":"<S19>/Vco","SIDString":"nucleo_g431re_ihm07m1:8686"},{"RTWName":"<S19>/Pos/Speed","SIDString":"nucleo_g431re_ihm07m1:8687"},{"RTWName":"<S19>/Ref_posOL","SIDString":"nucleo_g431re_ihm07m1:8688"},{"RTWName":"<S19>/Freq","SIDString":"nucleo_g431re_ihm07m1:8689"},{"RTWName":"<S19>/TestNum","SIDString":"nucleo_g431re_ihm07m1:8690"},{"RTWName":"<S19>/RefSignal","SIDString":"nucleo_g431re_ihm07m1:8691"},{"RTWName":"<S19>/RefSignal1","SIDString":"nucleo_g431re_ihm07m1:9862"},{"RTWName":"<S56>/sin","SIDString":"nucleo_g431re_ihm07m1:8693"},{"RTWName":"<S56>/cos","SIDString":"nucleo_g431re_ihm07m1:8694"},{"RTWName":"<S56>/Vao","SIDString":"nucleo_g431re_ihm07m1:8695"},{"RTWName":"<S56>/Vbo","SIDString":"nucleo_g431re_ihm07m1:8696"},{"RTWName":"<S56>/Vco","SIDString":"nucleo_g431re_ihm07m1:8697"},{"RTWName":"<S64>/a","SIDString":"nucleo_g431re_ihm07m1:8698:478"},{"RTWName":"<S64>/b","SIDString":"nucleo_g431re_ihm07m1:8698:677"},{"RTWName":"<S4294967295>/abc","SIDString":"nucleo_g431re_ihm07m1:8698:637"},{"RTWName":"<S4294967295>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8698:639"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8698:640"},{"RTWName":"<S4294967295>/Kalphabeta0","SIDString":"nucleo_g431re_ihm07m1:8698:641"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8698:643"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8698:644"},{"RTWName":"<S4294967295>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8698:645"},{"RTWName":"<S4294967295>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8698:646"},{"RTWName":"<S4294967295>/one_by_3","SIDString":"nucleo_g431re_ihm07m1:8698:648"},{"RTWName":"<S4294967295>/one_by_sqrt3_","SIDString":"nucleo_g431re_ihm07m1:8698:649"},{"RTWName":"<S4294967295>/alphabeta0","SIDString":"nucleo_g431re_ihm07m1:8698:650"},{"RTWName":"<S67>/a","SIDString":"nucleo_g431re_ihm07m1:8698:656"},{"RTWName":"<S67>/b","SIDString":"nucleo_g431re_ihm07m1:8698:657"},{"RTWName":"<S67>/Kalpha","SIDString":"nucleo_g431re_ihm07m1:8698:652"},{"RTWName":"<S67>/Kbeta","SIDString":"nucleo_g431re_ihm07m1:8698:653"},{"RTWName":"<S68>/a","SIDString":"nucleo_g431re_ihm07m1:8698:629"},{"RTWName":"<S68>/b","SIDString":"nucleo_g431re_ihm07m1:8698:630"},{"RTWName":"<S68>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8698:631"},{"RTWName":"<S68>/a16","SIDString":"nucleo_g431re_ihm07m1:8698:632"},{"RTWName":"<S68>/a_plus_2b","SIDString":"nucleo_g431re_ihm07m1:8698:633"},{"RTWName":"<S68>/one_by_sqrt3","SIDString":"nucleo_g431re_ihm07m1:8698:634"},{"RTWName":"<S68>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8698:635"},{"RTWName":"<S68>/Beta","SIDString":"nucleo_g431re_ihm07m1:8698:636"},{"RTWName":"<S67>/alpha","SIDString":"nucleo_g431re_ihm07m1:8698:658"},{"RTWName":"<S67>/beta","SIDString":"nucleo_g431re_ihm07m1:8698:659"},{"RTWName":"<S64>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8698:509"},{"RTWName":"<S64>/Beta","SIDString":"nucleo_g431re_ihm07m1:8698:678"},{"RTWName":"<S56>/Goto3","SIDString":"nucleo_g431re_ihm07m1:8699"},{"RTWName":"<S56>/Goto4","SIDString":"nucleo_g431re_ihm07m1:8700"},{"RTWName":"<S65>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8701:231"},{"RTWName":"<S65>/Beta","SIDString":"nucleo_g431re_ihm07m1:8701:744"},{"RTWName":"<S65>/Sin","SIDString":"nucleo_g431re_ihm07m1:8701:429"},{"RTWName":"<S65>/Cos","SIDString":"nucleo_g431re_ihm07m1:8701:752"},{"RTWName":"<S4294967295>/Theta","SIDString":"nucleo_g431re_ihm07m1:8701:558"},{"RTWName":"<S83>/Theta","SIDString":"nucleo_g431re_ihm07m1:8701:559:458"},{"RTWName":"<S83>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8701:559:545"},{"RTWName":"<S83>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8701:559:673"},{"RTWName":"<S83>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8701:559:710"},{"RTWName":"<S83>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:8701:559:653"},{"RTWName":"<S83>/Get_FractionVal","SIDString":"nucleo_g431re_ihm07m1:8701:559:630"},{"RTWName":"<S83>/Get_Integer","SIDString":"nucleo_g431re_ihm07m1:8701:559:608"},{"RTWName":"<S84>/In1","SIDString":"nucleo_g431re_ihm07m1:8701:559:706"},{"RTWName":"<S84>/In2","SIDString":"nucleo_g431re_ihm07m1:8701:559:707"},{"RTWName":"<S84>/Demux","SIDString":"nucleo_g431re_ihm07m1:8701:559:613"},{"RTWName":"<S84>/Product","SIDString":"nucleo_g431re_ihm07m1:8701:559:616"},{"RTWName":"<S84>/Product1","SIDString":"nucleo_g431re_ihm07m1:8701:559:621"},{"RTWName":"<S84>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8701:559:614"},{"RTWName":"<S84>/Sum4","SIDString":"nucleo_g431re_ihm07m1:8701:559:615"},{"RTWName":"<S84>/Sum5","SIDString":"nucleo_g431re_ihm07m1:8701:559:622"},{"RTWName":"<S84>/Sum6","SIDString":"nucleo_g431re_ihm07m1:8701:559:623"},{"RTWName":"<S84>/Out1","SIDString":"nucleo_g431re_ihm07m1:8701:559:708"},{"RTWName":"<S84>/Out2","SIDString":"nucleo_g431re_ihm07m1:8701:559:709"},{"RTWName":"<S83>/Lookup","SIDString":"nucleo_g431re_ihm07m1:8701:559:557"},{"RTWName":"<S83>/Sum","SIDString":"nucleo_g431re_ihm07m1:8701:559:610"},{"RTWName":"<S83>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8701:559:612"},{"RTWName":"<S85>/In1","SIDString":"nucleo_g431re_ihm07m1:8701:559:668"},{"RTWName":"<S85>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8701:559:692"},{"RTWName":"<S85>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8701:559:702"},{"RTWName":"<S85>/If","SIDString":"nucleo_g431re_ihm07m1:8701:559:683"},{"RTWName":"<S86>/In1","SIDString":"nucleo_g431re_ihm07m1:8701:559:685"},{"RTWName":"<S86>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8701:559:686"},{"RTWName":"<S86>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8701:559:695"},{"RTWName":"<S86>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8701:559:694"},{"RTWName":"<S86>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8701:559:679"},{"RTWName":"<S86>/Sum","SIDString":"nucleo_g431re_ihm07m1:8701:559:693"},{"RTWName":"<S86>/Out1","SIDString":"nucleo_g431re_ihm07m1:8701:559:687"},{"RTWName":"<S87>/In1","SIDString":"nucleo_g431re_ihm07m1:8701:559:689"},{"RTWName":"<S87>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8701:559:690"},{"RTWName":"<S87>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8701:559:698"},{"RTWName":"<S87>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8701:559:697"},{"RTWName":"<S87>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8701:559:699"},{"RTWName":"<S87>/Sum","SIDString":"nucleo_g431re_ihm07m1:8701:559:700"},{"RTWName":"<S87>/Out1","SIDString":"nucleo_g431re_ihm07m1:8701:559:691"},{"RTWName":"<S85>/Merge","SIDString":"nucleo_g431re_ihm07m1:8701:559:696"},{"RTWName":"<S85>/convert_pu","SIDString":"nucleo_g431re_ihm07m1:8701:559:652"},{"RTWName":"<S85>/Out1","SIDString":"nucleo_g431re_ihm07m1:8701:559:669"},{"RTWName":"<S83>/indexing","SIDString":"nucleo_g431re_ihm07m1:8701:559:605"},{"RTWName":"<S83>/offset","SIDString":"nucleo_g431re_ihm07m1:8701:559:657"},{"RTWName":"<S83>/sine_table_values","SIDString":"nucleo_g431re_ihm07m1:8701:559:549"},{"RTWName":"<S83>/sin","SIDString":"nucleo_g431re_ihm07m1:8701:559:248"},{"RTWName":"<S83>/cos","SIDString":"nucleo_g431re_ihm07m1:8701:559:531"},{"RTWName":"<S4294967295>/Sin","SIDString":"nucleo_g431re_ihm07m1:8701:560"},{"RTWName":"<S4294967295>/Cos","SIDString":"nucleo_g431re_ihm07m1:8701:561"},{"RTWName":"<S4294967295>/AlphaBetaZero","SIDString":"nucleo_g431re_ihm07m1:8701:531"},{"RTWName":"<S4294967295>/sine","SIDString":"nucleo_g431re_ihm07m1:8701:532"},{"RTWName":"<S4294967295>/cos","SIDString":"nucleo_g431re_ihm07m1:8701:533"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8701:536"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8701:539"},{"RTWName":"<S88>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8701:708"},{"RTWName":"<S88>/Beta","SIDString":"nucleo_g431re_ihm07m1:8701:709"},{"RTWName":"<S88>/sine","SIDString":"nucleo_g431re_ihm07m1:8701:710"},{"RTWName":"<S88>/cos","SIDString":"nucleo_g431re_ihm07m1:8701:711"},{"RTWName":"<S88>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8701:712"},{"RTWName":"<S88>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8701:713"},{"RTWName":"<S89>/d","SIDString":"nucleo_g431re_ihm07m1:8701:715"},{"RTWName":"<S89>/q","SIDString":"nucleo_g431re_ihm07m1:8701:716"},{"RTWName":"<S89>/D_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8701:717"},{"RTWName":"<S89>/Demux","SIDString":"nucleo_g431re_ihm07m1:8701:718"},{"RTWName":"<S89>/Offset","SIDString":"nucleo_g431re_ihm07m1:8701:719"},{"RTWName":"<S89>/Q_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8701:720"},{"RTWName":"<S89>/Switch","SIDString":"nucleo_g431re_ihm07m1:8701:721"},{"RTWName":"<S89>/Unary_Minus","SIDString":"nucleo_g431re_ihm07m1:8701:722"},{"RTWName":"<S89>/d_axis","SIDString":"nucleo_g431re_ihm07m1:8701:723"},{"RTWName":"<S89>/q_axis","SIDString":"nucleo_g431re_ihm07m1:8701:724"},{"RTWName":"<S88>/a16","SIDString":"nucleo_g431re_ihm07m1:8701:725"},{"RTWName":"<S88>/acos","SIDString":"nucleo_g431re_ihm07m1:8701:726"},{"RTWName":"<S88>/asin","SIDString":"nucleo_g431re_ihm07m1:8701:727"},{"RTWName":"<S88>/bcos","SIDString":"nucleo_g431re_ihm07m1:8701:728"},{"RTWName":"<S88>/bsin","SIDString":"nucleo_g431re_ihm07m1:8701:729"},{"RTWName":"<S88>/sum_Ds","SIDString":"nucleo_g431re_ihm07m1:8701:730"},{"RTWName":"<S88>/sum_Qs","SIDString":"nucleo_g431re_ihm07m1:8701:731"},{"RTWName":"<S88>/Ds","SIDString":"nucleo_g431re_ihm07m1:8701:732"},{"RTWName":"<S88>/Qs","SIDString":"nucleo_g431re_ihm07m1:8701:733"},{"RTWName":"<S4294967295>/dq0","SIDString":"nucleo_g431re_ihm07m1:8701:557"},{"RTWName":"<S69>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8701:523"},{"RTWName":"<S69>/Beta","SIDString":"nucleo_g431re_ihm07m1:8701:524"},{"RTWName":"<S69>/sine","SIDString":"nucleo_g431re_ihm07m1:8701:525"},{"RTWName":"<S69>/cos","SIDString":"nucleo_g431re_ihm07m1:8701:526"},{"RTWName":"<S69>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8701:518"},{"RTWName":"<S69>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8701:521"},{"RTWName":"<S70>/d","SIDString":"nucleo_g431re_ihm07m1:8701:508"},{"RTWName":"<S70>/q","SIDString":"nucleo_g431re_ihm07m1:8701:509"},{"RTWName":"<S70>/D_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8701:510"},{"RTWName":"<S70>/Demux","SIDString":"nucleo_g431re_ihm07m1:8701:511"},{"RTWName":"<S70>/Offset","SIDString":"nucleo_g431re_ihm07m1:8701:512"},{"RTWName":"<S70>/Q_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8701:513"},{"RTWName":"<S70>/Switch","SIDString":"nucleo_g431re_ihm07m1:8701:514"},{"RTWName":"<S70>/Unary_Minus","SIDString":"nucleo_g431re_ihm07m1:8701:515"},{"RTWName":"<S70>/d_axis","SIDString":"nucleo_g431re_ihm07m1:8701:516"},{"RTWName":"<S70>/q_axis","SIDString":"nucleo_g431re_ihm07m1:8701:517"},{"RTWName":"<S69>/a16","SIDString":"nucleo_g431re_ihm07m1:8701:520"},{"RTWName":"<S69>/acos","SIDString":"nucleo_g431re_ihm07m1:8701:239"},{"RTWName":"<S69>/asin","SIDString":"nucleo_g431re_ihm07m1:8701:240"},{"RTWName":"<S69>/bcos","SIDString":"nucleo_g431re_ihm07m1:8701:241"},{"RTWName":"<S69>/bsin","SIDString":"nucleo_g431re_ihm07m1:8701:238"},{"RTWName":"<S69>/sum_Ds","SIDString":"nucleo_g431re_ihm07m1:8701:242"},{"RTWName":"<S69>/sum_Qs","SIDString":"nucleo_g431re_ihm07m1:8701:243"},{"RTWName":"<S69>/Ds","SIDString":"nucleo_g431re_ihm07m1:8701:527"},{"RTWName":"<S69>/Qs","SIDString":"nucleo_g431re_ihm07m1:8701:528"},{"RTWName":"<S65>/Ds","SIDString":"nucleo_g431re_ihm07m1:8701:248"},{"RTWName":"<S65>/Qs","SIDString":"nucleo_g431re_ihm07m1:8701:745"},{"RTWName":"<S66>/Vao","SIDString":"nucleo_g431re_ihm07m1:8703"},{"RTWName":"<S66>/Vbo","SIDString":"nucleo_g431re_ihm07m1:8704"},{"RTWName":"<S66>/Vco","SIDString":"nucleo_g431re_ihm07m1:8705"},{"RTWName":"<S66>/Gain2","SIDString":"nucleo_g431re_ihm07m1:8706"},{"RTWName":"<S66>/Gain3","SIDString":"nucleo_g431re_ihm07m1:8707"},{"RTWName":"<S66>/Sum","SIDString":"nucleo_g431re_ihm07m1:8708"},{"RTWName":"<S66>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8709"},{"RTWName":"<S66>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8710"},{"RTWName":"<S66>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8711"},{"RTWName":"<S66>/Sum4","SIDString":"nucleo_g431re_ihm07m1:8712"},{"RTWName":"<S66>/Va","SIDString":"nucleo_g431re_ihm07m1:8713"},{"RTWName":"<S66>/Vb","SIDString":"nucleo_g431re_ihm07m1:8714"},{"RTWName":"<S56>/Vd_Meas","SIDString":"nucleo_g431re_ihm07m1:8715"},{"RTWName":"<S56>/Vq_Meas","SIDString":"nucleo_g431re_ihm07m1:8716"},{"RTWName":"<S57>/Ia","SIDString":"nucleo_g431re_ihm07m1:8718"},{"RTWName":"<S57>/Ib","SIDString":"nucleo_g431re_ihm07m1:8719"},{"RTWName":"<S57>/sin","SIDString":"nucleo_g431re_ihm07m1:8720"},{"RTWName":"<S57>/cos","SIDString":"nucleo_g431re_ihm07m1:8721"},{"RTWName":"<S71>/a","SIDString":"nucleo_g431re_ihm07m1:8722:478"},{"RTWName":"<S71>/b","SIDString":"nucleo_g431re_ihm07m1:8722:677"},{"RTWName":"<S4294967295>/abc","SIDString":"nucleo_g431re_ihm07m1:8722:637"},{"RTWName":"<S4294967295>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8722:639"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8722:640"},{"RTWName":"<S4294967295>/Kalphabeta0","SIDString":"nucleo_g431re_ihm07m1:8722:641"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8722:643"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8722:644"},{"RTWName":"<S4294967295>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8722:645"},{"RTWName":"<S4294967295>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8722:646"},{"RTWName":"<S4294967295>/one_by_3","SIDString":"nucleo_g431re_ihm07m1:8722:648"},{"RTWName":"<S4294967295>/one_by_sqrt3_","SIDString":"nucleo_g431re_ihm07m1:8722:649"},{"RTWName":"<S4294967295>/alphabeta0","SIDString":"nucleo_g431re_ihm07m1:8722:650"},{"RTWName":"<S73>/a","SIDString":"nucleo_g431re_ihm07m1:8722:656"},{"RTWName":"<S73>/b","SIDString":"nucleo_g431re_ihm07m1:8722:657"},{"RTWName":"<S73>/Kalpha","SIDString":"nucleo_g431re_ihm07m1:8722:652"},{"RTWName":"<S73>/Kbeta","SIDString":"nucleo_g431re_ihm07m1:8722:653"},{"RTWName":"<S74>/a","SIDString":"nucleo_g431re_ihm07m1:8722:629"},{"RTWName":"<S74>/b","SIDString":"nucleo_g431re_ihm07m1:8722:630"},{"RTWName":"<S74>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8722:631"},{"RTWName":"<S74>/a16","SIDString":"nucleo_g431re_ihm07m1:8722:632"},{"RTWName":"<S74>/a_plus_2b","SIDString":"nucleo_g431re_ihm07m1:8722:633"},{"RTWName":"<S74>/one_by_sqrt3","SIDString":"nucleo_g431re_ihm07m1:8722:634"},{"RTWName":"<S74>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8722:635"},{"RTWName":"<S74>/Beta","SIDString":"nucleo_g431re_ihm07m1:8722:636"},{"RTWName":"<S73>/alpha","SIDString":"nucleo_g431re_ihm07m1:8722:658"},{"RTWName":"<S73>/beta","SIDString":"nucleo_g431re_ihm07m1:8722:659"},{"RTWName":"<S71>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8722:509"},{"RTWName":"<S71>/Beta","SIDString":"nucleo_g431re_ihm07m1:8722:678"},{"RTWName":"<S72>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8723:231"},{"RTWName":"<S72>/Beta","SIDString":"nucleo_g431re_ihm07m1:8723:744"},{"RTWName":"<S72>/Sin","SIDString":"nucleo_g431re_ihm07m1:8723:429"},{"RTWName":"<S72>/Cos","SIDString":"nucleo_g431re_ihm07m1:8723:752"},{"RTWName":"<S4294967295>/Theta","SIDString":"nucleo_g431re_ihm07m1:8723:558"},{"RTWName":"<S99>/Theta","SIDString":"nucleo_g431re_ihm07m1:8723:559:458"},{"RTWName":"<S99>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8723:559:545"},{"RTWName":"<S99>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8723:559:673"},{"RTWName":"<S99>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8723:559:710"},{"RTWName":"<S99>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:8723:559:653"},{"RTWName":"<S99>/Get_FractionVal","SIDString":"nucleo_g431re_ihm07m1:8723:559:630"},{"RTWName":"<S99>/Get_Integer","SIDString":"nucleo_g431re_ihm07m1:8723:559:608"},{"RTWName":"<S100>/In1","SIDString":"nucleo_g431re_ihm07m1:8723:559:706"},{"RTWName":"<S100>/In2","SIDString":"nucleo_g431re_ihm07m1:8723:559:707"},{"RTWName":"<S100>/Demux","SIDString":"nucleo_g431re_ihm07m1:8723:559:613"},{"RTWName":"<S100>/Product","SIDString":"nucleo_g431re_ihm07m1:8723:559:616"},{"RTWName":"<S100>/Product1","SIDString":"nucleo_g431re_ihm07m1:8723:559:621"},{"RTWName":"<S100>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8723:559:614"},{"RTWName":"<S100>/Sum4","SIDString":"nucleo_g431re_ihm07m1:8723:559:615"},{"RTWName":"<S100>/Sum5","SIDString":"nucleo_g431re_ihm07m1:8723:559:622"},{"RTWName":"<S100>/Sum6","SIDString":"nucleo_g431re_ihm07m1:8723:559:623"},{"RTWName":"<S100>/Out1","SIDString":"nucleo_g431re_ihm07m1:8723:559:708"},{"RTWName":"<S100>/Out2","SIDString":"nucleo_g431re_ihm07m1:8723:559:709"},{"RTWName":"<S99>/Lookup","SIDString":"nucleo_g431re_ihm07m1:8723:559:557"},{"RTWName":"<S99>/Sum","SIDString":"nucleo_g431re_ihm07m1:8723:559:610"},{"RTWName":"<S99>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8723:559:612"},{"RTWName":"<S101>/In1","SIDString":"nucleo_g431re_ihm07m1:8723:559:668"},{"RTWName":"<S101>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8723:559:692"},{"RTWName":"<S101>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8723:559:702"},{"RTWName":"<S101>/If","SIDString":"nucleo_g431re_ihm07m1:8723:559:683"},{"RTWName":"<S102>/In1","SIDString":"nucleo_g431re_ihm07m1:8723:559:685"},{"RTWName":"<S102>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8723:559:686"},{"RTWName":"<S102>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8723:559:695"},{"RTWName":"<S102>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8723:559:694"},{"RTWName":"<S102>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8723:559:679"},{"RTWName":"<S102>/Sum","SIDString":"nucleo_g431re_ihm07m1:8723:559:693"},{"RTWName":"<S102>/Out1","SIDString":"nucleo_g431re_ihm07m1:8723:559:687"},{"RTWName":"<S103>/In1","SIDString":"nucleo_g431re_ihm07m1:8723:559:689"},{"RTWName":"<S103>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8723:559:690"},{"RTWName":"<S103>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8723:559:698"},{"RTWName":"<S103>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8723:559:697"},{"RTWName":"<S103>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8723:559:699"},{"RTWName":"<S103>/Sum","SIDString":"nucleo_g431re_ihm07m1:8723:559:700"},{"RTWName":"<S103>/Out1","SIDString":"nucleo_g431re_ihm07m1:8723:559:691"},{"RTWName":"<S101>/Merge","SIDString":"nucleo_g431re_ihm07m1:8723:559:696"},{"RTWName":"<S101>/convert_pu","SIDString":"nucleo_g431re_ihm07m1:8723:559:652"},{"RTWName":"<S101>/Out1","SIDString":"nucleo_g431re_ihm07m1:8723:559:669"},{"RTWName":"<S99>/indexing","SIDString":"nucleo_g431re_ihm07m1:8723:559:605"},{"RTWName":"<S99>/offset","SIDString":"nucleo_g431re_ihm07m1:8723:559:657"},{"RTWName":"<S99>/sine_table_values","SIDString":"nucleo_g431re_ihm07m1:8723:559:549"},{"RTWName":"<S99>/sin","SIDString":"nucleo_g431re_ihm07m1:8723:559:248"},{"RTWName":"<S99>/cos","SIDString":"nucleo_g431re_ihm07m1:8723:559:531"},{"RTWName":"<S4294967295>/Sin","SIDString":"nucleo_g431re_ihm07m1:8723:560"},{"RTWName":"<S4294967295>/Cos","SIDString":"nucleo_g431re_ihm07m1:8723:561"},{"RTWName":"<S4294967295>/AlphaBetaZero","SIDString":"nucleo_g431re_ihm07m1:8723:531"},{"RTWName":"<S4294967295>/sine","SIDString":"nucleo_g431re_ihm07m1:8723:532"},{"RTWName":"<S4294967295>/cos","SIDString":"nucleo_g431re_ihm07m1:8723:533"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8723:536"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8723:539"},{"RTWName":"<S104>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8723:708"},{"RTWName":"<S104>/Beta","SIDString":"nucleo_g431re_ihm07m1:8723:709"},{"RTWName":"<S104>/sine","SIDString":"nucleo_g431re_ihm07m1:8723:710"},{"RTWName":"<S104>/cos","SIDString":"nucleo_g431re_ihm07m1:8723:711"},{"RTWName":"<S104>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8723:712"},{"RTWName":"<S104>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8723:713"},{"RTWName":"<S105>/d","SIDString":"nucleo_g431re_ihm07m1:8723:715"},{"RTWName":"<S105>/q","SIDString":"nucleo_g431re_ihm07m1:8723:716"},{"RTWName":"<S105>/D_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8723:717"},{"RTWName":"<S105>/Demux","SIDString":"nucleo_g431re_ihm07m1:8723:718"},{"RTWName":"<S105>/Offset","SIDString":"nucleo_g431re_ihm07m1:8723:719"},{"RTWName":"<S105>/Q_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8723:720"},{"RTWName":"<S105>/Switch","SIDString":"nucleo_g431re_ihm07m1:8723:721"},{"RTWName":"<S105>/Unary_Minus","SIDString":"nucleo_g431re_ihm07m1:8723:722"},{"RTWName":"<S105>/d_axis","SIDString":"nucleo_g431re_ihm07m1:8723:723"},{"RTWName":"<S105>/q_axis","SIDString":"nucleo_g431re_ihm07m1:8723:724"},{"RTWName":"<S104>/a16","SIDString":"nucleo_g431re_ihm07m1:8723:725"},{"RTWName":"<S104>/acos","SIDString":"nucleo_g431re_ihm07m1:8723:726"},{"RTWName":"<S104>/asin","SIDString":"nucleo_g431re_ihm07m1:8723:727"},{"RTWName":"<S104>/bcos","SIDString":"nucleo_g431re_ihm07m1:8723:728"},{"RTWName":"<S104>/bsin","SIDString":"nucleo_g431re_ihm07m1:8723:729"},{"RTWName":"<S104>/sum_Ds","SIDString":"nucleo_g431re_ihm07m1:8723:730"},{"RTWName":"<S104>/sum_Qs","SIDString":"nucleo_g431re_ihm07m1:8723:731"},{"RTWName":"<S104>/Ds","SIDString":"nucleo_g431re_ihm07m1:8723:732"},{"RTWName":"<S104>/Qs","SIDString":"nucleo_g431re_ihm07m1:8723:733"},{"RTWName":"<S4294967295>/dq0","SIDString":"nucleo_g431re_ihm07m1:8723:557"},{"RTWName":"<S75>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8723:523"},{"RTWName":"<S75>/Beta","SIDString":"nucleo_g431re_ihm07m1:8723:524"},{"RTWName":"<S75>/sine","SIDString":"nucleo_g431re_ihm07m1:8723:525"},{"RTWName":"<S75>/cos","SIDString":"nucleo_g431re_ihm07m1:8723:526"},{"RTWName":"<S75>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8723:518"},{"RTWName":"<S75>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8723:521"},{"RTWName":"<S76>/d","SIDString":"nucleo_g431re_ihm07m1:8723:508"},{"RTWName":"<S76>/q","SIDString":"nucleo_g431re_ihm07m1:8723:509"},{"RTWName":"<S76>/D_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8723:510"},{"RTWName":"<S76>/Demux","SIDString":"nucleo_g431re_ihm07m1:8723:511"},{"RTWName":"<S76>/Offset","SIDString":"nucleo_g431re_ihm07m1:8723:512"},{"RTWName":"<S76>/Q_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8723:513"},{"RTWName":"<S76>/Switch","SIDString":"nucleo_g431re_ihm07m1:8723:514"},{"RTWName":"<S76>/Unary_Minus","SIDString":"nucleo_g431re_ihm07m1:8723:515"},{"RTWName":"<S76>/d_axis","SIDString":"nucleo_g431re_ihm07m1:8723:516"},{"RTWName":"<S76>/q_axis","SIDString":"nucleo_g431re_ihm07m1:8723:517"},{"RTWName":"<S75>/a16","SIDString":"nucleo_g431re_ihm07m1:8723:520"},{"RTWName":"<S75>/acos","SIDString":"nucleo_g431re_ihm07m1:8723:239"},{"RTWName":"<S75>/asin","SIDString":"nucleo_g431re_ihm07m1:8723:240"},{"RTWName":"<S75>/bcos","SIDString":"nucleo_g431re_ihm07m1:8723:241"},{"RTWName":"<S75>/bsin","SIDString":"nucleo_g431re_ihm07m1:8723:238"},{"RTWName":"<S75>/sum_Ds","SIDString":"nucleo_g431re_ihm07m1:8723:242"},{"RTWName":"<S75>/sum_Qs","SIDString":"nucleo_g431re_ihm07m1:8723:243"},{"RTWName":"<S75>/Ds","SIDString":"nucleo_g431re_ihm07m1:8723:527"},{"RTWName":"<S75>/Qs","SIDString":"nucleo_g431re_ihm07m1:8723:528"},{"RTWName":"<S72>/Ds","SIDString":"nucleo_g431re_ihm07m1:8723:248"},{"RTWName":"<S72>/Qs","SIDString":"nucleo_g431re_ihm07m1:8723:745"},{"RTWName":"<S57>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8724"},{"RTWName":"<S57>/Beta","SIDString":"nucleo_g431re_ihm07m1:8725"},{"RTWName":"<S57>/D","SIDString":"nucleo_g431re_ihm07m1:8726"},{"RTWName":"<S57>/Q","SIDString":"nucleo_g431re_ihm07m1:8727"},{"RTWName":"<S19>/Data Store Read1","SIDString":"nucleo_g431re_ihm07m1:8728"},{"RTWName":"<S19>/Data Store Read2","SIDString":"nucleo_g431re_ihm07m1:8729"},{"RTWName":"<S19>/Demux","SIDString":"nucleo_g431re_ihm07m1:8731"},{"RTWName":"<S19>/Demux1","SIDString":"nucleo_g431re_ihm07m1:8732"},{"RTWName":"<S19>/Demux2","SIDString":"nucleo_g431re_ihm07m1:8733"},{"RTWName":"<S19>/Demux3","SIDString":"nucleo_g431re_ihm07m1:8734"},{"RTWName":"<S19>/From","SIDString":"nucleo_g431re_ihm07m1:8735"},{"RTWName":"<S19>/From1","SIDString":"nucleo_g431re_ihm07m1:8736"},{"RTWName":"<S19>/From10","SIDString":"nucleo_g431re_ihm07m1:8737"},{"RTWName":"<S19>/From11","SIDString":"nucleo_g431re_ihm07m1:8738"},{"RTWName":"<S19>/From13","SIDString":"nucleo_g431re_ihm07m1:8740"},{"RTWName":"<S19>/From2","SIDString":"nucleo_g431re_ihm07m1:8741"},{"RTWName":"<S19>/From3","SIDString":"nucleo_g431re_ihm07m1:8742"},{"RTWName":"<S19>/From4","SIDString":"nucleo_g431re_ihm07m1:8743"},{"RTWName":"<S19>/From5","SIDString":"nucleo_g431re_ihm07m1:8744"},{"RTWName":"<S19>/From6","SIDString":"nucleo_g431re_ihm07m1:8745"},{"RTWName":"<S19>/From7","SIDString":"nucleo_g431re_ihm07m1:8746"},{"RTWName":"<S19>/From9","SIDString":"nucleo_g431re_ihm07m1:8748"},{"RTWName":"<S19>/Goto","SIDString":"nucleo_g431re_ihm07m1:8749"},{"RTWName":"<S19>/Goto1","SIDString":"nucleo_g431re_ihm07m1:8750"},{"RTWName":"<S19>/Goto10","SIDString":"nucleo_g431re_ihm07m1:8751"},{"RTWName":"<S19>/Goto11","SIDString":"nucleo_g431re_ihm07m1:8752"},{"RTWName":"<S19>/Goto12","SIDString":"nucleo_g431re_ihm07m1:8753"},{"RTWName":"<S19>/Goto13","SIDString":"nucleo_g431re_ihm07m1:8754"},{"RTWName":"<S19>/Goto14","SIDString":"nucleo_g431re_ihm07m1:8755"},{"RTWName":"<S19>/Goto15","SIDString":"nucleo_g431re_ihm07m1:8756"},{"RTWName":"<S19>/Goto16","SIDString":"nucleo_g431re_ihm07m1:8757"},{"RTWName":"<S19>/Goto17","SIDString":"nucleo_g431re_ihm07m1:8758"},{"RTWName":"<S19>/Goto2","SIDString":"nucleo_g431re_ihm07m1:8759"},{"RTWName":"<S19>/Goto3","SIDString":"nucleo_g431re_ihm07m1:8760"},{"RTWName":"<S19>/Goto4","SIDString":"nucleo_g431re_ihm07m1:8761"},{"RTWName":"<S19>/Goto5","SIDString":"nucleo_g431re_ihm07m1:8762"},{"RTWName":"<S19>/Goto6","SIDString":"nucleo_g431re_ihm07m1:8763"},{"RTWName":"<S19>/Goto7","SIDString":"nucleo_g431re_ihm07m1:8764"},{"RTWName":"<S19>/Goto8","SIDString":"nucleo_g431re_ihm07m1:8765"},{"RTWName":"<S19>/Goto9","SIDString":"nucleo_g431re_ihm07m1:8766"},{"RTWName":"<S58>/D","SIDString":"nucleo_g431re_ihm07m1:8768"},{"RTWName":"<S58>/Q","SIDString":"nucleo_g431re_ihm07m1:8769"},{"RTWName":"<S58>/sin","SIDString":"nucleo_g431re_ihm07m1:8770"},{"RTWName":"<S58>/cos","SIDString":"nucleo_g431re_ihm07m1:8771"},{"RTWName":"<S77>/Ds","SIDString":"nucleo_g431re_ihm07m1:8772:252"},{"RTWName":"<S77>/Qs","SIDString":"nucleo_g431re_ihm07m1:8772:1014"},{"RTWName":"<S77>/Sin","SIDString":"nucleo_g431re_ihm07m1:8772:430"},{"RTWName":"<S77>/Cos","SIDString":"nucleo_g431re_ihm07m1:8772:1021"},{"RTWName":"<S4294967295>/Theta","SIDString":"nucleo_g431re_ihm07m1:8772:850:458"},{"RTWName":"<S4294967295>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8772:850:545"},{"RTWName":"<S4294967295>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8772:850:673"},{"RTWName":"<S4294967295>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8772:850:710"},{"RTWName":"<S4294967295>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:8772:850:653"},{"RTWName":"<S4294967295>/Get_FractionVal","SIDString":"nucleo_g431re_ihm07m1:8772:850:630"},{"RTWName":"<S4294967295>/Get_Integer","SIDString":"nucleo_g431re_ihm07m1:8772:850:608"},{"RTWName":"<S111>/In1","SIDString":"nucleo_g431re_ihm07m1:8772:850:706"},{"RTWName":"<S111>/In2","SIDString":"nucleo_g431re_ihm07m1:8772:850:707"},{"RTWName":"<S111>/Demux","SIDString":"nucleo_g431re_ihm07m1:8772:850:613"},{"RTWName":"<S111>/Product","SIDString":"nucleo_g431re_ihm07m1:8772:850:616"},{"RTWName":"<S111>/Product1","SIDString":"nucleo_g431re_ihm07m1:8772:850:621"},{"RTWName":"<S111>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8772:850:614"},{"RTWName":"<S111>/Sum4","SIDString":"nucleo_g431re_ihm07m1:8772:850:615"},{"RTWName":"<S111>/Sum5","SIDString":"nucleo_g431re_ihm07m1:8772:850:622"},{"RTWName":"<S111>/Sum6","SIDString":"nucleo_g431re_ihm07m1:8772:850:623"},{"RTWName":"<S111>/Out1","SIDString":"nucleo_g431re_ihm07m1:8772:850:708"},{"RTWName":"<S111>/Out2","SIDString":"nucleo_g431re_ihm07m1:8772:850:709"},{"RTWName":"<S4294967295>/Lookup","SIDString":"nucleo_g431re_ihm07m1:8772:850:557"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8772:850:610"},{"RTWName":"<S4294967295>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8772:850:612"},{"RTWName":"<S112>/In1","SIDString":"nucleo_g431re_ihm07m1:8772:850:668"},{"RTWName":"<S112>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8772:850:692"},{"RTWName":"<S112>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8772:850:702"},{"RTWName":"<S112>/If","SIDString":"nucleo_g431re_ihm07m1:8772:850:683"},{"RTWName":"<S113>/In1","SIDString":"nucleo_g431re_ihm07m1:8772:850:685"},{"RTWName":"<S113>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8772:850:686"},{"RTWName":"<S113>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8772:850:695"},{"RTWName":"<S113>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8772:850:694"},{"RTWName":"<S113>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8772:850:679"},{"RTWName":"<S113>/Sum","SIDString":"nucleo_g431re_ihm07m1:8772:850:693"},{"RTWName":"<S113>/Out1","SIDString":"nucleo_g431re_ihm07m1:8772:850:687"},{"RTWName":"<S114>/In1","SIDString":"nucleo_g431re_ihm07m1:8772:850:689"},{"RTWName":"<S114>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8772:850:690"},{"RTWName":"<S114>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8772:850:698"},{"RTWName":"<S114>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8772:850:697"},{"RTWName":"<S114>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8772:850:699"},{"RTWName":"<S114>/Sum","SIDString":"nucleo_g431re_ihm07m1:8772:850:700"},{"RTWName":"<S114>/Out1","SIDString":"nucleo_g431re_ihm07m1:8772:850:691"},{"RTWName":"<S112>/Merge","SIDString":"nucleo_g431re_ihm07m1:8772:850:696"},{"RTWName":"<S112>/convert_pu","SIDString":"nucleo_g431re_ihm07m1:8772:850:652"},{"RTWName":"<S112>/Out1","SIDString":"nucleo_g431re_ihm07m1:8772:850:669"},{"RTWName":"<S4294967295>/indexing","SIDString":"nucleo_g431re_ihm07m1:8772:850:605"},{"RTWName":"<S4294967295>/offset","SIDString":"nucleo_g431re_ihm07m1:8772:850:657"},{"RTWName":"<S4294967295>/sine_table_values","SIDString":"nucleo_g431re_ihm07m1:8772:850:549"},{"RTWName":"<S4294967295>/sin","SIDString":"nucleo_g431re_ihm07m1:8772:850:248"},{"RTWName":"<S4294967295>/cos","SIDString":"nucleo_g431re_ihm07m1:8772:850:531"},{"RTWName":"<S4294967295>/Ds","SIDString":"nucleo_g431re_ihm07m1:8772:907"},{"RTWName":"<S4294967295>/sin","SIDString":"nucleo_g431re_ihm07m1:8772:905"},{"RTWName":"<S4294967295>/cos","SIDString":"nucleo_g431re_ihm07m1:8772:906"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8772:933"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8772:931"},{"RTWName":"<S115>/Ds","SIDString":"nucleo_g431re_ihm07m1:8772:985"},{"RTWName":"<S115>/Qs","SIDString":"nucleo_g431re_ihm07m1:8772:986"},{"RTWName":"<S115>/sin","SIDString":"nucleo_g431re_ihm07m1:8772:987"},{"RTWName":"<S115>/cos","SIDString":"nucleo_g431re_ihm07m1:8772:988"},{"RTWName":"<S115>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8772:989"},{"RTWName":"<S115>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8772:990"},{"RTWName":"<S116>/A","SIDString":"nucleo_g431re_ihm07m1:8772:992"},{"RTWName":"<S116>/B","SIDString":"nucleo_g431re_ihm07m1:8772:993"},{"RTWName":"<S116>/D_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8772:994"},{"RTWName":"<S116>/Demux","SIDString":"nucleo_g431re_ihm07m1:8772:995"},{"RTWName":"<S116>/Offset","SIDString":"nucleo_g431re_ihm07m1:8772:996"},{"RTWName":"<S116>/Q_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8772:997"},{"RTWName":"<S116>/Switch","SIDString":"nucleo_g431re_ihm07m1:8772:998"},{"RTWName":"<S116>/Unary_Minus","SIDString":"nucleo_g431re_ihm07m1:8772:999"},{"RTWName":"<S116>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8772:1000"},{"RTWName":"<S116>/Beta","SIDString":"nucleo_g431re_ihm07m1:8772:1001"},{"RTWName":"<S115>/a16","SIDString":"nucleo_g431re_ihm07m1:8772:1002"},{"RTWName":"<S115>/dcos","SIDString":"nucleo_g431re_ihm07m1:8772:1003"},{"RTWName":"<S115>/dsin","SIDString":"nucleo_g431re_ihm07m1:8772:1004"},{"RTWName":"<S115>/qcos","SIDString":"nucleo_g431re_ihm07m1:8772:1005"},{"RTWName":"<S115>/qsin","SIDString":"nucleo_g431re_ihm07m1:8772:1006"},{"RTWName":"<S115>/sum_alpha","SIDString":"nucleo_g431re_ihm07m1:8772:1007"},{"RTWName":"<S115>/sum_beta","SIDString":"nucleo_g431re_ihm07m1:8772:1008"},{"RTWName":"<S115>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8772:1009"},{"RTWName":"<S115>/Beta","SIDString":"nucleo_g431re_ihm07m1:8772:1010"},{"RTWName":"<S4294967295>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8772:929"},{"RTWName":"<S78>/Ds","SIDString":"nucleo_g431re_ihm07m1:8772:779"},{"RTWName":"<S78>/Qs","SIDString":"nucleo_g431re_ihm07m1:8772:780"},{"RTWName":"<S78>/sin","SIDString":"nucleo_g431re_ihm07m1:8772:781"},{"RTWName":"<S78>/cos","SIDString":"nucleo_g431re_ihm07m1:8772:782"},{"RTWName":"<S78>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8772:760"},{"RTWName":"<S78>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8772:762"},{"RTWName":"<S79>/A","SIDString":"nucleo_g431re_ihm07m1:8772:749"},{"RTWName":"<S79>/B","SIDString":"nucleo_g431re_ihm07m1:8772:750"},{"RTWName":"<S79>/D_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8772:751"},{"RTWName":"<S79>/Demux","SIDString":"nucleo_g431re_ihm07m1:8772:752"},{"RTWName":"<S79>/Offset","SIDString":"nucleo_g431re_ihm07m1:8772:753"},{"RTWName":"<S79>/Q_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8772:754"},{"RTWName":"<S79>/Switch","SIDString":"nucleo_g431re_ihm07m1:8772:755"},{"RTWName":"<S79>/Unary_Minus","SIDString":"nucleo_g431re_ihm07m1:8772:756"},{"RTWName":"<S79>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8772:757"},{"RTWName":"<S79>/Beta","SIDString":"nucleo_g431re_ihm07m1:8772:758"},{"RTWName":"<S78>/a16","SIDString":"nucleo_g431re_ihm07m1:8772:761"},{"RTWName":"<S78>/dcos","SIDString":"nucleo_g431re_ihm07m1:8772:431"},{"RTWName":"<S78>/dsin","SIDString":"nucleo_g431re_ihm07m1:8772:435"},{"RTWName":"<S78>/qcos","SIDString":"nucleo_g431re_ihm07m1:8772:434"},{"RTWName":"<S78>/qsin","SIDString":"nucleo_g431re_ihm07m1:8772:433"},{"RTWName":"<S78>/sum_alpha","SIDString":"nucleo_g431re_ihm07m1:8772:432"},{"RTWName":"<S78>/sum_beta","SIDString":"nucleo_g431re_ihm07m1:8772:436"},{"RTWName":"<S78>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8772:783"},{"RTWName":"<S78>/Beta","SIDString":"nucleo_g431re_ihm07m1:8772:784"},{"RTWName":"<S77>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8772:268"},{"RTWName":"<S77>/Beta","SIDString":"nucleo_g431re_ihm07m1:8772:1013"},{"RTWName":"<S58>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8773"},{"RTWName":"<S58>/Beta","SIDString":"nucleo_g431re_ihm07m1:8774"},{"RTWName":"<S19>/Mux2","SIDString":"nucleo_g431re_ihm07m1:8775"},{"RTWName":"<S19>/Mux3","SIDString":"nucleo_g431re_ihm07m1:8776"},{"RTWName":"<S19>/OR","SIDString":"nucleo_g431re_ihm07m1:8777"},{"RTWName":"<S59>/TestNum","SIDString":"nucleo_g431re_ihm07m1:8779"},{"RTWName":"<S59>/refSig","SIDString":"nucleo_g431re_ihm07m1:8780"},{"RTWName":"<S80>/u","SIDString":"nucleo_g431re_ihm07m1:8781:1"},{"RTWName":"<S80>/Compare","SIDString":"nucleo_g431re_ihm07m1:8781:2"},{"RTWName":"<S80>/Constant","SIDString":"nucleo_g431re_ihm07m1:8781:3"},{"RTWName":"<S80>/y","SIDString":"nucleo_g431re_ihm07m1:8781:4"},{"RTWName":"<S59>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:8782"},{"RTWName":"<S59>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8783"},{"RTWName":"<S59>/NOT","SIDString":"nucleo_g431re_ihm07m1:8784"},{"RTWName":"<S81>/Enable","SIDString":"nucleo_g431re_ihm07m1:8786"},{"RTWName":"<S81>/refSig","SIDString":"nucleo_g431re_ihm07m1:8787"},{"RTWName":"<S81>/Enable1","SIDString":"nucleo_g431re_ihm07m1:8788"},{"RTWName":"<S81>/ ","SIDString":"nucleo_g431re_ihm07m1:8789"},{"RTWName":"<S82>/m","SIDString":"nucleo_g431re_ihm07m1:8790:1163"},{"RTWName":"<S82>/Theta","SIDString":"nucleo_g431re_ihm07m1:8790:1162"},{"RTWName":"<S82>/Constant","SIDString":"nucleo_g431re_ihm07m1:8790:1164"},{"RTWName":"<S82>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1172"},{"RTWName":"<S88>/alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1177:272"},{"RTWName":"<S88>/beta","SIDString":"nucleo_g431re_ihm07m1:8790:1177:585"},{"RTWName":"<S4294967295>/alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1177:534"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8790:1177:540"},{"RTWName":"<S4294967295>/Gain","SIDString":"nucleo_g431re_ihm07m1:8790:1177:543"},{"RTWName":"<S4294967295>/Gain1","SIDString":"nucleo_g431re_ihm07m1:8790:1177:544"},{"RTWName":"<S4294967295>/Kabc","SIDString":"nucleo_g431re_ihm07m1:8790:1177:581"},{"RTWName":"<S4294967295>/Kc","SIDString":"nucleo_g431re_ihm07m1:8790:1177:571"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8790:1177:541"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8790:1177:542"},{"RTWName":"<S4294967295>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8790:1177:545"},{"RTWName":"<S4294967295>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8790:1177:546"},{"RTWName":"<S4294967295>/a","SIDString":"nucleo_g431re_ihm07m1:8790:1177:536"},{"RTWName":"<S91>/alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1177:507"},{"RTWName":"<S91>/beta","SIDString":"nucleo_g431re_ihm07m1:8790:1177:508"},{"RTWName":"<S91>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1177:500"},{"RTWName":"<S91>/Ka","SIDString":"nucleo_g431re_ihm07m1:8790:1177:565"},{"RTWName":"<S91>/Kb","SIDString":"nucleo_g431re_ihm07m1:8790:1177:566"},{"RTWName":"<S91>/Kc","SIDString":"nucleo_g431re_ihm07m1:8790:1177:567"},{"RTWName":"<S91>/add_b","SIDString":"nucleo_g431re_ihm07m1:8790:1177:490"},{"RTWName":"<S91>/add_c","SIDString":"nucleo_g431re_ihm07m1:8790:1177:499"},{"RTWName":"<S91>/one_by_two","SIDString":"nucleo_g431re_ihm07m1:8790:1177:493"},{"RTWName":"<S91>/sqrt3_by_two","SIDString":"nucleo_g431re_ihm07m1:8790:1177:492"},{"RTWName":"<S91>/a","SIDString":"nucleo_g431re_ihm07m1:8790:1177:509"},{"RTWName":"<S91>/b","SIDString":"nucleo_g431re_ihm07m1:8790:1177:510"},{"RTWName":"<S91>/c","SIDString":"nucleo_g431re_ihm07m1:8790:1177:511"},{"RTWName":"<S88>/a","SIDString":"nucleo_g431re_ihm07m1:8790:1177:288"},{"RTWName":"<S88>/b","SIDString":"nucleo_g431re_ihm07m1:8790:1177:586"},{"RTWName":"<S88>/c","SIDString":"nucleo_g431re_ihm07m1:8790:1177:587"},{"RTWName":"<S89>/Ds","SIDString":"nucleo_g431re_ihm07m1:8790:1176:252"},{"RTWName":"<S89>/Qs","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1014"},{"RTWName":"<S89>/Sin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:430"},{"RTWName":"<S89>/Cos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1021"},{"RTWName":"<S4294967295>/Theta","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:458"},{"RTWName":"<S4294967295>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:545"},{"RTWName":"<S4294967295>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:673"},{"RTWName":"<S4294967295>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:710"},{"RTWName":"<S4294967295>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:653"},{"RTWName":"<S4294967295>/Get_FractionVal","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:630"},{"RTWName":"<S4294967295>/Get_Integer","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:608"},{"RTWName":"<S134>/In1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:706"},{"RTWName":"<S134>/In2","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:707"},{"RTWName":"<S134>/Demux","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:613"},{"RTWName":"<S134>/Product","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:616"},{"RTWName":"<S134>/Product1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:621"},{"RTWName":"<S134>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:614"},{"RTWName":"<S134>/Sum4","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:615"},{"RTWName":"<S134>/Sum5","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:622"},{"RTWName":"<S134>/Sum6","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:623"},{"RTWName":"<S134>/Out1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:708"},{"RTWName":"<S134>/Out2","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:709"},{"RTWName":"<S4294967295>/Lookup","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:557"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:610"},{"RTWName":"<S4294967295>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:612"},{"RTWName":"<S135>/In1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:668"},{"RTWName":"<S135>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:692"},{"RTWName":"<S135>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:702"},{"RTWName":"<S135>/If","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:683"},{"RTWName":"<S136>/In1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:685"},{"RTWName":"<S136>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:686"},{"RTWName":"<S136>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:695"},{"RTWName":"<S136>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:694"},{"RTWName":"<S136>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:679"},{"RTWName":"<S136>/Sum","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:693"},{"RTWName":"<S136>/Out1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:687"},{"RTWName":"<S137>/In1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:689"},{"RTWName":"<S137>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:690"},{"RTWName":"<S137>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:698"},{"RTWName":"<S137>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:697"},{"RTWName":"<S137>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:699"},{"RTWName":"<S137>/Sum","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:700"},{"RTWName":"<S137>/Out1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:691"},{"RTWName":"<S135>/Merge","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:696"},{"RTWName":"<S135>/convert_pu","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:652"},{"RTWName":"<S135>/Out1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:669"},{"RTWName":"<S4294967295>/indexing","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:605"},{"RTWName":"<S4294967295>/offset","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:657"},{"RTWName":"<S4294967295>/sine_table_values","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:549"},{"RTWName":"<S4294967295>/sin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:248"},{"RTWName":"<S4294967295>/cos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:531"},{"RTWName":"<S4294967295>/Ds","SIDString":"nucleo_g431re_ihm07m1:8790:1176:907"},{"RTWName":"<S4294967295>/sin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:905"},{"RTWName":"<S4294967295>/cos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:906"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8790:1176:933"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8790:1176:931"},{"RTWName":"<S138>/Ds","SIDString":"nucleo_g431re_ihm07m1:8790:1176:985"},{"RTWName":"<S138>/Qs","SIDString":"nucleo_g431re_ihm07m1:8790:1176:986"},{"RTWName":"<S138>/sin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:987"},{"RTWName":"<S138>/cos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:988"},{"RTWName":"<S138>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1176:989"},{"RTWName":"<S138>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:990"},{"RTWName":"<S139>/A","SIDString":"nucleo_g431re_ihm07m1:8790:1176:992"},{"RTWName":"<S139>/B","SIDString":"nucleo_g431re_ihm07m1:8790:1176:993"},{"RTWName":"<S139>/D_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8790:1176:994"},{"RTWName":"<S139>/Demux","SIDString":"nucleo_g431re_ihm07m1:8790:1176:995"},{"RTWName":"<S139>/Offset","SIDString":"nucleo_g431re_ihm07m1:8790:1176:996"},{"RTWName":"<S139>/Q_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8790:1176:997"},{"RTWName":"<S139>/Switch","SIDString":"nucleo_g431re_ihm07m1:8790:1176:998"},{"RTWName":"<S139>/Unary_Minus","SIDString":"nucleo_g431re_ihm07m1:8790:1176:999"},{"RTWName":"<S139>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1000"},{"RTWName":"<S139>/Beta","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1001"},{"RTWName":"<S138>/a16","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1002"},{"RTWName":"<S138>/dcos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1003"},{"RTWName":"<S138>/dsin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1004"},{"RTWName":"<S138>/qcos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1005"},{"RTWName":"<S138>/qsin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1006"},{"RTWName":"<S138>/sum_alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1007"},{"RTWName":"<S138>/sum_beta","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1008"},{"RTWName":"<S138>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1009"},{"RTWName":"<S138>/Beta","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1010"},{"RTWName":"<S4294967295>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1176:929"},{"RTWName":"<S92>/Ds","SIDString":"nucleo_g431re_ihm07m1:8790:1176:779"},{"RTWName":"<S92>/Qs","SIDString":"nucleo_g431re_ihm07m1:8790:1176:780"},{"RTWName":"<S92>/sin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:781"},{"RTWName":"<S92>/cos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:782"},{"RTWName":"<S92>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1176:760"},{"RTWName":"<S92>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:762"},{"RTWName":"<S93>/A","SIDString":"nucleo_g431re_ihm07m1:8790:1176:749"},{"RTWName":"<S93>/B","SIDString":"nucleo_g431re_ihm07m1:8790:1176:750"},{"RTWName":"<S93>/D_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8790:1176:751"},{"RTWName":"<S93>/Demux","SIDString":"nucleo_g431re_ihm07m1:8790:1176:752"},{"RTWName":"<S93>/Offset","SIDString":"nucleo_g431re_ihm07m1:8790:1176:753"},{"RTWName":"<S93>/Q_axis_aligned","SIDString":"nucleo_g431re_ihm07m1:8790:1176:754"},{"RTWName":"<S93>/Switch","SIDString":"nucleo_g431re_ihm07m1:8790:1176:755"},{"RTWName":"<S93>/Unary_Minus","SIDString":"nucleo_g431re_ihm07m1:8790:1176:756"},{"RTWName":"<S93>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1176:757"},{"RTWName":"<S93>/Beta","SIDString":"nucleo_g431re_ihm07m1:8790:1176:758"},{"RTWName":"<S92>/a16","SIDString":"nucleo_g431re_ihm07m1:8790:1176:761"},{"RTWName":"<S92>/dcos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:431"},{"RTWName":"<S92>/dsin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:435"},{"RTWName":"<S92>/qcos","SIDString":"nucleo_g431re_ihm07m1:8790:1176:434"},{"RTWName":"<S92>/qsin","SIDString":"nucleo_g431re_ihm07m1:8790:1176:433"},{"RTWName":"<S92>/sum_alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1176:432"},{"RTWName":"<S92>/sum_beta","SIDString":"nucleo_g431re_ihm07m1:8790:1176:436"},{"RTWName":"<S92>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1176:783"},{"RTWName":"<S92>/Beta","SIDString":"nucleo_g431re_ihm07m1:8790:1176:784"},{"RTWName":"<S89>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8790:1176:268"},{"RTWName":"<S89>/Beta","SIDString":"nucleo_g431re_ihm07m1:8790:1176:1013"},{"RTWName":"<S90>/Theta","SIDString":"nucleo_g431re_ihm07m1:8790:1180:458"},{"RTWName":"<S90>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1180:545"},{"RTWName":"<S90>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8790:1180:673"},{"RTWName":"<S90>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8790:1180:710"},{"RTWName":"<S90>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:653"},{"RTWName":"<S90>/Get_FractionVal","SIDString":"nucleo_g431re_ihm07m1:8790:1180:630"},{"RTWName":"<S90>/Get_Integer","SIDString":"nucleo_g431re_ihm07m1:8790:1180:608"},{"RTWName":"<S94>/In1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:706"},{"RTWName":"<S94>/In2","SIDString":"nucleo_g431re_ihm07m1:8790:1180:707"},{"RTWName":"<S94>/Demux","SIDString":"nucleo_g431re_ihm07m1:8790:1180:613"},{"RTWName":"<S94>/Product","SIDString":"nucleo_g431re_ihm07m1:8790:1180:616"},{"RTWName":"<S94>/Product1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:621"},{"RTWName":"<S94>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8790:1180:614"},{"RTWName":"<S94>/Sum4","SIDString":"nucleo_g431re_ihm07m1:8790:1180:615"},{"RTWName":"<S94>/Sum5","SIDString":"nucleo_g431re_ihm07m1:8790:1180:622"},{"RTWName":"<S94>/Sum6","SIDString":"nucleo_g431re_ihm07m1:8790:1180:623"},{"RTWName":"<S94>/Out1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:708"},{"RTWName":"<S94>/Out2","SIDString":"nucleo_g431re_ihm07m1:8790:1180:709"},{"RTWName":"<S90>/Lookup","SIDString":"nucleo_g431re_ihm07m1:8790:1180:557"},{"RTWName":"<S90>/Sum","SIDString":"nucleo_g431re_ihm07m1:8790:1180:610"},{"RTWName":"<S90>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8790:1180:612"},{"RTWName":"<S95>/In1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:668"},{"RTWName":"<S96>/u","SIDString":"nucleo_g431re_ihm07m1:8790:1180:692:1"},{"RTWName":"<S96>/Compare","SIDString":"nucleo_g431re_ihm07m1:8790:1180:692:2"},{"RTWName":"<S96>/Constant","SIDString":"nucleo_g431re_ihm07m1:8790:1180:692:3"},{"RTWName":"<S96>/y","SIDString":"nucleo_g431re_ihm07m1:8790:1180:692:5"},{"RTWName":"<S95>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8790:1180:702"},{"RTWName":"<S95>/If","SIDString":"nucleo_g431re_ihm07m1:8790:1180:683"},{"RTWName":"<S97>/In1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:685"},{"RTWName":"<S97>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8790:1180:686"},{"RTWName":"<S97>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8790:1180:695"},{"RTWName":"<S97>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8790:1180:694"},{"RTWName":"<S97>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1180:679"},{"RTWName":"<S97>/Sum","SIDString":"nucleo_g431re_ihm07m1:8790:1180:693"},{"RTWName":"<S97>/Out1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:687"},{"RTWName":"<S98>/In1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:689"},{"RTWName":"<S98>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8790:1180:690"},{"RTWName":"<S98>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8790:1180:698"},{"RTWName":"<S98>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8790:1180:697"},{"RTWName":"<S98>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8790:1180:699"},{"RTWName":"<S98>/Sum","SIDString":"nucleo_g431re_ihm07m1:8790:1180:700"},{"RTWName":"<S98>/Out1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:691"},{"RTWName":"<S95>/Merge","SIDString":"nucleo_g431re_ihm07m1:8790:1180:696"},{"RTWName":"<S95>/convert_pu","SIDString":"nucleo_g431re_ihm07m1:8790:1180:652"},{"RTWName":"<S95>/Out1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:669"},{"RTWName":"<S90>/indexing","SIDString":"nucleo_g431re_ihm07m1:8790:1180:605"},{"RTWName":"<S90>/offset","SIDString":"nucleo_g431re_ihm07m1:8790:1180:657"},{"RTWName":"<S90>/sine_table_values","SIDString":"nucleo_g431re_ihm07m1:8790:1180:549"},{"RTWName":"<S90>/sin","SIDString":"nucleo_g431re_ihm07m1:8790:1180:248"},{"RTWName":"<S90>/cos","SIDString":"nucleo_g431re_ihm07m1:8790:1180:531"},{"RTWName":"<S82>/Unary Minus","SIDString":"nucleo_g431re_ihm07m1:8790:1174"},{"RTWName":"<S82>/Va","SIDString":"nucleo_g431re_ihm07m1:8790:1169"},{"RTWName":"<S82>/Vb","SIDString":"nucleo_g431re_ihm07m1:8790:1170"},{"RTWName":"<S82>/Vc","SIDString":"nucleo_g431re_ihm07m1:8790:1171"},{"RTWName":"<S81>/AND","SIDString":"nucleo_g431re_ihm07m1:8791"},{"RTWName":"<S81>/Abs","SIDString":"nucleo_g431re_ihm07m1:8792"},{"RTWName":"<S83>/a","SIDString":"nucleo_g431re_ihm07m1:8793:478"},{"RTWName":"<S83>/b","SIDString":"nucleo_g431re_ihm07m1:8793:677"},{"RTWName":"<S4294967295>/abc","SIDString":"nucleo_g431re_ihm07m1:8793:637"},{"RTWName":"<S4294967295>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8793:639"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8793:640"},{"RTWName":"<S4294967295>/Kalphabeta0","SIDString":"nucleo_g431re_ihm07m1:8793:641"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8793:643"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8793:644"},{"RTWName":"<S4294967295>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8793:645"},{"RTWName":"<S4294967295>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8793:646"},{"RTWName":"<S4294967295>/one_by_3","SIDString":"nucleo_g431re_ihm07m1:8793:648"},{"RTWName":"<S4294967295>/one_by_sqrt3_","SIDString":"nucleo_g431re_ihm07m1:8793:649"},{"RTWName":"<S4294967295>/alphabeta0","SIDString":"nucleo_g431re_ihm07m1:8793:650"},{"RTWName":"<S99>/a","SIDString":"nucleo_g431re_ihm07m1:8793:656"},{"RTWName":"<S99>/b","SIDString":"nucleo_g431re_ihm07m1:8793:657"},{"RTWName":"<S99>/Kalpha","SIDString":"nucleo_g431re_ihm07m1:8793:652"},{"RTWName":"<S99>/Kbeta","SIDString":"nucleo_g431re_ihm07m1:8793:653"},{"RTWName":"<S100>/a","SIDString":"nucleo_g431re_ihm07m1:8793:629"},{"RTWName":"<S100>/b","SIDString":"nucleo_g431re_ihm07m1:8793:630"},{"RTWName":"<S100>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8793:631"},{"RTWName":"<S100>/a16","SIDString":"nucleo_g431re_ihm07m1:8793:632"},{"RTWName":"<S100>/a_plus_2b","SIDString":"nucleo_g431re_ihm07m1:8793:633"},{"RTWName":"<S100>/one_by_sqrt3","SIDString":"nucleo_g431re_ihm07m1:8793:634"},{"RTWName":"<S100>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8793:635"},{"RTWName":"<S100>/Beta","SIDString":"nucleo_g431re_ihm07m1:8793:636"},{"RTWName":"<S99>/alpha","SIDString":"nucleo_g431re_ihm07m1:8793:658"},{"RTWName":"<S99>/beta","SIDString":"nucleo_g431re_ihm07m1:8793:659"},{"RTWName":"<S83>/Alpha","SIDString":"nucleo_g431re_ihm07m1:8793:509"},{"RTWName":"<S83>/Beta","SIDString":"nucleo_g431re_ihm07m1:8793:678"},{"RTWName":"<S84>/u","SIDString":"nucleo_g431re_ihm07m1:8794:1"},{"RTWName":"<S84>/Compare","SIDString":"nucleo_g431re_ihm07m1:8794:2"},{"RTWName":"<S84>/Constant","SIDString":"nucleo_g431re_ihm07m1:8794:3"},{"RTWName":"<S84>/y","SIDString":"nucleo_g431re_ihm07m1:8794:4"},{"RTWName":"<S81>/Correction_Factor_sinePWM","SIDString":"nucleo_g431re_ihm07m1:8795"},{"RTWName":"<S81>/Data Store\nRead2","SIDString":"nucleo_g431re_ihm07m1:8796"},{"RTWName":"<S81>/Data Store\nRead4","SIDString":"nucleo_g431re_ihm07m1:8797"},{"RTWName":"<S81>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:8798"},{"RTWName":"<S81>/Direction","SIDString":"nucleo_g431re_ihm07m1:8799"},{"RTWName":"<S81>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8800"},{"RTWName":"<S81>/Mux2","SIDString":"nucleo_g431re_ihm07m1:8801"},{"RTWName":"<S85>/Theta","SIDString":"nucleo_g431re_ihm07m1:8802:1214"},{"RTWName":"<S101>/Theta","SIDString":"nucleo_g431re_ihm07m1:8802:1181"},{"RTWName":"<S101>/Theta_e_prev","SIDString":"nucleo_g431re_ihm07m1:8802:1194"},{"RTWName":"<S101>/Enable","SIDString":"nucleo_g431re_ihm07m1:8802:1182"},{"RTWName":"<S101>/Add","SIDString":"nucleo_g431re_ihm07m1:8802:1183"},{"RTWName":"<S101>/Add1","SIDString":"nucleo_g431re_ihm07m1:8802:1184"},{"RTWName":"<S101>/Constant","SIDString":"nucleo_g431re_ihm07m1:8802:1209"},{"RTWName":"<S101>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8802:1195"},{"RTWName":"<S101>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:8802:1215"},{"RTWName":"<S101>/Delay","SIDString":"nucleo_g431re_ihm07m1:8802:1210"},{"RTWName":"<S102>/Input","SIDString":"nucleo_g431re_ihm07m1:8802:1211"},{"RTWName":"<S102>/Enable","SIDString":"nucleo_g431re_ihm07m1:8802:1207"},{"RTWName":"<S102>/Out1","SIDString":"nucleo_g431re_ihm07m1:8802:1206"},{"RTWName":"<S101>/theta_e","SIDString":"nucleo_g431re_ihm07m1:8802:1188"},{"RTWName":"<S85>/Constant_Reset","SIDString":"nucleo_g431re_ihm07m1:8802:1216"},{"RTWName":"<S85>/Data Type\nDuplicate2","SIDString":"nucleo_g431re_ihm07m1:8802:1192"},{"RTWName":"<S85>/NOT","SIDString":"nucleo_g431re_ihm07m1:8802:1179"},{"RTWName":"<S85>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:8802:1187"},{"RTWName":"<S85>/scaleIn","SIDString":"nucleo_g431re_ihm07m1:8802:1202"},{"RTWName":"<S85>/scaleOut","SIDString":"nucleo_g431re_ihm07m1:8802:1189"},{"RTWName":"<S85>/eps","SIDString":"nucleo_g431re_ihm07m1:8802:863"},{"RTWName":"<S81>/Product","SIDString":"nucleo_g431re_ihm07m1:8803"},{"RTWName":"<S81>/Product1","SIDString":"nucleo_g431re_ihm07m1:8804"},{"RTWName":"<S86>/Ramp_Time","SIDString":"nucleo_g431re_ihm07m1:8806"},{"RTWName":"<S86>/Enable","SIDString":"nucleo_g431re_ihm07m1:8807"},{"RTWName":"<S86>/Divide","SIDString":"nucleo_g431re_ihm07m1:8808"},{"RTWName":"<S86>/NOT","SIDString":"nucleo_g431re_ihm07m1:8809"},{"RTWName":"<S86>/One","SIDString":"nucleo_g431re_ihm07m1:8810"},{"RTWName":"<S86>/Ramp Generator","SIDString":"nucleo_g431re_ihm07m1:8811"},{"RTWName":"<S86>/Sample_Time","SIDString":"nucleo_g431re_ihm07m1:8812"},{"RTWName":"<S86>/Ramp","SIDString":"nucleo_g431re_ihm07m1:8813"},{"RTWName":"<S81>/Ramp_Time (sec)","SIDString":"nucleo_g431re_ihm07m1:8814"},{"RTWName":"<S81>/Saturation1","SIDString":"nucleo_g431re_ihm07m1:9572"},{"RTWName":"<S81>/Sum","SIDString":"nucleo_g431re_ihm07m1:8816"},{"RTWName":"<S87>/Frequency","SIDString":"nucleo_g431re_ihm07m1:8818"},{"RTWName":"<S87>/Data Store\nRead3","SIDString":"nucleo_g431re_ihm07m1:8819"},{"RTWName":"<S87>/Data Store\nRead4","SIDString":"nucleo_g431re_ihm07m1:8820"},{"RTWName":"<S87>/Divide","SIDString":"nucleo_g431re_ihm07m1:8821"},{"RTWName":"<S87>/Product2","SIDString":"nucleo_g431re_ihm07m1:8822"},{"RTWName":"<S87>/V-by-f","SIDString":"nucleo_g431re_ihm07m1:8823"},{"RTWName":"<S87>/speedPU","SIDString":"nucleo_g431re_ihm07m1:8824"},{"RTWName":"<S81>/position_increment","SIDString":"nucleo_g431re_ihm07m1:8825"},{"RTWName":"<S81>/rpm2freq\n(0.1xspeed_rated)","SIDString":"nucleo_g431re_ihm07m1:8826"},{"RTWName":"<S81>/Duty Cycles","SIDString":"nucleo_g431re_ihm07m1:8827"},{"RTWName":"<S81>/Vfb_openloop","SIDString":"nucleo_g431re_ihm07m1:8828"},{"RTWName":"<S59>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:8829"},{"RTWName":"<S59>/Out1","SIDString":"nucleo_g431re_ihm07m1:8830"},{"RTWName":"<S19>/OpenLoop2CloseLoop","SIDString":"nucleo_g431re_ihm07m1:8831"},{"RTWName":"<S60>/RefSignal","SIDString":"nucleo_g431re_ihm07m1:8833"},{"RTWName":"<S60>/RefSignal1_1","SIDString":"nucleo_g431re_ihm07m1:9863"},{"RTWName":"<S60>/Freq","SIDString":"nucleo_g431re_ihm07m1:8834"},{"RTWName":"<S60>/TestNum","SIDString":"nucleo_g431re_ihm07m1:8835"},{"RTWName":"<S103>/u","SIDString":"nucleo_g431re_ihm07m1:8836:1"},{"RTWName":"<S103>/Compare","SIDString":"nucleo_g431re_ihm07m1:8836:2"},{"RTWName":"<S103>/Constant","SIDString":"nucleo_g431re_ihm07m1:8836:3"},{"RTWName":"<S103>/y","SIDString":"nucleo_g431re_ihm07m1:8836:4"},{"RTWName":"<S104>/Id","SIDString":"nucleo_g431re_ihm07m1:8838"},{"RTWName":"<S104>/Iq","SIDString":"nucleo_g431re_ihm07m1:8839"},{"RTWName":"<S104>/Iq desired","SIDString":"nucleo_g431re_ihm07m1:8840"},{"RTWName":"<S104>/OpenLoop_RefVdVq","SIDString":"nucleo_g431re_ihm07m1:10007"},{"RTWName":"<S104>/Enable","SIDString":"nucleo_g431re_ihm07m1:10003"},{"RTWName":"<S104>/AND","SIDString":"nucleo_g431re_ihm07m1:8842"},{"RTWName":"<S104>/Add","SIDString":"nucleo_g431re_ihm07m1:10021"},{"RTWName":"<S104>/Add1","SIDString":"nucleo_g431re_ihm07m1:10025"},{"RTWName":"<S106>/dRef","SIDString":"nucleo_g431re_ihm07m1:8844:788"},{"RTWName":"<S106>/qRef","SIDString":"nucleo_g431re_ihm07m1:8844:789"},{"RTWName":"<S109>/dqRef","SIDString":"nucleo_g431re_ihm07m1:8844:1472"},{"RTWName":"<S109>/magSquare","SIDString":"nucleo_g431re_ihm07m1:8844:1619"},{"RTWName":"<S109>/satLim","SIDString":"nucleo_g431re_ihm07m1:8844:1473"},{"RTWName":"<S109>/satLimSq","SIDString":"nucleo_g431re_ihm07m1:8844:1628"},{"RTWName":"<S109>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8844:1304"},{"RTWName":"<S109>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8844:1605"},{"RTWName":"<S109>/If","SIDString":"nucleo_g431re_ihm07m1:8844:1546"},{"RTWName":"<S113>/dqRef","SIDString":"nucleo_g431re_ihm07m1:8844:1565"},{"RTWName":"<S113>/satLim","SIDString":"nucleo_g431re_ihm07m1:8844:1566"},{"RTWName":"<S113>/magUnsatSq","SIDString":"nucleo_g431re_ihm07m1:8844:1567"},{"RTWName":"<S113>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8844:1549"},{"RTWName":"<S113>/Constant","SIDString":"nucleo_g431re_ihm07m1:8844:1568"},{"RTWName":"<S113>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8844:1569"},{"RTWName":"<S113>/Divide","SIDString":"nucleo_g431re_ihm07m1:8844:1672"},{"RTWName":"<S113>/Product","SIDString":"nucleo_g431re_ihm07m1:8844:1666"},{"RTWName":"<S113>/Square Root","SIDString":"nucleo_g431re_ihm07m1:8844:1571"},{"RTWName":"<S113>/Switch","SIDString":"nucleo_g431re_ihm07m1:8844:1572"},{"RTWName":"<S113>/dqSat","SIDString":"nucleo_g431re_ihm07m1:8844:1573"},{"RTWName":"<S109>/Merge","SIDString":"nucleo_g431re_ihm07m1:8844:1338"},{"RTWName":"<S114>/dqRef","SIDString":"nucleo_g431re_ihm07m1:8844:1460"},{"RTWName":"<S114>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8844:1555"},{"RTWName":"<S114>/dqSat","SIDString":"nucleo_g431re_ihm07m1:8844:1462"},{"RTWName":"<S109>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8844:1606"},{"RTWName":"<S109>/dqRef1","SIDString":"nucleo_g431re_ihm07m1:8844:1622"},{"RTWName":"<S109>/magSquare1","SIDString":"nucleo_g431re_ihm07m1:8844:1620"},{"RTWName":"<S109>/dqSat","SIDString":"nucleo_g431re_ihm07m1:8844:1305"},{"RTWName":"<S110>/dqRef","SIDString":"nucleo_g431re_ihm07m1:8844:1371"},{"RTWName":"<S110>/satLim","SIDString":"nucleo_g431re_ihm07m1:8844:1373"},{"RTWName":"<S110>/satLimSq","SIDString":"nucleo_g431re_ihm07m1:8844:1631"},{"RTWName":"<S110>/satMethod","SIDString":"nucleo_g431re_ihm07m1:8844:1413"},{"RTWName":"<S110>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8844:1365"},{"RTWName":"<S115>/u","SIDString":"nucleo_g431re_ihm07m1:8844:1422:1"},{"RTWName":"<S115>/Compare","SIDString":"nucleo_g431re_ihm07m1:8844:1422:2"},{"RTWName":"<S115>/Constant","SIDString":"nucleo_g431re_ihm07m1:8844:1422:3"},{"RTWName":"<S115>/y","SIDString":"nucleo_g431re_ihm07m1:8844:1422:4"},{"RTWName":"<S116>/u","SIDString":"nucleo_g431re_ihm07m1:8844:1423:1"},{"RTWName":"<S116>/Compare","SIDString":"nucleo_g431re_ihm07m1:8844:1423:2"},{"RTWName":"<S116>/Constant","SIDString":"nucleo_g431re_ihm07m1:8844:1423:3"},{"RTWName":"<S116>/y","SIDString":"nucleo_g431re_ihm07m1:8844:1423:4"},{"RTWName":"<S110>/Switch","SIDString":"nucleo_g431re_ihm07m1:8844:1419"},{"RTWName":"<S110>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8844:1425"},{"RTWName":"<S117>/in","SIDString":"nucleo_g431re_ihm07m1:8844:1415"},{"RTWName":"<S117>/Demux","SIDString":"nucleo_g431re_ihm07m1:8844:1416"},{"RTWName":"<S117>/Mux","SIDString":"nucleo_g431re_ihm07m1:8844:1417"},{"RTWName":"<S117>/out","SIDString":"nucleo_g431re_ihm07m1:8844:1418"},{"RTWName":"<S118>/in","SIDString":"nucleo_g431re_ihm07m1:8844:1427"},{"RTWName":"<S118>/Demux","SIDString":"nucleo_g431re_ihm07m1:8844:1428"},{"RTWName":"<S118>/Mux","SIDString":"nucleo_g431re_ihm07m1:8844:1429"},{"RTWName":"<S118>/out","SIDString":"nucleo_g431re_ihm07m1:8844:1430"},{"RTWName":"<S119>/dqRef","SIDString":"nucleo_g431re_ihm07m1:8844:1452"},{"RTWName":"<S119>/satLim","SIDString":"nucleo_g431re_ihm07m1:8844:1453"},{"RTWName":"<S119>/satLimSq","SIDString":"nucleo_g431re_ihm07m1:8844:1632"},{"RTWName":"<S119>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8844:1604"},{"RTWName":"<S119>/Demux","SIDString":"nucleo_g431re_ihm07m1:8844:1412"},{"RTWName":"<S119>/From2","SIDString":"nucleo_g431re_ihm07m1:8844:1393"},{"RTWName":"<S119>/From5","SIDString":"nucleo_g431re_ihm07m1:8844:1396"},{"RTWName":"<S119>/Gain","SIDString":"nucleo_g431re_ihm07m1:8844:1397"},{"RTWName":"<S119>/Goto2","SIDString":"nucleo_g431re_ihm07m1:8844:1400"},{"RTWName":"<S119>/Goto4","SIDString":"nucleo_g431re_ihm07m1:8844:1402"},{"RTWName":"<S119>/If","SIDString":"nucleo_g431re_ihm07m1:8844:1578"},{"RTWName":"<S119>/Merge","SIDString":"nucleo_g431re_ihm07m1:8844:1403"},{"RTWName":"<S119>/Mux","SIDString":"nucleo_g431re_ihm07m1:8844:1449"},{"RTWName":"<S119>/Product","SIDString":"nucleo_g431re_ihm07m1:8844:1575"},{"RTWName":"<S119>/Product2","SIDString":"nucleo_g431re_ihm07m1:8844:1577"},{"RTWName":"<S119>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8844:1603"},{"RTWName":"<S119>/Sum","SIDString":"nucleo_g431re_ihm07m1:8844:1410"},{"RTWName":"<S120>/up","SIDString":"nucleo_g431re_ihm07m1:8844:1406:1"},{"RTWName":"<S120>/u","SIDString":"nucleo_g431re_ihm07m1:8844:1406:2"},{"RTWName":"<S120>/lo","SIDString":"nucleo_g431re_ihm07m1:8844:1406:3"},{"RTWName":"<S120>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8844:1406:4"},{"RTWName":"<S120>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8844:1406:5"},{"RTWName":"<S120>/LowerRelop1","SIDString":"nucleo_g431re_ihm07m1:8844:1406:6"},{"RTWName":"<S120>/Switch","SIDString":"nucleo_g431re_ihm07m1:8844:1406:7"},{"RTWName":"<S120>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8844:1406:8"},{"RTWName":"<S120>/UpperRelop","SIDString":"nucleo_g431re_ihm07m1:8844:1406:9"},{"RTWName":"<S120>/y","SIDString":"nucleo_g431re_ihm07m1:8844:1406:10"},{"RTWName":"<S121>/ref2satsquare","SIDString":"nucleo_g431re_ihm07m1:8844:1382"},{"RTWName":"<S121>/ref2","SIDString":"nucleo_g431re_ihm07m1:8844:1383"},{"RTWName":"<S121>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8844:1585"},{"RTWName":"<S121>/Constant","SIDString":"nucleo_g431re_ihm07m1:8844:1664"},{"RTWName":"<S121>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8844:1665"},{"RTWName":"<S121>/Gain","SIDString":"nucleo_g431re_ihm07m1:8844:1386"},{"RTWName":"<S121>/Sqrt","SIDString":"nucleo_g431re_ihm07m1:8844:1388"},{"RTWName":"<S121>/Switch","SIDString":"nucleo_g431re_ihm07m1:8844:1389"},{"RTWName":"<S121>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8844:1663"},{"RTWName":"<S121>/ref2sat","SIDString":"nucleo_g431re_ihm07m1:8844:1390"},{"RTWName":"<S122>/ref2","SIDString":"nucleo_g431re_ihm07m1:8844:1376"},{"RTWName":"<S122>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8844:1581"},{"RTWName":"<S122>/ref2sat","SIDString":"nucleo_g431re_ihm07m1:8844:1379"},{"RTWName":"<S119>/dqSat","SIDString":"nucleo_g431re_ihm07m1:8844:1454"},{"RTWName":"<S110>/satMethod1","SIDString":"nucleo_g431re_ihm07m1:8844:1490"},{"RTWName":"<S110>/dqSat","SIDString":"nucleo_g431re_ihm07m1:8844:1411"},{"RTWName":"<S106>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8844:1431"},{"RTWName":"<S106>/Demux","SIDString":"nucleo_g431re_ihm07m1:8844:1158"},{"RTWName":"<S106>/From","SIDString":"nucleo_g431re_ihm07m1:8844:1630"},{"RTWName":"<S106>/From2","SIDString":"nucleo_g431re_ihm07m1:8844:1638"},{"RTWName":"<S106>/From3","SIDString":"nucleo_g431re_ihm07m1:8844:1362"},{"RTWName":"<S106>/From4","SIDString":"nucleo_g431re_ihm07m1:8844:1489"},{"RTWName":"<S106>/From6","SIDString":"nucleo_g431re_ihm07m1:8844:1370"},{"RTWName":"<S106>/Goto","SIDString":"nucleo_g431re_ihm07m1:8844:1629"},{"RTWName":"<S106>/Goto1","SIDString":"nucleo_g431re_ihm07m1:8844:1361"},{"RTWName":"<S106>/Goto3","SIDString":"nucleo_g431re_ihm07m1:8844:1279"},{"RTWName":"<S106>/Goto4","SIDString":"nucleo_g431re_ihm07m1:8844:1637"},{"RTWName":"<S106>/If","SIDString":"nucleo_g431re_ihm07m1:8844:1301"},{"RTWName":"<S111>/satLimIn","SIDString":"nucleo_g431re_ihm07m1:8844:1516"},{"RTWName":"<S111>/satMethodIn","SIDString":"nucleo_g431re_ihm07m1:8844:1517"},{"RTWName":"<S111>/ChosenMethod","SIDString":"nucleo_g431re_ihm07m1:8844:1513"},{"RTWName":"<S111>/Constant3","SIDString":"nucleo_g431re_ihm07m1:8844:1280"},{"RTWName":"<S111>/Data Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:8844:1432"},{"RTWName":"<S111>/Data Type\nDuplicate2","SIDString":"nucleo_g431re_ihm07m1:8844:1511"},{"RTWName":"<S111>/Product","SIDString":"nucleo_g431re_ihm07m1:8844:1636"},{"RTWName":"<S111>/Switch","SIDString":"nucleo_g431re_ihm07m1:8844:1282"},{"RTWName":"<S111>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8844:1507"},{"RTWName":"<S111>/enableInportSatLim","SIDString":"nucleo_g431re_ihm07m1:8844:1281"},{"RTWName":"<S111>/enableInportSatMethod","SIDString":"nucleo_g431re_ihm07m1:8844:1506"},{"RTWName":"<S111>/satLim","SIDString":"nucleo_g431re_ihm07m1:8844:1518"},{"RTWName":"<S111>/satLimSq","SIDString":"nucleo_g431re_ihm07m1:8844:1635"},{"RTWName":"<S111>/satMethod","SIDString":"nucleo_g431re_ihm07m1:8844:1519"},{"RTWName":"<S112>/dqRef","SIDString":"nucleo_g431re_ihm07m1:8844:1444"},{"RTWName":"<S112>/Demux1","SIDString":"nucleo_g431re_ihm07m1:8844:1434"},{"RTWName":"<S112>/Product","SIDString":"nucleo_g431re_ihm07m1:8844:1557"},{"RTWName":"<S112>/Product1","SIDString":"nucleo_g431re_ihm07m1:8844:1559"},{"RTWName":"<S112>/Sqrt","SIDString":"nucleo_g431re_ihm07m1:8844:1204"},{"RTWName":"<S112>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8844:1207"},{"RTWName":"<S112>/mag","SIDString":"nucleo_g431re_ihm07m1:8844:1445"},{"RTWName":"<S112>/magSquare","SIDString":"nucleo_g431re_ihm07m1:8844:1616"},{"RTWName":"<S106>/Merge","SIDString":"nucleo_g431re_ihm07m1:8844:1367"},{"RTWName":"<S106>/Mux","SIDString":"nucleo_g431re_ihm07m1:8844:1268"},{"RTWName":"<S106>/ReplaceInport_satLim","SIDString":"nucleo_g431re_ihm07m1:8844:1660"},{"RTWName":"<S106>/ReplaceInport_satMethod","SIDString":"nucleo_g431re_ihm07m1:8844:1655"},{"RTWName":"<S106>/dSat","SIDString":"nucleo_g431re_ihm07m1:8844:886"},{"RTWName":"<S106>/qSat","SIDString":"nucleo_g431re_ihm07m1:8844:887"},{"RTWName":"<S106>/magUnsat","SIDString":"nucleo_g431re_ihm07m1:8844:801"},{"RTWName":"<S104>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:8845"},{"RTWName":"<S104>/Data Store\nRead1","SIDString":"nucleo_g431re_ihm07m1:8846"},{"RTWName":"<S104>/Data Store\nRead2","SIDString":"nucleo_g431re_ihm07m1:8847"},{"RTWName":"<S104>/Data Store\nRead4","SIDString":"nucleo_g431re_ihm07m1:10022"},{"RTWName":"<S104>/Data Store Read3","SIDString":"nucleo_g431re_ihm07m1:8848"},{"RTWName":"<S104>/Demux","SIDString":"nucleo_g431re_ihm07m1:10008"},{"RTWName":"<S107>/u","SIDString":"nucleo_g431re_ihm07m1:8851:606"},{"RTWName":"<S107>/P","SIDString":"nucleo_g431re_ihm07m1:8851:4261"},{"RTWName":"<S107>/I","SIDString":"nucleo_g431re_ihm07m1:8851:4262"},{"RTWName":"<S107>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:4263"},{"RTWName":"<S107>/I0","SIDString":"nucleo_g431re_ihm07m1:8851:4264"},{"RTWName":"<S123>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:608"},{"RTWName":"<S123>/postSat","SIDString":"nucleo_g431re_ihm07m1:8851:609"},{"RTWName":"<S123>/P","SIDString":"nucleo_g431re_ihm07m1:8851:610"},{"RTWName":"<S123>/preInt","SIDString":"nucleo_g431re_ihm07m1:8851:611"},{"RTWName":"<S123>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3848"},{"RTWName":"<S123>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3849"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:613"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8851:614"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8851:615"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3234"},{"RTWName":"<S4294967295>/Kb","SIDString":"nucleo_g431re_ihm07m1:8851:616"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3237"},{"RTWName":"<S4294967295>/SumI2","SIDString":"nucleo_g431re_ihm07m1:8851:617"},{"RTWName":"<S4294967295>/SumI4","SIDString":"nucleo_g431re_ihm07m1:8851:618"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3241"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:619"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:621"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:622"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8851:623"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8851:3281"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3925"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3926"},{"RTWName":"<S4294967295>/AND1","SIDString":"nucleo_g431re_ihm07m1:8851:624"},{"RTWName":"<S4294967295>/AND2","SIDString":"nucleo_g431re_ihm07m1:8851:625"},{"RTWName":"<S4294967295>/AND3","SIDString":"nucleo_g431re_ihm07m1:8851:626"},{"RTWName":"<S4294967295>/Constant","SIDString":"nucleo_g431re_ihm07m1:8851:627"},{"RTWName":"<S4294967295>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8851:628"},{"RTWName":"<S4294967295>/DataTypeConv1","SIDString":"nucleo_g431re_ihm07m1:8851:629"},{"RTWName":"<S4294967295>/DataTypeConv2","SIDString":"nucleo_g431re_ihm07m1:8851:630"},{"RTWName":"<S4294967295>/DataTypeConv4","SIDString":"nucleo_g431re_ihm07m1:8851:632"},{"RTWName":"<S203>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3928"},{"RTWName":"<S203>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3929"},{"RTWName":"<S203>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3930"},{"RTWName":"<S204>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3933"},{"RTWName":"<S204>/DeadZone","SIDString":"nucleo_g431re_ihm07m1:8851:3934"},{"RTWName":"<S204>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3935"},{"RTWName":"<S205>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3937"},{"RTWName":"<S205>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3938"},{"RTWName":"<S205>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3939"},{"RTWName":"<S206>/up","SIDString":"nucleo_g431re_ihm07m1:8851:3940:1"},{"RTWName":"<S206>/u","SIDString":"nucleo_g431re_ihm07m1:8851:3940:2"},{"RTWName":"<S206>/lo","SIDString":"nucleo_g431re_ihm07m1:8851:3940:3"},{"RTWName":"<S206>/Diff","SIDString":"nucleo_g431re_ihm07m1:8851:3940:4"},{"RTWName":"<S206>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:3940:5"},{"RTWName":"<S206>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8851:3940:6"},{"RTWName":"<S206>/u_GTE_up","SIDString":"nucleo_g431re_ihm07m1:8851:3940:7"},{"RTWName":"<S206>/u_GT_lo","SIDString":"nucleo_g431re_ihm07m1:8851:3940:8"},{"RTWName":"<S206>/y","SIDString":"nucleo_g431re_ihm07m1:8851:3940:9"},{"RTWName":"<S205>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3941"},{"RTWName":"<S203>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3942"},{"RTWName":"<S4294967295>/Equal1","SIDString":"nucleo_g431re_ihm07m1:8851:634"},{"RTWName":"<S4294967295>/Equal2","SIDString":"nucleo_g431re_ihm07m1:8851:635"},{"RTWName":"<S4294967295>/Memory","SIDString":"nucleo_g431re_ihm07m1:8851:636"},{"RTWName":"<S4294967295>/NOT1","SIDString":"nucleo_g431re_ihm07m1:8851:637"},{"RTWName":"<S4294967295>/NOT2","SIDString":"nucleo_g431re_ihm07m1:8851:638"},{"RTWName":"<S4294967295>/NotEqual","SIDString":"nucleo_g431re_ihm07m1:8851:639"},{"RTWName":"<S4294967295>/OR1","SIDString":"nucleo_g431re_ihm07m1:8851:640"},{"RTWName":"<S4294967295>/SignP","SIDString":"nucleo_g431re_ihm07m1:8851:641"},{"RTWName":"<S4294967295>/SignPreIntegrator","SIDString":"nucleo_g431re_ihm07m1:8851:642"},{"RTWName":"<S4294967295>/SignPreSat","SIDString":"nucleo_g431re_ihm07m1:8851:643"},{"RTWName":"<S4294967295>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:644"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3288"},{"RTWName":"<S4294967295>/ZeroGain","SIDString":"nucleo_g431re_ihm07m1:8851:645"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:646"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:1399"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8851:1400"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8851:3269"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3270"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3907"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3908"},{"RTWName":"<S4294967295>/AND3","SIDString":"nucleo_g431re_ihm07m1:8851:1401"},{"RTWName":"<S4294967295>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8851:1402"},{"RTWName":"<S4294967295>/DataTypeConv1","SIDString":"nucleo_g431re_ihm07m1:8851:1403"},{"RTWName":"<S4294967295>/DataTypeConv2","SIDString":"nucleo_g431re_ihm07m1:8851:1404"},{"RTWName":"<S207>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3910"},{"RTWName":"<S207>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3911"},{"RTWName":"<S207>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3912"},{"RTWName":"<S208>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3915"},{"RTWName":"<S208>/DeadZone","SIDString":"nucleo_g431re_ihm07m1:8851:3916"},{"RTWName":"<S208>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3917"},{"RTWName":"<S209>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3919"},{"RTWName":"<S209>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3920"},{"RTWName":"<S209>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3921"},{"RTWName":"<S210>/up","SIDString":"nucleo_g431re_ihm07m1:8851:3922:1"},{"RTWName":"<S210>/u","SIDString":"nucleo_g431re_ihm07m1:8851:3922:2"},{"RTWName":"<S210>/lo","SIDString":"nucleo_g431re_ihm07m1:8851:3922:3"},{"RTWName":"<S210>/Diff","SIDString":"nucleo_g431re_ihm07m1:8851:3922:4"},{"RTWName":"<S210>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:3922:5"},{"RTWName":"<S210>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8851:3922:6"},{"RTWName":"<S210>/u_GTE_up","SIDString":"nucleo_g431re_ihm07m1:8851:3922:7"},{"RTWName":"<S210>/u_GT_lo","SIDString":"nucleo_g431re_ihm07m1:8851:3922:8"},{"RTWName":"<S210>/y","SIDString":"nucleo_g431re_ihm07m1:8851:3922:9"},{"RTWName":"<S209>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3923"},{"RTWName":"<S207>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3924"},{"RTWName":"<S4294967295>/Equal1","SIDString":"nucleo_g431re_ihm07m1:8851:1406"},{"RTWName":"<S4294967295>/Memory","SIDString":"nucleo_g431re_ihm07m1:8851:1415"},{"RTWName":"<S4294967295>/NotEqual","SIDString":"nucleo_g431re_ihm07m1:8851:1408"},{"RTWName":"<S4294967295>/SignPreIntegrator","SIDString":"nucleo_g431re_ihm07m1:8851:1410"},{"RTWName":"<S4294967295>/SignPreSat","SIDString":"nucleo_g431re_ihm07m1:8851:1411"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3273"},{"RTWName":"<S4294967295>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:1412"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3276"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3277"},{"RTWName":"<S4294967295>/ZeroGain","SIDString":"nucleo_g431re_ihm07m1:8851:1413"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:1414"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8851:3219"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3220"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8851:3221"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3222"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3411"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3225"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3226"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3227"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3228"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3230"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:1373"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:1374"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8851:1375"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8851:3257"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3899"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3900"},{"RTWName":"<S4294967295>/AND1","SIDString":"nucleo_g431re_ihm07m1:8851:1376"},{"RTWName":"<S4294967295>/AND2","SIDString":"nucleo_g431re_ihm07m1:8851:1377"},{"RTWName":"<S4294967295>/AND3","SIDString":"nucleo_g431re_ihm07m1:8851:1378"},{"RTWName":"<S4294967295>/Clamping_zero","SIDString":"nucleo_g431re_ihm07m1:8851:4033"},{"RTWName":"<S4294967295>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8851:1380"},{"RTWName":"<S4294967295>/Constant4","SIDString":"nucleo_g431re_ihm07m1:8851:3954"},{"RTWName":"<S4294967295>/Constant5","SIDString":"nucleo_g431re_ihm07m1:8851:3955"},{"RTWName":"<S4294967295>/Constant6","SIDString":"nucleo_g431re_ihm07m1:8851:3957"},{"RTWName":"<S4294967295>/Constant7","SIDString":"nucleo_g431re_ihm07m1:8851:3958"},{"RTWName":"<S211>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3884"},{"RTWName":"<S211>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3885"},{"RTWName":"<S211>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3886"},{"RTWName":"<S212>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3889"},{"RTWName":"<S212>/DeadZone","SIDString":"nucleo_g431re_ihm07m1:8851:3890"},{"RTWName":"<S212>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3891"},{"RTWName":"<S213>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3893"},{"RTWName":"<S213>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3894"},{"RTWName":"<S213>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3895"},{"RTWName":"<S214>/up","SIDString":"nucleo_g431re_ihm07m1:8851:3896:1"},{"RTWName":"<S214>/u","SIDString":"nucleo_g431re_ihm07m1:8851:3896:2"},{"RTWName":"<S214>/lo","SIDString":"nucleo_g431re_ihm07m1:8851:3896:3"},{"RTWName":"<S214>/Diff","SIDString":"nucleo_g431re_ihm07m1:8851:3896:4"},{"RTWName":"<S214>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:3896:5"},{"RTWName":"<S214>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8851:3896:6"},{"RTWName":"<S214>/u_GTE_up","SIDString":"nucleo_g431re_ihm07m1:8851:3896:7"},{"RTWName":"<S214>/u_GT_lo","SIDString":"nucleo_g431re_ihm07m1:8851:3896:8"},{"RTWName":"<S214>/y","SIDString":"nucleo_g431re_ihm07m1:8851:3896:9"},{"RTWName":"<S213>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3897"},{"RTWName":"<S211>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3898"},{"RTWName":"<S4294967295>/Equal1","SIDString":"nucleo_g431re_ihm07m1:8851:1385"},{"RTWName":"<S4294967295>/NOT1","SIDString":"nucleo_g431re_ihm07m1:8851:1387"},{"RTWName":"<S4294967295>/NOT2","SIDString":"nucleo_g431re_ihm07m1:8851:1388"},{"RTWName":"<S4294967295>/OR1","SIDString":"nucleo_g431re_ihm07m1:8851:1390"},{"RTWName":"<S4294967295>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8851:4034"},{"RTWName":"<S4294967295>/Relational\nOperator1","SIDString":"nucleo_g431re_ihm07m1:8851:4036"},{"RTWName":"<S4294967295>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:1394"},{"RTWName":"<S4294967295>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8851:3956"},{"RTWName":"<S4294967295>/Switch3","SIDString":"nucleo_g431re_ihm07m1:8851:3959"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3264"},{"RTWName":"<S4294967295>/fix for DT propagation issue","SIDString":"nucleo_g431re_ihm07m1:8851:4035"},{"RTWName":"<S4294967295>/fix for DT propagation issue1","SIDString":"nucleo_g431re_ihm07m1:8851:4038"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:1396"},{"RTWName":"<S148>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:648"},{"RTWName":"<S148>/preInt","SIDString":"nucleo_g431re_ihm07m1:8851:650"},{"RTWName":"<S148>/postSat","SIDString":"nucleo_g431re_ihm07m1:8851:3245"},{"RTWName":"<S148>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3246"},{"RTWName":"<S148>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3865"},{"RTWName":"<S148>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3866"},{"RTWName":"<S148>/AND3","SIDString":"nucleo_g431re_ihm07m1:8851:653"},{"RTWName":"<S148>/Clamping_zero","SIDString":"nucleo_g431re_ihm07m1:8851:4030"},{"RTWName":"<S148>/Constant","SIDString":"nucleo_g431re_ihm07m1:8851:3944"},{"RTWName":"<S148>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8851:655"},{"RTWName":"<S148>/Constant2","SIDString":"nucleo_g431re_ihm07m1:8851:3945"},{"RTWName":"<S148>/Constant3","SIDString":"nucleo_g431re_ihm07m1:8851:3947"},{"RTWName":"<S148>/Constant4","SIDString":"nucleo_g431re_ihm07m1:8851:3948"},{"RTWName":"<S149>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3851"},{"RTWName":"<S149>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3860"},{"RTWName":"<S149>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3861"},{"RTWName":"<S150>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3853"},{"RTWName":"<S150>/DeadZone","SIDString":"nucleo_g431re_ihm07m1:8851:660"},{"RTWName":"<S150>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3854"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3856"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3862"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3863"},{"RTWName":"<S218>/up","SIDString":"nucleo_g431re_ihm07m1:8851:3864:1"},{"RTWName":"<S218>/u","SIDString":"nucleo_g431re_ihm07m1:8851:3864:2"},{"RTWName":"<S218>/lo","SIDString":"nucleo_g431re_ihm07m1:8851:3864:3"},{"RTWName":"<S218>/Diff","SIDString":"nucleo_g431re_ihm07m1:8851:3864:4"},{"RTWName":"<S218>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:3864:5"},{"RTWName":"<S218>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8851:3864:6"},{"RTWName":"<S218>/u_GTE_up","SIDString":"nucleo_g431re_ihm07m1:8851:3864:7"},{"RTWName":"<S218>/u_GT_lo","SIDString":"nucleo_g431re_ihm07m1:8851:3864:8"},{"RTWName":"<S218>/y","SIDString":"nucleo_g431re_ihm07m1:8851:3864:9"},{"RTWName":"<S4294967295>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3857"},{"RTWName":"<S149>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8851:3858"},{"RTWName":"<S148>/Equal1","SIDString":"nucleo_g431re_ihm07m1:8851:661"},{"RTWName":"<S148>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8851:4031"},{"RTWName":"<S148>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3249"},{"RTWName":"<S148>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:670"},{"RTWName":"<S148>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8851:3943"},{"RTWName":"<S148>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8851:3949"},{"RTWName":"<S148>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3252"},{"RTWName":"<S148>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3253"},{"RTWName":"<S148>/fix for DT propagation issue","SIDString":"nucleo_g431re_ihm07m1:8851:4032"},{"RTWName":"<S148>/fix for DT propagation issue1","SIDString":"nucleo_g431re_ihm07m1:8851:4037"},{"RTWName":"<S148>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:672"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8851:674"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8851:3216"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8851:3217"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3218"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3214"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3211"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3213"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3215"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:675"},{"RTWName":"<S123>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:676"},{"RTWName":"<S124>/err","SIDString":"nucleo_g431re_ihm07m1:8851:678"},{"RTWName":"<S124>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8851:679"},{"RTWName":"<S151>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3185"},{"RTWName":"<S151>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3186"},{"RTWName":"<S151>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3187"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8851:682"},{"RTWName":"<S4294967295>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8851:683"},{"RTWName":"<S4294967295>/DProd Out","SIDString":"nucleo_g431re_ihm07m1:8851:684"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:685"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8851:687"},{"RTWName":"<S4294967295>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3188"},{"RTWName":"<S4294967295>/Derivative Gain","SIDString":"nucleo_g431re_ihm07m1:8851:688"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3189"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3190"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:689"},{"RTWName":"<S124>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:690"},{"RTWName":"<S125>/err","SIDString":"nucleo_g431re_ihm07m1:8851:4045"},{"RTWName":"<S125>/ydot","SIDString":"nucleo_g431re_ihm07m1:8851:4046"},{"RTWName":"<S152>/ydot","SIDString":"nucleo_g431re_ihm07m1:8851:4048"},{"RTWName":"<S152>/err","SIDString":"nucleo_g431re_ihm07m1:8851:4065"},{"RTWName":"<S152>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:4049"},{"RTWName":"<S152>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:4067"},{"RTWName":"<S152>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4260"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8851:4057"},{"RTWName":"<S4294967295>/ydot","SIDString":"nucleo_g431re_ihm07m1:8851:4058"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:4060"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4061"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4062"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8851:4068"},{"RTWName":"<S4294967295>/ydot","SIDString":"nucleo_g431re_ihm07m1:8851:4069"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4071"},{"RTWName":"<S4294967295>/Unary Minus","SIDString":"nucleo_g431re_ihm07m1:8851:4259"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4072"},{"RTWName":"<S125>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4063"},{"RTWName":"<S126>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:693"},{"RTWName":"<S126>/U","SIDString":"nucleo_g431re_ihm07m1:8851:694"},{"RTWName":"<S126>/N","SIDString":"nucleo_g431re_ihm07m1:8851:695"},{"RTWName":"<S126>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:696"},{"RTWName":"<S126>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:697"},{"RTWName":"<S126>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3669"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:699"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:700"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:701"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:702"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3334"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3689"},{"RTWName":"<S4294967295>/Filter","SIDString":"nucleo_g431re_ihm07m1:8851:703"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3335"},{"RTWName":"<S4294967295>/SumD","SIDString":"nucleo_g431re_ihm07m1:8851:704"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:2723"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3474"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3336"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3690"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:705"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:4132"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:4133"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:4134"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:4135"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4136"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4137"},{"RTWName":"<S4294967295>/Filter","SIDString":"nucleo_g431re_ihm07m1:8851:4138"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:4139"},{"RTWName":"<S4294967295>/SumD","SIDString":"nucleo_g431re_ihm07m1:8851:4140"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4141"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:4142"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:4143"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:4144"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:4145"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:707"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:708"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:709"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:3328"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3331"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3688"},{"RTWName":"<S4294967295>/DTDup","SIDString":"nucleo_g431re_ihm07m1:8851:710"},{"RTWName":"<S4294967295>/Diff","SIDString":"nucleo_g431re_ihm07m1:8851:711"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3332"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:2722"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3333"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3330"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3480"},{"RTWName":"<S236>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3671"},{"RTWName":"<S236>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3672"},{"RTWName":"<S237>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3674"},{"RTWName":"<S237>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3675"},{"RTWName":"<S237>/Udiff*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8851:3676"},{"RTWName":"<S237>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3677"},{"RTWName":"<S238>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3679"},{"RTWName":"<S238>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3680"},{"RTWName":"<S238>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3681"},{"RTWName":"<S238>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:3682"},{"RTWName":"<S238>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3683"},{"RTWName":"<S236>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3684"},{"RTWName":"<S4294967295>/UD","SIDString":"nucleo_g431re_ihm07m1:8851:713"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:714"},{"RTWName":"<S153>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:3315"},{"RTWName":"<S153>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3316"},{"RTWName":"<S153>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3317"},{"RTWName":"<S153>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:3318"},{"RTWName":"<S153>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:3319"},{"RTWName":"<S153>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3686"},{"RTWName":"<S153>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3320"},{"RTWName":"<S153>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3432"},{"RTWName":"<S153>/Signal Specification3","SIDString":"nucleo_g431re_ihm07m1:8851:3313"},{"RTWName":"<S153>/Signal Specification4","SIDString":"nucleo_g431re_ihm07m1:8851:3324"},{"RTWName":"<S153>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3321"},{"RTWName":"<S153>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3323"},{"RTWName":"<S153>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3314"},{"RTWName":"<S153>/Terminator4","SIDString":"nucleo_g431re_ihm07m1:8851:3325"},{"RTWName":"<S153>/Terminator5","SIDString":"nucleo_g431re_ihm07m1:8851:3327"},{"RTWName":"<S153>/Terminator6","SIDString":"nucleo_g431re_ihm07m1:8851:3687"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:717"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:718"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:719"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:720"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:3340"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3693"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"nucleo_g431re_ihm07m1:8851:722"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"nucleo_g431re_ihm07m1:8851:721"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"nucleo_g431re_ihm07m1:8851:723"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8851:724"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"nucleo_g431re_ihm07m1:8851:725"},{"RTWName":"<S4294967295>/Reciprocal","SIDString":"nucleo_g431re_ihm07m1:8851:726"},{"RTWName":"<S4294967295>/SumDen","SIDString":"nucleo_g431re_ihm07m1:8851:727"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:2725"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3482"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3342"},{"RTWName":"<S239>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3695"},{"RTWName":"<S239>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3696"},{"RTWName":"<S240>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3698"},{"RTWName":"<S240>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3699"},{"RTWName":"<S240>/N*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8851:3700"},{"RTWName":"<S240>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3701"},{"RTWName":"<S241>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3703"},{"RTWName":"<S241>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3704"},{"RTWName":"<S241>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3705"},{"RTWName":"<S241>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:3706"},{"RTWName":"<S241>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3707"},{"RTWName":"<S239>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3708"},{"RTWName":"<S4294967295>/Unary Minus","SIDString":"nucleo_g431re_ihm07m1:8851:729"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:730"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:4163"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4164"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:4165"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:4166"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:4167"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4168"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"nucleo_g431re_ihm07m1:8851:4169"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"nucleo_g431re_ihm07m1:8851:4170"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"nucleo_g431re_ihm07m1:8851:4171"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8851:4172"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"nucleo_g431re_ihm07m1:8851:4173"},{"RTWName":"<S4294967295>/SumDen","SIDString":"nucleo_g431re_ihm07m1:8851:4175"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4176"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:4177"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:4178"},{"RTWName":"<S242>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4180"},{"RTWName":"<S242>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4181"},{"RTWName":"<S243>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4183"},{"RTWName":"<S243>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4184"},{"RTWName":"<S243>/N*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8851:4185"},{"RTWName":"<S243>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4186"},{"RTWName":"<S244>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4188"},{"RTWName":"<S244>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4189"},{"RTWName":"<S244>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4190"},{"RTWName":"<S244>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:4191"},{"RTWName":"<S244>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4192"},{"RTWName":"<S242>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4193"},{"RTWName":"<S4294967295>/Unary Minus","SIDString":"nucleo_g431re_ihm07m1:8851:4194"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:4195"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:733"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:734"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:735"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:736"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3337"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3691"},{"RTWName":"<S4294967295>/Filter","SIDString":"nucleo_g431re_ihm07m1:8851:737"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3338"},{"RTWName":"<S4294967295>/SumD","SIDString":"nucleo_g431re_ihm07m1:8851:738"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:2724"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3481"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3339"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3692"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:739"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:4148"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:4149"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:4150"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:4151"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4152"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4153"},{"RTWName":"<S4294967295>/Filter","SIDString":"nucleo_g431re_ihm07m1:8851:4154"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:4155"},{"RTWName":"<S4294967295>/SumD","SIDString":"nucleo_g431re_ihm07m1:8851:4156"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4157"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:4158"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:4159"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:4160"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:4161"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:741"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:742"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:743"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:744"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:3343"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3724"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"nucleo_g431re_ihm07m1:8851:746"},{"RTWName":"<S4294967295>/Divide","SIDString":"nucleo_g431re_ihm07m1:8851:747"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"nucleo_g431re_ihm07m1:8851:745"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"nucleo_g431re_ihm07m1:8851:748"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8851:749"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"nucleo_g431re_ihm07m1:8851:750"},{"RTWName":"<S4294967295>/Reciprocal","SIDString":"nucleo_g431re_ihm07m1:8851:751"},{"RTWName":"<S4294967295>/SumDen","SIDString":"nucleo_g431re_ihm07m1:8851:752"},{"RTWName":"<S4294967295>/SumNum","SIDString":"nucleo_g431re_ihm07m1:8851:753"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:2726"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3483"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3345"},{"RTWName":"<S245>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3710"},{"RTWName":"<S245>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3711"},{"RTWName":"<S246>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3713"},{"RTWName":"<S246>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3714"},{"RTWName":"<S246>/Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3778"},{"RTWName":"<S246>/N*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8851:3715"},{"RTWName":"<S246>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3716"},{"RTWName":"<S247>/N","SIDString":"nucleo_g431re_ihm07m1:8851:3718"},{"RTWName":"<S247>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3719"},{"RTWName":"<S247>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3720"},{"RTWName":"<S247>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:3721"},{"RTWName":"<S247>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3722"},{"RTWName":"<S245>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3723"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:755"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:4198"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4199"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:4200"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:4201"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:4202"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4203"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"nucleo_g431re_ihm07m1:8851:4204"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"nucleo_g431re_ihm07m1:8851:4206"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"nucleo_g431re_ihm07m1:8851:4207"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8851:4208"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"nucleo_g431re_ihm07m1:8851:4209"},{"RTWName":"<S4294967295>/SumDen","SIDString":"nucleo_g431re_ihm07m1:8851:4211"},{"RTWName":"<S4294967295>/SumNum","SIDString":"nucleo_g431re_ihm07m1:8851:4212"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4213"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:4214"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:4215"},{"RTWName":"<S248>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4217"},{"RTWName":"<S248>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4218"},{"RTWName":"<S249>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4220"},{"RTWName":"<S249>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4221"},{"RTWName":"<S249>/Gain","SIDString":"nucleo_g431re_ihm07m1:8851:4222"},{"RTWName":"<S249>/N*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8851:4223"},{"RTWName":"<S249>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4224"},{"RTWName":"<S250>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4226"},{"RTWName":"<S250>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4227"},{"RTWName":"<S250>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4228"},{"RTWName":"<S250>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:4229"},{"RTWName":"<S250>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4230"},{"RTWName":"<S248>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:4231"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:4232"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:4074"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:4075"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8851:4076"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8851:4077"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8851:4078"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4079"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:4080"},{"RTWName":"<S4294967295>/Signal Specification4","SIDString":"nucleo_g431re_ihm07m1:8851:4083"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:4084"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:4085"},{"RTWName":"<S4294967295>/Terminator4","SIDString":"nucleo_g431re_ihm07m1:8851:4087"},{"RTWName":"<S4294967295>/Terminator5","SIDString":"nucleo_g431re_ihm07m1:8851:4088"},{"RTWName":"<S4294967295>/Terminator6","SIDString":"nucleo_g431re_ihm07m1:8851:4089"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:4090"},{"RTWName":"<S126>/Y","SIDString":"nucleo_g431re_ihm07m1:8851:757"},{"RTWName":"<S127>/D0","SIDString":"nucleo_g431re_ihm07m1:8851:759"},{"RTWName":"<S154>/D0","SIDString":"nucleo_g431re_ihm07m1:8851:3197"},{"RTWName":"<S154>/Ground","SIDString":"nucleo_g431re_ihm07m1:8851:3396"},{"RTWName":"<S154>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3198"},{"RTWName":"<S154>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3397"},{"RTWName":"<S154>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3199"},{"RTWName":"<S154>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3398"},{"RTWName":"<S4294967295>/D0","SIDString":"nucleo_g431re_ihm07m1:8851:762"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:763"},{"RTWName":"<S4294967295>/D0","SIDString":"nucleo_g431re_ihm07m1:8851:3203"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8851:3402"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3204"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3403"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3205"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3404"},{"RTWName":"<S4294967295>/D0","SIDString":"nucleo_g431re_ihm07m1:8851:3200"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8851:3399"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3201"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3400"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3202"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3401"},{"RTWName":"<S127>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:770"},{"RTWName":"<S107>/Ground_D","SIDString":"nucleo_g431re_ihm07m1:8851:4101"},{"RTWName":"<S107>/Ground_D0","SIDString":"nucleo_g431re_ihm07m1:8851:4255"},{"RTWName":"<S107>/Ground_LowerLimit","SIDString":"nucleo_g431re_ihm07m1:8851:3881"},{"RTWName":"<S107>/Ground_N","SIDString":"nucleo_g431re_ihm07m1:8851:4007"},{"RTWName":"<S107>/Ground_TR","SIDString":"nucleo_g431re_ihm07m1:8851:2278"},{"RTWName":"<S107>/Ground_UpperLimit","SIDString":"nucleo_g431re_ihm07m1:8851:3880"},{"RTWName":"<S107>/Ground_extTs","SIDString":"nucleo_g431re_ihm07m1:8851:4013"},{"RTWName":"<S107>/Ground_ydot","SIDString":"nucleo_g431re_ihm07m1:8851:4257"},{"RTWName":"<S128>/err","SIDString":"nucleo_g431re_ihm07m1:8851:781"},{"RTWName":"<S128>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8851:782"},{"RTWName":"<S4294967295>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3170"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3171"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3172"},{"RTWName":"<S155>/err","SIDString":"nucleo_g431re_ihm07m1:8851:785"},{"RTWName":"<S155>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8851:786"},{"RTWName":"<S155>/IProd Out","SIDString":"nucleo_g431re_ihm07m1:8851:787"},{"RTWName":"<S155>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:788"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8851:790"},{"RTWName":"<S4294967295>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3173"},{"RTWName":"<S4294967295>/Integral Gain","SIDString":"nucleo_g431re_ihm07m1:8851:791"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3174"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3175"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:792"},{"RTWName":"<S128>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:793"},{"RTWName":"<S129>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:796"},{"RTWName":"<S129>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:797"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:799"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:800"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"nucleo_g431re_ihm07m1:8851:801"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:802"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:804"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3368"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"nucleo_g431re_ihm07m1:8851:805"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3369"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3370"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:806"},{"RTWName":"<S156>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:808"},{"RTWName":"<S156>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3365"},{"RTWName":"<S156>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3367"},{"RTWName":"<S156>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:809"},{"RTWName":"<S129>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:810"},{"RTWName":"<S130>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:812"},{"RTWName":"<S130>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:813"},{"RTWName":"<S157>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:3420"},{"RTWName":"<S157>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3421"},{"RTWName":"<S157>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3464"},{"RTWName":"<S157>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3422"},{"RTWName":"<S157>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3424"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:815"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:816"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"nucleo_g431re_ihm07m1:8851:817"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:818"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:820"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3362"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"nucleo_g431re_ihm07m1:8851:821"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3363"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3364"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:822"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:824"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3359"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3361"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:825"},{"RTWName":"<S130>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:826"},{"RTWName":"<S131>/U","SIDString":"nucleo_g431re_ihm07m1:8851:828"},{"RTWName":"<S131>/I0in","SIDString":"nucleo_g431re_ihm07m1:8851:829"},{"RTWName":"<S131>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:830"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:832"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:833"},{"RTWName":"<S4294967295>/I0in","SIDString":"nucleo_g431re_ihm07m1:8851:834"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8851:3433"},{"RTWName":"<S4294967295>/Integrator","SIDString":"nucleo_g431re_ihm07m1:8851:835"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3434"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:2708"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3473"},{"RTWName":"<S4294967295>/state","SIDString":"nucleo_g431re_ihm07m1:8851:3435"},{"RTWName":"<S4294967295>/out","SIDString":"nucleo_g431re_ihm07m1:8851:836"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3412"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:3406"},{"RTWName":"<S4294967295>/I0in","SIDString":"nucleo_g431re_ihm07m1:8851:3405"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8851:3491"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3413"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3490"},{"RTWName":"<S4294967295>/Signal Specification4","SIDString":"nucleo_g431re_ihm07m1:8851:3408"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3409"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3410"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3414"},{"RTWName":"<S4294967295>/out","SIDString":"nucleo_g431re_ihm07m1:8851:3492"},{"RTWName":"<S158>/U","SIDString":"nucleo_g431re_ihm07m1:8851:839"},{"RTWName":"<S158>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:840"},{"RTWName":"<S158>/I0in","SIDString":"nucleo_g431re_ihm07m1:8851:841"},{"RTWName":"<S158>/Ground_Integrator","SIDString":"nucleo_g431re_ihm07m1:8851:2704"},{"RTWName":"<S158>/Integrator","SIDString":"nucleo_g431re_ihm07m1:8851:843"},{"RTWName":"<S158>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3472"},{"RTWName":"<S158>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:844"},{"RTWName":"<S158>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:2709"},{"RTWName":"<S158>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3479"},{"RTWName":"<S158>/out","SIDString":"nucleo_g431re_ihm07m1:8851:845"},{"RTWName":"<S158>/state","SIDString":"nucleo_g431re_ihm07m1:8851:846"},{"RTWName":"<S131>/state","SIDString":"nucleo_g431re_ihm07m1:8851:847"},{"RTWName":"<S131>/out","SIDString":"nucleo_g431re_ihm07m1:8851:848"},{"RTWName":"<S132>/I0","SIDString":"nucleo_g431re_ihm07m1:8851:850"},{"RTWName":"<S4294967295>/I0","SIDString":"nucleo_g431re_ihm07m1:8851:3176"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8851:3386"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3177"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3385"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3178"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3384"},{"RTWName":"<S159>/I0","SIDString":"nucleo_g431re_ihm07m1:8851:853"},{"RTWName":"<S159>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:854"},{"RTWName":"<S4294967295>/I0","SIDString":"nucleo_g431re_ihm07m1:8851:3179"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8851:3387"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3180"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3388"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3181"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3389"},{"RTWName":"<S132>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:858"},{"RTWName":"<S133>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:861"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3485"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3487"},{"RTWName":"<S160>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3191"},{"RTWName":"<S160>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3416"},{"RTWName":"<S160>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3193"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:865"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:866"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3194"},{"RTWName":"<S4294967295>/N Copy","SIDString":"nucleo_g431re_ihm07m1:8851:868"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3195"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3196"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:869"},{"RTWName":"<S133>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:870"},{"RTWName":"<S134>/U","SIDString":"nucleo_g431re_ihm07m1:8851:872"},{"RTWName":"<S134>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:873"},{"RTWName":"<S161>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3349"},{"RTWName":"<S161>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3350"},{"RTWName":"<S161>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3351"},{"RTWName":"<S161>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8851:3347"},{"RTWName":"<S161>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3352"},{"RTWName":"<S161>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3348"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:876"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:877"},{"RTWName":"<S4294967295>/NProd Out","SIDString":"nucleo_g431re_ihm07m1:8851:878"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:879"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:881"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3356"},{"RTWName":"<S4294967295>/Filter Coefficient","SIDString":"nucleo_g431re_ihm07m1:8851:882"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3357"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3358"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:883"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:885"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3353"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3355"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:886"},{"RTWName":"<S134>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:887"},{"RTWName":"<S135>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:889"},{"RTWName":"<S162>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3291"},{"RTWName":"<S162>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3302"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:892"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:893"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3303"},{"RTWName":"<S4294967295>/P Copy","SIDString":"nucleo_g431re_ihm07m1:8851:895"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3305"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:896"},{"RTWName":"<S135>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:900"},{"RTWName":"<S136>/err","SIDString":"nucleo_g431re_ihm07m1:8851:903"},{"RTWName":"<S136>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:904"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3161"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3162"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3163"},{"RTWName":"<S163>/err","SIDString":"nucleo_g431re_ihm07m1:8851:907"},{"RTWName":"<S163>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:908"},{"RTWName":"<S163>/PProd Out","SIDString":"nucleo_g431re_ihm07m1:8851:909"},{"RTWName":"<S163>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:910"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8851:912"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3167"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"nucleo_g431re_ihm07m1:8851:913"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3168"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3169"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:914"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8851:916"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:3164"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3166"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:917"},{"RTWName":"<S136>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:918"},{"RTWName":"<S137>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:1418"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:3182"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8851:3393"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3183"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3394"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3184"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3395"},{"RTWName":"<S164>/Reset","SIDString":"nucleo_g431re_ihm07m1:8851:1421"},{"RTWName":"<S164>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:1422"},{"RTWName":"<S137>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:1426"},{"RTWName":"<S138>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:920"},{"RTWName":"<S138>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3794"},{"RTWName":"<S138>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3795"},{"RTWName":"<S165>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:922"},{"RTWName":"<S165>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3802"},{"RTWName":"<S165>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3803"},{"RTWName":"<S165>/Saturation","SIDString":"nucleo_g431re_ihm07m1:8851:923"},{"RTWName":"<S165>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3804"},{"RTWName":"<S165>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3805"},{"RTWName":"<S165>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3806"},{"RTWName":"<S165>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3807"},{"RTWName":"<S165>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:924"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:3780"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3783"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3784"},{"RTWName":"<S291>/up","SIDString":"nucleo_g431re_ihm07m1:8851:3846:1"},{"RTWName":"<S291>/u","SIDString":"nucleo_g431re_ihm07m1:8851:3846:2"},{"RTWName":"<S291>/lo","SIDString":"nucleo_g431re_ihm07m1:8851:3846:3"},{"RTWName":"<S291>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8851:3846:4"},{"RTWName":"<S291>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8851:3846:5"},{"RTWName":"<S291>/LowerRelop1","SIDString":"nucleo_g431re_ihm07m1:8851:3846:6"},{"RTWName":"<S291>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:3846:7"},{"RTWName":"<S291>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8851:3846:8"},{"RTWName":"<S291>/UpperRelop","SIDString":"nucleo_g431re_ihm07m1:8851:3846:9"},{"RTWName":"<S291>/y","SIDString":"nucleo_g431re_ihm07m1:8851:3846:10"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3782"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:926"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3798"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3799"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3796"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3800"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3797"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3801"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:927"},{"RTWName":"<S138>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:928"},{"RTWName":"<S139>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:930"},{"RTWName":"<S139>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3808"},{"RTWName":"<S139>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3809"},{"RTWName":"<S166>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:3428"},{"RTWName":"<S166>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3430"},{"RTWName":"<S166>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3431"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:932"},{"RTWName":"<S4294967295>/Saturation","SIDString":"nucleo_g431re_ihm07m1:8851:933"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:934"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:3787"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3788"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8851:3789"},{"RTWName":"<S296>/up","SIDString":"nucleo_g431re_ihm07m1:8851:3847:1"},{"RTWName":"<S296>/u","SIDString":"nucleo_g431re_ihm07m1:8851:3847:2"},{"RTWName":"<S296>/lo","SIDString":"nucleo_g431re_ihm07m1:8851:3847:3"},{"RTWName":"<S296>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8851:3847:4"},{"RTWName":"<S296>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8851:3847:5"},{"RTWName":"<S296>/LowerRelop1","SIDString":"nucleo_g431re_ihm07m1:8851:3847:6"},{"RTWName":"<S296>/Switch","SIDString":"nucleo_g431re_ihm07m1:8851:3847:7"},{"RTWName":"<S296>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8851:3847:8"},{"RTWName":"<S296>/UpperRelop","SIDString":"nucleo_g431re_ihm07m1:8851:3847:9"},{"RTWName":"<S296>/y","SIDString":"nucleo_g431re_ihm07m1:8851:3847:10"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3791"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8851:936"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:937"},{"RTWName":"<S139>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:938"},{"RTWName":"<S140>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3494"},{"RTWName":"<S140>/I","SIDString":"nucleo_g431re_ihm07m1:8851:3503"},{"RTWName":"<S140>/D","SIDString":"nucleo_g431re_ihm07m1:8851:3504"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:4039"},{"RTWName":"<S4294967295>/I","SIDString":"nucleo_g431re_ihm07m1:8851:3499"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:4041"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:4040"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3500"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3496"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3497"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3519"},{"RTWName":"<S4294967295>/D","SIDString":"nucleo_g431re_ihm07m1:8851:3521"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8851:3522"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3511"},{"RTWName":"<S167>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3515"},{"RTWName":"<S167>/I","SIDString":"nucleo_g431re_ihm07m1:8851:3516"},{"RTWName":"<S167>/Sum","SIDString":"nucleo_g431re_ihm07m1:8851:3518"},{"RTWName":"<S167>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3508"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8851:3523"},{"RTWName":"<S4294967295>/I","SIDString":"nucleo_g431re_ihm07m1:8851:3524"},{"RTWName":"<S4294967295>/D","SIDString":"nucleo_g431re_ihm07m1:8851:3525"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8851:3526"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3514"},{"RTWName":"<S140>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3501"},{"RTWName":"<S141>/fromP","SIDString":"nucleo_g431re_ihm07m1:8851:3443"},{"RTWName":"<S141>/fromState","SIDString":"nucleo_g431re_ihm07m1:8851:3455"},{"RTWName":"<S141>/fromD","SIDString":"nucleo_g431re_ihm07m1:8851:3456"},{"RTWName":"<S168>/fromP","SIDString":"nucleo_g431re_ihm07m1:8851:3461"},{"RTWName":"<S168>/fromState","SIDString":"nucleo_g431re_ihm07m1:8851:3462"},{"RTWName":"<S168>/fromD","SIDString":"nucleo_g431re_ihm07m1:8851:3463"},{"RTWName":"<S168>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3488"},{"RTWName":"<S168>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3468"},{"RTWName":"<S168>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8851:3469"},{"RTWName":"<S168>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3470"},{"RTWName":"<S4294967295>/fromP","SIDString":"nucleo_g431re_ihm07m1:8851:3457"},{"RTWName":"<S4294967295>/fromState","SIDString":"nucleo_g431re_ihm07m1:8851:3458"},{"RTWName":"<S4294967295>/fromD","SIDString":"nucleo_g431re_ihm07m1:8851:3459"},{"RTWName":"<S4294967295>/Sum Fdbk","SIDString":"nucleo_g431re_ihm07m1:8851:3471"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3454"},{"RTWName":"<S4294967295>/fromState","SIDString":"nucleo_g431re_ihm07m1:8851:3460"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3449"},{"RTWName":"<S141>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3450"},{"RTWName":"<S142>/uout","SIDString":"nucleo_g431re_ihm07m1:8851:943"},{"RTWName":"<S142>/TR","SIDString":"nucleo_g431re_ihm07m1:8851:944"},{"RTWName":"<S169>/uout","SIDString":"nucleo_g431re_ihm07m1:8851:3306"},{"RTWName":"<S169>/TR","SIDString":"nucleo_g431re_ihm07m1:8851:3309"},{"RTWName":"<S169>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3310"},{"RTWName":"<S169>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3311"},{"RTWName":"<S169>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8851:3308"},{"RTWName":"<S4294967295>/uout","SIDString":"nucleo_g431re_ihm07m1:8851:947"},{"RTWName":"<S4294967295>/TR","SIDString":"nucleo_g431re_ihm07m1:8851:948"},{"RTWName":"<S4294967295>/Kt","SIDString":"nucleo_g431re_ihm07m1:8851:949"},{"RTWName":"<S4294967295>/SumI3","SIDString":"nucleo_g431re_ihm07m1:8851:950"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:951"},{"RTWName":"<S142>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:952"},{"RTWName":"<S143>/fromIgain","SIDString":"nucleo_g431re_ihm07m1:8851:3132"},{"RTWName":"<S143>/fromTR","SIDString":"nucleo_g431re_ihm07m1:8851:3141"},{"RTWName":"<S170>/fromIgain","SIDString":"nucleo_g431re_ihm07m1:8851:3134"},{"RTWName":"<S170>/fromTR","SIDString":"nucleo_g431re_ihm07m1:8851:3206"},{"RTWName":"<S170>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3207"},{"RTWName":"<S170>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3208"},{"RTWName":"<S170>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3135"},{"RTWName":"<S4294967295>/fromIgain","SIDString":"nucleo_g431re_ihm07m1:8851:3137"},{"RTWName":"<S4294967295>/fromTR","SIDString":"nucleo_g431re_ihm07m1:8851:3142"},{"RTWName":"<S4294967295>/SumI1","SIDString":"nucleo_g431re_ihm07m1:8851:941"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3138"},{"RTWName":"<S143>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3139"},{"RTWName":"<S144>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3589"},{"RTWName":"<S144>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3590"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3592"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3593"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3594"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3595"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3603"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3604"},{"RTWName":"<S4294967295>/Uintegral*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8851:3605"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3606"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3664"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3665"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3666"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3667"},{"RTWName":"<S171>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3597"},{"RTWName":"<S171>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3598"},{"RTWName":"<S171>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:3599"},{"RTWName":"<S171>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3600"},{"RTWName":"<S171>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3601"},{"RTWName":"<S144>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3607"},{"RTWName":"<S145>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3625"},{"RTWName":"<S145>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3626"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3628"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3629"},{"RTWName":"<S4294967295>/Ungain*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8851:3630"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3631"},{"RTWName":"<S172>/U","SIDString":"nucleo_g431re_ihm07m1:8851:3633"},{"RTWName":"<S172>/Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3634"},{"RTWName":"<S172>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8851:3635"},{"RTWName":"<S172>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3637"},{"RTWName":"<S145>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:3638"},{"RTWName":"<S146>/feedback","SIDString":"nucleo_g431re_ihm07m1:8851:954"},{"RTWName":"<S146>/forward","SIDString":"nucleo_g431re_ihm07m1:8851:955"},{"RTWName":"<S4294967295>/feedback","SIDString":"nucleo_g431re_ihm07m1:8851:957"},{"RTWName":"<S4294967295>/forward","SIDString":"nucleo_g431re_ihm07m1:8851:3380"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3382"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:958"},{"RTWName":"<S173>/feedback","SIDString":"nucleo_g431re_ihm07m1:8851:3377"},{"RTWName":"<S173>/forward","SIDString":"nucleo_g431re_ihm07m1:8851:960"},{"RTWName":"<S173>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3438"},{"RTWName":"<S173>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3379"},{"RTWName":"<S173>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:961"},{"RTWName":"<S146>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:962"},{"RTWName":"<S147>/feedback","SIDString":"nucleo_g431re_ihm07m1:8851:964"},{"RTWName":"<S147>/forward","SIDString":"nucleo_g431re_ihm07m1:8851:965"},{"RTWName":"<S4294967295>/feedback","SIDString":"nucleo_g431re_ihm07m1:8851:967"},{"RTWName":"<S4294967295>/forward","SIDString":"nucleo_g431re_ihm07m1:8851:3371"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3373"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:968"},{"RTWName":"<S174>/feedback","SIDString":"nucleo_g431re_ihm07m1:8851:3374"},{"RTWName":"<S174>/forward","SIDString":"nucleo_g431re_ihm07m1:8851:970"},{"RTWName":"<S174>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8851:3437"},{"RTWName":"<S174>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8851:3376"},{"RTWName":"<S174>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:971"},{"RTWName":"<S147>/Out1","SIDString":"nucleo_g431re_ihm07m1:8851:972"},{"RTWName":"<S107>/y","SIDString":"nucleo_g431re_ihm07m1:8851:973"},{"RTWName":"<S108>/u","SIDString":"nucleo_g431re_ihm07m1:8852:606"},{"RTWName":"<S108>/P","SIDString":"nucleo_g431re_ihm07m1:8852:4261"},{"RTWName":"<S108>/I","SIDString":"nucleo_g431re_ihm07m1:8852:4262"},{"RTWName":"<S108>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:4263"},{"RTWName":"<S108>/I0","SIDString":"nucleo_g431re_ihm07m1:8852:4264"},{"RTWName":"<S175>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:608"},{"RTWName":"<S175>/postSat","SIDString":"nucleo_g431re_ihm07m1:8852:609"},{"RTWName":"<S175>/P","SIDString":"nucleo_g431re_ihm07m1:8852:610"},{"RTWName":"<S175>/preInt","SIDString":"nucleo_g431re_ihm07m1:8852:611"},{"RTWName":"<S175>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3848"},{"RTWName":"<S175>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3849"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:613"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8852:614"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8852:615"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3234"},{"RTWName":"<S4294967295>/Kb","SIDString":"nucleo_g431re_ihm07m1:8852:616"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3237"},{"RTWName":"<S4294967295>/SumI2","SIDString":"nucleo_g431re_ihm07m1:8852:617"},{"RTWName":"<S4294967295>/SumI4","SIDString":"nucleo_g431re_ihm07m1:8852:618"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3241"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:619"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:621"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:622"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8852:623"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8852:3281"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3925"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3926"},{"RTWName":"<S4294967295>/AND1","SIDString":"nucleo_g431re_ihm07m1:8852:624"},{"RTWName":"<S4294967295>/AND2","SIDString":"nucleo_g431re_ihm07m1:8852:625"},{"RTWName":"<S4294967295>/AND3","SIDString":"nucleo_g431re_ihm07m1:8852:626"},{"RTWName":"<S4294967295>/Constant","SIDString":"nucleo_g431re_ihm07m1:8852:627"},{"RTWName":"<S4294967295>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8852:628"},{"RTWName":"<S4294967295>/DataTypeConv1","SIDString":"nucleo_g431re_ihm07m1:8852:629"},{"RTWName":"<S4294967295>/DataTypeConv2","SIDString":"nucleo_g431re_ihm07m1:8852:630"},{"RTWName":"<S4294967295>/DataTypeConv4","SIDString":"nucleo_g431re_ihm07m1:8852:632"},{"RTWName":"<S351>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3928"},{"RTWName":"<S351>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3929"},{"RTWName":"<S351>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3930"},{"RTWName":"<S352>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3933"},{"RTWName":"<S352>/DeadZone","SIDString":"nucleo_g431re_ihm07m1:8852:3934"},{"RTWName":"<S352>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3935"},{"RTWName":"<S353>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3937"},{"RTWName":"<S353>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3938"},{"RTWName":"<S353>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3939"},{"RTWName":"<S354>/up","SIDString":"nucleo_g431re_ihm07m1:8852:3940:1"},{"RTWName":"<S354>/u","SIDString":"nucleo_g431re_ihm07m1:8852:3940:2"},{"RTWName":"<S354>/lo","SIDString":"nucleo_g431re_ihm07m1:8852:3940:3"},{"RTWName":"<S354>/Diff","SIDString":"nucleo_g431re_ihm07m1:8852:3940:4"},{"RTWName":"<S354>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:3940:5"},{"RTWName":"<S354>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8852:3940:6"},{"RTWName":"<S354>/u_GTE_up","SIDString":"nucleo_g431re_ihm07m1:8852:3940:7"},{"RTWName":"<S354>/u_GT_lo","SIDString":"nucleo_g431re_ihm07m1:8852:3940:8"},{"RTWName":"<S354>/y","SIDString":"nucleo_g431re_ihm07m1:8852:3940:9"},{"RTWName":"<S353>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3941"},{"RTWName":"<S351>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3942"},{"RTWName":"<S4294967295>/Equal1","SIDString":"nucleo_g431re_ihm07m1:8852:634"},{"RTWName":"<S4294967295>/Equal2","SIDString":"nucleo_g431re_ihm07m1:8852:635"},{"RTWName":"<S4294967295>/Memory","SIDString":"nucleo_g431re_ihm07m1:8852:636"},{"RTWName":"<S4294967295>/NOT1","SIDString":"nucleo_g431re_ihm07m1:8852:637"},{"RTWName":"<S4294967295>/NOT2","SIDString":"nucleo_g431re_ihm07m1:8852:638"},{"RTWName":"<S4294967295>/NotEqual","SIDString":"nucleo_g431re_ihm07m1:8852:639"},{"RTWName":"<S4294967295>/OR1","SIDString":"nucleo_g431re_ihm07m1:8852:640"},{"RTWName":"<S4294967295>/SignP","SIDString":"nucleo_g431re_ihm07m1:8852:641"},{"RTWName":"<S4294967295>/SignPreIntegrator","SIDString":"nucleo_g431re_ihm07m1:8852:642"},{"RTWName":"<S4294967295>/SignPreSat","SIDString":"nucleo_g431re_ihm07m1:8852:643"},{"RTWName":"<S4294967295>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:644"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3288"},{"RTWName":"<S4294967295>/ZeroGain","SIDString":"nucleo_g431re_ihm07m1:8852:645"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:646"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:1399"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8852:1400"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8852:3269"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3270"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3907"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3908"},{"RTWName":"<S4294967295>/AND3","SIDString":"nucleo_g431re_ihm07m1:8852:1401"},{"RTWName":"<S4294967295>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8852:1402"},{"RTWName":"<S4294967295>/DataTypeConv1","SIDString":"nucleo_g431re_ihm07m1:8852:1403"},{"RTWName":"<S4294967295>/DataTypeConv2","SIDString":"nucleo_g431re_ihm07m1:8852:1404"},{"RTWName":"<S355>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3910"},{"RTWName":"<S355>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3911"},{"RTWName":"<S355>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3912"},{"RTWName":"<S356>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3915"},{"RTWName":"<S356>/DeadZone","SIDString":"nucleo_g431re_ihm07m1:8852:3916"},{"RTWName":"<S356>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3917"},{"RTWName":"<S357>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3919"},{"RTWName":"<S357>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3920"},{"RTWName":"<S357>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3921"},{"RTWName":"<S358>/up","SIDString":"nucleo_g431re_ihm07m1:8852:3922:1"},{"RTWName":"<S358>/u","SIDString":"nucleo_g431re_ihm07m1:8852:3922:2"},{"RTWName":"<S358>/lo","SIDString":"nucleo_g431re_ihm07m1:8852:3922:3"},{"RTWName":"<S358>/Diff","SIDString":"nucleo_g431re_ihm07m1:8852:3922:4"},{"RTWName":"<S358>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:3922:5"},{"RTWName":"<S358>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8852:3922:6"},{"RTWName":"<S358>/u_GTE_up","SIDString":"nucleo_g431re_ihm07m1:8852:3922:7"},{"RTWName":"<S358>/u_GT_lo","SIDString":"nucleo_g431re_ihm07m1:8852:3922:8"},{"RTWName":"<S358>/y","SIDString":"nucleo_g431re_ihm07m1:8852:3922:9"},{"RTWName":"<S357>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3923"},{"RTWName":"<S355>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3924"},{"RTWName":"<S4294967295>/Equal1","SIDString":"nucleo_g431re_ihm07m1:8852:1406"},{"RTWName":"<S4294967295>/Memory","SIDString":"nucleo_g431re_ihm07m1:8852:1415"},{"RTWName":"<S4294967295>/NotEqual","SIDString":"nucleo_g431re_ihm07m1:8852:1408"},{"RTWName":"<S4294967295>/SignPreIntegrator","SIDString":"nucleo_g431re_ihm07m1:8852:1410"},{"RTWName":"<S4294967295>/SignPreSat","SIDString":"nucleo_g431re_ihm07m1:8852:1411"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3273"},{"RTWName":"<S4294967295>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:1412"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3276"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3277"},{"RTWName":"<S4294967295>/ZeroGain","SIDString":"nucleo_g431re_ihm07m1:8852:1413"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:1414"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8852:3219"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3220"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8852:3221"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3222"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3411"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3225"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3226"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3227"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3228"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3230"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:1373"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:1374"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8852:1375"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8852:3257"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3899"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3900"},{"RTWName":"<S4294967295>/AND1","SIDString":"nucleo_g431re_ihm07m1:8852:1376"},{"RTWName":"<S4294967295>/AND2","SIDString":"nucleo_g431re_ihm07m1:8852:1377"},{"RTWName":"<S4294967295>/AND3","SIDString":"nucleo_g431re_ihm07m1:8852:1378"},{"RTWName":"<S4294967295>/Clamping_zero","SIDString":"nucleo_g431re_ihm07m1:8852:4033"},{"RTWName":"<S4294967295>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8852:1380"},{"RTWName":"<S4294967295>/Constant4","SIDString":"nucleo_g431re_ihm07m1:8852:3954"},{"RTWName":"<S4294967295>/Constant5","SIDString":"nucleo_g431re_ihm07m1:8852:3955"},{"RTWName":"<S4294967295>/Constant6","SIDString":"nucleo_g431re_ihm07m1:8852:3957"},{"RTWName":"<S4294967295>/Constant7","SIDString":"nucleo_g431re_ihm07m1:8852:3958"},{"RTWName":"<S359>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3884"},{"RTWName":"<S359>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3885"},{"RTWName":"<S359>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3886"},{"RTWName":"<S360>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3889"},{"RTWName":"<S360>/DeadZone","SIDString":"nucleo_g431re_ihm07m1:8852:3890"},{"RTWName":"<S360>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3891"},{"RTWName":"<S361>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3893"},{"RTWName":"<S361>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3894"},{"RTWName":"<S361>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3895"},{"RTWName":"<S362>/up","SIDString":"nucleo_g431re_ihm07m1:8852:3896:1"},{"RTWName":"<S362>/u","SIDString":"nucleo_g431re_ihm07m1:8852:3896:2"},{"RTWName":"<S362>/lo","SIDString":"nucleo_g431re_ihm07m1:8852:3896:3"},{"RTWName":"<S362>/Diff","SIDString":"nucleo_g431re_ihm07m1:8852:3896:4"},{"RTWName":"<S362>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:3896:5"},{"RTWName":"<S362>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8852:3896:6"},{"RTWName":"<S362>/u_GTE_up","SIDString":"nucleo_g431re_ihm07m1:8852:3896:7"},{"RTWName":"<S362>/u_GT_lo","SIDString":"nucleo_g431re_ihm07m1:8852:3896:8"},{"RTWName":"<S362>/y","SIDString":"nucleo_g431re_ihm07m1:8852:3896:9"},{"RTWName":"<S361>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3897"},{"RTWName":"<S359>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3898"},{"RTWName":"<S4294967295>/Equal1","SIDString":"nucleo_g431re_ihm07m1:8852:1385"},{"RTWName":"<S4294967295>/NOT1","SIDString":"nucleo_g431re_ihm07m1:8852:1387"},{"RTWName":"<S4294967295>/NOT2","SIDString":"nucleo_g431re_ihm07m1:8852:1388"},{"RTWName":"<S4294967295>/OR1","SIDString":"nucleo_g431re_ihm07m1:8852:1390"},{"RTWName":"<S4294967295>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8852:4034"},{"RTWName":"<S4294967295>/Relational\nOperator1","SIDString":"nucleo_g431re_ihm07m1:8852:4036"},{"RTWName":"<S4294967295>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:1394"},{"RTWName":"<S4294967295>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8852:3956"},{"RTWName":"<S4294967295>/Switch3","SIDString":"nucleo_g431re_ihm07m1:8852:3959"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3264"},{"RTWName":"<S4294967295>/fix for DT propagation issue","SIDString":"nucleo_g431re_ihm07m1:8852:4035"},{"RTWName":"<S4294967295>/fix for DT propagation issue1","SIDString":"nucleo_g431re_ihm07m1:8852:4038"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:1396"},{"RTWName":"<S200>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:648"},{"RTWName":"<S200>/preInt","SIDString":"nucleo_g431re_ihm07m1:8852:650"},{"RTWName":"<S200>/postSat","SIDString":"nucleo_g431re_ihm07m1:8852:3245"},{"RTWName":"<S200>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3246"},{"RTWName":"<S200>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3865"},{"RTWName":"<S200>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3866"},{"RTWName":"<S200>/AND3","SIDString":"nucleo_g431re_ihm07m1:8852:653"},{"RTWName":"<S200>/Clamping_zero","SIDString":"nucleo_g431re_ihm07m1:8852:4030"},{"RTWName":"<S200>/Constant","SIDString":"nucleo_g431re_ihm07m1:8852:3944"},{"RTWName":"<S200>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8852:655"},{"RTWName":"<S200>/Constant2","SIDString":"nucleo_g431re_ihm07m1:8852:3945"},{"RTWName":"<S200>/Constant3","SIDString":"nucleo_g431re_ihm07m1:8852:3947"},{"RTWName":"<S200>/Constant4","SIDString":"nucleo_g431re_ihm07m1:8852:3948"},{"RTWName":"<S201>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3851"},{"RTWName":"<S201>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3860"},{"RTWName":"<S201>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3861"},{"RTWName":"<S202>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3853"},{"RTWName":"<S202>/DeadZone","SIDString":"nucleo_g431re_ihm07m1:8852:660"},{"RTWName":"<S202>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3854"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3856"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3862"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3863"},{"RTWName":"<S366>/up","SIDString":"nucleo_g431re_ihm07m1:8852:3864:1"},{"RTWName":"<S366>/u","SIDString":"nucleo_g431re_ihm07m1:8852:3864:2"},{"RTWName":"<S366>/lo","SIDString":"nucleo_g431re_ihm07m1:8852:3864:3"},{"RTWName":"<S366>/Diff","SIDString":"nucleo_g431re_ihm07m1:8852:3864:4"},{"RTWName":"<S366>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:3864:5"},{"RTWName":"<S366>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8852:3864:6"},{"RTWName":"<S366>/u_GTE_up","SIDString":"nucleo_g431re_ihm07m1:8852:3864:7"},{"RTWName":"<S366>/u_GT_lo","SIDString":"nucleo_g431re_ihm07m1:8852:3864:8"},{"RTWName":"<S366>/y","SIDString":"nucleo_g431re_ihm07m1:8852:3864:9"},{"RTWName":"<S4294967295>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3857"},{"RTWName":"<S201>/DZ out","SIDString":"nucleo_g431re_ihm07m1:8852:3858"},{"RTWName":"<S200>/Equal1","SIDString":"nucleo_g431re_ihm07m1:8852:661"},{"RTWName":"<S200>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8852:4031"},{"RTWName":"<S200>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3249"},{"RTWName":"<S200>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:670"},{"RTWName":"<S200>/Switch1","SIDString":"nucleo_g431re_ihm07m1:8852:3943"},{"RTWName":"<S200>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8852:3949"},{"RTWName":"<S200>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3252"},{"RTWName":"<S200>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3253"},{"RTWName":"<S200>/fix for DT propagation issue","SIDString":"nucleo_g431re_ihm07m1:8852:4032"},{"RTWName":"<S200>/fix for DT propagation issue1","SIDString":"nucleo_g431re_ihm07m1:8852:4037"},{"RTWName":"<S200>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:672"},{"RTWName":"<S4294967295>/preInt","SIDString":"nucleo_g431re_ihm07m1:8852:674"},{"RTWName":"<S4294967295>/preSat","SIDString":"nucleo_g431re_ihm07m1:8852:3216"},{"RTWName":"<S4294967295>/postSat","SIDString":"nucleo_g431re_ihm07m1:8852:3217"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3218"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3214"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3211"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3213"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3215"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:675"},{"RTWName":"<S175>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:676"},{"RTWName":"<S176>/err","SIDString":"nucleo_g431re_ihm07m1:8852:678"},{"RTWName":"<S176>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8852:679"},{"RTWName":"<S203>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3185"},{"RTWName":"<S203>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3186"},{"RTWName":"<S203>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3187"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8852:682"},{"RTWName":"<S4294967295>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8852:683"},{"RTWName":"<S4294967295>/DProd Out","SIDString":"nucleo_g431re_ihm07m1:8852:684"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:685"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8852:687"},{"RTWName":"<S4294967295>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3188"},{"RTWName":"<S4294967295>/Derivative Gain","SIDString":"nucleo_g431re_ihm07m1:8852:688"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3189"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3190"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:689"},{"RTWName":"<S176>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:690"},{"RTWName":"<S177>/err","SIDString":"nucleo_g431re_ihm07m1:8852:4045"},{"RTWName":"<S177>/ydot","SIDString":"nucleo_g431re_ihm07m1:8852:4046"},{"RTWName":"<S204>/ydot","SIDString":"nucleo_g431re_ihm07m1:8852:4048"},{"RTWName":"<S204>/err","SIDString":"nucleo_g431re_ihm07m1:8852:4065"},{"RTWName":"<S204>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:4049"},{"RTWName":"<S204>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:4067"},{"RTWName":"<S204>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4260"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8852:4057"},{"RTWName":"<S4294967295>/ydot","SIDString":"nucleo_g431re_ihm07m1:8852:4058"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:4060"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4061"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4062"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8852:4068"},{"RTWName":"<S4294967295>/ydot","SIDString":"nucleo_g431re_ihm07m1:8852:4069"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4071"},{"RTWName":"<S4294967295>/Unary Minus","SIDString":"nucleo_g431re_ihm07m1:8852:4259"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4072"},{"RTWName":"<S177>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4063"},{"RTWName":"<S178>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:693"},{"RTWName":"<S178>/U","SIDString":"nucleo_g431re_ihm07m1:8852:694"},{"RTWName":"<S178>/N","SIDString":"nucleo_g431re_ihm07m1:8852:695"},{"RTWName":"<S178>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:696"},{"RTWName":"<S178>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:697"},{"RTWName":"<S178>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3669"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:699"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:700"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:701"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:702"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3334"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3689"},{"RTWName":"<S4294967295>/Filter","SIDString":"nucleo_g431re_ihm07m1:8852:703"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3335"},{"RTWName":"<S4294967295>/SumD","SIDString":"nucleo_g431re_ihm07m1:8852:704"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:2723"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3474"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3336"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3690"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:705"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:4132"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:4133"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:4134"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:4135"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4136"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4137"},{"RTWName":"<S4294967295>/Filter","SIDString":"nucleo_g431re_ihm07m1:8852:4138"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:4139"},{"RTWName":"<S4294967295>/SumD","SIDString":"nucleo_g431re_ihm07m1:8852:4140"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4141"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:4142"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:4143"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:4144"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:4145"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:707"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:708"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:709"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:3328"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3331"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3688"},{"RTWName":"<S4294967295>/DTDup","SIDString":"nucleo_g431re_ihm07m1:8852:710"},{"RTWName":"<S4294967295>/Diff","SIDString":"nucleo_g431re_ihm07m1:8852:711"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3332"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:2722"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3333"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3330"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3480"},{"RTWName":"<S384>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3671"},{"RTWName":"<S384>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3672"},{"RTWName":"<S385>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3674"},{"RTWName":"<S385>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3675"},{"RTWName":"<S385>/Udiff*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8852:3676"},{"RTWName":"<S385>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3677"},{"RTWName":"<S386>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3679"},{"RTWName":"<S386>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3680"},{"RTWName":"<S386>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3681"},{"RTWName":"<S386>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:3682"},{"RTWName":"<S386>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3683"},{"RTWName":"<S384>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3684"},{"RTWName":"<S4294967295>/UD","SIDString":"nucleo_g431re_ihm07m1:8852:713"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:714"},{"RTWName":"<S205>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:3315"},{"RTWName":"<S205>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3316"},{"RTWName":"<S205>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3317"},{"RTWName":"<S205>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:3318"},{"RTWName":"<S205>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:3319"},{"RTWName":"<S205>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3686"},{"RTWName":"<S205>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3320"},{"RTWName":"<S205>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3432"},{"RTWName":"<S205>/Signal Specification3","SIDString":"nucleo_g431re_ihm07m1:8852:3313"},{"RTWName":"<S205>/Signal Specification4","SIDString":"nucleo_g431re_ihm07m1:8852:3324"},{"RTWName":"<S205>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3321"},{"RTWName":"<S205>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3323"},{"RTWName":"<S205>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3314"},{"RTWName":"<S205>/Terminator4","SIDString":"nucleo_g431re_ihm07m1:8852:3325"},{"RTWName":"<S205>/Terminator5","SIDString":"nucleo_g431re_ihm07m1:8852:3327"},{"RTWName":"<S205>/Terminator6","SIDString":"nucleo_g431re_ihm07m1:8852:3687"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:717"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:718"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:719"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:720"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:3340"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3693"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"nucleo_g431re_ihm07m1:8852:722"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"nucleo_g431re_ihm07m1:8852:721"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"nucleo_g431re_ihm07m1:8852:723"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8852:724"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"nucleo_g431re_ihm07m1:8852:725"},{"RTWName":"<S4294967295>/Reciprocal","SIDString":"nucleo_g431re_ihm07m1:8852:726"},{"RTWName":"<S4294967295>/SumDen","SIDString":"nucleo_g431re_ihm07m1:8852:727"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:2725"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3482"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3342"},{"RTWName":"<S387>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3695"},{"RTWName":"<S387>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3696"},{"RTWName":"<S388>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3698"},{"RTWName":"<S388>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3699"},{"RTWName":"<S388>/N*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8852:3700"},{"RTWName":"<S388>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3701"},{"RTWName":"<S389>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3703"},{"RTWName":"<S389>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3704"},{"RTWName":"<S389>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3705"},{"RTWName":"<S389>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:3706"},{"RTWName":"<S389>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3707"},{"RTWName":"<S387>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3708"},{"RTWName":"<S4294967295>/Unary Minus","SIDString":"nucleo_g431re_ihm07m1:8852:729"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:730"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:4163"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4164"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:4165"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:4166"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:4167"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4168"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"nucleo_g431re_ihm07m1:8852:4169"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"nucleo_g431re_ihm07m1:8852:4170"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"nucleo_g431re_ihm07m1:8852:4171"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8852:4172"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"nucleo_g431re_ihm07m1:8852:4173"},{"RTWName":"<S4294967295>/SumDen","SIDString":"nucleo_g431re_ihm07m1:8852:4175"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4176"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:4177"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:4178"},{"RTWName":"<S390>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4180"},{"RTWName":"<S390>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4181"},{"RTWName":"<S391>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4183"},{"RTWName":"<S391>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4184"},{"RTWName":"<S391>/N*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8852:4185"},{"RTWName":"<S391>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4186"},{"RTWName":"<S392>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4188"},{"RTWName":"<S392>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4189"},{"RTWName":"<S392>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4190"},{"RTWName":"<S392>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:4191"},{"RTWName":"<S392>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4192"},{"RTWName":"<S390>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4193"},{"RTWName":"<S4294967295>/Unary Minus","SIDString":"nucleo_g431re_ihm07m1:8852:4194"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:4195"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:733"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:734"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:735"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:736"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3337"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3691"},{"RTWName":"<S4294967295>/Filter","SIDString":"nucleo_g431re_ihm07m1:8852:737"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3338"},{"RTWName":"<S4294967295>/SumD","SIDString":"nucleo_g431re_ihm07m1:8852:738"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:2724"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3481"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3339"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3692"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:739"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:4148"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:4149"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:4150"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:4151"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4152"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4153"},{"RTWName":"<S4294967295>/Filter","SIDString":"nucleo_g431re_ihm07m1:8852:4154"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:4155"},{"RTWName":"<S4294967295>/SumD","SIDString":"nucleo_g431re_ihm07m1:8852:4156"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4157"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:4158"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:4159"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:4160"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:4161"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:741"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:742"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:743"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:744"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:3343"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3724"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"nucleo_g431re_ihm07m1:8852:746"},{"RTWName":"<S4294967295>/Divide","SIDString":"nucleo_g431re_ihm07m1:8852:747"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"nucleo_g431re_ihm07m1:8852:745"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"nucleo_g431re_ihm07m1:8852:748"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8852:749"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"nucleo_g431re_ihm07m1:8852:750"},{"RTWName":"<S4294967295>/Reciprocal","SIDString":"nucleo_g431re_ihm07m1:8852:751"},{"RTWName":"<S4294967295>/SumDen","SIDString":"nucleo_g431re_ihm07m1:8852:752"},{"RTWName":"<S4294967295>/SumNum","SIDString":"nucleo_g431re_ihm07m1:8852:753"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:2726"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3483"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3345"},{"RTWName":"<S393>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3710"},{"RTWName":"<S393>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3711"},{"RTWName":"<S394>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3713"},{"RTWName":"<S394>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3714"},{"RTWName":"<S394>/Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3778"},{"RTWName":"<S394>/N*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8852:3715"},{"RTWName":"<S394>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3716"},{"RTWName":"<S395>/N","SIDString":"nucleo_g431re_ihm07m1:8852:3718"},{"RTWName":"<S395>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3719"},{"RTWName":"<S395>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3720"},{"RTWName":"<S395>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:3721"},{"RTWName":"<S395>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3722"},{"RTWName":"<S393>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3723"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:755"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:4198"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4199"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:4200"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:4201"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:4202"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4203"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"nucleo_g431re_ihm07m1:8852:4204"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"nucleo_g431re_ihm07m1:8852:4206"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"nucleo_g431re_ihm07m1:8852:4207"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8852:4208"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"nucleo_g431re_ihm07m1:8852:4209"},{"RTWName":"<S4294967295>/SumDen","SIDString":"nucleo_g431re_ihm07m1:8852:4211"},{"RTWName":"<S4294967295>/SumNum","SIDString":"nucleo_g431re_ihm07m1:8852:4212"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4213"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:4214"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:4215"},{"RTWName":"<S396>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4217"},{"RTWName":"<S396>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4218"},{"RTWName":"<S397>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4220"},{"RTWName":"<S397>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4221"},{"RTWName":"<S397>/Gain","SIDString":"nucleo_g431re_ihm07m1:8852:4222"},{"RTWName":"<S397>/N*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8852:4223"},{"RTWName":"<S397>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4224"},{"RTWName":"<S398>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4226"},{"RTWName":"<S398>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4227"},{"RTWName":"<S398>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4228"},{"RTWName":"<S398>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:4229"},{"RTWName":"<S398>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4230"},{"RTWName":"<S396>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:4231"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:4232"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:4074"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:4075"},{"RTWName":"<S4294967295>/N","SIDString":"nucleo_g431re_ihm07m1:8852:4076"},{"RTWName":"<S4294967295>/D0in","SIDString":"nucleo_g431re_ihm07m1:8852:4077"},{"RTWName":"<S4294967295>/Nout","SIDString":"nucleo_g431re_ihm07m1:8852:4078"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4079"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:4080"},{"RTWName":"<S4294967295>/Signal Specification4","SIDString":"nucleo_g431re_ihm07m1:8852:4083"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:4084"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:4085"},{"RTWName":"<S4294967295>/Terminator4","SIDString":"nucleo_g431re_ihm07m1:8852:4087"},{"RTWName":"<S4294967295>/Terminator5","SIDString":"nucleo_g431re_ihm07m1:8852:4088"},{"RTWName":"<S4294967295>/Terminator6","SIDString":"nucleo_g431re_ihm07m1:8852:4089"},{"RTWName":"<S4294967295>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:4090"},{"RTWName":"<S178>/Y","SIDString":"nucleo_g431re_ihm07m1:8852:757"},{"RTWName":"<S179>/D0","SIDString":"nucleo_g431re_ihm07m1:8852:759"},{"RTWName":"<S206>/D0","SIDString":"nucleo_g431re_ihm07m1:8852:3197"},{"RTWName":"<S206>/Ground","SIDString":"nucleo_g431re_ihm07m1:8852:3396"},{"RTWName":"<S206>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3198"},{"RTWName":"<S206>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3397"},{"RTWName":"<S206>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3199"},{"RTWName":"<S206>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3398"},{"RTWName":"<S4294967295>/D0","SIDString":"nucleo_g431re_ihm07m1:8852:762"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:763"},{"RTWName":"<S4294967295>/D0","SIDString":"nucleo_g431re_ihm07m1:8852:3203"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8852:3402"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3204"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3403"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3205"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3404"},{"RTWName":"<S4294967295>/D0","SIDString":"nucleo_g431re_ihm07m1:8852:3200"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8852:3399"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3201"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3400"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3202"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3401"},{"RTWName":"<S179>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:770"},{"RTWName":"<S108>/Ground_D","SIDString":"nucleo_g431re_ihm07m1:8852:4101"},{"RTWName":"<S108>/Ground_D0","SIDString":"nucleo_g431re_ihm07m1:8852:4255"},{"RTWName":"<S108>/Ground_LowerLimit","SIDString":"nucleo_g431re_ihm07m1:8852:3881"},{"RTWName":"<S108>/Ground_N","SIDString":"nucleo_g431re_ihm07m1:8852:4007"},{"RTWName":"<S108>/Ground_TR","SIDString":"nucleo_g431re_ihm07m1:8852:2278"},{"RTWName":"<S108>/Ground_UpperLimit","SIDString":"nucleo_g431re_ihm07m1:8852:3880"},{"RTWName":"<S108>/Ground_extTs","SIDString":"nucleo_g431re_ihm07m1:8852:4013"},{"RTWName":"<S108>/Ground_ydot","SIDString":"nucleo_g431re_ihm07m1:8852:4257"},{"RTWName":"<S180>/err","SIDString":"nucleo_g431re_ihm07m1:8852:781"},{"RTWName":"<S180>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8852:782"},{"RTWName":"<S4294967295>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3170"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3171"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3172"},{"RTWName":"<S207>/err","SIDString":"nucleo_g431re_ihm07m1:8852:785"},{"RTWName":"<S207>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8852:786"},{"RTWName":"<S207>/IProd Out","SIDString":"nucleo_g431re_ihm07m1:8852:787"},{"RTWName":"<S207>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:788"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8852:790"},{"RTWName":"<S4294967295>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3173"},{"RTWName":"<S4294967295>/Integral Gain","SIDString":"nucleo_g431re_ihm07m1:8852:791"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3174"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3175"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:792"},{"RTWName":"<S180>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:793"},{"RTWName":"<S181>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:796"},{"RTWName":"<S181>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:797"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:799"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:800"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"nucleo_g431re_ihm07m1:8852:801"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:802"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:804"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3368"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"nucleo_g431re_ihm07m1:8852:805"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3369"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3370"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:806"},{"RTWName":"<S208>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:808"},{"RTWName":"<S208>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3365"},{"RTWName":"<S208>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3367"},{"RTWName":"<S208>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:809"},{"RTWName":"<S181>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:810"},{"RTWName":"<S182>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:812"},{"RTWName":"<S182>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:813"},{"RTWName":"<S209>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:3420"},{"RTWName":"<S209>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3421"},{"RTWName":"<S209>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3464"},{"RTWName":"<S209>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3422"},{"RTWName":"<S209>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3424"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:815"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:816"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"nucleo_g431re_ihm07m1:8852:817"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:818"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:820"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3362"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"nucleo_g431re_ihm07m1:8852:821"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3363"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3364"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:822"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:824"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3359"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3361"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:825"},{"RTWName":"<S182>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:826"},{"RTWName":"<S183>/U","SIDString":"nucleo_g431re_ihm07m1:8852:828"},{"RTWName":"<S183>/I0in","SIDString":"nucleo_g431re_ihm07m1:8852:829"},{"RTWName":"<S183>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:830"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:832"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:833"},{"RTWName":"<S4294967295>/I0in","SIDString":"nucleo_g431re_ihm07m1:8852:834"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8852:3433"},{"RTWName":"<S4294967295>/Integrator","SIDString":"nucleo_g431re_ihm07m1:8852:835"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3434"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:2708"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3473"},{"RTWName":"<S4294967295>/state","SIDString":"nucleo_g431re_ihm07m1:8852:3435"},{"RTWName":"<S4294967295>/out","SIDString":"nucleo_g431re_ihm07m1:8852:836"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3412"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:3406"},{"RTWName":"<S4294967295>/I0in","SIDString":"nucleo_g431re_ihm07m1:8852:3405"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8852:3491"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3413"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3490"},{"RTWName":"<S4294967295>/Signal Specification4","SIDString":"nucleo_g431re_ihm07m1:8852:3408"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3409"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3410"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3414"},{"RTWName":"<S4294967295>/out","SIDString":"nucleo_g431re_ihm07m1:8852:3492"},{"RTWName":"<S210>/U","SIDString":"nucleo_g431re_ihm07m1:8852:839"},{"RTWName":"<S210>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:840"},{"RTWName":"<S210>/I0in","SIDString":"nucleo_g431re_ihm07m1:8852:841"},{"RTWName":"<S210>/Ground_Integrator","SIDString":"nucleo_g431re_ihm07m1:8852:2704"},{"RTWName":"<S210>/Integrator","SIDString":"nucleo_g431re_ihm07m1:8852:843"},{"RTWName":"<S210>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3472"},{"RTWName":"<S210>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:844"},{"RTWName":"<S210>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:2709"},{"RTWName":"<S210>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3479"},{"RTWName":"<S210>/out","SIDString":"nucleo_g431re_ihm07m1:8852:845"},{"RTWName":"<S210>/state","SIDString":"nucleo_g431re_ihm07m1:8852:846"},{"RTWName":"<S183>/state","SIDString":"nucleo_g431re_ihm07m1:8852:847"},{"RTWName":"<S183>/out","SIDString":"nucleo_g431re_ihm07m1:8852:848"},{"RTWName":"<S184>/I0","SIDString":"nucleo_g431re_ihm07m1:8852:850"},{"RTWName":"<S4294967295>/I0","SIDString":"nucleo_g431re_ihm07m1:8852:3176"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8852:3386"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3177"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3385"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3178"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3384"},{"RTWName":"<S211>/I0","SIDString":"nucleo_g431re_ihm07m1:8852:853"},{"RTWName":"<S211>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:854"},{"RTWName":"<S4294967295>/I0","SIDString":"nucleo_g431re_ihm07m1:8852:3179"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8852:3387"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3180"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3388"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3181"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3389"},{"RTWName":"<S184>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:858"},{"RTWName":"<S185>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:861"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3485"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3487"},{"RTWName":"<S212>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3191"},{"RTWName":"<S212>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3416"},{"RTWName":"<S212>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3193"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:865"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:866"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3194"},{"RTWName":"<S4294967295>/N Copy","SIDString":"nucleo_g431re_ihm07m1:8852:868"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3195"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3196"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:869"},{"RTWName":"<S185>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:870"},{"RTWName":"<S186>/U","SIDString":"nucleo_g431re_ihm07m1:8852:872"},{"RTWName":"<S186>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:873"},{"RTWName":"<S213>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3349"},{"RTWName":"<S213>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3350"},{"RTWName":"<S213>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3351"},{"RTWName":"<S213>/Signal Specification2","SIDString":"nucleo_g431re_ihm07m1:8852:3347"},{"RTWName":"<S213>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3352"},{"RTWName":"<S213>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3348"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:876"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:877"},{"RTWName":"<S4294967295>/NProd Out","SIDString":"nucleo_g431re_ihm07m1:8852:878"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:879"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:881"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3356"},{"RTWName":"<S4294967295>/Filter Coefficient","SIDString":"nucleo_g431re_ihm07m1:8852:882"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3357"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3358"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:883"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:885"},{"RTWName":"<S4294967295>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3353"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3355"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:886"},{"RTWName":"<S186>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:887"},{"RTWName":"<S187>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:889"},{"RTWName":"<S214>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3291"},{"RTWName":"<S214>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3302"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:892"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:893"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3303"},{"RTWName":"<S4294967295>/P Copy","SIDString":"nucleo_g431re_ihm07m1:8852:895"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3305"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:896"},{"RTWName":"<S187>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:900"},{"RTWName":"<S188>/err","SIDString":"nucleo_g431re_ihm07m1:8852:903"},{"RTWName":"<S188>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:904"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3161"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3162"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3163"},{"RTWName":"<S215>/err","SIDString":"nucleo_g431re_ihm07m1:8852:907"},{"RTWName":"<S215>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:908"},{"RTWName":"<S215>/PProd Out","SIDString":"nucleo_g431re_ihm07m1:8852:909"},{"RTWName":"<S215>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:910"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8852:912"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3167"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"nucleo_g431re_ihm07m1:8852:913"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3168"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3169"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:914"},{"RTWName":"<S4294967295>/err","SIDString":"nucleo_g431re_ihm07m1:8852:916"},{"RTWName":"<S4294967295>/P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:3164"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3166"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:917"},{"RTWName":"<S188>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:918"},{"RTWName":"<S189>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:1418"},{"RTWName":"<S4294967295>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:3182"},{"RTWName":"<S4294967295>/Ground","SIDString":"nucleo_g431re_ihm07m1:8852:3393"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3183"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3394"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3184"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3395"},{"RTWName":"<S216>/Reset","SIDString":"nucleo_g431re_ihm07m1:8852:1421"},{"RTWName":"<S216>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:1422"},{"RTWName":"<S189>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:1426"},{"RTWName":"<S190>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:920"},{"RTWName":"<S190>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3794"},{"RTWName":"<S190>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3795"},{"RTWName":"<S217>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:922"},{"RTWName":"<S217>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3802"},{"RTWName":"<S217>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3803"},{"RTWName":"<S217>/Saturation","SIDString":"nucleo_g431re_ihm07m1:8852:923"},{"RTWName":"<S217>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3804"},{"RTWName":"<S217>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3805"},{"RTWName":"<S217>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3806"},{"RTWName":"<S217>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3807"},{"RTWName":"<S217>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:924"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:3780"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3783"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3784"},{"RTWName":"<S439>/up","SIDString":"nucleo_g431re_ihm07m1:8852:3846:1"},{"RTWName":"<S439>/u","SIDString":"nucleo_g431re_ihm07m1:8852:3846:2"},{"RTWName":"<S439>/lo","SIDString":"nucleo_g431re_ihm07m1:8852:3846:3"},{"RTWName":"<S439>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8852:3846:4"},{"RTWName":"<S439>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8852:3846:5"},{"RTWName":"<S439>/LowerRelop1","SIDString":"nucleo_g431re_ihm07m1:8852:3846:6"},{"RTWName":"<S439>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:3846:7"},{"RTWName":"<S439>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8852:3846:8"},{"RTWName":"<S439>/UpperRelop","SIDString":"nucleo_g431re_ihm07m1:8852:3846:9"},{"RTWName":"<S439>/y","SIDString":"nucleo_g431re_ihm07m1:8852:3846:10"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3782"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:926"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3798"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3799"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3796"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3800"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3797"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3801"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:927"},{"RTWName":"<S190>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:928"},{"RTWName":"<S191>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:930"},{"RTWName":"<S191>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3808"},{"RTWName":"<S191>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3809"},{"RTWName":"<S218>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:3428"},{"RTWName":"<S218>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3430"},{"RTWName":"<S218>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3431"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:932"},{"RTWName":"<S4294967295>/Saturation","SIDString":"nucleo_g431re_ihm07m1:8852:933"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:934"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:3787"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3788"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"nucleo_g431re_ihm07m1:8852:3789"},{"RTWName":"<S444>/up","SIDString":"nucleo_g431re_ihm07m1:8852:3847:1"},{"RTWName":"<S444>/u","SIDString":"nucleo_g431re_ihm07m1:8852:3847:2"},{"RTWName":"<S444>/lo","SIDString":"nucleo_g431re_ihm07m1:8852:3847:3"},{"RTWName":"<S444>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8852:3847:4"},{"RTWName":"<S444>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8852:3847:5"},{"RTWName":"<S444>/LowerRelop1","SIDString":"nucleo_g431re_ihm07m1:8852:3847:6"},{"RTWName":"<S444>/Switch","SIDString":"nucleo_g431re_ihm07m1:8852:3847:7"},{"RTWName":"<S444>/Switch2","SIDString":"nucleo_g431re_ihm07m1:8852:3847:8"},{"RTWName":"<S444>/UpperRelop","SIDString":"nucleo_g431re_ihm07m1:8852:3847:9"},{"RTWName":"<S444>/y","SIDString":"nucleo_g431re_ihm07m1:8852:3847:10"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3791"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8852:936"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:937"},{"RTWName":"<S191>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:938"},{"RTWName":"<S192>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3494"},{"RTWName":"<S192>/I","SIDString":"nucleo_g431re_ihm07m1:8852:3503"},{"RTWName":"<S192>/D","SIDString":"nucleo_g431re_ihm07m1:8852:3504"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:4039"},{"RTWName":"<S4294967295>/I","SIDString":"nucleo_g431re_ihm07m1:8852:3499"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:4041"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:4040"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3500"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3496"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3497"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3519"},{"RTWName":"<S4294967295>/D","SIDString":"nucleo_g431re_ihm07m1:8852:3521"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8852:3522"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3511"},{"RTWName":"<S219>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3515"},{"RTWName":"<S219>/I","SIDString":"nucleo_g431re_ihm07m1:8852:3516"},{"RTWName":"<S219>/Sum","SIDString":"nucleo_g431re_ihm07m1:8852:3518"},{"RTWName":"<S219>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3508"},{"RTWName":"<S4294967295>/P","SIDString":"nucleo_g431re_ihm07m1:8852:3523"},{"RTWName":"<S4294967295>/I","SIDString":"nucleo_g431re_ihm07m1:8852:3524"},{"RTWName":"<S4294967295>/D","SIDString":"nucleo_g431re_ihm07m1:8852:3525"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8852:3526"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3514"},{"RTWName":"<S192>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3501"},{"RTWName":"<S193>/fromP","SIDString":"nucleo_g431re_ihm07m1:8852:3443"},{"RTWName":"<S193>/fromState","SIDString":"nucleo_g431re_ihm07m1:8852:3455"},{"RTWName":"<S193>/fromD","SIDString":"nucleo_g431re_ihm07m1:8852:3456"},{"RTWName":"<S220>/fromP","SIDString":"nucleo_g431re_ihm07m1:8852:3461"},{"RTWName":"<S220>/fromState","SIDString":"nucleo_g431re_ihm07m1:8852:3462"},{"RTWName":"<S220>/fromD","SIDString":"nucleo_g431re_ihm07m1:8852:3463"},{"RTWName":"<S220>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3488"},{"RTWName":"<S220>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3468"},{"RTWName":"<S220>/Terminator2","SIDString":"nucleo_g431re_ihm07m1:8852:3469"},{"RTWName":"<S220>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3470"},{"RTWName":"<S4294967295>/fromP","SIDString":"nucleo_g431re_ihm07m1:8852:3457"},{"RTWName":"<S4294967295>/fromState","SIDString":"nucleo_g431re_ihm07m1:8852:3458"},{"RTWName":"<S4294967295>/fromD","SIDString":"nucleo_g431re_ihm07m1:8852:3459"},{"RTWName":"<S4294967295>/Sum Fdbk","SIDString":"nucleo_g431re_ihm07m1:8852:3471"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3454"},{"RTWName":"<S4294967295>/fromState","SIDString":"nucleo_g431re_ihm07m1:8852:3460"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3449"},{"RTWName":"<S193>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3450"},{"RTWName":"<S194>/uout","SIDString":"nucleo_g431re_ihm07m1:8852:943"},{"RTWName":"<S194>/TR","SIDString":"nucleo_g431re_ihm07m1:8852:944"},{"RTWName":"<S221>/uout","SIDString":"nucleo_g431re_ihm07m1:8852:3306"},{"RTWName":"<S221>/TR","SIDString":"nucleo_g431re_ihm07m1:8852:3309"},{"RTWName":"<S221>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3310"},{"RTWName":"<S221>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3311"},{"RTWName":"<S221>/Terminator3","SIDString":"nucleo_g431re_ihm07m1:8852:3308"},{"RTWName":"<S4294967295>/uout","SIDString":"nucleo_g431re_ihm07m1:8852:947"},{"RTWName":"<S4294967295>/TR","SIDString":"nucleo_g431re_ihm07m1:8852:948"},{"RTWName":"<S4294967295>/Kt","SIDString":"nucleo_g431re_ihm07m1:8852:949"},{"RTWName":"<S4294967295>/SumI3","SIDString":"nucleo_g431re_ihm07m1:8852:950"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:951"},{"RTWName":"<S194>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:952"},{"RTWName":"<S195>/fromIgain","SIDString":"nucleo_g431re_ihm07m1:8852:3132"},{"RTWName":"<S195>/fromTR","SIDString":"nucleo_g431re_ihm07m1:8852:3141"},{"RTWName":"<S222>/fromIgain","SIDString":"nucleo_g431re_ihm07m1:8852:3134"},{"RTWName":"<S222>/fromTR","SIDString":"nucleo_g431re_ihm07m1:8852:3206"},{"RTWName":"<S222>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3207"},{"RTWName":"<S222>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3208"},{"RTWName":"<S222>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3135"},{"RTWName":"<S4294967295>/fromIgain","SIDString":"nucleo_g431re_ihm07m1:8852:3137"},{"RTWName":"<S4294967295>/fromTR","SIDString":"nucleo_g431re_ihm07m1:8852:3142"},{"RTWName":"<S4294967295>/SumI1","SIDString":"nucleo_g431re_ihm07m1:8852:941"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3138"},{"RTWName":"<S195>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3139"},{"RTWName":"<S196>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3589"},{"RTWName":"<S196>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3590"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3592"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3593"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3594"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3595"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3603"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3604"},{"RTWName":"<S4294967295>/Uintegral*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8852:3605"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3606"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3664"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3665"},{"RTWName":"<S4294967295>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3666"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3667"},{"RTWName":"<S223>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3597"},{"RTWName":"<S223>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3598"},{"RTWName":"<S223>/Signal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:3599"},{"RTWName":"<S223>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3600"},{"RTWName":"<S223>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3601"},{"RTWName":"<S196>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3607"},{"RTWName":"<S197>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3625"},{"RTWName":"<S197>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3626"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3628"},{"RTWName":"<S4294967295>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3629"},{"RTWName":"<S4294967295>/Ungain*Ts Prod Out","SIDString":"nucleo_g431re_ihm07m1:8852:3630"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3631"},{"RTWName":"<S224>/U","SIDString":"nucleo_g431re_ihm07m1:8852:3633"},{"RTWName":"<S224>/Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3634"},{"RTWName":"<S224>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8852:3635"},{"RTWName":"<S224>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3637"},{"RTWName":"<S197>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:3638"},{"RTWName":"<S198>/feedback","SIDString":"nucleo_g431re_ihm07m1:8852:954"},{"RTWName":"<S198>/forward","SIDString":"nucleo_g431re_ihm07m1:8852:955"},{"RTWName":"<S4294967295>/feedback","SIDString":"nucleo_g431re_ihm07m1:8852:957"},{"RTWName":"<S4294967295>/forward","SIDString":"nucleo_g431re_ihm07m1:8852:3380"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3382"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:958"},{"RTWName":"<S225>/feedback","SIDString":"nucleo_g431re_ihm07m1:8852:3377"},{"RTWName":"<S225>/forward","SIDString":"nucleo_g431re_ihm07m1:8852:960"},{"RTWName":"<S225>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3438"},{"RTWName":"<S225>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3379"},{"RTWName":"<S225>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:961"},{"RTWName":"<S198>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:962"},{"RTWName":"<S199>/feedback","SIDString":"nucleo_g431re_ihm07m1:8852:964"},{"RTWName":"<S199>/forward","SIDString":"nucleo_g431re_ihm07m1:8852:965"},{"RTWName":"<S4294967295>/feedback","SIDString":"nucleo_g431re_ihm07m1:8852:967"},{"RTWName":"<S4294967295>/forward","SIDString":"nucleo_g431re_ihm07m1:8852:3371"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3373"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:968"},{"RTWName":"<S226>/feedback","SIDString":"nucleo_g431re_ihm07m1:8852:3374"},{"RTWName":"<S226>/forward","SIDString":"nucleo_g431re_ihm07m1:8852:970"},{"RTWName":"<S226>/Signal Specification1","SIDString":"nucleo_g431re_ihm07m1:8852:3437"},{"RTWName":"<S226>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8852:3376"},{"RTWName":"<S226>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:971"},{"RTWName":"<S199>/Out1","SIDString":"nucleo_g431re_ihm07m1:8852:972"},{"RTWName":"<S108>/y","SIDString":"nucleo_g431re_ihm07m1:8852:973"},{"RTWName":"<S104>/From","SIDString":"nucleo_g431re_ihm07m1:10048"},{"RTWName":"<S104>/From1","SIDString":"nucleo_g431re_ihm07m1:10050"},{"RTWName":"<S104>/Gain","SIDString":"nucleo_g431re_ihm07m1:9998"},{"RTWName":"<S104>/Gain1","SIDString":"nucleo_g431re_ihm07m1:9999"},{"RTWName":"<S104>/Goto","SIDString":"nucleo_g431re_ihm07m1:10047"},{"RTWName":"<S104>/Goto1","SIDString":"nucleo_g431re_ihm07m1:10049"},{"RTWName":"<S104>/Id Desired","SIDString":"nucleo_g431re_ihm07m1:8853"},{"RTWName":"<S104>/NOT","SIDString":"nucleo_g431re_ihm07m1:8854"},{"RTWName":"<S104>/Product","SIDString":"nucleo_g431re_ihm07m1:8855"},{"RTWName":"<S104>/Product1","SIDString":"nucleo_g431re_ihm07m1:10024"},{"RTWName":"<S104>/Product2","SIDString":"nucleo_g431re_ihm07m1:10026"},{"RTWName":"<S104>/Sum","SIDString":"nucleo_g431re_ihm07m1:8856"},{"RTWName":"<S104>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8857"},{"RTWName":"<S104>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9483"},{"RTWName":"<S104>/Ts","SIDString":"nucleo_g431re_ihm07m1:8859"},{"RTWName":"<S104>/Vd","SIDString":"nucleo_g431re_ihm07m1:8860"},{"RTWName":"<S104>/Vq","SIDString":"nucleo_g431re_ihm07m1:8861"},{"RTWName":"<S60>/From12","SIDString":"nucleo_g431re_ihm07m1:10013"},{"RTWName":"<S60>/From6","SIDString":"nucleo_g431re_ihm07m1:8865"},{"RTWName":"<S60>/From7","SIDString":"nucleo_g431re_ihm07m1:8866"},{"RTWName":"<S60>/From8","SIDString":"nucleo_g431re_ihm07m1:10012"},{"RTWName":"<S60>/Mux","SIDString":"nucleo_g431re_ihm07m1:8867"},{"RTWName":"<S60>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8868"},{"RTWName":"<S60>/Mux2","SIDString":"nucleo_g431re_ihm07m1:10014"},{"RTWName":"<S60>/NOT","SIDString":"nucleo_g431re_ihm07m1:8869"},{"RTWName":"<S105>/TestNum","SIDString":"nucleo_g431re_ihm07m1:9865"},{"RTWName":"<S105>/Freq","SIDString":"nucleo_g431re_ihm07m1:9866"},{"RTWName":"<S105>/RefSignal","SIDString":"nucleo_g431re_ihm07m1:9867"},{"RTWName":"<S105>/RefSignal_1","SIDString":"nucleo_g431re_ihm07m1:9868"},{"RTWName":"<S105>/Enable","SIDString":"nucleo_g431re_ihm07m1:9869"},{"RTWName":"<S227>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9871"},{"RTWName":"<S227>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9872"},{"RTWName":"<S227>/Mux","SIDString":"nucleo_g431re_ihm07m1:9873"},{"RTWName":"<S227>/RefVdVq","SIDString":"nucleo_g431re_ihm07m1:9874"},{"RTWName":"<S228>/Vd_ref","SIDString":"nucleo_g431re_ihm07m1:9876"},{"RTWName":"<S228>/Freq","SIDString":"nucleo_g431re_ihm07m1:9877"},{"RTWName":"<S228>/Vdq_amp","SIDString":"nucleo_g431re_ihm07m1:9878"},{"RTWName":"<S228>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9879"},{"RTWName":"<S228>/Mux","SIDString":"nucleo_g431re_ihm07m1:9880"},{"RTWName":"<S231>/Freq","SIDString":"nucleo_g431re_ihm07m1:9882"},{"RTWName":"<S231>/Vd_dc","SIDString":"nucleo_g431re_ihm07m1:9883"},{"RTWName":"<S231>/Vdq_amp","SIDString":"nucleo_g431re_ihm07m1:9884"},{"RTWName":"<S231>/Gain","SIDString":"nucleo_g431re_ihm07m1:9885"},{"RTWName":"<S232>/Theta","SIDString":"nucleo_g431re_ihm07m1:9886:1214"},{"RTWName":"<S234>/Theta","SIDString":"nucleo_g431re_ihm07m1:9886:1181"},{"RTWName":"<S234>/Theta_e_prev","SIDString":"nucleo_g431re_ihm07m1:9886:1194"},{"RTWName":"<S234>/Enable","SIDString":"nucleo_g431re_ihm07m1:9886:1182"},{"RTWName":"<S234>/Add","SIDString":"nucleo_g431re_ihm07m1:9886:1183"},{"RTWName":"<S234>/Add1","SIDString":"nucleo_g431re_ihm07m1:9886:1184"},{"RTWName":"<S234>/Constant","SIDString":"nucleo_g431re_ihm07m1:9886:1209"},{"RTWName":"<S234>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9886:1195"},{"RTWName":"<S234>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9886:1215"},{"RTWName":"<S234>/Delay","SIDString":"nucleo_g431re_ihm07m1:9886:1210"},{"RTWName":"<S235>/Input","SIDString":"nucleo_g431re_ihm07m1:9886:1211"},{"RTWName":"<S235>/Enable","SIDString":"nucleo_g431re_ihm07m1:9886:1207"},{"RTWName":"<S235>/Out1","SIDString":"nucleo_g431re_ihm07m1:9886:1206"},{"RTWName":"<S234>/theta_e","SIDString":"nucleo_g431re_ihm07m1:9886:1188"},{"RTWName":"<S232>/Constant_Reset","SIDString":"nucleo_g431re_ihm07m1:9886:1216"},{"RTWName":"<S232>/Data Type\nDuplicate2","SIDString":"nucleo_g431re_ihm07m1:9886:1192"},{"RTWName":"<S232>/NOT","SIDString":"nucleo_g431re_ihm07m1:9886:1179"},{"RTWName":"<S232>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9886:1187"},{"RTWName":"<S232>/scaleIn","SIDString":"nucleo_g431re_ihm07m1:9886:1202"},{"RTWName":"<S232>/scaleOut","SIDString":"nucleo_g431re_ihm07m1:9886:1189"},{"RTWName":"<S232>/eps","SIDString":"nucleo_g431re_ihm07m1:9886:863"},{"RTWName":"<S231>/Product","SIDString":"nucleo_g431re_ihm07m1:9887"},{"RTWName":"<S233>/Theta","SIDString":"nucleo_g431re_ihm07m1:9888:458"},{"RTWName":"<S233>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9888:545"},{"RTWName":"<S233>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:9888:673"},{"RTWName":"<S233>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9888:710"},{"RTWName":"<S233>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9888:653"},{"RTWName":"<S233>/Get_FractionVal","SIDString":"nucleo_g431re_ihm07m1:9888:630"},{"RTWName":"<S233>/Get_Integer","SIDString":"nucleo_g431re_ihm07m1:9888:608"},{"RTWName":"<S236>/In1","SIDString":"nucleo_g431re_ihm07m1:9888:706"},{"RTWName":"<S236>/In2","SIDString":"nucleo_g431re_ihm07m1:9888:707"},{"RTWName":"<S236>/Demux","SIDString":"nucleo_g431re_ihm07m1:9888:613"},{"RTWName":"<S236>/Product","SIDString":"nucleo_g431re_ihm07m1:9888:616"},{"RTWName":"<S236>/Product1","SIDString":"nucleo_g431re_ihm07m1:9888:621"},{"RTWName":"<S236>/Sum3","SIDString":"nucleo_g431re_ihm07m1:9888:614"},{"RTWName":"<S236>/Sum4","SIDString":"nucleo_g431re_ihm07m1:9888:615"},{"RTWName":"<S236>/Sum5","SIDString":"nucleo_g431re_ihm07m1:9888:622"},{"RTWName":"<S236>/Sum6","SIDString":"nucleo_g431re_ihm07m1:9888:623"},{"RTWName":"<S236>/Out1","SIDString":"nucleo_g431re_ihm07m1:9888:708"},{"RTWName":"<S236>/Out2","SIDString":"nucleo_g431re_ihm07m1:9888:709"},{"RTWName":"<S233>/Lookup","SIDString":"nucleo_g431re_ihm07m1:9888:557"},{"RTWName":"<S233>/Sum","SIDString":"nucleo_g431re_ihm07m1:9888:610"},{"RTWName":"<S233>/Sum2","SIDString":"nucleo_g431re_ihm07m1:9888:612"},{"RTWName":"<S237>/In1","SIDString":"nucleo_g431re_ihm07m1:9888:668"},{"RTWName":"<S238>/u","SIDString":"nucleo_g431re_ihm07m1:9888:692:1"},{"RTWName":"<S238>/Compare","SIDString":"nucleo_g431re_ihm07m1:9888:692:2"},{"RTWName":"<S238>/Constant","SIDString":"nucleo_g431re_ihm07m1:9888:692:3"},{"RTWName":"<S238>/y","SIDString":"nucleo_g431re_ihm07m1:9888:692:5"},{"RTWName":"<S237>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9888:702"},{"RTWName":"<S237>/If","SIDString":"nucleo_g431re_ihm07m1:9888:683"},{"RTWName":"<S239>/In1","SIDString":"nucleo_g431re_ihm07m1:9888:685"},{"RTWName":"<S239>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9888:686"},{"RTWName":"<S239>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:9888:695"},{"RTWName":"<S239>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:9888:694"},{"RTWName":"<S239>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9888:679"},{"RTWName":"<S239>/Sum","SIDString":"nucleo_g431re_ihm07m1:9888:693"},{"RTWName":"<S239>/Out1","SIDString":"nucleo_g431re_ihm07m1:9888:687"},{"RTWName":"<S240>/In1","SIDString":"nucleo_g431re_ihm07m1:9888:689"},{"RTWName":"<S240>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9888:690"},{"RTWName":"<S240>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:9888:698"},{"RTWName":"<S240>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:9888:697"},{"RTWName":"<S240>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9888:699"},{"RTWName":"<S240>/Sum","SIDString":"nucleo_g431re_ihm07m1:9888:700"},{"RTWName":"<S240>/Out1","SIDString":"nucleo_g431re_ihm07m1:9888:691"},{"RTWName":"<S237>/Merge","SIDString":"nucleo_g431re_ihm07m1:9888:696"},{"RTWName":"<S237>/convert_pu","SIDString":"nucleo_g431re_ihm07m1:9888:652"},{"RTWName":"<S237>/Out1","SIDString":"nucleo_g431re_ihm07m1:9888:669"},{"RTWName":"<S233>/indexing","SIDString":"nucleo_g431re_ihm07m1:9888:605"},{"RTWName":"<S233>/offset","SIDString":"nucleo_g431re_ihm07m1:9888:657"},{"RTWName":"<S233>/sine_table_values","SIDString":"nucleo_g431re_ihm07m1:9888:549"},{"RTWName":"<S233>/sin","SIDString":"nucleo_g431re_ihm07m1:9888:248"},{"RTWName":"<S233>/cos","SIDString":"nucleo_g431re_ihm07m1:9888:531"},{"RTWName":"<S231>/Sum","SIDString":"nucleo_g431re_ihm07m1:9889"},{"RTWName":"<S231>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9890"},{"RTWName":"<S231>/sinBiased","SIDString":"nucleo_g431re_ihm07m1:9891"},{"RTWName":"<S228>/RefVdVq","SIDString":"nucleo_g431re_ihm07m1:9893"},{"RTWName":"<S105>/Demux","SIDString":"nucleo_g431re_ihm07m1:9894"},{"RTWName":"<S105>/Index\nVector","SIDString":"nucleo_g431re_ihm07m1:9895"},{"RTWName":"<S229>/Vd_ref","SIDString":"nucleo_g431re_ihm07m1:9897"},{"RTWName":"<S229>/Mux1","SIDString":"nucleo_g431re_ihm07m1:9898"},{"RTWName":"<S229>/Vq_ref","SIDString":"nucleo_g431re_ihm07m1:9899"},{"RTWName":"<S229>/RefVdVq","SIDString":"nucleo_g431re_ihm07m1:9900"},{"RTWName":"<S230>/Vd_ref","SIDString":"nucleo_g431re_ihm07m1:9902"},{"RTWName":"<S230>/Freq","SIDString":"nucleo_g431re_ihm07m1:9903"},{"RTWName":"<S230>/Vdq_amp","SIDString":"nucleo_g431re_ihm07m1:9904"},{"RTWName":"<S230>/Mux","SIDString":"nucleo_g431re_ihm07m1:9905"},{"RTWName":"<S241>/Freq","SIDString":"nucleo_g431re_ihm07m1:9907"},{"RTWName":"<S241>/Vdq_amp","SIDString":"nucleo_g431re_ihm07m1:9908"},{"RTWName":"<S241>/Gain","SIDString":"nucleo_g431re_ihm07m1:9909"},{"RTWName":"<S242>/Theta","SIDString":"nucleo_g431re_ihm07m1:9910:1214"},{"RTWName":"<S244>/Theta","SIDString":"nucleo_g431re_ihm07m1:9910:1181"},{"RTWName":"<S244>/Theta_e_prev","SIDString":"nucleo_g431re_ihm07m1:9910:1194"},{"RTWName":"<S244>/Enable","SIDString":"nucleo_g431re_ihm07m1:9910:1182"},{"RTWName":"<S244>/Add","SIDString":"nucleo_g431re_ihm07m1:9910:1183"},{"RTWName":"<S244>/Add1","SIDString":"nucleo_g431re_ihm07m1:9910:1184"},{"RTWName":"<S244>/Constant","SIDString":"nucleo_g431re_ihm07m1:9910:1209"},{"RTWName":"<S244>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9910:1195"},{"RTWName":"<S244>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9910:1215"},{"RTWName":"<S244>/Delay","SIDString":"nucleo_g431re_ihm07m1:9910:1210"},{"RTWName":"<S245>/Input","SIDString":"nucleo_g431re_ihm07m1:9910:1211"},{"RTWName":"<S245>/Enable","SIDString":"nucleo_g431re_ihm07m1:9910:1207"},{"RTWName":"<S245>/Out1","SIDString":"nucleo_g431re_ihm07m1:9910:1206"},{"RTWName":"<S244>/theta_e","SIDString":"nucleo_g431re_ihm07m1:9910:1188"},{"RTWName":"<S242>/Constant_Reset","SIDString":"nucleo_g431re_ihm07m1:9910:1216"},{"RTWName":"<S242>/Data Type\nDuplicate2","SIDString":"nucleo_g431re_ihm07m1:9910:1192"},{"RTWName":"<S242>/NOT","SIDString":"nucleo_g431re_ihm07m1:9910:1179"},{"RTWName":"<S242>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9910:1187"},{"RTWName":"<S242>/scaleIn","SIDString":"nucleo_g431re_ihm07m1:9910:1202"},{"RTWName":"<S242>/scaleOut","SIDString":"nucleo_g431re_ihm07m1:9910:1189"},{"RTWName":"<S242>/eps","SIDString":"nucleo_g431re_ihm07m1:9910:863"},{"RTWName":"<S241>/Product","SIDString":"nucleo_g431re_ihm07m1:9911"},{"RTWName":"<S243>/Theta","SIDString":"nucleo_g431re_ihm07m1:9912:458"},{"RTWName":"<S243>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9912:545"},{"RTWName":"<S243>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:9912:673"},{"RTWName":"<S243>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9912:710"},{"RTWName":"<S243>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9912:653"},{"RTWName":"<S243>/Get_FractionVal","SIDString":"nucleo_g431re_ihm07m1:9912:630"},{"RTWName":"<S243>/Get_Integer","SIDString":"nucleo_g431re_ihm07m1:9912:608"},{"RTWName":"<S246>/In1","SIDString":"nucleo_g431re_ihm07m1:9912:706"},{"RTWName":"<S246>/In2","SIDString":"nucleo_g431re_ihm07m1:9912:707"},{"RTWName":"<S246>/Demux","SIDString":"nucleo_g431re_ihm07m1:9912:613"},{"RTWName":"<S246>/Product","SIDString":"nucleo_g431re_ihm07m1:9912:616"},{"RTWName":"<S246>/Product1","SIDString":"nucleo_g431re_ihm07m1:9912:621"},{"RTWName":"<S246>/Sum3","SIDString":"nucleo_g431re_ihm07m1:9912:614"},{"RTWName":"<S246>/Sum4","SIDString":"nucleo_g431re_ihm07m1:9912:615"},{"RTWName":"<S246>/Sum5","SIDString":"nucleo_g431re_ihm07m1:9912:622"},{"RTWName":"<S246>/Sum6","SIDString":"nucleo_g431re_ihm07m1:9912:623"},{"RTWName":"<S246>/Out1","SIDString":"nucleo_g431re_ihm07m1:9912:708"},{"RTWName":"<S246>/Out2","SIDString":"nucleo_g431re_ihm07m1:9912:709"},{"RTWName":"<S243>/Lookup","SIDString":"nucleo_g431re_ihm07m1:9912:557"},{"RTWName":"<S243>/Sum","SIDString":"nucleo_g431re_ihm07m1:9912:610"},{"RTWName":"<S243>/Sum2","SIDString":"nucleo_g431re_ihm07m1:9912:612"},{"RTWName":"<S247>/In1","SIDString":"nucleo_g431re_ihm07m1:9912:668"},{"RTWName":"<S248>/u","SIDString":"nucleo_g431re_ihm07m1:9912:692:1"},{"RTWName":"<S248>/Compare","SIDString":"nucleo_g431re_ihm07m1:9912:692:2"},{"RTWName":"<S248>/Constant","SIDString":"nucleo_g431re_ihm07m1:9912:692:3"},{"RTWName":"<S248>/y","SIDString":"nucleo_g431re_ihm07m1:9912:692:5"},{"RTWName":"<S247>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9912:702"},{"RTWName":"<S247>/If","SIDString":"nucleo_g431re_ihm07m1:9912:683"},{"RTWName":"<S249>/In1","SIDString":"nucleo_g431re_ihm07m1:9912:685"},{"RTWName":"<S249>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9912:686"},{"RTWName":"<S249>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:9912:695"},{"RTWName":"<S249>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:9912:694"},{"RTWName":"<S249>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9912:679"},{"RTWName":"<S249>/Sum","SIDString":"nucleo_g431re_ihm07m1:9912:693"},{"RTWName":"<S249>/Out1","SIDString":"nucleo_g431re_ihm07m1:9912:687"},{"RTWName":"<S250>/In1","SIDString":"nucleo_g431re_ihm07m1:9912:689"},{"RTWName":"<S250>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9912:690"},{"RTWName":"<S250>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:9912:698"},{"RTWName":"<S250>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:9912:697"},{"RTWName":"<S250>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9912:699"},{"RTWName":"<S250>/Sum","SIDString":"nucleo_g431re_ihm07m1:9912:700"},{"RTWName":"<S250>/Out1","SIDString":"nucleo_g431re_ihm07m1:9912:691"},{"RTWName":"<S247>/Merge","SIDString":"nucleo_g431re_ihm07m1:9912:696"},{"RTWName":"<S247>/convert_pu","SIDString":"nucleo_g431re_ihm07m1:9912:652"},{"RTWName":"<S247>/Out1","SIDString":"nucleo_g431re_ihm07m1:9912:669"},{"RTWName":"<S243>/indexing","SIDString":"nucleo_g431re_ihm07m1:9912:605"},{"RTWName":"<S243>/offset","SIDString":"nucleo_g431re_ihm07m1:9912:657"},{"RTWName":"<S243>/sine_table_values","SIDString":"nucleo_g431re_ihm07m1:9912:549"},{"RTWName":"<S243>/sin","SIDString":"nucleo_g431re_ihm07m1:9912:248"},{"RTWName":"<S243>/cos","SIDString":"nucleo_g431re_ihm07m1:9912:531"},{"RTWName":"<S241>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9913"},{"RTWName":"<S241>/sin","SIDString":"nucleo_g431re_ihm07m1:9914"},{"RTWName":"<S230>/RefVdVq","SIDString":"nucleo_g431re_ihm07m1:9916"},{"RTWName":"<S105>/RefVd","SIDString":"nucleo_g431re_ihm07m1:9917"},{"RTWName":"<S105>/RefVq","SIDString":"nucleo_g431re_ihm07m1:9918"},{"RTWName":"<S60>/RefSignal1","SIDString":"nucleo_g431re_ihm07m1:8945"},{"RTWName":"<S60>/Switch","SIDString":"nucleo_g431re_ihm07m1:8946"},{"RTWName":"<S60>/VdVq","SIDString":"nucleo_g431re_ihm07m1:8947"},{"RTWName":"<S19>/Ref_pos","SIDString":"nucleo_g431re_ihm07m1:8953"},{"RTWName":"<S19>/Selector1","SIDString":"nucleo_g431re_ihm07m1:8954"},{"RTWName":"<S61>/VaVb_Uint16","SIDString":"nucleo_g431re_ihm07m1:8956"},{"RTWName":"<S61>/Vq","SIDString":"nucleo_g431re_ihm07m1:8957"},{"RTWName":"<S61>/Iq","SIDString":"nucleo_g431re_ihm07m1:8958"},{"RTWName":"<S61>/TestNum","SIDString":"nucleo_g431re_ihm07m1:8959"},{"RTWName":"<S61>/Vd","SIDString":"nucleo_g431re_ihm07m1:8960"},{"RTWName":"<S61>/Id","SIDString":"nucleo_g431re_ihm07m1:8961"},{"RTWName":"<S61>/From","SIDString":"nucleo_g431re_ihm07m1:8962"},{"RTWName":"<S61>/From1","SIDString":"nucleo_g431re_ihm07m1:8963"},{"RTWName":"<S61>/Goto1","SIDString":"nucleo_g431re_ihm07m1:8964"},{"RTWName":"<S61>/Goto11","SIDString":"nucleo_g431re_ihm07m1:8965"},{"RTWName":"<S61>/Goto12","SIDString":"nucleo_g431re_ihm07m1:8966"},{"RTWName":"<S61>/Goto2","SIDString":"nucleo_g431re_ihm07m1:8967"},{"RTWName":"<S61>/Multiport\nSwitch","SIDString":"nucleo_g431re_ihm07m1:8968"},{"RTWName":"<S61>/Mux","SIDString":"nucleo_g431re_ihm07m1:8969"},{"RTWName":"<S61>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8970"},{"RTWName":"<S61>/Mux3","SIDString":"nucleo_g431re_ihm07m1:8971"},{"RTWName":"<S61>/Ia_Ib_ADC_count\nor\nVdId\nor\nVqIq\nor\nVaVb","SIDString":"nucleo_g431re_ihm07m1:8972"},{"RTWName":"<S62>/Theta","SIDString":"nucleo_g431re_ihm07m1:8973:458"},{"RTWName":"<S62>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8973:545"},{"RTWName":"<S62>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:8973:673"},{"RTWName":"<S62>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8973:710"},{"RTWName":"<S62>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:8973:653"},{"RTWName":"<S62>/Get_FractionVal","SIDString":"nucleo_g431re_ihm07m1:8973:630"},{"RTWName":"<S62>/Get_Integer","SIDString":"nucleo_g431re_ihm07m1:8973:608"},{"RTWName":"<S251>/In1","SIDString":"nucleo_g431re_ihm07m1:8973:706"},{"RTWName":"<S251>/In2","SIDString":"nucleo_g431re_ihm07m1:8973:707"},{"RTWName":"<S251>/Demux","SIDString":"nucleo_g431re_ihm07m1:8973:613"},{"RTWName":"<S251>/Product","SIDString":"nucleo_g431re_ihm07m1:8973:616"},{"RTWName":"<S251>/Product1","SIDString":"nucleo_g431re_ihm07m1:8973:621"},{"RTWName":"<S251>/Sum3","SIDString":"nucleo_g431re_ihm07m1:8973:614"},{"RTWName":"<S251>/Sum4","SIDString":"nucleo_g431re_ihm07m1:8973:615"},{"RTWName":"<S251>/Sum5","SIDString":"nucleo_g431re_ihm07m1:8973:622"},{"RTWName":"<S251>/Sum6","SIDString":"nucleo_g431re_ihm07m1:8973:623"},{"RTWName":"<S251>/Out1","SIDString":"nucleo_g431re_ihm07m1:8973:708"},{"RTWName":"<S251>/Out2","SIDString":"nucleo_g431re_ihm07m1:8973:709"},{"RTWName":"<S62>/Lookup","SIDString":"nucleo_g431re_ihm07m1:8973:557"},{"RTWName":"<S62>/Sum","SIDString":"nucleo_g431re_ihm07m1:8973:610"},{"RTWName":"<S62>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8973:612"},{"RTWName":"<S252>/In1","SIDString":"nucleo_g431re_ihm07m1:8973:668"},{"RTWName":"<S253>/u","SIDString":"nucleo_g431re_ihm07m1:8973:692:1"},{"RTWName":"<S253>/Compare","SIDString":"nucleo_g431re_ihm07m1:8973:692:2"},{"RTWName":"<S253>/Constant","SIDString":"nucleo_g431re_ihm07m1:8973:692:3"},{"RTWName":"<S253>/y","SIDString":"nucleo_g431re_ihm07m1:8973:692:5"},{"RTWName":"<S252>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8973:702"},{"RTWName":"<S252>/If","SIDString":"nucleo_g431re_ihm07m1:8973:683"},{"RTWName":"<S254>/In1","SIDString":"nucleo_g431re_ihm07m1:8973:685"},{"RTWName":"<S254>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8973:686"},{"RTWName":"<S254>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8973:695"},{"RTWName":"<S254>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8973:694"},{"RTWName":"<S254>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8973:679"},{"RTWName":"<S254>/Sum","SIDString":"nucleo_g431re_ihm07m1:8973:693"},{"RTWName":"<S254>/Out1","SIDString":"nucleo_g431re_ihm07m1:8973:687"},{"RTWName":"<S255>/In1","SIDString":"nucleo_g431re_ihm07m1:8973:689"},{"RTWName":"<S255>/Action Port","SIDString":"nucleo_g431re_ihm07m1:8973:690"},{"RTWName":"<S255>/Convert_back","SIDString":"nucleo_g431re_ihm07m1:8973:698"},{"RTWName":"<S255>/Convert_uint16","SIDString":"nucleo_g431re_ihm07m1:8973:697"},{"RTWName":"<S255>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8973:699"},{"RTWName":"<S255>/Sum","SIDString":"nucleo_g431re_ihm07m1:8973:700"},{"RTWName":"<S255>/Out1","SIDString":"nucleo_g431re_ihm07m1:8973:691"},{"RTWName":"<S252>/Merge","SIDString":"nucleo_g431re_ihm07m1:8973:696"},{"RTWName":"<S252>/convert_pu","SIDString":"nucleo_g431re_ihm07m1:8973:652"},{"RTWName":"<S252>/Out1","SIDString":"nucleo_g431re_ihm07m1:8973:669"},{"RTWName":"<S62>/indexing","SIDString":"nucleo_g431re_ihm07m1:8973:605"},{"RTWName":"<S62>/offset","SIDString":"nucleo_g431re_ihm07m1:8973:657"},{"RTWName":"<S62>/sine_table_values","SIDString":"nucleo_g431re_ihm07m1:8973:549"},{"RTWName":"<S62>/sin","SIDString":"nucleo_g431re_ihm07m1:8973:248"},{"RTWName":"<S62>/cos","SIDString":"nucleo_g431re_ihm07m1:8973:531"},{"RTWName":"<S63>/Va","SIDString":"nucleo_g431re_ihm07m1:8974:831"},{"RTWName":"<S63>/Vb","SIDString":"nucleo_g431re_ihm07m1:8974:832"},{"RTWName":"<S63>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1549"},{"RTWName":"<S63>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:834"},{"RTWName":"<S256>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1210"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1212"},{"RTWName":"<S4294967295>/Gain1","SIDString":"nucleo_g431re_ihm07m1:8974:1631"},{"RTWName":"<S506>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1612"},{"RTWName":"<S507>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1112"},{"RTWName":"<S507>/AND","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1113"},{"RTWName":"<S507>/AND1","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1114"},{"RTWName":"<S507>/AND2","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1115"},{"RTWName":"<S507>/AND3","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1116"},{"RTWName":"<S507>/AND4","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1117"},{"RTWName":"<S507>/AND5","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1118"},{"RTWName":"<S507>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1119"},{"RTWName":"<S507>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1120"},{"RTWName":"<S507>/Relational\nOperator1","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1121"},{"RTWName":"<S507>/Relational\nOperator10","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1122"},{"RTWName":"<S507>/Relational\nOperator11","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1123"},{"RTWName":"<S507>/Relational\nOperator2","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1124"},{"RTWName":"<S507>/Relational\nOperator3","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1125"},{"RTWName":"<S507>/Relational\nOperator4","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1126"},{"RTWName":"<S507>/Relational\nOperator5","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1127"},{"RTWName":"<S507>/Relational\nOperator6","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1128"},{"RTWName":"<S507>/Relational\nOperator7","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1129"},{"RTWName":"<S507>/Relational\nOperator8","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1130"},{"RTWName":"<S507>/Relational\nOperator9","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1131"},{"RTWName":"<S507>/Sec1","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1132"},{"RTWName":"<S507>/Sec2","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1133"},{"RTWName":"<S507>/Sec3","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1134"},{"RTWName":"<S507>/Sec4","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1135"},{"RTWName":"<S507>/Sec5","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1136"},{"RTWName":"<S507>/Sec6","SIDString":"nucleo_g431re_ihm07m1:8974:1213:1137"},{"RTWName":"<S506>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1214"},{"RTWName":"<S506>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1613"},{"RTWName":"<S506>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1614"},{"RTWName":"<S506>/U_3","SIDString":"nucleo_g431re_ihm07m1:8974:1615"},{"RTWName":"<S506>/U_4","SIDString":"nucleo_g431re_ihm07m1:8974:1616"},{"RTWName":"<S506>/U_5","SIDString":"nucleo_g431re_ihm07m1:8974:1617"},{"RTWName":"<S506>/U_6","SIDString":"nucleo_g431re_ihm07m1:8974:1618"},{"RTWName":"<S508>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1222"},{"RTWName":"<S508>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1223"},{"RTWName":"<S514>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1224:1"},{"RTWName":"<S514>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1224:2"},{"RTWName":"<S514>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1224:3"},{"RTWName":"<S514>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1224:5"},{"RTWName":"<S515>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1225:1"},{"RTWName":"<S515>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1225:2"},{"RTWName":"<S515>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1225:3"},{"RTWName":"<S515>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1225:5"},{"RTWName":"<S508>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1226"},{"RTWName":"<S508>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1227"},{"RTWName":"<S508>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1228"},{"RTWName":"<S508>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1229"},{"RTWName":"<S508>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1230"},{"RTWName":"<S508>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1231"},{"RTWName":"<S516>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1232:933"},{"RTWName":"<S516>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1232:934"},{"RTWName":"<S516>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1232:935"},{"RTWName":"<S516>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1232:936"},{"RTWName":"<S516>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1232:937"},{"RTWName":"<S516>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1232:938"},{"RTWName":"<S516>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1232:939"},{"RTWName":"<S516>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1232:940"},{"RTWName":"<S516>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1232:941"},{"RTWName":"<S516>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1232:942"},{"RTWName":"<S517>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1002"},{"RTWName":"<S517>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1005"},{"RTWName":"<S517>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1006"},{"RTWName":"<S517>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1007"},{"RTWName":"<S517>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1008"},{"RTWName":"<S517>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1009"},{"RTWName":"<S517>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1010"},{"RTWName":"<S517>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1013"},{"RTWName":"<S517>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1011"},{"RTWName":"<S517>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1233:1012"},{"RTWName":"<S508>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1234"},{"RTWName":"<S509>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1236"},{"RTWName":"<S509>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1237"},{"RTWName":"<S518>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1238:1"},{"RTWName":"<S518>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1238:2"},{"RTWName":"<S518>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1238:3"},{"RTWName":"<S518>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1238:5"},{"RTWName":"<S519>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1239:1"},{"RTWName":"<S519>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1239:2"},{"RTWName":"<S519>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1239:3"},{"RTWName":"<S519>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1239:5"},{"RTWName":"<S509>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1240"},{"RTWName":"<S509>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1241"},{"RTWName":"<S509>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1242"},{"RTWName":"<S509>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1243"},{"RTWName":"<S509>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1244"},{"RTWName":"<S509>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1245"},{"RTWName":"<S520>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1246:990"},{"RTWName":"<S520>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1246:993"},{"RTWName":"<S520>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1246:994"},{"RTWName":"<S520>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1246:995"},{"RTWName":"<S520>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1246:996"},{"RTWName":"<S520>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1246:997"},{"RTWName":"<S520>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1246:998"},{"RTWName":"<S520>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1246:1001"},{"RTWName":"<S520>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1246:999"},{"RTWName":"<S520>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1246:1000"},{"RTWName":"<S521>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1247:964"},{"RTWName":"<S521>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1247:967"},{"RTWName":"<S521>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1247:968"},{"RTWName":"<S521>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1247:969"},{"RTWName":"<S521>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1247:970"},{"RTWName":"<S521>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1247:971"},{"RTWName":"<S521>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1247:972"},{"RTWName":"<S521>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1247:975"},{"RTWName":"<S521>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1247:973"},{"RTWName":"<S521>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1247:974"},{"RTWName":"<S509>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1248"},{"RTWName":"<S510>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1250"},{"RTWName":"<S510>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1251"},{"RTWName":"<S522>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1252:1"},{"RTWName":"<S522>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1252:2"},{"RTWName":"<S522>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1252:3"},{"RTWName":"<S522>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1252:5"},{"RTWName":"<S523>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1253:1"},{"RTWName":"<S523>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1253:2"},{"RTWName":"<S523>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1253:3"},{"RTWName":"<S523>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1253:5"},{"RTWName":"<S510>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1254"},{"RTWName":"<S510>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1255"},{"RTWName":"<S510>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1256"},{"RTWName":"<S510>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1257"},{"RTWName":"<S510>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1258"},{"RTWName":"<S510>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1259"},{"RTWName":"<S524>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1260:990"},{"RTWName":"<S524>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1260:993"},{"RTWName":"<S524>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1260:994"},{"RTWName":"<S524>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1260:995"},{"RTWName":"<S524>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1260:996"},{"RTWName":"<S524>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1260:997"},{"RTWName":"<S524>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1260:998"},{"RTWName":"<S524>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1260:1001"},{"RTWName":"<S524>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1260:999"},{"RTWName":"<S524>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1260:1000"},{"RTWName":"<S525>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1261:959"},{"RTWName":"<S525>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1261:950"},{"RTWName":"<S525>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1261:951"},{"RTWName":"<S525>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1261:952"},{"RTWName":"<S525>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1261:953"},{"RTWName":"<S525>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1261:954"},{"RTWName":"<S525>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1261:955"},{"RTWName":"<S525>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1261:958"},{"RTWName":"<S525>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1261:956"},{"RTWName":"<S525>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1261:957"},{"RTWName":"<S510>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1262"},{"RTWName":"<S511>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1264"},{"RTWName":"<S511>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1265"},{"RTWName":"<S526>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1266:1"},{"RTWName":"<S526>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1266:2"},{"RTWName":"<S526>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1266:3"},{"RTWName":"<S526>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1266:5"},{"RTWName":"<S527>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1267:1"},{"RTWName":"<S527>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1267:2"},{"RTWName":"<S527>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1267:3"},{"RTWName":"<S527>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1267:5"},{"RTWName":"<S511>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1268"},{"RTWName":"<S511>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1269"},{"RTWName":"<S511>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1270"},{"RTWName":"<S511>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1271"},{"RTWName":"<S511>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1272"},{"RTWName":"<S511>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1273"},{"RTWName":"<S528>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1014"},{"RTWName":"<S528>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1017"},{"RTWName":"<S528>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1018"},{"RTWName":"<S528>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1019"},{"RTWName":"<S528>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1020"},{"RTWName":"<S528>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1021"},{"RTWName":"<S528>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1022"},{"RTWName":"<S528>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1025"},{"RTWName":"<S528>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1023"},{"RTWName":"<S528>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1274:1024"},{"RTWName":"<S529>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1275:964"},{"RTWName":"<S529>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1275:967"},{"RTWName":"<S529>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1275:968"},{"RTWName":"<S529>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1275:969"},{"RTWName":"<S529>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1275:970"},{"RTWName":"<S529>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1275:971"},{"RTWName":"<S529>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1275:972"},{"RTWName":"<S529>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1275:975"},{"RTWName":"<S529>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1275:973"},{"RTWName":"<S529>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1275:974"},{"RTWName":"<S511>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1276"},{"RTWName":"<S512>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1278"},{"RTWName":"<S512>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1279"},{"RTWName":"<S530>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1280:1"},{"RTWName":"<S530>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1280:2"},{"RTWName":"<S530>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1280:3"},{"RTWName":"<S530>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1280:5"},{"RTWName":"<S531>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1281:1"},{"RTWName":"<S531>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1281:2"},{"RTWName":"<S531>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1281:3"},{"RTWName":"<S531>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1281:5"},{"RTWName":"<S512>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1282"},{"RTWName":"<S512>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1283"},{"RTWName":"<S512>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1284"},{"RTWName":"<S512>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1285"},{"RTWName":"<S512>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1286"},{"RTWName":"<S512>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1287"},{"RTWName":"<S532>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1288:933"},{"RTWName":"<S532>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1288:934"},{"RTWName":"<S532>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1288:935"},{"RTWName":"<S532>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1288:936"},{"RTWName":"<S532>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1288:937"},{"RTWName":"<S532>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1288:938"},{"RTWName":"<S532>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1288:939"},{"RTWName":"<S532>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1288:940"},{"RTWName":"<S532>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1288:941"},{"RTWName":"<S532>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1288:942"},{"RTWName":"<S533>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1014"},{"RTWName":"<S533>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1017"},{"RTWName":"<S533>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1018"},{"RTWName":"<S533>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1019"},{"RTWName":"<S533>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1020"},{"RTWName":"<S533>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1021"},{"RTWName":"<S533>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1022"},{"RTWName":"<S533>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1025"},{"RTWName":"<S533>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1023"},{"RTWName":"<S533>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1289:1024"},{"RTWName":"<S512>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1290"},{"RTWName":"<S513>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1292"},{"RTWName":"<S513>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1293"},{"RTWName":"<S534>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1294:1"},{"RTWName":"<S534>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1294:2"},{"RTWName":"<S534>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1294:3"},{"RTWName":"<S534>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1294:5"},{"RTWName":"<S535>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1295:1"},{"RTWName":"<S535>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1295:2"},{"RTWName":"<S535>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1295:3"},{"RTWName":"<S535>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1295:5"},{"RTWName":"<S513>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1296"},{"RTWName":"<S513>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1297"},{"RTWName":"<S513>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1298"},{"RTWName":"<S513>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1299"},{"RTWName":"<S513>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1300"},{"RTWName":"<S513>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1301"},{"RTWName":"<S536>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1302:959"},{"RTWName":"<S536>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1302:950"},{"RTWName":"<S536>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1302:951"},{"RTWName":"<S536>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1302:952"},{"RTWName":"<S536>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1302:953"},{"RTWName":"<S536>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1302:954"},{"RTWName":"<S536>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1302:955"},{"RTWName":"<S536>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1302:958"},{"RTWName":"<S536>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1302:956"},{"RTWName":"<S536>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1302:957"},{"RTWName":"<S537>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1002"},{"RTWName":"<S537>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1005"},{"RTWName":"<S537>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1006"},{"RTWName":"<S537>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1007"},{"RTWName":"<S537>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1008"},{"RTWName":"<S537>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1009"},{"RTWName":"<S537>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1010"},{"RTWName":"<S537>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1013"},{"RTWName":"<S537>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1011"},{"RTWName":"<S537>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1303:1012"},{"RTWName":"<S513>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1304"},{"RTWName":"<S506>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1619"},{"RTWName":"<S4294967295>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1305"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1307"},{"RTWName":"<S538>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1592"},{"RTWName":"<S539>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1112"},{"RTWName":"<S539>/AND","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1113"},{"RTWName":"<S539>/AND1","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1114"},{"RTWName":"<S539>/AND2","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1115"},{"RTWName":"<S539>/AND3","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1116"},{"RTWName":"<S539>/AND4","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1117"},{"RTWName":"<S539>/AND5","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1118"},{"RTWName":"<S539>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1119"},{"RTWName":"<S539>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1120"},{"RTWName":"<S539>/Relational\nOperator1","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1121"},{"RTWName":"<S539>/Relational\nOperator10","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1122"},{"RTWName":"<S539>/Relational\nOperator11","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1123"},{"RTWName":"<S539>/Relational\nOperator2","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1124"},{"RTWName":"<S539>/Relational\nOperator3","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1125"},{"RTWName":"<S539>/Relational\nOperator4","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1126"},{"RTWName":"<S539>/Relational\nOperator5","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1127"},{"RTWName":"<S539>/Relational\nOperator6","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1128"},{"RTWName":"<S539>/Relational\nOperator7","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1129"},{"RTWName":"<S539>/Relational\nOperator8","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1130"},{"RTWName":"<S539>/Relational\nOperator9","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1131"},{"RTWName":"<S539>/Sec1","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1132"},{"RTWName":"<S539>/Sec2","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1133"},{"RTWName":"<S539>/Sec3","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1134"},{"RTWName":"<S539>/Sec4","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1135"},{"RTWName":"<S539>/Sec5","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1136"},{"RTWName":"<S539>/Sec6","SIDString":"nucleo_g431re_ihm07m1:8974:1308:1137"},{"RTWName":"<S538>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1309"},{"RTWName":"<S538>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1593"},{"RTWName":"<S538>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1594"},{"RTWName":"<S538>/U_3","SIDString":"nucleo_g431re_ihm07m1:8974:1595"},{"RTWName":"<S538>/U_4","SIDString":"nucleo_g431re_ihm07m1:8974:1596"},{"RTWName":"<S538>/U_5","SIDString":"nucleo_g431re_ihm07m1:8974:1597"},{"RTWName":"<S538>/U_6","SIDString":"nucleo_g431re_ihm07m1:8974:1598"},{"RTWName":"<S540>/1","SIDString":"nucleo_g431re_ihm07m1:8974:1443"},{"RTWName":"<S540>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1447"},{"RTWName":"<S546>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1437:1"},{"RTWName":"<S546>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1437:2"},{"RTWName":"<S546>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1437:3"},{"RTWName":"<S546>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1437:5"},{"RTWName":"<S547>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1438:1"},{"RTWName":"<S547>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1438:2"},{"RTWName":"<S547>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1438:3"},{"RTWName":"<S547>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1438:5"},{"RTWName":"<S540>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1434"},{"RTWName":"<S540>/Merge1","SIDString":"nucleo_g431re_ihm07m1:8974:1432"},{"RTWName":"<S540>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1435"},{"RTWName":"<S540>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1436"},{"RTWName":"<S540>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1444"},{"RTWName":"<S540>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1445"},{"RTWName":"<S548>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1316:933"},{"RTWName":"<S548>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1316:934"},{"RTWName":"<S548>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1316:935"},{"RTWName":"<S548>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1316:936"},{"RTWName":"<S548>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1316:937"},{"RTWName":"<S548>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1316:938"},{"RTWName":"<S548>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1316:939"},{"RTWName":"<S548>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1316:940"},{"RTWName":"<S548>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1316:941"},{"RTWName":"<S548>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1316:942"},{"RTWName":"<S549>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1002"},{"RTWName":"<S549>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1005"},{"RTWName":"<S549>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1006"},{"RTWName":"<S549>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1007"},{"RTWName":"<S549>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1008"},{"RTWName":"<S549>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1009"},{"RTWName":"<S549>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1010"},{"RTWName":"<S549>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1013"},{"RTWName":"<S549>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1011"},{"RTWName":"<S549>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1430:1012"},{"RTWName":"<S540>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1446"},{"RTWName":"<S541>/1","SIDString":"nucleo_g431re_ihm07m1:8974:1495"},{"RTWName":"<S541>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1493"},{"RTWName":"<S550>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1496:1"},{"RTWName":"<S550>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1496:2"},{"RTWName":"<S550>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1496:3"},{"RTWName":"<S550>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1496:5"},{"RTWName":"<S551>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1497:1"},{"RTWName":"<S551>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1497:2"},{"RTWName":"<S551>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1497:3"},{"RTWName":"<S551>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1497:5"},{"RTWName":"<S541>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1498"},{"RTWName":"<S541>/Merge1","SIDString":"nucleo_g431re_ihm07m1:8974:1499"},{"RTWName":"<S541>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1500"},{"RTWName":"<S541>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1501"},{"RTWName":"<S541>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1502"},{"RTWName":"<S541>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1503"},{"RTWName":"<S552>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1507:990"},{"RTWName":"<S552>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1507:993"},{"RTWName":"<S552>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1507:994"},{"RTWName":"<S552>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1507:995"},{"RTWName":"<S552>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1507:996"},{"RTWName":"<S552>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1507:997"},{"RTWName":"<S552>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1507:998"},{"RTWName":"<S552>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1507:1001"},{"RTWName":"<S552>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1507:999"},{"RTWName":"<S552>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1507:1000"},{"RTWName":"<S553>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1508:964"},{"RTWName":"<S553>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1508:967"},{"RTWName":"<S553>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1508:968"},{"RTWName":"<S553>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1508:969"},{"RTWName":"<S553>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1508:970"},{"RTWName":"<S553>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1508:971"},{"RTWName":"<S553>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1508:972"},{"RTWName":"<S553>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1508:975"},{"RTWName":"<S553>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1508:973"},{"RTWName":"<S553>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1508:974"},{"RTWName":"<S541>/Out2","SIDString":"nucleo_g431re_ihm07m1:8974:1506"},{"RTWName":"<S542>/1","SIDString":"nucleo_g431re_ihm07m1:8974:1476"},{"RTWName":"<S542>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1477"},{"RTWName":"<S554>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1478:1"},{"RTWName":"<S554>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1478:2"},{"RTWName":"<S554>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1478:3"},{"RTWName":"<S554>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1478:5"},{"RTWName":"<S555>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1479:1"},{"RTWName":"<S555>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1479:2"},{"RTWName":"<S555>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1479:3"},{"RTWName":"<S555>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1479:5"},{"RTWName":"<S542>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1480"},{"RTWName":"<S542>/Merge1","SIDString":"nucleo_g431re_ihm07m1:8974:1481"},{"RTWName":"<S542>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1482"},{"RTWName":"<S542>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1483"},{"RTWName":"<S542>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1484"},{"RTWName":"<S542>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1485"},{"RTWName":"<S556>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1490:990"},{"RTWName":"<S556>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1490:993"},{"RTWName":"<S556>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1490:994"},{"RTWName":"<S556>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1490:995"},{"RTWName":"<S556>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1490:996"},{"RTWName":"<S556>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1490:997"},{"RTWName":"<S556>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1490:998"},{"RTWName":"<S556>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1490:1001"},{"RTWName":"<S556>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1490:999"},{"RTWName":"<S556>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1490:1000"},{"RTWName":"<S557>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1489:959"},{"RTWName":"<S557>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1489:950"},{"RTWName":"<S557>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1489:951"},{"RTWName":"<S557>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1489:952"},{"RTWName":"<S557>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1489:953"},{"RTWName":"<S557>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1489:954"},{"RTWName":"<S557>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1489:955"},{"RTWName":"<S557>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1489:958"},{"RTWName":"<S557>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1489:956"},{"RTWName":"<S557>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1489:957"},{"RTWName":"<S542>/Out2","SIDString":"nucleo_g431re_ihm07m1:8974:1488"},{"RTWName":"<S543>/1","SIDString":"nucleo_g431re_ihm07m1:8974:1533"},{"RTWName":"<S543>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1534"},{"RTWName":"<S558>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1535:1"},{"RTWName":"<S558>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1535:2"},{"RTWName":"<S558>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1535:3"},{"RTWName":"<S558>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1535:5"},{"RTWName":"<S559>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1536:1"},{"RTWName":"<S559>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1536:2"},{"RTWName":"<S559>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1536:3"},{"RTWName":"<S559>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1536:5"},{"RTWName":"<S543>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1537"},{"RTWName":"<S543>/Merge1","SIDString":"nucleo_g431re_ihm07m1:8974:1538"},{"RTWName":"<S543>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1539"},{"RTWName":"<S543>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1540"},{"RTWName":"<S543>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1541"},{"RTWName":"<S543>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1542"},{"RTWName":"<S560>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1547:933"},{"RTWName":"<S560>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1547:934"},{"RTWName":"<S560>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1547:935"},{"RTWName":"<S560>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1547:936"},{"RTWName":"<S560>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1547:937"},{"RTWName":"<S560>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1547:938"},{"RTWName":"<S560>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1547:939"},{"RTWName":"<S560>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1547:940"},{"RTWName":"<S560>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1547:941"},{"RTWName":"<S560>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1547:942"},{"RTWName":"<S561>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1014"},{"RTWName":"<S561>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1017"},{"RTWName":"<S561>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1018"},{"RTWName":"<S561>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1019"},{"RTWName":"<S561>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1020"},{"RTWName":"<S561>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1021"},{"RTWName":"<S561>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1022"},{"RTWName":"<S561>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1025"},{"RTWName":"<S561>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1023"},{"RTWName":"<S561>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1546:1024"},{"RTWName":"<S543>/Out2","SIDString":"nucleo_g431re_ihm07m1:8974:1545"},{"RTWName":"<S544>/1","SIDString":"nucleo_g431re_ihm07m1:8974:1514"},{"RTWName":"<S544>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1515"},{"RTWName":"<S562>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1516:1"},{"RTWName":"<S562>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1516:2"},{"RTWName":"<S562>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1516:3"},{"RTWName":"<S562>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1516:5"},{"RTWName":"<S563>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1517:1"},{"RTWName":"<S563>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1517:2"},{"RTWName":"<S563>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1517:3"},{"RTWName":"<S563>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1517:5"},{"RTWName":"<S544>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1518"},{"RTWName":"<S544>/Merge1","SIDString":"nucleo_g431re_ihm07m1:8974:1519"},{"RTWName":"<S544>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1520"},{"RTWName":"<S544>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1521"},{"RTWName":"<S544>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1522"},{"RTWName":"<S544>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1523"},{"RTWName":"<S564>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1014"},{"RTWName":"<S564>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1017"},{"RTWName":"<S564>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1018"},{"RTWName":"<S564>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1019"},{"RTWName":"<S564>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1020"},{"RTWName":"<S564>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1021"},{"RTWName":"<S564>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1022"},{"RTWName":"<S564>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1025"},{"RTWName":"<S564>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1023"},{"RTWName":"<S564>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1528:1024"},{"RTWName":"<S565>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1527:964"},{"RTWName":"<S565>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1527:967"},{"RTWName":"<S565>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1527:968"},{"RTWName":"<S565>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1527:969"},{"RTWName":"<S565>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1527:970"},{"RTWName":"<S565>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1527:971"},{"RTWName":"<S565>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1527:972"},{"RTWName":"<S565>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1527:975"},{"RTWName":"<S565>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1527:973"},{"RTWName":"<S565>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1527:974"},{"RTWName":"<S544>/Out2","SIDString":"nucleo_g431re_ihm07m1:8974:1526"},{"RTWName":"<S545>/1","SIDString":"nucleo_g431re_ihm07m1:8974:1458"},{"RTWName":"<S545>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1452"},{"RTWName":"<S566>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1459:1"},{"RTWName":"<S566>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1459:2"},{"RTWName":"<S566>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1459:3"},{"RTWName":"<S566>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1459:5"},{"RTWName":"<S567>/u","SIDString":"nucleo_g431re_ihm07m1:8974:1460:1"},{"RTWName":"<S567>/Compare","SIDString":"nucleo_g431re_ihm07m1:8974:1460:2"},{"RTWName":"<S567>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1460:3"},{"RTWName":"<S567>/y","SIDString":"nucleo_g431re_ihm07m1:8974:1460:5"},{"RTWName":"<S545>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1461"},{"RTWName":"<S545>/Merge1","SIDString":"nucleo_g431re_ihm07m1:8974:1462"},{"RTWName":"<S545>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1463"},{"RTWName":"<S545>/Terminator1","SIDString":"nucleo_g431re_ihm07m1:8974:1464"},{"RTWName":"<S545>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1465"},{"RTWName":"<S545>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1466"},{"RTWName":"<S568>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1471:959"},{"RTWName":"<S568>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1471:950"},{"RTWName":"<S568>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1471:951"},{"RTWName":"<S568>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1471:952"},{"RTWName":"<S568>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1471:953"},{"RTWName":"<S568>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1471:954"},{"RTWName":"<S568>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1471:955"},{"RTWName":"<S568>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1471:958"},{"RTWName":"<S568>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1471:956"},{"RTWName":"<S568>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1471:957"},{"RTWName":"<S569>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1002"},{"RTWName":"<S569>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1005"},{"RTWName":"<S569>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1006"},{"RTWName":"<S569>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1007"},{"RTWName":"<S569>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1008"},{"RTWName":"<S569>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1009"},{"RTWName":"<S569>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1010"},{"RTWName":"<S569>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1013"},{"RTWName":"<S569>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1011"},{"RTWName":"<S569>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1470:1012"},{"RTWName":"<S545>/Out2","SIDString":"nucleo_g431re_ihm07m1:8974:1469"},{"RTWName":"<S538>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1599"},{"RTWName":"<S4294967295>/Gain","SIDString":"nucleo_g431re_ihm07m1:8974:1629"},{"RTWName":"<S4294967295>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1322"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1325"},{"RTWName":"<S570>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1561"},{"RTWName":"<S571>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1112"},{"RTWName":"<S571>/AND","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1113"},{"RTWName":"<S571>/AND1","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1114"},{"RTWName":"<S571>/AND2","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1115"},{"RTWName":"<S571>/AND3","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1116"},{"RTWName":"<S571>/AND4","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1117"},{"RTWName":"<S571>/AND5","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1118"},{"RTWName":"<S571>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1119"},{"RTWName":"<S571>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1120"},{"RTWName":"<S571>/Relational\nOperator1","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1121"},{"RTWName":"<S571>/Relational\nOperator10","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1122"},{"RTWName":"<S571>/Relational\nOperator11","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1123"},{"RTWName":"<S571>/Relational\nOperator2","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1124"},{"RTWName":"<S571>/Relational\nOperator3","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1125"},{"RTWName":"<S571>/Relational\nOperator4","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1126"},{"RTWName":"<S571>/Relational\nOperator5","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1127"},{"RTWName":"<S571>/Relational\nOperator6","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1128"},{"RTWName":"<S571>/Relational\nOperator7","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1129"},{"RTWName":"<S571>/Relational\nOperator8","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1130"},{"RTWName":"<S571>/Relational\nOperator9","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1131"},{"RTWName":"<S571>/Sec1","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1132"},{"RTWName":"<S571>/Sec2","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1133"},{"RTWName":"<S571>/Sec3","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1134"},{"RTWName":"<S571>/Sec4","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1135"},{"RTWName":"<S571>/Sec5","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1136"},{"RTWName":"<S571>/Sec6","SIDString":"nucleo_g431re_ihm07m1:8974:1326:1137"},{"RTWName":"<S570>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1327"},{"RTWName":"<S570>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1562"},{"RTWName":"<S570>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1563"},{"RTWName":"<S570>/U_3","SIDString":"nucleo_g431re_ihm07m1:8974:1564"},{"RTWName":"<S570>/U_4","SIDString":"nucleo_g431re_ihm07m1:8974:1565"},{"RTWName":"<S570>/U_5","SIDString":"nucleo_g431re_ihm07m1:8974:1566"},{"RTWName":"<S570>/U_6","SIDString":"nucleo_g431re_ihm07m1:8974:1567"},{"RTWName":"<S572>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1334:933"},{"RTWName":"<S572>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1334:934"},{"RTWName":"<S572>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1334:935"},{"RTWName":"<S572>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1334:936"},{"RTWName":"<S572>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1334:937"},{"RTWName":"<S572>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1334:938"},{"RTWName":"<S572>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1334:939"},{"RTWName":"<S572>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1334:940"},{"RTWName":"<S572>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1334:941"},{"RTWName":"<S572>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1334:942"},{"RTWName":"<S573>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1335:990"},{"RTWName":"<S573>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1335:993"},{"RTWName":"<S573>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1335:994"},{"RTWName":"<S573>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1335:995"},{"RTWName":"<S573>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1335:996"},{"RTWName":"<S573>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1335:997"},{"RTWName":"<S573>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1335:998"},{"RTWName":"<S573>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1335:1001"},{"RTWName":"<S573>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1335:999"},{"RTWName":"<S573>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1335:1000"},{"RTWName":"<S574>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1336:959"},{"RTWName":"<S574>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1336:950"},{"RTWName":"<S574>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1336:951"},{"RTWName":"<S574>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1336:952"},{"RTWName":"<S574>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1336:953"},{"RTWName":"<S574>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1336:954"},{"RTWName":"<S574>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1336:955"},{"RTWName":"<S574>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1336:958"},{"RTWName":"<S574>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1336:956"},{"RTWName":"<S574>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1336:957"},{"RTWName":"<S575>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1014"},{"RTWName":"<S575>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1017"},{"RTWName":"<S575>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1018"},{"RTWName":"<S575>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1019"},{"RTWName":"<S575>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1020"},{"RTWName":"<S575>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1021"},{"RTWName":"<S575>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1022"},{"RTWName":"<S575>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1025"},{"RTWName":"<S575>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1023"},{"RTWName":"<S575>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1337:1024"},{"RTWName":"<S576>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1338:964"},{"RTWName":"<S576>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1338:967"},{"RTWName":"<S576>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1338:968"},{"RTWName":"<S576>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1338:969"},{"RTWName":"<S576>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1338:970"},{"RTWName":"<S576>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1338:971"},{"RTWName":"<S576>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1338:972"},{"RTWName":"<S576>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1338:975"},{"RTWName":"<S576>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1338:973"},{"RTWName":"<S576>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1338:974"},{"RTWName":"<S577>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1002"},{"RTWName":"<S577>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1005"},{"RTWName":"<S577>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1006"},{"RTWName":"<S577>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1007"},{"RTWName":"<S577>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1008"},{"RTWName":"<S577>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1009"},{"RTWName":"<S577>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1010"},{"RTWName":"<S577>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1013"},{"RTWName":"<S577>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1011"},{"RTWName":"<S577>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1339:1012"},{"RTWName":"<S570>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1568"},{"RTWName":"<S4294967295>/Gain","SIDString":"nucleo_g431re_ihm07m1:8974:1569"},{"RTWName":"<S4294967295>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1340"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1343"},{"RTWName":"<S578>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1572"},{"RTWName":"<S579>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1112"},{"RTWName":"<S579>/AND","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1113"},{"RTWName":"<S579>/AND1","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1114"},{"RTWName":"<S579>/AND2","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1115"},{"RTWName":"<S579>/AND3","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1116"},{"RTWName":"<S579>/AND4","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1117"},{"RTWName":"<S579>/AND5","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1118"},{"RTWName":"<S579>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1119"},{"RTWName":"<S579>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1120"},{"RTWName":"<S579>/Relational\nOperator1","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1121"},{"RTWName":"<S579>/Relational\nOperator10","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1122"},{"RTWName":"<S579>/Relational\nOperator11","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1123"},{"RTWName":"<S579>/Relational\nOperator2","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1124"},{"RTWName":"<S579>/Relational\nOperator3","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1125"},{"RTWName":"<S579>/Relational\nOperator4","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1126"},{"RTWName":"<S579>/Relational\nOperator5","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1127"},{"RTWName":"<S579>/Relational\nOperator6","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1128"},{"RTWName":"<S579>/Relational\nOperator7","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1129"},{"RTWName":"<S579>/Relational\nOperator8","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1130"},{"RTWName":"<S579>/Relational\nOperator9","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1131"},{"RTWName":"<S579>/Sec1","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1132"},{"RTWName":"<S579>/Sec2","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1133"},{"RTWName":"<S579>/Sec3","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1134"},{"RTWName":"<S579>/Sec4","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1135"},{"RTWName":"<S579>/Sec5","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1136"},{"RTWName":"<S579>/Sec6","SIDString":"nucleo_g431re_ihm07m1:8974:1344:1137"},{"RTWName":"<S578>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1345"},{"RTWName":"<S578>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1573"},{"RTWName":"<S578>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1574"},{"RTWName":"<S578>/U_3","SIDString":"nucleo_g431re_ihm07m1:8974:1575"},{"RTWName":"<S578>/U_4","SIDString":"nucleo_g431re_ihm07m1:8974:1576"},{"RTWName":"<S578>/U_5","SIDString":"nucleo_g431re_ihm07m1:8974:1577"},{"RTWName":"<S578>/U_6","SIDString":"nucleo_g431re_ihm07m1:8974:1578"},{"RTWName":"<S580>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1352:933"},{"RTWName":"<S580>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1352:934"},{"RTWName":"<S580>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1352:935"},{"RTWName":"<S580>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1352:936"},{"RTWName":"<S580>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1352:937"},{"RTWName":"<S580>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1352:938"},{"RTWName":"<S580>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1352:939"},{"RTWName":"<S580>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1352:940"},{"RTWName":"<S580>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1352:941"},{"RTWName":"<S580>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1352:942"},{"RTWName":"<S581>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1353:990"},{"RTWName":"<S581>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1353:993"},{"RTWName":"<S581>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1353:994"},{"RTWName":"<S581>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1353:995"},{"RTWName":"<S581>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1353:996"},{"RTWName":"<S581>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1353:997"},{"RTWName":"<S581>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1353:998"},{"RTWName":"<S581>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1353:1001"},{"RTWName":"<S581>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1353:999"},{"RTWName":"<S581>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1353:1000"},{"RTWName":"<S582>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1354:959"},{"RTWName":"<S582>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1354:950"},{"RTWName":"<S582>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1354:951"},{"RTWName":"<S582>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1354:952"},{"RTWName":"<S582>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1354:953"},{"RTWName":"<S582>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1354:954"},{"RTWName":"<S582>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1354:955"},{"RTWName":"<S582>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1354:958"},{"RTWName":"<S582>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1354:956"},{"RTWName":"<S582>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1354:957"},{"RTWName":"<S583>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1014"},{"RTWName":"<S583>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1017"},{"RTWName":"<S583>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1018"},{"RTWName":"<S583>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1019"},{"RTWName":"<S583>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1020"},{"RTWName":"<S583>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1021"},{"RTWName":"<S583>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1022"},{"RTWName":"<S583>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1025"},{"RTWName":"<S583>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1023"},{"RTWName":"<S583>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1355:1024"},{"RTWName":"<S584>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1356:964"},{"RTWName":"<S584>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1356:967"},{"RTWName":"<S584>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1356:968"},{"RTWName":"<S584>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1356:969"},{"RTWName":"<S584>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1356:970"},{"RTWName":"<S584>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1356:971"},{"RTWName":"<S584>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1356:972"},{"RTWName":"<S584>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1356:975"},{"RTWName":"<S584>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1356:973"},{"RTWName":"<S584>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1356:974"},{"RTWName":"<S585>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1002"},{"RTWName":"<S585>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1005"},{"RTWName":"<S585>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1006"},{"RTWName":"<S585>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1007"},{"RTWName":"<S585>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1008"},{"RTWName":"<S585>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1009"},{"RTWName":"<S585>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1010"},{"RTWName":"<S585>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1013"},{"RTWName":"<S585>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1011"},{"RTWName":"<S585>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1357:1012"},{"RTWName":"<S578>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1579"},{"RTWName":"<S4294967295>/Gain1","SIDString":"nucleo_g431re_ihm07m1:8974:1627"},{"RTWName":"<S4294967295>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1358"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1361"},{"RTWName":"<S586>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1582"},{"RTWName":"<S587>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1112"},{"RTWName":"<S587>/AND","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1113"},{"RTWName":"<S587>/AND1","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1114"},{"RTWName":"<S587>/AND2","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1115"},{"RTWName":"<S587>/AND3","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1116"},{"RTWName":"<S587>/AND4","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1117"},{"RTWName":"<S587>/AND5","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1118"},{"RTWName":"<S587>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1119"},{"RTWName":"<S587>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1120"},{"RTWName":"<S587>/Relational\nOperator1","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1121"},{"RTWName":"<S587>/Relational\nOperator10","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1122"},{"RTWName":"<S587>/Relational\nOperator11","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1123"},{"RTWName":"<S587>/Relational\nOperator2","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1124"},{"RTWName":"<S587>/Relational\nOperator3","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1125"},{"RTWName":"<S587>/Relational\nOperator4","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1126"},{"RTWName":"<S587>/Relational\nOperator5","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1127"},{"RTWName":"<S587>/Relational\nOperator6","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1128"},{"RTWName":"<S587>/Relational\nOperator7","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1129"},{"RTWName":"<S587>/Relational\nOperator8","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1130"},{"RTWName":"<S587>/Relational\nOperator9","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1131"},{"RTWName":"<S587>/Sec1","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1132"},{"RTWName":"<S587>/Sec2","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1133"},{"RTWName":"<S587>/Sec3","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1134"},{"RTWName":"<S587>/Sec4","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1135"},{"RTWName":"<S587>/Sec5","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1136"},{"RTWName":"<S587>/Sec6","SIDString":"nucleo_g431re_ihm07m1:8974:1362:1137"},{"RTWName":"<S586>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1363"},{"RTWName":"<S586>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1583"},{"RTWName":"<S586>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1584"},{"RTWName":"<S586>/U_3","SIDString":"nucleo_g431re_ihm07m1:8974:1585"},{"RTWName":"<S586>/U_4","SIDString":"nucleo_g431re_ihm07m1:8974:1586"},{"RTWName":"<S586>/U_5","SIDString":"nucleo_g431re_ihm07m1:8974:1587"},{"RTWName":"<S586>/U_6","SIDString":"nucleo_g431re_ihm07m1:8974:1588"},{"RTWName":"<S588>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1370:933"},{"RTWName":"<S588>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1370:934"},{"RTWName":"<S588>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1370:935"},{"RTWName":"<S588>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1370:936"},{"RTWName":"<S588>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1370:937"},{"RTWName":"<S588>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1370:938"},{"RTWName":"<S588>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1370:939"},{"RTWName":"<S588>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1370:940"},{"RTWName":"<S588>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1370:941"},{"RTWName":"<S588>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1370:942"},{"RTWName":"<S589>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1371:933"},{"RTWName":"<S589>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1371:934"},{"RTWName":"<S589>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1371:935"},{"RTWName":"<S589>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1371:936"},{"RTWName":"<S589>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1371:937"},{"RTWName":"<S589>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1371:938"},{"RTWName":"<S589>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1371:939"},{"RTWName":"<S589>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1371:940"},{"RTWName":"<S589>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1371:941"},{"RTWName":"<S589>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1371:942"},{"RTWName":"<S590>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1372:959"},{"RTWName":"<S590>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1372:950"},{"RTWName":"<S590>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1372:951"},{"RTWName":"<S590>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1372:952"},{"RTWName":"<S590>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1372:953"},{"RTWName":"<S590>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1372:954"},{"RTWName":"<S590>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1372:955"},{"RTWName":"<S590>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1372:958"},{"RTWName":"<S590>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1372:956"},{"RTWName":"<S590>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1372:957"},{"RTWName":"<S591>/Input","SIDString":"nucleo_g431re_ihm07m1:8974:1373:959"},{"RTWName":"<S591>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1373:950"},{"RTWName":"<S591>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1373:951"},{"RTWName":"<S591>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1373:952"},{"RTWName":"<S591>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1373:953"},{"RTWName":"<S591>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1373:954"},{"RTWName":"<S591>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1373:955"},{"RTWName":"<S591>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1373:958"},{"RTWName":"<S591>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1373:956"},{"RTWName":"<S591>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1373:957"},{"RTWName":"<S592>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1374:964"},{"RTWName":"<S592>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1374:967"},{"RTWName":"<S592>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1374:968"},{"RTWName":"<S592>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1374:969"},{"RTWName":"<S592>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1374:970"},{"RTWName":"<S592>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1374:971"},{"RTWName":"<S592>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1374:972"},{"RTWName":"<S592>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1374:975"},{"RTWName":"<S592>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1374:973"},{"RTWName":"<S592>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1374:974"},{"RTWName":"<S593>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1375:964"},{"RTWName":"<S593>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1375:967"},{"RTWName":"<S593>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1375:968"},{"RTWName":"<S593>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1375:969"},{"RTWName":"<S593>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1375:970"},{"RTWName":"<S593>/Constant","SIDString":"nucleo_g431re_ihm07m1:8974:1375:971"},{"RTWName":"<S593>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1375:972"},{"RTWName":"<S593>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1375:975"},{"RTWName":"<S593>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1375:973"},{"RTWName":"<S593>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1375:974"},{"RTWName":"<S586>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1589"},{"RTWName":"<S4294967295>/Gain","SIDString":"nucleo_g431re_ihm07m1:8974:1628"},{"RTWName":"<S4294967295>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1376"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1379"},{"RTWName":"<S594>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1602"},{"RTWName":"<S595>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1112"},{"RTWName":"<S595>/AND","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1113"},{"RTWName":"<S595>/AND1","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1114"},{"RTWName":"<S595>/AND2","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1115"},{"RTWName":"<S595>/AND3","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1116"},{"RTWName":"<S595>/AND4","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1117"},{"RTWName":"<S595>/AND5","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1118"},{"RTWName":"<S595>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1119"},{"RTWName":"<S595>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1120"},{"RTWName":"<S595>/Relational\nOperator1","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1121"},{"RTWName":"<S595>/Relational\nOperator10","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1122"},{"RTWName":"<S595>/Relational\nOperator11","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1123"},{"RTWName":"<S595>/Relational\nOperator2","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1124"},{"RTWName":"<S595>/Relational\nOperator3","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1125"},{"RTWName":"<S595>/Relational\nOperator4","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1126"},{"RTWName":"<S595>/Relational\nOperator5","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1127"},{"RTWName":"<S595>/Relational\nOperator6","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1128"},{"RTWName":"<S595>/Relational\nOperator7","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1129"},{"RTWName":"<S595>/Relational\nOperator8","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1130"},{"RTWName":"<S595>/Relational\nOperator9","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1131"},{"RTWName":"<S595>/Sec1","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1132"},{"RTWName":"<S595>/Sec2","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1133"},{"RTWName":"<S595>/Sec3","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1134"},{"RTWName":"<S595>/Sec4","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1135"},{"RTWName":"<S595>/Sec5","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1136"},{"RTWName":"<S595>/Sec6","SIDString":"nucleo_g431re_ihm07m1:8974:1380:1137"},{"RTWName":"<S594>/Merge","SIDString":"nucleo_g431re_ihm07m1:8974:1381"},{"RTWName":"<S594>/U_1","SIDString":"nucleo_g431re_ihm07m1:8974:1603"},{"RTWName":"<S594>/U_2","SIDString":"nucleo_g431re_ihm07m1:8974:1604"},{"RTWName":"<S594>/U_3","SIDString":"nucleo_g431re_ihm07m1:8974:1605"},{"RTWName":"<S594>/U_4","SIDString":"nucleo_g431re_ihm07m1:8974:1606"},{"RTWName":"<S594>/U_5","SIDString":"nucleo_g431re_ihm07m1:8974:1607"},{"RTWName":"<S594>/U_6","SIDString":"nucleo_g431re_ihm07m1:8974:1608"},{"RTWName":"<S596>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1388:990"},{"RTWName":"<S596>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1388:993"},{"RTWName":"<S596>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1388:994"},{"RTWName":"<S596>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1388:995"},{"RTWName":"<S596>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1388:996"},{"RTWName":"<S596>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1388:997"},{"RTWName":"<S596>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1388:998"},{"RTWName":"<S596>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1388:1001"},{"RTWName":"<S596>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1388:999"},{"RTWName":"<S596>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1388:1000"},{"RTWName":"<S597>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1389:990"},{"RTWName":"<S597>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1389:993"},{"RTWName":"<S597>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1389:994"},{"RTWName":"<S597>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1389:995"},{"RTWName":"<S597>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1389:996"},{"RTWName":"<S597>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1389:997"},{"RTWName":"<S597>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1389:998"},{"RTWName":"<S597>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1389:1001"},{"RTWName":"<S597>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1389:999"},{"RTWName":"<S597>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1389:1000"},{"RTWName":"<S598>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1014"},{"RTWName":"<S598>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1017"},{"RTWName":"<S598>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1018"},{"RTWName":"<S598>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1019"},{"RTWName":"<S598>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1020"},{"RTWName":"<S598>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1021"},{"RTWName":"<S598>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1022"},{"RTWName":"<S598>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1025"},{"RTWName":"<S598>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1023"},{"RTWName":"<S598>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1390:1024"},{"RTWName":"<S599>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1014"},{"RTWName":"<S599>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1017"},{"RTWName":"<S599>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1018"},{"RTWName":"<S599>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1019"},{"RTWName":"<S599>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1020"},{"RTWName":"<S599>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1021"},{"RTWName":"<S599>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1022"},{"RTWName":"<S599>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1025"},{"RTWName":"<S599>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1023"},{"RTWName":"<S599>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1391:1024"},{"RTWName":"<S600>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1002"},{"RTWName":"<S600>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1005"},{"RTWName":"<S600>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1006"},{"RTWName":"<S600>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1007"},{"RTWName":"<S600>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1008"},{"RTWName":"<S600>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1009"},{"RTWName":"<S600>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1010"},{"RTWName":"<S600>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1013"},{"RTWName":"<S600>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1011"},{"RTWName":"<S600>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1392:1012"},{"RTWName":"<S601>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1002"},{"RTWName":"<S601>/Enable","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1005"},{"RTWName":"<S601>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1006"},{"RTWName":"<S601>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1007"},{"RTWName":"<S601>/Add6","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1008"},{"RTWName":"<S601>/Constant1","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1009"},{"RTWName":"<S601>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1010"},{"RTWName":"<S601>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1013"},{"RTWName":"<S601>/Mux1","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1011"},{"RTWName":"<S601>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1393:1012"},{"RTWName":"<S594>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1609"},{"RTWName":"<S4294967295>/Gain","SIDString":"nucleo_g431re_ihm07m1:8974:1630"},{"RTWName":"<S4294967295>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1394"},{"RTWName":"<S258>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1397"},{"RTWName":"<S258>/Add1","SIDString":"nucleo_g431re_ihm07m1:8974:1407"},{"RTWName":"<S258>/Add2","SIDString":"nucleo_g431re_ihm07m1:8974:1408"},{"RTWName":"<S258>/Add3","SIDString":"nucleo_g431re_ihm07m1:8974:1409"},{"RTWName":"<S258>/Demux1","SIDString":"nucleo_g431re_ihm07m1:8974:1410"},{"RTWName":"<S258>/Gain","SIDString":"nucleo_g431re_ihm07m1:8974:1551"},{"RTWName":"<S259>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1399"},{"RTWName":"<S259>/Add","SIDString":"nucleo_g431re_ihm07m1:8974:1400"},{"RTWName":"<S259>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1401"},{"RTWName":"<S259>/Demux2","SIDString":"nucleo_g431re_ihm07m1:8974:1402"},{"RTWName":"<S259>/Max","SIDString":"nucleo_g431re_ihm07m1:8974:1403"},{"RTWName":"<S259>/Min","SIDString":"nucleo_g431re_ihm07m1:8974:1404"},{"RTWName":"<S259>/one_by_two","SIDString":"nucleo_g431re_ihm07m1:8974:1405"},{"RTWName":"<S259>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1406"},{"RTWName":"<S258>/Mux2","SIDString":"nucleo_g431re_ihm07m1:8974:1411"},{"RTWName":"<S258>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1412"},{"RTWName":"<S4294967295>/U","SIDString":"nucleo_g431re_ihm07m1:8974:1414"},{"RTWName":"<S4294967295>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1415"},{"RTWName":"<S256>/modWave","SIDString":"nucleo_g431re_ihm07m1:8974:1416"},{"RTWName":"<S63>/Vc","SIDString":"nucleo_g431re_ihm07m1:8974:1644"},{"RTWName":"<S257>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1194"},{"RTWName":"<S257>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1195"},{"RTWName":"<S257>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1196"},{"RTWName":"<S4294967295>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1198"},{"RTWName":"<S4294967295>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1199"},{"RTWName":"<S4294967295>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1200"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8974:1201"},{"RTWName":"<S4294967295>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1202"},{"RTWName":"<S260>/In1","SIDString":"nucleo_g431re_ihm07m1:8974:1204"},{"RTWName":"<S260>/In2","SIDString":"nucleo_g431re_ihm07m1:8974:1205"},{"RTWName":"<S260>/In3","SIDString":"nucleo_g431re_ihm07m1:8974:1558"},{"RTWName":"<S261>/alpha","SIDString":"nucleo_g431re_ihm07m1:8974:1632:272"},{"RTWName":"<S261>/beta","SIDString":"nucleo_g431re_ihm07m1:8974:1632:585"},{"RTWName":"<S4294967295>/alpha","SIDString":"nucleo_g431re_ihm07m1:8974:1632:534"},{"RTWName":"<S4294967295>/Demux","SIDString":"nucleo_g431re_ihm07m1:8974:1632:540"},{"RTWName":"<S4294967295>/Gain","SIDString":"nucleo_g431re_ihm07m1:8974:1632:543"},{"RTWName":"<S4294967295>/Gain1","SIDString":"nucleo_g431re_ihm07m1:8974:1632:544"},{"RTWName":"<S4294967295>/Kabc","SIDString":"nucleo_g431re_ihm07m1:8974:1632:581"},{"RTWName":"<S4294967295>/Kc","SIDString":"nucleo_g431re_ihm07m1:8974:1632:571"},{"RTWName":"<S4294967295>/Mux","SIDString":"nucleo_g431re_ihm07m1:8974:1632:541"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:8974:1632:542"},{"RTWName":"<S4294967295>/Sum1","SIDString":"nucleo_g431re_ihm07m1:8974:1632:545"},{"RTWName":"<S4294967295>/Sum2","SIDString":"nucleo_g431re_ihm07m1:8974:1632:546"},{"RTWName":"<S4294967295>/a","SIDString":"nucleo_g431re_ihm07m1:8974:1632:536"},{"RTWName":"<S262>/alpha","SIDString":"nucleo_g431re_ihm07m1:8974:1632:507"},{"RTWName":"<S262>/beta","SIDString":"nucleo_g431re_ihm07m1:8974:1632:508"},{"RTWName":"<S262>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:8974:1632:500"},{"RTWName":"<S262>/Ka","SIDString":"nucleo_g431re_ihm07m1:8974:1632:565"},{"RTWName":"<S262>/Kb","SIDString":"nucleo_g431re_ihm07m1:8974:1632:566"},{"RTWName":"<S262>/Kc","SIDString":"nucleo_g431re_ihm07m1:8974:1632:567"},{"RTWName":"<S262>/add_b","SIDString":"nucleo_g431re_ihm07m1:8974:1632:490"},{"RTWName":"<S262>/add_c","SIDString":"nucleo_g431re_ihm07m1:8974:1632:499"},{"RTWName":"<S262>/one_by_two","SIDString":"nucleo_g431re_ihm07m1:8974:1632:493"},{"RTWName":"<S262>/sqrt3_by_two","SIDString":"nucleo_g431re_ihm07m1:8974:1632:492"},{"RTWName":"<S262>/a","SIDString":"nucleo_g431re_ihm07m1:8974:1632:509"},{"RTWName":"<S262>/b","SIDString":"nucleo_g431re_ihm07m1:8974:1632:510"},{"RTWName":"<S262>/c","SIDString":"nucleo_g431re_ihm07m1:8974:1632:511"},{"RTWName":"<S261>/a","SIDString":"nucleo_g431re_ihm07m1:8974:1632:288"},{"RTWName":"<S261>/b","SIDString":"nucleo_g431re_ihm07m1:8974:1632:586"},{"RTWName":"<S261>/c","SIDString":"nucleo_g431re_ihm07m1:8974:1632:587"},{"RTWName":"<S260>/Mux","SIDString":"nucleo_g431re_ihm07m1:8974:1207"},{"RTWName":"<S260>/Terminator","SIDString":"nucleo_g431re_ihm07m1:8974:1559"},{"RTWName":"<S260>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1208"},{"RTWName":"<S257>/Out1","SIDString":"nucleo_g431re_ihm07m1:8974:1209"},{"RTWName":"<S63>/Va0","SIDString":"nucleo_g431re_ihm07m1:8974:835"},{"RTWName":"<S63>/Vb0","SIDString":"nucleo_g431re_ihm07m1:8974:836"},{"RTWName":"<S63>/Vc0","SIDString":"nucleo_g431re_ihm07m1:8974:837"},{"RTWName":"<S19>/Switch","SIDString":"nucleo_g431re_ihm07m1:8975"},{"RTWName":"<S19>/Unit Delay1","SIDString":"nucleo_g431re_ihm07m1:8976"},{"RTWName":"<S19>/Unit Delay2","SIDString":"nucleo_g431re_ihm07m1:8977"},{"RTWName":"<S19>/Unit Delay3","SIDString":"nucleo_g431re_ihm07m1:8978"},{"RTWName":"<S19>/Unit Delay4","SIDString":"nucleo_g431re_ihm07m1:8979"},{"RTWName":"<S19>/Va0","SIDString":"nucleo_g431re_ihm07m1:8980"},{"RTWName":"<S19>/Vb0","SIDString":"nucleo_g431re_ihm07m1:8981"},{"RTWName":"<S19>/Ta","SIDString":"nucleo_g431re_ihm07m1:8982"},{"RTWName":"<S19>/Tb","SIDString":"nucleo_g431re_ihm07m1:8983"},{"RTWName":"<S19>/Tc","SIDString":"nucleo_g431re_ihm07m1:8984"},{"RTWName":"<S19>/Ia_Ib_ADC_count\nor\nVdId\nor\nVqIq\nor\nVaVb","SIDString":"nucleo_g431re_ihm07m1:8985"},{"RTWName":"<S19>/VaIaVbIb","SIDString":"nucleo_g431re_ihm07m1:8986"},{"RTWName":"<S19>/Speed","SIDString":"nucleo_g431re_ihm07m1:8987"},{"RTWName":"<S19>/Theta","SIDString":"nucleo_g431re_ihm07m1:8988"},{"RTWName":"<S7>/Mux","SIDString":"nucleo_g431re_ihm07m1:8989"},{"RTWName":"<S7>/TestNum1","SIDString":"nucleo_g431re_ihm07m1:8999"},{"RTWName":"<S20>/Vabc","SIDString":"nucleo_g431re_ihm07m1:9001"},{"RTWName":"<S20>/Data Type Conversion4","SIDString":"nucleo_g431re_ihm07m1:9565"},{"RTWName":"<S20>/Demux","SIDString":"nucleo_g431re_ihm07m1:9004"},{"RTWName":"<S20>/Gain","SIDString":"nucleo_g431re_ihm07m1:9986"},{"RTWName":"<S20>/count_to_PU","SIDString":"nucleo_g431re_ihm07m1:9566"},{"RTWName":"<S20>/Vao","SIDString":"nucleo_g431re_ihm07m1:9006"},{"RTWName":"<S20>/Vbo","SIDString":"nucleo_g431re_ihm07m1:9007"},{"RTWName":"<S20>/Vco","SIDString":"nucleo_g431re_ihm07m1:9008"},{"RTWName":"<S20>/Vdc","SIDString":"nucleo_g431re_ihm07m1:9009"},{"RTWName":"<S7>/Ta/Tb/Tc","SIDString":"nucleo_g431re_ihm07m1:9985"},{"RTWName":"<S7>/Ia_Ib_ADC_count\nor\nVdId\nor\nVqIq\nor\nVaVb","SIDString":"nucleo_g431re_ihm07m1:9013"},{"RTWName":"<S7>/VaIaVbIb","SIDString":"nucleo_g431re_ihm07m1:9014"},{"RTWName":"<S7>/Speed","SIDString":"nucleo_g431re_ihm07m1:9015"},{"RTWName":"<S7>/Theta","SIDString":"nucleo_g431re_ihm07m1:9016"},{"RTWName":"<S7>/Vdc","SIDString":"nucleo_g431re_ihm07m1:9017"},{"RTWName":"<S1>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:9019"},{"RTWName":"<S8>/In1","SIDString":"nucleo_g431re_ihm07m1:9021"},{"RTWName":"<S8>/DRV8305 Reset","SIDString":"nucleo_g431re_ihm07m1:9022"},{"RTWName":"<S8>/DRV8305 Set","SIDString":"nucleo_g431re_ihm07m1:9023"},{"RTWName":"<S263>/Pin 10","SIDString":"nucleo_g431re_ihm07m1:9936:341"},{"RTWName":"<S263>/Pin 11","SIDString":"nucleo_g431re_ihm07m1:9936:550"},{"RTWName":"<S263>/Pin 12","SIDString":"nucleo_g431re_ihm07m1:9936:551"},{"RTWName":"<S264>/Pin 10","SIDString":"nucleo_g431re_ihm07m1:9936:346"},{"RTWName":"<S264>/Pin 11","SIDString":"nucleo_g431re_ihm07m1:9936:548"},{"RTWName":"<S264>/Pin 12","SIDString":"nucleo_g431re_ihm07m1:9936:549"},{"RTWName":"<S265>/Pin 10","SIDString":"nucleo_g431re_ihm07m1:9936:351"},{"RTWName":"<S265>/Pin 11","SIDString":"nucleo_g431re_ihm07m1:9936:546"},{"RTWName":"<S265>/Pin 12","SIDString":"nucleo_g431re_ihm07m1:9936:547"},{"RTWName":"<S265>/Digital Port Write","SIDString":"nucleo_g431re_ihm07m1:9936:355"},{"RTWName":"<S4294967295>/Pin 1","SIDString":"nucleo_g431re_ihm07m1:9936:357"},{"RTWName":"<S4294967295>/Pin 2","SIDString":"nucleo_g431re_ihm07m1:9936:358"},{"RTWName":"<S4294967295>/Pin 3","SIDString":"nucleo_g431re_ihm07m1:9936:359"},{"RTWName":"<S4294967295>/Pin 0","SIDString":"nucleo_g431re_ihm07m1:9936:360"},{"RTWName":"<S4294967295>/Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9936:545"},{"RTWName":"<S4294967295>/Pin 10","SIDString":"nucleo_g431re_ihm07m1:9936:361"},{"RTWName":"<S4294967295>/Pin 11","SIDString":"nucleo_g431re_ihm07m1:9936:362"},{"RTWName":"<S4294967295>/Pin 12","SIDString":"nucleo_g431re_ihm07m1:9936:363"},{"RTWName":"<S4294967295>/Pin 13","SIDString":"nucleo_g431re_ihm07m1:9936:364"},{"RTWName":"<S4294967295>/Pin 14","SIDString":"nucleo_g431re_ihm07m1:9936:365"},{"RTWName":"<S4294967295>/Pin 15","SIDString":"nucleo_g431re_ihm07m1:9936:366"},{"RTWName":"<S4294967295>/Pin 4","SIDString":"nucleo_g431re_ihm07m1:9936:367"},{"RTWName":"<S4294967295>/Pin 5","SIDString":"nucleo_g431re_ihm07m1:9936:368"},{"RTWName":"<S4294967295>/Pin 6","SIDString":"nucleo_g431re_ihm07m1:9936:369"},{"RTWName":"<S4294967295>/Pin 7","SIDString":"nucleo_g431re_ihm07m1:9936:370"},{"RTWName":"<S4294967295>/Pin 8","SIDString":"nucleo_g431re_ihm07m1:9936:371"},{"RTWName":"<S4294967295>/Pin 9","SIDString":"nucleo_g431re_ihm07m1:9936:372"},{"RTWName":"<S612>/Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9936:375"},{"RTWName":"<S612>/Pin 0","SIDString":"nucleo_g431re_ihm07m1:9936:376"},{"RTWName":"<S612>/Pin 1","SIDString":"nucleo_g431re_ihm07m1:9936:377"},{"RTWName":"<S612>/Pin 2","SIDString":"nucleo_g431re_ihm07m1:9936:378"},{"RTWName":"<S612>/Pin 3","SIDString":"nucleo_g431re_ihm07m1:9936:379"},{"RTWName":"<S612>/Pin 4","SIDString":"nucleo_g431re_ihm07m1:9936:380"},{"RTWName":"<S612>/Pin 5","SIDString":"nucleo_g431re_ihm07m1:9936:381"},{"RTWName":"<S612>/Pin 6","SIDString":"nucleo_g431re_ihm07m1:9936:382"},{"RTWName":"<S612>/Pin 7","SIDString":"nucleo_g431re_ihm07m1:9936:383"},{"RTWName":"<S612>/Pin 8","SIDString":"nucleo_g431re_ihm07m1:9936:384"},{"RTWName":"<S612>/Pin 9","SIDString":"nucleo_g431re_ihm07m1:9936:385"},{"RTWName":"<S612>/Pin 10","SIDString":"nucleo_g431re_ihm07m1:9936:386"},{"RTWName":"<S612>/Pin 11","SIDString":"nucleo_g431re_ihm07m1:9936:387"},{"RTWName":"<S612>/Pin 12","SIDString":"nucleo_g431re_ihm07m1:9936:388"},{"RTWName":"<S612>/Pin 13","SIDString":"nucleo_g431re_ihm07m1:9936:389"},{"RTWName":"<S612>/Pin 14","SIDString":"nucleo_g431re_ihm07m1:9936:390"},{"RTWName":"<S612>/Pin 15","SIDString":"nucleo_g431re_ihm07m1:9936:391"},{"RTWName":"<S612>/ConstValid","SIDString":"nucleo_g431re_ihm07m1:9936:392"},{"RTWName":"<S612>/ConstValid1","SIDString":"nucleo_g431re_ihm07m1:9936:393"},{"RTWName":"<S612>/ConstValid10","SIDString":"nucleo_g431re_ihm07m1:9936:394"},{"RTWName":"<S612>/ConstValid11","SIDString":"nucleo_g431re_ihm07m1:9936:395"},{"RTWName":"<S612>/ConstValid12","SIDString":"nucleo_g431re_ihm07m1:9936:396"},{"RTWName":"<S612>/ConstValid13","SIDString":"nucleo_g431re_ihm07m1:9936:397"},{"RTWName":"<S612>/ConstValid14","SIDString":"nucleo_g431re_ihm07m1:9936:398"},{"RTWName":"<S612>/ConstValid15","SIDString":"nucleo_g431re_ihm07m1:9936:399"},{"RTWName":"<S612>/ConstValid16","SIDString":"nucleo_g431re_ihm07m1:9936:400"},{"RTWName":"<S612>/ConstValid2","SIDString":"nucleo_g431re_ihm07m1:9936:401"},{"RTWName":"<S612>/ConstValid3","SIDString":"nucleo_g431re_ihm07m1:9936:402"},{"RTWName":"<S612>/ConstValid4","SIDString":"nucleo_g431re_ihm07m1:9936:403"},{"RTWName":"<S612>/ConstValid5","SIDString":"nucleo_g431re_ihm07m1:9936:404"},{"RTWName":"<S612>/ConstValid6","SIDString":"nucleo_g431re_ihm07m1:9936:405"},{"RTWName":"<S612>/ConstValid7","SIDString":"nucleo_g431re_ihm07m1:9936:406"},{"RTWName":"<S612>/ConstValid8","SIDString":"nucleo_g431re_ihm07m1:9936:407"},{"RTWName":"<S612>/ConstValid9","SIDString":"nucleo_g431re_ihm07m1:9936:408"},{"RTWName":"<S612>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9936:409"},{"RTWName":"<S612>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:410"},{"RTWName":"<S612>/Data Type Conversion10","SIDString":"nucleo_g431re_ihm07m1:9936:411"},{"RTWName":"<S612>/Data Type Conversion11","SIDString":"nucleo_g431re_ihm07m1:9936:412"},{"RTWName":"<S612>/Data Type Conversion12","SIDString":"nucleo_g431re_ihm07m1:9936:413"},{"RTWName":"<S612>/Data Type Conversion13","SIDString":"nucleo_g431re_ihm07m1:9936:414"},{"RTWName":"<S612>/Data Type Conversion14","SIDString":"nucleo_g431re_ihm07m1:9936:415"},{"RTWName":"<S612>/Data Type Conversion15","SIDString":"nucleo_g431re_ihm07m1:9936:416"},{"RTWName":"<S612>/Data Type Conversion16","SIDString":"nucleo_g431re_ihm07m1:9936:417"},{"RTWName":"<S612>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:418"},{"RTWName":"<S612>/Data Type Conversion3","SIDString":"nucleo_g431re_ihm07m1:9936:419"},{"RTWName":"<S612>/Data Type Conversion4","SIDString":"nucleo_g431re_ihm07m1:9936:420"},{"RTWName":"<S612>/Data Type Conversion5","SIDString":"nucleo_g431re_ihm07m1:9936:421"},{"RTWName":"<S612>/Data Type Conversion6","SIDString":"nucleo_g431re_ihm07m1:9936:422"},{"RTWName":"<S612>/Data Type Conversion7","SIDString":"nucleo_g431re_ihm07m1:9936:423"},{"RTWName":"<S612>/Data Type Conversion8","SIDString":"nucleo_g431re_ihm07m1:9936:424"},{"RTWName":"<S612>/Data Type Conversion9","SIDString":"nucleo_g431re_ihm07m1:9936:425"},{"RTWName":"<S612>/GroundDone","SIDString":"nucleo_g431re_ihm07m1:9936:426"},{"RTWName":"<S612>/GroundDone1","SIDString":"nucleo_g431re_ihm07m1:9936:427"},{"RTWName":"<S612>/GroundDone10","SIDString":"nucleo_g431re_ihm07m1:9936:428"},{"RTWName":"<S612>/GroundDone11","SIDString":"nucleo_g431re_ihm07m1:9936:429"},{"RTWName":"<S612>/GroundDone12","SIDString":"nucleo_g431re_ihm07m1:9936:430"},{"RTWName":"<S612>/GroundDone13","SIDString":"nucleo_g431re_ihm07m1:9936:431"},{"RTWName":"<S612>/GroundDone14","SIDString":"nucleo_g431re_ihm07m1:9936:432"},{"RTWName":"<S612>/GroundDone15","SIDString":"nucleo_g431re_ihm07m1:9936:433"},{"RTWName":"<S612>/GroundDone16","SIDString":"nucleo_g431re_ihm07m1:9936:434"},{"RTWName":"<S612>/GroundDone2","SIDString":"nucleo_g431re_ihm07m1:9936:435"},{"RTWName":"<S612>/GroundDone3","SIDString":"nucleo_g431re_ihm07m1:9936:436"},{"RTWName":"<S612>/GroundDone4","SIDString":"nucleo_g431re_ihm07m1:9936:437"},{"RTWName":"<S612>/GroundDone5","SIDString":"nucleo_g431re_ihm07m1:9936:438"},{"RTWName":"<S612>/GroundDone6","SIDString":"nucleo_g431re_ihm07m1:9936:439"},{"RTWName":"<S612>/GroundDone7","SIDString":"nucleo_g431re_ihm07m1:9936:440"},{"RTWName":"<S612>/GroundDone8","SIDString":"nucleo_g431re_ihm07m1:9936:441"},{"RTWName":"<S612>/GroundDone9","SIDString":"nucleo_g431re_ihm07m1:9936:442"},{"RTWName":"<S613>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:443:244"},{"RTWName":"<S613>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:443:246"},{"RTWName":"<S613>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:443:245"},{"RTWName":"<S613>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:443:271"},{"RTWName":"<S613>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:443:358"},{"RTWName":"<S613>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:443:339"},{"RTWName":"<S613>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:443:340"},{"RTWName":"<S630>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:443:279"},{"RTWName":"<S630>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:443:280"},{"RTWName":"<S632>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:443:275"},{"RTWName":"<S632>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:443:360"},{"RTWName":"<S632>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:443:363"},{"RTWName":"<S632>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:443:355"},{"RTWName":"<S633>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:443:283"},{"RTWName":"<S633>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:443:284"},{"RTWName":"<S633>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:443:342"},{"RTWName":"<S633>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:443:343"},{"RTWName":"<S633>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:443:344"},{"RTWName":"<S633>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:443:345"},{"RTWName":"<S633>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:443:346"},{"RTWName":"<S633>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:443:365"},{"RTWName":"<S633>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:443:347"},{"RTWName":"<S633>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:443:364"},{"RTWName":"<S633>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:443:348"},{"RTWName":"<S633>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:443:349"},{"RTWName":"<S633>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:443:350"},{"RTWName":"<S633>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:443:351"},{"RTWName":"<S633>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:443:352"},{"RTWName":"<S633>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:443:285"},{"RTWName":"<S633>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:443:361"},{"RTWName":"<S630>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:443:281"},{"RTWName":"<S630>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:443:362"},{"RTWName":"<S631>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:443:249"},{"RTWName":"<S634>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:443:251"},{"RTWName":"<S634>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:443:253"},{"RTWName":"<S635>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:443:256"},{"RTWName":"<S635>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:443:257"},{"RTWName":"<S635>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:443:258"},{"RTWName":"<S635>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:443:259"},{"RTWName":"<S635>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:443:260"},{"RTWName":"<S631>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:443:261"},{"RTWName":"<S631>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:443:262"},{"RTWName":"<S613>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:443:264"},{"RTWName":"<S613>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:443:338"},{"RTWName":"<S613>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:443:270"},{"RTWName":"<S613>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:443:267"},{"RTWName":"<S613>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:443:272"},{"RTWName":"<S614>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:444:244"},{"RTWName":"<S614>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:444:246"},{"RTWName":"<S614>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:444:245"},{"RTWName":"<S614>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:444:271"},{"RTWName":"<S614>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:444:358"},{"RTWName":"<S614>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:444:339"},{"RTWName":"<S614>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:444:340"},{"RTWName":"<S636>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:444:279"},{"RTWName":"<S636>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:444:280"},{"RTWName":"<S638>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:444:275"},{"RTWName":"<S638>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:444:360"},{"RTWName":"<S638>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:444:363"},{"RTWName":"<S638>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:444:355"},{"RTWName":"<S639>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:444:283"},{"RTWName":"<S639>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:444:284"},{"RTWName":"<S639>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:444:342"},{"RTWName":"<S639>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:444:343"},{"RTWName":"<S639>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:444:344"},{"RTWName":"<S639>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:444:345"},{"RTWName":"<S639>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:444:346"},{"RTWName":"<S639>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:444:365"},{"RTWName":"<S639>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:444:347"},{"RTWName":"<S639>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:444:364"},{"RTWName":"<S639>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:444:348"},{"RTWName":"<S639>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:444:349"},{"RTWName":"<S639>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:444:350"},{"RTWName":"<S639>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:444:351"},{"RTWName":"<S639>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:444:352"},{"RTWName":"<S639>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:444:285"},{"RTWName":"<S639>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:444:361"},{"RTWName":"<S636>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:444:281"},{"RTWName":"<S636>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:444:362"},{"RTWName":"<S637>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:444:249"},{"RTWName":"<S640>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:444:251"},{"RTWName":"<S640>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:444:253"},{"RTWName":"<S641>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:444:256"},{"RTWName":"<S641>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:444:257"},{"RTWName":"<S641>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:444:258"},{"RTWName":"<S641>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:444:259"},{"RTWName":"<S641>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:444:260"},{"RTWName":"<S637>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:444:261"},{"RTWName":"<S637>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:444:262"},{"RTWName":"<S614>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:444:264"},{"RTWName":"<S614>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:444:338"},{"RTWName":"<S614>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:444:270"},{"RTWName":"<S614>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:444:267"},{"RTWName":"<S614>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:444:272"},{"RTWName":"<S615>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:445:244"},{"RTWName":"<S615>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:445:246"},{"RTWName":"<S615>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:445:245"},{"RTWName":"<S615>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:445:271"},{"RTWName":"<S615>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:445:358"},{"RTWName":"<S615>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:445:339"},{"RTWName":"<S615>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:445:340"},{"RTWName":"<S642>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:445:279"},{"RTWName":"<S642>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:445:280"},{"RTWName":"<S644>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:445:275"},{"RTWName":"<S644>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:445:360"},{"RTWName":"<S644>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:445:363"},{"RTWName":"<S644>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:445:355"},{"RTWName":"<S645>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:445:283"},{"RTWName":"<S645>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:445:284"},{"RTWName":"<S645>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:445:342"},{"RTWName":"<S645>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:445:343"},{"RTWName":"<S645>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:445:344"},{"RTWName":"<S645>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:445:345"},{"RTWName":"<S645>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:445:346"},{"RTWName":"<S645>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:445:365"},{"RTWName":"<S645>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:445:347"},{"RTWName":"<S645>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:445:364"},{"RTWName":"<S645>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:445:348"},{"RTWName":"<S645>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:445:349"},{"RTWName":"<S645>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:445:350"},{"RTWName":"<S645>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:445:351"},{"RTWName":"<S645>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:445:352"},{"RTWName":"<S645>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:445:285"},{"RTWName":"<S645>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:445:361"},{"RTWName":"<S642>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:445:281"},{"RTWName":"<S642>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:445:362"},{"RTWName":"<S643>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:445:249"},{"RTWName":"<S646>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:445:251"},{"RTWName":"<S646>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:445:253"},{"RTWName":"<S647>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:445:256"},{"RTWName":"<S647>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:445:257"},{"RTWName":"<S647>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:445:258"},{"RTWName":"<S647>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:445:259"},{"RTWName":"<S647>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:445:260"},{"RTWName":"<S643>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:445:261"},{"RTWName":"<S643>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:445:262"},{"RTWName":"<S615>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:445:264"},{"RTWName":"<S615>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:445:338"},{"RTWName":"<S615>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:445:270"},{"RTWName":"<S615>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:445:267"},{"RTWName":"<S615>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:445:272"},{"RTWName":"<S616>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:446:244"},{"RTWName":"<S616>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:446:246"},{"RTWName":"<S616>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:446:245"},{"RTWName":"<S616>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:446:271"},{"RTWName":"<S616>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:446:358"},{"RTWName":"<S616>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:446:339"},{"RTWName":"<S616>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:446:340"},{"RTWName":"<S648>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:446:279"},{"RTWName":"<S648>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:446:280"},{"RTWName":"<S650>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:446:275"},{"RTWName":"<S650>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:446:360"},{"RTWName":"<S650>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:446:363"},{"RTWName":"<S650>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:446:355"},{"RTWName":"<S651>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:446:283"},{"RTWName":"<S651>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:446:284"},{"RTWName":"<S651>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:446:342"},{"RTWName":"<S651>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:446:343"},{"RTWName":"<S651>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:446:344"},{"RTWName":"<S651>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:446:345"},{"RTWName":"<S651>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:446:346"},{"RTWName":"<S651>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:446:365"},{"RTWName":"<S651>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:446:347"},{"RTWName":"<S651>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:446:364"},{"RTWName":"<S651>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:446:348"},{"RTWName":"<S651>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:446:349"},{"RTWName":"<S651>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:446:350"},{"RTWName":"<S651>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:446:351"},{"RTWName":"<S651>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:446:352"},{"RTWName":"<S651>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:446:285"},{"RTWName":"<S651>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:446:361"},{"RTWName":"<S648>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:446:281"},{"RTWName":"<S648>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:446:362"},{"RTWName":"<S649>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:446:249"},{"RTWName":"<S652>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:446:251"},{"RTWName":"<S652>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:446:253"},{"RTWName":"<S653>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:446:256"},{"RTWName":"<S653>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:446:257"},{"RTWName":"<S653>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:446:258"},{"RTWName":"<S653>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:446:259"},{"RTWName":"<S653>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:446:260"},{"RTWName":"<S649>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:446:261"},{"RTWName":"<S649>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:446:262"},{"RTWName":"<S616>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:446:264"},{"RTWName":"<S616>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:446:338"},{"RTWName":"<S616>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:446:270"},{"RTWName":"<S616>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:446:267"},{"RTWName":"<S616>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:446:272"},{"RTWName":"<S617>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:447:244"},{"RTWName":"<S617>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:447:246"},{"RTWName":"<S617>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:447:245"},{"RTWName":"<S617>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:447:271"},{"RTWName":"<S617>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:447:358"},{"RTWName":"<S617>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:447:339"},{"RTWName":"<S617>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:447:340"},{"RTWName":"<S654>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:447:279"},{"RTWName":"<S654>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:447:280"},{"RTWName":"<S656>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:447:275"},{"RTWName":"<S656>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:447:360"},{"RTWName":"<S656>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:447:363"},{"RTWName":"<S656>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:447:355"},{"RTWName":"<S657>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:447:283"},{"RTWName":"<S657>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:447:284"},{"RTWName":"<S657>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:447:342"},{"RTWName":"<S657>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:447:343"},{"RTWName":"<S657>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:447:344"},{"RTWName":"<S657>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:447:345"},{"RTWName":"<S657>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:447:346"},{"RTWName":"<S657>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:447:365"},{"RTWName":"<S657>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:447:347"},{"RTWName":"<S657>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:447:364"},{"RTWName":"<S657>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:447:348"},{"RTWName":"<S657>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:447:349"},{"RTWName":"<S657>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:447:350"},{"RTWName":"<S657>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:447:351"},{"RTWName":"<S657>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:447:352"},{"RTWName":"<S657>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:447:285"},{"RTWName":"<S657>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:447:361"},{"RTWName":"<S654>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:447:281"},{"RTWName":"<S654>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:447:362"},{"RTWName":"<S655>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:447:249"},{"RTWName":"<S658>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:447:251"},{"RTWName":"<S658>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:447:253"},{"RTWName":"<S659>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:447:256"},{"RTWName":"<S659>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:447:257"},{"RTWName":"<S659>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:447:258"},{"RTWName":"<S659>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:447:259"},{"RTWName":"<S659>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:447:260"},{"RTWName":"<S655>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:447:261"},{"RTWName":"<S655>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:447:262"},{"RTWName":"<S617>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:447:264"},{"RTWName":"<S617>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:447:338"},{"RTWName":"<S617>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:447:270"},{"RTWName":"<S617>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:447:267"},{"RTWName":"<S617>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:447:272"},{"RTWName":"<S618>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:448:244"},{"RTWName":"<S618>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:448:246"},{"RTWName":"<S618>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:448:245"},{"RTWName":"<S618>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:448:271"},{"RTWName":"<S618>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:448:358"},{"RTWName":"<S618>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:448:339"},{"RTWName":"<S618>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:448:340"},{"RTWName":"<S660>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:448:279"},{"RTWName":"<S660>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:448:280"},{"RTWName":"<S662>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:448:275"},{"RTWName":"<S662>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:448:360"},{"RTWName":"<S662>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:448:363"},{"RTWName":"<S662>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:448:355"},{"RTWName":"<S663>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:448:283"},{"RTWName":"<S663>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:448:284"},{"RTWName":"<S663>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:448:342"},{"RTWName":"<S663>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:448:343"},{"RTWName":"<S663>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:448:344"},{"RTWName":"<S663>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:448:345"},{"RTWName":"<S663>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:448:346"},{"RTWName":"<S663>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:448:365"},{"RTWName":"<S663>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:448:347"},{"RTWName":"<S663>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:448:364"},{"RTWName":"<S663>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:448:348"},{"RTWName":"<S663>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:448:349"},{"RTWName":"<S663>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:448:350"},{"RTWName":"<S663>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:448:351"},{"RTWName":"<S663>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:448:352"},{"RTWName":"<S663>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:448:285"},{"RTWName":"<S663>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:448:361"},{"RTWName":"<S660>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:448:281"},{"RTWName":"<S660>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:448:362"},{"RTWName":"<S661>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:448:249"},{"RTWName":"<S664>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:448:251"},{"RTWName":"<S664>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:448:253"},{"RTWName":"<S665>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:448:256"},{"RTWName":"<S665>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:448:257"},{"RTWName":"<S665>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:448:258"},{"RTWName":"<S665>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:448:259"},{"RTWName":"<S665>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:448:260"},{"RTWName":"<S661>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:448:261"},{"RTWName":"<S661>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:448:262"},{"RTWName":"<S618>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:448:264"},{"RTWName":"<S618>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:448:338"},{"RTWName":"<S618>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:448:270"},{"RTWName":"<S618>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:448:267"},{"RTWName":"<S618>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:448:272"},{"RTWName":"<S619>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:449:244"},{"RTWName":"<S619>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:449:246"},{"RTWName":"<S619>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:449:245"},{"RTWName":"<S619>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:449:271"},{"RTWName":"<S619>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:449:358"},{"RTWName":"<S619>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:449:339"},{"RTWName":"<S619>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:449:340"},{"RTWName":"<S666>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:449:279"},{"RTWName":"<S666>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:449:280"},{"RTWName":"<S668>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:449:275"},{"RTWName":"<S668>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:449:360"},{"RTWName":"<S668>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:449:363"},{"RTWName":"<S668>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:449:355"},{"RTWName":"<S669>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:449:283"},{"RTWName":"<S669>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:449:284"},{"RTWName":"<S669>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:449:342"},{"RTWName":"<S669>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:449:343"},{"RTWName":"<S669>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:449:344"},{"RTWName":"<S669>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:449:345"},{"RTWName":"<S669>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:449:346"},{"RTWName":"<S669>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:449:365"},{"RTWName":"<S669>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:449:347"},{"RTWName":"<S669>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:449:364"},{"RTWName":"<S669>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:449:348"},{"RTWName":"<S669>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:449:349"},{"RTWName":"<S669>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:449:350"},{"RTWName":"<S669>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:449:351"},{"RTWName":"<S669>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:449:352"},{"RTWName":"<S669>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:449:285"},{"RTWName":"<S669>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:449:361"},{"RTWName":"<S666>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:449:281"},{"RTWName":"<S666>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:449:362"},{"RTWName":"<S667>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:449:249"},{"RTWName":"<S670>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:449:251"},{"RTWName":"<S670>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:449:253"},{"RTWName":"<S671>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:449:256"},{"RTWName":"<S671>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:449:257"},{"RTWName":"<S671>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:449:258"},{"RTWName":"<S671>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:449:259"},{"RTWName":"<S671>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:449:260"},{"RTWName":"<S667>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:449:261"},{"RTWName":"<S667>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:449:262"},{"RTWName":"<S619>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:449:264"},{"RTWName":"<S619>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:449:338"},{"RTWName":"<S619>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:449:270"},{"RTWName":"<S619>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:449:267"},{"RTWName":"<S619>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:449:272"},{"RTWName":"<S620>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:450:244"},{"RTWName":"<S620>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:450:246"},{"RTWName":"<S620>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:450:245"},{"RTWName":"<S620>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:450:271"},{"RTWName":"<S620>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:450:358"},{"RTWName":"<S620>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:450:339"},{"RTWName":"<S620>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:450:340"},{"RTWName":"<S672>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:450:279"},{"RTWName":"<S672>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:450:280"},{"RTWName":"<S674>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:450:275"},{"RTWName":"<S674>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:450:360"},{"RTWName":"<S674>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:450:363"},{"RTWName":"<S674>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:450:355"},{"RTWName":"<S675>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:450:283"},{"RTWName":"<S675>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:450:284"},{"RTWName":"<S675>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:450:342"},{"RTWName":"<S675>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:450:343"},{"RTWName":"<S675>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:450:344"},{"RTWName":"<S675>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:450:345"},{"RTWName":"<S675>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:450:346"},{"RTWName":"<S675>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:450:365"},{"RTWName":"<S675>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:450:347"},{"RTWName":"<S675>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:450:364"},{"RTWName":"<S675>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:450:348"},{"RTWName":"<S675>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:450:349"},{"RTWName":"<S675>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:450:350"},{"RTWName":"<S675>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:450:351"},{"RTWName":"<S675>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:450:352"},{"RTWName":"<S675>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:450:285"},{"RTWName":"<S675>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:450:361"},{"RTWName":"<S672>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:450:281"},{"RTWName":"<S672>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:450:362"},{"RTWName":"<S673>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:450:249"},{"RTWName":"<S676>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:450:251"},{"RTWName":"<S676>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:450:253"},{"RTWName":"<S677>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:450:256"},{"RTWName":"<S677>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:450:257"},{"RTWName":"<S677>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:450:258"},{"RTWName":"<S677>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:450:259"},{"RTWName":"<S677>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:450:260"},{"RTWName":"<S673>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:450:261"},{"RTWName":"<S673>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:450:262"},{"RTWName":"<S620>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:450:264"},{"RTWName":"<S620>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:450:338"},{"RTWName":"<S620>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:450:270"},{"RTWName":"<S620>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:450:267"},{"RTWName":"<S620>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:450:272"},{"RTWName":"<S621>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:451:244"},{"RTWName":"<S621>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:451:246"},{"RTWName":"<S621>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:451:245"},{"RTWName":"<S621>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:451:271"},{"RTWName":"<S621>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:451:358"},{"RTWName":"<S621>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:451:339"},{"RTWName":"<S621>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:451:340"},{"RTWName":"<S678>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:451:279"},{"RTWName":"<S678>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:451:280"},{"RTWName":"<S680>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:451:275"},{"RTWName":"<S680>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:451:360"},{"RTWName":"<S680>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:451:363"},{"RTWName":"<S680>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:451:355"},{"RTWName":"<S681>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:451:283"},{"RTWName":"<S681>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:451:284"},{"RTWName":"<S681>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:451:342"},{"RTWName":"<S681>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:451:343"},{"RTWName":"<S681>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:451:344"},{"RTWName":"<S681>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:451:345"},{"RTWName":"<S681>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:451:346"},{"RTWName":"<S681>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:451:365"},{"RTWName":"<S681>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:451:347"},{"RTWName":"<S681>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:451:364"},{"RTWName":"<S681>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:451:348"},{"RTWName":"<S681>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:451:349"},{"RTWName":"<S681>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:451:350"},{"RTWName":"<S681>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:451:351"},{"RTWName":"<S681>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:451:352"},{"RTWName":"<S681>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:451:285"},{"RTWName":"<S681>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:451:361"},{"RTWName":"<S678>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:451:281"},{"RTWName":"<S678>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:451:362"},{"RTWName":"<S679>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:451:249"},{"RTWName":"<S682>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:451:251"},{"RTWName":"<S682>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:451:253"},{"RTWName":"<S683>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:451:256"},{"RTWName":"<S683>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:451:257"},{"RTWName":"<S683>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:451:258"},{"RTWName":"<S683>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:451:259"},{"RTWName":"<S683>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:451:260"},{"RTWName":"<S679>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:451:261"},{"RTWName":"<S679>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:451:262"},{"RTWName":"<S621>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:451:264"},{"RTWName":"<S621>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:451:338"},{"RTWName":"<S621>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:451:270"},{"RTWName":"<S621>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:451:267"},{"RTWName":"<S621>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:451:272"},{"RTWName":"<S622>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:452:244"},{"RTWName":"<S622>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:452:246"},{"RTWName":"<S622>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:452:245"},{"RTWName":"<S622>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:452:271"},{"RTWName":"<S622>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:452:358"},{"RTWName":"<S622>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:452:339"},{"RTWName":"<S622>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:452:340"},{"RTWName":"<S684>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:452:279"},{"RTWName":"<S684>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:452:280"},{"RTWName":"<S686>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:452:275"},{"RTWName":"<S686>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:452:360"},{"RTWName":"<S686>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:452:363"},{"RTWName":"<S686>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:452:355"},{"RTWName":"<S687>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:452:283"},{"RTWName":"<S687>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:452:284"},{"RTWName":"<S687>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:452:342"},{"RTWName":"<S687>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:452:343"},{"RTWName":"<S687>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:452:344"},{"RTWName":"<S687>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:452:345"},{"RTWName":"<S687>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:452:346"},{"RTWName":"<S687>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:452:365"},{"RTWName":"<S687>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:452:347"},{"RTWName":"<S687>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:452:364"},{"RTWName":"<S687>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:452:348"},{"RTWName":"<S687>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:452:349"},{"RTWName":"<S687>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:452:350"},{"RTWName":"<S687>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:452:351"},{"RTWName":"<S687>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:452:352"},{"RTWName":"<S687>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:452:285"},{"RTWName":"<S687>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:452:361"},{"RTWName":"<S684>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:452:281"},{"RTWName":"<S684>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:452:362"},{"RTWName":"<S685>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:452:249"},{"RTWName":"<S688>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:452:251"},{"RTWName":"<S688>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:452:253"},{"RTWName":"<S689>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:452:256"},{"RTWName":"<S689>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:452:257"},{"RTWName":"<S689>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:452:258"},{"RTWName":"<S689>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:452:259"},{"RTWName":"<S689>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:452:260"},{"RTWName":"<S685>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:452:261"},{"RTWName":"<S685>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:452:262"},{"RTWName":"<S622>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:452:264"},{"RTWName":"<S622>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:452:338"},{"RTWName":"<S622>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:452:270"},{"RTWName":"<S622>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:452:267"},{"RTWName":"<S622>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:452:272"},{"RTWName":"<S623>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:453:244"},{"RTWName":"<S623>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:453:246"},{"RTWName":"<S623>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:453:245"},{"RTWName":"<S623>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:453:271"},{"RTWName":"<S623>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:453:358"},{"RTWName":"<S623>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:453:339"},{"RTWName":"<S623>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:453:340"},{"RTWName":"<S690>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:453:279"},{"RTWName":"<S690>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:453:280"},{"RTWName":"<S692>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:453:275"},{"RTWName":"<S692>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:453:360"},{"RTWName":"<S692>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:453:363"},{"RTWName":"<S692>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:453:355"},{"RTWName":"<S693>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:453:283"},{"RTWName":"<S693>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:453:284"},{"RTWName":"<S693>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:453:342"},{"RTWName":"<S693>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:453:343"},{"RTWName":"<S693>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:453:344"},{"RTWName":"<S693>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:453:345"},{"RTWName":"<S693>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:453:346"},{"RTWName":"<S693>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:453:365"},{"RTWName":"<S693>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:453:347"},{"RTWName":"<S693>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:453:364"},{"RTWName":"<S693>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:453:348"},{"RTWName":"<S693>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:453:349"},{"RTWName":"<S693>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:453:350"},{"RTWName":"<S693>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:453:351"},{"RTWName":"<S693>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:453:352"},{"RTWName":"<S693>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:453:285"},{"RTWName":"<S693>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:453:361"},{"RTWName":"<S690>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:453:281"},{"RTWName":"<S690>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:453:362"},{"RTWName":"<S691>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:453:249"},{"RTWName":"<S694>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:453:251"},{"RTWName":"<S694>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:453:253"},{"RTWName":"<S695>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:453:256"},{"RTWName":"<S695>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:453:257"},{"RTWName":"<S695>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:453:258"},{"RTWName":"<S695>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:453:259"},{"RTWName":"<S695>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:453:260"},{"RTWName":"<S691>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:453:261"},{"RTWName":"<S691>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:453:262"},{"RTWName":"<S623>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:453:264"},{"RTWName":"<S623>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:453:338"},{"RTWName":"<S623>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:453:270"},{"RTWName":"<S623>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:453:267"},{"RTWName":"<S623>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:453:272"},{"RTWName":"<S624>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:454:244"},{"RTWName":"<S624>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:454:246"},{"RTWName":"<S624>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:454:245"},{"RTWName":"<S624>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:454:271"},{"RTWName":"<S624>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:454:358"},{"RTWName":"<S624>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:454:339"},{"RTWName":"<S624>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:454:340"},{"RTWName":"<S696>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:454:279"},{"RTWName":"<S696>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:454:280"},{"RTWName":"<S698>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:454:275"},{"RTWName":"<S698>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:454:360"},{"RTWName":"<S698>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:454:363"},{"RTWName":"<S698>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:454:355"},{"RTWName":"<S699>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:454:283"},{"RTWName":"<S699>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:454:284"},{"RTWName":"<S699>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:454:342"},{"RTWName":"<S699>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:454:343"},{"RTWName":"<S699>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:454:344"},{"RTWName":"<S699>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:454:345"},{"RTWName":"<S699>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:454:346"},{"RTWName":"<S699>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:454:365"},{"RTWName":"<S699>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:454:347"},{"RTWName":"<S699>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:454:364"},{"RTWName":"<S699>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:454:348"},{"RTWName":"<S699>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:454:349"},{"RTWName":"<S699>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:454:350"},{"RTWName":"<S699>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:454:351"},{"RTWName":"<S699>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:454:352"},{"RTWName":"<S699>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:454:285"},{"RTWName":"<S699>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:454:361"},{"RTWName":"<S696>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:454:281"},{"RTWName":"<S696>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:454:362"},{"RTWName":"<S697>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:454:249"},{"RTWName":"<S700>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:454:251"},{"RTWName":"<S700>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:454:253"},{"RTWName":"<S701>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:454:256"},{"RTWName":"<S701>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:454:257"},{"RTWName":"<S701>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:454:258"},{"RTWName":"<S701>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:454:259"},{"RTWName":"<S701>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:454:260"},{"RTWName":"<S697>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:454:261"},{"RTWName":"<S697>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:454:262"},{"RTWName":"<S624>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:454:264"},{"RTWName":"<S624>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:454:338"},{"RTWName":"<S624>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:454:270"},{"RTWName":"<S624>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:454:267"},{"RTWName":"<S624>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:454:272"},{"RTWName":"<S625>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:455:244"},{"RTWName":"<S625>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:455:246"},{"RTWName":"<S625>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:455:245"},{"RTWName":"<S625>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:455:271"},{"RTWName":"<S625>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:455:358"},{"RTWName":"<S625>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:455:339"},{"RTWName":"<S625>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:455:340"},{"RTWName":"<S702>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:455:279"},{"RTWName":"<S702>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:455:280"},{"RTWName":"<S704>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:455:275"},{"RTWName":"<S704>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:455:360"},{"RTWName":"<S704>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:455:363"},{"RTWName":"<S704>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:455:355"},{"RTWName":"<S705>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:455:283"},{"RTWName":"<S705>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:455:284"},{"RTWName":"<S705>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:455:342"},{"RTWName":"<S705>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:455:343"},{"RTWName":"<S705>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:455:344"},{"RTWName":"<S705>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:455:345"},{"RTWName":"<S705>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:455:346"},{"RTWName":"<S705>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:455:365"},{"RTWName":"<S705>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:455:347"},{"RTWName":"<S705>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:455:364"},{"RTWName":"<S705>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:455:348"},{"RTWName":"<S705>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:455:349"},{"RTWName":"<S705>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:455:350"},{"RTWName":"<S705>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:455:351"},{"RTWName":"<S705>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:455:352"},{"RTWName":"<S705>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:455:285"},{"RTWName":"<S705>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:455:361"},{"RTWName":"<S702>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:455:281"},{"RTWName":"<S702>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:455:362"},{"RTWName":"<S703>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:455:249"},{"RTWName":"<S706>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:455:251"},{"RTWName":"<S706>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:455:253"},{"RTWName":"<S707>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:455:256"},{"RTWName":"<S707>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:455:257"},{"RTWName":"<S707>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:455:258"},{"RTWName":"<S707>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:455:259"},{"RTWName":"<S707>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:455:260"},{"RTWName":"<S703>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:455:261"},{"RTWName":"<S703>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:455:262"},{"RTWName":"<S625>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:455:264"},{"RTWName":"<S625>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:455:338"},{"RTWName":"<S625>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:455:270"},{"RTWName":"<S625>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:455:267"},{"RTWName":"<S625>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:455:272"},{"RTWName":"<S626>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:456:244"},{"RTWName":"<S626>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:456:246"},{"RTWName":"<S626>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:456:245"},{"RTWName":"<S626>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:456:271"},{"RTWName":"<S626>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:456:358"},{"RTWName":"<S626>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:456:339"},{"RTWName":"<S626>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:456:340"},{"RTWName":"<S708>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:456:279"},{"RTWName":"<S708>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:456:280"},{"RTWName":"<S710>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:456:275"},{"RTWName":"<S710>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:456:360"},{"RTWName":"<S710>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:456:363"},{"RTWName":"<S710>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:456:355"},{"RTWName":"<S711>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:456:283"},{"RTWName":"<S711>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:456:284"},{"RTWName":"<S711>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:456:342"},{"RTWName":"<S711>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:456:343"},{"RTWName":"<S711>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:456:344"},{"RTWName":"<S711>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:456:345"},{"RTWName":"<S711>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:456:346"},{"RTWName":"<S711>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:456:365"},{"RTWName":"<S711>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:456:347"},{"RTWName":"<S711>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:456:364"},{"RTWName":"<S711>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:456:348"},{"RTWName":"<S711>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:456:349"},{"RTWName":"<S711>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:456:350"},{"RTWName":"<S711>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:456:351"},{"RTWName":"<S711>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:456:352"},{"RTWName":"<S711>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:456:285"},{"RTWName":"<S711>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:456:361"},{"RTWName":"<S708>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:456:281"},{"RTWName":"<S708>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:456:362"},{"RTWName":"<S709>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:456:249"},{"RTWName":"<S712>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:456:251"},{"RTWName":"<S712>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:456:253"},{"RTWName":"<S713>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:456:256"},{"RTWName":"<S713>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:456:257"},{"RTWName":"<S713>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:456:258"},{"RTWName":"<S713>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:456:259"},{"RTWName":"<S713>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:456:260"},{"RTWName":"<S709>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:456:261"},{"RTWName":"<S709>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:456:262"},{"RTWName":"<S626>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:456:264"},{"RTWName":"<S626>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:456:338"},{"RTWName":"<S626>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:456:270"},{"RTWName":"<S626>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:456:267"},{"RTWName":"<S626>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:456:272"},{"RTWName":"<S627>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:457:244"},{"RTWName":"<S627>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:457:246"},{"RTWName":"<S627>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:457:245"},{"RTWName":"<S627>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:457:271"},{"RTWName":"<S627>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:457:358"},{"RTWName":"<S627>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:457:339"},{"RTWName":"<S627>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:457:340"},{"RTWName":"<S714>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:457:279"},{"RTWName":"<S714>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:457:280"},{"RTWName":"<S716>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:457:275"},{"RTWName":"<S716>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:457:360"},{"RTWName":"<S716>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:457:363"},{"RTWName":"<S716>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:457:355"},{"RTWName":"<S717>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:457:283"},{"RTWName":"<S717>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:457:284"},{"RTWName":"<S717>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:457:342"},{"RTWName":"<S717>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:457:343"},{"RTWName":"<S717>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:457:344"},{"RTWName":"<S717>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:457:345"},{"RTWName":"<S717>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:457:346"},{"RTWName":"<S717>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:457:365"},{"RTWName":"<S717>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:457:347"},{"RTWName":"<S717>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:457:364"},{"RTWName":"<S717>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:457:348"},{"RTWName":"<S717>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:457:349"},{"RTWName":"<S717>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:457:350"},{"RTWName":"<S717>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:457:351"},{"RTWName":"<S717>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:457:352"},{"RTWName":"<S717>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:457:285"},{"RTWName":"<S717>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:457:361"},{"RTWName":"<S714>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:457:281"},{"RTWName":"<S714>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:457:362"},{"RTWName":"<S715>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:457:249"},{"RTWName":"<S718>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:457:251"},{"RTWName":"<S718>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:457:253"},{"RTWName":"<S719>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:457:256"},{"RTWName":"<S719>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:457:257"},{"RTWName":"<S719>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:457:258"},{"RTWName":"<S719>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:457:259"},{"RTWName":"<S719>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:457:260"},{"RTWName":"<S715>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:457:261"},{"RTWName":"<S715>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:457:262"},{"RTWName":"<S627>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:457:264"},{"RTWName":"<S627>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:457:338"},{"RTWName":"<S627>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:457:270"},{"RTWName":"<S627>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:457:267"},{"RTWName":"<S627>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:457:272"},{"RTWName":"<S628>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:458:244"},{"RTWName":"<S628>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:458:246"},{"RTWName":"<S628>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:458:245"},{"RTWName":"<S628>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:458:271"},{"RTWName":"<S628>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:458:358"},{"RTWName":"<S628>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:458:339"},{"RTWName":"<S628>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:458:340"},{"RTWName":"<S720>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:458:279"},{"RTWName":"<S720>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:458:280"},{"RTWName":"<S722>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:458:275"},{"RTWName":"<S722>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:458:360"},{"RTWName":"<S722>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:458:363"},{"RTWName":"<S722>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:458:355"},{"RTWName":"<S723>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:458:283"},{"RTWName":"<S723>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:458:284"},{"RTWName":"<S723>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:458:342"},{"RTWName":"<S723>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:458:343"},{"RTWName":"<S723>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:458:344"},{"RTWName":"<S723>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:458:345"},{"RTWName":"<S723>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:458:346"},{"RTWName":"<S723>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:458:365"},{"RTWName":"<S723>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:458:347"},{"RTWName":"<S723>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:458:364"},{"RTWName":"<S723>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:458:348"},{"RTWName":"<S723>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:458:349"},{"RTWName":"<S723>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:458:350"},{"RTWName":"<S723>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:458:351"},{"RTWName":"<S723>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:458:352"},{"RTWName":"<S723>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:458:285"},{"RTWName":"<S723>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:458:361"},{"RTWName":"<S720>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:458:281"},{"RTWName":"<S720>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:458:362"},{"RTWName":"<S721>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:458:249"},{"RTWName":"<S724>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:458:251"},{"RTWName":"<S724>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:458:253"},{"RTWName":"<S725>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:458:256"},{"RTWName":"<S725>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:458:257"},{"RTWName":"<S725>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:458:258"},{"RTWName":"<S725>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:458:259"},{"RTWName":"<S725>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:458:260"},{"RTWName":"<S721>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:458:261"},{"RTWName":"<S721>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:458:262"},{"RTWName":"<S628>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:458:264"},{"RTWName":"<S628>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:458:338"},{"RTWName":"<S628>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:458:270"},{"RTWName":"<S628>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:458:267"},{"RTWName":"<S628>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:458:272"},{"RTWName":"<S629>/Data","SIDString":"nucleo_g431re_ihm07m1:9936:459:244"},{"RTWName":"<S629>/Length","SIDString":"nucleo_g431re_ihm07m1:9936:459:246"},{"RTWName":"<S629>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:459:245"},{"RTWName":"<S629>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:459:271"},{"RTWName":"<S629>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9936:459:358"},{"RTWName":"<S629>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9936:459:339"},{"RTWName":"<S629>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9936:459:340"},{"RTWName":"<S726>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9936:459:279"},{"RTWName":"<S726>/Done ","SIDString":"nucleo_g431re_ihm07m1:9936:459:280"},{"RTWName":"<S728>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:459:275"},{"RTWName":"<S728>/Constant","SIDString":"nucleo_g431re_ihm07m1:9936:459:360"},{"RTWName":"<S728>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:459:363"},{"RTWName":"<S728>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:459:355"},{"RTWName":"<S729>/Valid","SIDString":"nucleo_g431re_ihm07m1:9936:459:283"},{"RTWName":"<S729>/Done","SIDString":"nucleo_g431re_ihm07m1:9936:459:284"},{"RTWName":"<S729>/AND","SIDString":"nucleo_g431re_ihm07m1:9936:459:342"},{"RTWName":"<S729>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9936:459:343"},{"RTWName":"<S729>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9936:459:344"},{"RTWName":"<S729>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9936:459:345"},{"RTWName":"<S729>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9936:459:346"},{"RTWName":"<S729>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9936:459:365"},{"RTWName":"<S729>/Delay","SIDString":"nucleo_g431re_ihm07m1:9936:459:347"},{"RTWName":"<S729>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9936:459:364"},{"RTWName":"<S729>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9936:459:348"},{"RTWName":"<S729>/Sum","SIDString":"nucleo_g431re_ihm07m1:9936:459:349"},{"RTWName":"<S729>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9936:459:350"},{"RTWName":"<S729>/Switch","SIDString":"nucleo_g431re_ihm07m1:9936:459:351"},{"RTWName":"<S729>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9936:459:352"},{"RTWName":"<S729>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:459:285"},{"RTWName":"<S729>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:459:361"},{"RTWName":"<S726>/Enable","SIDString":"nucleo_g431re_ihm07m1:9936:459:281"},{"RTWName":"<S726>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:459:362"},{"RTWName":"<S727>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:459:249"},{"RTWName":"<S730>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:459:251"},{"RTWName":"<S730>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:459:253"},{"RTWName":"<S731>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9936:459:256"},{"RTWName":"<S731>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9936:459:257"},{"RTWName":"<S731>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9936:459:258"},{"RTWName":"<S731>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:459:259"},{"RTWName":"<S731>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:459:260"},{"RTWName":"<S727>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9936:459:261"},{"RTWName":"<S727>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9936:459:262"},{"RTWName":"<S629>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9936:459:264"},{"RTWName":"<S629>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9936:459:338"},{"RTWName":"<S629>/Event","SIDString":"nucleo_g431re_ihm07m1:9936:459:270"},{"RTWName":"<S629>/Msg","SIDString":"nucleo_g431re_ihm07m1:9936:459:267"},{"RTWName":"<S629>/Ready","SIDString":"nucleo_g431re_ihm07m1:9936:459:272"},{"RTWName":"<S612>/TerminateEvent","SIDString":"nucleo_g431re_ihm07m1:9936:460"},{"RTWName":"<S612>/TerminateEvent1","SIDString":"nucleo_g431re_ihm07m1:9936:461"},{"RTWName":"<S612>/TerminateEvent10","SIDString":"nucleo_g431re_ihm07m1:9936:462"},{"RTWName":"<S612>/TerminateEvent11","SIDString":"nucleo_g431re_ihm07m1:9936:463"},{"RTWName":"<S612>/TerminateEvent12","SIDString":"nucleo_g431re_ihm07m1:9936:464"},{"RTWName":"<S612>/TerminateEvent13","SIDString":"nucleo_g431re_ihm07m1:9936:465"},{"RTWName":"<S612>/TerminateEvent14","SIDString":"nucleo_g431re_ihm07m1:9936:466"},{"RTWName":"<S612>/TerminateEvent15","SIDString":"nucleo_g431re_ihm07m1:9936:467"},{"RTWName":"<S612>/TerminateEvent16","SIDString":"nucleo_g431re_ihm07m1:9936:468"},{"RTWName":"<S612>/TerminateEvent2","SIDString":"nucleo_g431re_ihm07m1:9936:469"},{"RTWName":"<S612>/TerminateEvent3","SIDString":"nucleo_g431re_ihm07m1:9936:470"},{"RTWName":"<S612>/TerminateEvent4","SIDString":"nucleo_g431re_ihm07m1:9936:471"},{"RTWName":"<S612>/TerminateEvent5","SIDString":"nucleo_g431re_ihm07m1:9936:472"},{"RTWName":"<S612>/TerminateEvent6","SIDString":"nucleo_g431re_ihm07m1:9936:473"},{"RTWName":"<S612>/TerminateEvent7","SIDString":"nucleo_g431re_ihm07m1:9936:474"},{"RTWName":"<S612>/TerminateEvent8","SIDString":"nucleo_g431re_ihm07m1:9936:475"},{"RTWName":"<S612>/TerminateEvent9","SIDString":"nucleo_g431re_ihm07m1:9936:476"},{"RTWName":"<S612>/TerminateReady","SIDString":"nucleo_g431re_ihm07m1:9936:477"},{"RTWName":"<S612>/TerminateReady1","SIDString":"nucleo_g431re_ihm07m1:9936:478"},{"RTWName":"<S612>/TerminateReady10","SIDString":"nucleo_g431re_ihm07m1:9936:479"},{"RTWName":"<S612>/TerminateReady11","SIDString":"nucleo_g431re_ihm07m1:9936:480"},{"RTWName":"<S612>/TerminateReady12","SIDString":"nucleo_g431re_ihm07m1:9936:481"},{"RTWName":"<S612>/TerminateReady13","SIDString":"nucleo_g431re_ihm07m1:9936:482"},{"RTWName":"<S612>/TerminateReady14","SIDString":"nucleo_g431re_ihm07m1:9936:483"},{"RTWName":"<S612>/TerminateReady15","SIDString":"nucleo_g431re_ihm07m1:9936:484"},{"RTWName":"<S612>/TerminateReady16","SIDString":"nucleo_g431re_ihm07m1:9936:485"},{"RTWName":"<S612>/TerminateReady2","SIDString":"nucleo_g431re_ihm07m1:9936:486"},{"RTWName":"<S612>/TerminateReady3","SIDString":"nucleo_g431re_ihm07m1:9936:487"},{"RTWName":"<S612>/TerminateReady4","SIDString":"nucleo_g431re_ihm07m1:9936:488"},{"RTWName":"<S612>/TerminateReady5","SIDString":"nucleo_g431re_ihm07m1:9936:489"},{"RTWName":"<S612>/TerminateReady6","SIDString":"nucleo_g431re_ihm07m1:9936:490"},{"RTWName":"<S612>/TerminateReady7","SIDString":"nucleo_g431re_ihm07m1:9936:491"},{"RTWName":"<S612>/TerminateReady8","SIDString":"nucleo_g431re_ihm07m1:9936:492"},{"RTWName":"<S612>/TerminateReady9","SIDString":"nucleo_g431re_ihm07m1:9936:493"},{"RTWName":"<S612>/Width","SIDString":"nucleo_g431re_ihm07m1:9936:494"},{"RTWName":"<S612>/Width1","SIDString":"nucleo_g431re_ihm07m1:9936:495"},{"RTWName":"<S612>/Width10","SIDString":"nucleo_g431re_ihm07m1:9936:496"},{"RTWName":"<S612>/Width11","SIDString":"nucleo_g431re_ihm07m1:9936:497"},{"RTWName":"<S612>/Width12","SIDString":"nucleo_g431re_ihm07m1:9936:498"},{"RTWName":"<S612>/Width13","SIDString":"nucleo_g431re_ihm07m1:9936:499"},{"RTWName":"<S612>/Width14","SIDString":"nucleo_g431re_ihm07m1:9936:500"},{"RTWName":"<S612>/Width15","SIDString":"nucleo_g431re_ihm07m1:9936:501"},{"RTWName":"<S612>/Width16","SIDString":"nucleo_g431re_ihm07m1:9936:502"},{"RTWName":"<S612>/Width2","SIDString":"nucleo_g431re_ihm07m1:9936:503"},{"RTWName":"<S612>/Width3","SIDString":"nucleo_g431re_ihm07m1:9936:504"},{"RTWName":"<S612>/Width4","SIDString":"nucleo_g431re_ihm07m1:9936:505"},{"RTWName":"<S612>/Width5","SIDString":"nucleo_g431re_ihm07m1:9936:506"},{"RTWName":"<S612>/Width6","SIDString":"nucleo_g431re_ihm07m1:9936:507"},{"RTWName":"<S612>/Width7","SIDString":"nucleo_g431re_ihm07m1:9936:508"},{"RTWName":"<S612>/Width8","SIDString":"nucleo_g431re_ihm07m1:9936:509"},{"RTWName":"<S612>/Width9","SIDString":"nucleo_g431re_ihm07m1:9936:510"},{"RTWName":"<S612>/msg Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9936:511"},{"RTWName":"<S612>/msg Pin 0","SIDString":"nucleo_g431re_ihm07m1:9936:512"},{"RTWName":"<S612>/msg Pin 1","SIDString":"nucleo_g431re_ihm07m1:9936:513"},{"RTWName":"<S612>/msg Pin 2","SIDString":"nucleo_g431re_ihm07m1:9936:514"},{"RTWName":"<S612>/msg Pin 3","SIDString":"nucleo_g431re_ihm07m1:9936:515"},{"RTWName":"<S612>/msg Pin 4","SIDString":"nucleo_g431re_ihm07m1:9936:516"},{"RTWName":"<S612>/msg Pin 5","SIDString":"nucleo_g431re_ihm07m1:9936:517"},{"RTWName":"<S612>/msg Pin 6","SIDString":"nucleo_g431re_ihm07m1:9936:518"},{"RTWName":"<S612>/msg Pin 7","SIDString":"nucleo_g431re_ihm07m1:9936:519"},{"RTWName":"<S612>/msg Pin 8","SIDString":"nucleo_g431re_ihm07m1:9936:520"},{"RTWName":"<S612>/msg Pin 9","SIDString":"nucleo_g431re_ihm07m1:9936:521"},{"RTWName":"<S612>/msg Pin 10","SIDString":"nucleo_g431re_ihm07m1:9936:522"},{"RTWName":"<S612>/msg Pin 11","SIDString":"nucleo_g431re_ihm07m1:9936:523"},{"RTWName":"<S612>/msg Pin 12","SIDString":"nucleo_g431re_ihm07m1:9936:524"},{"RTWName":"<S612>/msg Pin 13","SIDString":"nucleo_g431re_ihm07m1:9936:525"},{"RTWName":"<S612>/msg Pin 14","SIDString":"nucleo_g431re_ihm07m1:9936:526"},{"RTWName":"<S612>/msg Pin 15","SIDString":"nucleo_g431re_ihm07m1:9936:527"},{"RTWName":"<S4294967295>/msg Pin 0","SIDString":"nucleo_g431re_ihm07m1:9936:528"},{"RTWName":"<S4294967295>/msg Pin 1","SIDString":"nucleo_g431re_ihm07m1:9936:529"},{"RTWName":"<S4294967295>/msg Pin 10","SIDString":"nucleo_g431re_ihm07m1:9936:530"},{"RTWName":"<S4294967295>/msg Pin 11","SIDString":"nucleo_g431re_ihm07m1:9936:531"},{"RTWName":"<S4294967295>/msg Pin 12","SIDString":"nucleo_g431re_ihm07m1:9936:532"},{"RTWName":"<S4294967295>/msg Pin 13","SIDString":"nucleo_g431re_ihm07m1:9936:533"},{"RTWName":"<S4294967295>/msg Pin 14","SIDString":"nucleo_g431re_ihm07m1:9936:534"},{"RTWName":"<S4294967295>/msg Pin 15","SIDString":"nucleo_g431re_ihm07m1:9936:535"},{"RTWName":"<S4294967295>/msg Pin 2","SIDString":"nucleo_g431re_ihm07m1:9936:536"},{"RTWName":"<S4294967295>/msg Pin 3","SIDString":"nucleo_g431re_ihm07m1:9936:537"},{"RTWName":"<S4294967295>/msg Pin 4","SIDString":"nucleo_g431re_ihm07m1:9936:538"},{"RTWName":"<S4294967295>/msg Pin 5","SIDString":"nucleo_g431re_ihm07m1:9936:539"},{"RTWName":"<S4294967295>/msg Pin 6","SIDString":"nucleo_g431re_ihm07m1:9936:540"},{"RTWName":"<S4294967295>/msg Pin 7","SIDString":"nucleo_g431re_ihm07m1:9936:541"},{"RTWName":"<S4294967295>/msg Pin 8","SIDString":"nucleo_g431re_ihm07m1:9936:542"},{"RTWName":"<S4294967295>/msg Pin 9","SIDString":"nucleo_g431re_ihm07m1:9936:543"},{"RTWName":"<S4294967295>/msg Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9936:544"},{"RTWName":"<S8>/Switch","SIDString":"nucleo_g431re_ihm07m1:9025"},{"RTWName":"<S1>/From","SIDString":"nucleo_g431re_ihm07m1:9026"},{"RTWName":"<S1>/From1","SIDString":"nucleo_g431re_ihm07m1:9027"},{"RTWName":"<S1>/From2","SIDString":"nucleo_g431re_ihm07m1:9028"},{"RTWName":"<S1>/From3","SIDString":"nucleo_g431re_ihm07m1:9857"},{"RTWName":"<S1>/From4","SIDString":"nucleo_g431re_ihm07m1:9860"},{"RTWName":"<S1>/From5","SIDString":"nucleo_g431re_ihm07m1:9029"},{"RTWName":"<S1>/From6","SIDString":"nucleo_g431re_ihm07m1:9030"},{"RTWName":"<S1>/From8","SIDString":"nucleo_g431re_ihm07m1:9031"},{"RTWName":"<S1>/Goto","SIDString":"nucleo_g431re_ihm07m1:9032"},{"RTWName":"<S1>/Goto1","SIDString":"nucleo_g431re_ihm07m1:9033"},{"RTWName":"<S1>/Goto11","SIDString":"nucleo_g431re_ihm07m1:9034"},{"RTWName":"<S1>/Goto2","SIDString":"nucleo_g431re_ihm07m1:9035"},{"RTWName":"<S1>/Goto3","SIDString":"nucleo_g431re_ihm07m1:9829"},{"RTWName":"<S1>/Goto4","SIDString":"nucleo_g431re_ihm07m1:9859"},{"RTWName":"<S1>/Goto8","SIDString":"nucleo_g431re_ihm07m1:9036"},{"RTWName":"<S1>/Goto9","SIDString":"nucleo_g431re_ihm07m1:9037"},{"RTWName":"<S9>/In1","SIDString":"nucleo_g431re_ihm07m1:9501:370"},{"RTWName":"<S9>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9501:485"},{"RTWName":"<S9>/Demux","SIDString":"nucleo_g431re_ihm07m1:9501:496"},{"RTWName":"<S9>/FilterConstant","SIDString":"nucleo_g431re_ihm07m1:9501:478"},{"RTWName":"<S266>/x","SIDString":"nucleo_g431re_ihm07m1:9501:348"},{"RTWName":"<S266>/A","SIDString":"nucleo_g431re_ihm07m1:9501:392"},{"RTWName":"<S266>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:9501:486"},{"RTWName":"<S4294967295>/x","SIDString":"nucleo_g431re_ihm07m1:9501:350"},{"RTWName":"<S4294967295>/A","SIDString":"nucleo_g431re_ihm07m1:9501:394"},{"RTWName":"<S4294967295>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:9501:489"},{"RTWName":"<S735>/Input","SIDString":"nucleo_g431re_ihm07m1:9501:395:359"},{"RTWName":"<S735>/A","SIDString":"nucleo_g431re_ihm07m1:9501:395:396"},{"RTWName":"<S735>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:9501:395:488"},{"RTWName":"<S735>/Add1","SIDString":"nucleo_g431re_ihm07m1:9501:395:360"},{"RTWName":"<S735>/Product","SIDString":"nucleo_g431re_ihm07m1:9501:395:364"},{"RTWName":"<S735>/Product1","SIDString":"nucleo_g431re_ihm07m1:9501:395:365"},{"RTWName":"<S735>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9501:395:366"},{"RTWName":"<S735>/Output","SIDString":"nucleo_g431re_ihm07m1:9501:395:367"},{"RTWName":"<S4294967295>/Sum","SIDString":"nucleo_g431re_ihm07m1:9501:352"},{"RTWName":"<S4294967295>/y","SIDString":"nucleo_g431re_ihm07m1:9501:353"},{"RTWName":"<S267>/x","SIDString":"nucleo_g431re_ihm07m1:9501:355"},{"RTWName":"<S267>/A","SIDString":"nucleo_g431re_ihm07m1:9501:393"},{"RTWName":"<S267>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:9501:487"},{"RTWName":"<S268>/Input","SIDString":"nucleo_g431re_ihm07m1:9501:359"},{"RTWName":"<S268>/A","SIDString":"nucleo_g431re_ihm07m1:9501:396"},{"RTWName":"<S268>/OneMinusA","SIDString":"nucleo_g431re_ihm07m1:9501:488"},{"RTWName":"<S268>/Add1","SIDString":"nucleo_g431re_ihm07m1:9501:360"},{"RTWName":"<S268>/Product","SIDString":"nucleo_g431re_ihm07m1:9501:364"},{"RTWName":"<S268>/Product1","SIDString":"nucleo_g431re_ihm07m1:9501:365"},{"RTWName":"<S268>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9501:366"},{"RTWName":"<S268>/Output","SIDString":"nucleo_g431re_ihm07m1:9501:367"},{"RTWName":"<S267>/y","SIDString":"nucleo_g431re_ihm07m1:9501:357"},{"RTWName":"<S266>/y","SIDString":"nucleo_g431re_ihm07m1:9501:358"},{"RTWName":"<S9>/Mux","SIDString":"nucleo_g431re_ihm07m1:9501:494"},{"RTWName":"<S9>/Mux1","SIDString":"nucleo_g431re_ihm07m1:9501:495"},{"RTWName":"<S9>/One","SIDString":"nucleo_g431re_ihm07m1:9501:479"},{"RTWName":"<S9>/OneMinusFilterConstant","SIDString":"nucleo_g431re_ihm07m1:9501:480"},{"RTWName":"<S9>/Sum","SIDString":"nucleo_g431re_ihm07m1:9501:481"},{"RTWName":"<S9>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9501:483"},{"RTWName":"<S9>/UseInputPort","SIDString":"nucleo_g431re_ihm07m1:9501:484"},{"RTWName":"<S9>/a","SIDString":"nucleo_g431re_ihm07m1:9501:844"},{"RTWName":"<S9>/Out1","SIDString":"nucleo_g431re_ihm07m1:9501:381"},{"RTWName":"<S10>/ADC2_Vac_Vdc","SIDString":"nucleo_g431re_ihm07m1:9956"},{"RTWName":"<S271>/Analog to Digital Converter","SIDString":"nucleo_g431re_ihm07m1:9931:462"},{"RTWName":"<S271>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9931:1082"},{"RTWName":"<S4294967295>/msg","SIDString":"nucleo_g431re_ihm07m1:9931:1064"},{"RTWName":"<S741>/msg","SIDString":"nucleo_g431re_ihm07m1:9931:1066"},{"RTWName":"<S741>/Trigger","SIDString":"nucleo_g431re_ihm07m1:9931:1067"},{"RTWName":"<S741>/Ground","SIDString":"nucleo_g431re_ihm07m1:9931:1068"},{"RTWName":"<S742>/Msg","SIDString":"nucleo_g431re_ihm07m1:9931:1069:228"},{"RTWName":"<S742>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9931:1069:269"},{"RTWName":"<S742>/Data Unpack","SIDString":"nucleo_g431re_ihm07m1:9931:1069:271"},{"RTWName":"<S743>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9931:1069:254"},{"RTWName":"<S744>/Valid","SIDString":"nucleo_g431re_ihm07m1:9931:1069:251"},{"RTWName":"<S744>/Constant","SIDString":"nucleo_g431re_ihm07m1:9931:1069:266"},{"RTWName":"<S744>/MessageSend","SIDString":"nucleo_g431re_ihm07m1:9931:1069:244"},{"RTWName":"<S744>/Done","SIDString":"nucleo_g431re_ihm07m1:9931:1069:252"},{"RTWName":"<S743>/ Done","SIDString":"nucleo_g431re_ihm07m1:9931:1069:255"},{"RTWName":"<S742>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9931:1069:237"},{"RTWName":"<S742>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9931:1069:270"},{"RTWName":"<S742>/Width","SIDString":"nucleo_g431re_ihm07m1:9931:1069:267"},{"RTWName":"<S742>/Data","SIDString":"nucleo_g431re_ihm07m1:9931:1069:241"},{"RTWName":"<S742>/Length","SIDString":"nucleo_g431re_ihm07m1:9931:1069:242"},{"RTWName":"<S742>/Valid","SIDString":"nucleo_g431re_ihm07m1:9931:1069:243"},{"RTWName":"<S742>/Done","SIDString":"nucleo_g431re_ihm07m1:9931:1069:245"},{"RTWName":"<S741>/TerminateDone","SIDString":"nucleo_g431re_ihm07m1:9931:1070"},{"RTWName":"<S741>/TerminateLength","SIDString":"nucleo_g431re_ihm07m1:9931:1071"},{"RTWName":"<S741>/TerminateValid","SIDString":"nucleo_g431re_ihm07m1:9931:1072"},{"RTWName":"<S741>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9931:1073"},{"RTWName":"<S741>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9931:1074"},{"RTWName":"<S741>/Status","SIDString":"nucleo_g431re_ihm07m1:9931:1075"},{"RTWName":"<S4294967295>/Status","SIDString":"nucleo_g431re_ihm07m1:9931:1085"},{"RTWName":"<S4294967295>/Trigger","SIDString":"nucleo_g431re_ihm07m1:9931:1076"},{"RTWName":"<S4294967295>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9931:1077"},{"RTWName":"<S270>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9931:1083"},{"RTWName":"<S269>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9931:1084"},{"RTWName":"<S10>/Demux","SIDString":"nucleo_g431re_ihm07m1:9934"},{"RTWName":"<S10>/Demux1","SIDString":"nucleo_g431re_ihm07m1:10059"},{"RTWName":"<S10>/Mux","SIDString":"nucleo_g431re_ihm07m1:9041"},{"RTWName":"<S10>/Mux1","SIDString":"nucleo_g431re_ihm07m1:10060"},{"RTWName":"<S10>/Ref_pos","SIDString":"nucleo_g431re_ihm07m1:9043"},{"RTWName":"<S10>/Vabc_Vdc","SIDString":"nucleo_g431re_ihm07m1:9048"},{"RTWName":"<S10>/Ia/Ib","SIDString":"nucleo_g431re_ihm07m1:9049"},{"RTWName":"<S10>/Ref_pos ","SIDString":"nucleo_g431re_ihm07m1:9050"},{"RTWName":"<S11>/Sig","SIDString":"nucleo_g431re_ihm07m1:9052"},{"RTWName":"<S11>/Demux","SIDString":"nucleo_g431re_ihm07m1:9054"},{"RTWName":"<S11>/Demux1","SIDString":"nucleo_g431re_ihm07m1:9055"},{"RTWName":"<S11>/Demux2","SIDString":"nucleo_g431re_ihm07m1:9056"},{"RTWName":"<S11>/From1","SIDString":"nucleo_g431re_ihm07m1:9057"},{"RTWName":"<S11>/From4","SIDString":"nucleo_g431re_ihm07m1:9058"},{"RTWName":"<S11>/Mux","SIDString":"nucleo_g431re_ihm07m1:9059"},{"RTWName":"<S11>/AllSig","SIDString":"nucleo_g431re_ihm07m1:9060"},{"RTWName":"<S12>/Ta/Tb/Tc","SIDString":"nucleo_g431re_ihm07m1:9982"},{"RTWName":"<S12>/Demux","SIDString":"nucleo_g431re_ihm07m1:8570"},{"RTWName":"<S272>/CH1","SIDString":"nucleo_g431re_ihm07m1:9935:2098"},{"RTWName":"<S272>/CH2","SIDString":"nucleo_g431re_ihm07m1:9935:2207"},{"RTWName":"<S272>/CH3","SIDString":"nucleo_g431re_ihm07m1:9935:2208"},{"RTWName":"<S274>/CH1","SIDString":"nucleo_g431re_ihm07m1:9935:2100"},{"RTWName":"<S274>/CH2","SIDString":"nucleo_g431re_ihm07m1:9935:2205"},{"RTWName":"<S274>/CH3","SIDString":"nucleo_g431re_ihm07m1:9935:2206"},{"RTWName":"<S275>/CH1","SIDString":"nucleo_g431re_ihm07m1:9935:2102"},{"RTWName":"<S275>/CH2","SIDString":"nucleo_g431re_ihm07m1:9935:2203"},{"RTWName":"<S275>/CH3","SIDString":"nucleo_g431re_ihm07m1:9935:2204"},{"RTWName":"<S275>/PWM Output","SIDString":"nucleo_g431re_ihm07m1:9935:2103"},{"RTWName":"<S4294967295>/CH1","SIDString":"nucleo_g431re_ihm07m1:9935:2105"},{"RTWName":"<S4294967295>/CH2","SIDString":"nucleo_g431re_ihm07m1:9935:2106"},{"RTWName":"<S4294967295>/CH3","SIDString":"nucleo_g431re_ihm07m1:9935:2107"},{"RTWName":"<S4294967295>/CH4","SIDString":"nucleo_g431re_ihm07m1:9935:2108"},{"RTWName":"<S750>/CH1","SIDString":"nucleo_g431re_ihm07m1:9935:2110"},{"RTWName":"<S750>/CH2","SIDString":"nucleo_g431re_ihm07m1:9935:2111"},{"RTWName":"<S750>/CH3","SIDString":"nucleo_g431re_ihm07m1:9935:2112"},{"RTWName":"<S750>/CH4","SIDString":"nucleo_g431re_ihm07m1:9935:2113"},{"RTWName":"<S750>/ConstValid","SIDString":"nucleo_g431re_ihm07m1:9935:2114"},{"RTWName":"<S750>/ConstValid1","SIDString":"nucleo_g431re_ihm07m1:9935:2115"},{"RTWName":"<S750>/ConstValid2","SIDString":"nucleo_g431re_ihm07m1:9935:2116"},{"RTWName":"<S750>/ConstValid3","SIDString":"nucleo_g431re_ihm07m1:9935:2117"},{"RTWName":"<S750>/GroundDone","SIDString":"nucleo_g431re_ihm07m1:9935:2118"},{"RTWName":"<S750>/GroundDone1","SIDString":"nucleo_g431re_ihm07m1:9935:2119"},{"RTWName":"<S750>/GroundDone2","SIDString":"nucleo_g431re_ihm07m1:9935:2120"},{"RTWName":"<S750>/GroundDone3","SIDString":"nucleo_g431re_ihm07m1:9935:2121"},{"RTWName":"<S751>/Data","SIDString":"nucleo_g431re_ihm07m1:9935:2122:244"},{"RTWName":"<S751>/Length","SIDString":"nucleo_g431re_ihm07m1:9935:2122:246"},{"RTWName":"<S751>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2122:245"},{"RTWName":"<S751>/Done","SIDString":"nucleo_g431re_ihm07m1:9935:2122:271"},{"RTWName":"<S751>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9935:2122:358"},{"RTWName":"<S751>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9935:2122:339"},{"RTWName":"<S751>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9935:2122:340"},{"RTWName":"<S759>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9935:2122:279"},{"RTWName":"<S759>/Done ","SIDString":"nucleo_g431re_ihm07m1:9935:2122:280"},{"RTWName":"<S761>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2122:275"},{"RTWName":"<S761>/Constant","SIDString":"nucleo_g431re_ihm07m1:9935:2122:360"},{"RTWName":"<S761>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2122:363"},{"RTWName":"<S761>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2122:355"},{"RTWName":"<S762>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2122:283"},{"RTWName":"<S762>/Done","SIDString":"nucleo_g431re_ihm07m1:9935:2122:284"},{"RTWName":"<S762>/AND","SIDString":"nucleo_g431re_ihm07m1:9935:2122:342"},{"RTWName":"<S762>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9935:2122:343"},{"RTWName":"<S762>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9935:2122:344"},{"RTWName":"<S762>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9935:2122:345"},{"RTWName":"<S762>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9935:2122:346"},{"RTWName":"<S762>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9935:2122:365"},{"RTWName":"<S762>/Delay","SIDString":"nucleo_g431re_ihm07m1:9935:2122:347"},{"RTWName":"<S762>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9935:2122:364"},{"RTWName":"<S762>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9935:2122:348"},{"RTWName":"<S762>/Sum","SIDString":"nucleo_g431re_ihm07m1:9935:2122:349"},{"RTWName":"<S762>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9935:2122:350"},{"RTWName":"<S762>/Switch","SIDString":"nucleo_g431re_ihm07m1:9935:2122:351"},{"RTWName":"<S762>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9935:2122:352"},{"RTWName":"<S762>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2122:285"},{"RTWName":"<S762>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2122:361"},{"RTWName":"<S759>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2122:281"},{"RTWName":"<S759>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2122:362"},{"RTWName":"<S760>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2122:249"},{"RTWName":"<S763>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2122:251"},{"RTWName":"<S763>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2122:253"},{"RTWName":"<S764>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2122:256"},{"RTWName":"<S764>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9935:2122:257"},{"RTWName":"<S764>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9935:2122:258"},{"RTWName":"<S764>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2122:259"},{"RTWName":"<S764>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9935:2122:260"},{"RTWName":"<S760>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2122:261"},{"RTWName":"<S760>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9935:2122:262"},{"RTWName":"<S751>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9935:2122:264"},{"RTWName":"<S751>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9935:2122:338"},{"RTWName":"<S751>/Event","SIDString":"nucleo_g431re_ihm07m1:9935:2122:270"},{"RTWName":"<S751>/Msg","SIDString":"nucleo_g431re_ihm07m1:9935:2122:267"},{"RTWName":"<S751>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2122:272"},{"RTWName":"<S752>/Data","SIDString":"nucleo_g431re_ihm07m1:9935:2123:244"},{"RTWName":"<S752>/Length","SIDString":"nucleo_g431re_ihm07m1:9935:2123:246"},{"RTWName":"<S752>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2123:245"},{"RTWName":"<S752>/Done","SIDString":"nucleo_g431re_ihm07m1:9935:2123:271"},{"RTWName":"<S752>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9935:2123:358"},{"RTWName":"<S752>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9935:2123:339"},{"RTWName":"<S752>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9935:2123:340"},{"RTWName":"<S765>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9935:2123:279"},{"RTWName":"<S765>/Done ","SIDString":"nucleo_g431re_ihm07m1:9935:2123:280"},{"RTWName":"<S767>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2123:275"},{"RTWName":"<S767>/Constant","SIDString":"nucleo_g431re_ihm07m1:9935:2123:360"},{"RTWName":"<S767>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2123:363"},{"RTWName":"<S767>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2123:355"},{"RTWName":"<S768>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2123:283"},{"RTWName":"<S768>/Done","SIDString":"nucleo_g431re_ihm07m1:9935:2123:284"},{"RTWName":"<S768>/AND","SIDString":"nucleo_g431re_ihm07m1:9935:2123:342"},{"RTWName":"<S768>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9935:2123:343"},{"RTWName":"<S768>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9935:2123:344"},{"RTWName":"<S768>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9935:2123:345"},{"RTWName":"<S768>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9935:2123:346"},{"RTWName":"<S768>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9935:2123:365"},{"RTWName":"<S768>/Delay","SIDString":"nucleo_g431re_ihm07m1:9935:2123:347"},{"RTWName":"<S768>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9935:2123:364"},{"RTWName":"<S768>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9935:2123:348"},{"RTWName":"<S768>/Sum","SIDString":"nucleo_g431re_ihm07m1:9935:2123:349"},{"RTWName":"<S768>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9935:2123:350"},{"RTWName":"<S768>/Switch","SIDString":"nucleo_g431re_ihm07m1:9935:2123:351"},{"RTWName":"<S768>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9935:2123:352"},{"RTWName":"<S768>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2123:285"},{"RTWName":"<S768>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2123:361"},{"RTWName":"<S765>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2123:281"},{"RTWName":"<S765>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2123:362"},{"RTWName":"<S766>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2123:249"},{"RTWName":"<S769>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2123:251"},{"RTWName":"<S769>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2123:253"},{"RTWName":"<S770>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2123:256"},{"RTWName":"<S770>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9935:2123:257"},{"RTWName":"<S770>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9935:2123:258"},{"RTWName":"<S770>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2123:259"},{"RTWName":"<S770>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9935:2123:260"},{"RTWName":"<S766>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2123:261"},{"RTWName":"<S766>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9935:2123:262"},{"RTWName":"<S752>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9935:2123:264"},{"RTWName":"<S752>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9935:2123:338"},{"RTWName":"<S752>/Event","SIDString":"nucleo_g431re_ihm07m1:9935:2123:270"},{"RTWName":"<S752>/Msg","SIDString":"nucleo_g431re_ihm07m1:9935:2123:267"},{"RTWName":"<S752>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2123:272"},{"RTWName":"<S753>/Data","SIDString":"nucleo_g431re_ihm07m1:9935:2124:244"},{"RTWName":"<S753>/Length","SIDString":"nucleo_g431re_ihm07m1:9935:2124:246"},{"RTWName":"<S753>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2124:245"},{"RTWName":"<S753>/Done","SIDString":"nucleo_g431re_ihm07m1:9935:2124:271"},{"RTWName":"<S753>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9935:2124:358"},{"RTWName":"<S753>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9935:2124:339"},{"RTWName":"<S753>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9935:2124:340"},{"RTWName":"<S771>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9935:2124:279"},{"RTWName":"<S771>/Done ","SIDString":"nucleo_g431re_ihm07m1:9935:2124:280"},{"RTWName":"<S773>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2124:275"},{"RTWName":"<S773>/Constant","SIDString":"nucleo_g431re_ihm07m1:9935:2124:360"},{"RTWName":"<S773>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2124:363"},{"RTWName":"<S773>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2124:355"},{"RTWName":"<S774>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2124:283"},{"RTWName":"<S774>/Done","SIDString":"nucleo_g431re_ihm07m1:9935:2124:284"},{"RTWName":"<S774>/AND","SIDString":"nucleo_g431re_ihm07m1:9935:2124:342"},{"RTWName":"<S774>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9935:2124:343"},{"RTWName":"<S774>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9935:2124:344"},{"RTWName":"<S774>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9935:2124:345"},{"RTWName":"<S774>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9935:2124:346"},{"RTWName":"<S774>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9935:2124:365"},{"RTWName":"<S774>/Delay","SIDString":"nucleo_g431re_ihm07m1:9935:2124:347"},{"RTWName":"<S774>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9935:2124:364"},{"RTWName":"<S774>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9935:2124:348"},{"RTWName":"<S774>/Sum","SIDString":"nucleo_g431re_ihm07m1:9935:2124:349"},{"RTWName":"<S774>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9935:2124:350"},{"RTWName":"<S774>/Switch","SIDString":"nucleo_g431re_ihm07m1:9935:2124:351"},{"RTWName":"<S774>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9935:2124:352"},{"RTWName":"<S774>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2124:285"},{"RTWName":"<S774>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2124:361"},{"RTWName":"<S771>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2124:281"},{"RTWName":"<S771>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2124:362"},{"RTWName":"<S772>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2124:249"},{"RTWName":"<S775>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2124:251"},{"RTWName":"<S775>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2124:253"},{"RTWName":"<S776>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2124:256"},{"RTWName":"<S776>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9935:2124:257"},{"RTWName":"<S776>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9935:2124:258"},{"RTWName":"<S776>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2124:259"},{"RTWName":"<S776>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9935:2124:260"},{"RTWName":"<S772>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2124:261"},{"RTWName":"<S772>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9935:2124:262"},{"RTWName":"<S753>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9935:2124:264"},{"RTWName":"<S753>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9935:2124:338"},{"RTWName":"<S753>/Event","SIDString":"nucleo_g431re_ihm07m1:9935:2124:270"},{"RTWName":"<S753>/Msg","SIDString":"nucleo_g431re_ihm07m1:9935:2124:267"},{"RTWName":"<S753>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2124:272"},{"RTWName":"<S754>/Data","SIDString":"nucleo_g431re_ihm07m1:9935:2125:244"},{"RTWName":"<S754>/Length","SIDString":"nucleo_g431re_ihm07m1:9935:2125:246"},{"RTWName":"<S754>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2125:245"},{"RTWName":"<S754>/Done","SIDString":"nucleo_g431re_ihm07m1:9935:2125:271"},{"RTWName":"<S754>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9935:2125:358"},{"RTWName":"<S754>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9935:2125:339"},{"RTWName":"<S754>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9935:2125:340"},{"RTWName":"<S777>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9935:2125:279"},{"RTWName":"<S777>/Done ","SIDString":"nucleo_g431re_ihm07m1:9935:2125:280"},{"RTWName":"<S779>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2125:275"},{"RTWName":"<S779>/Constant","SIDString":"nucleo_g431re_ihm07m1:9935:2125:360"},{"RTWName":"<S779>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2125:363"},{"RTWName":"<S779>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2125:355"},{"RTWName":"<S780>/Valid","SIDString":"nucleo_g431re_ihm07m1:9935:2125:283"},{"RTWName":"<S780>/Done","SIDString":"nucleo_g431re_ihm07m1:9935:2125:284"},{"RTWName":"<S780>/AND","SIDString":"nucleo_g431re_ihm07m1:9935:2125:342"},{"RTWName":"<S780>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9935:2125:343"},{"RTWName":"<S780>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9935:2125:344"},{"RTWName":"<S780>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9935:2125:345"},{"RTWName":"<S780>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9935:2125:346"},{"RTWName":"<S780>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9935:2125:365"},{"RTWName":"<S780>/Delay","SIDString":"nucleo_g431re_ihm07m1:9935:2125:347"},{"RTWName":"<S780>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9935:2125:364"},{"RTWName":"<S780>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9935:2125:348"},{"RTWName":"<S780>/Sum","SIDString":"nucleo_g431re_ihm07m1:9935:2125:349"},{"RTWName":"<S780>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9935:2125:350"},{"RTWName":"<S780>/Switch","SIDString":"nucleo_g431re_ihm07m1:9935:2125:351"},{"RTWName":"<S780>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9935:2125:352"},{"RTWName":"<S780>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2125:285"},{"RTWName":"<S780>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2125:361"},{"RTWName":"<S777>/Enable","SIDString":"nucleo_g431re_ihm07m1:9935:2125:281"},{"RTWName":"<S777>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2125:362"},{"RTWName":"<S778>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2125:249"},{"RTWName":"<S781>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2125:251"},{"RTWName":"<S781>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2125:253"},{"RTWName":"<S782>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9935:2125:256"},{"RTWName":"<S782>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9935:2125:257"},{"RTWName":"<S782>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9935:2125:258"},{"RTWName":"<S782>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2125:259"},{"RTWName":"<S782>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9935:2125:260"},{"RTWName":"<S778>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9935:2125:261"},{"RTWName":"<S778>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9935:2125:262"},{"RTWName":"<S754>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9935:2125:264"},{"RTWName":"<S754>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9935:2125:338"},{"RTWName":"<S754>/Event","SIDString":"nucleo_g431re_ihm07m1:9935:2125:270"},{"RTWName":"<S754>/Msg","SIDString":"nucleo_g431re_ihm07m1:9935:2125:267"},{"RTWName":"<S754>/Ready","SIDString":"nucleo_g431re_ihm07m1:9935:2125:272"},{"RTWName":"<S755>/Duty","SIDString":"nucleo_g431re_ihm07m1:9935:2127"},{"RTWName":"<S755>/Bus\nCreator","SIDString":"nucleo_g431re_ihm07m1:9935:2128"},{"RTWName":"<S755>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9935:2129"},{"RTWName":"<S755>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9935:2130"},{"RTWName":"<S755>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9935:2131"},{"RTWName":"<S755>/Divide","SIDString":"nucleo_g431re_ihm07m1:9935:2132"},{"RTWName":"<S755>/DutyRef","SIDString":"nucleo_g431re_ihm07m1:9935:2133"},{"RTWName":"<S755>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9935:2134"},{"RTWName":"<S755>/Phase","SIDString":"nucleo_g431re_ihm07m1:9935:2135"},{"RTWName":"<S755>/Phase1","SIDString":"nucleo_g431re_ihm07m1:9935:2136"},{"RTWName":"<S755>/isPeriodValid","SIDString":"nucleo_g431re_ihm07m1:9935:2137"},{"RTWName":"<S755>/isPhaseValid","SIDString":"nucleo_g431re_ihm07m1:9935:2138"},{"RTWName":"<S755>/Out1","SIDString":"nucleo_g431re_ihm07m1:9935:2139"},{"RTWName":"<S756>/Duty","SIDString":"nucleo_g431re_ihm07m1:9935:2141"},{"RTWName":"<S756>/Bus\nCreator","SIDString":"nucleo_g431re_ihm07m1:9935:2142"},{"RTWName":"<S756>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9935:2143"},{"RTWName":"<S756>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9935:2144"},{"RTWName":"<S756>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9935:2145"},{"RTWName":"<S756>/Divide","SIDString":"nucleo_g431re_ihm07m1:9935:2146"},{"RTWName":"<S756>/DutyRef","SIDString":"nucleo_g431re_ihm07m1:9935:2147"},{"RTWName":"<S756>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9935:2148"},{"RTWName":"<S756>/Phase","SIDString":"nucleo_g431re_ihm07m1:9935:2149"},{"RTWName":"<S756>/Phase1","SIDString":"nucleo_g431re_ihm07m1:9935:2150"},{"RTWName":"<S756>/isPeriodValid","SIDString":"nucleo_g431re_ihm07m1:9935:2151"},{"RTWName":"<S756>/isPhaseValid","SIDString":"nucleo_g431re_ihm07m1:9935:2152"},{"RTWName":"<S756>/Out1","SIDString":"nucleo_g431re_ihm07m1:9935:2153"},{"RTWName":"<S757>/Duty","SIDString":"nucleo_g431re_ihm07m1:9935:2155"},{"RTWName":"<S757>/Bus\nCreator","SIDString":"nucleo_g431re_ihm07m1:9935:2156"},{"RTWName":"<S757>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9935:2157"},{"RTWName":"<S757>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9935:2158"},{"RTWName":"<S757>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9935:2159"},{"RTWName":"<S757>/Divide","SIDString":"nucleo_g431re_ihm07m1:9935:2160"},{"RTWName":"<S757>/DutyRef","SIDString":"nucleo_g431re_ihm07m1:9935:2161"},{"RTWName":"<S757>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9935:2162"},{"RTWName":"<S757>/Phase","SIDString":"nucleo_g431re_ihm07m1:9935:2163"},{"RTWName":"<S757>/Phase1","SIDString":"nucleo_g431re_ihm07m1:9935:2164"},{"RTWName":"<S757>/isPeriodValid","SIDString":"nucleo_g431re_ihm07m1:9935:2165"},{"RTWName":"<S757>/isPhaseValid","SIDString":"nucleo_g431re_ihm07m1:9935:2166"},{"RTWName":"<S757>/Out1","SIDString":"nucleo_g431re_ihm07m1:9935:2167"},{"RTWName":"<S758>/Duty","SIDString":"nucleo_g431re_ihm07m1:9935:2169"},{"RTWName":"<S758>/Bus\nCreator","SIDString":"nucleo_g431re_ihm07m1:9935:2170"},{"RTWName":"<S758>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9935:2171"},{"RTWName":"<S758>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9935:2172"},{"RTWName":"<S758>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9935:2173"},{"RTWName":"<S758>/Divide","SIDString":"nucleo_g431re_ihm07m1:9935:2174"},{"RTWName":"<S758>/DutyRef","SIDString":"nucleo_g431re_ihm07m1:9935:2175"},{"RTWName":"<S758>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9935:2176"},{"RTWName":"<S758>/Phase","SIDString":"nucleo_g431re_ihm07m1:9935:2177"},{"RTWName":"<S758>/Phase1","SIDString":"nucleo_g431re_ihm07m1:9935:2178"},{"RTWName":"<S758>/isPeriodValid","SIDString":"nucleo_g431re_ihm07m1:9935:2179"},{"RTWName":"<S758>/isPhaseValid","SIDString":"nucleo_g431re_ihm07m1:9935:2180"},{"RTWName":"<S758>/Out1","SIDString":"nucleo_g431re_ihm07m1:9935:2181"},{"RTWName":"<S750>/TerminateEvent","SIDString":"nucleo_g431re_ihm07m1:9935:2182"},{"RTWName":"<S750>/TerminateEvent1","SIDString":"nucleo_g431re_ihm07m1:9935:2183"},{"RTWName":"<S750>/TerminateEvent2","SIDString":"nucleo_g431re_ihm07m1:9935:2184"},{"RTWName":"<S750>/TerminateEvent3","SIDString":"nucleo_g431re_ihm07m1:9935:2185"},{"RTWName":"<S750>/TerminateReady","SIDString":"nucleo_g431re_ihm07m1:9935:2186"},{"RTWName":"<S750>/TerminateReady1","SIDString":"nucleo_g431re_ihm07m1:9935:2187"},{"RTWName":"<S750>/TerminateReady2","SIDString":"nucleo_g431re_ihm07m1:9935:2188"},{"RTWName":"<S750>/TerminateReady3","SIDString":"nucleo_g431re_ihm07m1:9935:2189"},{"RTWName":"<S750>/Width","SIDString":"nucleo_g431re_ihm07m1:9935:2190"},{"RTWName":"<S750>/Width1","SIDString":"nucleo_g431re_ihm07m1:9935:2191"},{"RTWName":"<S750>/Width2","SIDString":"nucleo_g431re_ihm07m1:9935:2192"},{"RTWName":"<S750>/Width3","SIDString":"nucleo_g431re_ihm07m1:9935:2193"},{"RTWName":"<S750>/msg CH1","SIDString":"nucleo_g431re_ihm07m1:9935:2194"},{"RTWName":"<S750>/msg CH2","SIDString":"nucleo_g431re_ihm07m1:9935:2195"},{"RTWName":"<S750>/msg CH3","SIDString":"nucleo_g431re_ihm07m1:9935:2196"},{"RTWName":"<S750>/msg CH4","SIDString":"nucleo_g431re_ihm07m1:9935:2197"},{"RTWName":"<S4294967295>/msg CH1","SIDString":"nucleo_g431re_ihm07m1:9935:2198"},{"RTWName":"<S4294967295>/msg CH2","SIDString":"nucleo_g431re_ihm07m1:9935:2199"},{"RTWName":"<S4294967295>/msg CH3","SIDString":"nucleo_g431re_ihm07m1:9935:2200"},{"RTWName":"<S4294967295>/msg CH4","SIDString":"nucleo_g431re_ihm07m1:9935:2201"},{"RTWName":"<S273>/Ta/Tb/Tc","SIDString":"nucleo_g431re_ihm07m1:8991"},{"RTWName":"<S273>/Add","SIDString":"nucleo_g431re_ihm07m1:8992"},{"RTWName":"<S273>/Constant","SIDString":"nucleo_g431re_ihm07m1:8993"},{"RTWName":"<S273>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:8994"},{"RTWName":"<S273>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:8995"},{"RTWName":"<S273>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9433"},{"RTWName":"<S273>/PWM_Counter_Period","SIDString":"nucleo_g431re_ihm07m1:8996"},{"RTWName":"<S273>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9434"},{"RTWName":"<S273>/stop","SIDString":"nucleo_g431re_ihm07m1:9435"},{"RTWName":"<S273>/PWM A/B/C","SIDString":"nucleo_g431re_ihm07m1:8998"},{"RTWName":"<S13>/SignalPU","SIDString":"nucleo_g431re_ihm07m1:9766"},{"RTWName":"<S13>/speed","SIDString":"nucleo_g431re_ihm07m1:9767"},{"RTWName":"<S13>/Vdc","SIDString":"nucleo_g431re_ihm07m1:9768"},{"RTWName":"<S276>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:9770"},{"RTWName":"<S276>/Data Store\nRead1","SIDString":"nucleo_g431re_ihm07m1:9771"},{"RTWName":"<S276>/Data Store\nRead2","SIDString":"nucleo_g431re_ihm07m1:9772"},{"RTWName":"<S276>/Data Store\nRead3","SIDString":"nucleo_g431re_ihm07m1:9773"},{"RTWName":"<S276>/Data Store\nRead4","SIDString":"nucleo_g431re_ihm07m1:9774"},{"RTWName":"<S276>/Data Store\nRead5","SIDString":"nucleo_g431re_ihm07m1:9775"},{"RTWName":"<S276>/Data Store\nRead6","SIDString":"nucleo_g431re_ihm07m1:9776"},{"RTWName":"<S276>/Data Store\nRead7","SIDString":"nucleo_g431re_ihm07m1:9777"},{"RTWName":"<S276>/Data Store\nRead8","SIDString":"nucleo_g431re_ihm07m1:9778"},{"RTWName":"<S276>/Data Store\nRead9","SIDString":"nucleo_g431re_ihm07m1:9779"},{"RTWName":"<S276>/Mux","SIDString":"nucleo_g431re_ihm07m1:9780"},{"RTWName":"<S276>/AlgoParams","SIDString":"nucleo_g431re_ihm07m1:9781"},{"RTWName":"<S13>/Constant","SIDString":"nucleo_g431re_ihm07m1:9782"},{"RTWName":"<S13>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:9783"},{"RTWName":"<S13>/Data Store\nRead1","SIDString":"nucleo_g431re_ihm07m1:9784"},{"RTWName":"<S13>/Data Store\nRead10","SIDString":"nucleo_g431re_ihm07m1:9785"},{"RTWName":"<S13>/Data Store\nRead2","SIDString":"nucleo_g431re_ihm07m1:9786"},{"RTWName":"<S13>/Data Store\nRead3","SIDString":"nucleo_g431re_ihm07m1:9787"},{"RTWName":"<S13>/Data Store\nRead4","SIDString":"nucleo_g431re_ihm07m1:9788"},{"RTWName":"<S13>/Data Store\nRead5","SIDString":"nucleo_g431re_ihm07m1:9789"},{"RTWName":"<S13>/Data Store\nRead6","SIDString":"nucleo_g431re_ihm07m1:9790"},{"RTWName":"<S13>/Data Store\nRead7","SIDString":"nucleo_g431re_ihm07m1:9791"},{"RTWName":"<S13>/Data Store\nRead8","SIDString":"nucleo_g431re_ihm07m1:9792"},{"RTWName":"<S13>/Data Store\nRead9","SIDString":"nucleo_g431re_ihm07m1:9793"},{"RTWName":"<S13>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9794"},{"RTWName":"<S13>/Data Store\nWrite1","SIDString":"nucleo_g431re_ihm07m1:9795"},{"RTWName":"<S13>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9796"},{"RTWName":"<S13>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:10045"},{"RTWName":"<S13>/Data Type Conversion4","SIDString":"nucleo_g431re_ihm07m1:9797"},{"RTWName":"<S13>/From11","SIDString":"nucleo_g431re_ihm07m1:9798"},{"RTWName":"<S13>/From13","SIDString":"nucleo_g431re_ihm07m1:9799"},{"RTWName":"<S277>:1","SIDString":"nucleo_g431re_ihm07m1:9800:1"},{"RTWName":"<S13>/Mux","SIDString":"nucleo_g431re_ihm07m1:9801"},{"RTWName":"<S13>/Product","SIDString":"nucleo_g431re_ihm07m1:9802"},{"RTWName":"<S278>/Trigger","SIDString":"nucleo_g431re_ihm07m1:9804"},{"RTWName":"<S278>/Constant","SIDString":"nucleo_g431re_ihm07m1:9805"},{"RTWName":"<S278>/Data Store\nWrite1","SIDString":"nucleo_g431re_ihm07m1:9806"},{"RTWName":"<S13>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9807"},{"RTWName":"<S13>/Unit Delay1","SIDString":"nucleo_g431re_ihm07m1:9808"},{"RTWName":"<S13>/Unit Delay2","SIDString":"nucleo_g431re_ihm07m1:9809"},{"RTWName":"<S13>/Unit Delay3","SIDString":"nucleo_g431re_ihm07m1:9810"},{"RTWName":"<S13>/Unit Delay4","SIDString":"nucleo_g431re_ihm07m1:9811"},{"RTWName":"<S13>/Unit Delay9","SIDString":"nucleo_g431re_ihm07m1:9812"},{"RTWName":"<S279>/Ts","SIDString":"nucleo_g431re_ihm07m1:9814"},{"RTWName":"<S279>/testEnableFromHost","SIDString":"nucleo_g431re_ihm07m1:9815"},{"RTWName":"<S279>/Sum","SIDString":"nucleo_g431re_ihm07m1:9816"},{"RTWName":"<S279>/Switch","SIDString":"nucleo_g431re_ihm07m1:9817"},{"RTWName":"<S279>/Unit Delay8","SIDString":"nucleo_g431re_ihm07m1:9818"},{"RTWName":"<S279>/curTime","SIDString":"nucleo_g431re_ihm07m1:9819"},{"RTWName":"<S13>/inverter_V_max","SIDString":"nucleo_g431re_ihm07m1:9820"},{"RTWName":"<S13>/injFreqOut","SIDString":"nucleo_g431re_ihm07m1:9821"},{"RTWName":"<S13>/refSignalOut","SIDString":"nucleo_g431re_ihm07m1:9822"},{"RTWName":"<S13>/refSignalOut1","SIDString":"nucleo_g431re_ihm07m1:9823"},{"RTWName":"<S13>/estimatedParameter","SIDString":"nucleo_g431re_ihm07m1:9824"},{"RTWName":"<S13>/testNumOut","SIDString":"nucleo_g431re_ihm07m1:9825"},{"RTWName":"<S13>/testEnableFromTrgt","SIDString":"nucleo_g431re_ihm07m1:9826"},{"RTWName":"<S13>/estParIdx","SIDString":"nucleo_g431re_ihm07m1:9827"},{"RTWName":"<S13>/PhaseDiff","SIDString":"nucleo_g431re_ihm07m1:9828"},{"RTWName":"<S1>/Product","SIDString":"nucleo_g431re_ihm07m1:9117"},{"RTWName":"<S14>/TestNum","SIDString":"nucleo_g431re_ihm07m1:9831"},{"RTWName":"<S14>/ActSpeed","SIDString":"nucleo_g431re_ihm07m1:9832"},{"RTWName":"<S14>/RefSignal ","SIDString":"nucleo_g431re_ihm07m1:9833"},{"RTWName":"<S14>/refSignal_1","SIDString":"nucleo_g431re_ihm07m1:9834"},{"RTWName":"<S14>/Running","SIDString":"nucleo_g431re_ihm07m1:9835"},{"RTWName":"<S280>/u","SIDString":"nucleo_g431re_ihm07m1:9836:1"},{"RTWName":"<S280>/Compare","SIDString":"nucleo_g431re_ihm07m1:9836:2"},{"RTWName":"<S280>/Constant","SIDString":"nucleo_g431re_ihm07m1:9836:3"},{"RTWName":"<S280>/y","SIDString":"nucleo_g431re_ihm07m1:9836:4"},{"RTWName":"<S14>/Data Type Conversion3","SIDString":"nucleo_g431re_ihm07m1:9837"},{"RTWName":"<S14>/Switch","SIDString":"nucleo_g431re_ihm07m1:9838"},{"RTWName":"<S14>/TestNum1","SIDString":"nucleo_g431re_ihm07m1:9839"},{"RTWName":"<S281>/MaxSpeed","SIDString":"nucleo_g431re_ihm07m1:9841"},{"RTWName":"<S281>/IqRef","SIDString":"nucleo_g431re_ihm07m1:9842"},{"RTWName":"<S281>/ActSpeed","SIDString":"nucleo_g431re_ihm07m1:9843"},{"RTWName":"<S281>/En","SIDString":"nucleo_g431re_ihm07m1:9844"},{"RTWName":"<S281>/Enable","SIDString":"nucleo_g431re_ihm07m1:9845"},{"RTWName":"<S281>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:9846"},{"RTWName":"<S281>/Data Store\nRead1","SIDString":"nucleo_g431re_ihm07m1:9847"},{"RTWName":"<S281>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9848"},{"RTWName":"<S281>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9849"},{"RTWName":"<S282>/Ref_max","SIDString":"nucleo_g431re_ihm07m1:9850:773"},{"RTWName":"<S282>/Ref_act","SIDString":"nucleo_g431re_ihm07m1:9850:774"},{"RTWName":"<S282>/Abs","SIDString":"nucleo_g431re_ihm07m1:9850:775"},{"RTWName":"<S282>/Abs1","SIDString":"nucleo_g431re_ihm07m1:9850:776"},{"RTWName":"<S283>/u","SIDString":"nucleo_g431re_ihm07m1:9850:806:1"},{"RTWName":"<S283>/Compare","SIDString":"nucleo_g431re_ihm07m1:9850:806:2"},{"RTWName":"<S283>/Constant","SIDString":"nucleo_g431re_ihm07m1:9850:806:3"},{"RTWName":"<S283>/y","SIDString":"nucleo_g431re_ihm07m1:9850:806:4"},{"RTWName":"<S282>/Const","SIDString":"nucleo_g431re_ihm07m1:9850:790"},{"RTWName":"<S282>/Data Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9850:777"},{"RTWName":"<S282>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9850:809"},{"RTWName":"<S284>/In1","SIDString":"nucleo_g431re_ihm07m1:9850:799"},{"RTWName":"<S284>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9850:800"},{"RTWName":"<S284>/Out1","SIDString":"nucleo_g431re_ihm07m1:9850:801"},{"RTWName":"<S282>/If","SIDString":"nucleo_g431re_ihm07m1:9850:791"},{"RTWName":"<S285>/In2","SIDString":"nucleo_g431re_ihm07m1:9850:796"},{"RTWName":"<S285>/In1","SIDString":"nucleo_g431re_ihm07m1:9850:793"},{"RTWName":"<S285>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9850:794"},{"RTWName":"<S285>/Divide1","SIDString":"nucleo_g431re_ihm07m1:9850:811"},{"RTWName":"<S285>/Saturation","SIDString":"nucleo_g431re_ihm07m1:9850:782"},{"RTWName":"<S285>/Out1","SIDString":"nucleo_g431re_ihm07m1:9850:795"},{"RTWName":"<S282>/Merge","SIDString":"nucleo_g431re_ihm07m1:9850:802"},{"RTWName":"<S282>/One","SIDString":"nucleo_g431re_ihm07m1:9850:779"},{"RTWName":"<S282>/One_minus_derating","SIDString":"nucleo_g431re_ihm07m1:9850:780"},{"RTWName":"<S282>/Product","SIDString":"nucleo_g431re_ihm07m1:9850:781"},{"RTWName":"<S282>/Sum","SIDString":"nucleo_g431re_ihm07m1:9850:783"},{"RTWName":"<S282>/Sum2","SIDString":"nucleo_g431re_ihm07m1:9850:803"},{"RTWName":"<S282>/derating","SIDString":"nucleo_g431re_ihm07m1:9850:785"},{"RTWName":"<S282>/Derating_factor","SIDString":"nucleo_g431re_ihm07m1:9850:786"},{"RTWName":"<S281>/Divide","SIDString":"nucleo_g431re_ihm07m1:9851"},{"RTWName":"<S281>/Product","SIDString":"nucleo_g431re_ihm07m1:9852"},{"RTWName":"<S281>/Product1","SIDString":"nucleo_g431re_ihm07m1:9853"},{"RTWName":"<S281>/Iq_ref","SIDString":"nucleo_g431re_ihm07m1:9854"},{"RTWName":"<S14>/refSignal","SIDString":"nucleo_g431re_ihm07m1:9855"},{"RTWName":"<S14>/refSignal1","SIDString":"nucleo_g431re_ihm07m1:9856"},{"RTWName":"<S15>/estimatedParameter","SIDString":"nucleo_g431re_ihm07m1:9136"},{"RTWName":"<S15>/estParIdx","SIDString":"nucleo_g431re_ihm07m1:9137"},{"RTWName":"<S15>/SelSig","SIDString":"nucleo_g431re_ihm07m1:9138"},{"RTWName":"<S286>/Sig","SIDString":"nucleo_g431re_ihm07m1:9140"},{"RTWName":"<S286>/Equal","SIDString":"nucleo_g431re_ihm07m1:9141"},{"RTWName":"<S286>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9142"},{"RTWName":"<S286>/ChangeDet","SIDString":"nucleo_g431re_ihm07m1:9143"},{"RTWName":"<S287>/estimatedParameter","SIDString":"nucleo_g431re_ihm07m1:9145"},{"RTWName":"<S287>/estParIdx","SIDString":"nucleo_g431re_ihm07m1:9146"},{"RTWName":"<S287>/Trigger","SIDString":"nucleo_g431re_ihm07m1:9147"},{"RTWName":"<S289>/In1","SIDString":"nucleo_g431re_ihm07m1:9149"},{"RTWName":"<S289>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9150"},{"RTWName":"<S289>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9151"},{"RTWName":"<S290>/In1","SIDString":"nucleo_g431re_ihm07m1:9153"},{"RTWName":"<S290>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9154"},{"RTWName":"<S290>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9155"},{"RTWName":"<S291>/In1","SIDString":"nucleo_g431re_ihm07m1:9157"},{"RTWName":"<S291>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9158"},{"RTWName":"<S291>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9159"},{"RTWName":"<S292>/In1","SIDString":"nucleo_g431re_ihm07m1:9161"},{"RTWName":"<S292>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9162"},{"RTWName":"<S292>/Data Store\nWrite1","SIDString":"nucleo_g431re_ihm07m1:9163"},{"RTWName":"<S292>/Gain","SIDString":"nucleo_g431re_ihm07m1:9164"},{"RTWName":"<S293>/In1","SIDString":"nucleo_g431re_ihm07m1:9166"},{"RTWName":"<S293>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9167"},{"RTWName":"<S293>/Data Store\nWrite2","SIDString":"nucleo_g431re_ihm07m1:9168"},{"RTWName":"<S293>/Gain","SIDString":"nucleo_g431re_ihm07m1:9169"},{"RTWName":"<S294>/In1","SIDString":"nucleo_g431re_ihm07m1:9171"},{"RTWName":"<S294>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9172"},{"RTWName":"<S294>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9173"},{"RTWName":"<S295>/In1","SIDString":"nucleo_g431re_ihm07m1:9175"},{"RTWName":"<S295>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9176"},{"RTWName":"<S295>/Data Store\nWrite4","SIDString":"nucleo_g431re_ihm07m1:9177"},{"RTWName":"<S296>/In1","SIDString":"nucleo_g431re_ihm07m1:9179"},{"RTWName":"<S296>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9180"},{"RTWName":"<S296>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9181"},{"RTWName":"<S297>/1","SIDString":"nucleo_g431re_ihm07m1:9920"},{"RTWName":"<S297>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9921"},{"RTWName":"<S297>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9922"},{"RTWName":"<S298>/In1","SIDString":"nucleo_g431re_ihm07m1:9183"},{"RTWName":"<S298>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9184"},{"RTWName":"<S298>/Data Store\nWrite2","SIDString":"nucleo_g431re_ihm07m1:9185"},{"RTWName":"<S287>/Switch Case","SIDString":"nucleo_g431re_ihm07m1:9186"},{"RTWName":"<S287>/Idx","SIDString":"nucleo_g431re_ihm07m1:9187"},{"RTWName":"<S287>/EstPar","SIDString":"nucleo_g431re_ihm07m1:9188"},{"RTWName":"<S288>/Idx","SIDString":"nucleo_g431re_ihm07m1:9190"},{"RTWName":"<S288>/estimatedParameter","SIDString":"nucleo_g431re_ihm07m1:9191"},{"RTWName":"<S288>/SelSig","SIDString":"nucleo_g431re_ihm07m1:9192"},{"RTWName":"<S299>/EstPara","SIDString":"nucleo_g431re_ihm07m1:9194"},{"RTWName":"<S299>/EstParaIdx","SIDString":"nucleo_g431re_ihm07m1:9195"},{"RTWName":"<S301>/NOT","SIDString":"nucleo_g431re_ihm07m1:9197"},{"RTWName":"<S301>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9198"},{"RTWName":"<S301>/Out1","SIDString":"nucleo_g431re_ihm07m1:9199"},{"RTWName":"<S299>/Data Type Conversion5","SIDString":"nucleo_g431re_ihm07m1:9562"},{"RTWName":"<S299>/Switch","SIDString":"nucleo_g431re_ihm07m1:9205"},{"RTWName":"<S299>/Out1","SIDString":"nucleo_g431re_ihm07m1:9206"},{"RTWName":"<S288>/Byte Pack","SIDString":"nucleo_g431re_ihm07m1:9560"},{"RTWName":"<S288>/Data Type Conversion5","SIDString":"nucleo_g431re_ihm07m1:9561"},{"RTWName":"<S288>/Mux1","SIDString":"nucleo_g431re_ihm07m1:9212"},{"RTWName":"<S300>/In1","SIDString":"nucleo_g431re_ihm07m1:9214"},{"RTWName":"<S302>/Data Type\nPropagation","SIDString":"nucleo_g431re_ihm07m1:9215:1"},{"RTWName":"<S302>/Force to be scalar","SIDString":"nucleo_g431re_ihm07m1:9215:2"},{"RTWName":"<S307>/u","SIDString":"nucleo_g431re_ihm07m1:9215:3:1"},{"RTWName":"<S307>/FixPt\nConstant","SIDString":"nucleo_g431re_ihm07m1:9215:3:2"},{"RTWName":"<S307>/FixPt\nData Type\nDuplicate","SIDString":"nucleo_g431re_ihm07m1:9215:3:3"},{"RTWName":"<S307>/FixPt\nSum1","SIDString":"nucleo_g431re_ihm07m1:9215:3:4"},{"RTWName":"<S307>/y","SIDString":"nucleo_g431re_ihm07m1:9215:3:5"},{"RTWName":"<S302>/Output","SIDString":"nucleo_g431re_ihm07m1:9215:4"},{"RTWName":"<S308>/U","SIDString":"nucleo_g431re_ihm07m1:9215:5:1"},{"RTWName":"<S308>/Constant","SIDString":"nucleo_g431re_ihm07m1:9215:5:4"},{"RTWName":"<S308>/FixPt\nData Type\nDuplicate1","SIDString":"nucleo_g431re_ihm07m1:9215:5:2"},{"RTWName":"<S308>/FixPt\nSwitch","SIDString":"nucleo_g431re_ihm07m1:9215:5:3"},{"RTWName":"<S308>/Y","SIDString":"nucleo_g431re_ihm07m1:9215:5:5"},{"RTWName":"<S302>/y","SIDString":"nucleo_g431re_ihm07m1:9215:6"},{"RTWName":"<S303>/Data","SIDString":"nucleo_g431re_ihm07m1:9217"},{"RTWName":"<S303>/Data_width","SIDString":"nucleo_g431re_ihm07m1:9218"},{"RTWName":"<S303>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9219"},{"RTWName":"<S303>/Mux","SIDString":"nucleo_g431re_ihm07m1:9220"},{"RTWName":"<S303>/Start","SIDString":"nucleo_g431re_ihm07m1:9221"},{"RTWName":"<S303>/Data_out","SIDString":"nucleo_g431re_ihm07m1:9222"},{"RTWName":"<S303>/Iteration","SIDString":"nucleo_g431re_ihm07m1:9223"},{"RTWName":"<S304>/Data","SIDString":"nucleo_g431re_ihm07m1:9225"},{"RTWName":"<S304>/Data_width","SIDString":"nucleo_g431re_ihm07m1:9226"},{"RTWName":"<S304>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9227"},{"RTWName":"<S304>/Bias","SIDString":"nucleo_g431re_ihm07m1:9228"},{"RTWName":"<S304>/Mux","SIDString":"nucleo_g431re_ihm07m1:9229"},{"RTWName":"<S304>/Start","SIDString":"nucleo_g431re_ihm07m1:9230"},{"RTWName":"<S304>/Data_out","SIDString":"nucleo_g431re_ihm07m1:9231"},{"RTWName":"<S304>/Iteration","SIDString":"nucleo_g431re_ihm07m1:9232"},{"RTWName":"<S300>/If","SIDString":"nucleo_g431re_ihm07m1:9233"},{"RTWName":"<S300>/Merge","SIDString":"nucleo_g431re_ihm07m1:9234"},{"RTWName":"<S300>/Merge1","SIDString":"nucleo_g431re_ihm07m1:9235"},{"RTWName":"<S305>/Data","SIDString":"nucleo_g431re_ihm07m1:9237"},{"RTWName":"<S305>/Data_width","SIDString":"nucleo_g431re_ihm07m1:9238"},{"RTWName":"<S305>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9239"},{"RTWName":"<S305>/Bias","SIDString":"nucleo_g431re_ihm07m1:9240"},{"RTWName":"<S305>/End","SIDString":"nucleo_g431re_ihm07m1:9241"},{"RTWName":"<S305>/Mux","SIDString":"nucleo_g431re_ihm07m1:9242"},{"RTWName":"<S305>/Data_out","SIDString":"nucleo_g431re_ihm07m1:9243"},{"RTWName":"<S305>/Iteration","SIDString":"nucleo_g431re_ihm07m1:9244"},{"RTWName":"<S306>/Data","SIDString":"nucleo_g431re_ihm07m1:9246"},{"RTWName":"<S306>/Iteration","SIDString":"nucleo_g431re_ihm07m1:9247"},{"RTWName":"<S306>/Add","SIDString":"nucleo_g431re_ihm07m1:9248"},{"RTWName":"<S306>/Index\nVector","SIDString":"nucleo_g431re_ihm07m1:9249"},{"RTWName":"<S306>/UART/USART Write","SIDString":"nucleo_g431re_ihm07m1:9937"},{"RTWName":"<S306>/While Iterator","SIDString":"nucleo_g431re_ihm07m1:9251"},{"RTWName":"<S300>/Width","SIDString":"nucleo_g431re_ihm07m1:9252"},{"RTWName":"<S16>/VaIaVbIb","SIDString":"nucleo_g431re_ihm07m1:9254"},{"RTWName":"<S16>/Speed","SIDString":"nucleo_g431re_ihm07m1:9255"},{"RTWName":"<S16>/Theta","SIDString":"nucleo_g431re_ihm07m1:9256"},{"RTWName":"<S16>/Vdc","SIDString":"nucleo_g431re_ihm07m1:9257"},{"RTWName":"<S16>/PhaseDiff","SIDString":"nucleo_g431re_ihm07m1:9861"},{"RTWName":"<S16>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:9258"},{"RTWName":"<S16>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9259"},{"RTWName":"<S16>/Demux","SIDString":"nucleo_g431re_ihm07m1:9260"},{"RTWName":"<S16>/Demux1","SIDString":"nucleo_g431re_ihm07m1:9261"},{"RTWName":"<S16>/From12","SIDString":"nucleo_g431re_ihm07m1:9262"},{"RTWName":"<S16>/From8","SIDString":"nucleo_g431re_ihm07m1:9263"},{"RTWName":"<S16>/SelectSignal1","SIDString":"nucleo_g431re_ihm07m1:9264"},{"RTWName":"<S16>/Selector","SIDString":"nucleo_g431re_ihm07m1:9265"},{"RTWName":"<S16>/Selector1","SIDString":"nucleo_g431re_ihm07m1:9266"},{"RTWName":"<S16>/VdId","SIDString":"nucleo_g431re_ihm07m1:9267"},{"RTWName":"<S16>/VqIq","SIDString":"nucleo_g431re_ihm07m1:9268"},{"RTWName":"<S16>/SelSig","SIDString":"nucleo_g431re_ihm07m1:9269"},{"RTWName":"<S1>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9284"},{"RTWName":"<Root>/Data Store\nMemory","SIDString":"nucleo_g431re_ihm07m1:9286"},{"RTWName":"<Root>/Data Store\nMemory10","SIDString":"nucleo_g431re_ihm07m1:9287"},{"RTWName":"<Root>/Data Store\nMemory11","SIDString":"nucleo_g431re_ihm07m1:9288"},{"RTWName":"<Root>/Data Store\nMemory12","SIDString":"nucleo_g431re_ihm07m1:9289"},{"RTWName":"<Root>/Data Store\nMemory13","SIDString":"nucleo_g431re_ihm07m1:9290"},{"RTWName":"<Root>/Data Store\nMemory14","SIDString":"nucleo_g431re_ihm07m1:9291"},{"RTWName":"<Root>/Data Store\nMemory15","SIDString":"nucleo_g431re_ihm07m1:9292"},{"RTWName":"<Root>/Data Store\nMemory16","SIDString":"nucleo_g431re_ihm07m1:9293"},{"RTWName":"<Root>/Data Store\nMemory17","SIDString":"nucleo_g431re_ihm07m1:9294"},{"RTWName":"<Root>/Data Store\nMemory18","SIDString":"nucleo_g431re_ihm07m1:9295"},{"RTWName":"<Root>/Data Store\nMemory19","SIDString":"nucleo_g431re_ihm07m1:9296"},{"RTWName":"<Root>/Data Store\nMemory20","SIDString":"nucleo_g431re_ihm07m1:9297"},{"RTWName":"<Root>/Data Store\nMemory21","SIDString":"nucleo_g431re_ihm07m1:9298"},{"RTWName":"<Root>/Data Store\nMemory22","SIDString":"nucleo_g431re_ihm07m1:9299"},{"RTWName":"<Root>/Data Store\nMemory23","SIDString":"nucleo_g431re_ihm07m1:9300"},{"RTWName":"<Root>/Data Store\nMemory24","SIDString":"nucleo_g431re_ihm07m1:9301"},{"RTWName":"<Root>/Data Store\nMemory25","SIDString":"nucleo_g431re_ihm07m1:9302"},{"RTWName":"<Root>/Data Store\nMemory28","SIDString":"nucleo_g431re_ihm07m1:9303"},{"RTWName":"<Root>/Data Store\nMemory29","SIDString":"nucleo_g431re_ihm07m1:9304"},{"RTWName":"<Root>/Data Store\nMemory30","SIDString":"nucleo_g431re_ihm07m1:9305"},{"RTWName":"<Root>/Data Store\nMemory31","SIDString":"nucleo_g431re_ihm07m1:9601"},{"RTWName":"<Root>/Data Store\nMemory32","SIDString":"nucleo_g431re_ihm07m1:9602"},{"RTWName":"<Root>/Data Store\nMemory33","SIDString":"nucleo_g431re_ihm07m1:9603"},{"RTWName":"<Root>/Data Store\nMemory34","SIDString":"nucleo_g431re_ihm07m1:9604"},{"RTWName":"<Root>/Data Store\nMemory35","SIDString":"nucleo_g431re_ihm07m1:9605"},{"RTWName":"<Root>/Data Store\nMemory36","SIDString":"nucleo_g431re_ihm07m1:9606"},{"RTWName":"<Root>/Data Store\nMemory37","SIDString":"nucleo_g431re_ihm07m1:9607"},{"RTWName":"<Root>/Data Store\nMemory38","SIDString":"nucleo_g431re_ihm07m1:9608"},{"RTWName":"<Root>/Data Store\nMemory39","SIDString":"nucleo_g431re_ihm07m1:9609"},{"RTWName":"<Root>/Data Store\nMemory40","SIDString":"nucleo_g431re_ihm07m1:9612"},{"RTWName":"<Root>/Data Store\nMemory41","SIDString":"nucleo_g431re_ihm07m1:9610"},{"RTWName":"<Root>/Data Store\nMemory5","SIDString":"nucleo_g431re_ihm07m1:9306"},{"RTWName":"<Root>/Data Store\nMemory6","SIDString":"nucleo_g431re_ihm07m1:9307"},{"RTWName":"<Root>/Data Store\nMemory7","SIDString":"nucleo_g431re_ihm07m1:9308"},{"RTWName":"<Root>/Data Store\nMemory8","SIDString":"nucleo_g431re_ihm07m1:9309"},{"RTWName":"<Root>/Data Store\nMemory9","SIDString":"nucleo_g431re_ihm07m1:9310"},{"RTWName":"<S2>/function","SIDString":"nucleo_g431re_ihm07m1:9952"},{"RTWName":"<S311>/Analog to Digital Converter","SIDString":"nucleo_g431re_ihm07m1:9954:462"},{"RTWName":"<S311>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9954:1082"},{"RTWName":"<S4294967295>/msg","SIDString":"nucleo_g431re_ihm07m1:9954:1064"},{"RTWName":"<S820>/msg","SIDString":"nucleo_g431re_ihm07m1:9954:1066"},{"RTWName":"<S820>/Trigger","SIDString":"nucleo_g431re_ihm07m1:9954:1067"},{"RTWName":"<S820>/Ground","SIDString":"nucleo_g431re_ihm07m1:9954:1068"},{"RTWName":"<S821>/Msg","SIDString":"nucleo_g431re_ihm07m1:9954:1069:228"},{"RTWName":"<S821>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9954:1069:269"},{"RTWName":"<S821>/Data Unpack","SIDString":"nucleo_g431re_ihm07m1:9954:1069:271"},{"RTWName":"<S822>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9954:1069:254"},{"RTWName":"<S823>/Valid","SIDString":"nucleo_g431re_ihm07m1:9954:1069:251"},{"RTWName":"<S823>/Constant","SIDString":"nucleo_g431re_ihm07m1:9954:1069:266"},{"RTWName":"<S823>/MessageSend","SIDString":"nucleo_g431re_ihm07m1:9954:1069:244"},{"RTWName":"<S823>/Done","SIDString":"nucleo_g431re_ihm07m1:9954:1069:252"},{"RTWName":"<S822>/ Done","SIDString":"nucleo_g431re_ihm07m1:9954:1069:255"},{"RTWName":"<S821>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9954:1069:237"},{"RTWName":"<S821>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9954:1069:270"},{"RTWName":"<S821>/Width","SIDString":"nucleo_g431re_ihm07m1:9954:1069:267"},{"RTWName":"<S821>/Data","SIDString":"nucleo_g431re_ihm07m1:9954:1069:241"},{"RTWName":"<S821>/Length","SIDString":"nucleo_g431re_ihm07m1:9954:1069:242"},{"RTWName":"<S821>/Valid","SIDString":"nucleo_g431re_ihm07m1:9954:1069:243"},{"RTWName":"<S821>/Done","SIDString":"nucleo_g431re_ihm07m1:9954:1069:245"},{"RTWName":"<S820>/TerminateDone","SIDString":"nucleo_g431re_ihm07m1:9954:1070"},{"RTWName":"<S820>/TerminateLength","SIDString":"nucleo_g431re_ihm07m1:9954:1071"},{"RTWName":"<S820>/TerminateValid","SIDString":"nucleo_g431re_ihm07m1:9954:1072"},{"RTWName":"<S820>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9954:1073"},{"RTWName":"<S820>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9954:1074"},{"RTWName":"<S820>/Status","SIDString":"nucleo_g431re_ihm07m1:9954:1075"},{"RTWName":"<S4294967295>/Status","SIDString":"nucleo_g431re_ihm07m1:9954:1085"},{"RTWName":"<S4294967295>/Trigger","SIDString":"nucleo_g431re_ihm07m1:9954:1076"},{"RTWName":"<S4294967295>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9954:1077"},{"RTWName":"<S310>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9954:1083"},{"RTWName":"<S309>/Cnts","SIDString":"nucleo_g431re_ihm07m1:9954:1084"},{"RTWName":"<S2>/ADC2_Vac_Vdc","SIDString":"nucleo_g431re_ihm07m1:9953"},{"RTWName":"<S3>/Demux","SIDString":"nucleo_g431re_ihm07m1:9924:21"},{"RTWName":"<S312>/data","SIDString":"nucleo_g431re_ihm07m1:9924:514"},{"RTWName":"<S313>/data","SIDString":"nucleo_g431re_ihm07m1:9924:516"},{"RTWName":"<S313>/Hardware Interrupt","SIDString":"nucleo_g431re_ihm07m1:9924:517"},{"RTWName":"<S313>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9924:518"},{"RTWName":"<S313>/msg","SIDString":"nucleo_g431re_ihm07m1:9924:519"},{"RTWName":"<S4294967295>/data","SIDString":"nucleo_g431re_ihm07m1:9924:521"},{"RTWName":"<S4294967295>/msg","SIDString":"nucleo_g431re_ihm07m1:9924:522"},{"RTWName":"<S312>/msg","SIDString":"nucleo_g431re_ihm07m1:9924:523"},{"RTWName":"<S3>/EXTI0 Event Task","SIDString":"nucleo_g431re_ihm07m1:9924:610"},{"RTWName":"<S3>/Mux","SIDString":"nucleo_g431re_ihm07m1:9924:177"},{"RTWName":"<S3>/ADC1 Inj EoCS","SIDString":"nucleo_g431re_ihm07m1:9924:101"},{"RTWName":"<S3>/ADC2 Inj EoCS","SIDString":"nucleo_g431re_ihm07m1:9924:611"},{"RTWName":"<S314>/Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9938:341"},{"RTWName":"<S315>/Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9938:346"},{"RTWName":"<S316>/Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9938:351"},{"RTWName":"<S316>/Digital Port Write","SIDString":"nucleo_g431re_ihm07m1:9938:355"},{"RTWName":"<S4294967295>/Pin 1","SIDString":"nucleo_g431re_ihm07m1:9938:357"},{"RTWName":"<S4294967295>/Pin 2","SIDString":"nucleo_g431re_ihm07m1:9938:358"},{"RTWName":"<S4294967295>/Pin 3","SIDString":"nucleo_g431re_ihm07m1:9938:359"},{"RTWName":"<S4294967295>/Pin 0","SIDString":"nucleo_g431re_ihm07m1:9938:360"},{"RTWName":"<S4294967295>/Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9938:545"},{"RTWName":"<S4294967295>/Pin 10","SIDString":"nucleo_g431re_ihm07m1:9938:361"},{"RTWName":"<S4294967295>/Pin 11","SIDString":"nucleo_g431re_ihm07m1:9938:362"},{"RTWName":"<S4294967295>/Pin 12","SIDString":"nucleo_g431re_ihm07m1:9938:363"},{"RTWName":"<S4294967295>/Pin 13","SIDString":"nucleo_g431re_ihm07m1:9938:364"},{"RTWName":"<S4294967295>/Pin 14","SIDString":"nucleo_g431re_ihm07m1:9938:365"},{"RTWName":"<S4294967295>/Pin 15","SIDString":"nucleo_g431re_ihm07m1:9938:366"},{"RTWName":"<S4294967295>/Pin 4","SIDString":"nucleo_g431re_ihm07m1:9938:367"},{"RTWName":"<S4294967295>/Pin 5","SIDString":"nucleo_g431re_ihm07m1:9938:368"},{"RTWName":"<S4294967295>/Pin 6","SIDString":"nucleo_g431re_ihm07m1:9938:369"},{"RTWName":"<S4294967295>/Pin 7","SIDString":"nucleo_g431re_ihm07m1:9938:370"},{"RTWName":"<S4294967295>/Pin 8","SIDString":"nucleo_g431re_ihm07m1:9938:371"},{"RTWName":"<S4294967295>/Pin 9","SIDString":"nucleo_g431re_ihm07m1:9938:372"},{"RTWName":"<S831>/Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9938:375"},{"RTWName":"<S831>/Pin 0","SIDString":"nucleo_g431re_ihm07m1:9938:376"},{"RTWName":"<S831>/Pin 1","SIDString":"nucleo_g431re_ihm07m1:9938:377"},{"RTWName":"<S831>/Pin 2","SIDString":"nucleo_g431re_ihm07m1:9938:378"},{"RTWName":"<S831>/Pin 3","SIDString":"nucleo_g431re_ihm07m1:9938:379"},{"RTWName":"<S831>/Pin 4","SIDString":"nucleo_g431re_ihm07m1:9938:380"},{"RTWName":"<S831>/Pin 5","SIDString":"nucleo_g431re_ihm07m1:9938:381"},{"RTWName":"<S831>/Pin 6","SIDString":"nucleo_g431re_ihm07m1:9938:382"},{"RTWName":"<S831>/Pin 7","SIDString":"nucleo_g431re_ihm07m1:9938:383"},{"RTWName":"<S831>/Pin 8","SIDString":"nucleo_g431re_ihm07m1:9938:384"},{"RTWName":"<S831>/Pin 9","SIDString":"nucleo_g431re_ihm07m1:9938:385"},{"RTWName":"<S831>/Pin 10","SIDString":"nucleo_g431re_ihm07m1:9938:386"},{"RTWName":"<S831>/Pin 11","SIDString":"nucleo_g431re_ihm07m1:9938:387"},{"RTWName":"<S831>/Pin 12","SIDString":"nucleo_g431re_ihm07m1:9938:388"},{"RTWName":"<S831>/Pin 13","SIDString":"nucleo_g431re_ihm07m1:9938:389"},{"RTWName":"<S831>/Pin 14","SIDString":"nucleo_g431re_ihm07m1:9938:390"},{"RTWName":"<S831>/Pin 15","SIDString":"nucleo_g431re_ihm07m1:9938:391"},{"RTWName":"<S831>/ConstValid","SIDString":"nucleo_g431re_ihm07m1:9938:392"},{"RTWName":"<S831>/ConstValid1","SIDString":"nucleo_g431re_ihm07m1:9938:393"},{"RTWName":"<S831>/ConstValid10","SIDString":"nucleo_g431re_ihm07m1:9938:394"},{"RTWName":"<S831>/ConstValid11","SIDString":"nucleo_g431re_ihm07m1:9938:395"},{"RTWName":"<S831>/ConstValid12","SIDString":"nucleo_g431re_ihm07m1:9938:396"},{"RTWName":"<S831>/ConstValid13","SIDString":"nucleo_g431re_ihm07m1:9938:397"},{"RTWName":"<S831>/ConstValid14","SIDString":"nucleo_g431re_ihm07m1:9938:398"},{"RTWName":"<S831>/ConstValid15","SIDString":"nucleo_g431re_ihm07m1:9938:399"},{"RTWName":"<S831>/ConstValid16","SIDString":"nucleo_g431re_ihm07m1:9938:400"},{"RTWName":"<S831>/ConstValid2","SIDString":"nucleo_g431re_ihm07m1:9938:401"},{"RTWName":"<S831>/ConstValid3","SIDString":"nucleo_g431re_ihm07m1:9938:402"},{"RTWName":"<S831>/ConstValid4","SIDString":"nucleo_g431re_ihm07m1:9938:403"},{"RTWName":"<S831>/ConstValid5","SIDString":"nucleo_g431re_ihm07m1:9938:404"},{"RTWName":"<S831>/ConstValid6","SIDString":"nucleo_g431re_ihm07m1:9938:405"},{"RTWName":"<S831>/ConstValid7","SIDString":"nucleo_g431re_ihm07m1:9938:406"},{"RTWName":"<S831>/ConstValid8","SIDString":"nucleo_g431re_ihm07m1:9938:407"},{"RTWName":"<S831>/ConstValid9","SIDString":"nucleo_g431re_ihm07m1:9938:408"},{"RTWName":"<S831>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9938:409"},{"RTWName":"<S831>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:410"},{"RTWName":"<S831>/Data Type Conversion10","SIDString":"nucleo_g431re_ihm07m1:9938:411"},{"RTWName":"<S831>/Data Type Conversion11","SIDString":"nucleo_g431re_ihm07m1:9938:412"},{"RTWName":"<S831>/Data Type Conversion12","SIDString":"nucleo_g431re_ihm07m1:9938:413"},{"RTWName":"<S831>/Data Type Conversion13","SIDString":"nucleo_g431re_ihm07m1:9938:414"},{"RTWName":"<S831>/Data Type Conversion14","SIDString":"nucleo_g431re_ihm07m1:9938:415"},{"RTWName":"<S831>/Data Type Conversion15","SIDString":"nucleo_g431re_ihm07m1:9938:416"},{"RTWName":"<S831>/Data Type Conversion16","SIDString":"nucleo_g431re_ihm07m1:9938:417"},{"RTWName":"<S831>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:418"},{"RTWName":"<S831>/Data Type Conversion3","SIDString":"nucleo_g431re_ihm07m1:9938:419"},{"RTWName":"<S831>/Data Type Conversion4","SIDString":"nucleo_g431re_ihm07m1:9938:420"},{"RTWName":"<S831>/Data Type Conversion5","SIDString":"nucleo_g431re_ihm07m1:9938:421"},{"RTWName":"<S831>/Data Type Conversion6","SIDString":"nucleo_g431re_ihm07m1:9938:422"},{"RTWName":"<S831>/Data Type Conversion7","SIDString":"nucleo_g431re_ihm07m1:9938:423"},{"RTWName":"<S831>/Data Type Conversion8","SIDString":"nucleo_g431re_ihm07m1:9938:424"},{"RTWName":"<S831>/Data Type Conversion9","SIDString":"nucleo_g431re_ihm07m1:9938:425"},{"RTWName":"<S831>/GroundDone","SIDString":"nucleo_g431re_ihm07m1:9938:426"},{"RTWName":"<S831>/GroundDone1","SIDString":"nucleo_g431re_ihm07m1:9938:427"},{"RTWName":"<S831>/GroundDone10","SIDString":"nucleo_g431re_ihm07m1:9938:428"},{"RTWName":"<S831>/GroundDone11","SIDString":"nucleo_g431re_ihm07m1:9938:429"},{"RTWName":"<S831>/GroundDone12","SIDString":"nucleo_g431re_ihm07m1:9938:430"},{"RTWName":"<S831>/GroundDone13","SIDString":"nucleo_g431re_ihm07m1:9938:431"},{"RTWName":"<S831>/GroundDone14","SIDString":"nucleo_g431re_ihm07m1:9938:432"},{"RTWName":"<S831>/GroundDone15","SIDString":"nucleo_g431re_ihm07m1:9938:433"},{"RTWName":"<S831>/GroundDone16","SIDString":"nucleo_g431re_ihm07m1:9938:434"},{"RTWName":"<S831>/GroundDone2","SIDString":"nucleo_g431re_ihm07m1:9938:435"},{"RTWName":"<S831>/GroundDone3","SIDString":"nucleo_g431re_ihm07m1:9938:436"},{"RTWName":"<S831>/GroundDone4","SIDString":"nucleo_g431re_ihm07m1:9938:437"},{"RTWName":"<S831>/GroundDone5","SIDString":"nucleo_g431re_ihm07m1:9938:438"},{"RTWName":"<S831>/GroundDone6","SIDString":"nucleo_g431re_ihm07m1:9938:439"},{"RTWName":"<S831>/GroundDone7","SIDString":"nucleo_g431re_ihm07m1:9938:440"},{"RTWName":"<S831>/GroundDone8","SIDString":"nucleo_g431re_ihm07m1:9938:441"},{"RTWName":"<S831>/GroundDone9","SIDString":"nucleo_g431re_ihm07m1:9938:442"},{"RTWName":"<S832>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:443:244"},{"RTWName":"<S832>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:443:246"},{"RTWName":"<S832>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:443:245"},{"RTWName":"<S832>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:443:271"},{"RTWName":"<S832>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:443:358"},{"RTWName":"<S832>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:443:339"},{"RTWName":"<S832>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:443:340"},{"RTWName":"<S849>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:443:279"},{"RTWName":"<S849>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:443:280"},{"RTWName":"<S851>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:443:275"},{"RTWName":"<S851>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:443:360"},{"RTWName":"<S851>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:443:363"},{"RTWName":"<S851>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:443:355"},{"RTWName":"<S852>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:443:283"},{"RTWName":"<S852>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:443:284"},{"RTWName":"<S852>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:443:342"},{"RTWName":"<S852>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:443:343"},{"RTWName":"<S852>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:443:344"},{"RTWName":"<S852>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:443:345"},{"RTWName":"<S852>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:443:346"},{"RTWName":"<S852>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:443:365"},{"RTWName":"<S852>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:443:347"},{"RTWName":"<S852>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:443:364"},{"RTWName":"<S852>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:443:348"},{"RTWName":"<S852>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:443:349"},{"RTWName":"<S852>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:443:350"},{"RTWName":"<S852>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:443:351"},{"RTWName":"<S852>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:443:352"},{"RTWName":"<S852>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:443:285"},{"RTWName":"<S852>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:443:361"},{"RTWName":"<S849>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:443:281"},{"RTWName":"<S849>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:443:362"},{"RTWName":"<S850>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:443:249"},{"RTWName":"<S853>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:443:251"},{"RTWName":"<S853>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:443:253"},{"RTWName":"<S854>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:443:256"},{"RTWName":"<S854>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:443:257"},{"RTWName":"<S854>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:443:258"},{"RTWName":"<S854>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:443:259"},{"RTWName":"<S854>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:443:260"},{"RTWName":"<S850>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:443:261"},{"RTWName":"<S850>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:443:262"},{"RTWName":"<S832>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:443:264"},{"RTWName":"<S832>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:443:338"},{"RTWName":"<S832>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:443:270"},{"RTWName":"<S832>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:443:267"},{"RTWName":"<S832>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:443:272"},{"RTWName":"<S833>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:444:244"},{"RTWName":"<S833>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:444:246"},{"RTWName":"<S833>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:444:245"},{"RTWName":"<S833>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:444:271"},{"RTWName":"<S833>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:444:358"},{"RTWName":"<S833>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:444:339"},{"RTWName":"<S833>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:444:340"},{"RTWName":"<S855>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:444:279"},{"RTWName":"<S855>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:444:280"},{"RTWName":"<S857>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:444:275"},{"RTWName":"<S857>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:444:360"},{"RTWName":"<S857>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:444:363"},{"RTWName":"<S857>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:444:355"},{"RTWName":"<S858>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:444:283"},{"RTWName":"<S858>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:444:284"},{"RTWName":"<S858>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:444:342"},{"RTWName":"<S858>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:444:343"},{"RTWName":"<S858>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:444:344"},{"RTWName":"<S858>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:444:345"},{"RTWName":"<S858>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:444:346"},{"RTWName":"<S858>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:444:365"},{"RTWName":"<S858>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:444:347"},{"RTWName":"<S858>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:444:364"},{"RTWName":"<S858>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:444:348"},{"RTWName":"<S858>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:444:349"},{"RTWName":"<S858>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:444:350"},{"RTWName":"<S858>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:444:351"},{"RTWName":"<S858>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:444:352"},{"RTWName":"<S858>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:444:285"},{"RTWName":"<S858>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:444:361"},{"RTWName":"<S855>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:444:281"},{"RTWName":"<S855>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:444:362"},{"RTWName":"<S856>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:444:249"},{"RTWName":"<S859>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:444:251"},{"RTWName":"<S859>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:444:253"},{"RTWName":"<S860>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:444:256"},{"RTWName":"<S860>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:444:257"},{"RTWName":"<S860>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:444:258"},{"RTWName":"<S860>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:444:259"},{"RTWName":"<S860>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:444:260"},{"RTWName":"<S856>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:444:261"},{"RTWName":"<S856>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:444:262"},{"RTWName":"<S833>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:444:264"},{"RTWName":"<S833>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:444:338"},{"RTWName":"<S833>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:444:270"},{"RTWName":"<S833>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:444:267"},{"RTWName":"<S833>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:444:272"},{"RTWName":"<S834>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:445:244"},{"RTWName":"<S834>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:445:246"},{"RTWName":"<S834>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:445:245"},{"RTWName":"<S834>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:445:271"},{"RTWName":"<S834>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:445:358"},{"RTWName":"<S834>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:445:339"},{"RTWName":"<S834>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:445:340"},{"RTWName":"<S861>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:445:279"},{"RTWName":"<S861>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:445:280"},{"RTWName":"<S863>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:445:275"},{"RTWName":"<S863>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:445:360"},{"RTWName":"<S863>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:445:363"},{"RTWName":"<S863>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:445:355"},{"RTWName":"<S864>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:445:283"},{"RTWName":"<S864>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:445:284"},{"RTWName":"<S864>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:445:342"},{"RTWName":"<S864>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:445:343"},{"RTWName":"<S864>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:445:344"},{"RTWName":"<S864>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:445:345"},{"RTWName":"<S864>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:445:346"},{"RTWName":"<S864>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:445:365"},{"RTWName":"<S864>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:445:347"},{"RTWName":"<S864>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:445:364"},{"RTWName":"<S864>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:445:348"},{"RTWName":"<S864>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:445:349"},{"RTWName":"<S864>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:445:350"},{"RTWName":"<S864>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:445:351"},{"RTWName":"<S864>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:445:352"},{"RTWName":"<S864>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:445:285"},{"RTWName":"<S864>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:445:361"},{"RTWName":"<S861>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:445:281"},{"RTWName":"<S861>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:445:362"},{"RTWName":"<S862>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:445:249"},{"RTWName":"<S865>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:445:251"},{"RTWName":"<S865>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:445:253"},{"RTWName":"<S866>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:445:256"},{"RTWName":"<S866>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:445:257"},{"RTWName":"<S866>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:445:258"},{"RTWName":"<S866>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:445:259"},{"RTWName":"<S866>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:445:260"},{"RTWName":"<S862>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:445:261"},{"RTWName":"<S862>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:445:262"},{"RTWName":"<S834>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:445:264"},{"RTWName":"<S834>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:445:338"},{"RTWName":"<S834>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:445:270"},{"RTWName":"<S834>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:445:267"},{"RTWName":"<S834>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:445:272"},{"RTWName":"<S835>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:446:244"},{"RTWName":"<S835>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:446:246"},{"RTWName":"<S835>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:446:245"},{"RTWName":"<S835>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:446:271"},{"RTWName":"<S835>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:446:358"},{"RTWName":"<S835>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:446:339"},{"RTWName":"<S835>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:446:340"},{"RTWName":"<S867>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:446:279"},{"RTWName":"<S867>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:446:280"},{"RTWName":"<S869>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:446:275"},{"RTWName":"<S869>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:446:360"},{"RTWName":"<S869>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:446:363"},{"RTWName":"<S869>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:446:355"},{"RTWName":"<S870>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:446:283"},{"RTWName":"<S870>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:446:284"},{"RTWName":"<S870>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:446:342"},{"RTWName":"<S870>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:446:343"},{"RTWName":"<S870>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:446:344"},{"RTWName":"<S870>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:446:345"},{"RTWName":"<S870>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:446:346"},{"RTWName":"<S870>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:446:365"},{"RTWName":"<S870>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:446:347"},{"RTWName":"<S870>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:446:364"},{"RTWName":"<S870>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:446:348"},{"RTWName":"<S870>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:446:349"},{"RTWName":"<S870>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:446:350"},{"RTWName":"<S870>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:446:351"},{"RTWName":"<S870>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:446:352"},{"RTWName":"<S870>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:446:285"},{"RTWName":"<S870>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:446:361"},{"RTWName":"<S867>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:446:281"},{"RTWName":"<S867>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:446:362"},{"RTWName":"<S868>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:446:249"},{"RTWName":"<S871>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:446:251"},{"RTWName":"<S871>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:446:253"},{"RTWName":"<S872>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:446:256"},{"RTWName":"<S872>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:446:257"},{"RTWName":"<S872>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:446:258"},{"RTWName":"<S872>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:446:259"},{"RTWName":"<S872>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:446:260"},{"RTWName":"<S868>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:446:261"},{"RTWName":"<S868>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:446:262"},{"RTWName":"<S835>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:446:264"},{"RTWName":"<S835>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:446:338"},{"RTWName":"<S835>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:446:270"},{"RTWName":"<S835>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:446:267"},{"RTWName":"<S835>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:446:272"},{"RTWName":"<S836>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:447:244"},{"RTWName":"<S836>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:447:246"},{"RTWName":"<S836>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:447:245"},{"RTWName":"<S836>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:447:271"},{"RTWName":"<S836>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:447:358"},{"RTWName":"<S836>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:447:339"},{"RTWName":"<S836>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:447:340"},{"RTWName":"<S873>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:447:279"},{"RTWName":"<S873>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:447:280"},{"RTWName":"<S875>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:447:275"},{"RTWName":"<S875>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:447:360"},{"RTWName":"<S875>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:447:363"},{"RTWName":"<S875>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:447:355"},{"RTWName":"<S876>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:447:283"},{"RTWName":"<S876>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:447:284"},{"RTWName":"<S876>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:447:342"},{"RTWName":"<S876>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:447:343"},{"RTWName":"<S876>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:447:344"},{"RTWName":"<S876>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:447:345"},{"RTWName":"<S876>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:447:346"},{"RTWName":"<S876>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:447:365"},{"RTWName":"<S876>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:447:347"},{"RTWName":"<S876>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:447:364"},{"RTWName":"<S876>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:447:348"},{"RTWName":"<S876>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:447:349"},{"RTWName":"<S876>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:447:350"},{"RTWName":"<S876>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:447:351"},{"RTWName":"<S876>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:447:352"},{"RTWName":"<S876>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:447:285"},{"RTWName":"<S876>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:447:361"},{"RTWName":"<S873>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:447:281"},{"RTWName":"<S873>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:447:362"},{"RTWName":"<S874>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:447:249"},{"RTWName":"<S877>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:447:251"},{"RTWName":"<S877>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:447:253"},{"RTWName":"<S878>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:447:256"},{"RTWName":"<S878>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:447:257"},{"RTWName":"<S878>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:447:258"},{"RTWName":"<S878>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:447:259"},{"RTWName":"<S878>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:447:260"},{"RTWName":"<S874>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:447:261"},{"RTWName":"<S874>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:447:262"},{"RTWName":"<S836>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:447:264"},{"RTWName":"<S836>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:447:338"},{"RTWName":"<S836>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:447:270"},{"RTWName":"<S836>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:447:267"},{"RTWName":"<S836>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:447:272"},{"RTWName":"<S837>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:448:244"},{"RTWName":"<S837>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:448:246"},{"RTWName":"<S837>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:448:245"},{"RTWName":"<S837>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:448:271"},{"RTWName":"<S837>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:448:358"},{"RTWName":"<S837>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:448:339"},{"RTWName":"<S837>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:448:340"},{"RTWName":"<S879>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:448:279"},{"RTWName":"<S879>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:448:280"},{"RTWName":"<S881>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:448:275"},{"RTWName":"<S881>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:448:360"},{"RTWName":"<S881>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:448:363"},{"RTWName":"<S881>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:448:355"},{"RTWName":"<S882>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:448:283"},{"RTWName":"<S882>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:448:284"},{"RTWName":"<S882>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:448:342"},{"RTWName":"<S882>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:448:343"},{"RTWName":"<S882>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:448:344"},{"RTWName":"<S882>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:448:345"},{"RTWName":"<S882>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:448:346"},{"RTWName":"<S882>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:448:365"},{"RTWName":"<S882>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:448:347"},{"RTWName":"<S882>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:448:364"},{"RTWName":"<S882>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:448:348"},{"RTWName":"<S882>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:448:349"},{"RTWName":"<S882>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:448:350"},{"RTWName":"<S882>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:448:351"},{"RTWName":"<S882>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:448:352"},{"RTWName":"<S882>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:448:285"},{"RTWName":"<S882>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:448:361"},{"RTWName":"<S879>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:448:281"},{"RTWName":"<S879>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:448:362"},{"RTWName":"<S880>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:448:249"},{"RTWName":"<S883>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:448:251"},{"RTWName":"<S883>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:448:253"},{"RTWName":"<S884>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:448:256"},{"RTWName":"<S884>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:448:257"},{"RTWName":"<S884>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:448:258"},{"RTWName":"<S884>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:448:259"},{"RTWName":"<S884>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:448:260"},{"RTWName":"<S880>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:448:261"},{"RTWName":"<S880>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:448:262"},{"RTWName":"<S837>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:448:264"},{"RTWName":"<S837>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:448:338"},{"RTWName":"<S837>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:448:270"},{"RTWName":"<S837>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:448:267"},{"RTWName":"<S837>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:448:272"},{"RTWName":"<S838>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:449:244"},{"RTWName":"<S838>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:449:246"},{"RTWName":"<S838>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:449:245"},{"RTWName":"<S838>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:449:271"},{"RTWName":"<S838>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:449:358"},{"RTWName":"<S838>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:449:339"},{"RTWName":"<S838>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:449:340"},{"RTWName":"<S885>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:449:279"},{"RTWName":"<S885>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:449:280"},{"RTWName":"<S887>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:449:275"},{"RTWName":"<S887>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:449:360"},{"RTWName":"<S887>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:449:363"},{"RTWName":"<S887>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:449:355"},{"RTWName":"<S888>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:449:283"},{"RTWName":"<S888>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:449:284"},{"RTWName":"<S888>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:449:342"},{"RTWName":"<S888>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:449:343"},{"RTWName":"<S888>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:449:344"},{"RTWName":"<S888>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:449:345"},{"RTWName":"<S888>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:449:346"},{"RTWName":"<S888>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:449:365"},{"RTWName":"<S888>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:449:347"},{"RTWName":"<S888>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:449:364"},{"RTWName":"<S888>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:449:348"},{"RTWName":"<S888>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:449:349"},{"RTWName":"<S888>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:449:350"},{"RTWName":"<S888>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:449:351"},{"RTWName":"<S888>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:449:352"},{"RTWName":"<S888>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:449:285"},{"RTWName":"<S888>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:449:361"},{"RTWName":"<S885>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:449:281"},{"RTWName":"<S885>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:449:362"},{"RTWName":"<S886>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:449:249"},{"RTWName":"<S889>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:449:251"},{"RTWName":"<S889>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:449:253"},{"RTWName":"<S890>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:449:256"},{"RTWName":"<S890>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:449:257"},{"RTWName":"<S890>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:449:258"},{"RTWName":"<S890>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:449:259"},{"RTWName":"<S890>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:449:260"},{"RTWName":"<S886>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:449:261"},{"RTWName":"<S886>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:449:262"},{"RTWName":"<S838>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:449:264"},{"RTWName":"<S838>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:449:338"},{"RTWName":"<S838>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:449:270"},{"RTWName":"<S838>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:449:267"},{"RTWName":"<S838>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:449:272"},{"RTWName":"<S839>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:450:244"},{"RTWName":"<S839>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:450:246"},{"RTWName":"<S839>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:450:245"},{"RTWName":"<S839>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:450:271"},{"RTWName":"<S839>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:450:358"},{"RTWName":"<S839>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:450:339"},{"RTWName":"<S839>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:450:340"},{"RTWName":"<S891>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:450:279"},{"RTWName":"<S891>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:450:280"},{"RTWName":"<S893>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:450:275"},{"RTWName":"<S893>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:450:360"},{"RTWName":"<S893>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:450:363"},{"RTWName":"<S893>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:450:355"},{"RTWName":"<S894>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:450:283"},{"RTWName":"<S894>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:450:284"},{"RTWName":"<S894>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:450:342"},{"RTWName":"<S894>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:450:343"},{"RTWName":"<S894>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:450:344"},{"RTWName":"<S894>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:450:345"},{"RTWName":"<S894>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:450:346"},{"RTWName":"<S894>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:450:365"},{"RTWName":"<S894>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:450:347"},{"RTWName":"<S894>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:450:364"},{"RTWName":"<S894>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:450:348"},{"RTWName":"<S894>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:450:349"},{"RTWName":"<S894>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:450:350"},{"RTWName":"<S894>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:450:351"},{"RTWName":"<S894>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:450:352"},{"RTWName":"<S894>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:450:285"},{"RTWName":"<S894>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:450:361"},{"RTWName":"<S891>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:450:281"},{"RTWName":"<S891>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:450:362"},{"RTWName":"<S892>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:450:249"},{"RTWName":"<S895>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:450:251"},{"RTWName":"<S895>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:450:253"},{"RTWName":"<S896>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:450:256"},{"RTWName":"<S896>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:450:257"},{"RTWName":"<S896>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:450:258"},{"RTWName":"<S896>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:450:259"},{"RTWName":"<S896>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:450:260"},{"RTWName":"<S892>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:450:261"},{"RTWName":"<S892>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:450:262"},{"RTWName":"<S839>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:450:264"},{"RTWName":"<S839>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:450:338"},{"RTWName":"<S839>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:450:270"},{"RTWName":"<S839>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:450:267"},{"RTWName":"<S839>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:450:272"},{"RTWName":"<S840>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:451:244"},{"RTWName":"<S840>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:451:246"},{"RTWName":"<S840>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:451:245"},{"RTWName":"<S840>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:451:271"},{"RTWName":"<S840>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:451:358"},{"RTWName":"<S840>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:451:339"},{"RTWName":"<S840>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:451:340"},{"RTWName":"<S897>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:451:279"},{"RTWName":"<S897>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:451:280"},{"RTWName":"<S899>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:451:275"},{"RTWName":"<S899>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:451:360"},{"RTWName":"<S899>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:451:363"},{"RTWName":"<S899>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:451:355"},{"RTWName":"<S900>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:451:283"},{"RTWName":"<S900>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:451:284"},{"RTWName":"<S900>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:451:342"},{"RTWName":"<S900>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:451:343"},{"RTWName":"<S900>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:451:344"},{"RTWName":"<S900>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:451:345"},{"RTWName":"<S900>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:451:346"},{"RTWName":"<S900>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:451:365"},{"RTWName":"<S900>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:451:347"},{"RTWName":"<S900>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:451:364"},{"RTWName":"<S900>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:451:348"},{"RTWName":"<S900>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:451:349"},{"RTWName":"<S900>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:451:350"},{"RTWName":"<S900>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:451:351"},{"RTWName":"<S900>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:451:352"},{"RTWName":"<S900>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:451:285"},{"RTWName":"<S900>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:451:361"},{"RTWName":"<S897>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:451:281"},{"RTWName":"<S897>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:451:362"},{"RTWName":"<S898>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:451:249"},{"RTWName":"<S901>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:451:251"},{"RTWName":"<S901>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:451:253"},{"RTWName":"<S902>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:451:256"},{"RTWName":"<S902>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:451:257"},{"RTWName":"<S902>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:451:258"},{"RTWName":"<S902>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:451:259"},{"RTWName":"<S902>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:451:260"},{"RTWName":"<S898>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:451:261"},{"RTWName":"<S898>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:451:262"},{"RTWName":"<S840>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:451:264"},{"RTWName":"<S840>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:451:338"},{"RTWName":"<S840>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:451:270"},{"RTWName":"<S840>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:451:267"},{"RTWName":"<S840>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:451:272"},{"RTWName":"<S841>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:452:244"},{"RTWName":"<S841>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:452:246"},{"RTWName":"<S841>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:452:245"},{"RTWName":"<S841>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:452:271"},{"RTWName":"<S841>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:452:358"},{"RTWName":"<S841>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:452:339"},{"RTWName":"<S841>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:452:340"},{"RTWName":"<S903>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:452:279"},{"RTWName":"<S903>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:452:280"},{"RTWName":"<S905>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:452:275"},{"RTWName":"<S905>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:452:360"},{"RTWName":"<S905>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:452:363"},{"RTWName":"<S905>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:452:355"},{"RTWName":"<S906>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:452:283"},{"RTWName":"<S906>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:452:284"},{"RTWName":"<S906>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:452:342"},{"RTWName":"<S906>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:452:343"},{"RTWName":"<S906>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:452:344"},{"RTWName":"<S906>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:452:345"},{"RTWName":"<S906>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:452:346"},{"RTWName":"<S906>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:452:365"},{"RTWName":"<S906>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:452:347"},{"RTWName":"<S906>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:452:364"},{"RTWName":"<S906>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:452:348"},{"RTWName":"<S906>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:452:349"},{"RTWName":"<S906>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:452:350"},{"RTWName":"<S906>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:452:351"},{"RTWName":"<S906>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:452:352"},{"RTWName":"<S906>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:452:285"},{"RTWName":"<S906>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:452:361"},{"RTWName":"<S903>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:452:281"},{"RTWName":"<S903>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:452:362"},{"RTWName":"<S904>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:452:249"},{"RTWName":"<S907>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:452:251"},{"RTWName":"<S907>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:452:253"},{"RTWName":"<S908>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:452:256"},{"RTWName":"<S908>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:452:257"},{"RTWName":"<S908>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:452:258"},{"RTWName":"<S908>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:452:259"},{"RTWName":"<S908>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:452:260"},{"RTWName":"<S904>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:452:261"},{"RTWName":"<S904>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:452:262"},{"RTWName":"<S841>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:452:264"},{"RTWName":"<S841>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:452:338"},{"RTWName":"<S841>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:452:270"},{"RTWName":"<S841>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:452:267"},{"RTWName":"<S841>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:452:272"},{"RTWName":"<S842>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:453:244"},{"RTWName":"<S842>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:453:246"},{"RTWName":"<S842>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:453:245"},{"RTWName":"<S842>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:453:271"},{"RTWName":"<S842>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:453:358"},{"RTWName":"<S842>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:453:339"},{"RTWName":"<S842>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:453:340"},{"RTWName":"<S909>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:453:279"},{"RTWName":"<S909>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:453:280"},{"RTWName":"<S911>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:453:275"},{"RTWName":"<S911>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:453:360"},{"RTWName":"<S911>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:453:363"},{"RTWName":"<S911>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:453:355"},{"RTWName":"<S912>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:453:283"},{"RTWName":"<S912>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:453:284"},{"RTWName":"<S912>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:453:342"},{"RTWName":"<S912>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:453:343"},{"RTWName":"<S912>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:453:344"},{"RTWName":"<S912>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:453:345"},{"RTWName":"<S912>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:453:346"},{"RTWName":"<S912>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:453:365"},{"RTWName":"<S912>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:453:347"},{"RTWName":"<S912>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:453:364"},{"RTWName":"<S912>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:453:348"},{"RTWName":"<S912>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:453:349"},{"RTWName":"<S912>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:453:350"},{"RTWName":"<S912>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:453:351"},{"RTWName":"<S912>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:453:352"},{"RTWName":"<S912>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:453:285"},{"RTWName":"<S912>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:453:361"},{"RTWName":"<S909>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:453:281"},{"RTWName":"<S909>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:453:362"},{"RTWName":"<S910>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:453:249"},{"RTWName":"<S913>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:453:251"},{"RTWName":"<S913>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:453:253"},{"RTWName":"<S914>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:453:256"},{"RTWName":"<S914>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:453:257"},{"RTWName":"<S914>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:453:258"},{"RTWName":"<S914>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:453:259"},{"RTWName":"<S914>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:453:260"},{"RTWName":"<S910>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:453:261"},{"RTWName":"<S910>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:453:262"},{"RTWName":"<S842>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:453:264"},{"RTWName":"<S842>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:453:338"},{"RTWName":"<S842>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:453:270"},{"RTWName":"<S842>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:453:267"},{"RTWName":"<S842>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:453:272"},{"RTWName":"<S843>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:454:244"},{"RTWName":"<S843>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:454:246"},{"RTWName":"<S843>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:454:245"},{"RTWName":"<S843>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:454:271"},{"RTWName":"<S843>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:454:358"},{"RTWName":"<S843>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:454:339"},{"RTWName":"<S843>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:454:340"},{"RTWName":"<S915>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:454:279"},{"RTWName":"<S915>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:454:280"},{"RTWName":"<S917>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:454:275"},{"RTWName":"<S917>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:454:360"},{"RTWName":"<S917>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:454:363"},{"RTWName":"<S917>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:454:355"},{"RTWName":"<S918>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:454:283"},{"RTWName":"<S918>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:454:284"},{"RTWName":"<S918>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:454:342"},{"RTWName":"<S918>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:454:343"},{"RTWName":"<S918>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:454:344"},{"RTWName":"<S918>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:454:345"},{"RTWName":"<S918>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:454:346"},{"RTWName":"<S918>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:454:365"},{"RTWName":"<S918>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:454:347"},{"RTWName":"<S918>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:454:364"},{"RTWName":"<S918>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:454:348"},{"RTWName":"<S918>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:454:349"},{"RTWName":"<S918>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:454:350"},{"RTWName":"<S918>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:454:351"},{"RTWName":"<S918>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:454:352"},{"RTWName":"<S918>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:454:285"},{"RTWName":"<S918>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:454:361"},{"RTWName":"<S915>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:454:281"},{"RTWName":"<S915>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:454:362"},{"RTWName":"<S916>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:454:249"},{"RTWName":"<S919>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:454:251"},{"RTWName":"<S919>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:454:253"},{"RTWName":"<S920>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:454:256"},{"RTWName":"<S920>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:454:257"},{"RTWName":"<S920>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:454:258"},{"RTWName":"<S920>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:454:259"},{"RTWName":"<S920>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:454:260"},{"RTWName":"<S916>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:454:261"},{"RTWName":"<S916>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:454:262"},{"RTWName":"<S843>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:454:264"},{"RTWName":"<S843>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:454:338"},{"RTWName":"<S843>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:454:270"},{"RTWName":"<S843>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:454:267"},{"RTWName":"<S843>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:454:272"},{"RTWName":"<S844>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:455:244"},{"RTWName":"<S844>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:455:246"},{"RTWName":"<S844>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:455:245"},{"RTWName":"<S844>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:455:271"},{"RTWName":"<S844>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:455:358"},{"RTWName":"<S844>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:455:339"},{"RTWName":"<S844>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:455:340"},{"RTWName":"<S921>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:455:279"},{"RTWName":"<S921>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:455:280"},{"RTWName":"<S923>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:455:275"},{"RTWName":"<S923>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:455:360"},{"RTWName":"<S923>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:455:363"},{"RTWName":"<S923>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:455:355"},{"RTWName":"<S924>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:455:283"},{"RTWName":"<S924>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:455:284"},{"RTWName":"<S924>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:455:342"},{"RTWName":"<S924>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:455:343"},{"RTWName":"<S924>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:455:344"},{"RTWName":"<S924>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:455:345"},{"RTWName":"<S924>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:455:346"},{"RTWName":"<S924>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:455:365"},{"RTWName":"<S924>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:455:347"},{"RTWName":"<S924>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:455:364"},{"RTWName":"<S924>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:455:348"},{"RTWName":"<S924>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:455:349"},{"RTWName":"<S924>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:455:350"},{"RTWName":"<S924>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:455:351"},{"RTWName":"<S924>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:455:352"},{"RTWName":"<S924>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:455:285"},{"RTWName":"<S924>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:455:361"},{"RTWName":"<S921>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:455:281"},{"RTWName":"<S921>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:455:362"},{"RTWName":"<S922>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:455:249"},{"RTWName":"<S925>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:455:251"},{"RTWName":"<S925>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:455:253"},{"RTWName":"<S926>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:455:256"},{"RTWName":"<S926>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:455:257"},{"RTWName":"<S926>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:455:258"},{"RTWName":"<S926>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:455:259"},{"RTWName":"<S926>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:455:260"},{"RTWName":"<S922>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:455:261"},{"RTWName":"<S922>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:455:262"},{"RTWName":"<S844>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:455:264"},{"RTWName":"<S844>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:455:338"},{"RTWName":"<S844>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:455:270"},{"RTWName":"<S844>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:455:267"},{"RTWName":"<S844>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:455:272"},{"RTWName":"<S845>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:456:244"},{"RTWName":"<S845>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:456:246"},{"RTWName":"<S845>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:456:245"},{"RTWName":"<S845>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:456:271"},{"RTWName":"<S845>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:456:358"},{"RTWName":"<S845>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:456:339"},{"RTWName":"<S845>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:456:340"},{"RTWName":"<S927>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:456:279"},{"RTWName":"<S927>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:456:280"},{"RTWName":"<S929>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:456:275"},{"RTWName":"<S929>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:456:360"},{"RTWName":"<S929>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:456:363"},{"RTWName":"<S929>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:456:355"},{"RTWName":"<S930>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:456:283"},{"RTWName":"<S930>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:456:284"},{"RTWName":"<S930>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:456:342"},{"RTWName":"<S930>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:456:343"},{"RTWName":"<S930>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:456:344"},{"RTWName":"<S930>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:456:345"},{"RTWName":"<S930>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:456:346"},{"RTWName":"<S930>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:456:365"},{"RTWName":"<S930>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:456:347"},{"RTWName":"<S930>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:456:364"},{"RTWName":"<S930>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:456:348"},{"RTWName":"<S930>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:456:349"},{"RTWName":"<S930>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:456:350"},{"RTWName":"<S930>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:456:351"},{"RTWName":"<S930>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:456:352"},{"RTWName":"<S930>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:456:285"},{"RTWName":"<S930>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:456:361"},{"RTWName":"<S927>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:456:281"},{"RTWName":"<S927>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:456:362"},{"RTWName":"<S928>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:456:249"},{"RTWName":"<S931>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:456:251"},{"RTWName":"<S931>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:456:253"},{"RTWName":"<S932>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:456:256"},{"RTWName":"<S932>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:456:257"},{"RTWName":"<S932>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:456:258"},{"RTWName":"<S932>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:456:259"},{"RTWName":"<S932>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:456:260"},{"RTWName":"<S928>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:456:261"},{"RTWName":"<S928>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:456:262"},{"RTWName":"<S845>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:456:264"},{"RTWName":"<S845>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:456:338"},{"RTWName":"<S845>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:456:270"},{"RTWName":"<S845>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:456:267"},{"RTWName":"<S845>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:456:272"},{"RTWName":"<S846>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:457:244"},{"RTWName":"<S846>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:457:246"},{"RTWName":"<S846>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:457:245"},{"RTWName":"<S846>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:457:271"},{"RTWName":"<S846>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:457:358"},{"RTWName":"<S846>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:457:339"},{"RTWName":"<S846>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:457:340"},{"RTWName":"<S933>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:457:279"},{"RTWName":"<S933>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:457:280"},{"RTWName":"<S935>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:457:275"},{"RTWName":"<S935>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:457:360"},{"RTWName":"<S935>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:457:363"},{"RTWName":"<S935>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:457:355"},{"RTWName":"<S936>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:457:283"},{"RTWName":"<S936>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:457:284"},{"RTWName":"<S936>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:457:342"},{"RTWName":"<S936>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:457:343"},{"RTWName":"<S936>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:457:344"},{"RTWName":"<S936>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:457:345"},{"RTWName":"<S936>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:457:346"},{"RTWName":"<S936>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:457:365"},{"RTWName":"<S936>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:457:347"},{"RTWName":"<S936>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:457:364"},{"RTWName":"<S936>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:457:348"},{"RTWName":"<S936>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:457:349"},{"RTWName":"<S936>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:457:350"},{"RTWName":"<S936>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:457:351"},{"RTWName":"<S936>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:457:352"},{"RTWName":"<S936>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:457:285"},{"RTWName":"<S936>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:457:361"},{"RTWName":"<S933>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:457:281"},{"RTWName":"<S933>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:457:362"},{"RTWName":"<S934>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:457:249"},{"RTWName":"<S937>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:457:251"},{"RTWName":"<S937>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:457:253"},{"RTWName":"<S938>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:457:256"},{"RTWName":"<S938>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:457:257"},{"RTWName":"<S938>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:457:258"},{"RTWName":"<S938>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:457:259"},{"RTWName":"<S938>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:457:260"},{"RTWName":"<S934>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:457:261"},{"RTWName":"<S934>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:457:262"},{"RTWName":"<S846>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:457:264"},{"RTWName":"<S846>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:457:338"},{"RTWName":"<S846>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:457:270"},{"RTWName":"<S846>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:457:267"},{"RTWName":"<S846>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:457:272"},{"RTWName":"<S847>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:458:244"},{"RTWName":"<S847>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:458:246"},{"RTWName":"<S847>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:458:245"},{"RTWName":"<S847>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:458:271"},{"RTWName":"<S847>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:458:358"},{"RTWName":"<S847>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:458:339"},{"RTWName":"<S847>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:458:340"},{"RTWName":"<S939>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:458:279"},{"RTWName":"<S939>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:458:280"},{"RTWName":"<S941>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:458:275"},{"RTWName":"<S941>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:458:360"},{"RTWName":"<S941>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:458:363"},{"RTWName":"<S941>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:458:355"},{"RTWName":"<S942>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:458:283"},{"RTWName":"<S942>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:458:284"},{"RTWName":"<S942>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:458:342"},{"RTWName":"<S942>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:458:343"},{"RTWName":"<S942>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:458:344"},{"RTWName":"<S942>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:458:345"},{"RTWName":"<S942>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:458:346"},{"RTWName":"<S942>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:458:365"},{"RTWName":"<S942>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:458:347"},{"RTWName":"<S942>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:458:364"},{"RTWName":"<S942>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:458:348"},{"RTWName":"<S942>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:458:349"},{"RTWName":"<S942>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:458:350"},{"RTWName":"<S942>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:458:351"},{"RTWName":"<S942>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:458:352"},{"RTWName":"<S942>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:458:285"},{"RTWName":"<S942>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:458:361"},{"RTWName":"<S939>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:458:281"},{"RTWName":"<S939>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:458:362"},{"RTWName":"<S940>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:458:249"},{"RTWName":"<S943>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:458:251"},{"RTWName":"<S943>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:458:253"},{"RTWName":"<S944>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:458:256"},{"RTWName":"<S944>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:458:257"},{"RTWName":"<S944>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:458:258"},{"RTWName":"<S944>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:458:259"},{"RTWName":"<S944>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:458:260"},{"RTWName":"<S940>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:458:261"},{"RTWName":"<S940>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:458:262"},{"RTWName":"<S847>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:458:264"},{"RTWName":"<S847>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:458:338"},{"RTWName":"<S847>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:458:270"},{"RTWName":"<S847>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:458:267"},{"RTWName":"<S847>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:458:272"},{"RTWName":"<S848>/Data","SIDString":"nucleo_g431re_ihm07m1:9938:459:244"},{"RTWName":"<S848>/Length","SIDString":"nucleo_g431re_ihm07m1:9938:459:246"},{"RTWName":"<S848>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:459:245"},{"RTWName":"<S848>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:459:271"},{"RTWName":"<S848>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9938:459:358"},{"RTWName":"<S848>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9938:459:339"},{"RTWName":"<S848>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9938:459:340"},{"RTWName":"<S945>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9938:459:279"},{"RTWName":"<S945>/Done ","SIDString":"nucleo_g431re_ihm07m1:9938:459:280"},{"RTWName":"<S947>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:459:275"},{"RTWName":"<S947>/Constant","SIDString":"nucleo_g431re_ihm07m1:9938:459:360"},{"RTWName":"<S947>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:459:363"},{"RTWName":"<S947>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:459:355"},{"RTWName":"<S948>/Valid","SIDString":"nucleo_g431re_ihm07m1:9938:459:283"},{"RTWName":"<S948>/Done","SIDString":"nucleo_g431re_ihm07m1:9938:459:284"},{"RTWName":"<S948>/AND","SIDString":"nucleo_g431re_ihm07m1:9938:459:342"},{"RTWName":"<S948>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9938:459:343"},{"RTWName":"<S948>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9938:459:344"},{"RTWName":"<S948>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9938:459:345"},{"RTWName":"<S948>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9938:459:346"},{"RTWName":"<S948>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9938:459:365"},{"RTWName":"<S948>/Delay","SIDString":"nucleo_g431re_ihm07m1:9938:459:347"},{"RTWName":"<S948>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9938:459:364"},{"RTWName":"<S948>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9938:459:348"},{"RTWName":"<S948>/Sum","SIDString":"nucleo_g431re_ihm07m1:9938:459:349"},{"RTWName":"<S948>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9938:459:350"},{"RTWName":"<S948>/Switch","SIDString":"nucleo_g431re_ihm07m1:9938:459:351"},{"RTWName":"<S948>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9938:459:352"},{"RTWName":"<S948>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:459:285"},{"RTWName":"<S948>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:459:361"},{"RTWName":"<S945>/Enable","SIDString":"nucleo_g431re_ihm07m1:9938:459:281"},{"RTWName":"<S945>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:459:362"},{"RTWName":"<S946>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:459:249"},{"RTWName":"<S949>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:459:251"},{"RTWName":"<S949>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:459:253"},{"RTWName":"<S950>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9938:459:256"},{"RTWName":"<S950>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9938:459:257"},{"RTWName":"<S950>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9938:459:258"},{"RTWName":"<S950>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:459:259"},{"RTWName":"<S950>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:459:260"},{"RTWName":"<S946>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9938:459:261"},{"RTWName":"<S946>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9938:459:262"},{"RTWName":"<S848>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9938:459:264"},{"RTWName":"<S848>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9938:459:338"},{"RTWName":"<S848>/Event","SIDString":"nucleo_g431re_ihm07m1:9938:459:270"},{"RTWName":"<S848>/Msg","SIDString":"nucleo_g431re_ihm07m1:9938:459:267"},{"RTWName":"<S848>/Ready","SIDString":"nucleo_g431re_ihm07m1:9938:459:272"},{"RTWName":"<S831>/TerminateEvent","SIDString":"nucleo_g431re_ihm07m1:9938:460"},{"RTWName":"<S831>/TerminateEvent1","SIDString":"nucleo_g431re_ihm07m1:9938:461"},{"RTWName":"<S831>/TerminateEvent10","SIDString":"nucleo_g431re_ihm07m1:9938:462"},{"RTWName":"<S831>/TerminateEvent11","SIDString":"nucleo_g431re_ihm07m1:9938:463"},{"RTWName":"<S831>/TerminateEvent12","SIDString":"nucleo_g431re_ihm07m1:9938:464"},{"RTWName":"<S831>/TerminateEvent13","SIDString":"nucleo_g431re_ihm07m1:9938:465"},{"RTWName":"<S831>/TerminateEvent14","SIDString":"nucleo_g431re_ihm07m1:9938:466"},{"RTWName":"<S831>/TerminateEvent15","SIDString":"nucleo_g431re_ihm07m1:9938:467"},{"RTWName":"<S831>/TerminateEvent16","SIDString":"nucleo_g431re_ihm07m1:9938:468"},{"RTWName":"<S831>/TerminateEvent2","SIDString":"nucleo_g431re_ihm07m1:9938:469"},{"RTWName":"<S831>/TerminateEvent3","SIDString":"nucleo_g431re_ihm07m1:9938:470"},{"RTWName":"<S831>/TerminateEvent4","SIDString":"nucleo_g431re_ihm07m1:9938:471"},{"RTWName":"<S831>/TerminateEvent5","SIDString":"nucleo_g431re_ihm07m1:9938:472"},{"RTWName":"<S831>/TerminateEvent6","SIDString":"nucleo_g431re_ihm07m1:9938:473"},{"RTWName":"<S831>/TerminateEvent7","SIDString":"nucleo_g431re_ihm07m1:9938:474"},{"RTWName":"<S831>/TerminateEvent8","SIDString":"nucleo_g431re_ihm07m1:9938:475"},{"RTWName":"<S831>/TerminateEvent9","SIDString":"nucleo_g431re_ihm07m1:9938:476"},{"RTWName":"<S831>/TerminateReady","SIDString":"nucleo_g431re_ihm07m1:9938:477"},{"RTWName":"<S831>/TerminateReady1","SIDString":"nucleo_g431re_ihm07m1:9938:478"},{"RTWName":"<S831>/TerminateReady10","SIDString":"nucleo_g431re_ihm07m1:9938:479"},{"RTWName":"<S831>/TerminateReady11","SIDString":"nucleo_g431re_ihm07m1:9938:480"},{"RTWName":"<S831>/TerminateReady12","SIDString":"nucleo_g431re_ihm07m1:9938:481"},{"RTWName":"<S831>/TerminateReady13","SIDString":"nucleo_g431re_ihm07m1:9938:482"},{"RTWName":"<S831>/TerminateReady14","SIDString":"nucleo_g431re_ihm07m1:9938:483"},{"RTWName":"<S831>/TerminateReady15","SIDString":"nucleo_g431re_ihm07m1:9938:484"},{"RTWName":"<S831>/TerminateReady16","SIDString":"nucleo_g431re_ihm07m1:9938:485"},{"RTWName":"<S831>/TerminateReady2","SIDString":"nucleo_g431re_ihm07m1:9938:486"},{"RTWName":"<S831>/TerminateReady3","SIDString":"nucleo_g431re_ihm07m1:9938:487"},{"RTWName":"<S831>/TerminateReady4","SIDString":"nucleo_g431re_ihm07m1:9938:488"},{"RTWName":"<S831>/TerminateReady5","SIDString":"nucleo_g431re_ihm07m1:9938:489"},{"RTWName":"<S831>/TerminateReady6","SIDString":"nucleo_g431re_ihm07m1:9938:490"},{"RTWName":"<S831>/TerminateReady7","SIDString":"nucleo_g431re_ihm07m1:9938:491"},{"RTWName":"<S831>/TerminateReady8","SIDString":"nucleo_g431re_ihm07m1:9938:492"},{"RTWName":"<S831>/TerminateReady9","SIDString":"nucleo_g431re_ihm07m1:9938:493"},{"RTWName":"<S831>/Width","SIDString":"nucleo_g431re_ihm07m1:9938:494"},{"RTWName":"<S831>/Width1","SIDString":"nucleo_g431re_ihm07m1:9938:495"},{"RTWName":"<S831>/Width10","SIDString":"nucleo_g431re_ihm07m1:9938:496"},{"RTWName":"<S831>/Width11","SIDString":"nucleo_g431re_ihm07m1:9938:497"},{"RTWName":"<S831>/Width12","SIDString":"nucleo_g431re_ihm07m1:9938:498"},{"RTWName":"<S831>/Width13","SIDString":"nucleo_g431re_ihm07m1:9938:499"},{"RTWName":"<S831>/Width14","SIDString":"nucleo_g431re_ihm07m1:9938:500"},{"RTWName":"<S831>/Width15","SIDString":"nucleo_g431re_ihm07m1:9938:501"},{"RTWName":"<S831>/Width16","SIDString":"nucleo_g431re_ihm07m1:9938:502"},{"RTWName":"<S831>/Width2","SIDString":"nucleo_g431re_ihm07m1:9938:503"},{"RTWName":"<S831>/Width3","SIDString":"nucleo_g431re_ihm07m1:9938:504"},{"RTWName":"<S831>/Width4","SIDString":"nucleo_g431re_ihm07m1:9938:505"},{"RTWName":"<S831>/Width5","SIDString":"nucleo_g431re_ihm07m1:9938:506"},{"RTWName":"<S831>/Width6","SIDString":"nucleo_g431re_ihm07m1:9938:507"},{"RTWName":"<S831>/Width7","SIDString":"nucleo_g431re_ihm07m1:9938:508"},{"RTWName":"<S831>/Width8","SIDString":"nucleo_g431re_ihm07m1:9938:509"},{"RTWName":"<S831>/Width9","SIDString":"nucleo_g431re_ihm07m1:9938:510"},{"RTWName":"<S831>/msg Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9938:511"},{"RTWName":"<S831>/msg Pin 0","SIDString":"nucleo_g431re_ihm07m1:9938:512"},{"RTWName":"<S831>/msg Pin 1","SIDString":"nucleo_g431re_ihm07m1:9938:513"},{"RTWName":"<S831>/msg Pin 2","SIDString":"nucleo_g431re_ihm07m1:9938:514"},{"RTWName":"<S831>/msg Pin 3","SIDString":"nucleo_g431re_ihm07m1:9938:515"},{"RTWName":"<S831>/msg Pin 4","SIDString":"nucleo_g431re_ihm07m1:9938:516"},{"RTWName":"<S831>/msg Pin 5","SIDString":"nucleo_g431re_ihm07m1:9938:517"},{"RTWName":"<S831>/msg Pin 6","SIDString":"nucleo_g431re_ihm07m1:9938:518"},{"RTWName":"<S831>/msg Pin 7","SIDString":"nucleo_g431re_ihm07m1:9938:519"},{"RTWName":"<S831>/msg Pin 8","SIDString":"nucleo_g431re_ihm07m1:9938:520"},{"RTWName":"<S831>/msg Pin 9","SIDString":"nucleo_g431re_ihm07m1:9938:521"},{"RTWName":"<S831>/msg Pin 10","SIDString":"nucleo_g431re_ihm07m1:9938:522"},{"RTWName":"<S831>/msg Pin 11","SIDString":"nucleo_g431re_ihm07m1:9938:523"},{"RTWName":"<S831>/msg Pin 12","SIDString":"nucleo_g431re_ihm07m1:9938:524"},{"RTWName":"<S831>/msg Pin 13","SIDString":"nucleo_g431re_ihm07m1:9938:525"},{"RTWName":"<S831>/msg Pin 14","SIDString":"nucleo_g431re_ihm07m1:9938:526"},{"RTWName":"<S831>/msg Pin 15","SIDString":"nucleo_g431re_ihm07m1:9938:527"},{"RTWName":"<S4294967295>/msg Pin 0","SIDString":"nucleo_g431re_ihm07m1:9938:528"},{"RTWName":"<S4294967295>/msg Pin 1","SIDString":"nucleo_g431re_ihm07m1:9938:529"},{"RTWName":"<S4294967295>/msg Pin 10","SIDString":"nucleo_g431re_ihm07m1:9938:530"},{"RTWName":"<S4294967295>/msg Pin 11","SIDString":"nucleo_g431re_ihm07m1:9938:531"},{"RTWName":"<S4294967295>/msg Pin 12","SIDString":"nucleo_g431re_ihm07m1:9938:532"},{"RTWName":"<S4294967295>/msg Pin 13","SIDString":"nucleo_g431re_ihm07m1:9938:533"},{"RTWName":"<S4294967295>/msg Pin 14","SIDString":"nucleo_g431re_ihm07m1:9938:534"},{"RTWName":"<S4294967295>/msg Pin 15","SIDString":"nucleo_g431re_ihm07m1:9938:535"},{"RTWName":"<S4294967295>/msg Pin 2","SIDString":"nucleo_g431re_ihm07m1:9938:536"},{"RTWName":"<S4294967295>/msg Pin 3","SIDString":"nucleo_g431re_ihm07m1:9938:537"},{"RTWName":"<S4294967295>/msg Pin 4","SIDString":"nucleo_g431re_ihm07m1:9938:538"},{"RTWName":"<S4294967295>/msg Pin 5","SIDString":"nucleo_g431re_ihm07m1:9938:539"},{"RTWName":"<S4294967295>/msg Pin 6","SIDString":"nucleo_g431re_ihm07m1:9938:540"},{"RTWName":"<S4294967295>/msg Pin 7","SIDString":"nucleo_g431re_ihm07m1:9938:541"},{"RTWName":"<S4294967295>/msg Pin 8","SIDString":"nucleo_g431re_ihm07m1:9938:542"},{"RTWName":"<S4294967295>/msg Pin 9","SIDString":"nucleo_g431re_ihm07m1:9938:543"},{"RTWName":"<S4294967295>/msg Pin(s)","SIDString":"nucleo_g431re_ihm07m1:9938:544"},{"RTWName":"<S4>/NOT","SIDString":"nucleo_g431re_ihm07m1:9940"},{"RTWName":"<S4>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:9939"},{"RTWName":"<S5>/Constant","SIDString":"nucleo_g431re_ihm07m1:9980"},{"RTWName":"<S5>/Event Listener","SIDString":"nucleo_g431re_ihm07m1:9316"},{"RTWName":"<S317>/freq count","SIDString":"nucleo_g431re_ihm07m1:9979:2098"},{"RTWName":"<S318>/freq count","SIDString":"nucleo_g431re_ihm07m1:9979:2100"},{"RTWName":"<S319>/freq count","SIDString":"nucleo_g431re_ihm07m1:9979:2102"},{"RTWName":"<S319>/PWM Output","SIDString":"nucleo_g431re_ihm07m1:9979:2103"},{"RTWName":"<S4294967295>/CH1","SIDString":"nucleo_g431re_ihm07m1:9979:2105"},{"RTWName":"<S4294967295>/CH2","SIDString":"nucleo_g431re_ihm07m1:9979:2106"},{"RTWName":"<S4294967295>/CH3","SIDString":"nucleo_g431re_ihm07m1:9979:2107"},{"RTWName":"<S4294967295>/CH4","SIDString":"nucleo_g431re_ihm07m1:9979:2108"},{"RTWName":"<S955>/CH1","SIDString":"nucleo_g431re_ihm07m1:9979:2110"},{"RTWName":"<S955>/CH2","SIDString":"nucleo_g431re_ihm07m1:9979:2111"},{"RTWName":"<S955>/CH3","SIDString":"nucleo_g431re_ihm07m1:9979:2112"},{"RTWName":"<S955>/CH4","SIDString":"nucleo_g431re_ihm07m1:9979:2113"},{"RTWName":"<S955>/ConstValid","SIDString":"nucleo_g431re_ihm07m1:9979:2114"},{"RTWName":"<S955>/ConstValid1","SIDString":"nucleo_g431re_ihm07m1:9979:2115"},{"RTWName":"<S955>/ConstValid2","SIDString":"nucleo_g431re_ihm07m1:9979:2116"},{"RTWName":"<S955>/ConstValid3","SIDString":"nucleo_g431re_ihm07m1:9979:2117"},{"RTWName":"<S955>/GroundDone","SIDString":"nucleo_g431re_ihm07m1:9979:2118"},{"RTWName":"<S955>/GroundDone1","SIDString":"nucleo_g431re_ihm07m1:9979:2119"},{"RTWName":"<S955>/GroundDone2","SIDString":"nucleo_g431re_ihm07m1:9979:2120"},{"RTWName":"<S955>/GroundDone3","SIDString":"nucleo_g431re_ihm07m1:9979:2121"},{"RTWName":"<S956>/Data","SIDString":"nucleo_g431re_ihm07m1:9979:2122:244"},{"RTWName":"<S956>/Length","SIDString":"nucleo_g431re_ihm07m1:9979:2122:246"},{"RTWName":"<S956>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2122:245"},{"RTWName":"<S956>/Done","SIDString":"nucleo_g431re_ihm07m1:9979:2122:271"},{"RTWName":"<S956>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9979:2122:358"},{"RTWName":"<S956>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9979:2122:339"},{"RTWName":"<S956>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9979:2122:340"},{"RTWName":"<S964>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9979:2122:279"},{"RTWName":"<S964>/Done ","SIDString":"nucleo_g431re_ihm07m1:9979:2122:280"},{"RTWName":"<S966>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2122:275"},{"RTWName":"<S966>/Constant","SIDString":"nucleo_g431re_ihm07m1:9979:2122:360"},{"RTWName":"<S966>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2122:363"},{"RTWName":"<S966>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2122:355"},{"RTWName":"<S967>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2122:283"},{"RTWName":"<S967>/Done","SIDString":"nucleo_g431re_ihm07m1:9979:2122:284"},{"RTWName":"<S967>/AND","SIDString":"nucleo_g431re_ihm07m1:9979:2122:342"},{"RTWName":"<S967>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9979:2122:343"},{"RTWName":"<S967>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9979:2122:344"},{"RTWName":"<S967>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9979:2122:345"},{"RTWName":"<S967>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9979:2122:346"},{"RTWName":"<S967>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9979:2122:365"},{"RTWName":"<S967>/Delay","SIDString":"nucleo_g431re_ihm07m1:9979:2122:347"},{"RTWName":"<S967>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9979:2122:364"},{"RTWName":"<S967>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9979:2122:348"},{"RTWName":"<S967>/Sum","SIDString":"nucleo_g431re_ihm07m1:9979:2122:349"},{"RTWName":"<S967>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9979:2122:350"},{"RTWName":"<S967>/Switch","SIDString":"nucleo_g431re_ihm07m1:9979:2122:351"},{"RTWName":"<S967>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9979:2122:352"},{"RTWName":"<S967>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2122:285"},{"RTWName":"<S967>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2122:361"},{"RTWName":"<S964>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2122:281"},{"RTWName":"<S964>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2122:362"},{"RTWName":"<S965>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2122:249"},{"RTWName":"<S968>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2122:251"},{"RTWName":"<S968>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2122:253"},{"RTWName":"<S969>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2122:256"},{"RTWName":"<S969>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9979:2122:257"},{"RTWName":"<S969>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9979:2122:258"},{"RTWName":"<S969>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2122:259"},{"RTWName":"<S969>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9979:2122:260"},{"RTWName":"<S965>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2122:261"},{"RTWName":"<S965>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9979:2122:262"},{"RTWName":"<S956>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9979:2122:264"},{"RTWName":"<S956>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9979:2122:338"},{"RTWName":"<S956>/Event","SIDString":"nucleo_g431re_ihm07m1:9979:2122:270"},{"RTWName":"<S956>/Msg","SIDString":"nucleo_g431re_ihm07m1:9979:2122:267"},{"RTWName":"<S956>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2122:272"},{"RTWName":"<S957>/Data","SIDString":"nucleo_g431re_ihm07m1:9979:2123:244"},{"RTWName":"<S957>/Length","SIDString":"nucleo_g431re_ihm07m1:9979:2123:246"},{"RTWName":"<S957>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2123:245"},{"RTWName":"<S957>/Done","SIDString":"nucleo_g431re_ihm07m1:9979:2123:271"},{"RTWName":"<S957>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9979:2123:358"},{"RTWName":"<S957>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9979:2123:339"},{"RTWName":"<S957>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9979:2123:340"},{"RTWName":"<S970>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9979:2123:279"},{"RTWName":"<S970>/Done ","SIDString":"nucleo_g431re_ihm07m1:9979:2123:280"},{"RTWName":"<S972>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2123:275"},{"RTWName":"<S972>/Constant","SIDString":"nucleo_g431re_ihm07m1:9979:2123:360"},{"RTWName":"<S972>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2123:363"},{"RTWName":"<S972>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2123:355"},{"RTWName":"<S973>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2123:283"},{"RTWName":"<S973>/Done","SIDString":"nucleo_g431re_ihm07m1:9979:2123:284"},{"RTWName":"<S973>/AND","SIDString":"nucleo_g431re_ihm07m1:9979:2123:342"},{"RTWName":"<S973>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9979:2123:343"},{"RTWName":"<S973>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9979:2123:344"},{"RTWName":"<S973>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9979:2123:345"},{"RTWName":"<S973>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9979:2123:346"},{"RTWName":"<S973>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9979:2123:365"},{"RTWName":"<S973>/Delay","SIDString":"nucleo_g431re_ihm07m1:9979:2123:347"},{"RTWName":"<S973>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9979:2123:364"},{"RTWName":"<S973>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9979:2123:348"},{"RTWName":"<S973>/Sum","SIDString":"nucleo_g431re_ihm07m1:9979:2123:349"},{"RTWName":"<S973>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9979:2123:350"},{"RTWName":"<S973>/Switch","SIDString":"nucleo_g431re_ihm07m1:9979:2123:351"},{"RTWName":"<S973>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9979:2123:352"},{"RTWName":"<S973>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2123:285"},{"RTWName":"<S973>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2123:361"},{"RTWName":"<S970>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2123:281"},{"RTWName":"<S970>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2123:362"},{"RTWName":"<S971>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2123:249"},{"RTWName":"<S974>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2123:251"},{"RTWName":"<S974>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2123:253"},{"RTWName":"<S975>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2123:256"},{"RTWName":"<S975>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9979:2123:257"},{"RTWName":"<S975>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9979:2123:258"},{"RTWName":"<S975>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2123:259"},{"RTWName":"<S975>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9979:2123:260"},{"RTWName":"<S971>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2123:261"},{"RTWName":"<S971>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9979:2123:262"},{"RTWName":"<S957>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9979:2123:264"},{"RTWName":"<S957>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9979:2123:338"},{"RTWName":"<S957>/Event","SIDString":"nucleo_g431re_ihm07m1:9979:2123:270"},{"RTWName":"<S957>/Msg","SIDString":"nucleo_g431re_ihm07m1:9979:2123:267"},{"RTWName":"<S957>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2123:272"},{"RTWName":"<S958>/Data","SIDString":"nucleo_g431re_ihm07m1:9979:2124:244"},{"RTWName":"<S958>/Length","SIDString":"nucleo_g431re_ihm07m1:9979:2124:246"},{"RTWName":"<S958>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2124:245"},{"RTWName":"<S958>/Done","SIDString":"nucleo_g431re_ihm07m1:9979:2124:271"},{"RTWName":"<S958>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9979:2124:358"},{"RTWName":"<S958>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9979:2124:339"},{"RTWName":"<S958>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9979:2124:340"},{"RTWName":"<S976>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9979:2124:279"},{"RTWName":"<S976>/Done ","SIDString":"nucleo_g431re_ihm07m1:9979:2124:280"},{"RTWName":"<S978>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2124:275"},{"RTWName":"<S978>/Constant","SIDString":"nucleo_g431re_ihm07m1:9979:2124:360"},{"RTWName":"<S978>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2124:363"},{"RTWName":"<S978>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2124:355"},{"RTWName":"<S979>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2124:283"},{"RTWName":"<S979>/Done","SIDString":"nucleo_g431re_ihm07m1:9979:2124:284"},{"RTWName":"<S979>/AND","SIDString":"nucleo_g431re_ihm07m1:9979:2124:342"},{"RTWName":"<S979>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9979:2124:343"},{"RTWName":"<S979>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9979:2124:344"},{"RTWName":"<S979>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9979:2124:345"},{"RTWName":"<S979>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9979:2124:346"},{"RTWName":"<S979>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9979:2124:365"},{"RTWName":"<S979>/Delay","SIDString":"nucleo_g431re_ihm07m1:9979:2124:347"},{"RTWName":"<S979>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9979:2124:364"},{"RTWName":"<S979>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9979:2124:348"},{"RTWName":"<S979>/Sum","SIDString":"nucleo_g431re_ihm07m1:9979:2124:349"},{"RTWName":"<S979>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9979:2124:350"},{"RTWName":"<S979>/Switch","SIDString":"nucleo_g431re_ihm07m1:9979:2124:351"},{"RTWName":"<S979>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9979:2124:352"},{"RTWName":"<S979>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2124:285"},{"RTWName":"<S979>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2124:361"},{"RTWName":"<S976>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2124:281"},{"RTWName":"<S976>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2124:362"},{"RTWName":"<S977>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2124:249"},{"RTWName":"<S980>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2124:251"},{"RTWName":"<S980>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2124:253"},{"RTWName":"<S981>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2124:256"},{"RTWName":"<S981>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9979:2124:257"},{"RTWName":"<S981>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9979:2124:258"},{"RTWName":"<S981>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2124:259"},{"RTWName":"<S981>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9979:2124:260"},{"RTWName":"<S977>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2124:261"},{"RTWName":"<S977>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9979:2124:262"},{"RTWName":"<S958>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9979:2124:264"},{"RTWName":"<S958>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9979:2124:338"},{"RTWName":"<S958>/Event","SIDString":"nucleo_g431re_ihm07m1:9979:2124:270"},{"RTWName":"<S958>/Msg","SIDString":"nucleo_g431re_ihm07m1:9979:2124:267"},{"RTWName":"<S958>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2124:272"},{"RTWName":"<S959>/Data","SIDString":"nucleo_g431re_ihm07m1:9979:2125:244"},{"RTWName":"<S959>/Length","SIDString":"nucleo_g431re_ihm07m1:9979:2125:246"},{"RTWName":"<S959>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2125:245"},{"RTWName":"<S959>/Done","SIDString":"nucleo_g431re_ihm07m1:9979:2125:271"},{"RTWName":"<S959>/Data Pack","SIDString":"nucleo_g431re_ihm07m1:9979:2125:358"},{"RTWName":"<S959>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9979:2125:339"},{"RTWName":"<S959>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9979:2125:340"},{"RTWName":"<S982>/Valid ","SIDString":"nucleo_g431re_ihm07m1:9979:2125:279"},{"RTWName":"<S982>/Done ","SIDString":"nucleo_g431re_ihm07m1:9979:2125:280"},{"RTWName":"<S984>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2125:275"},{"RTWName":"<S984>/Constant","SIDString":"nucleo_g431re_ihm07m1:9979:2125:360"},{"RTWName":"<S984>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2125:363"},{"RTWName":"<S984>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2125:355"},{"RTWName":"<S985>/Valid","SIDString":"nucleo_g431re_ihm07m1:9979:2125:283"},{"RTWName":"<S985>/Done","SIDString":"nucleo_g431re_ihm07m1:9979:2125:284"},{"RTWName":"<S985>/AND","SIDString":"nucleo_g431re_ihm07m1:9979:2125:342"},{"RTWName":"<S985>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9979:2125:343"},{"RTWName":"<S985>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9979:2125:344"},{"RTWName":"<S985>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9979:2125:345"},{"RTWName":"<S985>/Constant4","SIDString":"nucleo_g431re_ihm07m1:9979:2125:346"},{"RTWName":"<S985>/Constant5","SIDString":"nucleo_g431re_ihm07m1:9979:2125:365"},{"RTWName":"<S985>/Delay","SIDString":"nucleo_g431re_ihm07m1:9979:2125:347"},{"RTWName":"<S985>/GreaterThan","SIDString":"nucleo_g431re_ihm07m1:9979:2125:364"},{"RTWName":"<S985>/Message Receive","SIDString":"nucleo_g431re_ihm07m1:9979:2125:348"},{"RTWName":"<S985>/Sum","SIDString":"nucleo_g431re_ihm07m1:9979:2125:349"},{"RTWName":"<S985>/Sum1","SIDString":"nucleo_g431re_ihm07m1:9979:2125:350"},{"RTWName":"<S985>/Switch","SIDString":"nucleo_g431re_ihm07m1:9979:2125:351"},{"RTWName":"<S985>/Switch1","SIDString":"nucleo_g431re_ihm07m1:9979:2125:352"},{"RTWName":"<S985>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2125:285"},{"RTWName":"<S985>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2125:361"},{"RTWName":"<S982>/Enable","SIDString":"nucleo_g431re_ihm07m1:9979:2125:281"},{"RTWName":"<S982>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2125:362"},{"RTWName":"<S983>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2125:249"},{"RTWName":"<S986>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2125:251"},{"RTWName":"<S986>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2125:253"},{"RTWName":"<S987>/MsgIn ","SIDString":"nucleo_g431re_ihm07m1:9979:2125:256"},{"RTWName":"<S987>/Entity Generator","SIDString":"nucleo_g431re_ihm07m1:9979:2125:257"},{"RTWName":"<S987>/Entity Replicator","SIDString":"nucleo_g431re_ihm07m1:9979:2125:258"},{"RTWName":"<S987>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2125:259"},{"RTWName":"<S987>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9979:2125:260"},{"RTWName":"<S983>/MsgOut","SIDString":"nucleo_g431re_ihm07m1:9979:2125:261"},{"RTWName":"<S983>/EventOut","SIDString":"nucleo_g431re_ihm07m1:9979:2125:262"},{"RTWName":"<S959>/Message Send","SIDString":"nucleo_g431re_ihm07m1:9979:2125:264"},{"RTWName":"<S959>/Terminator","SIDString":"nucleo_g431re_ihm07m1:9979:2125:338"},{"RTWName":"<S959>/Event","SIDString":"nucleo_g431re_ihm07m1:9979:2125:270"},{"RTWName":"<S959>/Msg","SIDString":"nucleo_g431re_ihm07m1:9979:2125:267"},{"RTWName":"<S959>/Ready","SIDString":"nucleo_g431re_ihm07m1:9979:2125:272"},{"RTWName":"<S960>/Duty","SIDString":"nucleo_g431re_ihm07m1:9979:2127"},{"RTWName":"<S960>/Bus\nCreator","SIDString":"nucleo_g431re_ihm07m1:9979:2128"},{"RTWName":"<S960>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9979:2129"},{"RTWName":"<S960>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9979:2130"},{"RTWName":"<S960>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9979:2131"},{"RTWName":"<S960>/Divide","SIDString":"nucleo_g431re_ihm07m1:9979:2132"},{"RTWName":"<S960>/DutyRef","SIDString":"nucleo_g431re_ihm07m1:9979:2133"},{"RTWName":"<S960>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9979:2134"},{"RTWName":"<S960>/Phase","SIDString":"nucleo_g431re_ihm07m1:9979:2135"},{"RTWName":"<S960>/Phase1","SIDString":"nucleo_g431re_ihm07m1:9979:2136"},{"RTWName":"<S960>/isPeriodValid","SIDString":"nucleo_g431re_ihm07m1:9979:2137"},{"RTWName":"<S960>/isPhaseValid","SIDString":"nucleo_g431re_ihm07m1:9979:2138"},{"RTWName":"<S960>/Out1","SIDString":"nucleo_g431re_ihm07m1:9979:2139"},{"RTWName":"<S961>/Duty","SIDString":"nucleo_g431re_ihm07m1:9979:2141"},{"RTWName":"<S961>/Bus\nCreator","SIDString":"nucleo_g431re_ihm07m1:9979:2142"},{"RTWName":"<S961>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9979:2143"},{"RTWName":"<S961>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9979:2144"},{"RTWName":"<S961>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9979:2145"},{"RTWName":"<S961>/Divide","SIDString":"nucleo_g431re_ihm07m1:9979:2146"},{"RTWName":"<S961>/DutyRef","SIDString":"nucleo_g431re_ihm07m1:9979:2147"},{"RTWName":"<S961>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9979:2148"},{"RTWName":"<S961>/Phase","SIDString":"nucleo_g431re_ihm07m1:9979:2149"},{"RTWName":"<S961>/Phase1","SIDString":"nucleo_g431re_ihm07m1:9979:2150"},{"RTWName":"<S961>/isPeriodValid","SIDString":"nucleo_g431re_ihm07m1:9979:2151"},{"RTWName":"<S961>/isPhaseValid","SIDString":"nucleo_g431re_ihm07m1:9979:2152"},{"RTWName":"<S961>/Out1","SIDString":"nucleo_g431re_ihm07m1:9979:2153"},{"RTWName":"<S962>/Duty","SIDString":"nucleo_g431re_ihm07m1:9979:2155"},{"RTWName":"<S962>/Bus\nCreator","SIDString":"nucleo_g431re_ihm07m1:9979:2156"},{"RTWName":"<S962>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9979:2157"},{"RTWName":"<S962>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9979:2158"},{"RTWName":"<S962>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9979:2159"},{"RTWName":"<S962>/Divide","SIDString":"nucleo_g431re_ihm07m1:9979:2160"},{"RTWName":"<S962>/DutyRef","SIDString":"nucleo_g431re_ihm07m1:9979:2161"},{"RTWName":"<S962>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9979:2162"},{"RTWName":"<S962>/Phase","SIDString":"nucleo_g431re_ihm07m1:9979:2163"},{"RTWName":"<S962>/Phase1","SIDString":"nucleo_g431re_ihm07m1:9979:2164"},{"RTWName":"<S962>/isPeriodValid","SIDString":"nucleo_g431re_ihm07m1:9979:2165"},{"RTWName":"<S962>/isPhaseValid","SIDString":"nucleo_g431re_ihm07m1:9979:2166"},{"RTWName":"<S962>/Out1","SIDString":"nucleo_g431re_ihm07m1:9979:2167"},{"RTWName":"<S963>/Duty","SIDString":"nucleo_g431re_ihm07m1:9979:2169"},{"RTWName":"<S963>/Bus\nCreator","SIDString":"nucleo_g431re_ihm07m1:9979:2170"},{"RTWName":"<S963>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9979:2171"},{"RTWName":"<S963>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9979:2172"},{"RTWName":"<S963>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9979:2173"},{"RTWName":"<S963>/Divide","SIDString":"nucleo_g431re_ihm07m1:9979:2174"},{"RTWName":"<S963>/DutyRef","SIDString":"nucleo_g431re_ihm07m1:9979:2175"},{"RTWName":"<S963>/Mux2","SIDString":"nucleo_g431re_ihm07m1:9979:2176"},{"RTWName":"<S963>/Phase","SIDString":"nucleo_g431re_ihm07m1:9979:2177"},{"RTWName":"<S963>/Phase1","SIDString":"nucleo_g431re_ihm07m1:9979:2178"},{"RTWName":"<S963>/isPeriodValid","SIDString":"nucleo_g431re_ihm07m1:9979:2179"},{"RTWName":"<S963>/isPhaseValid","SIDString":"nucleo_g431re_ihm07m1:9979:2180"},{"RTWName":"<S963>/Out1","SIDString":"nucleo_g431re_ihm07m1:9979:2181"},{"RTWName":"<S955>/TerminateEvent","SIDString":"nucleo_g431re_ihm07m1:9979:2182"},{"RTWName":"<S955>/TerminateEvent1","SIDString":"nucleo_g431re_ihm07m1:9979:2183"},{"RTWName":"<S955>/TerminateEvent2","SIDString":"nucleo_g431re_ihm07m1:9979:2184"},{"RTWName":"<S955>/TerminateEvent3","SIDString":"nucleo_g431re_ihm07m1:9979:2185"},{"RTWName":"<S955>/TerminateReady","SIDString":"nucleo_g431re_ihm07m1:9979:2186"},{"RTWName":"<S955>/TerminateReady1","SIDString":"nucleo_g431re_ihm07m1:9979:2187"},{"RTWName":"<S955>/TerminateReady2","SIDString":"nucleo_g431re_ihm07m1:9979:2188"},{"RTWName":"<S955>/TerminateReady3","SIDString":"nucleo_g431re_ihm07m1:9979:2189"},{"RTWName":"<S955>/Width","SIDString":"nucleo_g431re_ihm07m1:9979:2190"},{"RTWName":"<S955>/Width1","SIDString":"nucleo_g431re_ihm07m1:9979:2191"},{"RTWName":"<S955>/Width2","SIDString":"nucleo_g431re_ihm07m1:9979:2192"},{"RTWName":"<S955>/Width3","SIDString":"nucleo_g431re_ihm07m1:9979:2193"},{"RTWName":"<S955>/msg CH1","SIDString":"nucleo_g431re_ihm07m1:9979:2194"},{"RTWName":"<S955>/msg CH2","SIDString":"nucleo_g431re_ihm07m1:9979:2195"},{"RTWName":"<S955>/msg CH3","SIDString":"nucleo_g431re_ihm07m1:9979:2196"},{"RTWName":"<S955>/msg CH4","SIDString":"nucleo_g431re_ihm07m1:9979:2197"},{"RTWName":"<S4294967295>/msg CH1","SIDString":"nucleo_g431re_ihm07m1:9979:2198"},{"RTWName":"<S4294967295>/msg CH2","SIDString":"nucleo_g431re_ihm07m1:9979:2199"},{"RTWName":"<S4294967295>/msg CH3","SIDString":"nucleo_g431re_ihm07m1:9979:2200"},{"RTWName":"<S4294967295>/msg CH4","SIDString":"nucleo_g431re_ihm07m1:9979:2201"},{"RTWName":"<S6>/From","SIDString":"nucleo_g431re_ihm07m1:9613"},{"RTWName":"<S6>/From1","SIDString":"nucleo_g431re_ihm07m1:9614"},{"RTWName":"<S6>/From10","SIDString":"nucleo_g431re_ihm07m1:9615"},{"RTWName":"<S6>/From13","SIDString":"nucleo_g431re_ihm07m1:9618"},{"RTWName":"<S6>/From14","SIDString":"nucleo_g431re_ihm07m1:9619"},{"RTWName":"<S6>/From15","SIDString":"nucleo_g431re_ihm07m1:9620"},{"RTWName":"<S6>/From16","SIDString":"nucleo_g431re_ihm07m1:9621"},{"RTWName":"<S6>/From17","SIDString":"nucleo_g431re_ihm07m1:9622"},{"RTWName":"<S6>/From18","SIDString":"nucleo_g431re_ihm07m1:9623"},{"RTWName":"<S6>/From19","SIDString":"nucleo_g431re_ihm07m1:9624"},{"RTWName":"<S6>/From2","SIDString":"nucleo_g431re_ihm07m1:9625"},{"RTWName":"<S6>/From20","SIDString":"nucleo_g431re_ihm07m1:9626"},{"RTWName":"<S6>/From21","SIDString":"nucleo_g431re_ihm07m1:9627"},{"RTWName":"<S6>/From22","SIDString":"nucleo_g431re_ihm07m1:9628"},{"RTWName":"<S6>/From3","SIDString":"nucleo_g431re_ihm07m1:9629"},{"RTWName":"<S6>/From4","SIDString":"nucleo_g431re_ihm07m1:9630"},{"RTWName":"<S6>/From5","SIDString":"nucleo_g431re_ihm07m1:9631"},{"RTWName":"<S6>/From6","SIDString":"nucleo_g431re_ihm07m1:9632"},{"RTWName":"<S6>/From7","SIDString":"nucleo_g431re_ihm07m1:9633"},{"RTWName":"<S6>/From8","SIDString":"nucleo_g431re_ihm07m1:9634"},{"RTWName":"<S6>/From9","SIDString":"nucleo_g431re_ihm07m1:9635"},{"RTWName":"<S6>/Goto","SIDString":"nucleo_g431re_ihm07m1:9342"},{"RTWName":"<S342>/u","SIDString":"nucleo_g431re_ihm07m1:9930:1"},{"RTWName":"<S342>/Compare","SIDString":"nucleo_g431re_ihm07m1:9930:2"},{"RTWName":"<S342>/Constant","SIDString":"nucleo_g431re_ihm07m1:9930:3"},{"RTWName":"<S342>/y","SIDString":"nucleo_g431re_ihm07m1:9930:5"},{"RTWName":"<S320>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9530"},{"RTWName":"<S320>/Demux","SIDString":"nucleo_g431re_ihm07m1:9531"},{"RTWName":"<S343>/In1","SIDString":"nucleo_g431re_ihm07m1:9927"},{"RTWName":"<S343>/Enable","SIDString":"nucleo_g431re_ihm07m1:9928"},{"RTWName":"<S343>/Out1","SIDString":"nucleo_g431re_ihm07m1:9929"},{"RTWName":"<S320>/UART/USART Read","SIDString":"nucleo_g431re_ihm07m1:9925"},{"RTWName":"<S320>/Out1","SIDString":"nucleo_g431re_ihm07m1:9533"},{"RTWName":"<S320>/Out2","SIDString":"nucleo_g431re_ihm07m1:9534"},{"RTWName":"<S6>/Switch Case","SIDString":"nucleo_g431re_ihm07m1:9636"},{"RTWName":"<S321>/In1","SIDString":"nucleo_g431re_ihm07m1:9638"},{"RTWName":"<S321>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9639"},{"RTWName":"<S321>/ADC_Gain_Setting","SIDString":"nucleo_g431re_ihm07m1:9640"},{"RTWName":"<S321>/ADC_Gain_Setting1","SIDString":"nucleo_g431re_ihm07m1:9641"},{"RTWName":"<S321>/ADC_Gain_Setting2","SIDString":"nucleo_g431re_ihm07m1:9642"},{"RTWName":"<S344>/u","SIDString":"nucleo_g431re_ihm07m1:9643:1"},{"RTWName":"<S344>/Compare","SIDString":"nucleo_g431re_ihm07m1:9643:2"},{"RTWName":"<S344>/Constant","SIDString":"nucleo_g431re_ihm07m1:9643:3"},{"RTWName":"<S344>/y","SIDString":"nucleo_g431re_ihm07m1:9643:4"},{"RTWName":"<S345>/u","SIDString":"nucleo_g431re_ihm07m1:9644:1"},{"RTWName":"<S345>/Compare","SIDString":"nucleo_g431re_ihm07m1:9644:2"},{"RTWName":"<S345>/Constant","SIDString":"nucleo_g431re_ihm07m1:9644:3"},{"RTWName":"<S345>/y","SIDString":"nucleo_g431re_ihm07m1:9644:4"},{"RTWName":"<S346>/u","SIDString":"nucleo_g431re_ihm07m1:9645:1"},{"RTWName":"<S346>/Compare","SIDString":"nucleo_g431re_ihm07m1:9645:2"},{"RTWName":"<S346>/Constant","SIDString":"nucleo_g431re_ihm07m1:9645:3"},{"RTWName":"<S346>/y","SIDString":"nucleo_g431re_ihm07m1:9645:4"},{"RTWName":"<S321>/Data Store\nWrite1","SIDString":"nucleo_g431re_ihm07m1:9646"},{"RTWName":"<S321>/Display1","SIDString":"nucleo_g431re_ihm07m1:9647"},{"RTWName":"<S321>/Multiport\nSwitch","SIDString":"nucleo_g431re_ihm07m1:9648"},{"RTWName":"<S321>/Sum","SIDString":"nucleo_g431re_ihm07m1:9650"},{"RTWName":"<S322>/In1","SIDString":"nucleo_g431re_ihm07m1:9656"},{"RTWName":"<S322>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9657"},{"RTWName":"<S322>/Data Store\nWrite1","SIDString":"nucleo_g431re_ihm07m1:9658"},{"RTWName":"<S322>/Data Store\nWrite2","SIDString":"nucleo_g431re_ihm07m1:9659"},{"RTWName":"<S322>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9660"},{"RTWName":"<S322>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9661"},{"RTWName":"<S347>/testEnable_sigSel1_2","SIDString":"nucleo_g431re_ihm07m1:9663"},{"RTWName":"<S347>/Bitwise AND","SIDString":"nucleo_g431re_ihm07m1:9664"},{"RTWName":"<S347>/Bitwise AND1","SIDString":"nucleo_g431re_ihm07m1:9665"},{"RTWName":"<S347>/Bitwise AND2","SIDString":"nucleo_g431re_ihm07m1:9666"},{"RTWName":"<S347>/Constant1","SIDString":"nucleo_g431re_ihm07m1:9667"},{"RTWName":"<S347>/Constant2","SIDString":"nucleo_g431re_ihm07m1:9668"},{"RTWName":"<S347>/Constant3","SIDString":"nucleo_g431re_ihm07m1:9669"},{"RTWName":"<S347>/Data Store\nRead","SIDString":"nucleo_g431re_ihm07m1:10058"},{"RTWName":"<S347>/Data Type Conversion","SIDString":"nucleo_g431re_ihm07m1:9670"},{"RTWName":"<S347>/Data Type Conversion1","SIDString":"nucleo_g431re_ihm07m1:9671"},{"RTWName":"<S347>/Data Type Conversion2","SIDString":"nucleo_g431re_ihm07m1:9672"},{"RTWName":"<S347>/Relational\nOperator","SIDString":"nucleo_g431re_ihm07m1:10054"},{"RTWName":"<S347>/Shift\nArithmetic","SIDString":"nucleo_g431re_ihm07m1:9673"},{"RTWName":"<S347>/Shift\nArithmetic1","SIDString":"nucleo_g431re_ihm07m1:9674"},{"RTWName":"<S347>/Switch","SIDString":"nucleo_g431re_ihm07m1:10055"},{"RTWName":"<S347>/Unit Delay","SIDString":"nucleo_g431re_ihm07m1:10053"},{"RTWName":"<S347>/testEnable","SIDString":"nucleo_g431re_ihm07m1:9675"},{"RTWName":"<S347>/DetectParam1","SIDString":"nucleo_g431re_ihm07m1:9676"},{"RTWName":"<S347>/DetectParam2","SIDString":"nucleo_g431re_ihm07m1:9677"},{"RTWName":"<S323>/In1","SIDString":"nucleo_g431re_ihm07m1:9680"},{"RTWName":"<S323>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9681"},{"RTWName":"<S323>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9682"},{"RTWName":"<S324>/In1","SIDString":"nucleo_g431re_ihm07m1:9688"},{"RTWName":"<S324>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9689"},{"RTWName":"<S324>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9690"},{"RTWName":"<S324>/Saturation","SIDString":"nucleo_g431re_ihm07m1:9691"},{"RTWName":"<S325>/In1","SIDString":"nucleo_g431re_ihm07m1:9693"},{"RTWName":"<S325>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9694"},{"RTWName":"<S325>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9695"},{"RTWName":"<S326>/In1","SIDString":"nucleo_g431re_ihm07m1:9697"},{"RTWName":"<S326>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9698"},{"RTWName":"<S326>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9699"},{"RTWName":"<S327>/In1","SIDString":"nucleo_g431re_ihm07m1:9701"},{"RTWName":"<S327>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9702"},{"RTWName":"<S327>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9703"},{"RTWName":"<S328>/In1","SIDString":"nucleo_g431re_ihm07m1:9705"},{"RTWName":"<S328>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9706"},{"RTWName":"<S328>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9707"},{"RTWName":"<S328>/Saturation","SIDString":"nucleo_g431re_ihm07m1:9708"},{"RTWName":"<S329>/In1","SIDString":"nucleo_g431re_ihm07m1:9710"},{"RTWName":"<S329>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9711"},{"RTWName":"<S329>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9712"},{"RTWName":"<S329>/Saturation","SIDString":"nucleo_g431re_ihm07m1:9713"},{"RTWName":"<S330>/In1","SIDString":"nucleo_g431re_ihm07m1:9715"},{"RTWName":"<S330>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9716"},{"RTWName":"<S330>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9717"},{"RTWName":"<S330>/Saturation","SIDString":"nucleo_g431re_ihm07m1:9718"},{"RTWName":"<S331>/In1","SIDString":"nucleo_g431re_ihm07m1:9720"},{"RTWName":"<S331>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9721"},{"RTWName":"<S331>/Data Store\nWrite2","SIDString":"nucleo_g431re_ihm07m1:9722"},{"RTWName":"<S332>/In1","SIDString":"nucleo_g431re_ihm07m1:9724"},{"RTWName":"<S332>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9725"},{"RTWName":"<S332>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9726"},{"RTWName":"<S332>/Saturation","SIDString":"nucleo_g431re_ihm07m1:9727"},{"RTWName":"<S333>/In1","SIDString":"nucleo_g431re_ihm07m1:9729"},{"RTWName":"<S333>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9730"},{"RTWName":"<S333>/Data Store\nWrite","SIDString":"nucleo_g431re_ihm07m1:9731"},{"RTWName":"<S333>/Saturation","SIDString":"nucleo_g431re_ihm07m1:9732"},{"RTWName":"<S334>/In1","SIDString":"nucleo_g431re_ihm07m1:9734"},{"RTWName":"<S334>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9735"},{"RTWName":"<S334>/Data Store\nWrite1","SIDString":"nucleo_g431re_ihm07m1:9736"},{"RTWName":"<S334>/Saturation","SIDString":"nucleo_g431re_ihm07m1:9737"},{"RTWName":"<S335>/In1","SIDString":"nucleo_g431re_ihm07m1:9739"},{"RTWName":"<S335>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9740"},{"RTWName":"<S335>/Data Store\nWrite4","SIDString":"nucleo_g431re_ihm07m1:9741"},{"RTWName":"<S336>/In1","SIDString":"nucleo_g431re_ihm07m1:9743"},{"RTWName":"<S336>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9744"},{"RTWName":"<S336>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9745"},{"RTWName":"<S337>/In1","SIDString":"nucleo_g431re_ihm07m1:9747"},{"RTWName":"<S337>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9748"},{"RTWName":"<S337>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9749"},{"RTWName":"<S338>/In1","SIDString":"nucleo_g431re_ihm07m1:9751"},{"RTWName":"<S338>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9752"},{"RTWName":"<S338>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9753"},{"RTWName":"<S339>/In1","SIDString":"nucleo_g431re_ihm07m1:9755"},{"RTWName":"<S339>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9756"},{"RTWName":"<S339>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9757"},{"RTWName":"<S340>/In1","SIDString":"nucleo_g431re_ihm07m1:9759"},{"RTWName":"<S340>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9760"},{"RTWName":"<S340>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9761"},{"RTWName":"<S341>/In1","SIDString":"nucleo_g431re_ihm07m1:9763"},{"RTWName":"<S341>/Action Port","SIDString":"nucleo_g431re_ihm07m1:9764"},{"RTWName":"<S341>/Data Store\nWrite3","SIDString":"nucleo_g431re_ihm07m1:9765"},{"RTWName":"<Root>/Alogrithm","SIDString":"nucleo_g431re_ihm07m1:8543"},{"RTWName":"<S1>/Control Algorithm","SIDString":"nucleo_g431re_ihm07m1:8545"},{"RTWName":"<S7>/CurrentScaling1","SIDString":"nucleo_g431re_ihm07m1:8552"},{"RTWName":"<S7>/Flux Observer","SIDString":"nucleo_g431re_ihm07m1:8571"},{"RTWName":"<S18>/DC component removal","SIDString":"nucleo_g431re_ihm07m1:10030"},{"RTWName":"<S21>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:10032"},{"RTWName":"<S24>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:10032:346"},{"RTWName":"<S25>/High-pass","SIDString":"nucleo_g431re_ihm07m1:10032:349"},{"RTWName":"<S4294967295>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:10032:395"},{"RTWName":"<S25>/Low-pass","SIDString":"nucleo_g431re_ihm07m1:10032:354"},{"RTWName":"<S26>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:10032:356"},{"RTWName":"<S18>/DC component removal1","SIDString":"nucleo_g431re_ihm07m1:10035"},{"RTWName":"<S22>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:10037"},{"RTWName":"<S28>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:10037:346"},{"RTWName":"<S29>/High-pass","SIDString":"nucleo_g431re_ihm07m1:10037:349"},{"RTWName":"<S4294967295>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:10037:395"},{"RTWName":"<S29>/Low-pass","SIDString":"nucleo_g431re_ihm07m1:10037:354"},{"RTWName":"<S30>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:10037:356"},{"RTWName":"<S18>/FluxObvserver","SIDString":"nucleo_g431re_ihm07m1:8598"},{"RTWName":"<S23>/Compare\nTo Constant","SIDString":"nucleo_g431re_ihm07m1:8577"},{"RTWName":"<S23>/FluxObserverSubsystem","SIDString":"nucleo_g431re_ihm07m1:8608"},{"RTWName":"<S33>/atan2","SIDString":"nucleo_g431re_ihm07m1:8618"},{"RTWName":"<S35>/Per Unit","SIDString":"nucleo_g431re_ihm07m1:8618:311"},{"RTWName":"<S33>/psiAlpha","SIDString":"nucleo_g431re_ihm07m1:8619"},{"RTWName":"<S36>/IIR Filter3","SIDString":"nucleo_g431re_ihm07m1:8628"},{"RTWName":"<S39>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:8628:346"},{"RTWName":"<S41>/High-pass","SIDString":"nucleo_g431re_ihm07m1:8628:349"},{"RTWName":"<S4294967295>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:8628:395"},{"RTWName":"<S41>/Low-pass","SIDString":"nucleo_g431re_ihm07m1:8628:354"},{"RTWName":"<S42>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:8628:356"},{"RTWName":"<S36>/Scaling","SIDString":"nucleo_g431re_ihm07m1:8630"},{"RTWName":"<S33>/psiBeta","SIDString":"nucleo_g431re_ihm07m1:8644"},{"RTWName":"<S37>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:8653"},{"RTWName":"<S44>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:8653:346"},{"RTWName":"<S46>/High-pass","SIDString":"nucleo_g431re_ihm07m1:8653:349"},{"RTWName":"<S4294967295>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:8653:395"},{"RTWName":"<S46>/Low-pass","SIDString":"nucleo_g431re_ihm07m1:8653:354"},{"RTWName":"<S47>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:8653:356"},{"RTWName":"<S37>/Scaling","SIDString":"nucleo_g431re_ihm07m1:8655"},{"RTWName":"<S23>/SpeedMeasurementSubsystem","SIDString":"nucleo_g431re_ihm07m1:9491"},{"RTWName":"<S34>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:8672"},{"RTWName":"<S49>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:8672:346"},{"RTWName":"<S52>/High-pass","SIDString":"nucleo_g431re_ihm07m1:8672:349"},{"RTWName":"<S4294967295>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:8672:395"},{"RTWName":"<S52>/Low-pass","SIDString":"nucleo_g431re_ihm07m1:8672:354"},{"RTWName":"<S53>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:8672:356"},{"RTWName":"<S34>/Speed_measurement","SIDString":"nucleo_g431re_ihm07m1:9502"},{"RTWName":"<S34>/atan2","SIDString":"nucleo_g431re_ihm07m1:9427"},{"RTWName":"<S51>/Per Unit","SIDString":"nucleo_g431re_ihm07m1:9427:311"},{"RTWName":"<S7>/Generating Raw\nSpace Vectors","SIDString":"nucleo_g431re_ihm07m1:8680"},{"RTWName":"<S19>/ClarkePark","SIDString":"nucleo_g431re_ihm07m1:8692"},{"RTWName":"<S56>/Clarke Transform","SIDString":"nucleo_g431re_ihm07m1:8698"},{"RTWName":"<S64>/Three phase input","SIDString":"nucleo_g431re_ihm07m1:8698:628"},{"RTWName":"<S64>/Two phase input","SIDString":"nucleo_g431re_ihm07m1:8698:655"},{"RTWName":"<S67>/Two phase CRL wrap","SIDString":"nucleo_g431re_ihm07m1:8698:627"},{"RTWName":"<S56>/Park Transform","SIDString":"nucleo_g431re_ihm07m1:8701"},{"RTWName":"<S65>/Sine Cosine","SIDString":"nucleo_g431re_ihm07m1:8701:529"},{"RTWName":"<S4294967295>/Sine-Cosine Lookup","SIDString":"nucleo_g431re_ihm07m1:8701:559"},{"RTWName":"<S83>/Interpolation","SIDString":"nucleo_g431re_ihm07m1:8701:559:705"},{"RTWName":"<S83>/WrapUp","SIDString":"nucleo_g431re_ihm07m1:8701:559:667"},{"RTWName":"<S85>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:8701:559:684"},{"RTWName":"<S85>/If Action\nSubsystem1","SIDString":"nucleo_g431re_ihm07m1:8701:559:688"},{"RTWName":"<S65>/Three inputs","SIDString":"nucleo_g431re_ihm07m1:8701:530"},{"RTWName":"<S4294967295>/Two inputs CRL","SIDString":"nucleo_g431re_ihm07m1:8701:707"},{"RTWName":"<S88>/Switch_Axis","SIDString":"nucleo_g431re_ihm07m1:8701:714"},{"RTWName":"<S65>/Two inputs CRL","SIDString":"nucleo_g431re_ihm07m1:8701:522"},{"RTWName":"<S69>/Switch_Axis","SIDString":"nucleo_g431re_ihm07m1:8701:507"},{"RTWName":"<S56>/Pole_Voltage\nto\nPhase_Voltage","SIDString":"nucleo_g431re_ihm07m1:8702"},{"RTWName":"<S19>/ClarkePark ","SIDString":"nucleo_g431re_ihm07m1:8717"},{"RTWName":"<S57>/Clarke Transform","SIDString":"nucleo_g431re_ihm07m1:8722"},{"RTWName":"<S71>/Three phase input","SIDString":"nucleo_g431re_ihm07m1:8722:628"},{"RTWName":"<S71>/Two phase input","SIDString":"nucleo_g431re_ihm07m1:8722:655"},{"RTWName":"<S73>/Two phase CRL wrap","SIDString":"nucleo_g431re_ihm07m1:8722:627"},{"RTWName":"<S57>/Park Transform","SIDString":"nucleo_g431re_ihm07m1:8723"},{"RTWName":"<S72>/Sine Cosine","SIDString":"nucleo_g431re_ihm07m1:8723:529"},{"RTWName":"<S4294967295>/Sine-Cosine Lookup","SIDString":"nucleo_g431re_ihm07m1:8723:559"},{"RTWName":"<S99>/Interpolation","SIDString":"nucleo_g431re_ihm07m1:8723:559:705"},{"RTWName":"<S99>/WrapUp","SIDString":"nucleo_g431re_ihm07m1:8723:559:667"},{"RTWName":"<S101>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:8723:559:684"},{"RTWName":"<S101>/If Action\nSubsystem1","SIDString":"nucleo_g431re_ihm07m1:8723:559:688"},{"RTWName":"<S72>/Three inputs","SIDString":"nucleo_g431re_ihm07m1:8723:530"},{"RTWName":"<S4294967295>/Two inputs CRL","SIDString":"nucleo_g431re_ihm07m1:8723:707"},{"RTWName":"<S104>/Switch_Axis","SIDString":"nucleo_g431re_ihm07m1:8723:714"},{"RTWName":"<S72>/Two inputs CRL","SIDString":"nucleo_g431re_ihm07m1:8723:522"},{"RTWName":"<S75>/Switch_Axis","SIDString":"nucleo_g431re_ihm07m1:8723:507"},{"RTWName":"<S19>/Inverse Park Transform","SIDString":"nucleo_g431re_ihm07m1:8767"},{"RTWName":"<S58>/Inverse Park Transform","SIDString":"nucleo_g431re_ihm07m1:8772"},{"RTWName":"<S77>/Sine Cosine","SIDString":"nucleo_g431re_ihm07m1:8772:850"},{"RTWName":"<S4294967295>/Interpolation","SIDString":"nucleo_g431re_ihm07m1:8772:850:705"},{"RTWName":"<S4294967295>/WrapUp","SIDString":"nucleo_g431re_ihm07m1:8772:850:667"},{"RTWName":"<S112>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:8772:850:684"},{"RTWName":"<S112>/If Action\nSubsystem1","SIDString":"nucleo_g431re_ihm07m1:8772:850:688"},{"RTWName":"<S77>/Three inputs","SIDString":"nucleo_g431re_ihm07m1:8772:904"},{"RTWName":"<S4294967295>/Two inputs CRL","SIDString":"nucleo_g431re_ihm07m1:8772:984"},{"RTWName":"<S115>/Switch_Axis","SIDString":"nucleo_g431re_ihm07m1:8772:991"},{"RTWName":"<S77>/Two inputs CRL","SIDString":"nucleo_g431re_ihm07m1:8772:778"},{"RTWName":"<S78>/Switch_Axis","SIDString":"nucleo_g431re_ihm07m1:8772:748"},{"RTWName":"<S19>/Open Loop Start-Up","SIDString":"nucleo_g431re_ihm07m1:8778"},{"RTWName":"<S59>/Compare\nTo Constant1","SIDString":"nucleo_g431re_ihm07m1:8781"},{"RTWName":"<S59>/Open Loop Start-Up","SIDString":"nucleo_g431re_ihm07m1:8785"},{"RTWName":"<S81>/3-Phase Sine Voltage Generator","SIDString":"nucleo_g431re_ihm07m1:8790"},{"RTWName":"<S82>/Inverse Clarke Transform","SIDString":"nucleo_g431re_ihm07m1:8790:1177"},{"RTWName":"<S88>/Three phase input","SIDString":"nucleo_g431re_ihm07m1:8790:1177:533"},{"RTWName":"<S88>/Two phase input","SIDString":"nucleo_g431re_ihm07m1:8790:1177:506"},{"RTWName":"<S82>/Inverse Park Transform","SIDString":"nucleo_g431re_ihm07m1:8790:1176"},{"RTWName":"<S89>/Sine Cosine","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850"},{"RTWName":"<S4294967295>/Interpolation","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:705"},{"RTWName":"<S4294967295>/WrapUp","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:667"},{"RTWName":"<S135>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:684"},{"RTWName":"<S135>/If Action\nSubsystem1","SIDString":"nucleo_g431re_ihm07m1:8790:1176:850:688"},{"RTWName":"<S89>/Three inputs","SIDString":"nucleo_g431re_ihm07m1:8790:1176:904"},{"RTWName":"<S4294967295>/Two inputs CRL","SIDString":"nucleo_g431re_ihm07m1:8790:1176:984"},{"RTWName":"<S138>/Switch_Axis","SIDString":"nucleo_g431re_ihm07m1:8790:1176:991"},{"RTWName":"<S89>/Two inputs CRL","SIDString":"nucleo_g431re_ihm07m1:8790:1176:778"},{"RTWName":"<S92>/Switch_Axis","SIDString":"nucleo_g431re_ihm07m1:8790:1176:748"},{"RTWName":"<S82>/Sine-Cosine Lookup","SIDString":"nucleo_g431re_ihm07m1:8790:1180"},{"RTWName":"<S90>/Interpolation","SIDString":"nucleo_g431re_ihm07m1:8790:1180:705"},{"RTWName":"<S90>/WrapUp","SIDString":"nucleo_g431re_ihm07m1:8790:1180:667"},{"RTWName":"<S95>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8790:1180:692"},{"RTWName":"<S95>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:8790:1180:684"},{"RTWName":"<S95>/If Action\nSubsystem1","SIDString":"nucleo_g431re_ihm07m1:8790:1180:688"},{"RTWName":"<S81>/Clarke Transform","SIDString":"nucleo_g431re_ihm07m1:8793"},{"RTWName":"<S83>/Three phase input","SIDString":"nucleo_g431re_ihm07m1:8793:628"},{"RTWName":"<S83>/Two phase input","SIDString":"nucleo_g431re_ihm07m1:8793:655"},{"RTWName":"<S99>/Two phase CRL wrap","SIDString":"nucleo_g431re_ihm07m1:8793:627"},{"RTWName":"<S81>/Compare\nTo Constant","SIDString":"nucleo_g431re_ihm07m1:8794"},{"RTWName":"<S81>/Position Generator","SIDString":"nucleo_g431re_ihm07m1:8802"},{"RTWName":"<S85>/Accumulate","SIDString":"nucleo_g431re_ihm07m1:8802:1180"},{"RTWName":"<S101>/Subsystem","SIDString":"nucleo_g431re_ihm07m1:8802:1204"},{"RTWName":"<S81>/Ramp Generator","SIDString":"nucleo_g431re_ihm07m1:8805"},{"RTWName":"<S81>/V-by-f","SIDString":"nucleo_g431re_ihm07m1:8817"},{"RTWName":"<S19>/OpenLoop_CloseLoop","SIDString":"nucleo_g431re_ihm07m1:8832"},{"RTWName":"<S60>/Compare\nTo Constant","SIDString":"nucleo_g431re_ihm07m1:8836"},{"RTWName":"<S60>/Control","SIDString":"nucleo_g431re_ihm07m1:8837"},{"RTWName":"<S104>/DQ Limiter","SIDString":"nucleo_g431re_ihm07m1:8844"},{"RTWName":"<S106>/D-Q Equivalence","SIDString":"nucleo_g431re_ihm07m1:8844:1302"},{"RTWName":"<S109>/Limiter","SIDString":"nucleo_g431re_ihm07m1:8844:1547"},{"RTWName":"<S109>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8844:1553"},{"RTWName":"<S106>/D/Q Axis Priority","SIDString":"nucleo_g431re_ihm07m1:8844:1363"},{"RTWName":"<S110>/Compare\nTo Constant","SIDString":"nucleo_g431re_ihm07m1:8844:1422"},{"RTWName":"<S110>/Compare\nTo Constant1","SIDString":"nucleo_g431re_ihm07m1:8844:1423"},{"RTWName":"<S110>/flipInputs","SIDString":"nucleo_g431re_ihm07m1:8844:1414"},{"RTWName":"<S110>/flipInputs1","SIDString":"nucleo_g431re_ihm07m1:8844:1426"},{"RTWName":"<S110>/limiter","SIDString":"nucleo_g431re_ihm07m1:8844:1451"},{"RTWName":"<S119>/limitRef1","SIDString":"nucleo_g431re_ihm07m1:8844:1406"},{"RTWName":"<S119>/limitRef2","SIDString":"nucleo_g431re_ihm07m1:8844:1583"},{"RTWName":"<S119>/passThrough","SIDString":"nucleo_g431re_ihm07m1:8844:1579"},{"RTWName":"<S106>/Inport/Dialog Selection","SIDString":"nucleo_g431re_ihm07m1:8844:1515"},{"RTWName":"<S106>/Magnitude_calc","SIDString":"nucleo_g431re_ihm07m1:8844:1443"},{"RTWName":"<S104>/Discrete PI Controller \nwith anti-windup & reset","SIDString":"nucleo_g431re_ihm07m1:8851"},{"RTWName":"<S107>/Anti-windup","SIDString":"nucleo_g431re_ihm07m1:8851:607"},{"RTWName":"<S123>/Back Calculation","SIDString":"nucleo_g431re_ihm07m1:8851:612"},{"RTWName":"<S123>/Cont. Clamping Ideal","SIDString":"nucleo_g431re_ihm07m1:8851:620"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"nucleo_g431re_ihm07m1:8851:3927"},{"RTWName":"<S203>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3931"},{"RTWName":"<S203>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8851:3932"},{"RTWName":"<S203>/External","SIDString":"nucleo_g431re_ihm07m1:8851:3936"},{"RTWName":"<S205>/Dead Zone\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8851:3940"},{"RTWName":"<S123>/Cont. Clamping Parallel","SIDString":"nucleo_g431re_ihm07m1:8851:1398"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"nucleo_g431re_ihm07m1:8851:3909"},{"RTWName":"<S207>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3913"},{"RTWName":"<S207>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8851:3914"},{"RTWName":"<S207>/External","SIDString":"nucleo_g431re_ihm07m1:8851:3918"},{"RTWName":"<S209>/Dead Zone\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8851:3922"},{"RTWName":"<S123>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:2304"},{"RTWName":"<S123>/Disc. Clamping Ideal","SIDString":"nucleo_g431re_ihm07m1:8851:1372"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"nucleo_g431re_ihm07m1:8851:3883"},{"RTWName":"<S211>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3887"},{"RTWName":"<S211>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8851:3888"},{"RTWName":"<S211>/External","SIDString":"nucleo_g431re_ihm07m1:8851:3892"},{"RTWName":"<S213>/Dead Zone\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8851:3896"},{"RTWName":"<S123>/Disc. Clamping Parallel","SIDString":"nucleo_g431re_ihm07m1:8851:647"},{"RTWName":"<S148>/Dead Zone","SIDString":"nucleo_g431re_ihm07m1:8851:3850"},{"RTWName":"<S149>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3874"},{"RTWName":"<S149>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8851:3852"},{"RTWName":"<S149>/External","SIDString":"nucleo_g431re_ihm07m1:8851:3855"},{"RTWName":"<S4294967295>/Dead Zone\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8851:3864"},{"RTWName":"<S123>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:673"},{"RTWName":"<S107>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8851:677"},{"RTWName":"<S124>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:680"},{"RTWName":"<S124>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:681"},{"RTWName":"<S124>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:686"},{"RTWName":"<S107>/External Derivative","SIDString":"nucleo_g431re_ihm07m1:8851:4044"},{"RTWName":"<S125>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:4047"},{"RTWName":"<S125>/Error","SIDString":"nucleo_g431re_ihm07m1:8851:4056"},{"RTWName":"<S125>/External Ydot","SIDString":"nucleo_g431re_ihm07m1:8851:4051"},{"RTWName":"<S107>/Filter","SIDString":"nucleo_g431re_ihm07m1:8851:692"},{"RTWName":"<S126>/Cont. Filter","SIDString":"nucleo_g431re_ihm07m1:8851:698"},{"RTWName":"<S126>/Cont. Filter Only","SIDString":"nucleo_g431re_ihm07m1:8851:4131"},{"RTWName":"<S126>/Differentiator","SIDString":"nucleo_g431re_ihm07m1:8851:706"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:3670"},{"RTWName":"<S236>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3673"},{"RTWName":"<S236>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3678"},{"RTWName":"<S126>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:715"},{"RTWName":"<S126>/Disc. Backward Euler Filter","SIDString":"nucleo_g431re_ihm07m1:8851:716"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:3694"},{"RTWName":"<S239>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3697"},{"RTWName":"<S239>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3702"},{"RTWName":"<S126>/Disc. Backward Euler Filter Only","SIDString":"nucleo_g431re_ihm07m1:8851:4162"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:4179"},{"RTWName":"<S242>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4182"},{"RTWName":"<S242>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4187"},{"RTWName":"<S126>/Disc. Forward Euler Filter","SIDString":"nucleo_g431re_ihm07m1:8851:732"},{"RTWName":"<S126>/Disc. Forward Euler Filter Only","SIDString":"nucleo_g431re_ihm07m1:8851:4147"},{"RTWName":"<S126>/Disc. Trapezoidal Filter","SIDString":"nucleo_g431re_ihm07m1:8851:740"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:3709"},{"RTWName":"<S245>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3712"},{"RTWName":"<S245>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3717"},{"RTWName":"<S126>/Disc. Trapezoidal Filter Only","SIDString":"nucleo_g431re_ihm07m1:8851:4197"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8851:4216"},{"RTWName":"<S248>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4219"},{"RTWName":"<S248>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8851:4225"},{"RTWName":"<S126>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:4073"},{"RTWName":"<S107>/Filter ICs","SIDString":"nucleo_g431re_ihm07m1:8851:758"},{"RTWName":"<S127>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:760"},{"RTWName":"<S127>/External IC","SIDString":"nucleo_g431re_ihm07m1:8851:761"},{"RTWName":"<S127>/Internal IC - Differentiator","SIDString":"nucleo_g431re_ihm07m1:8851:764"},{"RTWName":"<S127>/Internal IC - Filter","SIDString":"nucleo_g431re_ihm07m1:8851:767"},{"RTWName":"<S107>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8851:780"},{"RTWName":"<S128>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:783"},{"RTWName":"<S128>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:784"},{"RTWName":"<S128>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:789"},{"RTWName":"<S107>/Ideal P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:795"},{"RTWName":"<S129>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:798"},{"RTWName":"<S129>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:803"},{"RTWName":"<S129>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:807"},{"RTWName":"<S107>/Ideal P Gain Fdbk","SIDString":"nucleo_g431re_ihm07m1:8851:811"},{"RTWName":"<S130>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3417"},{"RTWName":"<S130>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:814"},{"RTWName":"<S130>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:819"},{"RTWName":"<S130>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:823"},{"RTWName":"<S107>/Integrator","SIDString":"nucleo_g431re_ihm07m1:8851:827"},{"RTWName":"<S131>/Continuous","SIDString":"nucleo_g431re_ihm07m1:8851:831"},{"RTWName":"<S131>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:837"},{"RTWName":"<S131>/Discrete","SIDString":"nucleo_g431re_ihm07m1:8851:838"},{"RTWName":"<S107>/Integrator ICs","SIDString":"nucleo_g431re_ihm07m1:8851:849"},{"RTWName":"<S132>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:851"},{"RTWName":"<S132>/External IC","SIDString":"nucleo_g431re_ihm07m1:8851:852"},{"RTWName":"<S132>/Internal IC","SIDString":"nucleo_g431re_ihm07m1:8851:855"},{"RTWName":"<S107>/N Copy","SIDString":"nucleo_g431re_ihm07m1:8851:860"},{"RTWName":"<S133>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3484"},{"RTWName":"<S133>/Disabled wSignal Specification","SIDString":"nucleo_g431re_ihm07m1:8851:862"},{"RTWName":"<S133>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:864"},{"RTWName":"<S133>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:867"},{"RTWName":"<S107>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8851:871"},{"RTWName":"<S134>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:874"},{"RTWName":"<S134>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:875"},{"RTWName":"<S134>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:880"},{"RTWName":"<S134>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:884"},{"RTWName":"<S107>/P Copy","SIDString":"nucleo_g431re_ihm07m1:8851:888"},{"RTWName":"<S135>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:890"},{"RTWName":"<S135>/External Parameters Ideal","SIDString":"nucleo_g431re_ihm07m1:8851:891"},{"RTWName":"<S135>/Internal Parameters Ideal","SIDString":"nucleo_g431re_ihm07m1:8851:894"},{"RTWName":"<S107>/PID Compensator Formula","SIDString":"nucleo_g431re_ihm07m1:8851:901"},{"RTWName":"<S107>/Parallel P Gain","SIDString":"nucleo_g431re_ihm07m1:8851:902"},{"RTWName":"<S136>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:905"},{"RTWName":"<S136>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:906"},{"RTWName":"<S136>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8851:911"},{"RTWName":"<S136>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:915"},{"RTWName":"<S107>/Reset Signal","SIDString":"nucleo_g431re_ihm07m1:8851:1417"},{"RTWName":"<S137>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:1419"},{"RTWName":"<S137>/External Reset","SIDString":"nucleo_g431re_ihm07m1:8851:1420"},{"RTWName":"<S107>/Saturation","SIDString":"nucleo_g431re_ihm07m1:8851:919"},{"RTWName":"<S138>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8851:921"},{"RTWName":"<S138>/External","SIDString":"nucleo_g431re_ihm07m1:8851:3779"},{"RTWName":"<S4294967295>/Saturation\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8851:3846"},{"RTWName":"<S138>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:925"},{"RTWName":"<S107>/Saturation Fdbk","SIDString":"nucleo_g431re_ihm07m1:8851:929"},{"RTWName":"<S139>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3427"},{"RTWName":"<S139>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8851:931"},{"RTWName":"<S139>/External","SIDString":"nucleo_g431re_ihm07m1:8851:3786"},{"RTWName":"<S4294967295>/Saturation\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8851:3847"},{"RTWName":"<S139>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:935"},{"RTWName":"<S107>/Sum","SIDString":"nucleo_g431re_ihm07m1:8851:3493"},{"RTWName":"<S140>/Passthrough_I","SIDString":"nucleo_g431re_ihm07m1:8851:3498"},{"RTWName":"<S140>/Passthrough_P","SIDString":"nucleo_g431re_ihm07m1:8851:3495"},{"RTWName":"<S140>/Sum_PD","SIDString":"nucleo_g431re_ihm07m1:8851:3509"},{"RTWName":"<S140>/Sum_PI","SIDString":"nucleo_g431re_ihm07m1:8851:3506"},{"RTWName":"<S140>/Sum_PID","SIDString":"nucleo_g431re_ihm07m1:8851:3512"},{"RTWName":"<S107>/Sum Fdbk","SIDString":"nucleo_g431re_ihm07m1:8851:3442"},{"RTWName":"<S141>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3444"},{"RTWName":"<S141>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8851:3452"},{"RTWName":"<S141>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:3447"},{"RTWName":"<S107>/Tracking Mode","SIDString":"nucleo_g431re_ihm07m1:8851:942"},{"RTWName":"<S142>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:945"},{"RTWName":"<S142>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8851:946"},{"RTWName":"<S107>/Tracking Mode Sum","SIDString":"nucleo_g431re_ihm07m1:8851:3131"},{"RTWName":"<S143>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:3133"},{"RTWName":"<S143>/Tracking Mode","SIDString":"nucleo_g431re_ihm07m1:8851:3136"},{"RTWName":"<S107>/Tsamp - Integral","SIDString":"nucleo_g431re_ihm07m1:8851:3588"},{"RTWName":"<S144>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8851:3591"},{"RTWName":"<S144>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3602"},{"RTWName":"<S144>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:3663"},{"RTWName":"<S144>/TsSignalSpecification","SIDString":"nucleo_g431re_ihm07m1:8851:3596"},{"RTWName":"<S107>/Tsamp - Ngain","SIDString":"nucleo_g431re_ihm07m1:8851:3624"},{"RTWName":"<S145>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8851:3627"},{"RTWName":"<S145>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8851:3632"},{"RTWName":"<S107>/postSat Signal","SIDString":"nucleo_g431re_ihm07m1:8851:953"},{"RTWName":"<S146>/Feedback_Path","SIDString":"nucleo_g431re_ihm07m1:8851:956"},{"RTWName":"<S146>/Forward_Path","SIDString":"nucleo_g431re_ihm07m1:8851:959"},{"RTWName":"<S107>/preSat Signal","SIDString":"nucleo_g431re_ihm07m1:8851:963"},{"RTWName":"<S147>/Feedback_Path","SIDString":"nucleo_g431re_ihm07m1:8851:966"},{"RTWName":"<S147>/Forward_Path","SIDString":"nucleo_g431re_ihm07m1:8851:969"},{"RTWName":"<S104>/Discrete PI Controller \nwith anti-windup & reset1","SIDString":"nucleo_g431re_ihm07m1:8852"},{"RTWName":"<S108>/Anti-windup","SIDString":"nucleo_g431re_ihm07m1:8852:607"},{"RTWName":"<S175>/Back Calculation","SIDString":"nucleo_g431re_ihm07m1:8852:612"},{"RTWName":"<S175>/Cont. Clamping Ideal","SIDString":"nucleo_g431re_ihm07m1:8852:620"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"nucleo_g431re_ihm07m1:8852:3927"},{"RTWName":"<S351>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3931"},{"RTWName":"<S351>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8852:3932"},{"RTWName":"<S351>/External","SIDString":"nucleo_g431re_ihm07m1:8852:3936"},{"RTWName":"<S353>/Dead Zone\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8852:3940"},{"RTWName":"<S175>/Cont. Clamping Parallel","SIDString":"nucleo_g431re_ihm07m1:8852:1398"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"nucleo_g431re_ihm07m1:8852:3909"},{"RTWName":"<S355>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3913"},{"RTWName":"<S355>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8852:3914"},{"RTWName":"<S355>/External","SIDString":"nucleo_g431re_ihm07m1:8852:3918"},{"RTWName":"<S357>/Dead Zone\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8852:3922"},{"RTWName":"<S175>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:2304"},{"RTWName":"<S175>/Disc. Clamping Ideal","SIDString":"nucleo_g431re_ihm07m1:8852:1372"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"nucleo_g431re_ihm07m1:8852:3883"},{"RTWName":"<S359>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3887"},{"RTWName":"<S359>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8852:3888"},{"RTWName":"<S359>/External","SIDString":"nucleo_g431re_ihm07m1:8852:3892"},{"RTWName":"<S361>/Dead Zone\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8852:3896"},{"RTWName":"<S175>/Disc. Clamping Parallel","SIDString":"nucleo_g431re_ihm07m1:8852:647"},{"RTWName":"<S200>/Dead Zone","SIDString":"nucleo_g431re_ihm07m1:8852:3850"},{"RTWName":"<S201>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3874"},{"RTWName":"<S201>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8852:3852"},{"RTWName":"<S201>/External","SIDString":"nucleo_g431re_ihm07m1:8852:3855"},{"RTWName":"<S4294967295>/Dead Zone\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8852:3864"},{"RTWName":"<S175>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:673"},{"RTWName":"<S108>/D Gain","SIDString":"nucleo_g431re_ihm07m1:8852:677"},{"RTWName":"<S176>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:680"},{"RTWName":"<S176>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:681"},{"RTWName":"<S176>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:686"},{"RTWName":"<S108>/External Derivative","SIDString":"nucleo_g431re_ihm07m1:8852:4044"},{"RTWName":"<S177>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:4047"},{"RTWName":"<S177>/Error","SIDString":"nucleo_g431re_ihm07m1:8852:4056"},{"RTWName":"<S177>/External Ydot","SIDString":"nucleo_g431re_ihm07m1:8852:4051"},{"RTWName":"<S108>/Filter","SIDString":"nucleo_g431re_ihm07m1:8852:692"},{"RTWName":"<S178>/Cont. Filter","SIDString":"nucleo_g431re_ihm07m1:8852:698"},{"RTWName":"<S178>/Cont. Filter Only","SIDString":"nucleo_g431re_ihm07m1:8852:4131"},{"RTWName":"<S178>/Differentiator","SIDString":"nucleo_g431re_ihm07m1:8852:706"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:3670"},{"RTWName":"<S384>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3673"},{"RTWName":"<S384>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3678"},{"RTWName":"<S178>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:715"},{"RTWName":"<S178>/Disc. Backward Euler Filter","SIDString":"nucleo_g431re_ihm07m1:8852:716"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:3694"},{"RTWName":"<S387>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3697"},{"RTWName":"<S387>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3702"},{"RTWName":"<S178>/Disc. Backward Euler Filter Only","SIDString":"nucleo_g431re_ihm07m1:8852:4162"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:4179"},{"RTWName":"<S390>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4182"},{"RTWName":"<S390>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4187"},{"RTWName":"<S178>/Disc. Forward Euler Filter","SIDString":"nucleo_g431re_ihm07m1:8852:732"},{"RTWName":"<S178>/Disc. Forward Euler Filter Only","SIDString":"nucleo_g431re_ihm07m1:8852:4147"},{"RTWName":"<S178>/Disc. Trapezoidal Filter","SIDString":"nucleo_g431re_ihm07m1:8852:740"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:3709"},{"RTWName":"<S393>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3712"},{"RTWName":"<S393>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3717"},{"RTWName":"<S178>/Disc. Trapezoidal Filter Only","SIDString":"nucleo_g431re_ihm07m1:8852:4197"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"nucleo_g431re_ihm07m1:8852:4216"},{"RTWName":"<S396>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4219"},{"RTWName":"<S396>/Internal Ts","SIDString":"nucleo_g431re_ihm07m1:8852:4225"},{"RTWName":"<S178>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:4073"},{"RTWName":"<S108>/Filter ICs","SIDString":"nucleo_g431re_ihm07m1:8852:758"},{"RTWName":"<S179>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:760"},{"RTWName":"<S179>/External IC","SIDString":"nucleo_g431re_ihm07m1:8852:761"},{"RTWName":"<S179>/Internal IC - Differentiator","SIDString":"nucleo_g431re_ihm07m1:8852:764"},{"RTWName":"<S179>/Internal IC - Filter","SIDString":"nucleo_g431re_ihm07m1:8852:767"},{"RTWName":"<S108>/I Gain","SIDString":"nucleo_g431re_ihm07m1:8852:780"},{"RTWName":"<S180>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:783"},{"RTWName":"<S180>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:784"},{"RTWName":"<S180>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:789"},{"RTWName":"<S108>/Ideal P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:795"},{"RTWName":"<S181>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:798"},{"RTWName":"<S181>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:803"},{"RTWName":"<S181>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:807"},{"RTWName":"<S108>/Ideal P Gain Fdbk","SIDString":"nucleo_g431re_ihm07m1:8852:811"},{"RTWName":"<S182>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3417"},{"RTWName":"<S182>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:814"},{"RTWName":"<S182>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:819"},{"RTWName":"<S182>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:823"},{"RTWName":"<S108>/Integrator","SIDString":"nucleo_g431re_ihm07m1:8852:827"},{"RTWName":"<S183>/Continuous","SIDString":"nucleo_g431re_ihm07m1:8852:831"},{"RTWName":"<S183>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:837"},{"RTWName":"<S183>/Discrete","SIDString":"nucleo_g431re_ihm07m1:8852:838"},{"RTWName":"<S108>/Integrator ICs","SIDString":"nucleo_g431re_ihm07m1:8852:849"},{"RTWName":"<S184>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:851"},{"RTWName":"<S184>/External IC","SIDString":"nucleo_g431re_ihm07m1:8852:852"},{"RTWName":"<S184>/Internal IC","SIDString":"nucleo_g431re_ihm07m1:8852:855"},{"RTWName":"<S108>/N Copy","SIDString":"nucleo_g431re_ihm07m1:8852:860"},{"RTWName":"<S185>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3484"},{"RTWName":"<S185>/Disabled wSignal Specification","SIDString":"nucleo_g431re_ihm07m1:8852:862"},{"RTWName":"<S185>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:864"},{"RTWName":"<S185>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:867"},{"RTWName":"<S108>/N Gain","SIDString":"nucleo_g431re_ihm07m1:8852:871"},{"RTWName":"<S186>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:874"},{"RTWName":"<S186>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:875"},{"RTWName":"<S186>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:880"},{"RTWName":"<S186>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:884"},{"RTWName":"<S108>/P Copy","SIDString":"nucleo_g431re_ihm07m1:8852:888"},{"RTWName":"<S187>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:890"},{"RTWName":"<S187>/External Parameters Ideal","SIDString":"nucleo_g431re_ihm07m1:8852:891"},{"RTWName":"<S187>/Internal Parameters Ideal","SIDString":"nucleo_g431re_ihm07m1:8852:894"},{"RTWName":"<S108>/PID Compensator Formula","SIDString":"nucleo_g431re_ihm07m1:8852:901"},{"RTWName":"<S108>/Parallel P Gain","SIDString":"nucleo_g431re_ihm07m1:8852:902"},{"RTWName":"<S188>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:905"},{"RTWName":"<S188>/External Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:906"},{"RTWName":"<S188>/Internal Parameters","SIDString":"nucleo_g431re_ihm07m1:8852:911"},{"RTWName":"<S188>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:915"},{"RTWName":"<S108>/Reset Signal","SIDString":"nucleo_g431re_ihm07m1:8852:1417"},{"RTWName":"<S189>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:1419"},{"RTWName":"<S189>/External Reset","SIDString":"nucleo_g431re_ihm07m1:8852:1420"},{"RTWName":"<S108>/Saturation","SIDString":"nucleo_g431re_ihm07m1:8852:919"},{"RTWName":"<S190>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8852:921"},{"RTWName":"<S190>/External","SIDString":"nucleo_g431re_ihm07m1:8852:3779"},{"RTWName":"<S4294967295>/Saturation\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8852:3846"},{"RTWName":"<S190>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:925"},{"RTWName":"<S108>/Saturation Fdbk","SIDString":"nucleo_g431re_ihm07m1:8852:929"},{"RTWName":"<S191>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3427"},{"RTWName":"<S191>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8852:931"},{"RTWName":"<S191>/External","SIDString":"nucleo_g431re_ihm07m1:8852:3786"},{"RTWName":"<S4294967295>/Saturation\nDynamic","SIDString":"nucleo_g431re_ihm07m1:8852:3847"},{"RTWName":"<S191>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:935"},{"RTWName":"<S108>/Sum","SIDString":"nucleo_g431re_ihm07m1:8852:3493"},{"RTWName":"<S192>/Passthrough_I","SIDString":"nucleo_g431re_ihm07m1:8852:3498"},{"RTWName":"<S192>/Passthrough_P","SIDString":"nucleo_g431re_ihm07m1:8852:3495"},{"RTWName":"<S192>/Sum_PD","SIDString":"nucleo_g431re_ihm07m1:8852:3509"},{"RTWName":"<S192>/Sum_PI","SIDString":"nucleo_g431re_ihm07m1:8852:3506"},{"RTWName":"<S192>/Sum_PID","SIDString":"nucleo_g431re_ihm07m1:8852:3512"},{"RTWName":"<S108>/Sum Fdbk","SIDString":"nucleo_g431re_ihm07m1:8852:3442"},{"RTWName":"<S193>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3444"},{"RTWName":"<S193>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8852:3452"},{"RTWName":"<S193>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:3447"},{"RTWName":"<S108>/Tracking Mode","SIDString":"nucleo_g431re_ihm07m1:8852:942"},{"RTWName":"<S194>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:945"},{"RTWName":"<S194>/Enabled","SIDString":"nucleo_g431re_ihm07m1:8852:946"},{"RTWName":"<S108>/Tracking Mode Sum","SIDString":"nucleo_g431re_ihm07m1:8852:3131"},{"RTWName":"<S195>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:3133"},{"RTWName":"<S195>/Tracking Mode","SIDString":"nucleo_g431re_ihm07m1:8852:3136"},{"RTWName":"<S108>/Tsamp - Integral","SIDString":"nucleo_g431re_ihm07m1:8852:3588"},{"RTWName":"<S196>/Disabled","SIDString":"nucleo_g431re_ihm07m1:8852:3591"},{"RTWName":"<S196>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3602"},{"RTWName":"<S196>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:3663"},{"RTWName":"<S196>/TsSignalSpecification","SIDString":"nucleo_g431re_ihm07m1:8852:3596"},{"RTWName":"<S108>/Tsamp - Ngain","SIDString":"nucleo_g431re_ihm07m1:8852:3624"},{"RTWName":"<S197>/External Ts","SIDString":"nucleo_g431re_ihm07m1:8852:3627"},{"RTWName":"<S197>/Passthrough","SIDString":"nucleo_g431re_ihm07m1:8852:3632"},{"RTWName":"<S108>/postSat Signal","SIDString":"nucleo_g431re_ihm07m1:8852:953"},{"RTWName":"<S198>/Feedback_Path","SIDString":"nucleo_g431re_ihm07m1:8852:956"},{"RTWName":"<S198>/Forward_Path","SIDString":"nucleo_g431re_ihm07m1:8852:959"},{"RTWName":"<S108>/preSat Signal","SIDString":"nucleo_g431re_ihm07m1:8852:963"},{"RTWName":"<S199>/Feedback_Path","SIDString":"nucleo_g431re_ihm07m1:8852:966"},{"RTWName":"<S199>/Forward_Path","SIDString":"nucleo_g431re_ihm07m1:8852:969"},{"RTWName":"<S60>/OpenLoop","SIDString":"nucleo_g431re_ihm07m1:9864"},{"RTWName":"<S105>/ADC_Calibration","SIDString":"nucleo_g431re_ihm07m1:9870"},{"RTWName":"<S105>/BiasedSineWaveLdMeas","SIDString":"nucleo_g431re_ihm07m1:9875"},{"RTWName":"<S228>/Sine2","SIDString":"nucleo_g431re_ihm07m1:9881"},{"RTWName":"<S231>/Position Generator","SIDString":"nucleo_g431re_ihm07m1:9886"},{"RTWName":"<S232>/Accumulate","SIDString":"nucleo_g431re_ihm07m1:9886:1180"},{"RTWName":"<S234>/Subsystem","SIDString":"nucleo_g431re_ihm07m1:9886:1204"},{"RTWName":"<S231>/Sine-Cosine Lookup","SIDString":"nucleo_g431re_ihm07m1:9888"},{"RTWName":"<S233>/Interpolation","SIDString":"nucleo_g431re_ihm07m1:9888:705"},{"RTWName":"<S233>/WrapUp","SIDString":"nucleo_g431re_ihm07m1:9888:667"},{"RTWName":"<S237>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:9888:692"},{"RTWName":"<S237>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:9888:684"},{"RTWName":"<S237>/If Action\nSubsystem1","SIDString":"nucleo_g431re_ihm07m1:9888:688"},{"RTWName":"<S105>/Rs_Measurement","SIDString":"nucleo_g431re_ihm07m1:9896"},{"RTWName":"<S105>/SineWaveLqMeas","SIDString":"nucleo_g431re_ihm07m1:9901"},{"RTWName":"<S230>/Sine3","SIDString":"nucleo_g431re_ihm07m1:9906"},{"RTWName":"<S241>/Position Generator","SIDString":"nucleo_g431re_ihm07m1:9910"},{"RTWName":"<S242>/Accumulate","SIDString":"nucleo_g431re_ihm07m1:9910:1180"},{"RTWName":"<S244>/Subsystem","SIDString":"nucleo_g431re_ihm07m1:9910:1204"},{"RTWName":"<S241>/Sine-Cosine Lookup","SIDString":"nucleo_g431re_ihm07m1:9912"},{"RTWName":"<S243>/Interpolation","SIDString":"nucleo_g431re_ihm07m1:9912:705"},{"RTWName":"<S243>/WrapUp","SIDString":"nucleo_g431re_ihm07m1:9912:667"},{"RTWName":"<S247>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:9912:692"},{"RTWName":"<S247>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:9912:684"},{"RTWName":"<S247>/If Action\nSubsystem1","SIDString":"nucleo_g431re_ihm07m1:9912:688"},{"RTWName":"<S19>/SendSignalOverSerial","SIDString":"nucleo_g431re_ihm07m1:8955"},{"RTWName":"<S19>/Sine-Cosine Lookup","SIDString":"nucleo_g431re_ihm07m1:8973"},{"RTWName":"<S62>/Interpolation","SIDString":"nucleo_g431re_ihm07m1:8973:705"},{"RTWName":"<S62>/WrapUp","SIDString":"nucleo_g431re_ihm07m1:8973:667"},{"RTWName":"<S252>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8973:692"},{"RTWName":"<S252>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:8973:684"},{"RTWName":"<S252>/If Action\nSubsystem1","SIDString":"nucleo_g431re_ihm07m1:8973:688"},{"RTWName":"<S19>/Space Vector Generator1","SIDString":"nucleo_g431re_ihm07m1:8974"},{"RTWName":"<S63>/Modulation method","SIDString":"nucleo_g431re_ihm07m1:8974:869"},{"RTWName":"<S256>/30 DPWM","SIDString":"nucleo_g431re_ihm07m1:8974:1211"},{"RTWName":"<S4294967295>/Subsystem","SIDString":"nucleo_g431re_ihm07m1:8974:1611"},{"RTWName":"<S506>/Identify Sector","SIDString":"nucleo_g431re_ihm07m1:8974:1213"},{"RTWName":"<S506>/a+ c-","SIDString":"nucleo_g431re_ihm07m1:8974:1221"},{"RTWName":"<S508>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1224"},{"RTWName":"<S508>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1225"},{"RTWName":"<S508>/a+","SIDString":"nucleo_g431re_ihm07m1:8974:1232"},{"RTWName":"<S508>/c-","SIDString":"nucleo_g431re_ihm07m1:8974:1233"},{"RTWName":"<S506>/a- c+","SIDString":"nucleo_g431re_ihm07m1:8974:1235"},{"RTWName":"<S509>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1238"},{"RTWName":"<S509>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1239"},{"RTWName":"<S509>/a-","SIDString":"nucleo_g431re_ihm07m1:8974:1246"},{"RTWName":"<S509>/c+","SIDString":"nucleo_g431re_ihm07m1:8974:1247"},{"RTWName":"<S506>/b+ a-","SIDString":"nucleo_g431re_ihm07m1:8974:1249"},{"RTWName":"<S510>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1252"},{"RTWName":"<S510>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1253"},{"RTWName":"<S510>/a-","SIDString":"nucleo_g431re_ihm07m1:8974:1260"},{"RTWName":"<S510>/b+","SIDString":"nucleo_g431re_ihm07m1:8974:1261"},{"RTWName":"<S506>/c+ b-","SIDString":"nucleo_g431re_ihm07m1:8974:1263"},{"RTWName":"<S511>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1266"},{"RTWName":"<S511>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1267"},{"RTWName":"<S511>/b-","SIDString":"nucleo_g431re_ihm07m1:8974:1274"},{"RTWName":"<S511>/c+","SIDString":"nucleo_g431re_ihm07m1:8974:1275"},{"RTWName":"<S506>/c- a+","SIDString":"nucleo_g431re_ihm07m1:8974:1277"},{"RTWName":"<S512>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1280"},{"RTWName":"<S512>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1281"},{"RTWName":"<S512>/a+","SIDString":"nucleo_g431re_ihm07m1:8974:1288"},{"RTWName":"<S512>/b-","SIDString":"nucleo_g431re_ihm07m1:8974:1289"},{"RTWName":"<S506>/c- b+","SIDString":"nucleo_g431re_ihm07m1:8974:1291"},{"RTWName":"<S513>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1294"},{"RTWName":"<S513>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1295"},{"RTWName":"<S513>/b+","SIDString":"nucleo_g431re_ihm07m1:8974:1302"},{"RTWName":"<S513>/c-","SIDString":"nucleo_g431re_ihm07m1:8974:1303"},{"RTWName":"<S256>/60 DPWM","SIDString":"nucleo_g431re_ihm07m1:8974:1306"},{"RTWName":"<S4294967295>/60 DPWM","SIDString":"nucleo_g431re_ihm07m1:8974:1591"},{"RTWName":"<S538>/Identify Sector","SIDString":"nucleo_g431re_ihm07m1:8974:1308"},{"RTWName":"<S538>/a+ c-","SIDString":"nucleo_g431re_ihm07m1:8974:1442"},{"RTWName":"<S540>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1437"},{"RTWName":"<S540>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1438"},{"RTWName":"<S540>/a+ ","SIDString":"nucleo_g431re_ihm07m1:8974:1316"},{"RTWName":"<S540>/c- ","SIDString":"nucleo_g431re_ihm07m1:8974:1430"},{"RTWName":"<S538>/a- c+","SIDString":"nucleo_g431re_ihm07m1:8974:1491"},{"RTWName":"<S541>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1496"},{"RTWName":"<S541>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1497"},{"RTWName":"<S541>/a-","SIDString":"nucleo_g431re_ihm07m1:8974:1507"},{"RTWName":"<S541>/c+","SIDString":"nucleo_g431re_ihm07m1:8974:1508"},{"RTWName":"<S538>/b+ a-","SIDString":"nucleo_g431re_ihm07m1:8974:1472"},{"RTWName":"<S542>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1478"},{"RTWName":"<S542>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1479"},{"RTWName":"<S542>/a-","SIDString":"nucleo_g431re_ihm07m1:8974:1490"},{"RTWName":"<S542>/b+","SIDString":"nucleo_g431re_ihm07m1:8974:1489"},{"RTWName":"<S538>/b- a+","SIDString":"nucleo_g431re_ihm07m1:8974:1529"},{"RTWName":"<S543>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1535"},{"RTWName":"<S543>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1536"},{"RTWName":"<S543>/a+","SIDString":"nucleo_g431re_ihm07m1:8974:1547"},{"RTWName":"<S543>/b-","SIDString":"nucleo_g431re_ihm07m1:8974:1546"},{"RTWName":"<S538>/c+ b-","SIDString":"nucleo_g431re_ihm07m1:8974:1510"},{"RTWName":"<S544>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1516"},{"RTWName":"<S544>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1517"},{"RTWName":"<S544>/b-","SIDString":"nucleo_g431re_ihm07m1:8974:1528"},{"RTWName":"<S544>/c+","SIDString":"nucleo_g431re_ihm07m1:8974:1527"},{"RTWName":"<S538>/c- b+","SIDString":"nucleo_g431re_ihm07m1:8974:1450"},{"RTWName":"<S545>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:8974:1459"},{"RTWName":"<S545>/Compare\nTo Zero1","SIDString":"nucleo_g431re_ihm07m1:8974:1460"},{"RTWName":"<S545>/b+","SIDString":"nucleo_g431re_ihm07m1:8974:1471"},{"RTWName":"<S545>/c-","SIDString":"nucleo_g431re_ihm07m1:8974:1470"},{"RTWName":"<S256>/60 DPWM (+30 degree shift)","SIDString":"nucleo_g431re_ihm07m1:8974:1324"},{"RTWName":"<S4294967295>/60 DPWM (+30 degree shift)","SIDString":"nucleo_g431re_ihm07m1:8974:1560"},{"RTWName":"<S570>/Identify Sector","SIDString":"nucleo_g431re_ihm07m1:8974:1326"},{"RTWName":"<S570>/a+","SIDString":"nucleo_g431re_ihm07m1:8974:1334"},{"RTWName":"<S570>/a-","SIDString":"nucleo_g431re_ihm07m1:8974:1335"},{"RTWName":"<S570>/b+","SIDString":"nucleo_g431re_ihm07m1:8974:1336"},{"RTWName":"<S570>/b-","SIDString":"nucleo_g431re_ihm07m1:8974:1337"},{"RTWName":"<S570>/c+","SIDString":"nucleo_g431re_ihm07m1:8974:1338"},{"RTWName":"<S570>/c-","SIDString":"nucleo_g431re_ihm07m1:8974:1339"},{"RTWName":"<S256>/60 DPWM (-30 degree shift)","SIDString":"nucleo_g431re_ihm07m1:8974:1342"},{"RTWName":"<S4294967295>/60 DPWM (-30 degree shift)\n","SIDString":"nucleo_g431re_ihm07m1:8974:1571"},{"RTWName":"<S578>/Identify Sector","SIDString":"nucleo_g431re_ihm07m1:8974:1344"},{"RTWName":"<S578>/a+","SIDString":"nucleo_g431re_ihm07m1:8974:1352"},{"RTWName":"<S578>/a-","SIDString":"nucleo_g431re_ihm07m1:8974:1353"},{"RTWName":"<S578>/b+","SIDString":"nucleo_g431re_ihm07m1:8974:1354"},{"RTWName":"<S578>/b-","SIDString":"nucleo_g431re_ihm07m1:8974:1355"},{"RTWName":"<S578>/c+","SIDString":"nucleo_g431re_ihm07m1:8974:1356"},{"RTWName":"<S578>/c-","SIDString":"nucleo_g431re_ihm07m1:8974:1357"},{"RTWName":"<S256>/Flat high 120 deg DD","SIDString":"nucleo_g431re_ihm07m1:8974:1360"},{"RTWName":"<S4294967295>/Flat high 120 deg DD","SIDString":"nucleo_g431re_ihm07m1:8974:1581"},{"RTWName":"<S586>/Identify Sector","SIDString":"nucleo_g431re_ihm07m1:8974:1362"},{"RTWName":"<S586>/a+","SIDString":"nucleo_g431re_ihm07m1:8974:1370"},{"RTWName":"<S586>/a+ ","SIDString":"nucleo_g431re_ihm07m1:8974:1371"},{"RTWName":"<S586>/b+","SIDString":"nucleo_g431re_ihm07m1:8974:1372"},{"RTWName":"<S586>/b+ ","SIDString":"nucleo_g431re_ihm07m1:8974:1373"},{"RTWName":"<S586>/c+","SIDString":"nucleo_g431re_ihm07m1:8974:1374"},{"RTWName":"<S586>/c+ ","SIDString":"nucleo_g431re_ihm07m1:8974:1375"},{"RTWName":"<S256>/Flat low 120 deg DD","SIDString":"nucleo_g431re_ihm07m1:8974:1378"},{"RTWName":"<S4294967295>/Flat low 120 deg DD","SIDString":"nucleo_g431re_ihm07m1:8974:1601"},{"RTWName":"<S594>/Identify Sector","SIDString":"nucleo_g431re_ihm07m1:8974:1380"},{"RTWName":"<S594>/a-","SIDString":"nucleo_g431re_ihm07m1:8974:1388"},{"RTWName":"<S594>/a- ","SIDString":"nucleo_g431re_ihm07m1:8974:1389"},{"RTWName":"<S594>/b-","SIDString":"nucleo_g431re_ihm07m1:8974:1390"},{"RTWName":"<S594>/b- ","SIDString":"nucleo_g431re_ihm07m1:8974:1391"},{"RTWName":"<S594>/c-","SIDString":"nucleo_g431re_ihm07m1:8974:1392"},{"RTWName":"<S594>/c- ","SIDString":"nucleo_g431re_ihm07m1:8974:1393"},{"RTWName":"<S256>/SVPWM","SIDString":"nucleo_g431re_ihm07m1:8974:1396"},{"RTWName":"<S258>/Half(Vmin+Vmax)","SIDString":"nucleo_g431re_ihm07m1:8974:1398"},{"RTWName":"<S256>/Sine PWM","SIDString":"nucleo_g431re_ihm07m1:8974:1413"},{"RTWName":"<S63>/Voltage Input","SIDString":"nucleo_g431re_ihm07m1:8974:844"},{"RTWName":"<S257>/Vabc","SIDString":"nucleo_g431re_ihm07m1:8974:1197"},{"RTWName":"<S257>/Valphabeta","SIDString":"nucleo_g431re_ihm07m1:8974:1203"},{"RTWName":"<S260>/Inverse Clarke Transform","SIDString":"nucleo_g431re_ihm07m1:8974:1632"},{"RTWName":"<S261>/Three phase input","SIDString":"nucleo_g431re_ihm07m1:8974:1632:533"},{"RTWName":"<S261>/Two phase input","SIDString":"nucleo_g431re_ihm07m1:8974:1632:506"},{"RTWName":"<S7>/Voltage Scaling","SIDString":"nucleo_g431re_ihm07m1:9000"},{"RTWName":"<S1>/EnableMosfets","SIDString":"nucleo_g431re_ihm07m1:9020"},{"RTWName":"<S8>/Digital Port Write","SIDString":"nucleo_g431re_ihm07m1:9936"},{"RTWName":"<S263>/ECSoC","SIDString":"nucleo_g431re_ihm07m1:9936:345"},{"RTWName":"<S264>/ECSimCodegen","SIDString":"nucleo_g431re_ihm07m1:9936:350"},{"RTWName":"<S264>/SoCSim","SIDString":"nucleo_g431re_ihm07m1:9936:356"},{"RTWName":"<S4294967295>/Sim","SIDString":"nucleo_g431re_ihm07m1:9936:374"},{"RTWName":"<S612>/HWSW Pin 0","SIDString":"nucleo_g431re_ihm07m1:9936:443"},{"RTWName":"<S613>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:443:278"},{"RTWName":"<S630>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:443:274"},{"RTWName":"<S630>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:443:282"},{"RTWName":"<S613>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:443:248"},{"RTWName":"<S631>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:443:250"},{"RTWName":"<S631>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:443:255"},{"RTWName":"<S612>/HWSW Pin 1","SIDString":"nucleo_g431re_ihm07m1:9936:444"},{"RTWName":"<S614>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:444:278"},{"RTWName":"<S636>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:444:274"},{"RTWName":"<S636>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:444:282"},{"RTWName":"<S614>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:444:248"},{"RTWName":"<S637>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:444:250"},{"RTWName":"<S637>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:444:255"},{"RTWName":"<S612>/HWSW Pin 10","SIDString":"nucleo_g431re_ihm07m1:9936:445"},{"RTWName":"<S615>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:445:278"},{"RTWName":"<S642>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:445:274"},{"RTWName":"<S642>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:445:282"},{"RTWName":"<S615>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:445:248"},{"RTWName":"<S643>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:445:250"},{"RTWName":"<S643>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:445:255"},{"RTWName":"<S612>/HWSW Pin 11","SIDString":"nucleo_g431re_ihm07m1:9936:446"},{"RTWName":"<S616>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:446:278"},{"RTWName":"<S648>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:446:274"},{"RTWName":"<S648>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:446:282"},{"RTWName":"<S616>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:446:248"},{"RTWName":"<S649>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:446:250"},{"RTWName":"<S649>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:446:255"},{"RTWName":"<S612>/HWSW Pin 12","SIDString":"nucleo_g431re_ihm07m1:9936:447"},{"RTWName":"<S617>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:447:278"},{"RTWName":"<S654>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:447:274"},{"RTWName":"<S654>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:447:282"},{"RTWName":"<S617>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:447:248"},{"RTWName":"<S655>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:447:250"},{"RTWName":"<S655>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:447:255"},{"RTWName":"<S612>/HWSW Pin 13","SIDString":"nucleo_g431re_ihm07m1:9936:448"},{"RTWName":"<S618>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:448:278"},{"RTWName":"<S660>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:448:274"},{"RTWName":"<S660>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:448:282"},{"RTWName":"<S618>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:448:248"},{"RTWName":"<S661>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:448:250"},{"RTWName":"<S661>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:448:255"},{"RTWName":"<S612>/HWSW Pin 14","SIDString":"nucleo_g431re_ihm07m1:9936:449"},{"RTWName":"<S619>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:449:278"},{"RTWName":"<S666>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:449:274"},{"RTWName":"<S666>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:449:282"},{"RTWName":"<S619>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:449:248"},{"RTWName":"<S667>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:449:250"},{"RTWName":"<S667>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:449:255"},{"RTWName":"<S612>/HWSW Pin 15","SIDString":"nucleo_g431re_ihm07m1:9936:450"},{"RTWName":"<S620>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:450:278"},{"RTWName":"<S672>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:450:274"},{"RTWName":"<S672>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:450:282"},{"RTWName":"<S620>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:450:248"},{"RTWName":"<S673>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:450:250"},{"RTWName":"<S673>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:450:255"},{"RTWName":"<S612>/HWSW Pin 16","SIDString":"nucleo_g431re_ihm07m1:9936:451"},{"RTWName":"<S621>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:451:278"},{"RTWName":"<S678>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:451:274"},{"RTWName":"<S678>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:451:282"},{"RTWName":"<S621>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:451:248"},{"RTWName":"<S679>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:451:250"},{"RTWName":"<S679>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:451:255"},{"RTWName":"<S612>/HWSW Pin 2","SIDString":"nucleo_g431re_ihm07m1:9936:452"},{"RTWName":"<S622>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:452:278"},{"RTWName":"<S684>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:452:274"},{"RTWName":"<S684>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:452:282"},{"RTWName":"<S622>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:452:248"},{"RTWName":"<S685>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:452:250"},{"RTWName":"<S685>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:452:255"},{"RTWName":"<S612>/HWSW Pin 3","SIDString":"nucleo_g431re_ihm07m1:9936:453"},{"RTWName":"<S623>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:453:278"},{"RTWName":"<S690>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:453:274"},{"RTWName":"<S690>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:453:282"},{"RTWName":"<S623>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:453:248"},{"RTWName":"<S691>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:453:250"},{"RTWName":"<S691>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:453:255"},{"RTWName":"<S612>/HWSW Pin 4","SIDString":"nucleo_g431re_ihm07m1:9936:454"},{"RTWName":"<S624>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:454:278"},{"RTWName":"<S696>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:454:274"},{"RTWName":"<S696>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:454:282"},{"RTWName":"<S624>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:454:248"},{"RTWName":"<S697>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:454:250"},{"RTWName":"<S697>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:454:255"},{"RTWName":"<S612>/HWSW Pin 5","SIDString":"nucleo_g431re_ihm07m1:9936:455"},{"RTWName":"<S625>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:455:278"},{"RTWName":"<S702>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:455:274"},{"RTWName":"<S702>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:455:282"},{"RTWName":"<S625>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:455:248"},{"RTWName":"<S703>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:455:250"},{"RTWName":"<S703>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:455:255"},{"RTWName":"<S612>/HWSW Pin 6","SIDString":"nucleo_g431re_ihm07m1:9936:456"},{"RTWName":"<S626>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:456:278"},{"RTWName":"<S708>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:456:274"},{"RTWName":"<S708>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:456:282"},{"RTWName":"<S626>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:456:248"},{"RTWName":"<S709>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:456:250"},{"RTWName":"<S709>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:456:255"},{"RTWName":"<S612>/HWSW Pin 7","SIDString":"nucleo_g431re_ihm07m1:9936:457"},{"RTWName":"<S627>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:457:278"},{"RTWName":"<S714>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:457:274"},{"RTWName":"<S714>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:457:282"},{"RTWName":"<S627>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:457:248"},{"RTWName":"<S715>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:457:250"},{"RTWName":"<S715>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:457:255"},{"RTWName":"<S612>/HWSW Pin 8","SIDString":"nucleo_g431re_ihm07m1:9936:458"},{"RTWName":"<S628>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:458:278"},{"RTWName":"<S720>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:458:274"},{"RTWName":"<S720>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:458:282"},{"RTWName":"<S628>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:458:248"},{"RTWName":"<S721>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:458:250"},{"RTWName":"<S721>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:458:255"},{"RTWName":"<S612>/HWSW Pin 9","SIDString":"nucleo_g431re_ihm07m1:9936:459"},{"RTWName":"<S629>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9936:459:278"},{"RTWName":"<S726>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9936:459:274"},{"RTWName":"<S726>/Done On","SIDString":"nucleo_g431re_ihm07m1:9936:459:282"},{"RTWName":"<S629>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9936:459:248"},{"RTWName":"<S727>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9936:459:250"},{"RTWName":"<S727>/Event On","SIDString":"nucleo_g431re_ihm07m1:9936:459:255"},{"RTWName":"<S1>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:9501"},{"RTWName":"<S9>/IIR Filter","SIDString":"nucleo_g431re_ihm07m1:9501:346"},{"RTWName":"<S266>/High-pass","SIDString":"nucleo_g431re_ihm07m1:9501:349"},{"RTWName":"<S4294967295>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:9501:395"},{"RTWName":"<S266>/Low-pass","SIDString":"nucleo_g431re_ihm07m1:9501:354"},{"RTWName":"<S267>/IIR Low Pass Filter","SIDString":"nucleo_g431re_ihm07m1:9501:356"},{"RTWName":"<S1>/Inputs","SIDString":"nucleo_g431re_ihm07m1:9038"},{"RTWName":"<S10>/Analog to Digital Converter","SIDString":"nucleo_g431re_ihm07m1:9931"},{"RTWName":"<S269>/ECSoC","SIDString":"nucleo_g431re_ihm07m1:9931:277"},{"RTWName":"<S270>/ECSimCodegen","SIDString":"nucleo_g431re_ihm07m1:9931:279"},{"RTWName":"<S270>/SoCSim","SIDString":"nucleo_g431re_ihm07m1:9931:284"},{"RTWName":"<S4294967295>/Sim","SIDString":"nucleo_g431re_ihm07m1:9931:1065"},{"RTWName":"<S741>/HWSW Message Receive","SIDString":"nucleo_g431re_ihm07m1:9931:1069"},{"RTWName":"<S742>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9931:1069:253"},{"RTWName":"<S743>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9931:1069:256"},{"RTWName":"<S743>/Done On","SIDString":"nucleo_g431re_ihm07m1:9931:1069:250"},{"RTWName":"<S1>/MuxAllSignals","SIDString":"nucleo_g431re_ihm07m1:9051"},{"RTWName":"<S1>/PWM_HW","SIDString":"nucleo_g431re_ihm07m1:9061"},{"RTWName":"<S12>/PWM Output","SIDString":"nucleo_g431re_ihm07m1:9935"},{"RTWName":"<S272>/ECSoC","SIDString":"nucleo_g431re_ihm07m1:9935:2099"},{"RTWName":"<S274>/ECSimCodegen","SIDString":"nucleo_g431re_ihm07m1:9935:2101"},{"RTWName":"<S274>/SoCSim","SIDString":"nucleo_g431re_ihm07m1:9935:2104"},{"RTWName":"<S4294967295>/Sim","SIDString":"nucleo_g431re_ihm07m1:9935:2109"},{"RTWName":"<S750>/HWSW CH1","SIDString":"nucleo_g431re_ihm07m1:9935:2122"},{"RTWName":"<S751>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9935:2122:278"},{"RTWName":"<S759>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9935:2122:274"},{"RTWName":"<S759>/Done On","SIDString":"nucleo_g431re_ihm07m1:9935:2122:282"},{"RTWName":"<S751>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9935:2122:248"},{"RTWName":"<S760>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9935:2122:250"},{"RTWName":"<S760>/Event On","SIDString":"nucleo_g431re_ihm07m1:9935:2122:255"},{"RTWName":"<S750>/HWSW CH2","SIDString":"nucleo_g431re_ihm07m1:9935:2123"},{"RTWName":"<S752>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9935:2123:278"},{"RTWName":"<S765>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9935:2123:274"},{"RTWName":"<S765>/Done On","SIDString":"nucleo_g431re_ihm07m1:9935:2123:282"},{"RTWName":"<S752>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9935:2123:248"},{"RTWName":"<S766>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9935:2123:250"},{"RTWName":"<S766>/Event On","SIDString":"nucleo_g431re_ihm07m1:9935:2123:255"},{"RTWName":"<S750>/HWSW CH3","SIDString":"nucleo_g431re_ihm07m1:9935:2124"},{"RTWName":"<S753>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9935:2124:278"},{"RTWName":"<S771>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9935:2124:274"},{"RTWName":"<S771>/Done On","SIDString":"nucleo_g431re_ihm07m1:9935:2124:282"},{"RTWName":"<S753>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9935:2124:248"},{"RTWName":"<S772>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9935:2124:250"},{"RTWName":"<S772>/Event On","SIDString":"nucleo_g431re_ihm07m1:9935:2124:255"},{"RTWName":"<S750>/HWSW CH4","SIDString":"nucleo_g431re_ihm07m1:9935:2125"},{"RTWName":"<S754>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9935:2125:278"},{"RTWName":"<S777>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9935:2125:274"},{"RTWName":"<S777>/Done On","SIDString":"nucleo_g431re_ihm07m1:9935:2125:282"},{"RTWName":"<S754>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9935:2125:248"},{"RTWName":"<S778>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9935:2125:250"},{"RTWName":"<S778>/Event On","SIDString":"nucleo_g431re_ihm07m1:9935:2125:255"},{"RTWName":"<S750>/Subsystem","SIDString":"nucleo_g431re_ihm07m1:9935:2126"},{"RTWName":"<S750>/Subsystem1","SIDString":"nucleo_g431re_ihm07m1:9935:2140"},{"RTWName":"<S750>/Subsystem2","SIDString":"nucleo_g431re_ihm07m1:9935:2154"},{"RTWName":"<S750>/Subsystem3","SIDString":"nucleo_g431re_ihm07m1:9935:2168"},{"RTWName":"<S12>/PWM scaling","SIDString":"nucleo_g431re_ihm07m1:8990"},{"RTWName":"<S1>/ParameterEstimationTests","SIDString":"nucleo_g431re_ihm07m1:9068"},{"RTWName":"<S13>/Algorithm Parameters","SIDString":"nucleo_g431re_ihm07m1:9769"},{"RTWName":"<S13>/MATLAB Function","SIDString":"nucleo_g431re_ihm07m1:9800"},{"RTWName":"<S13>/Triggered\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:9803"},{"RTWName":"<S13>/counter","SIDString":"nucleo_g431re_ihm07m1:9813"},{"RTWName":"<S1>/Reference signal \nconditioning","SIDString":"nucleo_g431re_ihm07m1:9830"},{"RTWName":"<S14>/Compare\nTo Constant","SIDString":"nucleo_g431re_ihm07m1:9836"},{"RTWName":"<S14>/Torque_control_with_speed_limit","SIDString":"nucleo_g431re_ihm07m1:9840"},{"RTWName":"<S281>/Derating Function","SIDString":"nucleo_g431re_ihm07m1:9850"},{"RTWName":"<S282>/Compare\nTo Constant","SIDString":"nucleo_g431re_ihm07m1:9850:806"},{"RTWName":"<S282>/Handle divide by 0","SIDString":"nucleo_g431re_ihm07m1:9850:798"},{"RTWName":"<S282>/If Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:9850:792"},{"RTWName":"<S1>/SaveEstParam_Serial Send","SIDString":"nucleo_g431re_ihm07m1:9135"},{"RTWName":"<S15>/ChangeDetect","SIDString":"nucleo_g431re_ihm07m1:9139"},{"RTWName":"<S15>/SaveToMemory","SIDString":"nucleo_g431re_ihm07m1:9144"},{"RTWName":"<S287>/B","SIDString":"nucleo_g431re_ihm07m1:9148"},{"RTWName":"<S287>/Bemf","SIDString":"nucleo_g431re_ihm07m1:9152"},{"RTWName":"<S287>/ErrorCase","SIDString":"nucleo_g431re_ihm07m1:9156"},{"RTWName":"<S287>/Ia_cal_val","SIDString":"nucleo_g431re_ihm07m1:9160"},{"RTWName":"<S287>/Ib_cal_val","SIDString":"nucleo_g431re_ihm07m1:9165"},{"RTWName":"<S287>/J","SIDString":"nucleo_g431re_ihm07m1:9170"},{"RTWName":"<S287>/Ld","SIDString":"nucleo_g431re_ihm07m1:9174"},{"RTWName":"<S287>/Lq","SIDString":"nucleo_g431re_ihm07m1:9178"},{"RTWName":"<S287>/PhaseDiffValidity","SIDString":"nucleo_g431re_ihm07m1:9919"},{"RTWName":"<S287>/Rs","SIDString":"nucleo_g431re_ihm07m1:9182"},{"RTWName":"<S15>/Serial Send","SIDString":"nucleo_g431re_ihm07m1:9189"},{"RTWName":"<S288>/AlternateData","SIDString":"nucleo_g431re_ihm07m1:9193"},{"RTWName":"<S299>/Alternate_0_2","SIDString":"nucleo_g431re_ihm07m1:9196"},{"RTWName":"<S288>/Serial Send","SIDString":"nucleo_g431re_ihm07m1:9213"},{"RTWName":"<S300>/Counter\nLimited","SIDString":"nucleo_g431re_ihm07m1:9215"},{"RTWName":"<S302>/Increment\nReal World","SIDString":"nucleo_g431re_ihm07m1:9215:3"},{"RTWName":"<S302>/Wrap To Zero","SIDString":"nucleo_g431re_ihm07m1:9215:5"},{"RTWName":"<S300>/Data","SIDString":"nucleo_g431re_ihm07m1:9216"},{"RTWName":"<S300>/End","SIDString":"nucleo_g431re_ihm07m1:9224"},{"RTWName":"<S300>/Start","SIDString":"nucleo_g431re_ihm07m1:9236"},{"RTWName":"<S300>/While Iterator\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:9245"},{"RTWName":"<S1>/Signal Selection","SIDString":"nucleo_g431re_ihm07m1:9253"},{"RTWName":"<S1>/System Outputs","SIDString":"nucleo_g431re_ihm07m1:9978"},{"RTWName":"<Root>/Function-Call\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:9950"},{"RTWName":"<S2>/Analog to Digital Converter1","SIDString":"nucleo_g431re_ihm07m1:9954"},{"RTWName":"<S309>/ECSoC","SIDString":"nucleo_g431re_ihm07m1:9954:277"},{"RTWName":"<S310>/ECSimCodegen","SIDString":"nucleo_g431re_ihm07m1:9954:279"},{"RTWName":"<S310>/SoCSim","SIDString":"nucleo_g431re_ihm07m1:9954:284"},{"RTWName":"<S4294967295>/Sim","SIDString":"nucleo_g431re_ihm07m1:9954:1065"},{"RTWName":"<S820>/HWSW Message Receive","SIDString":"nucleo_g431re_ihm07m1:9954:1069"},{"RTWName":"<S821>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9954:1069:253"},{"RTWName":"<S822>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9954:1069:256"},{"RTWName":"<S822>/Done On","SIDString":"nucleo_g431re_ihm07m1:9954:1069:250"},{"RTWName":"<Root>/Hardware Interrupt","SIDString":"nucleo_g431re_ihm07m1:9924"},{"RTWName":"<S3>/ECSoC","SIDString":"nucleo_g431re_ihm07m1:9924:513"},{"RTWName":"<S312>/ECSimCodegen","SIDString":"nucleo_g431re_ihm07m1:9924:515"},{"RTWName":"<S312>/SoCSim","SIDString":"nucleo_g431re_ihm07m1:9924:520"},{"RTWName":"<Root>/Heartbeat","SIDString":"nucleo_g431re_ihm07m1:10046"},{"RTWName":"<S4>/Digital Port Write","SIDString":"nucleo_g431re_ihm07m1:9938"},{"RTWName":"<S314>/ECSoC","SIDString":"nucleo_g431re_ihm07m1:9938:345"},{"RTWName":"<S315>/ECSimCodegen","SIDString":"nucleo_g431re_ihm07m1:9938:350"},{"RTWName":"<S315>/SoCSim","SIDString":"nucleo_g431re_ihm07m1:9938:356"},{"RTWName":"<S4294967295>/Sim","SIDString":"nucleo_g431re_ihm07m1:9938:374"},{"RTWName":"<S831>/HWSW Pin 0","SIDString":"nucleo_g431re_ihm07m1:9938:443"},{"RTWName":"<S832>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:443:278"},{"RTWName":"<S849>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:443:274"},{"RTWName":"<S849>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:443:282"},{"RTWName":"<S832>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:443:248"},{"RTWName":"<S850>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:443:250"},{"RTWName":"<S850>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:443:255"},{"RTWName":"<S831>/HWSW Pin 1","SIDString":"nucleo_g431re_ihm07m1:9938:444"},{"RTWName":"<S833>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:444:278"},{"RTWName":"<S855>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:444:274"},{"RTWName":"<S855>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:444:282"},{"RTWName":"<S833>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:444:248"},{"RTWName":"<S856>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:444:250"},{"RTWName":"<S856>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:444:255"},{"RTWName":"<S831>/HWSW Pin 10","SIDString":"nucleo_g431re_ihm07m1:9938:445"},{"RTWName":"<S834>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:445:278"},{"RTWName":"<S861>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:445:274"},{"RTWName":"<S861>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:445:282"},{"RTWName":"<S834>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:445:248"},{"RTWName":"<S862>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:445:250"},{"RTWName":"<S862>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:445:255"},{"RTWName":"<S831>/HWSW Pin 11","SIDString":"nucleo_g431re_ihm07m1:9938:446"},{"RTWName":"<S835>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:446:278"},{"RTWName":"<S867>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:446:274"},{"RTWName":"<S867>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:446:282"},{"RTWName":"<S835>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:446:248"},{"RTWName":"<S868>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:446:250"},{"RTWName":"<S868>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:446:255"},{"RTWName":"<S831>/HWSW Pin 12","SIDString":"nucleo_g431re_ihm07m1:9938:447"},{"RTWName":"<S836>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:447:278"},{"RTWName":"<S873>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:447:274"},{"RTWName":"<S873>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:447:282"},{"RTWName":"<S836>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:447:248"},{"RTWName":"<S874>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:447:250"},{"RTWName":"<S874>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:447:255"},{"RTWName":"<S831>/HWSW Pin 13","SIDString":"nucleo_g431re_ihm07m1:9938:448"},{"RTWName":"<S837>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:448:278"},{"RTWName":"<S879>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:448:274"},{"RTWName":"<S879>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:448:282"},{"RTWName":"<S837>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:448:248"},{"RTWName":"<S880>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:448:250"},{"RTWName":"<S880>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:448:255"},{"RTWName":"<S831>/HWSW Pin 14","SIDString":"nucleo_g431re_ihm07m1:9938:449"},{"RTWName":"<S838>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:449:278"},{"RTWName":"<S885>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:449:274"},{"RTWName":"<S885>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:449:282"},{"RTWName":"<S838>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:449:248"},{"RTWName":"<S886>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:449:250"},{"RTWName":"<S886>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:449:255"},{"RTWName":"<S831>/HWSW Pin 15","SIDString":"nucleo_g431re_ihm07m1:9938:450"},{"RTWName":"<S839>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:450:278"},{"RTWName":"<S891>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:450:274"},{"RTWName":"<S891>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:450:282"},{"RTWName":"<S839>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:450:248"},{"RTWName":"<S892>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:450:250"},{"RTWName":"<S892>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:450:255"},{"RTWName":"<S831>/HWSW Pin 16","SIDString":"nucleo_g431re_ihm07m1:9938:451"},{"RTWName":"<S840>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:451:278"},{"RTWName":"<S897>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:451:274"},{"RTWName":"<S897>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:451:282"},{"RTWName":"<S840>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:451:248"},{"RTWName":"<S898>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:451:250"},{"RTWName":"<S898>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:451:255"},{"RTWName":"<S831>/HWSW Pin 2","SIDString":"nucleo_g431re_ihm07m1:9938:452"},{"RTWName":"<S841>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:452:278"},{"RTWName":"<S903>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:452:274"},{"RTWName":"<S903>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:452:282"},{"RTWName":"<S841>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:452:248"},{"RTWName":"<S904>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:452:250"},{"RTWName":"<S904>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:452:255"},{"RTWName":"<S831>/HWSW Pin 3","SIDString":"nucleo_g431re_ihm07m1:9938:453"},{"RTWName":"<S842>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:453:278"},{"RTWName":"<S909>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:453:274"},{"RTWName":"<S909>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:453:282"},{"RTWName":"<S842>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:453:248"},{"RTWName":"<S910>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:453:250"},{"RTWName":"<S910>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:453:255"},{"RTWName":"<S831>/HWSW Pin 4","SIDString":"nucleo_g431re_ihm07m1:9938:454"},{"RTWName":"<S843>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:454:278"},{"RTWName":"<S915>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:454:274"},{"RTWName":"<S915>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:454:282"},{"RTWName":"<S843>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:454:248"},{"RTWName":"<S916>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:454:250"},{"RTWName":"<S916>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:454:255"},{"RTWName":"<S831>/HWSW Pin 5","SIDString":"nucleo_g431re_ihm07m1:9938:455"},{"RTWName":"<S844>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:455:278"},{"RTWName":"<S921>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:455:274"},{"RTWName":"<S921>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:455:282"},{"RTWName":"<S844>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:455:248"},{"RTWName":"<S922>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:455:250"},{"RTWName":"<S922>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:455:255"},{"RTWName":"<S831>/HWSW Pin 6","SIDString":"nucleo_g431re_ihm07m1:9938:456"},{"RTWName":"<S845>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:456:278"},{"RTWName":"<S927>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:456:274"},{"RTWName":"<S927>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:456:282"},{"RTWName":"<S845>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:456:248"},{"RTWName":"<S928>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:456:250"},{"RTWName":"<S928>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:456:255"},{"RTWName":"<S831>/HWSW Pin 7","SIDString":"nucleo_g431re_ihm07m1:9938:457"},{"RTWName":"<S846>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:457:278"},{"RTWName":"<S933>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:457:274"},{"RTWName":"<S933>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:457:282"},{"RTWName":"<S846>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:457:248"},{"RTWName":"<S934>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:457:250"},{"RTWName":"<S934>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:457:255"},{"RTWName":"<S831>/HWSW Pin 8","SIDString":"nucleo_g431re_ihm07m1:9938:458"},{"RTWName":"<S847>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:458:278"},{"RTWName":"<S939>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:458:274"},{"RTWName":"<S939>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:458:282"},{"RTWName":"<S847>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:458:248"},{"RTWName":"<S940>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:458:250"},{"RTWName":"<S940>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:458:255"},{"RTWName":"<S831>/HWSW Pin 9","SIDString":"nucleo_g431re_ihm07m1:9938:459"},{"RTWName":"<S848>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9938:459:278"},{"RTWName":"<S945>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9938:459:274"},{"RTWName":"<S945>/Done On","SIDString":"nucleo_g431re_ihm07m1:9938:459:282"},{"RTWName":"<S848>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9938:459:248"},{"RTWName":"<S946>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9938:459:250"},{"RTWName":"<S946>/Event On","SIDString":"nucleo_g431re_ihm07m1:9938:459:255"},{"RTWName":"<Root>/Initialize Function","SIDString":"nucleo_g431re_ihm07m1:9313"},{"RTWName":"<S5>/PWM Output","SIDString":"nucleo_g431re_ihm07m1:9979"},{"RTWName":"<S317>/ECSoC","SIDString":"nucleo_g431re_ihm07m1:9979:2099"},{"RTWName":"<S318>/ECSimCodegen","SIDString":"nucleo_g431re_ihm07m1:9979:2101"},{"RTWName":"<S318>/SoCSim","SIDString":"nucleo_g431re_ihm07m1:9979:2104"},{"RTWName":"<S4294967295>/Sim","SIDString":"nucleo_g431re_ihm07m1:9979:2109"},{"RTWName":"<S955>/HWSW CH1","SIDString":"nucleo_g431re_ihm07m1:9979:2122"},{"RTWName":"<S956>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9979:2122:278"},{"RTWName":"<S964>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9979:2122:274"},{"RTWName":"<S964>/Done On","SIDString":"nucleo_g431re_ihm07m1:9979:2122:282"},{"RTWName":"<S956>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9979:2122:248"},{"RTWName":"<S965>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9979:2122:250"},{"RTWName":"<S965>/Event On","SIDString":"nucleo_g431re_ihm07m1:9979:2122:255"},{"RTWName":"<S955>/HWSW CH2","SIDString":"nucleo_g431re_ihm07m1:9979:2123"},{"RTWName":"<S957>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9979:2123:278"},{"RTWName":"<S970>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9979:2123:274"},{"RTWName":"<S970>/Done On","SIDString":"nucleo_g431re_ihm07m1:9979:2123:282"},{"RTWName":"<S957>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9979:2123:248"},{"RTWName":"<S971>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9979:2123:250"},{"RTWName":"<S971>/Event On","SIDString":"nucleo_g431re_ihm07m1:9979:2123:255"},{"RTWName":"<S955>/HWSW CH3","SIDString":"nucleo_g431re_ihm07m1:9979:2124"},{"RTWName":"<S958>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9979:2124:278"},{"RTWName":"<S976>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9979:2124:274"},{"RTWName":"<S976>/Done On","SIDString":"nucleo_g431re_ihm07m1:9979:2124:282"},{"RTWName":"<S958>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9979:2124:248"},{"RTWName":"<S977>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9979:2124:250"},{"RTWName":"<S977>/Event On","SIDString":"nucleo_g431re_ihm07m1:9979:2124:255"},{"RTWName":"<S955>/HWSW CH4","SIDString":"nucleo_g431re_ihm07m1:9979:2125"},{"RTWName":"<S959>/Done Variant","SIDString":"nucleo_g431re_ihm07m1:9979:2125:278"},{"RTWName":"<S982>/Done Off","SIDString":"nucleo_g431re_ihm07m1:9979:2125:274"},{"RTWName":"<S982>/Done On","SIDString":"nucleo_g431re_ihm07m1:9979:2125:282"},{"RTWName":"<S959>/Event Variant","SIDString":"nucleo_g431re_ihm07m1:9979:2125:248"},{"RTWName":"<S983>/Event Off","SIDString":"nucleo_g431re_ihm07m1:9979:2125:250"},{"RTWName":"<S983>/Event On","SIDString":"nucleo_g431re_ihm07m1:9979:2125:255"},{"RTWName":"<S955>/Subsystem","SIDString":"nucleo_g431re_ihm07m1:9979:2126"},{"RTWName":"<S955>/Subsystem1","SIDString":"nucleo_g431re_ihm07m1:9979:2140"},{"RTWName":"<S955>/Subsystem2","SIDString":"nucleo_g431re_ihm07m1:9979:2154"},{"RTWName":"<S955>/Subsystem3","SIDString":"nucleo_g431re_ihm07m1:9979:2168"},{"RTWName":"<Root>/SerialReceive","SIDString":"nucleo_g431re_ihm07m1:9319"},{"RTWName":"<S6>/Rx_single","SIDString":"nucleo_g431re_ihm07m1:9529"},{"RTWName":"<S320>/Compare\nTo Zero","SIDString":"nucleo_g431re_ihm07m1:9930"},{"RTWName":"<S320>/Enabled\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:9926"},{"RTWName":"<S6>/Switch Case Action\nSubsystem","SIDString":"nucleo_g431re_ihm07m1:9637"},{"RTWName":"<S321>/Compare\nTo Constant","SIDString":"nucleo_g431re_ihm07m1:9643"},{"RTWName":"<S321>/Compare\nTo Constant1","SIDString":"nucleo_g431re_ihm07m1:9644"},{"RTWName":"<S321>/Compare\nTo Constant2","SIDString":"nucleo_g431re_ihm07m1:9645"},{"RTWName":"<S6>/Switch Case Action\nSubsystem10","SIDString":"nucleo_g431re_ihm07m1:9655"},{"RTWName":"<S322>/bytepack","SIDString":"nucleo_g431re_ihm07m1:9662"},{"RTWName":"<S6>/Switch Case Action\nSubsystem11","SIDString":"nucleo_g431re_ihm07m1:9679"},{"RTWName":"<S6>/Switch Case Action\nSubsystem13","SIDString":"nucleo_g431re_ihm07m1:9687"},{"RTWName":"<S6>/Switch Case Action\nSubsystem14","SIDString":"nucleo_g431re_ihm07m1:9692"},{"RTWName":"<S6>/Switch Case Action\nSubsystem15","SIDString":"nucleo_g431re_ihm07m1:9696"},{"RTWName":"<S6>/Switch Case Action\nSubsystem16","SIDString":"nucleo_g431re_ihm07m1:9700"},{"RTWName":"<S6>/Switch Case Action\nSubsystem17","SIDString":"nucleo_g431re_ihm07m1:9704"},{"RTWName":"<S6>/Switch Case Action\nSubsystem18","SIDString":"nucleo_g431re_ihm07m1:9709"},{"RTWName":"<S6>/Switch Case Action\nSubsystem19","SIDString":"nucleo_g431re_ihm07m1:9714"},{"RTWName":"<S6>/Switch Case Action\nSubsystem2","SIDString":"nucleo_g431re_ihm07m1:9719"},{"RTWName":"<S6>/Switch Case Action\nSubsystem20","SIDString":"nucleo_g431re_ihm07m1:9723"},{"RTWName":"<S6>/Switch Case Action\nSubsystem21","SIDString":"nucleo_g431re_ihm07m1:9728"},{"RTWName":"<S6>/Switch Case Action\nSubsystem22","SIDString":"nucleo_g431re_ihm07m1:9733"},{"RTWName":"<S6>/Switch Case Action\nSubsystem3","SIDString":"nucleo_g431re_ihm07m1:9738"},{"RTWName":"<S6>/Switch Case Action\nSubsystem4","SIDString":"nucleo_g431re_ihm07m1:9742"},{"RTWName":"<S6>/Switch Case Action\nSubsystem5","SIDString":"nucleo_g431re_ihm07m1:9746"},{"RTWName":"<S6>/Switch Case Action\nSubsystem6","SIDString":"nucleo_g431re_ihm07m1:9750"},{"RTWName":"<S6>/Switch Case Action\nSubsystem7","SIDString":"nucleo_g431re_ihm07m1:9754"},{"RTWName":"<S6>/Switch Case Action\nSubsystem8","SIDString":"nucleo_g431re_ihm07m1:9758"},{"RTWName":"<S6>/Switch Case Action\nSubsystem9","SIDString":"nucleo_g431re_ihm07m1:9762"}],"coverage":[{"id":"SimulinkCoverage","name":"Simulink Coverage","files":[]},{"id":"Bullseye","name":"Bullseye Coverage","files":[]},{"id":"LDRA","name":"LDRA Testbed","files":[]}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":true,"showJustificationLinks":true,"useMWTable":false,"showProfilingInfo":true,"showTaskSummary":true,"showProtectedV2Report":true}};