============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 02 2025  01:06:29 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin DATA_PATH_Last_s_reg[30]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_9_s_reg[31]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_Last_s_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2130            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2230          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    2029                  
      Launch Clock:-     100                  
         Data Path:-    1927                  
             Slack:=       2                  

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_9_s_reg[31]/CK                    -       -     R     (arrival)    392    -     0     0     100    (-,-) 
  DATA_PATH_SF_9_s_reg[31]/Q                     -       CK->Q F     DFFRX4         5 10.2    85   276     376    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1082__2398/Y -       AN->Y F     NOR2BX2        2  5.8    97   147     522    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g968__1617/Y  -       B->Y  R     NOR2X2         2  8.0   209   170     692    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g950__2346/Y  -       A->Y  F     NAND2X6        2  6.2   111   172     864    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g926__2398/Y  -       B->Y  R     NOR2X4         2  7.6   116   116     980    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g925/Y        -       A->Y  F     INVX2          1  4.4    82   102    1082    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g908__5122/Y  -       A0->Y R     OAI21X4        1  5.3    97   112    1194    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__1617/Y  -       A->Y  F     NOR2X6         1  5.8    57    81    1274    (-,-) 
  g10235__6417/Y                                 -       B->Y  R     NAND2X8        1  6.1    63    46    1320    (-,-) 
  g9636__1666/Y                                  -       A->Y  F     NAND2X8        1 10.1   118   110    1430    (-,-) 
  fopt3/Y                                        -       A->Y  R     INVX20        33 68.6   104   107    1537    (-,-) 
  g9625__1881/Y                                  -       S0->Y F     CLKMX2X3       2  6.2    83   237    1774    (-,-) 
  g9590/Y                                        -       A->Y  R     CLKINVX4       1  3.1    36    56    1829    (-,-) 
  g9492__3680/Y                                  -       B->Y  R     MX2X1          1  3.2    85   198    2027    (-,-) 
  DATA_PATH_Last_s_reg[30]/D                     <<<     -     R     DFFRHQX1       1    -     -     0    2027    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

