Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 18:47:27 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.206        0.000                      0                 5945        0.042        0.000                      0                 5945        3.458        0.000                       0                  2699  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.206        0.000                      0                 5945        0.042        0.000                      0                 5945        3.458        0.000                       0                  2699  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.206ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.455ns (39.029%)  route 2.273ns (60.971%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     3.347 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.260     3.607    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[26]
    SLICE_X75Y115        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     3.756 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[26]_i_1/O
                         net (fo=1, routed)           0.048     3.804    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_109
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y115        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.804    
  -------------------------------------------------------------------
                         slack                                  4.206    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 1.366ns (37.130%)  route 2.313ns (62.870%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.356 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.297     3.653    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[25]
    SLICE_X73Y113        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.704 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[25]_i_1/O
                         net (fo=1, routed)           0.051     3.755    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_110
    SLICE_X73Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X73Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[25]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y113        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[25]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.755    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.277ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 1.406ns (38.447%)  route 2.251ns (61.553%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.396 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.240     3.636    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[29]
    SLICE_X75Y115        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     3.687 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[29]_i_1/O
                         net (fo=1, routed)           0.046     3.733    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_106
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y115        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.733    
  -------------------------------------------------------------------
                         slack                                  4.277    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.394ns (38.129%)  route 2.262ns (61.871%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.336 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.246     3.582    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[24]
    SLICE_X75Y115        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.681 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[24]_i_1/O
                         net (fo=1, routed)           0.051     3.732    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_111
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[24]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y115        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[24]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.732    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 1.452ns (39.912%)  route 2.186ns (60.088%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.396 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[7]
                         net (fo=1, routed)           0.173     3.569    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[31]
    SLICE_X75Y116        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.666 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[31]_i_2/O
                         net (fo=1, routed)           0.048     3.714    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_104
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y116        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.714    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.300ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 1.375ns (37.837%)  route 2.259ns (62.163%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     3.366 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.246     3.612    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[28]
    SLICE_X73Y113        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     3.662 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[28]_i_1/O
                         net (fo=1, routed)           0.048     3.710    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_107
    SLICE_X73Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X73Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X73Y113        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[28]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  4.300    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 1.441ns (39.675%)  route 2.191ns (60.325%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     3.383 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[6]
                         net (fo=1, routed)           0.175     3.558    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[30]
    SLICE_X75Y116        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.657 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[30]_i_1/O
                         net (fo=1, routed)           0.051     3.708    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_105
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y116        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[30]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y116        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[30]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.708    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 1.356ns (37.542%)  route 2.256ns (62.458%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.754     2.711    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X75Y111        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     2.825 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5/O
                         net (fo=2, routed)           0.174     2.999    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_5_n_8
    SLICE_X75Y111        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     3.088 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13/O
                         net (fo=1, routed)           0.011     3.099    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[23]_i_13_n_8
    SLICE_X75Y111        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.254 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.280    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[23]_i_2_n_8
    SLICE_X75Y112        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     3.362 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.240     3.602    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/temp_fu_1132_p2[27]
    SLICE_X75Y115        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     3.637 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_7_fu_184[27]_i_1/O
                         net (fo=1, routed)           0.051     3.688    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_108
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X75Y115        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[27]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X75Y115        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_7_fu_184_reg[27]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.688    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 1.450ns (40.452%)  route 2.135ns (59.548%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.619     2.576    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X81Y112        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.113     2.689 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_5/O
                         net (fo=2, routed)           0.161     2.850    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_5_n_8
    SLICE_X81Y112        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.938 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_13/O
                         net (fo=1, routed)           0.022     2.960    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_13_n_8
    SLICE_X81Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.119 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.145    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2_n_8
    SLICE_X81Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     3.231 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3/O[4]
                         net (fo=1, routed)           0.257     3.488    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[28]
    SLICE_X82Y113        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.611 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[28]_i_1/O
                         net (fo=1, routed)           0.050     3.661    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_139
    SLICE_X82Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X82Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[28]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X82Y113        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[28]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 1.455ns (40.670%)  route 2.123ns (59.330%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[20])
                                                      0.881     0.957 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/DOUTADOUT[20]
                         net (fo=6, routed)           1.619     2.576    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/DOUTADOUT[20]
    SLICE_X81Y112        LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.113     2.689 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_5/O
                         net (fo=2, routed)           0.161     2.850    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_5_n_8
    SLICE_X81Y112        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.938 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_13/O
                         net (fo=1, routed)           0.022     2.960    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[23]_i_13_n_8
    SLICE_X81Y112        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.119 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     3.145    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[23]_i_2_n_8
    SLICE_X81Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     3.261 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317_reg[31]_i_3/O[7]
                         net (fo=1, routed)           0.279     3.540    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/A_10_fu_809_p2[31]
    SLICE_X80Y110        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     3.638 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/B_11_reg_317[31]_i_2/O
                         net (fo=1, routed)           0.016     3.654    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U_n_136
    SLICE_X80Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X80Y110        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X80Y110        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/B_11_reg_317_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.654    
  -------------------------------------------------------------------
                         slack                                  4.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.390%)  route 0.040ns (42.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/Q
                         net (fo=4, routed)           0.025     0.076    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache
    SLICE_X64Y70         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.091 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__1/O
                         net (fo=1, routed)           0.015     0.106    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_i_1__1_n_8
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/C
                         clock pessimism              0.000     0.018    
    SLICE_X64Y70         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/C_1_fu_120_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.225%)  route 0.037ns (38.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X83Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/C_1_fu_120_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y113        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/C_1_fu_120_reg[9]/Q
                         net (fo=4, routed)           0.031     0.083    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/C_1_fu_120[9]
    SLICE_X83Y113        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     0.103 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124[9]_i_1/O
                         net (fo=1, routed)           0.006     0.109    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124[9]_i_1_n_8
    SLICE_X83Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X83Y113        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X83Y113        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/C_1_fu_120_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.059ns (61.217%)  route 0.037ns (38.783%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X84Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/C_1_fu_120_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/C_1_fu_120_reg[7]/Q
                         net (fo=5, routed)           0.031     0.083    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/C_1_fu_120[7]
    SLICE_X84Y111        LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     0.103 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124[7]_i_1/O
                         net (fo=1, routed)           0.006     0.109    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124[7]_i_1_n_8
    SLICE_X84Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X84Y111        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X84Y111        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/D_1_fu_124_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_12_reg_340_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_6_reg_351_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.811%)  route 0.044ns (45.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/ap_clk
    SLICE_X66Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_12_reg_340_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y122        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_12_reg_340_reg[21]/Q
                         net (fo=4, routed)           0.028     0.079    bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/or_ln127_2_fu_965_p3[26]
    SLICE_X66Y122        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_6_reg_351[21]_i_1__0/O
                         net (fo=1, routed)           0.016     0.109    bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_6_reg_351[21]_i_1__0_n_8
    SLICE_X66Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_6_reg_351_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/ap_clk
    SLICE_X66Y122        FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_6_reg_351_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X66Y122        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/B_6_reg_351_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.342%)  route 0.045ns (45.658%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_clk
    SLICE_X62Y44         FDSE                                         r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[0]/Q
                         net (fo=11, routed)          0.029     0.080    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/grp_local_memset_Pipeline_local_memset_label1_fu_44/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1][0]
    SLICE_X62Y44         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.094 r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/grp_local_memset_Pipeline_local_memset_label1_fu_44/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1__4/O
                         net (fo=1, routed)           0.016     0.110    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_NS_fsm[0]
    SLICE_X62Y44         FDSE                                         r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_clk
    SLICE_X62Y44         FDSE                                         r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y44         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.250%)  route 0.045ns (45.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/Q
                         net (fo=5, routed)           0.028     0.079    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/grp_local_memset_Pipeline_local_memset_label1_fu_44/flow_control_loop_pipe_sequential_init_U/Q[3]
    SLICE_X62Y45         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.093 r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/grp_local_memset_Pipeline_local_memset_label1_fu_44/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[7]_i_1/O
                         net (fo=1, routed)           0.017     0.110    bd_0_i/hls_inst/inst/ap_NS_fsm[7]
    SLICE_X62Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y45         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y45         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.790%)  route 0.046ns (46.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=11, routed)          0.030     0.081    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/Q[4]
    SLICE_X64Y70         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[0]_i_1__2/O
                         net (fo=1, routed)           0.016     0.111    bd_0_i/hls_inst/inst/ap_NS_fsm[0]
    SLICE_X64Y70         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y70         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X64Y70         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/idx_fu_68_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/trunc_ln162_reg_329_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.578%)  route 0.062ns (61.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/ap_clk
    SLICE_X62Y37         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/idx_fu_68_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/idx_fu_68_reg[6]/Q
                         net (fo=2, routed)           0.062     0.113    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/idx_fu_68_reg[6]
    SLICE_X62Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/trunc_ln162_reg_329_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/ap_clk
    SLICE_X62Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/trunc_ln162_reg_329_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y36         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/trunc_ln162_reg_329_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.200%)  route 0.047ns (46.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X62Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112_reg[6]/Q
                         net (fo=5, routed)           0.031     0.082    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112_reg[6]
    SLICE_X62Y52         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.096 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112[6]_i_3/O
                         net (fo=1, routed)           0.016     0.112    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/add_ln104_fu_434_p2[6]
    SLICE_X62Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_clk
    SLICE_X62Y52         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112_reg[6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y52         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/i_1_fu_112_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.119%)  route 0.047ns (46.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_clk
    SLICE_X62Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y44         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[1]/Q
                         net (fo=4, routed)           0.030     0.081    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/grp_local_memset_Pipeline_local_memset_label1_fu_44/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[1][1]
    SLICE_X62Y44         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.095 r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/grp_local_memset_Pipeline_local_memset_label1_fu_44/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_1__4/O
                         net (fo=1, routed)           0.017     0.112    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_NS_fsm[1]
    SLICE_X62Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_clk
    SLICE_X62Y44         FDRE                                         r  bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y44         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_local_memset_fu_185/ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y5   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y6   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y7   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y8   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y9   bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y22  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y11  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y5   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X69Y109        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.035    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.014ns  (logic 0.014ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X69Y109        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.014 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.014    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.210ns  (logic 0.202ns (16.700%)  route 1.008ns (83.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.028     0.028    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y70         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=50, routed)          1.008     1.115    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_8_[0]
    SLICE_X69Y109        LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     1.238 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     1.238    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.096ns  (logic 0.416ns (37.956%)  route 0.680ns (62.044%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/ap_clk
    SLICE_X61Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/Q
                         net (fo=4, routed)           0.223     0.331    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48[11]
    SLICE_X61Y32         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.421 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/indata_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     0.524    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1_0
    SLICE_X60Y32         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     0.575 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.085     0.660    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3_n_8
    SLICE_X60Y31         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     0.699 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1/O
                         net (fo=30, routed)          0.234     0.933    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/icmp_ln207_fu_129_p2__13
    SLICE_X61Y33         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     1.091 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[10]_INST_0/O
                         net (fo=0)                   0.035     1.126    indata_address0[10]
                                                                      r  indata_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.048ns  (logic 0.403ns (38.454%)  route 0.645ns (61.546%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/ap_clk
    SLICE_X61Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/Q
                         net (fo=4, routed)           0.223     0.331    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48[11]
    SLICE_X61Y32         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.421 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/indata_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     0.524    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1_0
    SLICE_X60Y32         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     0.575 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.085     0.660    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3_n_8
    SLICE_X60Y31         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     0.699 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1/O
                         net (fo=30, routed)          0.234     0.933    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/icmp_ln207_fu_129_p2__13
    SLICE_X61Y33         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     1.078 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[11]_INST_0/O
                         net (fo=0)                   0.000     1.078    indata_address0[11]
                                                                      r  indata_address0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.018ns  (logic 0.368ns (36.149%)  route 0.650ns (63.851%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/ap_clk
    SLICE_X61Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/Q
                         net (fo=4, routed)           0.223     0.331    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48[11]
    SLICE_X61Y32         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.421 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/indata_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     0.524    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1_0
    SLICE_X60Y32         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     0.575 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.085     0.660    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3_n_8
    SLICE_X60Y31         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     0.699 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1/O
                         net (fo=30, routed)          0.218     0.917    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/icmp_ln207_fu_129_p2__13
    SLICE_X62Y31         LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     1.027 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[0]_INST_0/O
                         net (fo=1, unset)            0.021     1.048    indata_address0[0]
                                                                      r  indata_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.011ns  (logic 0.393ns (38.889%)  route 0.618ns (61.111%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/ap_clk
    SLICE_X61Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/Q
                         net (fo=4, routed)           0.223     0.331    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48[11]
    SLICE_X61Y32         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.421 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/indata_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     0.524    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1_0
    SLICE_X60Y32         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     0.575 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.085     0.660    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3_n_8
    SLICE_X60Y31         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     0.699 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1/O
                         net (fo=30, routed)          0.171     0.871    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/icmp_ln207_fu_129_p2__13
    SLICE_X60Y32         LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.135     1.006 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[9]_INST_0/O
                         net (fo=0)                   0.035     1.041    indata_address0[9]
                                                                      r  indata_address0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.963ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=10, unset)           0.000     1.039    outdata_d0[0]
                                                                      r  outdata_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.380ns (39.478%)  route 0.583ns (60.522%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/ap_clk
    SLICE_X61Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48_reg[11]/Q
                         net (fo=4, routed)           0.223     0.331    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/j_fu_48[11]
    SLICE_X61Y32         LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.421 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/indata_address0[13]_INST_0_i_4/O
                         net (fo=1, routed)           0.103     0.524    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1_0
    SLICE_X60Y32         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     0.575 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3/O
                         net (fo=1, routed)           0.085     0.660    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_3_n_8
    SLICE_X60Y31         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     0.699 f  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0_i_1/O
                         net (fo=30, routed)          0.171     0.871    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/icmp_ln207_fu_129_p2__13
    SLICE_X60Y32         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     0.993 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[8]_INST_0/O
                         net (fo=0)                   0.000     0.993    indata_address0[8]
                                                                      r  indata_address0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.916     0.992 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=10, unset)           0.000     0.992    outdata_d0[1]
                                                                      r  outdata_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.908ns  (logic 0.908ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.908     0.984 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=10, unset)           0.000     0.984    outdata_d0[3]
                                                                      r  outdata_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.906ns  (logic 0.906ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.906     0.982 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=10, unset)           0.000     0.982    outdata_d0[2]
                                                                      r  outdata_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y33         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160_ap_start_reg_reg/Q
                         net (fo=56, unset)           0.000     0.051    indata_ce0
                                                                      r  indata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[0]/Q
                         net (fo=0)                   0.000     0.051    outdata_address0[0]
                                                                      r  outdata_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_clk
    SLICE_X63Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[1]/Q
                         net (fo=0)                   0.000     0.051    outdata_address0[1]
                                                                      r  outdata_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_104_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y43         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_104_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/j_fu_104_reg[0]/Q
                         net (fo=6, unset)            0.000     0.051    in_i_address0[0]
                                                                      r  in_i_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y42         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y42         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=41, unset)           0.000     0.051    in_i_ce0
                                                                      r  in_i_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=0)                   0.000     0.052    outdata_ce0
                                                                      r  outdata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=0)                   0.000     0.052    outdata_we0
                                                                      r  outdata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.041ns  (logic 0.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.054 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/zext_ln225_reg_105_reg[2]/Q
                         net (fo=0)                   0.000     0.054    outdata_address0[2]
                                                                      r  outdata_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/i_fu_52_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.079ns (71.161%)  route 0.032ns (28.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/ap_clk
    SLICE_X60Y32         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/i_fu_52_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/i_fu_52_reg[0]/Q
                         net (fo=2, routed)           0.032     0.083    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/zext_ln209_reg_219_reg[13]_0
    SLICE_X60Y32         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     0.124 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_160/flow_control_loop_pipe_sequential_init_U/indata_address0[13]_INST_0/O
                         net (fo=1, unset)            0.000     0.124    indata_address0[13]
                                                                      r  indata_address0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ap_ctrl_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.124ns  (logic 0.059ns (47.761%)  route 0.065ns (52.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y70         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[17]/Q
                         net (fo=11, routed)          0.050     0.101    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/Q[4]
    SLICE_X64Y70         LUT4 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.020     0.121 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_sha_stream_label2_fu_203/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0/O
                         net (fo=0)                   0.015     0.136    ap_ctrl_done
                                                                      r  ap_ctrl_done (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           219 Endpoints
Min Delay           219 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.588ns  (logic 0.152ns (9.573%)  route 1.436ns (90.427%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.747     0.799    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X63Y74         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     0.899 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ram_reg_bram_0_i_74/O
                         net (fo=4, routed)           0.689     1.588    bd_0_i/hls_inst/inst/sha_info_digest_U/WEBWE[0]
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.040     0.040    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/WEBWE[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.581ns  (logic 0.152ns (9.613%)  route 1.429ns (90.387%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.747     0.799    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X63Y74         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     0.899 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ram_reg_bram_0_i_74/O
                         net (fo=4, routed)           0.683     1.581    bd_0_i/hls_inst/inst/sha_info_digest_U/WEBWE[0]
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.040     0.040    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/WEBWE[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.579ns  (logic 0.152ns (9.628%)  route 1.427ns (90.372%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.747     0.799    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X63Y74         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     0.899 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ram_reg_bram_0_i_74/O
                         net (fo=4, routed)           0.680     1.579    bd_0_i/hls_inst/inst/sha_info_digest_U/WEBWE[0]
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.040     0.040    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.529ns  (logic 0.152ns (9.941%)  route 1.377ns (90.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.747     0.799    bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ap_NS_fsm11_out
    SLICE_X63Y74         LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     0.899 r  bd_0_i/hls_inst/inst/grp_sha_update_fu_168/grp_sha_transform_fu_100/ram_reg_bram_0_i_74/O
                         net (fo=4, routed)           0.630     1.529    bd_0_i/hls_inst/inst/sha_info_digest_U/WEBWE[0]
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.040     0.040    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.051ns (5.931%)  route 0.809ns (94.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/ap_start
    SLICE_X63Y70         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     0.051 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_195/ram_reg_bram_0_i_2__2/O
                         net (fo=1, routed)           0.809     0.860    bd_0_i/hls_inst/inst/sha_info_digest_U/sha_info_digest_ce0
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.040     0.040    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X4Y22         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.052ns (7.751%)  route 0.619ns (92.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.619     0.671    bd_0_i/hls_inst/inst/ap_NS_fsm11_out
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[24]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.052ns (7.751%)  route 0.619ns (92.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.619     0.671    bd_0_i/hls_inst/inst/ap_NS_fsm11_out
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.052ns (7.751%)  route 0.619ns (92.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.619     0.671    bd_0_i/hls_inst/inst/ap_NS_fsm11_out
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.671ns  (logic 0.052ns (7.751%)  route 0.619ns (92.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.619     0.671    bd_0_i/hls_inst/inst/ap_NS_fsm11_out
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/C

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.052ns (7.786%)  route 0.616ns (92.214%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_ctrl_start (IN)
                         net (fo=5, unset)            0.000     0.000    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_start
    SLICE_X63Y51         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  bd_0_i/hls_inst/inst/sha_info_digest_U/j_fu_104[0]_i_1/O
                         net (fo=64, routed)          0.616     0.668    bd_0_i/hls_inst/inst/ap_NS_fsm11_out
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X61Y47         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[2]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[3]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[4] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[4]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[5]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[6] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[6]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[7]
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2698, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK





