
Catch-Robo2023BYn622.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c5f4  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003d18  0801c7f4  0801c7f4  0002c7f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802050c  0802050c  000401d4  2**0
                  CONTENTS
  4 .ARM          00000008  0802050c  0802050c  0003050c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020514  08020514  000401d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020514  08020514  00030514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08020518  08020518  00030518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0802051c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000094  080205b0  00040094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000134  08020650  00040134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00011020  200001d8  080206f0  000401d8  2**3
                  ALLOC
 12 ._user_heap_stack 00000600  200111f8  080206f0  000411f8  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000401d4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0004308b  00000000  00000000  00040202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000092b4  00000000  00000000  0008328d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002f08  00000000  00000000  0008c548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002d70  00000000  00000000  0008f450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003d6ae  00000000  00000000  000921c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004b2d2  00000000  00000000  000cf86e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012a3e7  00000000  00000000  0011ab40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00244f27  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000cd4c  00000000  00000000  00244f78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	0801c7dc 	.word	0x0801c7dc

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	0801c7dc 	.word	0x0801c7dc

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <PopSendTx8Bytes>:
	}

	return HAL_OK;
}

HAL_StatusTypeDef PopSendTx8Bytes(){
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b088      	sub	sp, #32
 80005e8:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef txHeader;
	uint32_t txMailbox;

	txHeader.RTR = CAN_RTR_DATA; // Data frame
 80005ea:	2300      	movs	r3, #0
 80005ec:	613b      	str	r3, [r7, #16]
	txHeader.IDE = CAN_ID_EXT;	 // CAN Extend ID
 80005ee:	2304      	movs	r3, #4
 80005f0:	60fb      	str	r3, [r7, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 80005f2:	2300      	movs	r3, #0
 80005f4:	763b      	strb	r3, [r7, #24]

	while (HAL_CAN_GetTxMailboxesFreeLevel(phcan) > 0){
 80005f6:	e035      	b.n	8000664 <PopSendTx8Bytes+0x80>
		if (isfull == 0 && readpoint == writepoint)break;
 80005f8:	4b22      	ldr	r3, [pc, #136]	; (8000684 <PopSendTx8Bytes+0xa0>)
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d105      	bne.n	800060c <PopSendTx8Bytes+0x28>
 8000600:	4b21      	ldr	r3, [pc, #132]	; (8000688 <PopSendTx8Bytes+0xa4>)
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	4b21      	ldr	r3, [pc, #132]	; (800068c <PopSendTx8Bytes+0xa8>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	429a      	cmp	r2, r3
 800060a:	d034      	beq.n	8000676 <PopSendTx8Bytes+0x92>

		txHeader.DLC = buffer[readpoint].DLC;
 800060c:	4b1e      	ldr	r3, [pc, #120]	; (8000688 <PopSendTx8Bytes+0xa4>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a1f      	ldr	r2, [pc, #124]	; (8000690 <PopSendTx8Bytes+0xac>)
 8000612:	011b      	lsls	r3, r3, #4
 8000614:	4413      	add	r3, r2
 8000616:	3304      	adds	r3, #4
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	617b      	str	r3, [r7, #20]
		txHeader.ExtId = buffer[readpoint].ExtId;
 800061c:	4b1a      	ldr	r3, [pc, #104]	; (8000688 <PopSendTx8Bytes+0xa4>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a1b      	ldr	r2, [pc, #108]	; (8000690 <PopSendTx8Bytes+0xac>)
 8000622:	011b      	lsls	r3, r3, #4
 8000624:	4413      	add	r3, r2
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	60bb      	str	r3, [r7, #8]

		HAL_StatusTypeDef ret = HAL_CAN_AddTxMessage(phcan, &txHeader, buffer[readpoint].bytes, &txMailbox);
 800062a:	4b1a      	ldr	r3, [pc, #104]	; (8000694 <PopSendTx8Bytes+0xb0>)
 800062c:	6818      	ldr	r0, [r3, #0]
 800062e:	4b16      	ldr	r3, [pc, #88]	; (8000688 <PopSendTx8Bytes+0xa4>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	011b      	lsls	r3, r3, #4
 8000634:	3308      	adds	r3, #8
 8000636:	4a16      	ldr	r2, [pc, #88]	; (8000690 <PopSendTx8Bytes+0xac>)
 8000638:	441a      	add	r2, r3
 800063a:	463b      	mov	r3, r7
 800063c:	1d39      	adds	r1, r7, #4
 800063e:	f002 f869 	bl	8002714 <HAL_CAN_AddTxMessage>
 8000642:	4603      	mov	r3, r0
 8000644:	77fb      	strb	r3, [r7, #31]
		if (ret != HAL_OK)return ret;
 8000646:	7ffb      	ldrb	r3, [r7, #31]
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <PopSendTx8Bytes+0x6c>
 800064c:	7ffb      	ldrb	r3, [r7, #31]
 800064e:	e014      	b.n	800067a <PopSendTx8Bytes+0x96>

		readpoint = (readpoint + 1) & (CAN_TXBUFFER_SIZE - 1);
 8000650:	4b0d      	ldr	r3, [pc, #52]	; (8000688 <PopSendTx8Bytes+0xa4>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	3301      	adds	r3, #1
 8000656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800065a:	4a0b      	ldr	r2, [pc, #44]	; (8000688 <PopSendTx8Bytes+0xa4>)
 800065c:	6013      	str	r3, [r2, #0]
		isfull = 0;
 800065e:	4b09      	ldr	r3, [pc, #36]	; (8000684 <PopSendTx8Bytes+0xa0>)
 8000660:	2200      	movs	r2, #0
 8000662:	701a      	strb	r2, [r3, #0]
	while (HAL_CAN_GetTxMailboxesFreeLevel(phcan) > 0){
 8000664:	4b0b      	ldr	r3, [pc, #44]	; (8000694 <PopSendTx8Bytes+0xb0>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4618      	mov	r0, r3
 800066a:	f002 f923 	bl	80028b4 <HAL_CAN_GetTxMailboxesFreeLevel>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d1c1      	bne.n	80005f8 <PopSendTx8Bytes+0x14>
 8000674:	e000      	b.n	8000678 <PopSendTx8Bytes+0x94>
		if (isfull == 0 && readpoint == writepoint)break;
 8000676:	bf00      	nop
	}

	return HAL_OK;
 8000678:	2300      	movs	r3, #0
}
 800067a:	4618      	mov	r0, r3
 800067c:	3720      	adds	r7, #32
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	200024d0 	.word	0x200024d0
 8000688:	200024c8 	.word	0x200024c8
 800068c:	200024cc 	.word	0x200024cc
 8000690:	200004c8 	.word	0x200004c8
 8000694:	200001f4 	.word	0x200001f4

08000698 <WhenTxMailbox0_1_2CompleteCallbackCalled>:

void WhenTxMailbox0_1_2CompleteCallbackCalled(){
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
	PopSendTx8Bytes();
 800069c:	f7ff ffa2 	bl	80005e4 <PopSendTx8Bytes>
}
 80006a0:	bf00      	nop
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <WhenTxMailbox0_1_2AbortCallbackCalled>:

void WhenTxMailbox0_1_2AbortCallbackCalled(){
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
	PopSendTx8Bytes();
 80006a8:	f7ff ff9c 	bl	80005e4 <PopSendTx8Bytes>
}
 80006ac:	bf00      	nop
 80006ae:	bd80      	pop	{r7, pc}

080006b0 <WhenCANRxFifo0MsgPending>:

void WhenCANRxFifo0MsgPending(CAN_HandleTypeDef *phcan, NUM_OF_DEVICES *num_of){ // Fifo0MsgPendingで呼び出すこと. CAN受信時に呼び出される関数
 80006b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80006b4:	b08e      	sub	sp, #56	; 0x38
 80006b6:	af00      	add	r7, sp, #0
 80006b8:	6078      	str	r0, [r7, #4]
 80006ba:	6039      	str	r1, [r7, #0]
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxData[8];
	if (HAL_CAN_GetRxMessage(phcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK){
 80006bc:	f107 0310 	add.w	r3, r7, #16
 80006c0:	f107 0218 	add.w	r2, r7, #24
 80006c4:	2100      	movs	r1, #0
 80006c6:	6878      	ldr	r0, [r7, #4]
 80006c8:	f002 f929 	bl	800291e <HAL_CAN_GetRxMessage>
 80006cc:	4603      	mov	r3, r0
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d004      	beq.n	80006dc <WhenCANRxFifo0MsgPending+0x2c>
		// Reception Error
		printf("GetRxMessage error\n\r");
 80006d2:	486e      	ldr	r0, [pc, #440]	; (800088c <WhenCANRxFifo0MsgPending+0x1dc>)
 80006d4:	f01a ff5e 	bl	801b594 <iprintf>
		Error_Handler();
 80006d8:	f001 f8c4 	bl	8001864 <Error_Handler>
	}
	// awakeコマンドを受信した場合
	CAN_Device can_device = Extract_CAN_Device(rxHeader.ExtId);
 80006dc:	69fb      	ldr	r3, [r7, #28]
 80006de:	2200      	movs	r2, #0
 80006e0:	4698      	mov	r8, r3
 80006e2:	4691      	mov	r9, r2
 80006e4:	4640      	mov	r0, r8
 80006e6:	4649      	mov	r1, r9
 80006e8:	f000 fbb7 	bl	8000e5a <Extract_CAN_Device>
 80006ec:	4603      	mov	r3, r0
 80006ee:	461a      	mov	r2, r3
 80006f0:	733a      	strb	r2, [r7, #12]
 80006f2:	f3c3 2207 	ubfx	r2, r3, #8, #8
 80006f6:	737a      	strb	r2, [r7, #13]
 80006f8:	f3c3 4307 	ubfx	r3, r3, #16, #8
 80006fc:	73bb      	strb	r3, [r7, #14]
	uint8_t extracted_cmd = Extract_CAN_CMD(rxHeader.ExtId);
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	2200      	movs	r2, #0
 8000702:	461c      	mov	r4, r3
 8000704:	4615      	mov	r5, r2
 8000706:	4620      	mov	r0, r4
 8000708:	4629      	mov	r1, r5
 800070a:	f000 fbf2 	bl	8000ef2 <Extract_CAN_CMD>
 800070e:	4603      	mov	r3, r0
 8000710:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	if(extracted_cmd == AWAKE_CMD){
 8000714:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000718:	2b00      	cmp	r3, #0
 800071a:	d139      	bne.n	8000790 <WhenCANRxFifo0MsgPending+0xe0>
		for(uint8_t i = 0; i < num_detected[can_device.node_type]; i++){
 800071c:	2300      	movs	r3, #0
 800071e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000722:	e013      	b.n	800074c <WhenCANRxFifo0MsgPending+0x9c>
			if(node_id_list[can_device.node_type][i] == rxData[0])return;
 8000724:	7b3b      	ldrb	r3, [r7, #12]
 8000726:	4618      	mov	r0, r3
 8000728:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800072c:	4958      	ldr	r1, [pc, #352]	; (8000890 <WhenCANRxFifo0MsgPending+0x1e0>)
 800072e:	4603      	mov	r3, r0
 8000730:	00db      	lsls	r3, r3, #3
 8000732:	1a1b      	subs	r3, r3, r0
 8000734:	440b      	add	r3, r1
 8000736:	4413      	add	r3, r2
 8000738:	781a      	ldrb	r2, [r3, #0]
 800073a:	7c3b      	ldrb	r3, [r7, #16]
 800073c:	429a      	cmp	r2, r3
 800073e:	f000 80a0 	beq.w	8000882 <WhenCANRxFifo0MsgPending+0x1d2>
		for(uint8_t i = 0; i < num_detected[can_device.node_type]; i++){
 8000742:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000746:	3301      	adds	r3, #1
 8000748:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800074c:	7b3b      	ldrb	r3, [r7, #12]
 800074e:	461a      	mov	r2, r3
 8000750:	4b50      	ldr	r3, [pc, #320]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000752:	5c9b      	ldrb	r3, [r3, r2]
 8000754:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000758:	429a      	cmp	r2, r3
 800075a:	d3e3      	bcc.n	8000724 <WhenCANRxFifo0MsgPending+0x74>
		}
		node_id_list[can_device.node_type][num_detected[can_device.node_type]] = rxData[0];
 800075c:	7b3b      	ldrb	r3, [r7, #12]
 800075e:	4619      	mov	r1, r3
 8000760:	7b3b      	ldrb	r3, [r7, #12]
 8000762:	461a      	mov	r2, r3
 8000764:	4b4b      	ldr	r3, [pc, #300]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000766:	5c9b      	ldrb	r3, [r3, r2]
 8000768:	461c      	mov	r4, r3
 800076a:	7c38      	ldrb	r0, [r7, #16]
 800076c:	4a48      	ldr	r2, [pc, #288]	; (8000890 <WhenCANRxFifo0MsgPending+0x1e0>)
 800076e:	460b      	mov	r3, r1
 8000770:	00db      	lsls	r3, r3, #3
 8000772:	1a5b      	subs	r3, r3, r1
 8000774:	4413      	add	r3, r2
 8000776:	4423      	add	r3, r4
 8000778:	4602      	mov	r2, r0
 800077a:	701a      	strb	r2, [r3, #0]
		num_detected[can_device.node_type] += 1;
 800077c:	7b3b      	ldrb	r3, [r7, #12]
 800077e:	461a      	mov	r2, r3
 8000780:	4b44      	ldr	r3, [pc, #272]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000782:	5c9b      	ldrb	r3, [r3, r2]
 8000784:	7b3a      	ldrb	r2, [r7, #12]
 8000786:	3301      	adds	r3, #1
 8000788:	b2d9      	uxtb	r1, r3
 800078a:	4b42      	ldr	r3, [pc, #264]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 800078c:	5499      	strb	r1, [r3, r2]
 800078e:	e04a      	b.n	8000826 <WhenCANRxFifo0MsgPending+0x176>
	}else if(extracted_cmd == FB_CMD){
 8000790:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000794:	2b01      	cmp	r3, #1
 8000796:	d146      	bne.n	8000826 <WhenCANRxFifo0MsgPending+0x176>
		if (can_device.node_type == NODE_MCMD1){
 8000798:	7b3b      	ldrb	r3, [r7, #12]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d10d      	bne.n	80007ba <WhenCANRxFifo0MsgPending+0x10a>
			memcpy(&(_feedback_table_mcmd1[can_device.node_id].feedback_motor[can_device.device_num]),
 800079e:	7b7b      	ldrb	r3, [r7, #13]
 80007a0:	7bba      	ldrb	r2, [r7, #14]
 80007a2:	005b      	lsls	r3, r3, #1
 80007a4:	4413      	add	r3, r2
 80007a6:	00db      	lsls	r3, r3, #3
 80007a8:	4a3b      	ldr	r2, [pc, #236]	; (8000898 <WhenCANRxFifo0MsgPending+0x1e8>)
 80007aa:	4413      	add	r3, r2
 80007ac:	461a      	mov	r2, r3
 80007ae:	f107 0310 	add.w	r3, r7, #16
 80007b2:	cb03      	ldmia	r3!, {r0, r1}
 80007b4:	6010      	str	r0, [r2, #0]
 80007b6:	6051      	str	r1, [r2, #4]
 80007b8:	e035      	b.n	8000826 <WhenCANRxFifo0MsgPending+0x176>
                   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD2){
 80007ba:	7b3b      	ldrb	r3, [r7, #12]
 80007bc:	2b02      	cmp	r3, #2
 80007be:	d10d      	bne.n	80007dc <WhenCANRxFifo0MsgPending+0x12c>
			memcpy(&(_feedback_table_mcmd2[can_device.node_id].feedback_motor[can_device.device_num]),
 80007c0:	7b7b      	ldrb	r3, [r7, #13]
 80007c2:	7bba      	ldrb	r2, [r7, #14]
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	4413      	add	r3, r2
 80007c8:	00db      	lsls	r3, r3, #3
 80007ca:	4a34      	ldr	r2, [pc, #208]	; (800089c <WhenCANRxFifo0MsgPending+0x1ec>)
 80007cc:	4413      	add	r3, r2
 80007ce:	461a      	mov	r2, r3
 80007d0:	f107 0310 	add.w	r3, r7, #16
 80007d4:	cb03      	ldmia	r3!, {r0, r1}
 80007d6:	6010      	str	r0, [r2, #0]
 80007d8:	6051      	str	r1, [r2, #4]
 80007da:	e024      	b.n	8000826 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD3){
 80007dc:	7b3b      	ldrb	r3, [r7, #12]
 80007de:	2b03      	cmp	r3, #3
 80007e0:	d10d      	bne.n	80007fe <WhenCANRxFifo0MsgPending+0x14e>
			memcpy(&(_feedback_table_mcmd3[can_device.node_id].feedback_motor[can_device.device_num]),
 80007e2:	7b7b      	ldrb	r3, [r7, #13]
 80007e4:	7bba      	ldrb	r2, [r7, #14]
 80007e6:	005b      	lsls	r3, r3, #1
 80007e8:	4413      	add	r3, r2
 80007ea:	00db      	lsls	r3, r3, #3
 80007ec:	4a2c      	ldr	r2, [pc, #176]	; (80008a0 <WhenCANRxFifo0MsgPending+0x1f0>)
 80007ee:	4413      	add	r3, r2
 80007f0:	461a      	mov	r2, r3
 80007f2:	f107 0310 	add.w	r3, r7, #16
 80007f6:	cb03      	ldmia	r3!, {r0, r1}
 80007f8:	6010      	str	r0, [r2, #0]
 80007fa:	6051      	str	r1, [r2, #4]
 80007fc:	e013      	b.n	8000826 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD4){
 80007fe:	7b3b      	ldrb	r3, [r7, #12]
 8000800:	2b06      	cmp	r3, #6
 8000802:	d10d      	bne.n	8000820 <WhenCANRxFifo0MsgPending+0x170>
			memcpy(&(_feedback_table_mcmd4[can_device.node_id].feedback_motor[can_device.device_num]),
 8000804:	7b7b      	ldrb	r3, [r7, #13]
 8000806:	7bba      	ldrb	r2, [r7, #14]
 8000808:	005b      	lsls	r3, r3, #1
 800080a:	4413      	add	r3, r2
 800080c:	00db      	lsls	r3, r3, #3
 800080e:	4a25      	ldr	r2, [pc, #148]	; (80008a4 <WhenCANRxFifo0MsgPending+0x1f4>)
 8000810:	4413      	add	r3, r2
 8000812:	461a      	mov	r2, r3
 8000814:	f107 0310 	add.w	r3, r7, #16
 8000818:	cb03      	ldmia	r3!, {r0, r1}
 800081a:	6010      	str	r0, [r2, #0]
 800081c:	6051      	str	r1, [r2, #4]
 800081e:	e002      	b.n	8000826 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else{
			printf("Error\n\r");
 8000820:	4821      	ldr	r0, [pc, #132]	; (80008a8 <WhenCANRxFifo0MsgPending+0x1f8>)
 8000822:	f01a feb7 	bl	801b594 <iprintf>
		}
	}else{

    }
	if (num_detected[NODE_MCMD1] == num_of->mcmd1 && num_detected[NODE_MCMD2] == num_of->mcmd2 &&
 8000826:	4b1b      	ldr	r3, [pc, #108]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000828:	785a      	ldrb	r2, [r3, #1]
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	429a      	cmp	r2, r3
 8000830:	d128      	bne.n	8000884 <WhenCANRxFifo0MsgPending+0x1d4>
 8000832:	4b18      	ldr	r3, [pc, #96]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000834:	789a      	ldrb	r2, [r3, #2]
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	785b      	ldrb	r3, [r3, #1]
 800083a:	429a      	cmp	r2, r3
 800083c:	d122      	bne.n	8000884 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 800083e:	4b15      	ldr	r3, [pc, #84]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000840:	78da      	ldrb	r2, [r3, #3]
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	789b      	ldrb	r3, [r3, #2]
	if (num_detected[NODE_MCMD1] == num_of->mcmd1 && num_detected[NODE_MCMD2] == num_of->mcmd2 &&
 8000846:	429a      	cmp	r2, r3
 8000848:	d11c      	bne.n	8000884 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 800084a:	4b12      	ldr	r3, [pc, #72]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 800084c:	791a      	ldrb	r2, [r3, #4]
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	78db      	ldrb	r3, [r3, #3]
 8000852:	429a      	cmp	r2, r3
 8000854:	d116      	bne.n	8000884 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_AIR] == num_of->air && num_detected[NODE_MCMD4]==num_of->mcmd4 &&num_detected[NODE_OTHER] == num_of->other){
 8000856:	4b0f      	ldr	r3, [pc, #60]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000858:	795a      	ldrb	r2, [r3, #5]
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	791b      	ldrb	r3, [r3, #4]
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 800085e:	429a      	cmp	r2, r3
 8000860:	d110      	bne.n	8000884 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_AIR] == num_of->air && num_detected[NODE_MCMD4]==num_of->mcmd4 &&num_detected[NODE_OTHER] == num_of->other){
 8000862:	4b0c      	ldr	r3, [pc, #48]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000864:	799a      	ldrb	r2, [r3, #6]
 8000866:	683b      	ldr	r3, [r7, #0]
 8000868:	795b      	ldrb	r3, [r3, #5]
 800086a:	429a      	cmp	r2, r3
 800086c:	d10a      	bne.n	8000884 <WhenCANRxFifo0MsgPending+0x1d4>
 800086e:	4b09      	ldr	r3, [pc, #36]	; (8000894 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000870:	7a1a      	ldrb	r2, [r3, #8]
 8000872:	683b      	ldr	r3, [r7, #0]
 8000874:	799b      	ldrb	r3, [r3, #6]
 8000876:	429a      	cmp	r2, r3
 8000878:	d104      	bne.n	8000884 <WhenCANRxFifo0MsgPending+0x1d4>
		all_node_detected = 1;
 800087a:	4b0c      	ldr	r3, [pc, #48]	; (80008ac <WhenCANRxFifo0MsgPending+0x1fc>)
 800087c:	2201      	movs	r2, #1
 800087e:	701a      	strb	r2, [r3, #0]
 8000880:	e000      	b.n	8000884 <WhenCANRxFifo0MsgPending+0x1d4>
			if(node_id_list[can_device.node_type][i] == rxData[0])return;
 8000882:	bf00      	nop
	}
}
 8000884:	3738      	adds	r7, #56	; 0x38
 8000886:	46bd      	mov	sp, r7
 8000888:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800088c:	0801c7f4 	.word	0x0801c7f4
 8000890:	20000208 	.word	0x20000208
 8000894:	200001fc 	.word	0x200001fc
 8000898:	20000248 	.word	0x20000248
 800089c:	200002e8 	.word	0x200002e8
 80008a0:	20000388 	.word	0x20000388
 80008a4:	20000428 	.word	0x20000428
 80008a8:	0801c80c 	.word	0x0801c80c
 80008ac:	200001f8 	.word	0x200001f8

080008b0 <CAN_SystemInit>:
 * @brief CANのシステムをアクティベートする. 具体的にはメッセージフィルターの設定とhal_can_start.
 *
 * @param _hcan
 * @param can_param
 */
void CAN_SystemInit(CAN_HandleTypeDef *_hcan){ // CANの初期化
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08e      	sub	sp, #56	; 0x38
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef sFilterConfig;
	phcan = _hcan;
 80008b8:	4a09      	ldr	r2, [pc, #36]	; (80008e0 <CAN_SystemInit+0x30>)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	6013      	str	r3, [r2, #0]

	all_node_detected = 0;
 80008be:	4b09      	ldr	r3, [pc, #36]	; (80008e4 <CAN_SystemInit+0x34>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	701a      	strb	r2, [r3, #0]
	for (uint8_t type = 0; type < NODE_TYPES; type++){
 80008c4:	2300      	movs	r3, #0
 80008c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80008ca:	e029      	b.n	8000920 <CAN_SystemInit+0x70>
		num_detected[type] = 0;
 80008cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80008d0:	4a05      	ldr	r2, [pc, #20]	; (80008e8 <CAN_SystemInit+0x38>)
 80008d2:	2100      	movs	r1, #0
 80008d4:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 0b111; i++){
 80008d6:	2300      	movs	r3, #0
 80008d8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80008dc:	e017      	b.n	800090e <CAN_SystemInit+0x5e>
 80008de:	bf00      	nop
 80008e0:	200001f4 	.word	0x200001f4
 80008e4:	200001f8 	.word	0x200001f8
 80008e8:	200001fc 	.word	0x200001fc
			node_id_list[type][i] = 0xff;
 80008ec:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80008f0:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 80008f4:	48d7      	ldr	r0, [pc, #860]	; (8000c54 <CAN_SystemInit+0x3a4>)
 80008f6:	4613      	mov	r3, r2
 80008f8:	00db      	lsls	r3, r3, #3
 80008fa:	1a9b      	subs	r3, r3, r2
 80008fc:	4403      	add	r3, r0
 80008fe:	440b      	add	r3, r1
 8000900:	22ff      	movs	r2, #255	; 0xff
 8000902:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < 0b111; i++){
 8000904:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000908:	3301      	adds	r3, #1
 800090a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800090e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000912:	2b06      	cmp	r3, #6
 8000914:	d9ea      	bls.n	80008ec <CAN_SystemInit+0x3c>
	for (uint8_t type = 0; type < NODE_TYPES; type++){
 8000916:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800091a:	3301      	adds	r3, #1
 800091c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000920:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000924:	2b08      	cmp	r3, #8
 8000926:	d9d1      	bls.n	80008cc <CAN_SystemInit+0x1c>
		}
	}

	//フィルタバンク設定
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800092c:	2301      	movs	r3, #1
 800092e:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000930:	2300      	movs	r3, #0
 8000932:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterActivation = ENABLE;
 8000934:	2301      	movs	r3, #1
 8000936:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig.SlaveStartFilterBank = 14;
 8000938:	230e      	movs	r3, #14
 800093a:	633b      	str	r3, [r7, #48]	; 0x30

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 0;
 800093c:	2300      	movs	r3, #0
 800093e:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD1, 0, 0, MCMD_CMD_AWAKE) >> 13; // 上16bit
 8000940:	2300      	movs	r3, #0
 8000942:	2200      	movs	r2, #0
 8000944:	2100      	movs	r1, #0
 8000946:	2001      	movs	r0, #1
 8000948:	f000 fa5a 	bl	8000e00 <Make_CAN_ID>
 800094c:	f04f 0200 	mov.w	r2, #0
 8000950:	f04f 0300 	mov.w	r3, #0
 8000954:	0b42      	lsrs	r2, r0, #13
 8000956:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 800095a:	0b4b      	lsrs	r3, r1, #13
 800095c:	4613      	mov	r3, r2
 800095e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD1, 0, 0, 0b11111) >> 13;
 8000960:	231f      	movs	r3, #31
 8000962:	2200      	movs	r2, #0
 8000964:	2100      	movs	r1, #0
 8000966:	2001      	movs	r0, #1
 8000968:	f000 fa4a 	bl	8000e00 <Make_CAN_ID>
 800096c:	f04f 0200 	mov.w	r2, #0
 8000970:	f04f 0300 	mov.w	r3, #0
 8000974:	0b42      	lsrs	r2, r0, #13
 8000976:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 800097a:	0b4b      	lsrs	r3, r1, #13
 800097c:	4613      	mov	r3, r2
 800097e:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD1, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000980:	2300      	movs	r3, #0
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	2001      	movs	r0, #1
 8000988:	f000 fa3a 	bl	8000e00 <Make_CAN_ID>
 800098c:	4602      	mov	r2, r0
 800098e:	460b      	mov	r3, r1
 8000990:	4613      	mov	r3, r2
 8000992:	00da      	lsls	r2, r3, #3
 8000994:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000998:	4013      	ands	r3, r2
 800099a:	f043 0304 	orr.w	r3, r3, #4
 800099e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD1, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 80009a0:	231f      	movs	r3, #31
 80009a2:	2200      	movs	r2, #0
 80009a4:	2100      	movs	r1, #0
 80009a6:	2001      	movs	r0, #1
 80009a8:	f000 fa2a 	bl	8000e00 <Make_CAN_ID>
 80009ac:	4602      	mov	r2, r0
 80009ae:	460b      	mov	r3, r1
 80009b0:	4613      	mov	r3, r2
 80009b2:	00da      	lsls	r2, r3, #3
 80009b4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80009b8:	4013      	ands	r3, r2
 80009ba:	f043 0304 	orr.w	r3, r3, #4
 80009be:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 80009c0:	4ba5      	ldr	r3, [pc, #660]	; (8000c58 <CAN_SystemInit+0x3a8>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f107 020c 	add.w	r2, r7, #12
 80009c8:	4611      	mov	r1, r2
 80009ca:	4618      	mov	r0, r3
 80009cc:	f001 fd72 	bl	80024b4 <HAL_CAN_ConfigFilter>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <CAN_SystemInit+0x12a>
		/* Filter configuration Error */
		Error_Handler();
 80009d6:	f000 ff45 	bl	8001864 <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 1;
 80009da:	2301      	movs	r3, #1
 80009dc:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD2, 0, 0, MCMD_CMD_AWAKE) >> 13; // 上16bit
 80009de:	2300      	movs	r3, #0
 80009e0:	2200      	movs	r2, #0
 80009e2:	2100      	movs	r1, #0
 80009e4:	2002      	movs	r0, #2
 80009e6:	f000 fa0b 	bl	8000e00 <Make_CAN_ID>
 80009ea:	f04f 0200 	mov.w	r2, #0
 80009ee:	f04f 0300 	mov.w	r3, #0
 80009f2:	0b42      	lsrs	r2, r0, #13
 80009f4:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80009f8:	0b4b      	lsrs	r3, r1, #13
 80009fa:	4613      	mov	r3, r2
 80009fc:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD2, 0, 0, 0b11111) >> 13;
 80009fe:	231f      	movs	r3, #31
 8000a00:	2200      	movs	r2, #0
 8000a02:	2100      	movs	r1, #0
 8000a04:	2002      	movs	r0, #2
 8000a06:	f000 f9fb 	bl	8000e00 <Make_CAN_ID>
 8000a0a:	f04f 0200 	mov.w	r2, #0
 8000a0e:	f04f 0300 	mov.w	r3, #0
 8000a12:	0b42      	lsrs	r2, r0, #13
 8000a14:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000a18:	0b4b      	lsrs	r3, r1, #13
 8000a1a:	4613      	mov	r3, r2
 8000a1c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD2, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000a1e:	2300      	movs	r3, #0
 8000a20:	2200      	movs	r2, #0
 8000a22:	2100      	movs	r1, #0
 8000a24:	2002      	movs	r0, #2
 8000a26:	f000 f9eb 	bl	8000e00 <Make_CAN_ID>
 8000a2a:	4602      	mov	r2, r0
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	4613      	mov	r3, r2
 8000a30:	00da      	lsls	r2, r3, #3
 8000a32:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000a36:	4013      	ands	r3, r2
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD2, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8000a3e:	231f      	movs	r3, #31
 8000a40:	2200      	movs	r2, #0
 8000a42:	2100      	movs	r1, #0
 8000a44:	2002      	movs	r0, #2
 8000a46:	f000 f9db 	bl	8000e00 <Make_CAN_ID>
 8000a4a:	4602      	mov	r2, r0
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	4613      	mov	r3, r2
 8000a50:	00da      	lsls	r2, r3, #3
 8000a52:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000a56:	4013      	ands	r3, r2
 8000a58:	f043 0304 	orr.w	r3, r3, #4
 8000a5c:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8000a5e:	4b7e      	ldr	r3, [pc, #504]	; (8000c58 <CAN_SystemInit+0x3a8>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f107 020c 	add.w	r2, r7, #12
 8000a66:	4611      	mov	r1, r2
 8000a68:	4618      	mov	r0, r3
 8000a6a:	f001 fd23 	bl	80024b4 <HAL_CAN_ConfigFilter>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <CAN_SystemInit+0x1c8>
		/* Filter configuration Error */
		Error_Handler();
 8000a74:	f000 fef6 	bl	8001864 <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 2;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD3, 0, 0, MCMD_CMD_AWAKE) >> 13;				   // 上16bit
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2100      	movs	r1, #0
 8000a82:	2003      	movs	r0, #3
 8000a84:	f000 f9bc 	bl	8000e00 <Make_CAN_ID>
 8000a88:	f04f 0200 	mov.w	r2, #0
 8000a8c:	f04f 0300 	mov.w	r3, #0
 8000a90:	0b42      	lsrs	r2, r0, #13
 8000a92:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000a96:	0b4b      	lsrs	r3, r1, #13
 8000a98:	4613      	mov	r3, r2
 8000a9a:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD3, 0, 0, 0b11111) >> 13;					   // TODO : 治す
 8000a9c:	231f      	movs	r3, #31
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2100      	movs	r1, #0
 8000aa2:	2003      	movs	r0, #3
 8000aa4:	f000 f9ac 	bl	8000e00 <Make_CAN_ID>
 8000aa8:	f04f 0200 	mov.w	r2, #0
 8000aac:	f04f 0300 	mov.w	r3, #0
 8000ab0:	0b42      	lsrs	r2, r0, #13
 8000ab2:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000ab6:	0b4b      	lsrs	r3, r1, #13
 8000ab8:	4613      	mov	r3, r2
 8000aba:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD3, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000abc:	2300      	movs	r3, #0
 8000abe:	2200      	movs	r2, #0
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	2003      	movs	r0, #3
 8000ac4:	f000 f99c 	bl	8000e00 <Make_CAN_ID>
 8000ac8:	4602      	mov	r2, r0
 8000aca:	460b      	mov	r3, r1
 8000acc:	4613      	mov	r3, r2
 8000ace:	00da      	lsls	r2, r3, #3
 8000ad0:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	f043 0304 	orr.w	r3, r3, #4
 8000ada:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD3, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8000adc:	231f      	movs	r3, #31
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	2003      	movs	r0, #3
 8000ae4:	f000 f98c 	bl	8000e00 <Make_CAN_ID>
 8000ae8:	4602      	mov	r2, r0
 8000aea:	460b      	mov	r3, r1
 8000aec:	4613      	mov	r3, r2
 8000aee:	00da      	lsls	r2, r3, #3
 8000af0:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000af4:	4013      	ands	r3, r2
 8000af6:	f043 0304 	orr.w	r3, r3, #4
 8000afa:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8000afc:	4b56      	ldr	r3, [pc, #344]	; (8000c58 <CAN_SystemInit+0x3a8>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f107 020c 	add.w	r2, r7, #12
 8000b04:	4611      	mov	r1, r2
 8000b06:	4618      	mov	r0, r3
 8000b08:	f001 fcd4 	bl	80024b4 <HAL_CAN_ConfigFilter>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <CAN_SystemInit+0x266>
		/* Filter configuration Error */
		Error_Handler();
 8000b12:	f000 fea7 	bl	8001864 <Error_Handler>
	}

	// FIFO0にfeedback用のフィルタを設定
	sFilterConfig.FilterBank = 3;
 8000b16:	2303      	movs	r3, #3
 8000b18:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(0, 0, 0, MCMD_CMD_FB) >> 13; // 上16bit
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	2100      	movs	r1, #0
 8000b20:	2000      	movs	r0, #0
 8000b22:	f000 f96d 	bl	8000e00 <Make_CAN_ID>
 8000b26:	f04f 0200 	mov.w	r2, #0
 8000b2a:	f04f 0300 	mov.w	r3, #0
 8000b2e:	0b42      	lsrs	r2, r0, #13
 8000b30:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000b34:	0b4b      	lsrs	r3, r1, #13
 8000b36:	4613      	mov	r3, r2
 8000b38:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(0, 0, 0, 0b11111) >> 13;
 8000b3a:	231f      	movs	r3, #31
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2100      	movs	r1, #0
 8000b40:	2000      	movs	r0, #0
 8000b42:	f000 f95d 	bl	8000e00 <Make_CAN_ID>
 8000b46:	f04f 0200 	mov.w	r2, #0
 8000b4a:	f04f 0300 	mov.w	r3, #0
 8000b4e:	0b42      	lsrs	r2, r0, #13
 8000b50:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000b54:	0b4b      	lsrs	r3, r1, #13
 8000b56:	4613      	mov	r3, r2
 8000b58:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(0, 0, 0, MCMD_CMD_FB) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	2100      	movs	r1, #0
 8000b60:	2000      	movs	r0, #0
 8000b62:	f000 f94d 	bl	8000e00 <Make_CAN_ID>
 8000b66:	4602      	mov	r2, r0
 8000b68:	460b      	mov	r3, r1
 8000b6a:	4613      	mov	r3, r2
 8000b6c:	00da      	lsls	r2, r3, #3
 8000b6e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000b72:	4013      	ands	r3, r2
 8000b74:	f043 0304 	orr.w	r3, r3, #4
 8000b78:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(0, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8000b7a:	231f      	movs	r3, #31
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2100      	movs	r1, #0
 8000b80:	2000      	movs	r0, #0
 8000b82:	f000 f93d 	bl	8000e00 <Make_CAN_ID>
 8000b86:	4602      	mov	r2, r0
 8000b88:	460b      	mov	r3, r1
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	00da      	lsls	r2, r3, #3
 8000b8e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000b92:	4013      	ands	r3, r2
 8000b94:	f043 0304 	orr.w	r3, r3, #4
 8000b98:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8000b9a:	4b2f      	ldr	r3, [pc, #188]	; (8000c58 <CAN_SystemInit+0x3a8>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f107 020c 	add.w	r2, r7, #12
 8000ba2:	4611      	mov	r1, r2
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f001 fc85 	bl	80024b4 <HAL_CAN_ConfigFilter>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <CAN_SystemInit+0x304>
		/* Filter configuration Error */
		Error_Handler();
 8000bb0:	f000 fe58 	bl	8001864 <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 4;
 8000bb4:	2304      	movs	r3, #4
 8000bb6:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_SERVO, 0, 0, SERVO_CMD_AWAKE) >> 13; // 上16bit
 8000bb8:	2300      	movs	r3, #0
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	2004      	movs	r0, #4
 8000bc0:	f000 f91e 	bl	8000e00 <Make_CAN_ID>
 8000bc4:	f04f 0200 	mov.w	r2, #0
 8000bc8:	f04f 0300 	mov.w	r3, #0
 8000bcc:	0b42      	lsrs	r2, r0, #13
 8000bce:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000bd2:	0b4b      	lsrs	r3, r1, #13
 8000bd4:	4613      	mov	r3, r2
 8000bd6:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_SERVO, 0, 0, 0b11111) >> 13;
 8000bd8:	231f      	movs	r3, #31
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2100      	movs	r1, #0
 8000bde:	2004      	movs	r0, #4
 8000be0:	f000 f90e 	bl	8000e00 <Make_CAN_ID>
 8000be4:	f04f 0200 	mov.w	r2, #0
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	0b42      	lsrs	r2, r0, #13
 8000bee:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000bf2:	0b4b      	lsrs	r3, r1, #13
 8000bf4:	4613      	mov	r3, r2
 8000bf6:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_SERVO, 0, 0, SERVO_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	2004      	movs	r0, #4
 8000c00:	f000 f8fe 	bl	8000e00 <Make_CAN_ID>
 8000c04:	4602      	mov	r2, r0
 8000c06:	460b      	mov	r3, r1
 8000c08:	4613      	mov	r3, r2
 8000c0a:	00da      	lsls	r2, r3, #3
 8000c0c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000c10:	4013      	ands	r3, r2
 8000c12:	f043 0304 	orr.w	r3, r3, #4
 8000c16:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_SERVO, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8000c18:	231f      	movs	r3, #31
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	2004      	movs	r0, #4
 8000c20:	f000 f8ee 	bl	8000e00 <Make_CAN_ID>
 8000c24:	4602      	mov	r2, r0
 8000c26:	460b      	mov	r3, r1
 8000c28:	4613      	mov	r3, r2
 8000c2a:	00da      	lsls	r2, r3, #3
 8000c2c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000c30:	4013      	ands	r3, r2
 8000c32:	f043 0304 	orr.w	r3, r3, #4
 8000c36:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8000c38:	4b07      	ldr	r3, [pc, #28]	; (8000c58 <CAN_SystemInit+0x3a8>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f107 020c 	add.w	r2, r7, #12
 8000c40:	4611      	mov	r1, r2
 8000c42:	4618      	mov	r0, r3
 8000c44:	f001 fc36 	bl	80024b4 <HAL_CAN_ConfigFilter>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d006      	beq.n	8000c5c <CAN_SystemInit+0x3ac>
		/* Filter configuration Error */
		Error_Handler();
 8000c4e:	f000 fe09 	bl	8001864 <Error_Handler>
 8000c52:	e003      	b.n	8000c5c <CAN_SystemInit+0x3ac>
 8000c54:	20000208 	.word	0x20000208
 8000c58:	200001f4 	.word	0x200001f4
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 5;
 8000c5c:	2305      	movs	r3, #5
 8000c5e:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_AIR, 0, 0, AIR_CMD_AWAKE) >> 13; // 上16bit
 8000c60:	2300      	movs	r3, #0
 8000c62:	2200      	movs	r2, #0
 8000c64:	2100      	movs	r1, #0
 8000c66:	2005      	movs	r0, #5
 8000c68:	f000 f8ca 	bl	8000e00 <Make_CAN_ID>
 8000c6c:	f04f 0200 	mov.w	r2, #0
 8000c70:	f04f 0300 	mov.w	r3, #0
 8000c74:	0b42      	lsrs	r2, r0, #13
 8000c76:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000c7a:	0b4b      	lsrs	r3, r1, #13
 8000c7c:	4613      	mov	r3, r2
 8000c7e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_AIR, 0, 0, 0b11111) >> 13;
 8000c80:	231f      	movs	r3, #31
 8000c82:	2200      	movs	r2, #0
 8000c84:	2100      	movs	r1, #0
 8000c86:	2005      	movs	r0, #5
 8000c88:	f000 f8ba 	bl	8000e00 <Make_CAN_ID>
 8000c8c:	f04f 0200 	mov.w	r2, #0
 8000c90:	f04f 0300 	mov.w	r3, #0
 8000c94:	0b42      	lsrs	r2, r0, #13
 8000c96:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000c9a:	0b4b      	lsrs	r3, r1, #13
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_AIR, 0, 0, AIR_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	2005      	movs	r0, #5
 8000ca8:	f000 f8aa 	bl	8000e00 <Make_CAN_ID>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	00da      	lsls	r2, r3, #3
 8000cb4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000cb8:	4013      	ands	r3, r2
 8000cba:	f043 0304 	orr.w	r3, r3, #4
 8000cbe:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_AIR, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8000cc0:	231f      	movs	r3, #31
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	2005      	movs	r0, #5
 8000cc8:	f000 f89a 	bl	8000e00 <Make_CAN_ID>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	00da      	lsls	r2, r3, #3
 8000cd4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000cd8:	4013      	ands	r3, r2
 8000cda:	f043 0304 	orr.w	r3, r3, #4
 8000cde:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8000ce0:	4b44      	ldr	r3, [pc, #272]	; (8000df4 <CAN_SystemInit+0x544>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f107 020c 	add.w	r2, r7, #12
 8000ce8:	4611      	mov	r1, r2
 8000cea:	4618      	mov	r0, r3
 8000cec:	f001 fbe2 	bl	80024b4 <HAL_CAN_ConfigFilter>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <CAN_SystemInit+0x44a>
		/* Filter configuration Error */
		Error_Handler();
 8000cf6:	f000 fdb5 	bl	8001864 <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 6;
 8000cfa:	2306      	movs	r3, #6
 8000cfc:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD4, 0, 0, AIR_CMD_AWAKE) >> 13; // 上16bit
 8000cfe:	2300      	movs	r3, #0
 8000d00:	2200      	movs	r2, #0
 8000d02:	2100      	movs	r1, #0
 8000d04:	2006      	movs	r0, #6
 8000d06:	f000 f87b 	bl	8000e00 <Make_CAN_ID>
 8000d0a:	f04f 0200 	mov.w	r2, #0
 8000d0e:	f04f 0300 	mov.w	r3, #0
 8000d12:	0b42      	lsrs	r2, r0, #13
 8000d14:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000d18:	0b4b      	lsrs	r3, r1, #13
 8000d1a:	4613      	mov	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD4, 0, 0, 0b11111) >> 13;
 8000d1e:	231f      	movs	r3, #31
 8000d20:	2200      	movs	r2, #0
 8000d22:	2100      	movs	r1, #0
 8000d24:	2006      	movs	r0, #6
 8000d26:	f000 f86b 	bl	8000e00 <Make_CAN_ID>
 8000d2a:	f04f 0200 	mov.w	r2, #0
 8000d2e:	f04f 0300 	mov.w	r3, #0
 8000d32:	0b42      	lsrs	r2, r0, #13
 8000d34:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000d38:	0b4b      	lsrs	r3, r1, #13
 8000d3a:	4613      	mov	r3, r2
 8000d3c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD4, 0, 0, AIR_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000d3e:	2300      	movs	r3, #0
 8000d40:	2200      	movs	r2, #0
 8000d42:	2100      	movs	r1, #0
 8000d44:	2006      	movs	r0, #6
 8000d46:	f000 f85b 	bl	8000e00 <Make_CAN_ID>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	4613      	mov	r3, r2
 8000d50:	00da      	lsls	r2, r3, #3
 8000d52:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000d56:	4013      	ands	r3, r2
 8000d58:	f043 0304 	orr.w	r3, r3, #4
 8000d5c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD4, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8000d5e:	231f      	movs	r3, #31
 8000d60:	2200      	movs	r2, #0
 8000d62:	2100      	movs	r1, #0
 8000d64:	2006      	movs	r0, #6
 8000d66:	f000 f84b 	bl	8000e00 <Make_CAN_ID>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	4613      	mov	r3, r2
 8000d70:	00da      	lsls	r2, r3, #3
 8000d72:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000d76:	4013      	ands	r3, r2
 8000d78:	f043 0304 	orr.w	r3, r3, #4
 8000d7c:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	; (8000df4 <CAN_SystemInit+0x544>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f107 020c 	add.w	r2, r7, #12
 8000d86:	4611      	mov	r1, r2
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f001 fb93 	bl	80024b4 <HAL_CAN_ConfigFilter>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <CAN_SystemInit+0x4e8>
		/* Filter configuration Error */
		Error_Handler();
 8000d94:	f000 fd66 	bl	8001864 <Error_Handler>
	}

	if (HAL_CAN_Start(phcan) != HAL_OK){
 8000d98:	4b16      	ldr	r3, [pc, #88]	; (8000df4 <CAN_SystemInit+0x544>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 fc75 	bl	800268c <HAL_CAN_Start>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d004      	beq.n	8000db2 <CAN_SystemInit+0x502>
		printf(" -> Start Error\n");
 8000da8:	4813      	ldr	r0, [pc, #76]	; (8000df8 <CAN_SystemInit+0x548>)
 8000daa:	f01a fc8f 	bl	801b6cc <puts>
		Error_Handler();
 8000dae:	f000 fd59 	bl	8001864 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(phcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 8000db2:	4b10      	ldr	r3, [pc, #64]	; (8000df4 <CAN_SystemInit+0x544>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	2102      	movs	r1, #2
 8000db8:	4618      	mov	r0, r3
 8000dba:	f001 fec2 	bl	8002b42 <HAL_CAN_ActivateNotification>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d004      	beq.n	8000dce <CAN_SystemInit+0x51e>
		printf(" -> FIFO0 CAN_Activation error\n\r");
 8000dc4:	480d      	ldr	r0, [pc, #52]	; (8000dfc <CAN_SystemInit+0x54c>)
 8000dc6:	f01a fbe5 	bl	801b594 <iprintf>
		Error_Handler();
 8000dca:	f000 fd4b 	bl	8001864 <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(phcan, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK){
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <CAN_SystemInit+0x544>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f001 feb4 	bl	8002b42 <HAL_CAN_ActivateNotification>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d004      	beq.n	8000dea <CAN_SystemInit+0x53a>
		printf(" -> FIFO0 CAN_Activation error\n\r");
 8000de0:	4806      	ldr	r0, [pc, #24]	; (8000dfc <CAN_SystemInit+0x54c>)
 8000de2:	f01a fbd7 	bl	801b594 <iprintf>
		Error_Handler();
 8000de6:	f000 fd3d 	bl	8001864 <Error_Handler>
	}
}
 8000dea:	bf00      	nop
 8000dec:	3738      	adds	r7, #56	; 0x38
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	200001f4 	.word	0x200001f4
 8000df8:	0801c814 	.word	0x0801c814
 8000dfc:	0801c824 	.word	0x0801c824

08000e00 <Make_CAN_ID>:
 * @param node_type
 * @param node_id
 * @param device_num
 * @param cmd
 */
uint64_t Make_CAN_ID(Node_Type node_type, uint8_t node_id, uint8_t device_num, uint8_t cmd){
 8000e00:	e92d 0390 	stmdb	sp!, {r4, r7, r8, r9}
 8000e04:	b082      	sub	sp, #8
 8000e06:	af00      	add	r7, sp, #0
 8000e08:	4604      	mov	r4, r0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	4611      	mov	r1, r2
 8000e0e:	461a      	mov	r2, r3
 8000e10:	4623      	mov	r3, r4
 8000e12:	71fb      	strb	r3, [r7, #7]
 8000e14:	4603      	mov	r3, r0
 8000e16:	71bb      	strb	r3, [r7, #6]
 8000e18:	460b      	mov	r3, r1
 8000e1a:	717b      	strb	r3, [r7, #5]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	713b      	strb	r3, [r7, #4]
    return ( (((uint8_t)node_type & 0b111) << 11) | (((node_id)&0b111) << 8) | ((device_num&0b111) << 5)
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	02db      	lsls	r3, r3, #11
 8000e24:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8000e28:	79bb      	ldrb	r3, [r7, #6]
 8000e2a:	021b      	lsls	r3, r3, #8
 8000e2c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000e30:	431a      	orrs	r2, r3
 8000e32:	797b      	ldrb	r3, [r7, #5]
 8000e34:	015b      	lsls	r3, r3, #5
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	431a      	orrs	r2, r3
             | (cmd&0b11111) );
 8000e3a:	793b      	ldrb	r3, [r7, #4]
 8000e3c:	f003 031f 	and.w	r3, r3, #31
 8000e40:	4313      	orrs	r3, r2
 8000e42:	17da      	asrs	r2, r3, #31
 8000e44:	4698      	mov	r8, r3
 8000e46:	4691      	mov	r9, r2
 8000e48:	4642      	mov	r2, r8
 8000e4a:	464b      	mov	r3, r9
}
 8000e4c:	4610      	mov	r0, r2
 8000e4e:	4619      	mov	r1, r3
 8000e50:	3708      	adds	r7, #8
 8000e52:	46bd      	mov	sp, r7
 8000e54:	e8bd 0390 	ldmia.w	sp!, {r4, r7, r8, r9}
 8000e58:	4770      	bx	lr

08000e5a <Extract_CAN_Device>:

CAN_Device Extract_CAN_Device(uint64_t can_id) {  // CAN_IDからCAN_Deviceを抽出する
 8000e5a:	b480      	push	{r7}
 8000e5c:	b085      	sub	sp, #20
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	e9c7 0100 	strd	r0, r1, [r7]
    CAN_Device ans;
    ans.device_num = ((can_id>>5) & 0b111);
 8000e64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000e68:	f04f 0200 	mov.w	r2, #0
 8000e6c:	f04f 0300 	mov.w	r3, #0
 8000e70:	0942      	lsrs	r2, r0, #5
 8000e72:	ea42 62c1 	orr.w	r2, r2, r1, lsl #27
 8000e76:	094b      	lsrs	r3, r1, #5
 8000e78:	b2d3      	uxtb	r3, r2
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	72bb      	strb	r3, [r7, #10]
    ans.node_id = ((can_id>>8) & 0b111);
 8000e82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000e86:	f04f 0200 	mov.w	r2, #0
 8000e8a:	f04f 0300 	mov.w	r3, #0
 8000e8e:	0a02      	lsrs	r2, r0, #8
 8000e90:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000e94:	0a0b      	lsrs	r3, r1, #8
 8000e96:	b2d3      	uxtb	r3, r2
 8000e98:	f003 0307 	and.w	r3, r3, #7
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	727b      	strb	r3, [r7, #9]
    ans.node_type = (Node_Type)( (can_id>>11) & 0b111);
 8000ea0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000ea4:	f04f 0200 	mov.w	r2, #0
 8000ea8:	f04f 0300 	mov.w	r3, #0
 8000eac:	0ac2      	lsrs	r2, r0, #11
 8000eae:	ea42 5241 	orr.w	r2, r2, r1, lsl #21
 8000eb2:	0acb      	lsrs	r3, r1, #11
 8000eb4:	b2d3      	uxtb	r3, r2
 8000eb6:	f003 0307 	and.w	r3, r3, #7
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	723b      	strb	r3, [r7, #8]
    return ans;
 8000ebe:	f107 030c 	add.w	r3, r7, #12
 8000ec2:	f107 0208 	add.w	r2, r7, #8
 8000ec6:	6812      	ldr	r2, [r2, #0]
 8000ec8:	4611      	mov	r1, r2
 8000eca:	8019      	strh	r1, [r3, #0]
 8000ecc:	3302      	adds	r3, #2
 8000ece:	0c12      	lsrs	r2, r2, #16
 8000ed0:	701a      	strb	r2, [r3, #0]
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	7b3a      	ldrb	r2, [r7, #12]
 8000ed6:	f362 0307 	bfi	r3, r2, #0, #8
 8000eda:	7b7a      	ldrb	r2, [r7, #13]
 8000edc:	f362 230f 	bfi	r3, r2, #8, #8
 8000ee0:	7bba      	ldrb	r2, [r7, #14]
 8000ee2:	f362 4317 	bfi	r3, r2, #16, #8
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3714      	adds	r7, #20
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <Extract_CAN_CMD>:

uint8_t Extract_CAN_CMD(uint64_t can_id){ return ( can_id & 0b11111); }  // cmdを抽出
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	e9c7 0100 	strd	r0, r1, [r7]
 8000efc:	783b      	ldrb	r3, [r7, #0]
 8000efe:	f003 031f 	and.w	r3, r3, #31
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	4618      	mov	r0, r3
 8000f06:	370c      	adds	r7, #12
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr

08000f10 <UDPControllerReceive>:
static struct controller_data controller_raw = { };
struct timeval tv;



void UDPControllerReceive(void const *argument) {
 8000f10:	b5b0      	push	{r4, r5, r7, lr}
 8000f12:	b0de      	sub	sp, #376	; 0x178
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8000f1a:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8000f1e:	6018      	str	r0, [r3, #0]

    printf("This is UdpControllerReceive\r\n"); //これがないとなぜか動かない
 8000f20:	48c3      	ldr	r0, [pc, #780]	; (8001230 <UDPControllerReceive+0x320>)
 8000f22:	f01a fbd3 	bl	801b6cc <puts>

    int sock;
    char buffer[256];
    struct sockaddr_in server_addr, client_addr;

    sock = lwip_socket(AF_INET, SOCK_DGRAM, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	2102      	movs	r1, #2
 8000f2a:	2002      	movs	r0, #2
 8000f2c:	f00e fb02 	bl	800f534 <lwip_socket>
 8000f30:	f8c7 0160 	str.w	r0, [r7, #352]	; 0x160
    memset((char*) &server_addr, 0, sizeof(server_addr));
 8000f34:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f38:	2210      	movs	r2, #16
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f01a fb21 	bl	801b584 <memset>

    server_addr.sin_family = AF_INET;
 8000f42:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8000f46:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000f4a:	2202      	movs	r2, #2
 8000f4c:	705a      	strb	r2, [r3, #1]
    server_addr.sin_len = sizeof(server_addr);
 8000f4e:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8000f52:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000f56:	2210      	movs	r2, #16
 8000f58:	701a      	strb	r2, [r3, #0]
    server_addr.sin_addr.s_addr = htonl(INADDR_ANY);
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f00f fb75 	bl	801064a <lwip_htonl>
 8000f60:	4602      	mov	r2, r0
 8000f62:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8000f66:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000f6a:	605a      	str	r2, [r3, #4]
//	server_addr.sin_addr.s_addr = inet_addr(CLIENT_IP);
    server_addr.sin_port = htons(CLIENT_PORT);
 8000f6c:	f641 6061 	movw	r0, #7777	; 0x1e61
 8000f70:	f00f fb56 	bl	8010620 <lwip_htons>
 8000f74:	4603      	mov	r3, r0
 8000f76:	461a      	mov	r2, r3
 8000f78:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8000f7c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8000f80:	805a      	strh	r2, [r3, #2]

    if (fcntl(sock, F_SETFL, fcntl(sock, F_GETFL,0) | O_NONBLOCK) < 0) {
 8000f82:	2200      	movs	r2, #0
 8000f84:	2103      	movs	r1, #3
 8000f86:	f8d7 0160 	ldr.w	r0, [r7, #352]	; 0x160
 8000f8a:	f00f f8e7 	bl	801015c <lwip_fcntl>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	f043 0301 	orr.w	r3, r3, #1
 8000f94:	461a      	mov	r2, r3
 8000f96:	2104      	movs	r1, #4
 8000f98:	f8d7 0160 	ldr.w	r0, [r7, #352]	; 0x160
 8000f9c:	f00f f8de 	bl	801015c <lwip_fcntl>
        // handle error
    }

    FD_ZERO(&rset);
 8000fa0:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 8000fa4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8000fa8:	2302      	movs	r3, #2
 8000faa:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8000fae:	e00b      	b.n	8000fc8 <UDPControllerReceive+0xb8>
 8000fb0:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000fb4:	3b01      	subs	r3, #1
 8000fb6:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8000fba:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000fbe:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 8000fc2:	2100      	movs	r1, #0
 8000fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8000fc8:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1ef      	bne.n	8000fb0 <UDPControllerReceive+0xa0>

    int err = lwip_bind(sock, (struct sockaddr*) &server_addr, sizeof(server_addr));
 8000fd0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f8d7 0160 	ldr.w	r0, [r7, #352]	; 0x160
 8000fdc:	f00d ff26 	bl	800ee2c <lwip_bind>
 8000fe0:	f8c7 0158 	str.w	r0, [r7, #344]	; 0x158
    if (err != 0) {
 8000fe4:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <UDPControllerReceive+0xe4>
        printf("UDPController:ERROR \r\n");
 8000fec:	4891      	ldr	r0, [pc, #580]	; (8001234 <UDPControllerReceive+0x324>)
 8000fee:	f01a fb6d 	bl	801b6cc <puts>
 8000ff2:	e002      	b.n	8000ffa <UDPControllerReceive+0xea>
    } else {
        printf("UDPController:Socket Opened!\r\n");
 8000ff4:	4890      	ldr	r0, [pc, #576]	; (8001238 <UDPControllerReceive+0x328>)
 8000ff6:	f01a fb69 	bl	801b6cc <puts>
    }
    int timeout = 0;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
    struct controller_data controller_null;
    bzero(&controller_null, sizeof(struct controller_data));
 8001000:	f107 0310 	add.w	r3, r7, #16
 8001004:	461a      	mov	r2, r3
 8001006:	2300      	movs	r3, #0
 8001008:	6013      	str	r3, [r2, #0]
 800100a:	6053      	str	r3, [r2, #4]
 800100c:	6093      	str	r3, [r2, #8]
 800100e:	60d3      	str	r3, [r2, #12]
 8001010:	6113      	str	r3, [r2, #16]
    controller_null.l_x = 0.0f;
 8001012:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001016:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800101a:	f04f 0200 	mov.w	r2, #0
 800101e:	605a      	str	r2, [r3, #4]
    controller_null.l_y = 0.0f;
 8001020:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001024:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001028:	f04f 0200 	mov.w	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
    controller_null.r_x = 0.0f;
 800102e:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001032:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001036:	f04f 0200 	mov.w	r2, #0
 800103a:	60da      	str	r2, [r3, #12]
    controller_null.r_y = 0.0f;
 800103c:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001040:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8001044:	f04f 0200 	mov.w	r2, #0
 8001048:	611a      	str	r2, [r3, #16]
    //FD_SET(sock, &rset);

    int maxfdp1 = sock + 1;
 800104a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800104e:	3301      	adds	r3, #1
 8001050:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154

    while (1) {
        FD_SET(sock, &rset);
 8001054:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001058:	2b00      	cmp	r3, #0
 800105a:	da00      	bge.n	800105e <UDPControllerReceive+0x14e>
 800105c:	331f      	adds	r3, #31
 800105e:	115b      	asrs	r3, r3, #5
 8001060:	461a      	mov	r2, r3
 8001062:	0093      	lsls	r3, r2, #2
 8001064:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 8001068:	443b      	add	r3, r7
 800106a:	f853 1c2c 	ldr.w	r1, [r3, #-44]
 800106e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001072:	4258      	negs	r0, r3
 8001074:	f003 031f 	and.w	r3, r3, #31
 8001078:	f000 001f 	and.w	r0, r0, #31
 800107c:	bf58      	it	pl
 800107e:	4243      	negpl	r3, r0
 8001080:	2001      	movs	r0, #1
 8001082:	fa00 f303 	lsl.w	r3, r0, r3
 8001086:	4319      	orrs	r1, r3
 8001088:	0093      	lsls	r3, r2, #2
 800108a:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800108e:	443b      	add	r3, r7
 8001090:	f843 1c2c 	str.w	r1, [r3, #-44]
        tv.tv_usec = 1000;
 8001094:	4b69      	ldr	r3, [pc, #420]	; (800123c <UDPControllerReceive+0x32c>)
 8001096:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800109a:	609a      	str	r2, [r3, #8]
        select(maxfdp1, &rset, NULL, NULL, &tv);
 800109c:	f507 71a2 	add.w	r1, r7, #324	; 0x144
 80010a0:	4b66      	ldr	r3, [pc, #408]	; (800123c <UDPControllerReceive+0x32c>)
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2300      	movs	r3, #0
 80010a6:	2200      	movs	r2, #0
 80010a8:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 80010ac:	f00e fca8 	bl	800fa00 <lwip_select>
        if (timeout < 100) {
 80010b0:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80010b4:	2b63      	cmp	r3, #99	; 0x63
 80010b6:	dc05      	bgt.n	80010c4 <UDPControllerReceive+0x1b4>
            timeout++;
 80010b8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80010bc:	3301      	adds	r3, #1
 80010be:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80010c2:	e00a      	b.n	80010da <UDPControllerReceive+0x1ca>
        } else {
            memcpy(&controller_raw, &controller_null,
 80010c4:	4a5e      	ldr	r2, [pc, #376]	; (8001240 <UDPControllerReceive+0x330>)
 80010c6:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 80010ca:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 80010ce:	4614      	mov	r4, r2
 80010d0:	461d      	mov	r5, r3
 80010d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010d6:	682b      	ldr	r3, [r5, #0]
 80010d8:	6023      	str	r3, [r4, #0]
                   sizeof(struct controller_data));
        }

        if (FD_ISSET(sock, &rset)) {
 80010da:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80010de:	2b00      	cmp	r3, #0
 80010e0:	da00      	bge.n	80010e4 <UDPControllerReceive+0x1d4>
 80010e2:	331f      	adds	r3, #31
 80010e4:	115b      	asrs	r3, r3, #5
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 80010ec:	443b      	add	r3, r7
 80010ee:	f853 2c2c 	ldr.w	r2, [r3, #-44]
 80010f2:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80010f6:	4259      	negs	r1, r3
 80010f8:	f003 031f 	and.w	r3, r3, #31
 80010fc:	f001 011f 	and.w	r1, r1, #31
 8001100:	bf58      	it	pl
 8001102:	424b      	negpl	r3, r1
 8001104:	fa22 f303 	lsr.w	r3, r2, r3
 8001108:	f003 0301 	and.w	r3, r3, #1
 800110c:	2b00      	cmp	r3, #0
 800110e:	f000 808b 	beq.w	8001228 <UDPControllerReceive+0x318>
            socklen_t n;
            socklen_t len = sizeof(client_addr);
 8001112:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001116:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800111a:	2210      	movs	r2, #16
 800111c:	601a      	str	r2, [r3, #0]
            n = lwip_recvfrom(sock, (char*) buffer, 256, (int) NULL,
 800111e:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8001122:	f107 030c 	add.w	r3, r7, #12
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800112c:	9300      	str	r3, [sp, #0]
 800112e:	2300      	movs	r3, #0
 8001130:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001134:	f8d7 0160 	ldr.w	r0, [r7, #352]	; 0x160
 8001138:	f00e f96a 	bl	800f410 <lwip_recvfrom>
 800113c:	4603      	mov	r3, r0
 800113e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
                              (struct sockaddr*) &client_addr, &len);
            if (n > 0) {
 8001142:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001146:	2b00      	cmp	r3, #0
 8001148:	d06e      	beq.n	8001228 <UDPControllerReceive+0x318>
                timeout = 0;
 800114a:	2300      	movs	r3, #0
 800114c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
                if (n < sizeof(struct controller_data)) {
 8001150:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001154:	2b13      	cmp	r3, #19
 8001156:	d803      	bhi.n	8001160 <UDPControllerReceive+0x250>
                    printf("invalid data : \r\n");
 8001158:	483a      	ldr	r0, [pc, #232]	; (8001244 <UDPControllerReceive+0x334>)
 800115a:	f01a fab7 	bl	801b6cc <puts>
 800115e:	e779      	b.n	8001054 <UDPControllerReceive+0x144>
                    continue;
                }

                struct controller_data *d = (struct controller_data*) &buffer;
 8001160:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001164:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
                printf("(lx, ly, rx, ry) : (%d, %d, %d, %d)\r\n", (int)(d->l_x * 256), (int)(d->l_y * 256), (int)(d->r_x * 256), (int)(d->r_y * 256));
 8001168:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800116c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001170:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8001248 <UDPControllerReceive+0x338>
 8001174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001178:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800117c:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8001180:	edd3 7a02 	vldr	s15, [r3, #8]
 8001184:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8001248 <UDPControllerReceive+0x338>
 8001188:	ee67 7a87 	vmul.f32	s15, s15, s14
 800118c:	eebd 6ae7 	vcvt.s32.f32	s12, s15
 8001190:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8001194:	edd3 7a03 	vldr	s15, [r3, #12]
 8001198:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8001248 <UDPControllerReceive+0x338>
 800119c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a0:	eefd 5ae7 	vcvt.s32.f32	s11, s15
 80011a4:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80011a8:	edd3 7a04 	vldr	s15, [r3, #16]
 80011ac:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001248 <UDPControllerReceive+0x338>
 80011b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b8:	ee17 3a90 	vmov	r3, s15
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	ee15 3a90 	vmov	r3, s11
 80011c2:	ee16 2a10 	vmov	r2, s12
 80011c6:	ee16 1a90 	vmov	r1, s13
 80011ca:	4820      	ldr	r0, [pc, #128]	; (800124c <UDPControllerReceive+0x33c>)
 80011cc:	f01a f9e2 	bl	801b594 <iprintf>
                printf("button: ");
 80011d0:	481f      	ldr	r0, [pc, #124]	; (8001250 <UDPControllerReceive+0x340>)
 80011d2:	f01a f9df 	bl	801b594 <iprintf>
                for(int i=0; i<16; i++){
 80011d6:	2300      	movs	r3, #0
 80011d8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 80011dc:	e017      	b.n	800120e <UDPControllerReceive+0x2fe>
                    if((d->button >> i) & 1) printf("1");
 80011de:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80011ea:	fa42 f303 	asr.w	r3, r2, r3
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d003      	beq.n	80011fe <UDPControllerReceive+0x2ee>
 80011f6:	2031      	movs	r0, #49	; 0x31
 80011f8:	f01a f9e4 	bl	801b5c4 <putchar>
 80011fc:	e002      	b.n	8001204 <UDPControllerReceive+0x2f4>
                    else printf("0");
 80011fe:	2030      	movs	r0, #48	; 0x30
 8001200:	f01a f9e0 	bl	801b5c4 <putchar>
                for(int i=0; i<16; i++){
 8001204:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001208:	3301      	adds	r3, #1
 800120a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 800120e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001212:	2b0f      	cmp	r3, #15
 8001214:	dde3      	ble.n	80011de <UDPControllerReceive+0x2ce>
                }
                printf("\n\r");
 8001216:	480f      	ldr	r0, [pc, #60]	; (8001254 <UDPControllerReceive+0x344>)
 8001218:	f01a f9bc 	bl	801b594 <iprintf>


                memcpy(&controller_raw, d, sizeof(struct controller_data));
 800121c:	2214      	movs	r2, #20
 800121e:	f8d7 114c 	ldr.w	r1, [r7, #332]	; 0x14c
 8001222:	4807      	ldr	r0, [pc, #28]	; (8001240 <UDPControllerReceive+0x330>)
 8001224:	f01a f9a0 	bl	801b568 <memcpy>
            }
        }
        osDelay(10);
 8001228:	200a      	movs	r0, #10
 800122a:	f007 fff5 	bl	8009218 <osDelay>
        FD_SET(sock, &rset);
 800122e:	e711      	b.n	8001054 <UDPControllerReceive+0x144>
 8001230:	0801c8ec 	.word	0x0801c8ec
 8001234:	0801c90c 	.word	0x0801c90c
 8001238:	0801c924 	.word	0x0801c924
 800123c:	200024e8 	.word	0x200024e8
 8001240:	200024d4 	.word	0x200024d4
 8001244:	0801c944 	.word	0x0801c944
 8001248:	43800000 	.word	0x43800000
 800124c:	0801c958 	.word	0x0801c958
 8001250:	0801c980 	.word	0x0801c980
 8001254:	0801c98c 	.word	0x0801c98c

08001258 <UDPController_GetControllerButtons>:
    }

}


uint16_t UDPController_GetControllerButtons() {
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
    return controller_raw.button;
 800125c:	4b03      	ldr	r3, [pc, #12]	; (800126c <UDPController_GetControllerButtons+0x14>)
 800125e:	881b      	ldrh	r3, [r3, #0]
}
 8001260:	4618      	mov	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	200024d4 	.word	0x200024d4

08001270 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(uint8_t ch)
#else
#define PUTCHAR_PROTYPE int fputc(int ch,FILE *f)
#endif

PUTCHAR_PROTOTYPE {
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart3, &ch, 1, 500);
 800127a:	1df9      	adds	r1, r7, #7
 800127c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001280:	2201      	movs	r2, #1
 8001282:	4804      	ldr	r0, [pc, #16]	; (8001294 <__io_putchar+0x24>)
 8001284:	f005 fd06 	bl	8006c94 <HAL_UART_Transmit>
    return ch;
 8001288:	79fb      	ldrb	r3, [r7, #7]
}
 800128a:	4618      	mov	r0, r3
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	20002520 	.word	0x20002520

08001298 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan){
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 80012a0:	f7ff f9fa 	bl	8000698 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_CAN_TxMailbox0AbortCallback>:

void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 80012b4:	f7ff f9f6 	bl	80006a4 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan){
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 80012c8:	f7ff f9e6 	bl	8000698 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_CAN_TxMailbox1AbortCallback>:

void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 80012dc:	f7ff f9e2 	bl	80006a4 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan){
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 80012f0:	f7ff f9d2 	bl	8000698 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <HAL_CAN_TxMailbox2AbortCallback>:

void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 8001304:	f7ff f9ce 	bl	80006a4 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    WhenCANRxFifo0MsgPending(hcan, &num_of_devices);
 8001318:	4903      	ldr	r1, [pc, #12]	; (8001328 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>)
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff f9c8 	bl	80006b0 <WhenCANRxFifo0MsgPending>
}
 8001320:	bf00      	nop
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20004430 	.word	0x20004430

0800132c <canSetting>:

void canSetting(){
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	printf("Start Initializing CAN System:Begin\n\r");
 8001330:	480e      	ldr	r0, [pc, #56]	; (800136c <canSetting+0x40>)
 8001332:	f01a f92f 	bl	801b594 <iprintf>
	HAL_Delay(100);
 8001336:	2064      	movs	r0, #100	; 0x64
 8001338:	f000 ff9c 	bl	8002274 <HAL_Delay>

	CAN_SystemInit(&hcan1); // F7のCAN通信のinit
 800133c:	480c      	ldr	r0, [pc, #48]	; (8001370 <canSetting+0x44>)
 800133e:	f7ff fab7 	bl	80008b0 <CAN_SystemInit>

	// デバイス数の設定 (今回はmcmd4が1枚)
	num_of_devices.mcmd3 = 1;
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <canSetting+0x48>)
 8001344:	2201      	movs	r2, #1
 8001346:	709a      	strb	r2, [r3, #2]
	num_of_devices.mcmd4 = 0;
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <canSetting+0x48>)
 800134a:	2200      	movs	r2, #0
 800134c:	715a      	strb	r2, [r3, #5]
	num_of_devices.air = 0;
 800134e:	4b09      	ldr	r3, [pc, #36]	; (8001374 <canSetting+0x48>)
 8001350:	2200      	movs	r2, #0
 8001352:	711a      	strb	r2, [r3, #4]
	num_of_devices.servo = 0;
 8001354:	4b07      	ldr	r3, [pc, #28]	; (8001374 <canSetting+0x48>)
 8001356:	2200      	movs	r2, #0
 8001358:	70da      	strb	r2, [r3, #3]

	printf("Start Initializing CAN System:End\n\r");
 800135a:	4807      	ldr	r0, [pc, #28]	; (8001378 <canSetting+0x4c>)
 800135c:	f01a f91a 	bl	801b594 <iprintf>
	HAL_Delay(100);
 8001360:	2064      	movs	r0, #100	; 0x64
 8001362:	f000 ff87 	bl	8002274 <HAL_Delay>
	//CAN_WaitConnect(&num_of_devices);  // 設定された全てのCANモジュール基板との接続が確認できるまで待機
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	0801c9bc 	.word	0x0801c9bc
 8001370:	200024f8 	.word	0x200024f8
 8001374:	20004430 	.word	0x20004430
 8001378:	0801c9e4 	.word	0x0801c9e4

0800137c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001380:	f000 ff4a 	bl	8002218 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001384:	f000 f840 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001388:	f000 f962 	bl	8001650 <MX_GPIO_Init>
  MX_DMA_Init();
 800138c:	f000 f942 	bl	8001614 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001390:	f000 f8e2 	bl	8001558 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001394:	f000 f910 	bl	80015b8 <MX_USB_OTG_FS_PCD_Init>
  MX_CAN1_Init();
 8001398:	f000 f8a8 	bl	80014ec <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  //記事ではmcmdなどの初期化コードを描くことになっている場所
  canSetting();
 800139c:	f7ff ffc6 	bl	800132c <canSetting>
  //mcmdSetting();
  //activateMcmdControll();
  //servoSetting();
  //airSetting();
  printf("detect0\r\n");
 80013a0:	480f      	ldr	r0, [pc, #60]	; (80013e0 <main+0x64>)
 80013a2:	f01a f993 	bl	801b6cc <puts>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80013a6:	f007 fdff 	bl	8008fa8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80013aa:	4a0e      	ldr	r2, [pc, #56]	; (80013e4 <main+0x68>)
 80013ac:	2100      	movs	r1, #0
 80013ae:	480e      	ldr	r0, [pc, #56]	; (80013e8 <main+0x6c>)
 80013b0:	f007 fe8c 	bl	80090cc <osThreadNew>
 80013b4:	4603      	mov	r3, r0
 80013b6:	4a0d      	ldr	r2, [pc, #52]	; (80013ec <main+0x70>)
 80013b8:	6013      	str	r3, [r2, #0]

  /* creation of systemCheckTask */
  systemCheckTaskHandle = osThreadNew(StartSystemCheckTask, NULL, &systemCheckTask_attributes);
 80013ba:	4a0d      	ldr	r2, [pc, #52]	; (80013f0 <main+0x74>)
 80013bc:	2100      	movs	r1, #0
 80013be:	480d      	ldr	r0, [pc, #52]	; (80013f4 <main+0x78>)
 80013c0:	f007 fe84 	bl	80090cc <osThreadNew>
 80013c4:	4603      	mov	r3, r0
 80013c6:	4a0c      	ldr	r2, [pc, #48]	; (80013f8 <main+0x7c>)
 80013c8:	6013      	str	r3, [r2, #0]

  /* creation of ControllerTask */
  ControllerTaskHandle = osThreadNew(StartControllerTask, NULL, &ControllerTask_attributes);
 80013ca:	4a0c      	ldr	r2, [pc, #48]	; (80013fc <main+0x80>)
 80013cc:	2100      	movs	r1, #0
 80013ce:	480c      	ldr	r0, [pc, #48]	; (8001400 <main+0x84>)
 80013d0:	f007 fe7c 	bl	80090cc <osThreadNew>
 80013d4:	4603      	mov	r3, r0
 80013d6:	4a0b      	ldr	r2, [pc, #44]	; (8001404 <main+0x88>)
 80013d8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80013da:	f007 fe19 	bl	8009010 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013de:	e7fe      	b.n	80013de <main+0x62>
 80013e0:	0801ca10 	.word	0x0801ca10
 80013e4:	080201c0 	.word	0x080201c0
 80013e8:	080017d5 	.word	0x080017d5
 80013ec:	20002b10 	.word	0x20002b10
 80013f0:	080201e4 	.word	0x080201e4
 80013f4:	08001815 	.word	0x08001815
 80013f8:	20003370 	.word	0x20003370
 80013fc:	08020208 	.word	0x08020208
 8001400:	0800182b 	.word	0x0800182b
 8001404:	20003bd0 	.word	0x20003bd0

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b094      	sub	sp, #80	; 0x50
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	2234      	movs	r2, #52	; 0x34
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f01a f8b4 	bl	801b584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	f107 0308 	add.w	r3, r7, #8
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
 8001426:	609a      	str	r2, [r3, #8]
 8001428:	60da      	str	r2, [r3, #12]
 800142a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800142c:	f003 ff76 	bl	800531c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001430:	4b2c      	ldr	r3, [pc, #176]	; (80014e4 <SystemClock_Config+0xdc>)
 8001432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001434:	4a2b      	ldr	r2, [pc, #172]	; (80014e4 <SystemClock_Config+0xdc>)
 8001436:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800143a:	6413      	str	r3, [r2, #64]	; 0x40
 800143c:	4b29      	ldr	r3, [pc, #164]	; (80014e4 <SystemClock_Config+0xdc>)
 800143e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001440:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001448:	4b27      	ldr	r3, [pc, #156]	; (80014e8 <SystemClock_Config+0xe0>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001450:	4a25      	ldr	r2, [pc, #148]	; (80014e8 <SystemClock_Config+0xe0>)
 8001452:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	4b23      	ldr	r3, [pc, #140]	; (80014e8 <SystemClock_Config+0xe0>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001464:	2301      	movs	r3, #1
 8001466:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001468:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800146c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800146e:	2302      	movs	r3, #2
 8001470:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001472:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001476:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001478:	2304      	movs	r3, #4
 800147a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 800147c:	2360      	movs	r3, #96	; 0x60
 800147e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001480:	2302      	movs	r3, #2
 8001482:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001484:	2304      	movs	r3, #4
 8001486:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001488:	2302      	movs	r3, #2
 800148a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800148c:	f107 031c 	add.w	r3, r7, #28
 8001490:	4618      	mov	r0, r3
 8001492:	f003 ffa3 	bl	80053dc <HAL_RCC_OscConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800149c:	f000 f9e2 	bl	8001864 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80014a0:	f003 ff4c 	bl	800533c <HAL_PWREx_EnableOverDrive>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80014aa:	f000 f9db 	bl	8001864 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014ae:	230f      	movs	r3, #15
 80014b0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014b2:	2302      	movs	r3, #2
 80014b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014c4:	f107 0308 	add.w	r3, r7, #8
 80014c8:	2103      	movs	r1, #3
 80014ca:	4618      	mov	r0, r3
 80014cc:	f004 fa34 	bl	8005938 <HAL_RCC_ClockConfig>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80014d6:	f000 f9c5 	bl	8001864 <Error_Handler>
  }
}
 80014da:	bf00      	nop
 80014dc:	3750      	adds	r7, #80	; 0x50
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40023800 	.word	0x40023800
 80014e8:	40007000 	.word	0x40007000

080014ec <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80014f0:	4b17      	ldr	r3, [pc, #92]	; (8001550 <MX_CAN1_Init+0x64>)
 80014f2:	4a18      	ldr	r2, [pc, #96]	; (8001554 <MX_CAN1_Init+0x68>)
 80014f4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80014f6:	4b16      	ldr	r3, [pc, #88]	; (8001550 <MX_CAN1_Init+0x64>)
 80014f8:	2206      	movs	r2, #6
 80014fa:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80014fc:	4b14      	ldr	r3, [pc, #80]	; (8001550 <MX_CAN1_Init+0x64>)
 80014fe:	2200      	movs	r2, #0
 8001500:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001502:	4b13      	ldr	r3, [pc, #76]	; (8001550 <MX_CAN1_Init+0x64>)
 8001504:	2200      	movs	r2, #0
 8001506:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8001508:	4b11      	ldr	r3, [pc, #68]	; (8001550 <MX_CAN1_Init+0x64>)
 800150a:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800150e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001510:	4b0f      	ldr	r3, [pc, #60]	; (8001550 <MX_CAN1_Init+0x64>)
 8001512:	2200      	movs	r2, #0
 8001514:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <MX_CAN1_Init+0x64>)
 8001518:	2200      	movs	r2, #0
 800151a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <MX_CAN1_Init+0x64>)
 800151e:	2200      	movs	r2, #0
 8001520:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001522:	4b0b      	ldr	r3, [pc, #44]	; (8001550 <MX_CAN1_Init+0x64>)
 8001524:	2200      	movs	r2, #0
 8001526:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001528:	4b09      	ldr	r3, [pc, #36]	; (8001550 <MX_CAN1_Init+0x64>)
 800152a:	2200      	movs	r2, #0
 800152c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800152e:	4b08      	ldr	r3, [pc, #32]	; (8001550 <MX_CAN1_Init+0x64>)
 8001530:	2200      	movs	r2, #0
 8001532:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8001534:	4b06      	ldr	r3, [pc, #24]	; (8001550 <MX_CAN1_Init+0x64>)
 8001536:	2201      	movs	r2, #1
 8001538:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800153a:	4805      	ldr	r0, [pc, #20]	; (8001550 <MX_CAN1_Init+0x64>)
 800153c:	f000 febe 	bl	80022bc <HAL_CAN_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001546:	f000 f98d 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	200024f8 	.word	0x200024f8
 8001554:	40006400 	.word	0x40006400

08001558 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800155c:	4b14      	ldr	r3, [pc, #80]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 800155e:	4a15      	ldr	r2, [pc, #84]	; (80015b4 <MX_USART3_UART_Init+0x5c>)
 8001560:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001562:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 8001564:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001568:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800156a:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 800156c:	2200      	movs	r2, #0
 800156e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001570:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 8001572:	2200      	movs	r2, #0
 8001574:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001576:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 8001578:	2200      	movs	r2, #0
 800157a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800157c:	4b0c      	ldr	r3, [pc, #48]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 800157e:	220c      	movs	r2, #12
 8001580:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 8001584:	2200      	movs	r2, #0
 8001586:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 800158a:	2200      	movs	r2, #0
 800158c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 8001590:	2200      	movs	r2, #0
 8001592:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 8001596:	2200      	movs	r2, #0
 8001598:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <MX_USART3_UART_Init+0x58>)
 800159c:	f005 fb2c 	bl	8006bf8 <HAL_UART_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80015a6:	f000 f95d 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20002520 	.word	0x20002520
 80015b4:	40004800 	.word	0x40004800

080015b8 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80015bc:	4b14      	ldr	r3, [pc, #80]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015be:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80015c2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80015c4:	4b12      	ldr	r3, [pc, #72]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015c6:	2206      	movs	r2, #6
 80015c8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015cc:	2202      	movs	r2, #2
 80015ce:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80015d0:	4b0f      	ldr	r3, [pc, #60]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80015d6:	4b0e      	ldr	r3, [pc, #56]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015d8:	2202      	movs	r2, #2
 80015da:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80015dc:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015de:	2201      	movs	r2, #1
 80015e0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80015e2:	4b0b      	ldr	r3, [pc, #44]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80015e8:	4b09      	ldr	r3, [pc, #36]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80015ee:	4b08      	ldr	r3, [pc, #32]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80015f4:	4b06      	ldr	r3, [pc, #24]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80015fa:	4805      	ldr	r0, [pc, #20]	; (8001610 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80015fc:	f003 fd45 	bl	800508a <HAL_PCD_Init>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001606:	f000 f92d 	bl	8001864 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800160a:	bf00      	nop
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20002608 	.word	0x20002608

08001614 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800161a:	4b0c      	ldr	r3, [pc, #48]	; (800164c <MX_DMA_Init+0x38>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a0b      	ldr	r2, [pc, #44]	; (800164c <MX_DMA_Init+0x38>)
 8001620:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b09      	ldr	r3, [pc, #36]	; (800164c <MX_DMA_Init+0x38>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800162e:	607b      	str	r3, [r7, #4]
 8001630:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001632:	2200      	movs	r2, #0
 8001634:	2105      	movs	r1, #5
 8001636:	200e      	movs	r0, #14
 8001638:	f001 fd54 	bl	80030e4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800163c:	200e      	movs	r0, #14
 800163e:	f001 fd6d 	bl	800311c <HAL_NVIC_EnableIRQ>

}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	40023800 	.word	0x40023800

08001650 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08c      	sub	sp, #48	; 0x30
 8001654:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001656:	f107 031c 	add.w	r3, r7, #28
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
 8001664:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001666:	4b47      	ldr	r3, [pc, #284]	; (8001784 <MX_GPIO_Init+0x134>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a46      	ldr	r2, [pc, #280]	; (8001784 <MX_GPIO_Init+0x134>)
 800166c:	f043 0304 	orr.w	r3, r3, #4
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b44      	ldr	r3, [pc, #272]	; (8001784 <MX_GPIO_Init+0x134>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0304 	and.w	r3, r3, #4
 800167a:	61bb      	str	r3, [r7, #24]
 800167c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800167e:	4b41      	ldr	r3, [pc, #260]	; (8001784 <MX_GPIO_Init+0x134>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a40      	ldr	r2, [pc, #256]	; (8001784 <MX_GPIO_Init+0x134>)
 8001684:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b3e      	ldr	r3, [pc, #248]	; (8001784 <MX_GPIO_Init+0x134>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001696:	4b3b      	ldr	r3, [pc, #236]	; (8001784 <MX_GPIO_Init+0x134>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a3a      	ldr	r2, [pc, #232]	; (8001784 <MX_GPIO_Init+0x134>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b38      	ldr	r3, [pc, #224]	; (8001784 <MX_GPIO_Init+0x134>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	613b      	str	r3, [r7, #16]
 80016ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ae:	4b35      	ldr	r3, [pc, #212]	; (8001784 <MX_GPIO_Init+0x134>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a34      	ldr	r2, [pc, #208]	; (8001784 <MX_GPIO_Init+0x134>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b32      	ldr	r3, [pc, #200]	; (8001784 <MX_GPIO_Init+0x134>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	60fb      	str	r3, [r7, #12]
 80016c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c6:	4b2f      	ldr	r3, [pc, #188]	; (8001784 <MX_GPIO_Init+0x134>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a2e      	ldr	r2, [pc, #184]	; (8001784 <MX_GPIO_Init+0x134>)
 80016cc:	f043 0308 	orr.w	r3, r3, #8
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b2c      	ldr	r3, [pc, #176]	; (8001784 <MX_GPIO_Init+0x134>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80016de:	4b29      	ldr	r3, [pc, #164]	; (8001784 <MX_GPIO_Init+0x134>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	4a28      	ldr	r2, [pc, #160]	; (8001784 <MX_GPIO_Init+0x134>)
 80016e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016e8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ea:	4b26      	ldr	r3, [pc, #152]	; (8001784 <MX_GPIO_Init+0x134>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80016f6:	2200      	movs	r2, #0
 80016f8:	f244 0181 	movw	r1, #16513	; 0x4081
 80016fc:	4822      	ldr	r0, [pc, #136]	; (8001788 <MX_GPIO_Init+0x138>)
 80016fe:	f003 fc91 	bl	8005024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001702:	2200      	movs	r2, #0
 8001704:	2140      	movs	r1, #64	; 0x40
 8001706:	4821      	ldr	r0, [pc, #132]	; (800178c <MX_GPIO_Init+0x13c>)
 8001708:	f003 fc8c 	bl	8005024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800170c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001712:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001716:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001718:	2300      	movs	r3, #0
 800171a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	4619      	mov	r1, r3
 8001722:	481b      	ldr	r0, [pc, #108]	; (8001790 <MX_GPIO_Init+0x140>)
 8001724:	f003 fad2 	bl	8004ccc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001728:	f244 0381 	movw	r3, #16513	; 0x4081
 800172c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172e:	2301      	movs	r3, #1
 8001730:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001736:	2300      	movs	r3, #0
 8001738:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173a:	f107 031c 	add.w	r3, r7, #28
 800173e:	4619      	mov	r1, r3
 8001740:	4811      	ldr	r0, [pc, #68]	; (8001788 <MX_GPIO_Init+0x138>)
 8001742:	f003 fac3 	bl	8004ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001746:	2340      	movs	r3, #64	; 0x40
 8001748:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174a:	2301      	movs	r3, #1
 800174c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001752:	2300      	movs	r3, #0
 8001754:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001756:	f107 031c 	add.w	r3, r7, #28
 800175a:	4619      	mov	r1, r3
 800175c:	480b      	ldr	r0, [pc, #44]	; (800178c <MX_GPIO_Init+0x13c>)
 800175e:	f003 fab5 	bl	8004ccc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001762:	2380      	movs	r3, #128	; 0x80
 8001764:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176a:	2300      	movs	r3, #0
 800176c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800176e:	f107 031c 	add.w	r3, r7, #28
 8001772:	4619      	mov	r1, r3
 8001774:	4805      	ldr	r0, [pc, #20]	; (800178c <MX_GPIO_Init+0x13c>)
 8001776:	f003 faa9 	bl	8004ccc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800177a:	bf00      	nop
 800177c:	3730      	adds	r7, #48	; 0x30
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40023800 	.word	0x40023800
 8001788:	40020400 	.word	0x40020400
 800178c:	40021800 	.word	0x40021800
 8001790:	40020800 	.word	0x40020800

08001794 <controllerDefault>:
  * @brief  Function implementing the defaultTask thread.
  * @param  argument: Not used
  * @retval None
  */
void controllerDefault()
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
	uint16_t button_data = UDPController_GetControllerButtons();  // buttonの入力を取得
 800179a:	f7ff fd5d 	bl	8001258 <UDPController_GetControllerButtons>
 800179e:	4603      	mov	r3, r0
 80017a0:	80fb      	strh	r3, [r7, #6]
	if((button_data & CONTROLLER_CIRCLE) != 0){  // oボタンが押されている場合
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	f003 0320 	and.w	r3, r3, #32
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d005      	beq.n	80017b8 <controllerDefault+0x24>
	   HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_SET);  // LED1 点灯
 80017ac:	2201      	movs	r2, #1
 80017ae:	2101      	movs	r1, #1
 80017b0:	4807      	ldr	r0, [pc, #28]	; (80017d0 <controllerDefault+0x3c>)
 80017b2:	f003 fc37 	bl	8005024 <HAL_GPIO_WritePin>
 80017b6:	e004      	b.n	80017c2 <controllerDefault+0x2e>
	}else{
	   HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);  // LED1 消灯
 80017b8:	2200      	movs	r2, #0
 80017ba:	2101      	movs	r1, #1
 80017bc:	4804      	ldr	r0, [pc, #16]	; (80017d0 <controllerDefault+0x3c>)
 80017be:	f003 fc31 	bl	8005024 <HAL_GPIO_WritePin>
	}
	osDelay(100);
 80017c2:	2064      	movs	r0, #100	; 0x64
 80017c4:	f007 fd28 	bl	8009218 <osDelay>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40020400 	.word	0x40020400

080017d4 <StartDefaultTask>:
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 80017dc:	f006 fda2 	bl	8008324 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin, GPIO_PIN_RESET);  // LED1 消灯
 80017e0:	2200      	movs	r2, #0
 80017e2:	2101      	movs	r1, #1
 80017e4:	4802      	ldr	r0, [pc, #8]	; (80017f0 <StartDefaultTask+0x1c>)
 80017e6:	f003 fc1d 	bl	8005024 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	controllerDefault();
 80017ea:	f7ff ffd3 	bl	8001794 <controllerDefault>
 80017ee:	e7fc      	b.n	80017ea <StartDefaultTask+0x16>
 80017f0:	40020400 	.word	0x40020400

080017f4 <freeRTOSChecker>:
/**
* @brief Function implementing the systemCheckTask thread.
* @param argument: Not used
* @retval None
*/
void freeRTOSChecker(){//無限ループの中で実行
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, LD2_Pin);  // PINのPin stateを反転
 80017f8:	2180      	movs	r1, #128	; 0x80
 80017fa:	4804      	ldr	r0, [pc, #16]	; (800180c <freeRTOSChecker+0x18>)
 80017fc:	f003 fc2b 	bl	8005056 <HAL_GPIO_TogglePin>
	printf("detect2");
 8001800:	4803      	ldr	r0, [pc, #12]	; (8001810 <freeRTOSChecker+0x1c>)
 8001802:	f019 fec7 	bl	801b594 <iprintf>
}
 8001806:	bf00      	nop
 8001808:	bd80      	pop	{r7, pc}
 800180a:	bf00      	nop
 800180c:	40020400 	.word	0x40020400
 8001810:	0801ca1c 	.word	0x0801ca1c

08001814 <StartSystemCheckTask>:
	  AirCylinder_SendOutput(&air_device, AIR_OFF); // 0番ポートの電磁弁がoffになる
	  osDelay(1000);
}
/* USER CODE END Header_StartSystemCheckTask */
void StartSystemCheckTask(void *argument)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
	//airChecker();
	//printf("detct1");
  /* Infinite loop */
  for(;;)
  {
	  freeRTOSChecker();
 800181c:	f7ff ffea 	bl	80017f4 <freeRTOSChecker>
	  //mcmdChecker();
	  osDelay(1000);
 8001820:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001824:	f007 fcf8 	bl	8009218 <osDelay>
	  freeRTOSChecker();
 8001828:	e7f8      	b.n	800181c <StartSystemCheckTask+0x8>

0800182a <StartControllerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControllerTask */
void StartControllerTask(void *argument)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControllerTask */
  /* Infinite loop */
	UDPControllerReceive(argument);
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff fb6c 	bl	8000f10 <UDPControllerReceive>
  /* USER CODE END StartControllerTask */
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d101      	bne.n	8001856 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001852:	f000 fcef 	bl	8002234 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001856:	bf00      	nop
 8001858:	3708      	adds	r7, #8
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40002000 	.word	0x40002000

08001864 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001864:	b480      	push	{r7}
 8001866:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001868:	b672      	cpsid	i
}
 800186a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800186c:	e7fe      	b.n	800186c <Error_Handler+0x8>
	...

08001870 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001876:	4b11      	ldr	r3, [pc, #68]	; (80018bc <HAL_MspInit+0x4c>)
 8001878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800187a:	4a10      	ldr	r2, [pc, #64]	; (80018bc <HAL_MspInit+0x4c>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001880:	6413      	str	r3, [r2, #64]	; 0x40
 8001882:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <HAL_MspInit+0x4c>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188e:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <HAL_MspInit+0x4c>)
 8001890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001892:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <HAL_MspInit+0x4c>)
 8001894:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001898:	6453      	str	r3, [r2, #68]	; 0x44
 800189a:	4b08      	ldr	r3, [pc, #32]	; (80018bc <HAL_MspInit+0x4c>)
 800189c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018a2:	603b      	str	r3, [r7, #0]
 80018a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	210f      	movs	r1, #15
 80018aa:	f06f 0001 	mvn.w	r0, #1
 80018ae:	f001 fc19 	bl	80030e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b2:	bf00      	nop
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	40023800 	.word	0x40023800

080018c0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b08a      	sub	sp, #40	; 0x28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c8:	f107 0314 	add.w	r3, r7, #20
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a23      	ldr	r2, [pc, #140]	; (800196c <HAL_CAN_MspInit+0xac>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d13f      	bne.n	8001962 <HAL_CAN_MspInit+0xa2>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018e2:	4b23      	ldr	r3, [pc, #140]	; (8001970 <HAL_CAN_MspInit+0xb0>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	4a22      	ldr	r2, [pc, #136]	; (8001970 <HAL_CAN_MspInit+0xb0>)
 80018e8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018ec:	6413      	str	r3, [r2, #64]	; 0x40
 80018ee:	4b20      	ldr	r3, [pc, #128]	; (8001970 <HAL_CAN_MspInit+0xb0>)
 80018f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f6:	613b      	str	r3, [r7, #16]
 80018f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018fa:	4b1d      	ldr	r3, [pc, #116]	; (8001970 <HAL_CAN_MspInit+0xb0>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	4a1c      	ldr	r2, [pc, #112]	; (8001970 <HAL_CAN_MspInit+0xb0>)
 8001900:	f043 0308 	orr.w	r3, r3, #8
 8001904:	6313      	str	r3, [r2, #48]	; 0x30
 8001906:	4b1a      	ldr	r3, [pc, #104]	; (8001970 <HAL_CAN_MspInit+0xb0>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190a:	f003 0308 	and.w	r3, r3, #8
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001912:	2303      	movs	r3, #3
 8001914:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001916:	2302      	movs	r3, #2
 8001918:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191a:	2300      	movs	r3, #0
 800191c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191e:	2303      	movs	r3, #3
 8001920:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001922:	2309      	movs	r3, #9
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001926:	f107 0314 	add.w	r3, r7, #20
 800192a:	4619      	mov	r1, r3
 800192c:	4811      	ldr	r0, [pc, #68]	; (8001974 <HAL_CAN_MspInit+0xb4>)
 800192e:	f003 f9cd 	bl	8004ccc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8001932:	2200      	movs	r2, #0
 8001934:	2105      	movs	r1, #5
 8001936:	2013      	movs	r0, #19
 8001938:	f001 fbd4 	bl	80030e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800193c:	2013      	movs	r0, #19
 800193e:	f001 fbed 	bl	800311c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2105      	movs	r1, #5
 8001946:	2014      	movs	r0, #20
 8001948:	f001 fbcc 	bl	80030e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800194c:	2014      	movs	r0, #20
 800194e:	f001 fbe5 	bl	800311c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001952:	2200      	movs	r2, #0
 8001954:	2105      	movs	r1, #5
 8001956:	2015      	movs	r0, #21
 8001958:	f001 fbc4 	bl	80030e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800195c:	2015      	movs	r0, #21
 800195e:	f001 fbdd 	bl	800311c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001962:	bf00      	nop
 8001964:	3728      	adds	r7, #40	; 0x28
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	40006400 	.word	0x40006400
 8001970:	40023800 	.word	0x40023800
 8001974:	40020c00 	.word	0x40020c00

08001978 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b0ae      	sub	sp, #184	; 0xb8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001980:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	60da      	str	r2, [r3, #12]
 800198e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001990:	f107 0314 	add.w	r3, r7, #20
 8001994:	2290      	movs	r2, #144	; 0x90
 8001996:	2100      	movs	r1, #0
 8001998:	4618      	mov	r0, r3
 800199a:	f019 fdf3 	bl	801b584 <memset>
  if(huart->Instance==USART3)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a3d      	ldr	r2, [pc, #244]	; (8001a98 <HAL_UART_MspInit+0x120>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d172      	bne.n	8001a8e <HAL_UART_MspInit+0x116>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80019a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ac:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80019ae:	2300      	movs	r3, #0
 80019b0:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019b2:	f107 0314 	add.w	r3, r7, #20
 80019b6:	4618      	mov	r0, r3
 80019b8:	f004 fa16 	bl	8005de8 <HAL_RCCEx_PeriphCLKConfig>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80019c2:	f7ff ff4f 	bl	8001864 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80019c6:	4b35      	ldr	r3, [pc, #212]	; (8001a9c <HAL_UART_MspInit+0x124>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	4a34      	ldr	r2, [pc, #208]	; (8001a9c <HAL_UART_MspInit+0x124>)
 80019cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019d0:	6413      	str	r3, [r2, #64]	; 0x40
 80019d2:	4b32      	ldr	r3, [pc, #200]	; (8001a9c <HAL_UART_MspInit+0x124>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80019de:	4b2f      	ldr	r3, [pc, #188]	; (8001a9c <HAL_UART_MspInit+0x124>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	4a2e      	ldr	r2, [pc, #184]	; (8001a9c <HAL_UART_MspInit+0x124>)
 80019e4:	f043 0308 	orr.w	r3, r3, #8
 80019e8:	6313      	str	r3, [r2, #48]	; 0x30
 80019ea:	4b2c      	ldr	r3, [pc, #176]	; (8001a9c <HAL_UART_MspInit+0x124>)
 80019ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	60fb      	str	r3, [r7, #12]
 80019f4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80019f6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a10:	2307      	movs	r3, #7
 8001a12:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a16:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4820      	ldr	r0, [pc, #128]	; (8001aa0 <HAL_UART_MspInit+0x128>)
 8001a1e:	f003 f955 	bl	8004ccc <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001a22:	4b20      	ldr	r3, [pc, #128]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a24:	4a20      	ldr	r2, [pc, #128]	; (8001aa8 <HAL_UART_MspInit+0x130>)
 8001a26:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001a28:	4b1e      	ldr	r3, [pc, #120]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a2e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a30:	4b1c      	ldr	r3, [pc, #112]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a32:	2240      	movs	r2, #64	; 0x40
 8001a34:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a36:	4b1b      	ldr	r3, [pc, #108]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a3c:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a42:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a44:	4b17      	ldr	r3, [pc, #92]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a4a:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001a50:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a56:	4b13      	ldr	r3, [pc, #76]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001a62:	4810      	ldr	r0, [pc, #64]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a64:	f001 fb68 	bl	8003138 <HAL_DMA_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 8001a6e:	f7ff fef9 	bl	8001864 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a0b      	ldr	r2, [pc, #44]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a76:	671a      	str	r2, [r3, #112]	; 0x70
 8001a78:	4a0a      	ldr	r2, [pc, #40]	; (8001aa4 <HAL_UART_MspInit+0x12c>)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2105      	movs	r1, #5
 8001a82:	2027      	movs	r0, #39	; 0x27
 8001a84:	f001 fb2e 	bl	80030e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a88:	2027      	movs	r0, #39	; 0x27
 8001a8a:	f001 fb47 	bl	800311c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a8e:	bf00      	nop
 8001a90:	37b8      	adds	r7, #184	; 0xb8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40004800 	.word	0x40004800
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	40020c00 	.word	0x40020c00
 8001aa4:	200025a8 	.word	0x200025a8
 8001aa8:	40026058 	.word	0x40026058

08001aac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b0ae      	sub	sp, #184	; 0xb8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	2290      	movs	r2, #144	; 0x90
 8001aca:	2100      	movs	r1, #0
 8001acc:	4618      	mov	r0, r3
 8001ace:	f019 fd59 	bl	801b584 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ada:	d159      	bne.n	8001b90 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001adc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001ae0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	4618      	mov	r0, r3
 8001aee:	f004 f97b 	bl	8005de8 <HAL_RCCEx_PeriphCLKConfig>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001af8:	f7ff feb4 	bl	8001864 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afc:	4b26      	ldr	r3, [pc, #152]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b00:	4a25      	ldr	r2, [pc, #148]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	6313      	str	r3, [r2, #48]	; 0x30
 8001b08:	4b23      	ldr	r3, [pc, #140]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0c:	f003 0301 	and.w	r3, r3, #1
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001b14:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001b18:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b22:	2300      	movs	r3, #0
 8001b24:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001b2e:	230a      	movs	r3, #10
 8001b30:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b34:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b38:	4619      	mov	r1, r3
 8001b3a:	4818      	ldr	r0, [pc, #96]	; (8001b9c <HAL_PCD_MspInit+0xf0>)
 8001b3c:	f003 f8c6 	bl	8004ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001b40:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001b54:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4810      	ldr	r0, [pc, #64]	; (8001b9c <HAL_PCD_MspInit+0xf0>)
 8001b5c:	f003 f8b6 	bl	8004ccc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001b60:	4b0d      	ldr	r3, [pc, #52]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001b62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b64:	4a0c      	ldr	r2, [pc, #48]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001b66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b6a:	6353      	str	r3, [r2, #52]	; 0x34
 8001b6c:	4b0a      	ldr	r3, [pc, #40]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001b6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	4b07      	ldr	r3, [pc, #28]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7c:	4a06      	ldr	r2, [pc, #24]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001b7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b82:	6453      	str	r3, [r2, #68]	; 0x44
 8001b84:	4b04      	ldr	r3, [pc, #16]	; (8001b98 <HAL_PCD_MspInit+0xec>)
 8001b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b88:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001b90:	bf00      	nop
 8001b92:	37b8      	adds	r7, #184	; 0xb8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40020000 	.word	0x40020000

08001ba0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08e      	sub	sp, #56	; 0x38
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001bac:	2300      	movs	r3, #0
 8001bae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001bb0:	4b33      	ldr	r3, [pc, #204]	; (8001c80 <HAL_InitTick+0xe0>)
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb4:	4a32      	ldr	r2, [pc, #200]	; (8001c80 <HAL_InitTick+0xe0>)
 8001bb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bba:	6413      	str	r3, [r2, #64]	; 0x40
 8001bbc:	4b30      	ldr	r3, [pc, #192]	; (8001c80 <HAL_InitTick+0xe0>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bc8:	f107 0210 	add.w	r2, r7, #16
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	4611      	mov	r1, r2
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f004 f8d6 	bl	8005d84 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001bd8:	6a3b      	ldr	r3, [r7, #32]
 8001bda:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d103      	bne.n	8001bea <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001be2:	f004 f8a7 	bl	8005d34 <HAL_RCC_GetPCLK1Freq>
 8001be6:	6378      	str	r0, [r7, #52]	; 0x34
 8001be8:	e004      	b.n	8001bf4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001bea:	f004 f8a3 	bl	8005d34 <HAL_RCC_GetPCLK1Freq>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bf6:	4a23      	ldr	r2, [pc, #140]	; (8001c84 <HAL_InitTick+0xe4>)
 8001bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfc:	0c9b      	lsrs	r3, r3, #18
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 8001c02:	4b21      	ldr	r3, [pc, #132]	; (8001c88 <HAL_InitTick+0xe8>)
 8001c04:	4a21      	ldr	r2, [pc, #132]	; (8001c8c <HAL_InitTick+0xec>)
 8001c06:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 8001c08:	4b1f      	ldr	r3, [pc, #124]	; (8001c88 <HAL_InitTick+0xe8>)
 8001c0a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c0e:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 8001c10:	4a1d      	ldr	r2, [pc, #116]	; (8001c88 <HAL_InitTick+0xe8>)
 8001c12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c14:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 8001c16:	4b1c      	ldr	r3, [pc, #112]	; (8001c88 <HAL_InitTick+0xe8>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c1c:	4b1a      	ldr	r3, [pc, #104]	; (8001c88 <HAL_InitTick+0xe8>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c22:	4b19      	ldr	r3, [pc, #100]	; (8001c88 <HAL_InitTick+0xe8>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 8001c28:	4817      	ldr	r0, [pc, #92]	; (8001c88 <HAL_InitTick+0xe8>)
 8001c2a:	f004 fd05 	bl	8006638 <HAL_TIM_Base_Init>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001c34:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d11b      	bne.n	8001c74 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 8001c3c:	4812      	ldr	r0, [pc, #72]	; (8001c88 <HAL_InitTick+0xe8>)
 8001c3e:	f004 fd5d 	bl	80066fc <HAL_TIM_Base_Start_IT>
 8001c42:	4603      	mov	r3, r0
 8001c44:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8001c48:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d111      	bne.n	8001c74 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001c50:	202d      	movs	r0, #45	; 0x2d
 8001c52:	f001 fa63 	bl	800311c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2b0f      	cmp	r3, #15
 8001c5a:	d808      	bhi.n	8001c6e <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	6879      	ldr	r1, [r7, #4]
 8001c60:	202d      	movs	r0, #45	; 0x2d
 8001c62:	f001 fa3f 	bl	80030e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c66:	4a0a      	ldr	r2, [pc, #40]	; (8001c90 <HAL_InitTick+0xf0>)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6013      	str	r3, [r2, #0]
 8001c6c:	e002      	b.n	8001c74 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c74:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3738      	adds	r7, #56	; 0x38
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40023800 	.word	0x40023800
 8001c84:	431bde83 	.word	0x431bde83
 8001c88:	20004438 	.word	0x20004438
 8001c8c:	40002000 	.word	0x40002000
 8001c90:	20000004 	.word	0x20000004

08001c94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c98:	e7fe      	b.n	8001c98 <NMI_Handler+0x4>

08001c9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c9e:	e7fe      	b.n	8001c9e <HardFault_Handler+0x4>

08001ca0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <MemManage_Handler+0x4>

08001ca6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001caa:	e7fe      	b.n	8001caa <BusFault_Handler+0x4>

08001cac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <UsageFault_Handler+0x4>

08001cb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001cc4:	4802      	ldr	r0, [pc, #8]	; (8001cd0 <DMA1_Stream3_IRQHandler+0x10>)
 8001cc6:	f001 fb77 	bl	80033b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	200025a8 	.word	0x200025a8

08001cd4 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cd8:	4802      	ldr	r0, [pc, #8]	; (8001ce4 <CAN1_TX_IRQHandler+0x10>)
 8001cda:	f000 ff58 	bl	8002b8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	200024f8 	.word	0x200024f8

08001ce8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001cec:	4802      	ldr	r0, [pc, #8]	; (8001cf8 <CAN1_RX0_IRQHandler+0x10>)
 8001cee:	f000 ff4e 	bl	8002b8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	200024f8 	.word	0x200024f8

08001cfc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001d00:	4802      	ldr	r0, [pc, #8]	; (8001d0c <CAN1_RX1_IRQHandler+0x10>)
 8001d02:	f000 ff44 	bl	8002b8e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	200024f8 	.word	0x200024f8

08001d10 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d14:	4802      	ldr	r0, [pc, #8]	; (8001d20 <USART3_IRQHandler+0x10>)
 8001d16:	f005 f841 	bl	8006d9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20002520 	.word	0x20002520

08001d24 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001d28:	4802      	ldr	r0, [pc, #8]	; (8001d34 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001d2a:	f004 fd5f 	bl	80067ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20004438 	.word	0x20004438

08001d38 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <ETH_IRQHandler+0x10>)
 8001d3e:	f002 f8f1 	bl	8003f24 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	20008e90 	.word	0x20008e90

08001d4c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return 1;
 8001d50:	2301      	movs	r3, #1
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	46bd      	mov	sp, r7
 8001d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5a:	4770      	bx	lr

08001d5c <_kill>:

int _kill(int pid, int sig)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d66:	4b05      	ldr	r3, [pc, #20]	; (8001d7c <_kill+0x20>)
 8001d68:	2216      	movs	r2, #22
 8001d6a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	200111e4 	.word	0x200111e4

08001d80 <_exit>:

void _exit (int status)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d88:	f04f 31ff 	mov.w	r1, #4294967295
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ffe5 	bl	8001d5c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d92:	e7fe      	b.n	8001d92 <_exit+0x12>

08001d94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	e00a      	b.n	8001dbc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001da6:	f3af 8000 	nop.w
 8001daa:	4601      	mov	r1, r0
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	60ba      	str	r2, [r7, #8]
 8001db2:	b2ca      	uxtb	r2, r1
 8001db4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3301      	adds	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	dbf0      	blt.n	8001da6 <_read+0x12>
  }

  return len;
 8001dc4:	687b      	ldr	r3, [r7, #4]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b086      	sub	sp, #24
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	e009      	b.n	8001df4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	1c5a      	adds	r2, r3, #1
 8001de4:	60ba      	str	r2, [r7, #8]
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7ff fa41 	bl	8001270 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	3301      	adds	r3, #1
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	dbf1      	blt.n	8001de0 <_write+0x12>
  }
  return len;
 8001dfc:	687b      	ldr	r3, [r7, #4]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3718      	adds	r7, #24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <_close>:

int _close(int file)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
 8001e26:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e2e:	605a      	str	r2, [r3, #4]
  return 0;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <_isatty>:

int _isatty(int file)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e46:	2301      	movs	r3, #1
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b087      	sub	sp, #28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e78:	4a14      	ldr	r2, [pc, #80]	; (8001ecc <_sbrk+0x5c>)
 8001e7a:	4b15      	ldr	r3, [pc, #84]	; (8001ed0 <_sbrk+0x60>)
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e84:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <_sbrk+0x64>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d102      	bne.n	8001e92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e8c:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <_sbrk+0x64>)
 8001e8e:	4a12      	ldr	r2, [pc, #72]	; (8001ed8 <_sbrk+0x68>)
 8001e90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e92:	4b10      	ldr	r3, [pc, #64]	; (8001ed4 <_sbrk+0x64>)
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4413      	add	r3, r2
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d205      	bcs.n	8001eac <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <_sbrk+0x6c>)
 8001ea2:	220c      	movs	r2, #12
 8001ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eaa:	e009      	b.n	8001ec0 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eac:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <_sbrk+0x64>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eb2:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <_sbrk+0x64>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	4413      	add	r3, r2
 8001eba:	4a06      	ldr	r2, [pc, #24]	; (8001ed4 <_sbrk+0x64>)
 8001ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	371c      	adds	r7, #28
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	20080000 	.word	0x20080000
 8001ed0:	00000400 	.word	0x00000400
 8001ed4:	20004484 	.word	0x20004484
 8001ed8:	200111f8 	.word	0x200111f8
 8001edc:	200111e4 	.word	0x200111e4

08001ee0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ee4:	4b06      	ldr	r3, [pc, #24]	; (8001f00 <SystemInit+0x20>)
 8001ee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eea:	4a05      	ldr	r2, [pc, #20]	; (8001f00 <SystemInit+0x20>)
 8001eec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ef0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ef4:	bf00      	nop
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f3c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f08:	480d      	ldr	r0, [pc, #52]	; (8001f40 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f0a:	490e      	ldr	r1, [pc, #56]	; (8001f44 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f0c:	4a0e      	ldr	r2, [pc, #56]	; (8001f48 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f10:	e002      	b.n	8001f18 <LoopCopyDataInit>

08001f12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f16:	3304      	adds	r3, #4

08001f18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f1c:	d3f9      	bcc.n	8001f12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f1e:	4a0b      	ldr	r2, [pc, #44]	; (8001f4c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f20:	4c0b      	ldr	r4, [pc, #44]	; (8001f50 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f24:	e001      	b.n	8001f2a <LoopFillZerobss>

08001f26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f28:	3204      	adds	r2, #4

08001f2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f2c:	d3fb      	bcc.n	8001f26 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f2e:	f7ff ffd7 	bl	8001ee0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f32:	f019 fae5 	bl	801b500 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f36:	f7ff fa21 	bl	800137c <main>
  bx  lr    
 8001f3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f3c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001f40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f44:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8001f48:	0802051c 	.word	0x0802051c
  ldr r2, =_sbss
 8001f4c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001f50:	200111f8 	.word	0x200111f8

08001f54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f54:	e7fe      	b.n	8001f54 <ADC_IRQHandler>

08001f56 <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.  
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8001f56:	b480      	push	{r7}
 8001f58:	b083      	sub	sp, #12
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	6078      	str	r0, [r7, #4]
 8001f5e:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00b      	beq.n	8001f7e <LAN8742_RegisterBusIO+0x28>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d007      	beq.n	8001f7e <LAN8742_RegisterBusIO+0x28>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	689b      	ldr	r3, [r3, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <LAN8742_RegisterBusIO+0x28>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d102      	bne.n	8001f84 <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f82:	e014      	b.n	8001fae <LAN8742_RegisterBusIO+0x58>
  }
  
  pObj->IO.Init = ioctx->Init;
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685a      	ldr	r2, [r3, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	68da      	ldr	r2, [r3, #12]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	689a      	ldr	r2, [r3, #8]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	691a      	ldr	r2, [r3, #16]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	619a      	str	r2, [r3, #24]
  
  return LAN8742_STATUS_OK;
 8001fac:	2300      	movs	r3, #0
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	370c      	adds	r7, #12
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb8:	4770      	bx	lr

08001fba <LAN8742_Init>:
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  *         LAN8742_STATUS_RESET_TIMEOUT if cannot perform a software reset
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b086      	sub	sp, #24
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0, regvalue = 0, addr = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	60fb      	str	r3, [r7, #12]
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	613b      	str	r3, [r7, #16]
   
   if(pObj->Is_Initialized == 0)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d17c      	bne.n	80020d4 <LAN8742_Init+0x11a>
   {
     if(pObj->IO.Init != 0)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d002      	beq.n	8001fe8 <LAN8742_Init+0x2e>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	689b      	ldr	r3, [r3, #8]
 8001fe6:	4798      	blx	r3
     }
   
     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2220      	movs	r2, #32
 8001fec:	601a      	str	r2, [r3, #0]
   
     /* Get the device address from special mode register */  
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	e01c      	b.n	800202e <LAN8742_Init+0x74>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	f107 0208 	add.w	r2, r7, #8
 8001ffc:	2112      	movs	r1, #18
 8001ffe:	6978      	ldr	r0, [r7, #20]
 8002000:	4798      	blx	r3
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	da03      	bge.n	8002010 <LAN8742_Init+0x56>
       { 
         status = LAN8742_STATUS_READ_ERROR;
 8002008:	f06f 0304 	mvn.w	r3, #4
 800200c:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address 
            continue with next address */
         continue;
 800200e:	e00b      	b.n	8002028 <LAN8742_Init+0x6e>
       }
     
       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f003 031f 	and.w	r3, r3, #31
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	429a      	cmp	r2, r3
 800201a:	d105      	bne.n	8002028 <LAN8742_Init+0x6e>
       {
         pObj->DevAddr = addr;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002022:	2300      	movs	r3, #0
 8002024:	613b      	str	r3, [r7, #16]
         break;
 8002026:	e005      	b.n	8002034 <LAN8742_Init+0x7a>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	3301      	adds	r3, #1
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	2b1f      	cmp	r3, #31
 8002032:	d9df      	bls.n	8001ff4 <LAN8742_Init+0x3a>
       }
     }
   
     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2b1f      	cmp	r3, #31
 800203a:	d902      	bls.n	8002042 <LAN8742_Init+0x88>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 800203c:	f06f 0302 	mvn.w	r3, #2
 8002040:	613b      	str	r3, [r7, #16]
     }
     
     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002042:	693b      	ldr	r3, [r7, #16]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d145      	bne.n	80020d4 <LAN8742_Init+0x11a>
     {
       /* set a software reset  */
       if(pObj->IO.WriteReg(pObj->DevAddr, LAN8742_BCR, LAN8742_BCR_SOFT_RESET) >= 0)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	691b      	ldr	r3, [r3, #16]
 800204c:	687a      	ldr	r2, [r7, #4]
 800204e:	6810      	ldr	r0, [r2, #0]
 8002050:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002054:	2100      	movs	r1, #0
 8002056:	4798      	blx	r3
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	db37      	blt.n	80020ce <LAN8742_Init+0x114>
       { 
         /* get software reset status */
         if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) >= 0)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	695b      	ldr	r3, [r3, #20]
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6810      	ldr	r0, [r2, #0]
 8002066:	f107 0208 	add.w	r2, r7, #8
 800206a:	2100      	movs	r1, #0
 800206c:	4798      	blx	r3
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	db28      	blt.n	80020c6 <LAN8742_Init+0x10c>
         { 
           tickstart = pObj->IO.GetTick();
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	4798      	blx	r3
 800207a:	4603      	mov	r3, r0
 800207c:	60fb      	str	r3, [r7, #12]
           
           /* wait until software reset is done or timeout occured  */
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 800207e:	e01c      	b.n	80020ba <LAN8742_Init+0x100>
           {
             if((pObj->IO.GetTick() - tickstart) <= LAN8742_SW_RESET_TO)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	699b      	ldr	r3, [r3, #24]
 8002084:	4798      	blx	r3
 8002086:	4603      	mov	r3, r0
 8002088:	461a      	mov	r2, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002092:	d80e      	bhi.n	80020b2 <LAN8742_Init+0xf8>
             {
               if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &regvalue) < 0)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6810      	ldr	r0, [r2, #0]
 800209c:	f107 0208 	add.w	r2, r7, #8
 80020a0:	2100      	movs	r1, #0
 80020a2:	4798      	blx	r3
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	da07      	bge.n	80020ba <LAN8742_Init+0x100>
               { 
                 status = LAN8742_STATUS_READ_ERROR;
 80020aa:	f06f 0304 	mvn.w	r3, #4
 80020ae:	613b      	str	r3, [r7, #16]
                 break;
 80020b0:	e010      	b.n	80020d4 <LAN8742_Init+0x11a>
               }
             }
             else
             {
               status = LAN8742_STATUS_RESET_TIMEOUT;
 80020b2:	f06f 0301 	mvn.w	r3, #1
 80020b6:	613b      	str	r3, [r7, #16]
               break;
 80020b8:	e00c      	b.n	80020d4 <LAN8742_Init+0x11a>
           while(regvalue & LAN8742_BCR_SOFT_RESET)
 80020ba:	68bb      	ldr	r3, [r7, #8]
 80020bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d1dd      	bne.n	8002080 <LAN8742_Init+0xc6>
 80020c4:	e006      	b.n	80020d4 <LAN8742_Init+0x11a>
             }
           } 
         }
         else
         {
           status = LAN8742_STATUS_READ_ERROR;
 80020c6:	f06f 0304 	mvn.w	r3, #4
 80020ca:	613b      	str	r3, [r7, #16]
 80020cc:	e002      	b.n	80020d4 <LAN8742_Init+0x11a>
         }
       }
       else
       {
         status = LAN8742_STATUS_WRITE_ERROR;
 80020ce:	f06f 0303 	mvn.w	r3, #3
 80020d2:	613b      	str	r3, [r7, #16]
       }
     }
   }
      
   if(status == LAN8742_STATUS_OK)
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d112      	bne.n	8002100 <LAN8742_Init+0x146>
   {
     tickstart =  pObj->IO.GetTick();
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	699b      	ldr	r3, [r3, #24]
 80020de:	4798      	blx	r3
 80020e0:	4603      	mov	r3, r0
 80020e2:	60fb      	str	r3, [r7, #12]
     
     /* Wait for 2s to perform initialization */
     while((pObj->IO.GetTick() - tickstart) <= LAN8742_INIT_TO)
 80020e4:	bf00      	nop
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	699b      	ldr	r3, [r3, #24]
 80020ea:	4798      	blx	r3
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80020f8:	d9f5      	bls.n	80020e6 <LAN8742_Init+0x12c>
     {
     }
     pObj->Is_Initialized = 1;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2201      	movs	r2, #1
 80020fe:	605a      	str	r2, [r3, #4]
   }
   
   return status;
 8002100:	693b      	ldr	r3, [r7, #16]
 }
 8002102:	4618      	mov	r0, r3
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD       
  *         LAN8742_STATUS_READ_ERROR if connot read register
  *         LAN8742_STATUS_WRITE_ERROR if connot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]
  
  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	695b      	ldr	r3, [r3, #20]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6810      	ldr	r0, [r2, #0]
 800211e:	f107 020c 	add.w	r2, r7, #12
 8002122:	2101      	movs	r1, #1
 8002124:	4798      	blx	r3
 8002126:	4603      	mov	r3, r0
 8002128:	2b00      	cmp	r3, #0
 800212a:	da02      	bge.n	8002132 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800212c:	f06f 0304 	mvn.w	r3, #4
 8002130:	e06e      	b.n	8002210 <LAN8742_GetLinkState+0x106>
  }
  
  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	6810      	ldr	r0, [r2, #0]
 800213a:	f107 020c 	add.w	r2, r7, #12
 800213e:	2101      	movs	r1, #1
 8002140:	4798      	blx	r3
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	da02      	bge.n	800214e <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002148:	f06f 0304 	mvn.w	r3, #4
 800214c:	e060      	b.n	8002210 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0304 	and.w	r3, r3, #4
 8002154:	2b00      	cmp	r3, #0
 8002156:	d101      	bne.n	800215c <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;    
 8002158:	2301      	movs	r3, #1
 800215a:	e059      	b.n	8002210 <LAN8742_GetLinkState+0x106>
  }
  
  /* Check Auto negotiaition */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	6810      	ldr	r0, [r2, #0]
 8002164:	f107 020c 	add.w	r2, r7, #12
 8002168:	2100      	movs	r1, #0
 800216a:	4798      	blx	r3
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	da02      	bge.n	8002178 <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002172:	f06f 0304 	mvn.w	r3, #4
 8002176:	e04b      	b.n	8002210 <LAN8742_GetLinkState+0x106>
  }
  
  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d11b      	bne.n	80021ba <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)) 
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d006      	beq.n	800219a <LAN8742_GetLinkState+0x90>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002196:	2302      	movs	r3, #2
 8002198:	e03a      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80021a4:	2303      	movs	r3, #3
 80021a6:	e033      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }        
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80021b2:	2304      	movs	r3, #4
 80021b4:	e02c      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80021b6:	2305      	movs	r3, #5
 80021b8:	e02a      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }  		
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	6810      	ldr	r0, [r2, #0]
 80021c2:	f107 020c 	add.w	r2, r7, #12
 80021c6:	211f      	movs	r1, #31
 80021c8:	4798      	blx	r3
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	da02      	bge.n	80021d6 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80021d0:	f06f 0304 	mvn.w	r3, #4
 80021d4:	e01c      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }
    
    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d101      	bne.n	80021e4 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80021e0:	2306      	movs	r3, #6
 80021e2:	e015      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }
    
    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f003 031c 	and.w	r3, r3, #28
 80021ea:	2b18      	cmp	r3, #24
 80021ec:	d101      	bne.n	80021f2 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80021ee:	2302      	movs	r3, #2
 80021f0:	e00e      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f003 031c 	and.w	r3, r3, #28
 80021f8:	2b08      	cmp	r3, #8
 80021fa:	d101      	bne.n	8002200 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e007      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f003 031c 	and.w	r3, r3, #28
 8002206:	2b14      	cmp	r3, #20
 8002208:	d101      	bne.n	800220e <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800220a:	2304      	movs	r3, #4
 800220c:	e000      	b.n	8002210 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 800220e:	2305      	movs	r3, #5
    }				
  }
}
 8002210:	4618      	mov	r0, r3
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800221c:	2003      	movs	r0, #3
 800221e:	f000 ff56 	bl	80030ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002222:	200f      	movs	r0, #15
 8002224:	f7ff fcbc 	bl	8001ba0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002228:	f7ff fb22 	bl	8001870 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	bd80      	pop	{r7, pc}
	...

08002234 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002234:	b480      	push	{r7}
 8002236:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002238:	4b06      	ldr	r3, [pc, #24]	; (8002254 <HAL_IncTick+0x20>)
 800223a:	781b      	ldrb	r3, [r3, #0]
 800223c:	461a      	mov	r2, r3
 800223e:	4b06      	ldr	r3, [pc, #24]	; (8002258 <HAL_IncTick+0x24>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4413      	add	r3, r2
 8002244:	4a04      	ldr	r2, [pc, #16]	; (8002258 <HAL_IncTick+0x24>)
 8002246:	6013      	str	r3, [r2, #0]
}
 8002248:	bf00      	nop
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	20000008 	.word	0x20000008
 8002258:	20004488 	.word	0x20004488

0800225c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  return uwTick;
 8002260:	4b03      	ldr	r3, [pc, #12]	; (8002270 <HAL_GetTick+0x14>)
 8002262:	681b      	ldr	r3, [r3, #0]
}
 8002264:	4618      	mov	r0, r3
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	20004488 	.word	0x20004488

08002274 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800227c:	f7ff ffee 	bl	800225c <HAL_GetTick>
 8002280:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f1b3 3fff 	cmp.w	r3, #4294967295
 800228c:	d005      	beq.n	800229a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800228e:	4b0a      	ldr	r3, [pc, #40]	; (80022b8 <HAL_Delay+0x44>)
 8002290:	781b      	ldrb	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4413      	add	r3, r2
 8002298:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800229a:	bf00      	nop
 800229c:	f7ff ffde 	bl	800225c <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d8f7      	bhi.n	800229c <HAL_Delay+0x28>
  {
  }
}
 80022ac:	bf00      	nop
 80022ae:	bf00      	nop
 80022b0:	3710      	adds	r7, #16
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	20000008 	.word	0x20000008

080022bc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d101      	bne.n	80022ce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e0ed      	b.n	80024aa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d102      	bne.n	80022e0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7ff faf0 	bl	80018c0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f042 0201 	orr.w	r2, r2, #1
 80022ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022f0:	f7ff ffb4 	bl	800225c <HAL_GetTick>
 80022f4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80022f6:	e012      	b.n	800231e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022f8:	f7ff ffb0 	bl	800225c <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b0a      	cmp	r3, #10
 8002304:	d90b      	bls.n	800231e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800230a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2205      	movs	r2, #5
 8002316:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e0c5      	b.n	80024aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	2b00      	cmp	r3, #0
 800232a:	d0e5      	beq.n	80022f8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f022 0202 	bic.w	r2, r2, #2
 800233a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800233c:	f7ff ff8e 	bl	800225c <HAL_GetTick>
 8002340:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002342:	e012      	b.n	800236a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002344:	f7ff ff8a 	bl	800225c <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b0a      	cmp	r3, #10
 8002350:	d90b      	bls.n	800236a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002356:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2205      	movs	r2, #5
 8002362:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e09f      	b.n	80024aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f003 0302 	and.w	r3, r3, #2
 8002374:	2b00      	cmp	r3, #0
 8002376:	d1e5      	bne.n	8002344 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	7e1b      	ldrb	r3, [r3, #24]
 800237c:	2b01      	cmp	r3, #1
 800237e:	d108      	bne.n	8002392 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	e007      	b.n	80023a2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80023a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	7e5b      	ldrb	r3, [r3, #25]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d108      	bne.n	80023bc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023b8:	601a      	str	r2, [r3, #0]
 80023ba:	e007      	b.n	80023cc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	7e9b      	ldrb	r3, [r3, #26]
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d108      	bne.n	80023e6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0220 	orr.w	r2, r2, #32
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	e007      	b.n	80023f6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 0220 	bic.w	r2, r2, #32
 80023f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	7edb      	ldrb	r3, [r3, #27]
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d108      	bne.n	8002410 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f022 0210 	bic.w	r2, r2, #16
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	e007      	b.n	8002420 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f042 0210 	orr.w	r2, r2, #16
 800241e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	7f1b      	ldrb	r3, [r3, #28]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d108      	bne.n	800243a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f042 0208 	orr.w	r2, r2, #8
 8002436:	601a      	str	r2, [r3, #0]
 8002438:	e007      	b.n	800244a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 0208 	bic.w	r2, r2, #8
 8002448:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	7f5b      	ldrb	r3, [r3, #29]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d108      	bne.n	8002464 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f042 0204 	orr.w	r2, r2, #4
 8002460:	601a      	str	r2, [r3, #0]
 8002462:	e007      	b.n	8002474 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 0204 	bic.w	r2, r2, #4
 8002472:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	431a      	orrs	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	431a      	orrs	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	695b      	ldr	r3, [r3, #20]
 8002488:	ea42 0103 	orr.w	r1, r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	1e5a      	subs	r2, r3, #1
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	430a      	orrs	r2, r1
 8002498:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	2201      	movs	r2, #1
 80024a4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b087      	sub	sp, #28
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024ca:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80024cc:	7cfb      	ldrb	r3, [r7, #19]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d003      	beq.n	80024da <HAL_CAN_ConfigFilter+0x26>
 80024d2:	7cfb      	ldrb	r3, [r7, #19]
 80024d4:	2b02      	cmp	r3, #2
 80024d6:	f040 80c7 	bne.w	8002668 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	4a69      	ldr	r2, [pc, #420]	; (8002684 <HAL_CAN_ConfigFilter+0x1d0>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d001      	beq.n	80024e8 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 80024e4:	4b68      	ldr	r3, [pc, #416]	; (8002688 <HAL_CAN_ConfigFilter+0x1d4>)
 80024e6:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80024ee:	f043 0201 	orr.w	r2, r3, #1
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	4a63      	ldr	r2, [pc, #396]	; (8002688 <HAL_CAN_ConfigFilter+0x1d4>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d111      	bne.n	8002524 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002506:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002510:	697b      	ldr	r3, [r7, #20]
 8002512:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251a:	021b      	lsls	r3, r3, #8
 800251c:	431a      	orrs	r2, r3
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	695b      	ldr	r3, [r3, #20]
 8002528:	f003 031f 	and.w	r3, r3, #31
 800252c:	2201      	movs	r2, #1
 800252e:	fa02 f303 	lsl.w	r3, r2, r3
 8002532:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	43db      	mvns	r3, r3
 800253e:	401a      	ands	r2, r3
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	69db      	ldr	r3, [r3, #28]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d123      	bne.n	8002596 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	43db      	mvns	r3, r3
 8002558:	401a      	ands	r2, r3
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800256c:	683a      	ldr	r2, [r7, #0]
 800256e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002570:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	3248      	adds	r2, #72	; 0x48
 8002576:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800258a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800258c:	6979      	ldr	r1, [r7, #20]
 800258e:	3348      	adds	r3, #72	; 0x48
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	440b      	add	r3, r1
 8002594:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	69db      	ldr	r3, [r3, #28]
 800259a:	2b01      	cmp	r3, #1
 800259c:	d122      	bne.n	80025e4 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	431a      	orrs	r2, r3
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025ba:	683a      	ldr	r2, [r7, #0]
 80025bc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80025be:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	3248      	adds	r2, #72	; 0x48
 80025c4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	68db      	ldr	r3, [r3, #12]
 80025d2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80025d8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80025da:	6979      	ldr	r1, [r7, #20]
 80025dc:	3348      	adds	r3, #72	; 0x48
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	440b      	add	r3, r1
 80025e2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d109      	bne.n	8002600 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	43db      	mvns	r3, r3
 80025f6:	401a      	ands	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80025fe:	e007      	b.n	8002610 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	431a      	orrs	r2, r3
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d109      	bne.n	800262c <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	43db      	mvns	r3, r3
 8002622:	401a      	ands	r2, r3
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800262a:	e007      	b.n	800263c <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	431a      	orrs	r2, r3
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	6a1b      	ldr	r3, [r3, #32]
 8002640:	2b01      	cmp	r3, #1
 8002642:	d107      	bne.n	8002654 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	431a      	orrs	r2, r3
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800265a:	f023 0201 	bic.w	r2, r3, #1
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002664:	2300      	movs	r3, #0
 8002666:	e006      	b.n	8002676 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002674:	2301      	movs	r3, #1
  }
}
 8002676:	4618      	mov	r0, r3
 8002678:	371c      	adds	r7, #28
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	40003400 	.word	0x40003400
 8002688:	40006400 	.word	0x40006400

0800268c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f893 3020 	ldrb.w	r3, [r3, #32]
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b01      	cmp	r3, #1
 800269e:	d12e      	bne.n	80026fe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2202      	movs	r2, #2
 80026a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 0201 	bic.w	r2, r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80026b8:	f7ff fdd0 	bl	800225c <HAL_GetTick>
 80026bc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026be:	e012      	b.n	80026e6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80026c0:	f7ff fdcc 	bl	800225c <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b0a      	cmp	r3, #10
 80026cc:	d90b      	bls.n	80026e6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2205      	movs	r2, #5
 80026de:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e012      	b.n	800270c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1e5      	bne.n	80026c0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80026fa:	2300      	movs	r3, #0
 80026fc:	e006      	b.n	800270c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002702:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
  }
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002714:	b480      	push	{r7}
 8002716:	b089      	sub	sp, #36	; 0x24
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
 8002720:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002728:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002732:	7ffb      	ldrb	r3, [r7, #31]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d003      	beq.n	8002740 <HAL_CAN_AddTxMessage+0x2c>
 8002738:	7ffb      	ldrb	r3, [r7, #31]
 800273a:	2b02      	cmp	r3, #2
 800273c:	f040 80ad 	bne.w	800289a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10a      	bne.n	8002760 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002750:	2b00      	cmp	r3, #0
 8002752:	d105      	bne.n	8002760 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 8095 	beq.w	800288a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002760:	69bb      	ldr	r3, [r7, #24]
 8002762:	0e1b      	lsrs	r3, r3, #24
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800276a:	2201      	movs	r2, #1
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	409a      	lsls	r2, r3
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10d      	bne.n	8002798 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002786:	68f9      	ldr	r1, [r7, #12]
 8002788:	6809      	ldr	r1, [r1, #0]
 800278a:	431a      	orrs	r2, r3
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	3318      	adds	r3, #24
 8002790:	011b      	lsls	r3, r3, #4
 8002792:	440b      	add	r3, r1
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	e00f      	b.n	80027b8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027a2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027a8:	68f9      	ldr	r1, [r7, #12]
 80027aa:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80027ac:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	3318      	adds	r3, #24
 80027b2:	011b      	lsls	r3, r3, #4
 80027b4:	440b      	add	r3, r1
 80027b6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6819      	ldr	r1, [r3, #0]
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	691a      	ldr	r2, [r3, #16]
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	3318      	adds	r3, #24
 80027c4:	011b      	lsls	r3, r3, #4
 80027c6:	440b      	add	r3, r1
 80027c8:	3304      	adds	r3, #4
 80027ca:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	7d1b      	ldrb	r3, [r3, #20]
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d111      	bne.n	80027f8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	3318      	adds	r3, #24
 80027dc:	011b      	lsls	r3, r3, #4
 80027de:	4413      	add	r3, r2
 80027e0:	3304      	adds	r3, #4
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68fa      	ldr	r2, [r7, #12]
 80027e6:	6811      	ldr	r1, [r2, #0]
 80027e8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3318      	adds	r3, #24
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	440b      	add	r3, r1
 80027f4:	3304      	adds	r3, #4
 80027f6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3307      	adds	r3, #7
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	061a      	lsls	r2, r3, #24
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3306      	adds	r3, #6
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	041b      	lsls	r3, r3, #16
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	3305      	adds	r3, #5
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	021b      	lsls	r3, r3, #8
 8002812:	4313      	orrs	r3, r2
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	3204      	adds	r2, #4
 8002818:	7812      	ldrb	r2, [r2, #0]
 800281a:	4610      	mov	r0, r2
 800281c:	68fa      	ldr	r2, [r7, #12]
 800281e:	6811      	ldr	r1, [r2, #0]
 8002820:	ea43 0200 	orr.w	r2, r3, r0
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	011b      	lsls	r3, r3, #4
 8002828:	440b      	add	r3, r1
 800282a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800282e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	3303      	adds	r3, #3
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	061a      	lsls	r2, r3, #24
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	3302      	adds	r3, #2
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	041b      	lsls	r3, r3, #16
 8002840:	431a      	orrs	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	3301      	adds	r3, #1
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	021b      	lsls	r3, r3, #8
 800284a:	4313      	orrs	r3, r2
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	7812      	ldrb	r2, [r2, #0]
 8002850:	4610      	mov	r0, r2
 8002852:	68fa      	ldr	r2, [r7, #12]
 8002854:	6811      	ldr	r1, [r2, #0]
 8002856:	ea43 0200 	orr.w	r2, r3, r0
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	011b      	lsls	r3, r3, #4
 800285e:	440b      	add	r3, r1
 8002860:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002864:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	3318      	adds	r3, #24
 800286e:	011b      	lsls	r3, r3, #4
 8002870:	4413      	add	r3, r2
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	6811      	ldr	r1, [r2, #0]
 8002878:	f043 0201 	orr.w	r2, r3, #1
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	3318      	adds	r3, #24
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	440b      	add	r3, r1
 8002884:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002886:	2300      	movs	r3, #0
 8002888:	e00e      	b.n	80028a8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e006      	b.n	80028a8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
  }
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3724      	adds	r7, #36	; 0x24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80028bc:	2300      	movs	r3, #0
 80028be:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028c6:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80028c8:	7afb      	ldrb	r3, [r7, #11]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d002      	beq.n	80028d4 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80028ce:	7afb      	ldrb	r3, [r7, #11]
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d11d      	bne.n	8002910 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d002      	beq.n	80028e8 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	3301      	adds	r3, #1
 80028e6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d002      	beq.n	80028fc <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	3301      	adds	r3, #1
 80028fa:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d002      	beq.n	8002910 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	3301      	adds	r3, #1
 800290e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002910:	68fb      	ldr	r3, [r7, #12]
}
 8002912:	4618      	mov	r0, r3
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800291e:	b480      	push	{r7}
 8002920:	b087      	sub	sp, #28
 8002922:	af00      	add	r7, sp, #0
 8002924:	60f8      	str	r0, [r7, #12]
 8002926:	60b9      	str	r1, [r7, #8]
 8002928:	607a      	str	r2, [r7, #4]
 800292a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002932:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002934:	7dfb      	ldrb	r3, [r7, #23]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d003      	beq.n	8002942 <HAL_CAN_GetRxMessage+0x24>
 800293a:	7dfb      	ldrb	r3, [r7, #23]
 800293c:	2b02      	cmp	r3, #2
 800293e:	f040 80f3 	bne.w	8002b28 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d10e      	bne.n	8002966 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d116      	bne.n	8002984 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800295a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e0e7      	b.n	8002b36 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	f003 0303 	and.w	r3, r3, #3
 8002970:	2b00      	cmp	r3, #0
 8002972:	d107      	bne.n	8002984 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002978:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0d8      	b.n	8002b36 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	331b      	adds	r3, #27
 800298c:	011b      	lsls	r3, r3, #4
 800298e:	4413      	add	r3, r2
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0204 	and.w	r2, r3, #4
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d10c      	bne.n	80029bc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	331b      	adds	r3, #27
 80029aa:	011b      	lsls	r3, r3, #4
 80029ac:	4413      	add	r3, r2
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	0d5b      	lsrs	r3, r3, #21
 80029b2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	e00b      	b.n	80029d4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	331b      	adds	r3, #27
 80029c4:	011b      	lsls	r3, r3, #4
 80029c6:	4413      	add	r3, r2
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	08db      	lsrs	r3, r3, #3
 80029cc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	331b      	adds	r3, #27
 80029dc:	011b      	lsls	r3, r3, #4
 80029de:	4413      	add	r3, r2
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f003 0202 	and.w	r2, r3, #2
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681a      	ldr	r2, [r3, #0]
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	331b      	adds	r3, #27
 80029f2:	011b      	lsls	r3, r3, #4
 80029f4:	4413      	add	r3, r2
 80029f6:	3304      	adds	r3, #4
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 020f 	and.w	r2, r3, #15
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	331b      	adds	r3, #27
 8002a0a:	011b      	lsls	r3, r3, #4
 8002a0c:	4413      	add	r3, r2
 8002a0e:	3304      	adds	r3, #4
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	0a1b      	lsrs	r3, r3, #8
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	331b      	adds	r3, #27
 8002a22:	011b      	lsls	r3, r3, #4
 8002a24:	4413      	add	r3, r2
 8002a26:	3304      	adds	r3, #4
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	0c1b      	lsrs	r3, r3, #16
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	4413      	add	r3, r2
 8002a3c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	b2da      	uxtb	r2, r3
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	011b      	lsls	r3, r3, #4
 8002a50:	4413      	add	r3, r2
 8002a52:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	0a1a      	lsrs	r2, r3, #8
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	4413      	add	r3, r2
 8002a6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	0c1a      	lsrs	r2, r3, #16
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	3302      	adds	r3, #2
 8002a78:	b2d2      	uxtb	r2, r2
 8002a7a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	4413      	add	r3, r2
 8002a86:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	0e1a      	lsrs	r2, r3, #24
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	3303      	adds	r3, #3
 8002a92:	b2d2      	uxtb	r2, r2
 8002a94:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	011b      	lsls	r3, r3, #4
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	3304      	adds	r3, #4
 8002aaa:	b2d2      	uxtb	r2, r2
 8002aac:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	68bb      	ldr	r3, [r7, #8]
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	0a1a      	lsrs	r2, r3, #8
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	3305      	adds	r3, #5
 8002ac4:	b2d2      	uxtb	r2, r2
 8002ac6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	4413      	add	r3, r2
 8002ad2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	0c1a      	lsrs	r2, r3, #16
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	3306      	adds	r3, #6
 8002ade:	b2d2      	uxtb	r2, r2
 8002ae0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	4413      	add	r3, r2
 8002aec:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	0e1a      	lsrs	r2, r3, #24
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	3307      	adds	r3, #7
 8002af8:	b2d2      	uxtb	r2, r2
 8002afa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d108      	bne.n	8002b14 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	68da      	ldr	r2, [r3, #12]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f042 0220 	orr.w	r2, r2, #32
 8002b10:	60da      	str	r2, [r3, #12]
 8002b12:	e007      	b.n	8002b24 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	691a      	ldr	r2, [r3, #16]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f042 0220 	orr.w	r2, r2, #32
 8002b22:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002b24:	2300      	movs	r3, #0
 8002b26:	e006      	b.n	8002b36 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
  }
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	371c      	adds	r7, #28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b085      	sub	sp, #20
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
 8002b4a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b52:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d002      	beq.n	8002b60 <HAL_CAN_ActivateNotification+0x1e>
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d109      	bne.n	8002b74 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6959      	ldr	r1, [r3, #20]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002b70:	2300      	movs	r3, #0
 8002b72:	e006      	b.n	8002b82 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b78:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
  }
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3714      	adds	r7, #20
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr

08002b8e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b08a      	sub	sp, #40	; 0x28
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002b96:	2300      	movs	r3, #0
 8002b98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	695b      	ldr	r3, [r3, #20]
 8002ba0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	691b      	ldr	r3, [r3, #16]
 8002bc0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002bca:	6a3b      	ldr	r3, [r7, #32]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d07c      	beq.n	8002cce <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d023      	beq.n	8002c26 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2201      	movs	r2, #1
 8002be4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d003      	beq.n	8002bf8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002bf0:	6878      	ldr	r0, [r7, #4]
 8002bf2:	f7fe fb51 	bl	8001298 <HAL_CAN_TxMailbox0CompleteCallback>
 8002bf6:	e016      	b.n	8002c26 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d004      	beq.n	8002c0c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c08:	627b      	str	r3, [r7, #36]	; 0x24
 8002c0a:	e00c      	b.n	8002c26 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	f003 0308 	and.w	r3, r3, #8
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d004      	beq.n	8002c20 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c1c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c1e:	e002      	b.n	8002c26 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	f7fe fb43 	bl	80012ac <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d024      	beq.n	8002c7a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c38:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d003      	beq.n	8002c4c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f7fe fb3b 	bl	80012c0 <HAL_CAN_TxMailbox1CompleteCallback>
 8002c4a:	e016      	b.n	8002c7a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d004      	beq.n	8002c60 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c5e:	e00c      	b.n	8002c7a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d004      	beq.n	8002c74 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c70:	627b      	str	r3, [r7, #36]	; 0x24
 8002c72:	e002      	b.n	8002c7a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7fe fb2d 	bl	80012d4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d024      	beq.n	8002cce <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c8c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002c8e:	69bb      	ldr	r3, [r7, #24]
 8002c90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f7fe fb25 	bl	80012e8 <HAL_CAN_TxMailbox2CompleteCallback>
 8002c9e:	e016      	b.n	8002cce <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d004      	beq.n	8002cb4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cb0:	627b      	str	r3, [r7, #36]	; 0x24
 8002cb2:	e00c      	b.n	8002cce <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d004      	beq.n	8002cc8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc4:	627b      	str	r3, [r7, #36]	; 0x24
 8002cc6:	e002      	b.n	8002cce <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7fe fb17 	bl	80012fc <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002cce:	6a3b      	ldr	r3, [r7, #32]
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00c      	beq.n	8002cf2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	f003 0310 	and.w	r3, r3, #16
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d007      	beq.n	8002cf2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ce8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2210      	movs	r2, #16
 8002cf0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d00b      	beq.n	8002d14 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	f003 0308 	and.w	r3, r3, #8
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d006      	beq.n	8002d14 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2208      	movs	r2, #8
 8002d0c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f8f4 	bl	8002efc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d009      	beq.n	8002d32 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d002      	beq.n	8002d32 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f7fe faef 	bl	8001310 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002d32:	6a3b      	ldr	r3, [r7, #32]
 8002d34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d00c      	beq.n	8002d56 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	f003 0310 	and.w	r3, r3, #16
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d007      	beq.n	8002d56 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d4c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	2210      	movs	r2, #16
 8002d54:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002d56:	6a3b      	ldr	r3, [r7, #32]
 8002d58:	f003 0320 	and.w	r3, r3, #32
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00b      	beq.n	8002d78 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	f003 0308 	and.w	r3, r3, #8
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d006      	beq.n	8002d78 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2208      	movs	r2, #8
 8002d70:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f8d6 	bl	8002f24 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002d78:	6a3b      	ldr	r3, [r7, #32]
 8002d7a:	f003 0310 	and.w	r3, r3, #16
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d009      	beq.n	8002d96 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	f003 0303 	and.w	r3, r3, #3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d002      	beq.n	8002d96 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	f000 f8bd 	bl	8002f10 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002d96:	6a3b      	ldr	r3, [r7, #32]
 8002d98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d00b      	beq.n	8002db8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	f003 0310 	and.w	r3, r3, #16
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d006      	beq.n	8002db8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	2210      	movs	r2, #16
 8002db0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 f8c0 	bl	8002f38 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00b      	beq.n	8002dda <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	f003 0308 	and.w	r3, r3, #8
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d006      	beq.n	8002dda <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2208      	movs	r2, #8
 8002dd2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f8b9 	bl	8002f4c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002dda:	6a3b      	ldr	r3, [r7, #32]
 8002ddc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d07b      	beq.n	8002edc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d072      	beq.n	8002ed4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002dee:	6a3b      	ldr	r3, [r7, #32]
 8002df0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d003      	beq.n	8002e0a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e0a:	6a3b      	ldr	r3, [r7, #32]
 8002e0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d008      	beq.n	8002e26 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d003      	beq.n	8002e26 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e20:	f043 0302 	orr.w	r3, r3, #2
 8002e24:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e26:	6a3b      	ldr	r3, [r7, #32]
 8002e28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d008      	beq.n	8002e42 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3c:	f043 0304 	orr.w	r3, r3, #4
 8002e40:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e42:	6a3b      	ldr	r3, [r7, #32]
 8002e44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d043      	beq.n	8002ed4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d03e      	beq.n	8002ed4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e5c:	2b60      	cmp	r3, #96	; 0x60
 8002e5e:	d02b      	beq.n	8002eb8 <HAL_CAN_IRQHandler+0x32a>
 8002e60:	2b60      	cmp	r3, #96	; 0x60
 8002e62:	d82e      	bhi.n	8002ec2 <HAL_CAN_IRQHandler+0x334>
 8002e64:	2b50      	cmp	r3, #80	; 0x50
 8002e66:	d022      	beq.n	8002eae <HAL_CAN_IRQHandler+0x320>
 8002e68:	2b50      	cmp	r3, #80	; 0x50
 8002e6a:	d82a      	bhi.n	8002ec2 <HAL_CAN_IRQHandler+0x334>
 8002e6c:	2b40      	cmp	r3, #64	; 0x40
 8002e6e:	d019      	beq.n	8002ea4 <HAL_CAN_IRQHandler+0x316>
 8002e70:	2b40      	cmp	r3, #64	; 0x40
 8002e72:	d826      	bhi.n	8002ec2 <HAL_CAN_IRQHandler+0x334>
 8002e74:	2b30      	cmp	r3, #48	; 0x30
 8002e76:	d010      	beq.n	8002e9a <HAL_CAN_IRQHandler+0x30c>
 8002e78:	2b30      	cmp	r3, #48	; 0x30
 8002e7a:	d822      	bhi.n	8002ec2 <HAL_CAN_IRQHandler+0x334>
 8002e7c:	2b10      	cmp	r3, #16
 8002e7e:	d002      	beq.n	8002e86 <HAL_CAN_IRQHandler+0x2f8>
 8002e80:	2b20      	cmp	r3, #32
 8002e82:	d005      	beq.n	8002e90 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002e84:	e01d      	b.n	8002ec2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	f043 0308 	orr.w	r3, r3, #8
 8002e8c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e8e:	e019      	b.n	8002ec4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e92:	f043 0310 	orr.w	r3, r3, #16
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002e98:	e014      	b.n	8002ec4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9c:	f043 0320 	orr.w	r3, r3, #32
 8002ea0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ea2:	e00f      	b.n	8002ec4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002eaa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002eac:	e00a      	b.n	8002ec4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eb4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002eb6:	e005      	b.n	8002ec4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ebe:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ec0:	e000      	b.n	8002ec4 <HAL_CAN_IRQHandler+0x336>
            break;
 8002ec2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699a      	ldr	r2, [r3, #24]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002ed2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2204      	movs	r2, #4
 8002eda:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d008      	beq.n	8002ef4 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee8:	431a      	orrs	r2, r3
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f836 	bl	8002f60 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002ef4:	bf00      	nop
 8002ef6:	3728      	adds	r7, #40	; 0x28
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002f04:	bf00      	nop
 8002f06:	370c      	adds	r7, #12
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0e:	4770      	bx	lr

08002f10 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr

08002f24 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002f2c:	bf00      	nop
 8002f2e:	370c      	adds	r7, #12
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr

08002f38 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b083      	sub	sp, #12
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5e:	4770      	bx	lr

08002f60 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002f68:	bf00      	nop
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f84:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <__NVIC_SetPriorityGrouping+0x40>)
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f8a:	68ba      	ldr	r2, [r7, #8]
 8002f8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f90:	4013      	ands	r3, r2
 8002f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002f9c:	4b06      	ldr	r3, [pc, #24]	; (8002fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fa2:	4a04      	ldr	r2, [pc, #16]	; (8002fb4 <__NVIC_SetPriorityGrouping+0x40>)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	60d3      	str	r3, [r2, #12]
}
 8002fa8:	bf00      	nop
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr
 8002fb4:	e000ed00 	.word	0xe000ed00
 8002fb8:	05fa0000 	.word	0x05fa0000

08002fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fc0:	4b04      	ldr	r3, [pc, #16]	; (8002fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	0a1b      	lsrs	r3, r3, #8
 8002fc6:	f003 0307 	and.w	r3, r3, #7
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	e000ed00 	.word	0xe000ed00

08002fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	4603      	mov	r3, r0
 8002fe0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	db0b      	blt.n	8003002 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	f003 021f 	and.w	r2, r3, #31
 8002ff0:	4907      	ldr	r1, [pc, #28]	; (8003010 <__NVIC_EnableIRQ+0x38>)
 8002ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff6:	095b      	lsrs	r3, r3, #5
 8002ff8:	2001      	movs	r0, #1
 8002ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8002ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003002:	bf00      	nop
 8003004:	370c      	adds	r7, #12
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	e000e100 	.word	0xe000e100

08003014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	6039      	str	r1, [r7, #0]
 800301e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003024:	2b00      	cmp	r3, #0
 8003026:	db0a      	blt.n	800303e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	b2da      	uxtb	r2, r3
 800302c:	490c      	ldr	r1, [pc, #48]	; (8003060 <__NVIC_SetPriority+0x4c>)
 800302e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003032:	0112      	lsls	r2, r2, #4
 8003034:	b2d2      	uxtb	r2, r2
 8003036:	440b      	add	r3, r1
 8003038:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800303c:	e00a      	b.n	8003054 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	b2da      	uxtb	r2, r3
 8003042:	4908      	ldr	r1, [pc, #32]	; (8003064 <__NVIC_SetPriority+0x50>)
 8003044:	79fb      	ldrb	r3, [r7, #7]
 8003046:	f003 030f 	and.w	r3, r3, #15
 800304a:	3b04      	subs	r3, #4
 800304c:	0112      	lsls	r2, r2, #4
 800304e:	b2d2      	uxtb	r2, r2
 8003050:	440b      	add	r3, r1
 8003052:	761a      	strb	r2, [r3, #24]
}
 8003054:	bf00      	nop
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr
 8003060:	e000e100 	.word	0xe000e100
 8003064:	e000ed00 	.word	0xe000ed00

08003068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003068:	b480      	push	{r7}
 800306a:	b089      	sub	sp, #36	; 0x24
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	f1c3 0307 	rsb	r3, r3, #7
 8003082:	2b04      	cmp	r3, #4
 8003084:	bf28      	it	cs
 8003086:	2304      	movcs	r3, #4
 8003088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800308a:	69fb      	ldr	r3, [r7, #28]
 800308c:	3304      	adds	r3, #4
 800308e:	2b06      	cmp	r3, #6
 8003090:	d902      	bls.n	8003098 <NVIC_EncodePriority+0x30>
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	3b03      	subs	r3, #3
 8003096:	e000      	b.n	800309a <NVIC_EncodePriority+0x32>
 8003098:	2300      	movs	r3, #0
 800309a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800309c:	f04f 32ff 	mov.w	r2, #4294967295
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	fa02 f303 	lsl.w	r3, r2, r3
 80030a6:	43da      	mvns	r2, r3
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	401a      	ands	r2, r3
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030b0:	f04f 31ff 	mov.w	r1, #4294967295
 80030b4:	697b      	ldr	r3, [r7, #20]
 80030b6:	fa01 f303 	lsl.w	r3, r1, r3
 80030ba:	43d9      	mvns	r1, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c0:	4313      	orrs	r3, r2
         );
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3724      	adds	r7, #36	; 0x24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b082      	sub	sp, #8
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030d6:	6878      	ldr	r0, [r7, #4]
 80030d8:	f7ff ff4c 	bl	8002f74 <__NVIC_SetPriorityGrouping>
}
 80030dc:	bf00      	nop
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80030f2:	2300      	movs	r3, #0
 80030f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030f6:	f7ff ff61 	bl	8002fbc <__NVIC_GetPriorityGrouping>
 80030fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	68b9      	ldr	r1, [r7, #8]
 8003100:	6978      	ldr	r0, [r7, #20]
 8003102:	f7ff ffb1 	bl	8003068 <NVIC_EncodePriority>
 8003106:	4602      	mov	r2, r0
 8003108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800310c:	4611      	mov	r1, r2
 800310e:	4618      	mov	r0, r3
 8003110:	f7ff ff80 	bl	8003014 <__NVIC_SetPriority>
}
 8003114:	bf00      	nop
 8003116:	3718      	adds	r7, #24
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	4603      	mov	r3, r0
 8003124:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff ff54 	bl	8002fd8 <__NVIC_EnableIRQ>
}
 8003130:	bf00      	nop
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}

08003138 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003140:	2300      	movs	r3, #0
 8003142:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003144:	f7ff f88a 	bl	800225c <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e099      	b.n	8003288 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2202      	movs	r2, #2
 8003158:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f022 0201 	bic.w	r2, r2, #1
 8003172:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003174:	e00f      	b.n	8003196 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003176:	f7ff f871 	bl	800225c <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b05      	cmp	r3, #5
 8003182:	d908      	bls.n	8003196 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2220      	movs	r2, #32
 8003188:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2203      	movs	r2, #3
 800318e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e078      	b.n	8003288 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d1e8      	bne.n	8003176 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80031ac:	697a      	ldr	r2, [r7, #20]
 80031ae:	4b38      	ldr	r3, [pc, #224]	; (8003290 <HAL_DMA_Init+0x158>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685a      	ldr	r2, [r3, #4]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80031ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	699b      	ldr	r3, [r3, #24]
 80031d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80031da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ec:	2b04      	cmp	r3, #4
 80031ee:	d107      	bne.n	8003200 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f8:	4313      	orrs	r3, r2
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	f023 0307 	bic.w	r3, r3, #7
 8003216:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321c:	697a      	ldr	r2, [r7, #20]
 800321e:	4313      	orrs	r3, r2
 8003220:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	2b04      	cmp	r3, #4
 8003228:	d117      	bne.n	800325a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800322e:	697a      	ldr	r2, [r7, #20]
 8003230:	4313      	orrs	r3, r2
 8003232:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003238:	2b00      	cmp	r3, #0
 800323a:	d00e      	beq.n	800325a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f000 fa7b 	bl	8003738 <DMA_CheckFifoParam>
 8003242:	4603      	mov	r3, r0
 8003244:	2b00      	cmp	r3, #0
 8003246:	d008      	beq.n	800325a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2240      	movs	r2, #64	; 0x40
 800324c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003256:	2301      	movs	r3, #1
 8003258:	e016      	b.n	8003288 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 fa32 	bl	80036cc <DMA_CalcBaseAndBitshift>
 8003268:	4603      	mov	r3, r0
 800326a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003270:	223f      	movs	r2, #63	; 0x3f
 8003272:	409a      	lsls	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2200      	movs	r2, #0
 800327c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	2201      	movs	r2, #1
 8003282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003286:	2300      	movs	r3, #0
}
 8003288:	4618      	mov	r0, r3
 800328a:	3718      	adds	r7, #24
 800328c:	46bd      	mov	sp, r7
 800328e:	bd80      	pop	{r7, pc}
 8003290:	e010803f 	.word	0xe010803f

08003294 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b084      	sub	sp, #16
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80032a2:	f7fe ffdb 	bl	800225c <HAL_GetTick>
 80032a6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d008      	beq.n	80032c6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2280      	movs	r2, #128	; 0x80
 80032b8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e052      	b.n	800336c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f022 0216 	bic.w	r2, r2, #22
 80032d4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695a      	ldr	r2, [r3, #20]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032e4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d103      	bne.n	80032f6 <HAL_DMA_Abort+0x62>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d007      	beq.n	8003306 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0208 	bic.w	r2, r2, #8
 8003304:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	681a      	ldr	r2, [r3, #0]
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f022 0201 	bic.w	r2, r2, #1
 8003314:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003316:	e013      	b.n	8003340 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003318:	f7fe ffa0 	bl	800225c <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b05      	cmp	r3, #5
 8003324:	d90c      	bls.n	8003340 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2220      	movs	r2, #32
 800332a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2203      	movs	r2, #3
 8003330:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e015      	b.n	800336c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1e4      	bne.n	8003318 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003352:	223f      	movs	r2, #63	; 0x3f
 8003354:	409a      	lsls	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2201      	movs	r2, #1
 800335e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}

08003374 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b02      	cmp	r3, #2
 8003386:	d004      	beq.n	8003392 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2280      	movs	r2, #128	; 0x80
 800338c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e00c      	b.n	80033ac <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2205      	movs	r2, #5
 8003396:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f022 0201 	bic.w	r2, r2, #1
 80033a8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	370c      	adds	r7, #12
 80033b0:	46bd      	mov	sp, r7
 80033b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b6:	4770      	bx	lr

080033b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80033c0:	2300      	movs	r3, #0
 80033c2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80033c4:	4b8e      	ldr	r3, [pc, #568]	; (8003600 <HAL_DMA_IRQHandler+0x248>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a8e      	ldr	r2, [pc, #568]	; (8003604 <HAL_DMA_IRQHandler+0x24c>)
 80033ca:	fba2 2303 	umull	r2, r3, r2, r3
 80033ce:	0a9b      	lsrs	r3, r3, #10
 80033d0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e2:	2208      	movs	r2, #8
 80033e4:	409a      	lsls	r2, r3
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4013      	ands	r3, r2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d01a      	beq.n	8003424 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0304 	and.w	r3, r3, #4
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d013      	beq.n	8003424 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	681a      	ldr	r2, [r3, #0]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0204 	bic.w	r2, r2, #4
 800340a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003410:	2208      	movs	r2, #8
 8003412:	409a      	lsls	r2, r3
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800341c:	f043 0201 	orr.w	r2, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003428:	2201      	movs	r2, #1
 800342a:	409a      	lsls	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4013      	ands	r3, r2
 8003430:	2b00      	cmp	r3, #0
 8003432:	d012      	beq.n	800345a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	695b      	ldr	r3, [r3, #20]
 800343a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00b      	beq.n	800345a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003446:	2201      	movs	r2, #1
 8003448:	409a      	lsls	r2, r3
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003452:	f043 0202 	orr.w	r2, r3, #2
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345e:	2204      	movs	r2, #4
 8003460:	409a      	lsls	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	4013      	ands	r3, r2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d012      	beq.n	8003490 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00b      	beq.n	8003490 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800347c:	2204      	movs	r2, #4
 800347e:	409a      	lsls	r2, r3
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003488:	f043 0204 	orr.w	r2, r3, #4
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003494:	2210      	movs	r2, #16
 8003496:	409a      	lsls	r2, r3
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	4013      	ands	r3, r2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d043      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0308 	and.w	r3, r3, #8
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d03c      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034b2:	2210      	movs	r2, #16
 80034b4:	409a      	lsls	r2, r3
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d018      	beq.n	80034fa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d108      	bne.n	80034e8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d024      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	4798      	blx	r3
 80034e6:	e01f      	b.n	8003528 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d01b      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	4798      	blx	r3
 80034f8:	e016      	b.n	8003528 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003504:	2b00      	cmp	r3, #0
 8003506:	d107      	bne.n	8003518 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f022 0208 	bic.w	r2, r2, #8
 8003516:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351c:	2b00      	cmp	r3, #0
 800351e:	d003      	beq.n	8003528 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800352c:	2220      	movs	r2, #32
 800352e:	409a      	lsls	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	4013      	ands	r3, r2
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 808f 	beq.w	8003658 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0310 	and.w	r3, r3, #16
 8003544:	2b00      	cmp	r3, #0
 8003546:	f000 8087 	beq.w	8003658 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354e:	2220      	movs	r2, #32
 8003550:	409a      	lsls	r2, r3
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b05      	cmp	r3, #5
 8003560:	d136      	bne.n	80035d0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0216 	bic.w	r2, r2, #22
 8003570:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	695a      	ldr	r2, [r3, #20]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003580:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003586:	2b00      	cmp	r3, #0
 8003588:	d103      	bne.n	8003592 <HAL_DMA_IRQHandler+0x1da>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800358e:	2b00      	cmp	r3, #0
 8003590:	d007      	beq.n	80035a2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 0208 	bic.w	r2, r2, #8
 80035a0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a6:	223f      	movs	r2, #63	; 0x3f
 80035a8:	409a      	lsls	r2, r3
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d07e      	beq.n	80036c4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	4798      	blx	r3
        }
        return;
 80035ce:	e079      	b.n	80036c4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d01d      	beq.n	800361a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10d      	bne.n	8003608 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d031      	beq.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	4798      	blx	r3
 80035fc:	e02c      	b.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
 80035fe:	bf00      	nop
 8003600:	20000000 	.word	0x20000000
 8003604:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360c:	2b00      	cmp	r3, #0
 800360e:	d023      	beq.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003614:	6878      	ldr	r0, [r7, #4]
 8003616:	4798      	blx	r3
 8003618:	e01e      	b.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003624:	2b00      	cmp	r3, #0
 8003626:	d10f      	bne.n	8003648 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 0210 	bic.w	r2, r2, #16
 8003636:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800364c:	2b00      	cmp	r3, #0
 800364e:	d003      	beq.n	8003658 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800365c:	2b00      	cmp	r3, #0
 800365e:	d032      	beq.n	80036c6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d022      	beq.n	80036b2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2205      	movs	r2, #5
 8003670:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 0201 	bic.w	r2, r2, #1
 8003682:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	3301      	adds	r3, #1
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	697a      	ldr	r2, [r7, #20]
 800368c:	429a      	cmp	r2, r3
 800368e:	d307      	bcc.n	80036a0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1f2      	bne.n	8003684 <HAL_DMA_IRQHandler+0x2cc>
 800369e:	e000      	b.n	80036a2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80036a0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2201      	movs	r2, #1
 80036a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d005      	beq.n	80036c6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036be:	6878      	ldr	r0, [r7, #4]
 80036c0:	4798      	blx	r3
 80036c2:	e000      	b.n	80036c6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80036c4:	bf00      	nop
    }
  }
}
 80036c6:	3718      	adds	r7, #24
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b085      	sub	sp, #20
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	3b10      	subs	r3, #16
 80036dc:	4a13      	ldr	r2, [pc, #76]	; (800372c <DMA_CalcBaseAndBitshift+0x60>)
 80036de:	fba2 2303 	umull	r2, r3, r2, r3
 80036e2:	091b      	lsrs	r3, r3, #4
 80036e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036e6:	4a12      	ldr	r2, [pc, #72]	; (8003730 <DMA_CalcBaseAndBitshift+0x64>)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	4413      	add	r3, r2
 80036ec:	781b      	ldrb	r3, [r3, #0]
 80036ee:	461a      	mov	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2b03      	cmp	r3, #3
 80036f8:	d908      	bls.n	800370c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	461a      	mov	r2, r3
 8003700:	4b0c      	ldr	r3, [pc, #48]	; (8003734 <DMA_CalcBaseAndBitshift+0x68>)
 8003702:	4013      	ands	r3, r2
 8003704:	1d1a      	adds	r2, r3, #4
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	659a      	str	r2, [r3, #88]	; 0x58
 800370a:	e006      	b.n	800371a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	461a      	mov	r2, r3
 8003712:	4b08      	ldr	r3, [pc, #32]	; (8003734 <DMA_CalcBaseAndBitshift+0x68>)
 8003714:	4013      	ands	r3, r2
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800371e:	4618      	mov	r0, r3
 8003720:	3714      	adds	r7, #20
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	aaaaaaab 	.word	0xaaaaaaab
 8003730:	08020244 	.word	0x08020244
 8003734:	fffffc00 	.word	0xfffffc00

08003738 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003740:	2300      	movs	r3, #0
 8003742:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003748:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d11f      	bne.n	8003792 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	2b03      	cmp	r3, #3
 8003756:	d856      	bhi.n	8003806 <DMA_CheckFifoParam+0xce>
 8003758:	a201      	add	r2, pc, #4	; (adr r2, 8003760 <DMA_CheckFifoParam+0x28>)
 800375a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800375e:	bf00      	nop
 8003760:	08003771 	.word	0x08003771
 8003764:	08003783 	.word	0x08003783
 8003768:	08003771 	.word	0x08003771
 800376c:	08003807 	.word	0x08003807
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003774:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d046      	beq.n	800380a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800377c:	2301      	movs	r3, #1
 800377e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003780:	e043      	b.n	800380a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003786:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800378a:	d140      	bne.n	800380e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003790:	e03d      	b.n	800380e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	699b      	ldr	r3, [r3, #24]
 8003796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800379a:	d121      	bne.n	80037e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d837      	bhi.n	8003812 <DMA_CheckFifoParam+0xda>
 80037a2:	a201      	add	r2, pc, #4	; (adr r2, 80037a8 <DMA_CheckFifoParam+0x70>)
 80037a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037a8:	080037b9 	.word	0x080037b9
 80037ac:	080037bf 	.word	0x080037bf
 80037b0:	080037b9 	.word	0x080037b9
 80037b4:	080037d1 	.word	0x080037d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	73fb      	strb	r3, [r7, #15]
      break;
 80037bc:	e030      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d025      	beq.n	8003816 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037ce:	e022      	b.n	8003816 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037d8:	d11f      	bne.n	800381a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037de:	e01c      	b.n	800381a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	2b02      	cmp	r3, #2
 80037e4:	d903      	bls.n	80037ee <DMA_CheckFifoParam+0xb6>
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	2b03      	cmp	r3, #3
 80037ea:	d003      	beq.n	80037f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037ec:	e018      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	73fb      	strb	r3, [r7, #15]
      break;
 80037f2:	e015      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00e      	beq.n	800381e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	73fb      	strb	r3, [r7, #15]
      break;
 8003804:	e00b      	b.n	800381e <DMA_CheckFifoParam+0xe6>
      break;
 8003806:	bf00      	nop
 8003808:	e00a      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
      break;
 800380a:	bf00      	nop
 800380c:	e008      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
      break;
 800380e:	bf00      	nop
 8003810:	e006      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
      break;
 8003812:	bf00      	nop
 8003814:	e004      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
      break;
 8003816:	bf00      	nop
 8003818:	e002      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
      break;   
 800381a:	bf00      	nop
 800381c:	e000      	b.n	8003820 <DMA_CheckFifoParam+0xe8>
      break;
 800381e:	bf00      	nop
    }
  } 
  
  return status; 
 8003820:	7bfb      	ldrb	r3, [r7, #15]
}
 8003822:	4618      	mov	r0, r3
 8003824:	3714      	adds	r7, #20
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop

08003830 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e06a      	b.n	8003918 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003848:	2b00      	cmp	r3, #0
 800384a:	d106      	bne.n	800385a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2223      	movs	r2, #35	; 0x23
 8003850:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003854:	6878      	ldr	r0, [r7, #4]
 8003856:	f005 f987 	bl	8008b68 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800385a:	4b31      	ldr	r3, [pc, #196]	; (8003920 <HAL_ETH_Init+0xf0>)
 800385c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385e:	4a30      	ldr	r2, [pc, #192]	; (8003920 <HAL_ETH_Init+0xf0>)
 8003860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003864:	6453      	str	r3, [r2, #68]	; 0x44
 8003866:	4b2e      	ldr	r3, [pc, #184]	; (8003920 <HAL_ETH_Init+0xf0>)
 8003868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003872:	4b2c      	ldr	r3, [pc, #176]	; (8003924 <HAL_ETH_Init+0xf4>)
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	4a2b      	ldr	r2, [pc, #172]	; (8003924 <HAL_ETH_Init+0xf4>)
 8003878:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800387c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800387e:	4b29      	ldr	r3, [pc, #164]	; (8003924 <HAL_ETH_Init+0xf4>)
 8003880:	685a      	ldr	r2, [r3, #4]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	4927      	ldr	r1, [pc, #156]	; (8003924 <HAL_ETH_Init+0xf4>)
 8003888:	4313      	orrs	r3, r2
 800388a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800388c:	4b25      	ldr	r3, [pc, #148]	; (8003924 <HAL_ETH_Init+0xf4>)
 800388e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	6812      	ldr	r2, [r2, #0]
 800389e:	f043 0301 	orr.w	r3, r3, #1
 80038a2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80038a6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038a8:	f7fe fcd8 	bl	800225c <HAL_GetTick>
 80038ac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80038ae:	e011      	b.n	80038d4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80038b0:	f7fe fcd4 	bl	800225c <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80038be:	d909      	bls.n	80038d4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2204      	movs	r2, #4
 80038c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	22e0      	movs	r2, #224	; 0xe0
 80038cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e021      	b.n	8003918 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d1e4      	bne.n	80038b0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f000 ff4c 	bl	8004784 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 fff3 	bl	80048d8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	f001 f849 	bl	800498a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	461a      	mov	r2, r3
 80038fe:	2100      	movs	r1, #0
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	f000 ffb1 	bl	8004868 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2210      	movs	r2, #16
 8003912:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3710      	adds	r7, #16
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40023800 	.word	0x40023800
 8003924:	40013800 	.word	0x40013800

08003928 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003936:	2b10      	cmp	r3, #16
 8003938:	d17b      	bne.n	8003a32 <HAL_ETH_Start_IT+0x10a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2223      	movs	r2, #35	; 0x23
 800393e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	659a      	str	r2, [r3, #88]	; 0x58
    /* Disable MMC Interrupts */
    SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f442 7202 	orr.w	r2, r2, #520	; 0x208
 8003956:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable Rx MMC Interrupts */
    SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681a      	ldr	r2, [r3, #0]
 8003964:	4b35      	ldr	r3, [pc, #212]	; (8003a3c <HAL_ETH_Start_IT+0x114>)
 8003966:	430b      	orrs	r3, r1
 8003968:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
            ETH_MMCRIMR_RFCEM);

    /* Disable Tx MMC Interrupts */
    SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 1203 	orr.w	r2, r2, #2146304	; 0x20c000
 800397c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            ETH_MMCTIMR_TGFSCM);

    /* Set nombre of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2204      	movs	r2, #4
 8003984:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f9fc 	bl	8003d84 <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f042 0208 	orr.w	r2, r2, #8
 800399a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80039a4:	2001      	movs	r0, #1
 80039a6:	f7fe fc65 	bl	8002274 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	68fa      	ldr	r2, [r7, #12]
 80039b0:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f042 0204 	orr.w	r2, r2, #4
 80039c0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80039ca:	2001      	movs	r0, #1
 80039cc:	f7fe fc52 	bl	8002274 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 fd74 	bl	80044c6 <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	687a      	ldr	r2, [r7, #4]
 80039ea:	6812      	ldr	r2, [r2, #0]
 80039ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80039f0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80039f4:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	6812      	ldr	r2, [r2, #0]
 8003a04:	f043 0302 	orr.w	r3, r3, #2
 8003a08:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003a0c:	6193      	str	r3, [r2, #24]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a16:	69d9      	ldr	r1, [r3, #28]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	4b08      	ldr	r3, [pc, #32]	; (8003a40 <HAL_ETH_Start_IT+0x118>)
 8003a1e:	430b      	orrs	r3, r1
 8003a20:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003a24:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2223      	movs	r2, #35	; 0x23
 8003a2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    return HAL_OK;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	e000      	b.n	8003a34 <HAL_ETH_Start_IT+0x10c>
  }
  else
  {
    return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
  }
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	00020060 	.word	0x00020060
 8003a40:	0001a0c1 	.word	0x0001a0c1

08003a44 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a52:	2b23      	cmp	r3, #35	; 0x23
 8003a54:	d16e      	bne.n	8003b34 <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2223      	movs	r2, #35	; 0x23
 8003a5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a66:	69d9      	ldr	r1, [r3, #28]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	4b34      	ldr	r3, [pc, #208]	; (8003b40 <HAL_ETH_Stop_IT+0xfc>)
 8003a6e:	400b      	ands	r3, r1
 8003a70:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003a74:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	6812      	ldr	r2, [r2, #0]
 8003a84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a88:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003a8c:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6812      	ldr	r2, [r2, #0]
 8003a9c:	f023 0302 	bic.w	r3, r3, #2
 8003aa0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003aa4:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f022 0204 	bic.w	r2, r2, #4
 8003ab4:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003abe:	2001      	movs	r0, #1
 8003ac0:	f7fe fbd8 	bl	8002274 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	693a      	ldr	r2, [r7, #16]
 8003aca:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	f000 fcfa 	bl	80044c6 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f022 0208 	bic.w	r2, r2, #8
 8003ae0:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8003aea:	2001      	movs	r0, #1
 8003aec:	f7fe fbc2 	bl	8002274 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003af8:	2300      	movs	r3, #0
 8003afa:	617b      	str	r3, [r7, #20]
 8003afc:	e00e      	b.n	8003b1c <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	3212      	adds	r2, #18
 8003b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b08:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	d9ed      	bls.n	8003afe <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	659a      	str	r2, [r3, #88]	; 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2210      	movs	r2, #16
 8003b2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Return function status */
    return HAL_OK;
 8003b30:	2300      	movs	r3, #0
 8003b32:	e000      	b.n	8003b36 <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
  }
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	bf00      	nop
 8003b40:	fffe5f3e 	.word	0xfffe5f3e

08003b44 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d109      	bne.n	8003b68 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b5a:	f043 0201 	orr.w	r2, r3, #1
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e045      	b.n	8003bf4 <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b6e:	2b23      	cmp	r3, #35	; 0x23
 8003b70:	d13f      	bne.n	8003bf2 <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	6839      	ldr	r1, [r7, #0]
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 ff70 	bl	8004a64 <ETH_Prepare_Tx_Descriptors>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d009      	beq.n	8003b9e <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b90:	f043 0202 	orr.w	r2, r3, #2
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e02a      	b.n	8003bf4 <HAL_ETH_Transmit_IT+0xb0>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003b9e:	f3bf 8f4f 	dsb	sy
}
 8003ba2:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba8:	1c5a      	adds	r2, r3, #1
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	629a      	str	r2, [r3, #40]	; 0x28
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb2:	2b03      	cmp	r3, #3
 8003bb4:	d904      	bls.n	8003bc0 <HAL_ETH_Transmit_IT+0x7c>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bba:	1f1a      	subs	r2, r3, #4
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	f003 0304 	and.w	r3, r3, #4
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00d      	beq.n	8003bee <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003bda:	461a      	mov	r2, r3
 8003bdc:	2304      	movs	r3, #4
 8003bde:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003be8:	461a      	mov	r2, r3
 8003bea:	2300      	movs	r3, #0
 8003bec:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e000      	b.n	8003bf4 <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
  }
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	3708      	adds	r7, #8
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	bd80      	pop	{r7, pc}

08003bfc <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	73fb      	strb	r3, [r7, #15]


  if (pAppBuff == NULL)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d109      	bne.n	8003c28 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1a:	f043 0201 	orr.w	r2, r3, #1
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e0a8      	b.n	8003d7a <HAL_ETH_ReadData+0x17e>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c2e:	2b23      	cmp	r3, #35	; 0x23
 8003c30:	d001      	beq.n	8003c36 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e0a1      	b.n	8003d7a <HAL_ETH_ReadData+0x17e>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c3a:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69fa      	ldr	r2, [r7, #28]
 8003c40:	3212      	adds	r2, #18
 8003c42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c46:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c4c:	f1c3 0304 	rsb	r3, r3, #4
 8003c50:	60bb      	str	r3, [r7, #8]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003c52:	e06a      	b.n	8003d2a <HAL_ETH_ReadData+0x12e>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d007      	beq.n	8003c70 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC6;
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	699a      	ldr	r2, [r3, #24]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	679a      	str	r2, [r3, #120]	; 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC7;
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	69da      	ldr	r2, [r3, #28]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	675a      	str	r2, [r3, #116]	; 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d103      	bne.n	8003c84 <HAL_ETH_ReadData+0x88>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d040      	beq.n	8003d06 <HAL_ETH_ReadData+0x10a>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d005      	beq.n	8003c9c <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	661a      	str	r2, [r3, #96]	; 0x60
        heth->RxDescList.RxDataLength = 0;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	665a      	str	r2, [r3, #100]	; 0x64
      }

      /* Check if last descriptor */
      bufflength = heth->Init.RxBuffLen;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	613b      	str	r3, [r7, #16]
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d00c      	beq.n	8003cc8 <HAL_ETH_ReadData+0xcc>
      {
        /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
        bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	0c1b      	lsrs	r3, r3, #16
 8003cb4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003cb8:	3b04      	subs	r3, #4
 8003cba:	613b      	str	r3, [r7, #16]

        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	671a      	str	r2, [r3, #112]	; 0x70

        /* Packet ready */
        rxdataready = 1;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	73fb      	strb	r3, [r7, #15]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	689a      	ldr	r2, [r3, #8]
 8003ccc:	69bb      	ldr	r3, [r7, #24]
 8003cce:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	f103 007c 	add.w	r0, r3, #124	; 0x7c
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f103 0180 	add.w	r1, r3, #128	; 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	b29b      	uxth	r3, r3
 8003ce6:	f005 f90b 	bl	8008f00 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cee:	1c5a      	adds	r2, r3, #1
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	661a      	str	r2, [r3, #96]	; 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	441a      	add	r2, r3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	665a      	str	r2, [r3, #100]	; 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	2200      	movs	r2, #0
 8003d04:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	3301      	adds	r3, #1
 8003d0a:	61fb      	str	r3, [r7, #28]
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	2b03      	cmp	r3, #3
 8003d10:	d902      	bls.n	8003d18 <HAL_ETH_ReadData+0x11c>
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	3b04      	subs	r3, #4
 8003d16:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	69fa      	ldr	r2, [r7, #28]
 8003d1c:	3212      	adds	r2, #18
 8003d1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d22:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	3301      	adds	r3, #1
 8003d28:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	db06      	blt.n	8003d40 <HAL_ETH_ReadData+0x144>
 8003d32:	697a      	ldr	r2, [r7, #20]
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d202      	bcs.n	8003d40 <HAL_ETH_ReadData+0x144>
         && (rxdataready == 0U))
 8003d3a:	7bfb      	ldrb	r3, [r7, #15]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d089      	beq.n	8003c54 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	441a      	add	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	66da      	str	r2, [r3, #108]	; 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d002      	beq.n	8003d5a <HAL_ETH_ReadData+0x15e>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 f815 	bl	8003d84 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	69fa      	ldr	r2, [r7, #28]
 8003d5e:	65da      	str	r2, [r3, #92]	; 0x5c

  if (rxdataready == 1U)
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d108      	bne.n	8003d78 <HAL_ETH_ReadData+0x17c>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	e000      	b.n	8003d7a <HAL_ETH_ReadData+0x17e>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3720      	adds	r7, #32
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b088      	sub	sp, #32
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60fb      	str	r3, [r7, #12]
  uint8_t allocStatus = 1U;
 8003d90:	2301      	movs	r3, #1
 8003d92:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d98:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69fa      	ldr	r2, [r7, #28]
 8003d9e:	3212      	adds	r2, #18
 8003da0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003da4:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003daa:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8003dac:	e040      	b.n	8003e30 <ETH_UpdateDescriptor+0xac>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d112      	bne.n	8003ddc <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8003db6:	f107 030c 	add.w	r3, r7, #12
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f005 f870 	bl	8008ea0 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d102      	bne.n	8003dcc <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	74fb      	strb	r3, [r7, #19]
 8003dca:	e007      	b.n	8003ddc <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	461a      	mov	r2, r3
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8003ddc:	7cfb      	ldrb	r3, [r7, #19]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d026      	beq.n	8003e30 <ETH_UpdateDescriptor+0xac>
    {
      if (heth->RxDescList.ItMode == 0U)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d103      	bne.n	8003df2 <ETH_UpdateDescriptor+0x6e>
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_DMARXDESC_DIC | ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	4a1e      	ldr	r2, [pc, #120]	; (8003e68 <ETH_UpdateDescriptor+0xe4>)
 8003dee:	605a      	str	r2, [r3, #4]
 8003df0:	e003      	b.n	8003dfa <ETH_UpdateDescriptor+0x76>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 8003df8:	605a      	str	r2, [r3, #4]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003dfa:	f3bf 8f5f 	dmb	sy
}
 8003dfe:	bf00      	nop
         is fully performed.
         The __DMB() instruction is added to avoid any potential compiler optimization that
         may lead to abnormal behavior. */
      __DMB();

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8003e0c:	69fb      	ldr	r3, [r7, #28]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	61fb      	str	r3, [r7, #28]
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	2b03      	cmp	r3, #3
 8003e16:	d902      	bls.n	8003e1e <ETH_UpdateDescriptor+0x9a>
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	3b04      	subs	r3, #4
 8003e1c:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	69fa      	ldr	r2, [r7, #28]
 8003e22:	3212      	adds	r2, #18
 8003e24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e28:	617b      	str	r3, [r7, #20]
      desccount--;
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <ETH_UpdateDescriptor+0xb8>
 8003e36:	7cfb      	ldrb	r3, [r7, #19]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d1b8      	bne.n	8003dae <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d00c      	beq.n	8003e60 <ETH_UpdateDescriptor+0xdc>
  {
    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, 0);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e4e:	461a      	mov	r2, r3
 8003e50:	2300      	movs	r3, #0
 8003e52:	6093      	str	r3, [r2, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	69fa      	ldr	r2, [r7, #28]
 8003e58:	669a      	str	r2, [r3, #104]	; 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	66da      	str	r2, [r3, #108]	; 0x6c
  }
}
 8003e60:	bf00      	nop
 8003e62:	3720      	adds	r7, #32
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	80004600 	.word	0x80004600

08003e6c <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3318      	adds	r3, #24
 8003e78:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7e:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e84:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8003e86:	2301      	movs	r3, #1
 8003e88:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003e8a:	e03f      	b.n	8003f0c <HAL_ETH_ReleaseTxPacket+0xa0>
  {
    pktInUse = 1U;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	3b01      	subs	r3, #1
 8003e94:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8003e96:	68ba      	ldr	r2, [r7, #8]
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	4413      	add	r3, r2
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d106      	bne.n	8003eb4 <HAL_ETH_ReleaseTxPacket+0x48>
    {
      /* No packet in use, skip to next.  */
      idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	3301      	adds	r3, #1
 8003eaa:	f003 0303 	and.w	r3, r3, #3
 8003eae:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8003eb4:	7bbb      	ldrb	r3, [r7, #14]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d028      	beq.n	8003f0c <HAL_ETH_ReleaseTxPacket+0xa0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	68d9      	ldr	r1, [r3, #12]
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	440b      	add	r3, r1
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	db1b      	blt.n	8003f08 <HAL_ETH_ReleaseTxPacket+0x9c>
#ifdef HAL_ETH_USE_PTP
        /* Handle Ptp  */
        HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	3304      	adds	r3, #4
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	4413      	add	r3, r2
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f005 f851 	bl	8008f84 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8003ee2:	68ba      	ldr	r2, [r7, #8]
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	3304      	adds	r3, #4
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4413      	add	r3, r2
 8003eec:	2200      	movs	r2, #0
 8003eee:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	697a      	ldr	r2, [r7, #20]
 8003efe:	629a      	str	r2, [r3, #40]	; 0x28
        dmatxdesclist->releaseIndex = idx;
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	693a      	ldr	r2, [r7, #16]
 8003f04:	62da      	str	r2, [r3, #44]	; 0x2c
 8003f06:	e001      	b.n	8003f0c <HAL_ETH_ReleaseTxPacket+0xa0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d002      	beq.n	8003f18 <HAL_ETH_ReleaseTxPacket+0xac>
 8003f12:	7bfb      	ldrb	r3, [r7, #15]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d1b9      	bne.n	8003e8c <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3718      	adds	r7, #24
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
	...

08003f24 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  /* Packet received */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_RS))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f34:	695b      	ldr	r3, [r3, #20]
 8003f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f3a:	2b40      	cmp	r3, #64	; 0x40
 8003f3c:	d112      	bne.n	8003f64 <HAL_ETH_IRQHandler+0x40>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_RIE))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f46:	69db      	ldr	r3, [r3, #28]
 8003f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f4c:	2b40      	cmp	r3, #64	; 0x40
 8003f4e:	d109      	bne.n	8003f64 <HAL_ETH_IRQHandler+0x40>
    {
      /* Clear the Eth DMA Rx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4b50      	ldr	r3, [pc, #320]	; (800409c <HAL_ETH_IRQHandler+0x178>)
 8003f5c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Receive complete callback*/
      heth->RxCpltCallback(heth);
#else
      /* Receive complete callback */
      HAL_ETH_RxCpltCallback(heth);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f004 fb64 	bl	800862c <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }

  /* Packet transmitted */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_TS))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d113      	bne.n	8003f9e <HAL_ETH_IRQHandler+0x7a>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_TIE))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f7e:	69db      	ldr	r3, [r3, #28]
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d10a      	bne.n	8003f9e <HAL_ETH_IRQHandler+0x7a>
    {
      /* Clear the Eth DMA Tx IT pending bits */
      __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003f90:	461a      	mov	r2, r3
 8003f92:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8003f96:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Transmit complete callback*/
      heth->TxCpltCallback(heth);
#else
      /* Transfer complete callback */
      HAL_ETH_TxCpltCallback(heth);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f004 fb57 	bl	800864c <HAL_ETH_TxCpltCallback>
    }
  }


  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_AIS))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb0:	d14c      	bne.n	800404c <HAL_ETH_IRQHandler+0x128>
  {
    if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_AISE))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fba:	69db      	ldr	r3, [r3, #28]
 8003fbc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fc4:	d142      	bne.n	800404c <HAL_ETH_IRQHandler+0x128>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fcc:	f043 0208 	orr.w	r2, r3, #8
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* if fatal bus error occurred */
      if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_FBES))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003fe4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fe8:	d11a      	bne.n	8004020 <HAL_ETH_IRQHandler+0xfc>
      {
        /* Get DMA error code  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ff2:	695a      	ldr	r2, [r3, #20]
 8003ff4:	4b2a      	ldr	r3, [pc, #168]	; (80040a0 <HAL_ETH_IRQHandler+0x17c>)
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

        /* Disable all interrupts */
        __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004006:	69db      	ldr	r3, [r3, #28]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	6812      	ldr	r2, [r2, #0]
 800400c:	f423 33c0 	bic.w	r3, r3, #98304	; 0x18000
 8004010:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004014:	61d3      	str	r3, [r2, #28]

        /* Set HAL state to ERROR */
        heth->gState = HAL_ETH_STATE_ERROR;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	22e0      	movs	r2, #224	; 0xe0
 800401a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 800401e:	e012      	b.n	8004046 <HAL_ETH_IRQHandler+0x122>
      }
      else
      {
        /* Get DMA error status  */
        heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004028:	695a      	ldr	r2, [r3, #20]
 800402a:	f248 6380 	movw	r3, #34432	; 0x8680
 800402e:	4013      	ands	r3, r2
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
                                                              ETH_DMASR_RBUS | ETH_DMASR_AIS));

        /* Clear the interrupt summary flag */
        __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800403e:	461a      	mov	r2, r3
 8004040:	f248 6380 	movw	r3, #34432	; 0x8680
 8004044:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered Error callback*/
      heth->ErrorCallback(heth);
#else
      /* Ethernet DMA Error callback */
      HAL_ETH_ErrorCallback(heth);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f004 fb10 	bl	800866c <HAL_ETH_ErrorCallback>
    }
  }


  /* ETH PMT IT */
  if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004052:	f003 0308 	and.w	r3, r3, #8
 8004056:	2b08      	cmp	r3, #8
 8004058:	d10e      	bne.n	8004078 <HAL_ETH_IRQHandler+0x154>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004060:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f81c 	bl	80040a8 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }


  /* check ETH WAKEUP exti flag */
  if (__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
 8004078:	4b0a      	ldr	r3, [pc, #40]	; (80040a4 <HAL_ETH_IRQHandler+0x180>)
 800407a:	695b      	ldr	r3, [r3, #20]
 800407c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d006      	beq.n	8004092 <HAL_ETH_IRQHandler+0x16e>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8004084:	4b07      	ldr	r3, [pc, #28]	; (80040a4 <HAL_ETH_IRQHandler+0x180>)
 8004086:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800408a:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f000 f815 	bl	80040bc <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8004092:	bf00      	nop
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	00010040 	.word	0x00010040
 80040a0:	007e2000 	.word	0x007e2000
 80040a4:	40013c00 	.word	0x40013c00

080040a8 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80040b0:	bf00      	nop
 80040b2:	370c      	adds	r7, #12
 80040b4:	46bd      	mov	sp, r7
 80040b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ba:	4770      	bx	lr

080040bc <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80040bc:	b480      	push	{r7}
 80040be:	b083      	sub	sp, #12
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80040c4:	bf00      	nop
 80040c6:	370c      	adds	r7, #12
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr

080040d0 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b086      	sub	sp, #24
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	60f8      	str	r0, [r7, #12]
 80040d8:	60b9      	str	r1, [r7, #8]
 80040da:	607a      	str	r2, [r7, #4]
 80040dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80040e6:	697b      	ldr	r3, [r7, #20]
 80040e8:	f003 031c 	and.w	r3, r3, #28
 80040ec:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	02db      	lsls	r3, r3, #11
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	697a      	ldr	r2, [r7, #20]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	019b      	lsls	r3, r3, #6
 80040fe:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004102:	697a      	ldr	r2, [r7, #20]
 8004104:	4313      	orrs	r3, r2
 8004106:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	f023 0302 	bic.w	r3, r3, #2
 800410e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	f043 0301 	orr.w	r3, r3, #1
 8004116:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	697a      	ldr	r2, [r7, #20]
 800411e:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004120:	f7fe f89c 	bl	800225c <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004126:	e00d      	b.n	8004144 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004128:	f7fe f898 	bl	800225c <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004136:	d301      	bcc.n	800413c <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e010      	b.n	800415e <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f003 0301 	and.w	r3, r3, #1
 800414a:	2b00      	cmp	r3, #0
 800414c:	d1ec      	bne.n	8004128 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695b      	ldr	r3, [r3, #20]
 8004154:	b29b      	uxth	r3, r3
 8004156:	461a      	mov	r2, r3
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800415c:	2300      	movs	r3, #0
}
 800415e:	4618      	mov	r0, r3
 8004160:	3718      	adds	r7, #24
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b086      	sub	sp, #24
 800416a:	af00      	add	r7, sp, #0
 800416c:	60f8      	str	r0, [r7, #12]
 800416e:	60b9      	str	r1, [r7, #8]
 8004170:	607a      	str	r2, [r7, #4]
 8004172:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	f003 031c 	and.w	r3, r3, #28
 8004182:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	02db      	lsls	r3, r3, #11
 8004188:	b29b      	uxth	r3, r3
 800418a:	697a      	ldr	r2, [r7, #20]
 800418c:	4313      	orrs	r3, r2
 800418e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	019b      	lsls	r3, r3, #6
 8004194:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8004198:	697a      	ldr	r2, [r7, #20]
 800419a:	4313      	orrs	r3, r2
 800419c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	f043 0302 	orr.w	r3, r3, #2
 80041a4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	f043 0301 	orr.w	r3, r3, #1
 80041ac:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	b29a      	uxth	r2, r3
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	697a      	ldr	r2, [r7, #20]
 80041be:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80041c0:	f7fe f84c 	bl	800225c <HAL_GetTick>
 80041c4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80041c6:	e00d      	b.n	80041e4 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80041c8:	f7fe f848 	bl	800225c <HAL_GetTick>
 80041cc:	4602      	mov	r2, r0
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041d6:	d301      	bcc.n	80041dc <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e009      	b.n	80041f0 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1ec      	bne.n	80041c8 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3718      	adds	r7, #24
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
 8004200:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0d9      	b.n	80043c0 <HAL_ETH_GetMACConfig+0x1c8>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0310 	and.w	r3, r3, #16
 8004216:	2b00      	cmp	r3, #0
 8004218:	bf14      	ite	ne
 800421a:	2301      	movne	r3, #1
 800421c:	2300      	moveq	r3, #0
 800421e:	b2db      	uxtb	r3, r3
 8004220:	461a      	mov	r2, r3
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 0260 	and.w	r2, r3, #96	; 0x60
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	625a      	str	r2, [r3, #36]	; 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004240:	2b00      	cmp	r3, #0
 8004242:	bf0c      	ite	eq
 8004244:	2301      	moveq	r3, #1
 8004246:	2300      	movne	r3, #0
 8004248:	b2db      	uxtb	r3, r3
 800424a:	461a      	mov	r2, r3
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
                                        ? ENABLE : DISABLE;
 800425c:	2b00      	cmp	r3, #0
 800425e:	bf14      	ite	ne
 8004260:	2301      	movne	r3, #1
 8004262:	2300      	moveq	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004276:	2b00      	cmp	r3, #0
 8004278:	bf0c      	ite	eq
 800427a:	2301      	moveq	r3, #1
 800427c:	2300      	movne	r3, #0
 800427e:	b2db      	uxtb	r3, r3
 8004280:	461a      	mov	r2, r3
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004290:	2b00      	cmp	r3, #0
 8004292:	bf14      	ite	ne
 8004294:	2301      	movne	r3, #1
 8004296:	2300      	moveq	r3, #0
 8004298:	b2db      	uxtb	r3, r3
 800429a:	461a      	mov	r2, r3
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	bf0c      	ite	eq
 80042ca:	2301      	moveq	r3, #1
 80042cc:	2300      	movne	r3, #0
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	461a      	mov	r2, r3
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	bf0c      	ite	eq
 80042e4:	2301      	moveq	r3, #1
 80042e6:	2300      	movne	r3, #0
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	461a      	mov	r2, r3
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	bf14      	ite	ne
 80042fe:	2301      	movne	r3, #1
 8004300:	2300      	moveq	r3, #0
 8004302:	b2db      	uxtb	r3, r3
 8004304:	461a      	mov	r2, r3
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f403 2260 	and.w	r2, r3, #917504	; 0xe0000
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004322:	2b00      	cmp	r3, #0
 8004324:	bf14      	ite	ne
 8004326:	2301      	movne	r3, #1
 8004328:	2300      	moveq	r3, #0
 800432a:	b2db      	uxtb	r3, r3
 800432c:	461a      	mov	r2, r3
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	711a      	strb	r2, [r3, #4]


  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	bf14      	ite	ne
 8004340:	2301      	movne	r3, #1
 8004342:	2300      	moveq	r3, #0
 8004344:	b2db      	uxtb	r3, r3
 8004346:	461a      	mov	r2, r3
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	699b      	ldr	r3, [r3, #24]
 8004354:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004358:	2b00      	cmp	r3, #0
 800435a:	bf0c      	ite	eq
 800435c:	2301      	moveq	r3, #1
 800435e:	2300      	movne	r3, #0
 8004360:	b2db      	uxtb	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	f003 0230 	and.w	r2, r3, #48	; 0x30
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	651a      	str	r2, [r3, #80]	; 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699b      	ldr	r3, [r3, #24]
 800437e:	0c1b      	lsrs	r3, r3, #16
 8004380:	b29a      	uxth	r2, r3
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	649a      	str	r2, [r3, #72]	; 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	f003 0304 	and.w	r3, r3, #4
 8004390:	2b00      	cmp	r3, #0
 8004392:	bf14      	ite	ne
 8004394:	2301      	movne	r3, #1
 8004396:	2300      	moveq	r3, #0
 8004398:	b2db      	uxtb	r3, r3
 800439a:	461a      	mov	r2, r3
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	699b      	ldr	r3, [r3, #24]
 80043a8:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	bf14      	ite	ne
 80043b0:	2301      	movne	r3, #1
 80043b2:	2300      	moveq	r3, #0
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	370c      	adds	r7, #12
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr

080043cc <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e00b      	b.n	80043f8 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043e6:	2b10      	cmp	r3, #16
 80043e8:	d105      	bne.n	80043f6 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80043ea:	6839      	ldr	r1, [r7, #0]
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 f88f 	bl	8004510 <ETH_SetMACConfig>

    return HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	e000      	b.n	80043f8 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
  }
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f023 031c 	bic.w	r3, r3, #28
 8004416:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004418:	f001 fc80 	bl	8005d1c <HAL_RCC_GetHCLKFreq>
 800441c:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	4a1d      	ldr	r2, [pc, #116]	; (8004498 <HAL_ETH_SetMDIOClockRange+0x98>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d908      	bls.n	8004438 <HAL_ETH_SetMDIOClockRange+0x38>
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	4a1c      	ldr	r2, [pc, #112]	; (800449c <HAL_ETH_SetMDIOClockRange+0x9c>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d804      	bhi.n	8004438 <HAL_ETH_SetMDIOClockRange+0x38>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f043 0308 	orr.w	r3, r3, #8
 8004434:	60fb      	str	r3, [r7, #12]
 8004436:	e027      	b.n	8004488 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	4a18      	ldr	r2, [pc, #96]	; (800449c <HAL_ETH_SetMDIOClockRange+0x9c>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d908      	bls.n	8004452 <HAL_ETH_SetMDIOClockRange+0x52>
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	4a17      	ldr	r2, [pc, #92]	; (80044a0 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d204      	bcs.n	8004452 <HAL_ETH_SetMDIOClockRange+0x52>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f043 030c 	orr.w	r3, r3, #12
 800444e:	60fb      	str	r3, [r7, #12]
 8004450:	e01a      	b.n	8004488 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	4a12      	ldr	r2, [pc, #72]	; (80044a0 <HAL_ETH_SetMDIOClockRange+0xa0>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d303      	bcc.n	8004462 <HAL_ETH_SetMDIOClockRange+0x62>
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	4a11      	ldr	r2, [pc, #68]	; (80044a4 <HAL_ETH_SetMDIOClockRange+0xa4>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d911      	bls.n	8004486 <HAL_ETH_SetMDIOClockRange+0x86>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	4a0f      	ldr	r2, [pc, #60]	; (80044a4 <HAL_ETH_SetMDIOClockRange+0xa4>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d908      	bls.n	800447c <HAL_ETH_SetMDIOClockRange+0x7c>
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	4a0e      	ldr	r2, [pc, #56]	; (80044a8 <HAL_ETH_SetMDIOClockRange+0xa8>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d804      	bhi.n	800447c <HAL_ETH_SetMDIOClockRange+0x7c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f043 0304 	orr.w	r3, r3, #4
 8004478:	60fb      	str	r3, [r7, #12]
 800447a:	e005      	b.n	8004488 <HAL_ETH_SetMDIOClockRange+0x88>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000))*/
  {
    /* CSR Clock Range between 150-183 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f043 0310 	orr.w	r3, r3, #16
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	e000      	b.n	8004488 <HAL_ETH_SetMDIOClockRange+0x88>
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004486:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	611a      	str	r2, [r3, #16]
}
 8004490:	bf00      	nop
 8004492:	3710      	adds	r7, #16
 8004494:	46bd      	mov	sp, r7
 8004496:	bd80      	pop	{r7, pc}
 8004498:	01312cff 	.word	0x01312cff
 800449c:	02160ebf 	.word	0x02160ebf
 80044a0:	03938700 	.word	0x03938700
 80044a4:	05f5e0ff 	.word	0x05f5e0ff
 80044a8:	08f0d17f 	.word	0x08f0d17f

080044ac <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(ETH_HandleTypeDef *heth)
{
 80044ac:	b480      	push	{r7}
 80044ae:	b083      	sub	sp, #12
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	370c      	adds	r7, #12
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr

080044c6 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80044c6:	b580      	push	{r7, lr}
 80044c8:	b084      	sub	sp, #16
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80044ce:	2300      	movs	r3, #0
 80044d0:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	6812      	ldr	r2, [r2, #0]
 80044e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044e4:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80044e8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80044f6:	2001      	movs	r0, #1
 80044f8:	f7fd febc 	bl	8002274 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004506:	6193      	str	r3, [r2, #24]
}
 8004508:	bf00      	nop
 800450a:	3710      	adds	r7, #16
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	4b51      	ldr	r3, [pc, #324]	; (800466c <ETH_SetMACConfig+0x15c>)
 8004526:	4013      	ands	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	7c1b      	ldrb	r3, [r3, #16]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d102      	bne.n	8004538 <ETH_SetMACConfig+0x28>
 8004532:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004536:	e000      	b.n	800453a <ETH_SetMACConfig+0x2a>
 8004538:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	7c5b      	ldrb	r3, [r3, #17]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d102      	bne.n	8004548 <ETH_SetMACConfig+0x38>
 8004542:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004546:	e000      	b.n	800454a <ETH_SetMACConfig+0x3a>
 8004548:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800454a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004550:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	7fdb      	ldrb	r3, [r3, #31]
 8004556:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004558:	431a      	orrs	r2, r3
                        macconf->Speed |
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800455e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004560:	683a      	ldr	r2, [r7, #0]
 8004562:	7f92      	ldrb	r2, [r2, #30]
 8004564:	2a00      	cmp	r2, #0
 8004566:	d102      	bne.n	800456e <ETH_SetMACConfig+0x5e>
 8004568:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800456c:	e000      	b.n	8004570 <ETH_SetMACConfig+0x60>
 800456e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004570:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	7f1b      	ldrb	r3, [r3, #28]
 8004576:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004578:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800457e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	791b      	ldrb	r3, [r3, #4]
 8004584:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004586:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004588:	683a      	ldr	r2, [r7, #0]
 800458a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800458e:	2a00      	cmp	r2, #0
 8004590:	d102      	bne.n	8004598 <ETH_SetMACConfig+0x88>
 8004592:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004596:	e000      	b.n	800459a <ETH_SetMACConfig+0x8a>
 8004598:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800459a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	7bdb      	ldrb	r3, [r3, #15]
 80045a0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80045a2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80045a8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045b0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80045b2:	4313      	orrs	r3, r2
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80045ca:	2001      	movs	r0, #1
 80045cc:	f7fd fe52 	bl	8002274 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	f64f 7341 	movw	r3, #65345	; 0xff41
 80045e6:	4013      	ands	r3, r2
 80045e8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045ee:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80045f0:	683a      	ldr	r2, [r7, #0]
 80045f2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80045f6:	2a00      	cmp	r2, #0
 80045f8:	d101      	bne.n	80045fe <ETH_SetMACConfig+0xee>
 80045fa:	2280      	movs	r2, #128	; 0x80
 80045fc:	e000      	b.n	8004600 <ETH_SetMACConfig+0xf0>
 80045fe:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004600:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004606:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800460e:	2a01      	cmp	r2, #1
 8004610:	d101      	bne.n	8004616 <ETH_SetMACConfig+0x106>
 8004612:	2208      	movs	r2, #8
 8004614:	e000      	b.n	8004618 <ETH_SetMACConfig+0x108>
 8004616:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004618:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8004620:	2a01      	cmp	r2, #1
 8004622:	d101      	bne.n	8004628 <ETH_SetMACConfig+0x118>
 8004624:	2204      	movs	r2, #4
 8004626:	e000      	b.n	800462a <ETH_SetMACConfig+0x11a>
 8004628:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800462a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8004632:	2a01      	cmp	r2, #1
 8004634:	d101      	bne.n	800463a <ETH_SetMACConfig+0x12a>
 8004636:	2202      	movs	r2, #2
 8004638:	e000      	b.n	800463c <ETH_SetMACConfig+0x12c>
 800463a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800463c:	4313      	orrs	r3, r2
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	4313      	orrs	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004654:	2001      	movs	r0, #1
 8004656:	f7fd fe0d 	bl	8002274 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	619a      	str	r2, [r3, #24]
}
 8004662:	bf00      	nop
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	ff20810f 	.word	0xff20810f

08004670 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004682:	699b      	ldr	r3, [r3, #24]
 8004684:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	4b3d      	ldr	r3, [pc, #244]	; (8004780 <ETH_SetDMAConfig+0x110>)
 800468a:	4013      	ands	r3, r2
 800468c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	7b1b      	ldrb	r3, [r3, #12]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d102      	bne.n	800469c <ETH_SetDMAConfig+0x2c>
 8004696:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800469a:	e000      	b.n	800469e <ETH_SetDMAConfig+0x2e>
 800469c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	7b5b      	ldrb	r3, [r3, #13]
 80046a2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80046a4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	7f52      	ldrb	r2, [r2, #29]
 80046aa:	2a00      	cmp	r2, #0
 80046ac:	d102      	bne.n	80046b4 <ETH_SetDMAConfig+0x44>
 80046ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80046b2:	e000      	b.n	80046b6 <ETH_SetDMAConfig+0x46>
 80046b4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80046b6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	7b9b      	ldrb	r3, [r3, #14]
 80046bc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80046be:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80046c4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	7f1b      	ldrb	r3, [r3, #28]
 80046ca:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80046cc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	7f9b      	ldrb	r3, [r3, #30]
 80046d2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80046d4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80046da:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80046e2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80046e4:	4313      	orrs	r3, r2
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80046f4:	461a      	mov	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004706:	2001      	movs	r0, #1
 8004708:	f7fd fdb4 	bl	8002274 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004714:	461a      	mov	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	791b      	ldrb	r3, [r3, #4]
 800471e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004724:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800472a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004730:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004738:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800473a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004740:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004742:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004748:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800474a:	687a      	ldr	r2, [r7, #4]
 800474c:	6812      	ldr	r2, [r2, #0]
 800474e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004752:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004756:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004764:	2001      	movs	r0, #1
 8004766:	f7fd fd85 	bl	8002274 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004772:	461a      	mov	r2, r3
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6013      	str	r3, [r2, #0]
}
 8004778:	bf00      	nop
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	f8de3f23 	.word	0xf8de3f23

08004784 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b0a6      	sub	sp, #152	; 0x98
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800478c:	2301      	movs	r3, #1
 800478e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8004792:	2301      	movs	r3, #1
 8004794:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004798:	2300      	movs	r3, #0
 800479a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800479c:	2300      	movs	r3, #0
 800479e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80047a2:	2301      	movs	r3, #1
 80047a4:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80047a8:	2300      	movs	r3, #0
 80047aa:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80047ae:	2301      	movs	r3, #1
 80047b0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80047b4:	2300      	movs	r3, #0
 80047b6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80047ba:	2300      	movs	r3, #0
 80047bc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80047c0:	2300      	movs	r3, #0
 80047c2:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80047c4:	2300      	movs	r3, #0
 80047c6:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80047ca:	2300      	movs	r3, #0
 80047cc:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80047ce:	2300      	movs	r3, #0
 80047d0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80047d4:	2300      	movs	r3, #0
 80047d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80047da:	2300      	movs	r3, #0
 80047dc:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80047e0:	2300      	movs	r3, #0
 80047e2:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80047e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80047ea:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80047ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80047f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80047f2:	2300      	movs	r3, #0
 80047f4:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80047f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80047fc:	4619      	mov	r1, r3
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f7ff fe86 	bl	8004510 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8004804:	2301      	movs	r3, #1
 8004806:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004808:	2301      	movs	r3, #1
 800480a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800480c:	2301      	movs	r3, #1
 800480e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8004812:	2301      	movs	r3, #1
 8004814:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8004816:	2300      	movs	r3, #0
 8004818:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800481a:	2300      	movs	r3, #0
 800481c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004820:	2300      	movs	r3, #0
 8004822:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8004826:	2300      	movs	r3, #0
 8004828:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800482a:	2301      	movs	r3, #1
 800482c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004830:	2301      	movs	r3, #1
 8004832:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004834:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004838:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800483a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800483e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004840:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004844:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004846:	2301      	movs	r3, #1
 8004848:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800484c:	2300      	movs	r3, #0
 800484e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004850:	2300      	movs	r3, #0
 8004852:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004854:	f107 0308 	add.w	r3, r7, #8
 8004858:	4619      	mov	r1, r3
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7ff ff08 	bl	8004670 <ETH_SetDMAConfig>
}
 8004860:	bf00      	nop
 8004862:	3798      	adds	r7, #152	; 0x98
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004868:	b480      	push	{r7}
 800486a:	b087      	sub	sp, #28
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	3305      	adds	r3, #5
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	021b      	lsls	r3, r3, #8
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	3204      	adds	r2, #4
 8004880:	7812      	ldrb	r2, [r2, #0]
 8004882:	4313      	orrs	r3, r2
 8004884:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	4b11      	ldr	r3, [pc, #68]	; (80048d0 <ETH_MACAddressConfig+0x68>)
 800488a:	4413      	add	r3, r2
 800488c:	461a      	mov	r2, r3
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	3303      	adds	r3, #3
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	061a      	lsls	r2, r3, #24
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	3302      	adds	r3, #2
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	041b      	lsls	r3, r3, #16
 80048a2:	431a      	orrs	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	3301      	adds	r3, #1
 80048a8:	781b      	ldrb	r3, [r3, #0]
 80048aa:	021b      	lsls	r3, r3, #8
 80048ac:	4313      	orrs	r3, r2
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	7812      	ldrb	r2, [r2, #0]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80048b6:	68ba      	ldr	r2, [r7, #8]
 80048b8:	4b06      	ldr	r3, [pc, #24]	; (80048d4 <ETH_MACAddressConfig+0x6c>)
 80048ba:	4413      	add	r3, r2
 80048bc:	461a      	mov	r2, r3
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	6013      	str	r3, [r2, #0]
}
 80048c2:	bf00      	nop
 80048c4:	371c      	adds	r7, #28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	40028040 	.word	0x40028040
 80048d4:	40028044 	.word	0x40028044

080048d8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80048e0:	2300      	movs	r3, #0
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	e03e      	b.n	8004964 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	68d9      	ldr	r1, [r3, #12]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	00db      	lsls	r3, r3, #3
 80048f4:	440b      	add	r3, r1
 80048f6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	2200      	movs	r2, #0
 80048fc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	2200      	movs	r2, #0
 8004902:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2200      	movs	r2, #0
 8004908:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	2200      	movs	r2, #0
 800490e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004910:	68b9      	ldr	r1, [r7, #8]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	3206      	adds	r2, #6
 8004918:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2b02      	cmp	r3, #2
 800492c:	d80c      	bhi.n	8004948 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	68d9      	ldr	r1, [r3, #12]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	1c5a      	adds	r2, r3, #1
 8004936:	4613      	mov	r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	4413      	add	r3, r2
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	440b      	add	r3, r1
 8004940:	461a      	mov	r2, r3
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	60da      	str	r2, [r3, #12]
 8004946:	e004      	b.n	8004952 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	461a      	mov	r2, r3
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	3301      	adds	r3, #1
 8004962:	60fb      	str	r3, [r7, #12]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	2b03      	cmp	r3, #3
 8004968:	d9bd      	bls.n	80048e6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800497c:	611a      	str	r2, [r3, #16]
}
 800497e:	bf00      	nop
 8004980:	3714      	adds	r7, #20
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800498a:	b480      	push	{r7}
 800498c:	b085      	sub	sp, #20
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004992:	2300      	movs	r3, #0
 8004994:	60fb      	str	r3, [r7, #12]
 8004996:	e046      	b.n	8004a26 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6919      	ldr	r1, [r3, #16]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	4613      	mov	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4413      	add	r3, r2
 80049a4:	00db      	lsls	r3, r3, #3
 80049a6:	440b      	add	r3, r1
 80049a8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	2200      	movs	r2, #0
 80049ae:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	2200      	movs	r2, #0
 80049b4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	2200      	movs	r2, #0
 80049ba:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2200      	movs	r2, #0
 80049c0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80049c2:	68bb      	ldr	r3, [r7, #8]
 80049c4:	2200      	movs	r2, #0
 80049c6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	2200      	movs	r2, #0
 80049cc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80049d4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	f44f 428c 	mov.w	r2, #17920	; 0x4600
 80049dc:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80049ea:	68b9      	ldr	r1, [r7, #8]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	3212      	adds	r2, #18
 80049f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d80c      	bhi.n	8004a16 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6919      	ldr	r1, [r3, #16]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	1c5a      	adds	r2, r3, #1
 8004a04:	4613      	mov	r3, r2
 8004a06:	009b      	lsls	r3, r3, #2
 8004a08:	4413      	add	r3, r2
 8004a0a:	00db      	lsls	r3, r3, #3
 8004a0c:	440b      	add	r3, r1
 8004a0e:	461a      	mov	r2, r3
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	60da      	str	r2, [r3, #12]
 8004a14:	e004      	b.n	8004a20 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	691b      	ldr	r3, [r3, #16]
 8004a1a:	461a      	mov	r2, r3
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	3301      	adds	r3, #1
 8004a24:	60fb      	str	r3, [r7, #12]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2b03      	cmp	r3, #3
 8004a2a:	d9b5      	bls.n	8004998 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2200      	movs	r2, #0
 8004a48:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691a      	ldr	r2, [r3, #16]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a56:	60da      	str	r2, [r3, #12]
}
 8004a58:	bf00      	nop
 8004a5a:	3714      	adds	r7, #20
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <ETH_Prepare_Tx_Descriptors>:
  * @param  pTxConfig: Tx packet configuration
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t ItMode)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b08d      	sub	sp, #52	; 0x34
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	3318      	adds	r3, #24
 8004a74:	617b      	str	r3, [r7, #20]
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	613b      	str	r3, [r7, #16]
  uint32_t idx;
  uint32_t descnbr = 0;
 8004a82:	2300      	movs	r3, #0
 8004a84:	627b      	str	r3, [r7, #36]	; 0x24
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a8e:	623b      	str	r3, [r7, #32]

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	689b      	ldr	r3, [r3, #8]
 8004a94:	61fb      	str	r3, [r7, #28]
  uint32_t           bd_count = 0;
 8004a96:	2300      	movs	r3, #0
 8004a98:	61bb      	str	r3, [r7, #24]

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004aa2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004aa6:	d007      	beq.n	8004ab8 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aac:	3304      	adds	r3, #4
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	4413      	add	r3, r2
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d001      	beq.n	8004abc <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8004ab8:	2302      	movs	r3, #2
 8004aba:	e0ff      	b.n	8004cbc <ETH_Prepare_Tx_Descriptors+0x258>
  }


  descnbr += 1U;
 8004abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004abe:	3301      	adds	r3, #1
 8004ac0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	6a3b      	ldr	r3, [r7, #32]
 8004aca:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004acc:	6a3b      	ldr	r3, [r7, #32]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	4b7d      	ldr	r3, [pc, #500]	; (8004cc8 <ETH_Prepare_Tx_Descriptors+0x264>)
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	69fa      	ldr	r2, [r7, #28]
 8004ad6:	6852      	ldr	r2, [r2, #4]
 8004ad8:	431a      	orrs	r2, r3
 8004ada:	6a3b      	ldr	r3, [r7, #32]
 8004adc:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0301 	and.w	r3, r3, #1
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d008      	beq.n	8004afc <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8004aea:	6a3b      	ldr	r3, [r7, #32]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	695b      	ldr	r3, [r3, #20]
 8004af6:	431a      	orrs	r2, r3
 8004af8:	6a3b      	ldr	r3, [r7, #32]
 8004afa:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0320 	and.w	r3, r3, #32
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d008      	beq.n	8004b1a <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8004b08:	6a3b      	ldr	r3, [r7, #32]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	431a      	orrs	r2, r3
 8004b16:	6a3b      	ldr	r3, [r7, #32]
 8004b18:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d005      	beq.n	8004b32 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004b2e:	6a3b      	ldr	r3, [r7, #32]
 8004b30:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8004b32:	6a3b      	ldr	r3, [r7, #32]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004b3a:	6a3b      	ldr	r3, [r7, #32]
 8004b3c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
 8004b3e:	f3bf 8f5f 	dmb	sy
}
 8004b42:	bf00      	nop

  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004b44:	6a3b      	ldr	r3, [r7, #32]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004b4c:	6a3b      	ldr	r3, [r7, #32]
 8004b4e:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8004b50:	e082      	b.n	8004c58 <ETH_Prepare_Tx_Descriptors+0x1f4>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004b52:	6a3b      	ldr	r3, [r7, #32]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004b5a:	6a3b      	ldr	r3, [r7, #32]
 8004b5c:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d006      	beq.n	8004b72 <ETH_Prepare_Tx_Descriptors+0x10e>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004b64:	6a3b      	ldr	r3, [r7, #32]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004b6c:	6a3b      	ldr	r3, [r7, #32]
 8004b6e:	601a      	str	r2, [r3, #0]
 8004b70:	e005      	b.n	8004b7e <ETH_Prepare_Tx_Descriptors+0x11a>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004b7a:	6a3b      	ldr	r3, [r7, #32]
 8004b7c:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8004b7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b80:	3301      	adds	r3, #1
 8004b82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b86:	2b03      	cmp	r3, #3
 8004b88:	d902      	bls.n	8004b90 <ETH_Prepare_Tx_Descriptors+0x12c>
 8004b8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b8c:	3b04      	subs	r3, #4
 8004b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b98:	623b      	str	r3, [r7, #32]

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
 8004ba4:	601a      	str	r2, [r3, #0]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8004ba6:	6a3b      	ldr	r3, [r7, #32]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004bae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004bb2:	d007      	beq.n	8004bc4 <ETH_Prepare_Tx_Descriptors+0x160>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb8:	3304      	adds	r3, #4
 8004bba:	009b      	lsls	r3, r3, #2
 8004bbc:	4413      	add	r3, r2
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d029      	beq.n	8004c18 <ETH_Prepare_Tx_Descriptors+0x1b4>
    {
      descidx = firstdescidx;
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	62fb      	str	r3, [r7, #44]	; 0x2c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bd0:	623b      	str	r3, [r7, #32]

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004bd6:	e019      	b.n	8004c0c <ETH_Prepare_Tx_Descriptors+0x1a8>
  __ASM volatile ("dmb 0xF":::"memory");
 8004bd8:	f3bf 8f5f 	dmb	sy
}
 8004bdc:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004bde:	6a3b      	ldr	r3, [r7, #32]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004be6:	6a3b      	ldr	r3, [r7, #32]
 8004be8:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8004bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bec:	3301      	adds	r3, #1
 8004bee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf2:	2b03      	cmp	r3, #3
 8004bf4:	d902      	bls.n	8004bfc <ETH_Prepare_Tx_Descriptors+0x198>
 8004bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bf8:	3b04      	subs	r3, #4
 8004bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c04:	623b      	str	r3, [r7, #32]
      for (idx = 0; idx < descnbr; idx ++)
 8004c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c08:	3301      	adds	r3, #1
 8004c0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c0c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d3e1      	bcc.n	8004bd8 <ETH_Prepare_Tx_Descriptors+0x174>
      }

      return HAL_ETH_ERROR_BUSY;
 8004c14:	2302      	movs	r3, #2
 8004c16:	e051      	b.n	8004cbc <ETH_Prepare_Tx_Descriptors+0x258>
    }

    descnbr += 1U;
 8004c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8004c1e:	69fb      	ldr	r3, [r7, #28]
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	61fb      	str	r3, [r7, #28]

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	6a3b      	ldr	r3, [r7, #32]
 8004c2c:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8004c2e:	6a3b      	ldr	r3, [r7, #32]
 8004c30:	685a      	ldr	r2, [r3, #4]
 8004c32:	4b25      	ldr	r3, [pc, #148]	; (8004cc8 <ETH_Prepare_Tx_Descriptors+0x264>)
 8004c34:	4013      	ands	r3, r2
 8004c36:	69fa      	ldr	r2, [r7, #28]
 8004c38:	6852      	ldr	r2, [r2, #4]
 8004c3a:	431a      	orrs	r2, r3
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	3301      	adds	r3, #1
 8004c44:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("dmb 0xF":::"memory");
 8004c46:	f3bf 8f5f 	dmb	sy
}
 8004c4a:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8004c4c:	6a3b      	ldr	r3, [r7, #32]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004c54:	6a3b      	ldr	r3, [r7, #32]
 8004c56:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f47f af78 	bne.w	8004b52 <ETH_Prepare_Tx_Descriptors+0xee>
  }

  if (ItMode != ((uint32_t)RESET))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d006      	beq.n	8004c76 <ETH_Prepare_Tx_Descriptors+0x212>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004c68:	6a3b      	ldr	r3, [r7, #32]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	601a      	str	r2, [r3, #0]
 8004c74:	e005      	b.n	8004c82 <ETH_Prepare_Tx_Descriptors+0x21e>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8004c76:	6a3b      	ldr	r3, [r7, #32]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004c8a:	6a3b      	ldr	r3, [r7, #32]
 8004c8c:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c92:	6979      	ldr	r1, [r7, #20]
 8004c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c96:	3304      	adds	r3, #4
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	440b      	add	r3, r1
 8004c9c:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004ca2:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004ca4:	b672      	cpsid	i
}
 8004ca6:	bf00      	nop

  /* disable the interrupt */
  __disable_irq();

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	4413      	add	r3, r2
 8004cb0:	1c5a      	adds	r2, r3, #1
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	629a      	str	r2, [r3, #40]	; 0x28
  __ASM volatile ("cpsie i" : : : "memory");
 8004cb6:	b662      	cpsie	i
}
 8004cb8:	bf00      	nop
  /* Enable interrupts back */
  __enable_irq();


  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3734      	adds	r7, #52	; 0x34
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	ffffe000 	.word	0xffffe000

08004ccc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b089      	sub	sp, #36	; 0x24
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	61fb      	str	r3, [r7, #28]
 8004cea:	e175      	b.n	8004fd8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004cec:	2201      	movs	r2, #1
 8004cee:	69fb      	ldr	r3, [r7, #28]
 8004cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	429a      	cmp	r2, r3
 8004d06:	f040 8164 	bne.w	8004fd2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f003 0303 	and.w	r3, r3, #3
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d005      	beq.n	8004d22 <HAL_GPIO_Init+0x56>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	2b02      	cmp	r3, #2
 8004d20:	d130      	bne.n	8004d84 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	005b      	lsls	r3, r3, #1
 8004d2c:	2203      	movs	r2, #3
 8004d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d32:	43db      	mvns	r3, r3
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	4013      	ands	r3, r2
 8004d38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	68da      	ldr	r2, [r3, #12]
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	fa02 f303 	lsl.w	r3, r2, r3
 8004d46:	69ba      	ldr	r2, [r7, #24]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	69ba      	ldr	r2, [r7, #24]
 8004d50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d58:	2201      	movs	r2, #1
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d60:	43db      	mvns	r3, r3
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	4013      	ands	r3, r2
 8004d66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	091b      	lsrs	r3, r3, #4
 8004d6e:	f003 0201 	and.w	r2, r3, #1
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	69ba      	ldr	r2, [r7, #24]
 8004d82:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	f003 0303 	and.w	r3, r3, #3
 8004d8c:	2b03      	cmp	r3, #3
 8004d8e:	d017      	beq.n	8004dc0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004d96:	69fb      	ldr	r3, [r7, #28]
 8004d98:	005b      	lsls	r3, r3, #1
 8004d9a:	2203      	movs	r2, #3
 8004d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004da0:	43db      	mvns	r3, r3
 8004da2:	69ba      	ldr	r2, [r7, #24]
 8004da4:	4013      	ands	r3, r2
 8004da6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	689a      	ldr	r2, [r3, #8]
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	005b      	lsls	r3, r3, #1
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	f003 0303 	and.w	r3, r3, #3
 8004dc8:	2b02      	cmp	r3, #2
 8004dca:	d123      	bne.n	8004e14 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	08da      	lsrs	r2, r3, #3
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	3208      	adds	r2, #8
 8004dd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	f003 0307 	and.w	r3, r3, #7
 8004de0:	009b      	lsls	r3, r3, #2
 8004de2:	220f      	movs	r2, #15
 8004de4:	fa02 f303 	lsl.w	r3, r2, r3
 8004de8:	43db      	mvns	r3, r3
 8004dea:	69ba      	ldr	r2, [r7, #24]
 8004dec:	4013      	ands	r3, r2
 8004dee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	691a      	ldr	r2, [r3, #16]
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	f003 0307 	and.w	r3, r3, #7
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004e00:	69ba      	ldr	r2, [r7, #24]
 8004e02:	4313      	orrs	r3, r2
 8004e04:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	08da      	lsrs	r2, r3, #3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	3208      	adds	r2, #8
 8004e0e:	69b9      	ldr	r1, [r7, #24]
 8004e10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004e1a:	69fb      	ldr	r3, [r7, #28]
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	2203      	movs	r2, #3
 8004e20:	fa02 f303 	lsl.w	r3, r2, r3
 8004e24:	43db      	mvns	r3, r3
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	4013      	ands	r3, r2
 8004e2a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f003 0203 	and.w	r2, r3, #3
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	005b      	lsls	r3, r3, #1
 8004e38:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	f000 80be 	beq.w	8004fd2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e56:	4b66      	ldr	r3, [pc, #408]	; (8004ff0 <HAL_GPIO_Init+0x324>)
 8004e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5a:	4a65      	ldr	r2, [pc, #404]	; (8004ff0 <HAL_GPIO_Init+0x324>)
 8004e5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e60:	6453      	str	r3, [r2, #68]	; 0x44
 8004e62:	4b63      	ldr	r3, [pc, #396]	; (8004ff0 <HAL_GPIO_Init+0x324>)
 8004e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e6a:	60fb      	str	r3, [r7, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004e6e:	4a61      	ldr	r2, [pc, #388]	; (8004ff4 <HAL_GPIO_Init+0x328>)
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	089b      	lsrs	r3, r3, #2
 8004e74:	3302      	adds	r3, #2
 8004e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	f003 0303 	and.w	r3, r3, #3
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	220f      	movs	r2, #15
 8004e86:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8a:	43db      	mvns	r3, r3
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4013      	ands	r3, r2
 8004e90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a58      	ldr	r2, [pc, #352]	; (8004ff8 <HAL_GPIO_Init+0x32c>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d037      	beq.n	8004f0a <HAL_GPIO_Init+0x23e>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a57      	ldr	r2, [pc, #348]	; (8004ffc <HAL_GPIO_Init+0x330>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d031      	beq.n	8004f06 <HAL_GPIO_Init+0x23a>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a56      	ldr	r2, [pc, #344]	; (8005000 <HAL_GPIO_Init+0x334>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d02b      	beq.n	8004f02 <HAL_GPIO_Init+0x236>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4a55      	ldr	r2, [pc, #340]	; (8005004 <HAL_GPIO_Init+0x338>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d025      	beq.n	8004efe <HAL_GPIO_Init+0x232>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	4a54      	ldr	r2, [pc, #336]	; (8005008 <HAL_GPIO_Init+0x33c>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d01f      	beq.n	8004efa <HAL_GPIO_Init+0x22e>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	4a53      	ldr	r2, [pc, #332]	; (800500c <HAL_GPIO_Init+0x340>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d019      	beq.n	8004ef6 <HAL_GPIO_Init+0x22a>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	4a52      	ldr	r2, [pc, #328]	; (8005010 <HAL_GPIO_Init+0x344>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d013      	beq.n	8004ef2 <HAL_GPIO_Init+0x226>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a51      	ldr	r2, [pc, #324]	; (8005014 <HAL_GPIO_Init+0x348>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d00d      	beq.n	8004eee <HAL_GPIO_Init+0x222>
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	4a50      	ldr	r2, [pc, #320]	; (8005018 <HAL_GPIO_Init+0x34c>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d007      	beq.n	8004eea <HAL_GPIO_Init+0x21e>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a4f      	ldr	r2, [pc, #316]	; (800501c <HAL_GPIO_Init+0x350>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d101      	bne.n	8004ee6 <HAL_GPIO_Init+0x21a>
 8004ee2:	2309      	movs	r3, #9
 8004ee4:	e012      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004ee6:	230a      	movs	r3, #10
 8004ee8:	e010      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004eea:	2308      	movs	r3, #8
 8004eec:	e00e      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004eee:	2307      	movs	r3, #7
 8004ef0:	e00c      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004ef2:	2306      	movs	r3, #6
 8004ef4:	e00a      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004ef6:	2305      	movs	r3, #5
 8004ef8:	e008      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004efa:	2304      	movs	r3, #4
 8004efc:	e006      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004efe:	2303      	movs	r3, #3
 8004f00:	e004      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004f02:	2302      	movs	r3, #2
 8004f04:	e002      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004f06:	2301      	movs	r3, #1
 8004f08:	e000      	b.n	8004f0c <HAL_GPIO_Init+0x240>
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	69fa      	ldr	r2, [r7, #28]
 8004f0e:	f002 0203 	and.w	r2, r2, #3
 8004f12:	0092      	lsls	r2, r2, #2
 8004f14:	4093      	lsls	r3, r2
 8004f16:	69ba      	ldr	r2, [r7, #24]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004f1c:	4935      	ldr	r1, [pc, #212]	; (8004ff4 <HAL_GPIO_Init+0x328>)
 8004f1e:	69fb      	ldr	r3, [r7, #28]
 8004f20:	089b      	lsrs	r3, r3, #2
 8004f22:	3302      	adds	r3, #2
 8004f24:	69ba      	ldr	r2, [r7, #24]
 8004f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f2a:	4b3d      	ldr	r3, [pc, #244]	; (8005020 <HAL_GPIO_Init+0x354>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	43db      	mvns	r3, r3
 8004f34:	69ba      	ldr	r2, [r7, #24]
 8004f36:	4013      	ands	r3, r2
 8004f38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004f46:	69ba      	ldr	r2, [r7, #24]
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f4e:	4a34      	ldr	r2, [pc, #208]	; (8005020 <HAL_GPIO_Init+0x354>)
 8004f50:	69bb      	ldr	r3, [r7, #24]
 8004f52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f54:	4b32      	ldr	r3, [pc, #200]	; (8005020 <HAL_GPIO_Init+0x354>)
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	43db      	mvns	r3, r3
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	4013      	ands	r3, r2
 8004f62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d003      	beq.n	8004f78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004f70:	69ba      	ldr	r2, [r7, #24]
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f78:	4a29      	ldr	r2, [pc, #164]	; (8005020 <HAL_GPIO_Init+0x354>)
 8004f7a:	69bb      	ldr	r3, [r7, #24]
 8004f7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f7e:	4b28      	ldr	r3, [pc, #160]	; (8005020 <HAL_GPIO_Init+0x354>)
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	43db      	mvns	r3, r3
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d003      	beq.n	8004fa2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004f9a:	69ba      	ldr	r2, [r7, #24]
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004fa2:	4a1f      	ldr	r2, [pc, #124]	; (8005020 <HAL_GPIO_Init+0x354>)
 8004fa4:	69bb      	ldr	r3, [r7, #24]
 8004fa6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004fa8:	4b1d      	ldr	r3, [pc, #116]	; (8005020 <HAL_GPIO_Init+0x354>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	43db      	mvns	r3, r3
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d003      	beq.n	8004fcc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004fc4:	69ba      	ldr	r2, [r7, #24]
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004fcc:	4a14      	ldr	r2, [pc, #80]	; (8005020 <HAL_GPIO_Init+0x354>)
 8004fce:	69bb      	ldr	r3, [r7, #24]
 8004fd0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	3301      	adds	r3, #1
 8004fd6:	61fb      	str	r3, [r7, #28]
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	2b0f      	cmp	r3, #15
 8004fdc:	f67f ae86 	bls.w	8004cec <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004fe0:	bf00      	nop
 8004fe2:	bf00      	nop
 8004fe4:	3724      	adds	r7, #36	; 0x24
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	40013800 	.word	0x40013800
 8004ff8:	40020000 	.word	0x40020000
 8004ffc:	40020400 	.word	0x40020400
 8005000:	40020800 	.word	0x40020800
 8005004:	40020c00 	.word	0x40020c00
 8005008:	40021000 	.word	0x40021000
 800500c:	40021400 	.word	0x40021400
 8005010:	40021800 	.word	0x40021800
 8005014:	40021c00 	.word	0x40021c00
 8005018:	40022000 	.word	0x40022000
 800501c:	40022400 	.word	0x40022400
 8005020:	40013c00 	.word	0x40013c00

08005024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005024:	b480      	push	{r7}
 8005026:	b083      	sub	sp, #12
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	460b      	mov	r3, r1
 800502e:	807b      	strh	r3, [r7, #2]
 8005030:	4613      	mov	r3, r2
 8005032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005034:	787b      	ldrb	r3, [r7, #1]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800503a:	887a      	ldrh	r2, [r7, #2]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005040:	e003      	b.n	800504a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005042:	887b      	ldrh	r3, [r7, #2]
 8005044:	041a      	lsls	r2, r3, #16
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	619a      	str	r2, [r3, #24]
}
 800504a:	bf00      	nop
 800504c:	370c      	adds	r7, #12
 800504e:	46bd      	mov	sp, r7
 8005050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005054:	4770      	bx	lr

08005056 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005056:	b480      	push	{r7}
 8005058:	b085      	sub	sp, #20
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
 800505e:	460b      	mov	r3, r1
 8005060:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	695b      	ldr	r3, [r3, #20]
 8005066:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005068:	887a      	ldrh	r2, [r7, #2]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	4013      	ands	r3, r2
 800506e:	041a      	lsls	r2, r3, #16
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	43d9      	mvns	r1, r3
 8005074:	887b      	ldrh	r3, [r7, #2]
 8005076:	400b      	ands	r3, r1
 8005078:	431a      	orrs	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	619a      	str	r2, [r3, #24]
}
 800507e:	bf00      	nop
 8005080:	3714      	adds	r7, #20
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800508a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800508c:	b08f      	sub	sp, #60	; 0x3c
 800508e:	af0a      	add	r7, sp, #40	; 0x28
 8005090:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d101      	bne.n	800509c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e116      	b.n	80052ca <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80050a8:	b2db      	uxtb	r3, r3
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d106      	bne.n	80050bc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2200      	movs	r2, #0
 80050b2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f7fc fcf8 	bl	8001aac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2203      	movs	r2, #3
 80050c0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d102      	bne.n	80050d6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4618      	mov	r0, r3
 80050dc:	f002 fe86 	bl	8007dec <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	603b      	str	r3, [r7, #0]
 80050e6:	687e      	ldr	r6, [r7, #4]
 80050e8:	466d      	mov	r5, sp
 80050ea:	f106 0410 	add.w	r4, r6, #16
 80050ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80050f0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80050f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80050f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80050f6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80050fa:	e885 0003 	stmia.w	r5, {r0, r1}
 80050fe:	1d33      	adds	r3, r6, #4
 8005100:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005102:	6838      	ldr	r0, [r7, #0]
 8005104:	f002 fe1a 	bl	8007d3c <USB_CoreInit>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d005      	beq.n	800511a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2202      	movs	r2, #2
 8005112:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e0d7      	b.n	80052ca <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	2100      	movs	r1, #0
 8005120:	4618      	mov	r0, r3
 8005122:	f002 fe74 	bl	8007e0e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005126:	2300      	movs	r3, #0
 8005128:	73fb      	strb	r3, [r7, #15]
 800512a:	e04a      	b.n	80051c2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800512c:	7bfa      	ldrb	r2, [r7, #15]
 800512e:	6879      	ldr	r1, [r7, #4]
 8005130:	4613      	mov	r3, r2
 8005132:	00db      	lsls	r3, r3, #3
 8005134:	4413      	add	r3, r2
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	440b      	add	r3, r1
 800513a:	333d      	adds	r3, #61	; 0x3d
 800513c:	2201      	movs	r2, #1
 800513e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005140:	7bfa      	ldrb	r2, [r7, #15]
 8005142:	6879      	ldr	r1, [r7, #4]
 8005144:	4613      	mov	r3, r2
 8005146:	00db      	lsls	r3, r3, #3
 8005148:	4413      	add	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	440b      	add	r3, r1
 800514e:	333c      	adds	r3, #60	; 0x3c
 8005150:	7bfa      	ldrb	r2, [r7, #15]
 8005152:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005154:	7bfa      	ldrb	r2, [r7, #15]
 8005156:	7bfb      	ldrb	r3, [r7, #15]
 8005158:	b298      	uxth	r0, r3
 800515a:	6879      	ldr	r1, [r7, #4]
 800515c:	4613      	mov	r3, r2
 800515e:	00db      	lsls	r3, r3, #3
 8005160:	4413      	add	r3, r2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	440b      	add	r3, r1
 8005166:	3344      	adds	r3, #68	; 0x44
 8005168:	4602      	mov	r2, r0
 800516a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800516c:	7bfa      	ldrb	r2, [r7, #15]
 800516e:	6879      	ldr	r1, [r7, #4]
 8005170:	4613      	mov	r3, r2
 8005172:	00db      	lsls	r3, r3, #3
 8005174:	4413      	add	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	440b      	add	r3, r1
 800517a:	3340      	adds	r3, #64	; 0x40
 800517c:	2200      	movs	r2, #0
 800517e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005180:	7bfa      	ldrb	r2, [r7, #15]
 8005182:	6879      	ldr	r1, [r7, #4]
 8005184:	4613      	mov	r3, r2
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	4413      	add	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	440b      	add	r3, r1
 800518e:	3348      	adds	r3, #72	; 0x48
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005194:	7bfa      	ldrb	r2, [r7, #15]
 8005196:	6879      	ldr	r1, [r7, #4]
 8005198:	4613      	mov	r3, r2
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	4413      	add	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	440b      	add	r3, r1
 80051a2:	334c      	adds	r3, #76	; 0x4c
 80051a4:	2200      	movs	r2, #0
 80051a6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80051a8:	7bfa      	ldrb	r2, [r7, #15]
 80051aa:	6879      	ldr	r1, [r7, #4]
 80051ac:	4613      	mov	r3, r2
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	4413      	add	r3, r2
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	440b      	add	r3, r1
 80051b6:	3354      	adds	r3, #84	; 0x54
 80051b8:	2200      	movs	r2, #0
 80051ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051bc:	7bfb      	ldrb	r3, [r7, #15]
 80051be:	3301      	adds	r3, #1
 80051c0:	73fb      	strb	r3, [r7, #15]
 80051c2:	7bfa      	ldrb	r2, [r7, #15]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d3af      	bcc.n	800512c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051cc:	2300      	movs	r3, #0
 80051ce:	73fb      	strb	r3, [r7, #15]
 80051d0:	e044      	b.n	800525c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80051d2:	7bfa      	ldrb	r2, [r7, #15]
 80051d4:	6879      	ldr	r1, [r7, #4]
 80051d6:	4613      	mov	r3, r2
 80051d8:	00db      	lsls	r3, r3, #3
 80051da:	4413      	add	r3, r2
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	440b      	add	r3, r1
 80051e0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80051e4:	2200      	movs	r2, #0
 80051e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80051e8:	7bfa      	ldrb	r2, [r7, #15]
 80051ea:	6879      	ldr	r1, [r7, #4]
 80051ec:	4613      	mov	r3, r2
 80051ee:	00db      	lsls	r3, r3, #3
 80051f0:	4413      	add	r3, r2
 80051f2:	009b      	lsls	r3, r3, #2
 80051f4:	440b      	add	r3, r1
 80051f6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80051fa:	7bfa      	ldrb	r2, [r7, #15]
 80051fc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80051fe:	7bfa      	ldrb	r2, [r7, #15]
 8005200:	6879      	ldr	r1, [r7, #4]
 8005202:	4613      	mov	r3, r2
 8005204:	00db      	lsls	r3, r3, #3
 8005206:	4413      	add	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	440b      	add	r3, r1
 800520c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005210:	2200      	movs	r2, #0
 8005212:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005214:	7bfa      	ldrb	r2, [r7, #15]
 8005216:	6879      	ldr	r1, [r7, #4]
 8005218:	4613      	mov	r3, r2
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	4413      	add	r3, r2
 800521e:	009b      	lsls	r3, r3, #2
 8005220:	440b      	add	r3, r1
 8005222:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005226:	2200      	movs	r2, #0
 8005228:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800522a:	7bfa      	ldrb	r2, [r7, #15]
 800522c:	6879      	ldr	r1, [r7, #4]
 800522e:	4613      	mov	r3, r2
 8005230:	00db      	lsls	r3, r3, #3
 8005232:	4413      	add	r3, r2
 8005234:	009b      	lsls	r3, r3, #2
 8005236:	440b      	add	r3, r1
 8005238:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800523c:	2200      	movs	r2, #0
 800523e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005240:	7bfa      	ldrb	r2, [r7, #15]
 8005242:	6879      	ldr	r1, [r7, #4]
 8005244:	4613      	mov	r3, r2
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	4413      	add	r3, r2
 800524a:	009b      	lsls	r3, r3, #2
 800524c:	440b      	add	r3, r1
 800524e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005252:	2200      	movs	r2, #0
 8005254:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005256:	7bfb      	ldrb	r3, [r7, #15]
 8005258:	3301      	adds	r3, #1
 800525a:	73fb      	strb	r3, [r7, #15]
 800525c:	7bfa      	ldrb	r2, [r7, #15]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	429a      	cmp	r2, r3
 8005264:	d3b5      	bcc.n	80051d2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	687e      	ldr	r6, [r7, #4]
 800526e:	466d      	mov	r5, sp
 8005270:	f106 0410 	add.w	r4, r6, #16
 8005274:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005276:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005278:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800527a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800527c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005280:	e885 0003 	stmia.w	r5, {r0, r1}
 8005284:	1d33      	adds	r3, r6, #4
 8005286:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005288:	6838      	ldr	r0, [r7, #0]
 800528a:	f002 fe0d 	bl	8007ea8 <USB_DevInit>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d005      	beq.n	80052a0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2202      	movs	r2, #2
 8005298:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e014      	b.n	80052ca <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b4:	2b01      	cmp	r3, #1
 80052b6:	d102      	bne.n	80052be <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f000 f80b 	bl	80052d4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4618      	mov	r0, r3
 80052c4:	f002 ffcb 	bl	800825e <USB_DevDisconnect>

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3714      	adds	r7, #20
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080052d4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b085      	sub	sp, #20
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2201      	movs	r2, #1
 80052e6:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005302:	4b05      	ldr	r3, [pc, #20]	; (8005318 <HAL_PCDEx_ActivateLPM+0x44>)
 8005304:	4313      	orrs	r3, r2
 8005306:	68fa      	ldr	r2, [r7, #12]
 8005308:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800530a:	2300      	movs	r3, #0
}
 800530c:	4618      	mov	r0, r3
 800530e:	3714      	adds	r7, #20
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr
 8005318:	10000003 	.word	0x10000003

0800531c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800531c:	b480      	push	{r7}
 800531e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005320:	4b05      	ldr	r3, [pc, #20]	; (8005338 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a04      	ldr	r2, [pc, #16]	; (8005338 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800532a:	6013      	str	r3, [r2, #0]
}
 800532c:	bf00      	nop
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	40007000 	.word	0x40007000

0800533c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b082      	sub	sp, #8
 8005340:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005342:	2300      	movs	r3, #0
 8005344:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005346:	4b23      	ldr	r3, [pc, #140]	; (80053d4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	4a22      	ldr	r2, [pc, #136]	; (80053d4 <HAL_PWREx_EnableOverDrive+0x98>)
 800534c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005350:	6413      	str	r3, [r2, #64]	; 0x40
 8005352:	4b20      	ldr	r3, [pc, #128]	; (80053d4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005356:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800535a:	603b      	str	r3, [r7, #0]
 800535c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800535e:	4b1e      	ldr	r3, [pc, #120]	; (80053d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a1d      	ldr	r2, [pc, #116]	; (80053d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005364:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005368:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800536a:	f7fc ff77 	bl	800225c <HAL_GetTick>
 800536e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005370:	e009      	b.n	8005386 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005372:	f7fc ff73 	bl	800225c <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005380:	d901      	bls.n	8005386 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e022      	b.n	80053cc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005386:	4b14      	ldr	r3, [pc, #80]	; (80053d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800538e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005392:	d1ee      	bne.n	8005372 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005394:	4b10      	ldr	r3, [pc, #64]	; (80053d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a0f      	ldr	r2, [pc, #60]	; (80053d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800539a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800539e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80053a0:	f7fc ff5c 	bl	800225c <HAL_GetTick>
 80053a4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80053a6:	e009      	b.n	80053bc <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80053a8:	f7fc ff58 	bl	800225c <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80053b6:	d901      	bls.n	80053bc <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80053b8:	2303      	movs	r3, #3
 80053ba:	e007      	b.n	80053cc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80053bc:	4b06      	ldr	r3, [pc, #24]	; (80053d8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80053be:	685b      	ldr	r3, [r3, #4]
 80053c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80053c8:	d1ee      	bne.n	80053a8 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3708      	adds	r7, #8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	40023800 	.word	0x40023800
 80053d8:	40007000 	.word	0x40007000

080053dc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b086      	sub	sp, #24
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80053e4:	2300      	movs	r3, #0
 80053e6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e29b      	b.n	800592a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0301 	and.w	r3, r3, #1
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 8087 	beq.w	800550e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005400:	4b96      	ldr	r3, [pc, #600]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f003 030c 	and.w	r3, r3, #12
 8005408:	2b04      	cmp	r3, #4
 800540a:	d00c      	beq.n	8005426 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800540c:	4b93      	ldr	r3, [pc, #588]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f003 030c 	and.w	r3, r3, #12
 8005414:	2b08      	cmp	r3, #8
 8005416:	d112      	bne.n	800543e <HAL_RCC_OscConfig+0x62>
 8005418:	4b90      	ldr	r3, [pc, #576]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005420:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005424:	d10b      	bne.n	800543e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005426:	4b8d      	ldr	r3, [pc, #564]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d06c      	beq.n	800550c <HAL_RCC_OscConfig+0x130>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d168      	bne.n	800550c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e275      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005446:	d106      	bne.n	8005456 <HAL_RCC_OscConfig+0x7a>
 8005448:	4b84      	ldr	r3, [pc, #528]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a83      	ldr	r2, [pc, #524]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800544e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005452:	6013      	str	r3, [r2, #0]
 8005454:	e02e      	b.n	80054b4 <HAL_RCC_OscConfig+0xd8>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d10c      	bne.n	8005478 <HAL_RCC_OscConfig+0x9c>
 800545e:	4b7f      	ldr	r3, [pc, #508]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a7e      	ldr	r2, [pc, #504]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005464:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	4b7c      	ldr	r3, [pc, #496]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a7b      	ldr	r2, [pc, #492]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005470:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005474:	6013      	str	r3, [r2, #0]
 8005476:	e01d      	b.n	80054b4 <HAL_RCC_OscConfig+0xd8>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005480:	d10c      	bne.n	800549c <HAL_RCC_OscConfig+0xc0>
 8005482:	4b76      	ldr	r3, [pc, #472]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a75      	ldr	r2, [pc, #468]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800548c:	6013      	str	r3, [r2, #0]
 800548e:	4b73      	ldr	r3, [pc, #460]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a72      	ldr	r2, [pc, #456]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005498:	6013      	str	r3, [r2, #0]
 800549a:	e00b      	b.n	80054b4 <HAL_RCC_OscConfig+0xd8>
 800549c:	4b6f      	ldr	r3, [pc, #444]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a6e      	ldr	r2, [pc, #440]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80054a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	4b6c      	ldr	r3, [pc, #432]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a6b      	ldr	r2, [pc, #428]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80054ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80054b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d013      	beq.n	80054e4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054bc:	f7fc fece 	bl	800225c <HAL_GetTick>
 80054c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054c2:	e008      	b.n	80054d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054c4:	f7fc feca 	bl	800225c <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	2b64      	cmp	r3, #100	; 0x64
 80054d0:	d901      	bls.n	80054d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e229      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054d6:	4b61      	ldr	r3, [pc, #388]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d0f0      	beq.n	80054c4 <HAL_RCC_OscConfig+0xe8>
 80054e2:	e014      	b.n	800550e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054e4:	f7fc feba 	bl	800225c <HAL_GetTick>
 80054e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054ec:	f7fc feb6 	bl	800225c <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	693b      	ldr	r3, [r7, #16]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b64      	cmp	r3, #100	; 0x64
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e215      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054fe:	4b57      	ldr	r3, [pc, #348]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d1f0      	bne.n	80054ec <HAL_RCC_OscConfig+0x110>
 800550a:	e000      	b.n	800550e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800550c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 0302 	and.w	r3, r3, #2
 8005516:	2b00      	cmp	r3, #0
 8005518:	d069      	beq.n	80055ee <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800551a:	4b50      	ldr	r3, [pc, #320]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	f003 030c 	and.w	r3, r3, #12
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00b      	beq.n	800553e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005526:	4b4d      	ldr	r3, [pc, #308]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f003 030c 	and.w	r3, r3, #12
 800552e:	2b08      	cmp	r3, #8
 8005530:	d11c      	bne.n	800556c <HAL_RCC_OscConfig+0x190>
 8005532:	4b4a      	ldr	r3, [pc, #296]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d116      	bne.n	800556c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800553e:	4b47      	ldr	r3, [pc, #284]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d005      	beq.n	8005556 <HAL_RCC_OscConfig+0x17a>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	68db      	ldr	r3, [r3, #12]
 800554e:	2b01      	cmp	r3, #1
 8005550:	d001      	beq.n	8005556 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e1e9      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005556:	4b41      	ldr	r3, [pc, #260]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	691b      	ldr	r3, [r3, #16]
 8005562:	00db      	lsls	r3, r3, #3
 8005564:	493d      	ldr	r1, [pc, #244]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005566:	4313      	orrs	r3, r2
 8005568:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800556a:	e040      	b.n	80055ee <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d023      	beq.n	80055bc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005574:	4b39      	ldr	r3, [pc, #228]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a38      	ldr	r2, [pc, #224]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800557a:	f043 0301 	orr.w	r3, r3, #1
 800557e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005580:	f7fc fe6c 	bl	800225c <HAL_GetTick>
 8005584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005586:	e008      	b.n	800559a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005588:	f7fc fe68 	bl	800225c <HAL_GetTick>
 800558c:	4602      	mov	r2, r0
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	1ad3      	subs	r3, r2, r3
 8005592:	2b02      	cmp	r3, #2
 8005594:	d901      	bls.n	800559a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e1c7      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800559a:	4b30      	ldr	r3, [pc, #192]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0302 	and.w	r3, r3, #2
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d0f0      	beq.n	8005588 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055a6:	4b2d      	ldr	r3, [pc, #180]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	4929      	ldr	r1, [pc, #164]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	600b      	str	r3, [r1, #0]
 80055ba:	e018      	b.n	80055ee <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80055bc:	4b27      	ldr	r3, [pc, #156]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a26      	ldr	r2, [pc, #152]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80055c2:	f023 0301 	bic.w	r3, r3, #1
 80055c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055c8:	f7fc fe48 	bl	800225c <HAL_GetTick>
 80055cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055ce:	e008      	b.n	80055e2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055d0:	f7fc fe44 	bl	800225c <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d901      	bls.n	80055e2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	e1a3      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80055e2:	4b1e      	ldr	r3, [pc, #120]	; (800565c <HAL_RCC_OscConfig+0x280>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1f0      	bne.n	80055d0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d038      	beq.n	800566c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d019      	beq.n	8005636 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005602:	4b16      	ldr	r3, [pc, #88]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005604:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005606:	4a15      	ldr	r2, [pc, #84]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005608:	f043 0301 	orr.w	r3, r3, #1
 800560c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800560e:	f7fc fe25 	bl	800225c <HAL_GetTick>
 8005612:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005614:	e008      	b.n	8005628 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005616:	f7fc fe21 	bl	800225c <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	2b02      	cmp	r3, #2
 8005622:	d901      	bls.n	8005628 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e180      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005628:	4b0c      	ldr	r3, [pc, #48]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800562a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800562c:	f003 0302 	and.w	r3, r3, #2
 8005630:	2b00      	cmp	r3, #0
 8005632:	d0f0      	beq.n	8005616 <HAL_RCC_OscConfig+0x23a>
 8005634:	e01a      	b.n	800566c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005636:	4b09      	ldr	r3, [pc, #36]	; (800565c <HAL_RCC_OscConfig+0x280>)
 8005638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800563a:	4a08      	ldr	r2, [pc, #32]	; (800565c <HAL_RCC_OscConfig+0x280>)
 800563c:	f023 0301 	bic.w	r3, r3, #1
 8005640:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005642:	f7fc fe0b 	bl	800225c <HAL_GetTick>
 8005646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005648:	e00a      	b.n	8005660 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800564a:	f7fc fe07 	bl	800225c <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	2b02      	cmp	r3, #2
 8005656:	d903      	bls.n	8005660 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e166      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
 800565c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005660:	4b92      	ldr	r3, [pc, #584]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005662:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1ee      	bne.n	800564a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0304 	and.w	r3, r3, #4
 8005674:	2b00      	cmp	r3, #0
 8005676:	f000 80a4 	beq.w	80057c2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800567a:	4b8c      	ldr	r3, [pc, #560]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800567c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10d      	bne.n	80056a2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005686:	4b89      	ldr	r3, [pc, #548]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800568a:	4a88      	ldr	r2, [pc, #544]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800568c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005690:	6413      	str	r3, [r2, #64]	; 0x40
 8005692:	4b86      	ldr	r3, [pc, #536]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800569a:	60bb      	str	r3, [r7, #8]
 800569c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800569e:	2301      	movs	r3, #1
 80056a0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056a2:	4b83      	ldr	r3, [pc, #524]	; (80058b0 <HAL_RCC_OscConfig+0x4d4>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d118      	bne.n	80056e0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80056ae:	4b80      	ldr	r3, [pc, #512]	; (80058b0 <HAL_RCC_OscConfig+0x4d4>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a7f      	ldr	r2, [pc, #508]	; (80058b0 <HAL_RCC_OscConfig+0x4d4>)
 80056b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80056ba:	f7fc fdcf 	bl	800225c <HAL_GetTick>
 80056be:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056c0:	e008      	b.n	80056d4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056c2:	f7fc fdcb 	bl	800225c <HAL_GetTick>
 80056c6:	4602      	mov	r2, r0
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	1ad3      	subs	r3, r2, r3
 80056cc:	2b64      	cmp	r3, #100	; 0x64
 80056ce:	d901      	bls.n	80056d4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80056d0:	2303      	movs	r3, #3
 80056d2:	e12a      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056d4:	4b76      	ldr	r3, [pc, #472]	; (80058b0 <HAL_RCC_OscConfig+0x4d4>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d0f0      	beq.n	80056c2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d106      	bne.n	80056f6 <HAL_RCC_OscConfig+0x31a>
 80056e8:	4b70      	ldr	r3, [pc, #448]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80056ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ec:	4a6f      	ldr	r2, [pc, #444]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80056ee:	f043 0301 	orr.w	r3, r3, #1
 80056f2:	6713      	str	r3, [r2, #112]	; 0x70
 80056f4:	e02d      	b.n	8005752 <HAL_RCC_OscConfig+0x376>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d10c      	bne.n	8005718 <HAL_RCC_OscConfig+0x33c>
 80056fe:	4b6b      	ldr	r3, [pc, #428]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005702:	4a6a      	ldr	r2, [pc, #424]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005704:	f023 0301 	bic.w	r3, r3, #1
 8005708:	6713      	str	r3, [r2, #112]	; 0x70
 800570a:	4b68      	ldr	r3, [pc, #416]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800570c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800570e:	4a67      	ldr	r2, [pc, #412]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005710:	f023 0304 	bic.w	r3, r3, #4
 8005714:	6713      	str	r3, [r2, #112]	; 0x70
 8005716:	e01c      	b.n	8005752 <HAL_RCC_OscConfig+0x376>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	2b05      	cmp	r3, #5
 800571e:	d10c      	bne.n	800573a <HAL_RCC_OscConfig+0x35e>
 8005720:	4b62      	ldr	r3, [pc, #392]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005724:	4a61      	ldr	r2, [pc, #388]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005726:	f043 0304 	orr.w	r3, r3, #4
 800572a:	6713      	str	r3, [r2, #112]	; 0x70
 800572c:	4b5f      	ldr	r3, [pc, #380]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800572e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005730:	4a5e      	ldr	r2, [pc, #376]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005732:	f043 0301 	orr.w	r3, r3, #1
 8005736:	6713      	str	r3, [r2, #112]	; 0x70
 8005738:	e00b      	b.n	8005752 <HAL_RCC_OscConfig+0x376>
 800573a:	4b5c      	ldr	r3, [pc, #368]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800573c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800573e:	4a5b      	ldr	r2, [pc, #364]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005740:	f023 0301 	bic.w	r3, r3, #1
 8005744:	6713      	str	r3, [r2, #112]	; 0x70
 8005746:	4b59      	ldr	r3, [pc, #356]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005748:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800574a:	4a58      	ldr	r2, [pc, #352]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800574c:	f023 0304 	bic.w	r3, r3, #4
 8005750:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d015      	beq.n	8005786 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800575a:	f7fc fd7f 	bl	800225c <HAL_GetTick>
 800575e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005760:	e00a      	b.n	8005778 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005762:	f7fc fd7b 	bl	800225c <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005770:	4293      	cmp	r3, r2
 8005772:	d901      	bls.n	8005778 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e0d8      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005778:	4b4c      	ldr	r3, [pc, #304]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800577a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800577c:	f003 0302 	and.w	r3, r3, #2
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0ee      	beq.n	8005762 <HAL_RCC_OscConfig+0x386>
 8005784:	e014      	b.n	80057b0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005786:	f7fc fd69 	bl	800225c <HAL_GetTick>
 800578a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800578c:	e00a      	b.n	80057a4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800578e:	f7fc fd65 	bl	800225c <HAL_GetTick>
 8005792:	4602      	mov	r2, r0
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	1ad3      	subs	r3, r2, r3
 8005798:	f241 3288 	movw	r2, #5000	; 0x1388
 800579c:	4293      	cmp	r3, r2
 800579e:	d901      	bls.n	80057a4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e0c2      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057a4:	4b41      	ldr	r3, [pc, #260]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80057a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d1ee      	bne.n	800578e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80057b0:	7dfb      	ldrb	r3, [r7, #23]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d105      	bne.n	80057c2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057b6:	4b3d      	ldr	r3, [pc, #244]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80057b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ba:	4a3c      	ldr	r2, [pc, #240]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80057bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	699b      	ldr	r3, [r3, #24]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 80ae 	beq.w	8005928 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80057cc:	4b37      	ldr	r3, [pc, #220]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80057ce:	689b      	ldr	r3, [r3, #8]
 80057d0:	f003 030c 	and.w	r3, r3, #12
 80057d4:	2b08      	cmp	r3, #8
 80057d6:	d06d      	beq.n	80058b4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	699b      	ldr	r3, [r3, #24]
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d14b      	bne.n	8005878 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e0:	4b32      	ldr	r3, [pc, #200]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a31      	ldr	r2, [pc, #196]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80057e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ec:	f7fc fd36 	bl	800225c <HAL_GetTick>
 80057f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057f2:	e008      	b.n	8005806 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057f4:	f7fc fd32 	bl	800225c <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e091      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005806:	4b29      	ldr	r3, [pc, #164]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1f0      	bne.n	80057f4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	69da      	ldr	r2, [r3, #28]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6a1b      	ldr	r3, [r3, #32]
 800581a:	431a      	orrs	r2, r3
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005820:	019b      	lsls	r3, r3, #6
 8005822:	431a      	orrs	r2, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005828:	085b      	lsrs	r3, r3, #1
 800582a:	3b01      	subs	r3, #1
 800582c:	041b      	lsls	r3, r3, #16
 800582e:	431a      	orrs	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005834:	061b      	lsls	r3, r3, #24
 8005836:	431a      	orrs	r2, r3
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800583c:	071b      	lsls	r3, r3, #28
 800583e:	491b      	ldr	r1, [pc, #108]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005840:	4313      	orrs	r3, r2
 8005842:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005844:	4b19      	ldr	r3, [pc, #100]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a18      	ldr	r2, [pc, #96]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800584a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800584e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005850:	f7fc fd04 	bl	800225c <HAL_GetTick>
 8005854:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005858:	f7fc fd00 	bl	800225c <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b02      	cmp	r3, #2
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e05f      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800586a:	4b10      	ldr	r3, [pc, #64]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d0f0      	beq.n	8005858 <HAL_RCC_OscConfig+0x47c>
 8005876:	e057      	b.n	8005928 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005878:	4b0c      	ldr	r3, [pc, #48]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	4a0b      	ldr	r2, [pc, #44]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 800587e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005882:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005884:	f7fc fcea 	bl	800225c <HAL_GetTick>
 8005888:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800588a:	e008      	b.n	800589e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800588c:	f7fc fce6 	bl	800225c <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b02      	cmp	r3, #2
 8005898:	d901      	bls.n	800589e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e045      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800589e:	4b03      	ldr	r3, [pc, #12]	; (80058ac <HAL_RCC_OscConfig+0x4d0>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d1f0      	bne.n	800588c <HAL_RCC_OscConfig+0x4b0>
 80058aa:	e03d      	b.n	8005928 <HAL_RCC_OscConfig+0x54c>
 80058ac:	40023800 	.word	0x40023800
 80058b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80058b4:	4b1f      	ldr	r3, [pc, #124]	; (8005934 <HAL_RCC_OscConfig+0x558>)
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d030      	beq.n	8005924 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d129      	bne.n	8005924 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058da:	429a      	cmp	r2, r3
 80058dc:	d122      	bne.n	8005924 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058de:	68fa      	ldr	r2, [r7, #12]
 80058e0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80058e4:	4013      	ands	r3, r2
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80058ea:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d119      	bne.n	8005924 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058fa:	085b      	lsrs	r3, r3, #1
 80058fc:	3b01      	subs	r3, #1
 80058fe:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005900:	429a      	cmp	r2, r3
 8005902:	d10f      	bne.n	8005924 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800590e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005910:	429a      	cmp	r2, r3
 8005912:	d107      	bne.n	8005924 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800591e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005920:	429a      	cmp	r2, r3
 8005922:	d001      	beq.n	8005928 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e000      	b.n	800592a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	3718      	adds	r7, #24
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	40023800 	.word	0x40023800

08005938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b084      	sub	sp, #16
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005942:	2300      	movs	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e0d0      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005950:	4b6a      	ldr	r3, [pc, #424]	; (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 030f 	and.w	r3, r3, #15
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	429a      	cmp	r2, r3
 800595c:	d910      	bls.n	8005980 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800595e:	4b67      	ldr	r3, [pc, #412]	; (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f023 020f 	bic.w	r2, r3, #15
 8005966:	4965      	ldr	r1, [pc, #404]	; (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	4313      	orrs	r3, r2
 800596c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800596e:	4b63      	ldr	r3, [pc, #396]	; (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 030f 	and.w	r3, r3, #15
 8005976:	683a      	ldr	r2, [r7, #0]
 8005978:	429a      	cmp	r2, r3
 800597a:	d001      	beq.n	8005980 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e0b8      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b00      	cmp	r3, #0
 800598a:	d020      	beq.n	80059ce <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f003 0304 	and.w	r3, r3, #4
 8005994:	2b00      	cmp	r3, #0
 8005996:	d005      	beq.n	80059a4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005998:	4b59      	ldr	r3, [pc, #356]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 800599a:	689b      	ldr	r3, [r3, #8]
 800599c:	4a58      	ldr	r2, [pc, #352]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 800599e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80059a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f003 0308 	and.w	r3, r3, #8
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d005      	beq.n	80059bc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80059b0:	4b53      	ldr	r3, [pc, #332]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 80059b2:	689b      	ldr	r3, [r3, #8]
 80059b4:	4a52      	ldr	r2, [pc, #328]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 80059b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80059ba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059bc:	4b50      	ldr	r3, [pc, #320]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	494d      	ldr	r1, [pc, #308]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d040      	beq.n	8005a5c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	685b      	ldr	r3, [r3, #4]
 80059de:	2b01      	cmp	r3, #1
 80059e0:	d107      	bne.n	80059f2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059e2:	4b47      	ldr	r3, [pc, #284]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d115      	bne.n	8005a1a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e07f      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	685b      	ldr	r3, [r3, #4]
 80059f6:	2b02      	cmp	r3, #2
 80059f8:	d107      	bne.n	8005a0a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059fa:	4b41      	ldr	r3, [pc, #260]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d109      	bne.n	8005a1a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e073      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a0a:	4b3d      	ldr	r3, [pc, #244]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d101      	bne.n	8005a1a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e06b      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005a1a:	4b39      	ldr	r3, [pc, #228]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	f023 0203 	bic.w	r2, r3, #3
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	4936      	ldr	r1, [pc, #216]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a2c:	f7fc fc16 	bl	800225c <HAL_GetTick>
 8005a30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a32:	e00a      	b.n	8005a4a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a34:	f7fc fc12 	bl	800225c <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d901      	bls.n	8005a4a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005a46:	2303      	movs	r3, #3
 8005a48:	e053      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a4a:	4b2d      	ldr	r3, [pc, #180]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f003 020c 	and.w	r2, r3, #12
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	009b      	lsls	r3, r3, #2
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d1eb      	bne.n	8005a34 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a5c:	4b27      	ldr	r3, [pc, #156]	; (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 030f 	and.w	r3, r3, #15
 8005a64:	683a      	ldr	r2, [r7, #0]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d210      	bcs.n	8005a8c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a6a:	4b24      	ldr	r3, [pc, #144]	; (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f023 020f 	bic.w	r2, r3, #15
 8005a72:	4922      	ldr	r1, [pc, #136]	; (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a7a:	4b20      	ldr	r3, [pc, #128]	; (8005afc <HAL_RCC_ClockConfig+0x1c4>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 030f 	and.w	r3, r3, #15
 8005a82:	683a      	ldr	r2, [r7, #0]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d001      	beq.n	8005a8c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e032      	b.n	8005af2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0304 	and.w	r3, r3, #4
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d008      	beq.n	8005aaa <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a98:	4b19      	ldr	r3, [pc, #100]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	4916      	ldr	r1, [pc, #88]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0308 	and.w	r3, r3, #8
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d009      	beq.n	8005aca <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ab6:	4b12      	ldr	r3, [pc, #72]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	691b      	ldr	r3, [r3, #16]
 8005ac2:	00db      	lsls	r3, r3, #3
 8005ac4:	490e      	ldr	r1, [pc, #56]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005aca:	f000 f821 	bl	8005b10 <HAL_RCC_GetSysClockFreq>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	4b0b      	ldr	r3, [pc, #44]	; (8005b00 <HAL_RCC_ClockConfig+0x1c8>)
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	091b      	lsrs	r3, r3, #4
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	490a      	ldr	r1, [pc, #40]	; (8005b04 <HAL_RCC_ClockConfig+0x1cc>)
 8005adc:	5ccb      	ldrb	r3, [r1, r3]
 8005ade:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae2:	4a09      	ldr	r2, [pc, #36]	; (8005b08 <HAL_RCC_ClockConfig+0x1d0>)
 8005ae4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005ae6:	4b09      	ldr	r3, [pc, #36]	; (8005b0c <HAL_RCC_ClockConfig+0x1d4>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f7fc f858 	bl	8001ba0 <HAL_InitTick>

  return HAL_OK;
 8005af0:	2300      	movs	r3, #0
}
 8005af2:	4618      	mov	r0, r3
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	40023c00 	.word	0x40023c00
 8005b00:	40023800 	.word	0x40023800
 8005b04:	0802022c 	.word	0x0802022c
 8005b08:	20000000 	.word	0x20000000
 8005b0c:	20000004 	.word	0x20000004

08005b10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b14:	b094      	sub	sp, #80	; 0x50
 8005b16:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	647b      	str	r3, [r7, #68]	; 0x44
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b20:	2300      	movs	r3, #0
 8005b22:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8005b24:	2300      	movs	r3, #0
 8005b26:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005b28:	4b79      	ldr	r3, [pc, #484]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f003 030c 	and.w	r3, r3, #12
 8005b30:	2b08      	cmp	r3, #8
 8005b32:	d00d      	beq.n	8005b50 <HAL_RCC_GetSysClockFreq+0x40>
 8005b34:	2b08      	cmp	r3, #8
 8005b36:	f200 80e1 	bhi.w	8005cfc <HAL_RCC_GetSysClockFreq+0x1ec>
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d002      	beq.n	8005b44 <HAL_RCC_GetSysClockFreq+0x34>
 8005b3e:	2b04      	cmp	r3, #4
 8005b40:	d003      	beq.n	8005b4a <HAL_RCC_GetSysClockFreq+0x3a>
 8005b42:	e0db      	b.n	8005cfc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005b44:	4b73      	ldr	r3, [pc, #460]	; (8005d14 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b46:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b48:	e0db      	b.n	8005d02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005b4a:	4b73      	ldr	r3, [pc, #460]	; (8005d18 <HAL_RCC_GetSysClockFreq+0x208>)
 8005b4c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005b4e:	e0d8      	b.n	8005d02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005b50:	4b6f      	ldr	r3, [pc, #444]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b58:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005b5a:	4b6d      	ldr	r3, [pc, #436]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d063      	beq.n	8005c2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b66:	4b6a      	ldr	r3, [pc, #424]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x200>)
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	099b      	lsrs	r3, r3, #6
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005b70:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b78:	633b      	str	r3, [r7, #48]	; 0x30
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	637b      	str	r3, [r7, #52]	; 0x34
 8005b7e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005b82:	4622      	mov	r2, r4
 8005b84:	462b      	mov	r3, r5
 8005b86:	f04f 0000 	mov.w	r0, #0
 8005b8a:	f04f 0100 	mov.w	r1, #0
 8005b8e:	0159      	lsls	r1, r3, #5
 8005b90:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b94:	0150      	lsls	r0, r2, #5
 8005b96:	4602      	mov	r2, r0
 8005b98:	460b      	mov	r3, r1
 8005b9a:	4621      	mov	r1, r4
 8005b9c:	1a51      	subs	r1, r2, r1
 8005b9e:	6139      	str	r1, [r7, #16]
 8005ba0:	4629      	mov	r1, r5
 8005ba2:	eb63 0301 	sbc.w	r3, r3, r1
 8005ba6:	617b      	str	r3, [r7, #20]
 8005ba8:	f04f 0200 	mov.w	r2, #0
 8005bac:	f04f 0300 	mov.w	r3, #0
 8005bb0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005bb4:	4659      	mov	r1, fp
 8005bb6:	018b      	lsls	r3, r1, #6
 8005bb8:	4651      	mov	r1, sl
 8005bba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005bbe:	4651      	mov	r1, sl
 8005bc0:	018a      	lsls	r2, r1, #6
 8005bc2:	4651      	mov	r1, sl
 8005bc4:	ebb2 0801 	subs.w	r8, r2, r1
 8005bc8:	4659      	mov	r1, fp
 8005bca:	eb63 0901 	sbc.w	r9, r3, r1
 8005bce:	f04f 0200 	mov.w	r2, #0
 8005bd2:	f04f 0300 	mov.w	r3, #0
 8005bd6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005bda:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bde:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005be2:	4690      	mov	r8, r2
 8005be4:	4699      	mov	r9, r3
 8005be6:	4623      	mov	r3, r4
 8005be8:	eb18 0303 	adds.w	r3, r8, r3
 8005bec:	60bb      	str	r3, [r7, #8]
 8005bee:	462b      	mov	r3, r5
 8005bf0:	eb49 0303 	adc.w	r3, r9, r3
 8005bf4:	60fb      	str	r3, [r7, #12]
 8005bf6:	f04f 0200 	mov.w	r2, #0
 8005bfa:	f04f 0300 	mov.w	r3, #0
 8005bfe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005c02:	4629      	mov	r1, r5
 8005c04:	024b      	lsls	r3, r1, #9
 8005c06:	4621      	mov	r1, r4
 8005c08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005c0c:	4621      	mov	r1, r4
 8005c0e:	024a      	lsls	r2, r1, #9
 8005c10:	4610      	mov	r0, r2
 8005c12:	4619      	mov	r1, r3
 8005c14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c16:	2200      	movs	r2, #0
 8005c18:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c1a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005c20:	f7fa fb5e 	bl	80002e0 <__aeabi_uldivmod>
 8005c24:	4602      	mov	r2, r0
 8005c26:	460b      	mov	r3, r1
 8005c28:	4613      	mov	r3, r2
 8005c2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c2c:	e058      	b.n	8005ce0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c2e:	4b38      	ldr	r3, [pc, #224]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x200>)
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	099b      	lsrs	r3, r3, #6
 8005c34:	2200      	movs	r2, #0
 8005c36:	4618      	mov	r0, r3
 8005c38:	4611      	mov	r1, r2
 8005c3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005c3e:	623b      	str	r3, [r7, #32]
 8005c40:	2300      	movs	r3, #0
 8005c42:	627b      	str	r3, [r7, #36]	; 0x24
 8005c44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005c48:	4642      	mov	r2, r8
 8005c4a:	464b      	mov	r3, r9
 8005c4c:	f04f 0000 	mov.w	r0, #0
 8005c50:	f04f 0100 	mov.w	r1, #0
 8005c54:	0159      	lsls	r1, r3, #5
 8005c56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c5a:	0150      	lsls	r0, r2, #5
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	4641      	mov	r1, r8
 8005c62:	ebb2 0a01 	subs.w	sl, r2, r1
 8005c66:	4649      	mov	r1, r9
 8005c68:	eb63 0b01 	sbc.w	fp, r3, r1
 8005c6c:	f04f 0200 	mov.w	r2, #0
 8005c70:	f04f 0300 	mov.w	r3, #0
 8005c74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005c78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005c7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005c80:	ebb2 040a 	subs.w	r4, r2, sl
 8005c84:	eb63 050b 	sbc.w	r5, r3, fp
 8005c88:	f04f 0200 	mov.w	r2, #0
 8005c8c:	f04f 0300 	mov.w	r3, #0
 8005c90:	00eb      	lsls	r3, r5, #3
 8005c92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c96:	00e2      	lsls	r2, r4, #3
 8005c98:	4614      	mov	r4, r2
 8005c9a:	461d      	mov	r5, r3
 8005c9c:	4643      	mov	r3, r8
 8005c9e:	18e3      	adds	r3, r4, r3
 8005ca0:	603b      	str	r3, [r7, #0]
 8005ca2:	464b      	mov	r3, r9
 8005ca4:	eb45 0303 	adc.w	r3, r5, r3
 8005ca8:	607b      	str	r3, [r7, #4]
 8005caa:	f04f 0200 	mov.w	r2, #0
 8005cae:	f04f 0300 	mov.w	r3, #0
 8005cb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	028b      	lsls	r3, r1, #10
 8005cba:	4621      	mov	r1, r4
 8005cbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005cc0:	4621      	mov	r1, r4
 8005cc2:	028a      	lsls	r2, r1, #10
 8005cc4:	4610      	mov	r0, r2
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cca:	2200      	movs	r2, #0
 8005ccc:	61bb      	str	r3, [r7, #24]
 8005cce:	61fa      	str	r2, [r7, #28]
 8005cd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cd4:	f7fa fb04 	bl	80002e0 <__aeabi_uldivmod>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	460b      	mov	r3, r1
 8005cdc:	4613      	mov	r3, r2
 8005cde:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005ce0:	4b0b      	ldr	r3, [pc, #44]	; (8005d10 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	0c1b      	lsrs	r3, r3, #16
 8005ce6:	f003 0303 	and.w	r3, r3, #3
 8005cea:	3301      	adds	r3, #1
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8005cf0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005cf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005cfa:	e002      	b.n	8005d02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005cfc:	4b05      	ldr	r3, [pc, #20]	; (8005d14 <HAL_RCC_GetSysClockFreq+0x204>)
 8005cfe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005d00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3750      	adds	r7, #80	; 0x50
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d0e:	bf00      	nop
 8005d10:	40023800 	.word	0x40023800
 8005d14:	00f42400 	.word	0x00f42400
 8005d18:	007a1200 	.word	0x007a1200

08005d1c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d20:	4b03      	ldr	r3, [pc, #12]	; (8005d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d22:	681b      	ldr	r3, [r3, #0]
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	46bd      	mov	sp, r7
 8005d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	20000000 	.word	0x20000000

08005d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005d38:	f7ff fff0 	bl	8005d1c <HAL_RCC_GetHCLKFreq>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	4b05      	ldr	r3, [pc, #20]	; (8005d54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	0a9b      	lsrs	r3, r3, #10
 8005d44:	f003 0307 	and.w	r3, r3, #7
 8005d48:	4903      	ldr	r1, [pc, #12]	; (8005d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d4a:	5ccb      	ldrb	r3, [r1, r3]
 8005d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	bd80      	pop	{r7, pc}
 8005d54:	40023800 	.word	0x40023800
 8005d58:	0802023c 	.word	0x0802023c

08005d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005d60:	f7ff ffdc 	bl	8005d1c <HAL_RCC_GetHCLKFreq>
 8005d64:	4602      	mov	r2, r0
 8005d66:	4b05      	ldr	r3, [pc, #20]	; (8005d7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	0b5b      	lsrs	r3, r3, #13
 8005d6c:	f003 0307 	and.w	r3, r3, #7
 8005d70:	4903      	ldr	r1, [pc, #12]	; (8005d80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d72:	5ccb      	ldrb	r3, [r1, r3]
 8005d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	40023800 	.word	0x40023800
 8005d80:	0802023c 	.word	0x0802023c

08005d84 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b083      	sub	sp, #12
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	220f      	movs	r2, #15
 8005d92:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005d94:	4b12      	ldr	r3, [pc, #72]	; (8005de0 <HAL_RCC_GetClockConfig+0x5c>)
 8005d96:	689b      	ldr	r3, [r3, #8]
 8005d98:	f003 0203 	and.w	r2, r3, #3
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005da0:	4b0f      	ldr	r3, [pc, #60]	; (8005de0 <HAL_RCC_GetClockConfig+0x5c>)
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005dac:	4b0c      	ldr	r3, [pc, #48]	; (8005de0 <HAL_RCC_GetClockConfig+0x5c>)
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005db8:	4b09      	ldr	r3, [pc, #36]	; (8005de0 <HAL_RCC_GetClockConfig+0x5c>)
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	08db      	lsrs	r3, r3, #3
 8005dbe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005dc6:	4b07      	ldr	r3, [pc, #28]	; (8005de4 <HAL_RCC_GetClockConfig+0x60>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 020f 	and.w	r2, r3, #15
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	601a      	str	r2, [r3, #0]
}
 8005dd2:	bf00      	nop
 8005dd4:	370c      	adds	r7, #12
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	40023800 	.word	0x40023800
 8005de4:	40023c00 	.word	0x40023c00

08005de8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b088      	sub	sp, #32
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005df0:	2300      	movs	r3, #0
 8005df2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005df4:	2300      	movs	r3, #0
 8005df6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005e00:	2300      	movs	r3, #0
 8005e02:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0301 	and.w	r3, r3, #1
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d012      	beq.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e10:	4b69      	ldr	r3, [pc, #420]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	4a68      	ldr	r2, [pc, #416]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e16:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005e1a:	6093      	str	r3, [r2, #8]
 8005e1c:	4b66      	ldr	r3, [pc, #408]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e24:	4964      	ldr	r1, [pc, #400]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d101      	bne.n	8005e36 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005e32:	2301      	movs	r3, #1
 8005e34:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d017      	beq.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e42:	4b5d      	ldr	r3, [pc, #372]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e50:	4959      	ldr	r1, [pc, #356]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e60:	d101      	bne.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005e62:	2301      	movs	r3, #1
 8005e64:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d101      	bne.n	8005e72 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d017      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005e7e:	4b4e      	ldr	r3, [pc, #312]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e84:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8c:	494a      	ldr	r1, [pc, #296]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e9c:	d101      	bne.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005e9e:	2301      	movs	r3, #1
 8005ea0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d001      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0320 	and.w	r3, r3, #32
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f000 808b 	beq.w	8005fe2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ecc:	4b3a      	ldr	r3, [pc, #232]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed0:	4a39      	ldr	r2, [pc, #228]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ed2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ed6:	6413      	str	r3, [r2, #64]	; 0x40
 8005ed8:	4b37      	ldr	r3, [pc, #220]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005edc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ee0:	60bb      	str	r3, [r7, #8]
 8005ee2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005ee4:	4b35      	ldr	r3, [pc, #212]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a34      	ldr	r2, [pc, #208]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005eea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005eee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ef0:	f7fc f9b4 	bl	800225c <HAL_GetTick>
 8005ef4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005ef6:	e008      	b.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ef8:	f7fc f9b0 	bl	800225c <HAL_GetTick>
 8005efc:	4602      	mov	r2, r0
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	1ad3      	subs	r3, r2, r3
 8005f02:	2b64      	cmp	r3, #100	; 0x64
 8005f04:	d901      	bls.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005f06:	2303      	movs	r3, #3
 8005f08:	e38f      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005f0a:	4b2c      	ldr	r3, [pc, #176]	; (8005fbc <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d0f0      	beq.n	8005ef8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f16:	4b28      	ldr	r3, [pc, #160]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f1e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d035      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f2e:	693a      	ldr	r2, [r7, #16]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d02e      	beq.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f34:	4b20      	ldr	r3, [pc, #128]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f3c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f3e:	4b1e      	ldr	r3, [pc, #120]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f42:	4a1d      	ldr	r2, [pc, #116]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f48:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f4a:	4b1b      	ldr	r3, [pc, #108]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f4e:	4a1a      	ldr	r2, [pc, #104]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f54:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005f56:	4a18      	ldr	r2, [pc, #96]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f5c:	4b16      	ldr	r3, [pc, #88]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f60:	f003 0301 	and.w	r3, r3, #1
 8005f64:	2b01      	cmp	r3, #1
 8005f66:	d114      	bne.n	8005f92 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f68:	f7fc f978 	bl	800225c <HAL_GetTick>
 8005f6c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f6e:	e00a      	b.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f70:	f7fc f974 	bl	800225c <HAL_GetTick>
 8005f74:	4602      	mov	r2, r0
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	1ad3      	subs	r3, r2, r3
 8005f7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d901      	bls.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005f82:	2303      	movs	r3, #3
 8005f84:	e351      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f86:	4b0c      	ldr	r3, [pc, #48]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f8a:	f003 0302 	and.w	r3, r3, #2
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d0ee      	beq.n	8005f70 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f9e:	d111      	bne.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005fa0:	4b05      	ldr	r3, [pc, #20]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005fac:	4b04      	ldr	r3, [pc, #16]	; (8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005fae:	400b      	ands	r3, r1
 8005fb0:	4901      	ldr	r1, [pc, #4]	; (8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	608b      	str	r3, [r1, #8]
 8005fb6:	e00b      	b.n	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005fb8:	40023800 	.word	0x40023800
 8005fbc:	40007000 	.word	0x40007000
 8005fc0:	0ffffcff 	.word	0x0ffffcff
 8005fc4:	4bac      	ldr	r3, [pc, #688]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	4aab      	ldr	r2, [pc, #684]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fca:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005fce:	6093      	str	r3, [r2, #8]
 8005fd0:	4ba9      	ldr	r3, [pc, #676]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fd2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fdc:	49a6      	ldr	r1, [pc, #664]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f003 0310 	and.w	r3, r3, #16
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d010      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005fee:	4ba2      	ldr	r3, [pc, #648]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ff0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005ff4:	4aa0      	ldr	r2, [pc, #640]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005ff6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005ffa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005ffe:	4b9e      	ldr	r3, [pc, #632]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006000:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006008:	499b      	ldr	r1, [pc, #620]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800600a:	4313      	orrs	r3, r2
 800600c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006018:	2b00      	cmp	r3, #0
 800601a:	d00a      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800601c:	4b96      	ldr	r3, [pc, #600]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800601e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006022:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800602a:	4993      	ldr	r1, [pc, #588]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800602c:	4313      	orrs	r3, r2
 800602e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d00a      	beq.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800603e:	4b8e      	ldr	r3, [pc, #568]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006040:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006044:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800604c:	498a      	ldr	r1, [pc, #552]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800604e:	4313      	orrs	r3, r2
 8006050:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d00a      	beq.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006060:	4b85      	ldr	r3, [pc, #532]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006062:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006066:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800606e:	4982      	ldr	r1, [pc, #520]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006070:	4313      	orrs	r3, r2
 8006072:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00a      	beq.n	8006098 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006082:	4b7d      	ldr	r3, [pc, #500]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006088:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006090:	4979      	ldr	r1, [pc, #484]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006092:	4313      	orrs	r3, r2
 8006094:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d00a      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060a4:	4b74      	ldr	r3, [pc, #464]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060aa:	f023 0203 	bic.w	r2, r3, #3
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060b2:	4971      	ldr	r1, [pc, #452]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00a      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80060c6:	4b6c      	ldr	r3, [pc, #432]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060cc:	f023 020c 	bic.w	r2, r3, #12
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060d4:	4968      	ldr	r1, [pc, #416]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d00a      	beq.n	80060fe <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80060e8:	4b63      	ldr	r3, [pc, #396]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060ee:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060f6:	4960      	ldr	r1, [pc, #384]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060f8:	4313      	orrs	r3, r2
 80060fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00a      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800610a:	4b5b      	ldr	r3, [pc, #364]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800610c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006110:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006118:	4957      	ldr	r1, [pc, #348]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800611a:	4313      	orrs	r3, r2
 800611c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006128:	2b00      	cmp	r3, #0
 800612a:	d00a      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800612c:	4b52      	ldr	r3, [pc, #328]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800612e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006132:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800613a:	494f      	ldr	r1, [pc, #316]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800613c:	4313      	orrs	r3, r2
 800613e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800614a:	2b00      	cmp	r3, #0
 800614c:	d00a      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800614e:	4b4a      	ldr	r3, [pc, #296]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006154:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800615c:	4946      	ldr	r1, [pc, #280]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800615e:	4313      	orrs	r3, r2
 8006160:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800616c:	2b00      	cmp	r3, #0
 800616e:	d00a      	beq.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006170:	4b41      	ldr	r3, [pc, #260]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006172:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006176:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800617e:	493e      	ldr	r1, [pc, #248]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006180:	4313      	orrs	r3, r2
 8006182:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800618e:	2b00      	cmp	r3, #0
 8006190:	d00a      	beq.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006192:	4b39      	ldr	r3, [pc, #228]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006198:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80061a0:	4935      	ldr	r1, [pc, #212]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061a2:	4313      	orrs	r3, r2
 80061a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d00a      	beq.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80061b4:	4b30      	ldr	r3, [pc, #192]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061ba:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80061c2:	492d      	ldr	r1, [pc, #180]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061c4:	4313      	orrs	r3, r2
 80061c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d011      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80061d6:	4b28      	ldr	r3, [pc, #160]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80061dc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061e4:	4924      	ldr	r1, [pc, #144]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80061f0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061f4:	d101      	bne.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80061f6:	2301      	movs	r3, #1
 80061f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f003 0308 	and.w	r3, r3, #8
 8006202:	2b00      	cmp	r3, #0
 8006204:	d001      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006206:	2301      	movs	r3, #1
 8006208:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00a      	beq.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006216:	4b18      	ldr	r3, [pc, #96]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006218:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800621c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006224:	4914      	ldr	r1, [pc, #80]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006226:	4313      	orrs	r3, r2
 8006228:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d00b      	beq.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006238:	4b0f      	ldr	r3, [pc, #60]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800623a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800623e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006248:	490b      	ldr	r1, [pc, #44]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800624a:	4313      	orrs	r3, r2
 800624c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00f      	beq.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800625c:	4b06      	ldr	r3, [pc, #24]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800625e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006262:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800626c:	4902      	ldr	r1, [pc, #8]	; (8006278 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800626e:	4313      	orrs	r3, r2
 8006270:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006274:	e002      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8006276:	bf00      	nop
 8006278:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00b      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006288:	4b8a      	ldr	r3, [pc, #552]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800628a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800628e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006298:	4986      	ldr	r1, [pc, #536]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800629a:	4313      	orrs	r3, r2
 800629c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00b      	beq.n	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80062ac:	4b81      	ldr	r3, [pc, #516]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062b2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80062bc:	497d      	ldr	r1, [pc, #500]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062be:	4313      	orrs	r3, r2
 80062c0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	2b01      	cmp	r3, #1
 80062c8:	d006      	beq.n	80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	f000 80d6 	beq.w	8006484 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80062d8:	4b76      	ldr	r3, [pc, #472]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a75      	ldr	r2, [pc, #468]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062de:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80062e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062e4:	f7fb ffba 	bl	800225c <HAL_GetTick>
 80062e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80062ea:	e008      	b.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80062ec:	f7fb ffb6 	bl	800225c <HAL_GetTick>
 80062f0:	4602      	mov	r2, r0
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	1ad3      	subs	r3, r2, r3
 80062f6:	2b64      	cmp	r3, #100	; 0x64
 80062f8:	d901      	bls.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80062fa:	2303      	movs	r3, #3
 80062fc:	e195      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80062fe:	4b6d      	ldr	r3, [pc, #436]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006306:	2b00      	cmp	r3, #0
 8006308:	d1f0      	bne.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0301 	and.w	r3, r3, #1
 8006312:	2b00      	cmp	r3, #0
 8006314:	d021      	beq.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800631a:	2b00      	cmp	r3, #0
 800631c:	d11d      	bne.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800631e:	4b65      	ldr	r3, [pc, #404]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006320:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006324:	0c1b      	lsrs	r3, r3, #16
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800632c:	4b61      	ldr	r3, [pc, #388]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800632e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006332:	0e1b      	lsrs	r3, r3, #24
 8006334:	f003 030f 	and.w	r3, r3, #15
 8006338:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	019a      	lsls	r2, r3, #6
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	041b      	lsls	r3, r3, #16
 8006344:	431a      	orrs	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	061b      	lsls	r3, r3, #24
 800634a:	431a      	orrs	r2, r3
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	689b      	ldr	r3, [r3, #8]
 8006350:	071b      	lsls	r3, r3, #28
 8006352:	4958      	ldr	r1, [pc, #352]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006354:	4313      	orrs	r3, r2
 8006356:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006362:	2b00      	cmp	r3, #0
 8006364:	d004      	beq.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800636a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800636e:	d00a      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006378:	2b00      	cmp	r3, #0
 800637a:	d02e      	beq.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006380:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006384:	d129      	bne.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006386:	4b4b      	ldr	r3, [pc, #300]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006388:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800638c:	0c1b      	lsrs	r3, r3, #16
 800638e:	f003 0303 	and.w	r3, r3, #3
 8006392:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006394:	4b47      	ldr	r3, [pc, #284]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006396:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800639a:	0f1b      	lsrs	r3, r3, #28
 800639c:	f003 0307 	and.w	r3, r3, #7
 80063a0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	019a      	lsls	r2, r3, #6
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	041b      	lsls	r3, r3, #16
 80063ac:	431a      	orrs	r2, r3
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	061b      	lsls	r3, r3, #24
 80063b4:	431a      	orrs	r2, r3
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	071b      	lsls	r3, r3, #28
 80063ba:	493e      	ldr	r1, [pc, #248]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063bc:	4313      	orrs	r3, r2
 80063be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80063c2:	4b3c      	ldr	r3, [pc, #240]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80063c8:	f023 021f 	bic.w	r2, r3, #31
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d0:	3b01      	subs	r3, #1
 80063d2:	4938      	ldr	r1, [pc, #224]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063d4:	4313      	orrs	r3, r2
 80063d6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d01d      	beq.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80063e6:	4b33      	ldr	r3, [pc, #204]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063ec:	0e1b      	lsrs	r3, r3, #24
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80063f4:	4b2f      	ldr	r3, [pc, #188]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063fa:	0f1b      	lsrs	r3, r3, #28
 80063fc:	f003 0307 	and.w	r3, r3, #7
 8006400:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	019a      	lsls	r2, r3, #6
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	041b      	lsls	r3, r3, #16
 800640e:	431a      	orrs	r2, r3
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	061b      	lsls	r3, r3, #24
 8006414:	431a      	orrs	r2, r3
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	071b      	lsls	r3, r3, #28
 800641a:	4926      	ldr	r1, [pc, #152]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800641c:	4313      	orrs	r3, r2
 800641e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800642a:	2b00      	cmp	r3, #0
 800642c:	d011      	beq.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	019a      	lsls	r2, r3, #6
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	041b      	lsls	r3, r3, #16
 800643a:	431a      	orrs	r2, r3
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	061b      	lsls	r3, r3, #24
 8006442:	431a      	orrs	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	071b      	lsls	r3, r3, #28
 800644a:	491a      	ldr	r1, [pc, #104]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800644c:	4313      	orrs	r3, r2
 800644e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006452:	4b18      	ldr	r3, [pc, #96]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a17      	ldr	r2, [pc, #92]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006458:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800645c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800645e:	f7fb fefd 	bl	800225c <HAL_GetTick>
 8006462:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006464:	e008      	b.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006466:	f7fb fef9 	bl	800225c <HAL_GetTick>
 800646a:	4602      	mov	r2, r0
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	1ad3      	subs	r3, r2, r3
 8006470:	2b64      	cmp	r3, #100	; 0x64
 8006472:	d901      	bls.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006474:	2303      	movs	r3, #3
 8006476:	e0d8      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006478:	4b0e      	ldr	r3, [pc, #56]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d0f0      	beq.n	8006466 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006484:	69bb      	ldr	r3, [r7, #24]
 8006486:	2b01      	cmp	r3, #1
 8006488:	f040 80ce 	bne.w	8006628 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800648c:	4b09      	ldr	r3, [pc, #36]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a08      	ldr	r2, [pc, #32]	; (80064b4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006492:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006496:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006498:	f7fb fee0 	bl	800225c <HAL_GetTick>
 800649c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800649e:	e00b      	b.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80064a0:	f7fb fedc 	bl	800225c <HAL_GetTick>
 80064a4:	4602      	mov	r2, r0
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	2b64      	cmp	r3, #100	; 0x64
 80064ac:	d904      	bls.n	80064b8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064ae:	2303      	movs	r3, #3
 80064b0:	e0bb      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x842>
 80064b2:	bf00      	nop
 80064b4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80064b8:	4b5e      	ldr	r3, [pc, #376]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80064c0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064c4:	d0ec      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d009      	beq.n	80064ee <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d02e      	beq.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d12a      	bne.n	8006544 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80064ee:	4b51      	ldr	r3, [pc, #324]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80064f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064f4:	0c1b      	lsrs	r3, r3, #16
 80064f6:	f003 0303 	and.w	r3, r3, #3
 80064fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80064fc:	4b4d      	ldr	r3, [pc, #308]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80064fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006502:	0f1b      	lsrs	r3, r3, #28
 8006504:	f003 0307 	and.w	r3, r3, #7
 8006508:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	695b      	ldr	r3, [r3, #20]
 800650e:	019a      	lsls	r2, r3, #6
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	041b      	lsls	r3, r3, #16
 8006514:	431a      	orrs	r2, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	061b      	lsls	r3, r3, #24
 800651c:	431a      	orrs	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	071b      	lsls	r3, r3, #28
 8006522:	4944      	ldr	r1, [pc, #272]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006524:	4313      	orrs	r3, r2
 8006526:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800652a:	4b42      	ldr	r3, [pc, #264]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800652c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006530:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006538:	3b01      	subs	r3, #1
 800653a:	021b      	lsls	r3, r3, #8
 800653c:	493d      	ldr	r1, [pc, #244]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800653e:	4313      	orrs	r3, r2
 8006540:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800654c:	2b00      	cmp	r3, #0
 800654e:	d022      	beq.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006554:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006558:	d11d      	bne.n	8006596 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800655a:	4b36      	ldr	r3, [pc, #216]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800655c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006560:	0e1b      	lsrs	r3, r3, #24
 8006562:	f003 030f 	and.w	r3, r3, #15
 8006566:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006568:	4b32      	ldr	r3, [pc, #200]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800656a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800656e:	0f1b      	lsrs	r3, r3, #28
 8006570:	f003 0307 	and.w	r3, r3, #7
 8006574:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	019a      	lsls	r2, r3, #6
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6a1b      	ldr	r3, [r3, #32]
 8006580:	041b      	lsls	r3, r3, #16
 8006582:	431a      	orrs	r2, r3
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	061b      	lsls	r3, r3, #24
 8006588:	431a      	orrs	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	071b      	lsls	r3, r3, #28
 800658e:	4929      	ldr	r1, [pc, #164]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006590:	4313      	orrs	r3, r2
 8006592:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f003 0308 	and.w	r3, r3, #8
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d028      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80065a2:	4b24      	ldr	r3, [pc, #144]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065a8:	0e1b      	lsrs	r3, r3, #24
 80065aa:	f003 030f 	and.w	r3, r3, #15
 80065ae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80065b0:	4b20      	ldr	r3, [pc, #128]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065b6:	0c1b      	lsrs	r3, r3, #16
 80065b8:	f003 0303 	and.w	r3, r3, #3
 80065bc:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	695b      	ldr	r3, [r3, #20]
 80065c2:	019a      	lsls	r2, r3, #6
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	041b      	lsls	r3, r3, #16
 80065c8:	431a      	orrs	r2, r3
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	061b      	lsls	r3, r3, #24
 80065ce:	431a      	orrs	r2, r3
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	69db      	ldr	r3, [r3, #28]
 80065d4:	071b      	lsls	r3, r3, #28
 80065d6:	4917      	ldr	r1, [pc, #92]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065d8:	4313      	orrs	r3, r2
 80065da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80065de:	4b15      	ldr	r3, [pc, #84]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ec:	4911      	ldr	r1, [pc, #68]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065ee:	4313      	orrs	r3, r2
 80065f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80065f4:	4b0f      	ldr	r3, [pc, #60]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	4a0e      	ldr	r2, [pc, #56]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006600:	f7fb fe2c 	bl	800225c <HAL_GetTick>
 8006604:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006606:	e008      	b.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006608:	f7fb fe28 	bl	800225c <HAL_GetTick>
 800660c:	4602      	mov	r2, r0
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	2b64      	cmp	r3, #100	; 0x64
 8006614:	d901      	bls.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e007      	b.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800661a:	4b06      	ldr	r3, [pc, #24]	; (8006634 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006622:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006626:	d1ef      	bne.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3720      	adds	r7, #32
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}
 8006632:	bf00      	nop
 8006634:	40023800 	.word	0x40023800

08006638 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e049      	b.n	80066de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006650:	b2db      	uxtb	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d106      	bne.n	8006664 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f000 f841 	bl	80066e6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	3304      	adds	r3, #4
 8006674:	4619      	mov	r1, r3
 8006676:	4610      	mov	r0, r2
 8006678:	f000 fa00 	bl	8006a7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066dc:	2300      	movs	r3, #0
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3708      	adds	r7, #8
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}

080066e6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80066e6:	b480      	push	{r7}
 80066e8:	b083      	sub	sp, #12
 80066ea:	af00      	add	r7, sp, #0
 80066ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80066ee:	bf00      	nop
 80066f0:	370c      	adds	r7, #12
 80066f2:	46bd      	mov	sp, r7
 80066f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f8:	4770      	bx	lr
	...

080066fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800670a:	b2db      	uxtb	r3, r3
 800670c:	2b01      	cmp	r3, #1
 800670e:	d001      	beq.n	8006714 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	e054      	b.n	80067be <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2202      	movs	r2, #2
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68da      	ldr	r2, [r3, #12]
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f042 0201 	orr.w	r2, r2, #1
 800672a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4a26      	ldr	r2, [pc, #152]	; (80067cc <HAL_TIM_Base_Start_IT+0xd0>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d022      	beq.n	800677c <HAL_TIM_Base_Start_IT+0x80>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800673e:	d01d      	beq.n	800677c <HAL_TIM_Base_Start_IT+0x80>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a22      	ldr	r2, [pc, #136]	; (80067d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d018      	beq.n	800677c <HAL_TIM_Base_Start_IT+0x80>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a21      	ldr	r2, [pc, #132]	; (80067d4 <HAL_TIM_Base_Start_IT+0xd8>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d013      	beq.n	800677c <HAL_TIM_Base_Start_IT+0x80>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a1f      	ldr	r2, [pc, #124]	; (80067d8 <HAL_TIM_Base_Start_IT+0xdc>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d00e      	beq.n	800677c <HAL_TIM_Base_Start_IT+0x80>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a1e      	ldr	r2, [pc, #120]	; (80067dc <HAL_TIM_Base_Start_IT+0xe0>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d009      	beq.n	800677c <HAL_TIM_Base_Start_IT+0x80>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a1c      	ldr	r2, [pc, #112]	; (80067e0 <HAL_TIM_Base_Start_IT+0xe4>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d004      	beq.n	800677c <HAL_TIM_Base_Start_IT+0x80>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a1b      	ldr	r2, [pc, #108]	; (80067e4 <HAL_TIM_Base_Start_IT+0xe8>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d115      	bne.n	80067a8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	689a      	ldr	r2, [r3, #8]
 8006782:	4b19      	ldr	r3, [pc, #100]	; (80067e8 <HAL_TIM_Base_Start_IT+0xec>)
 8006784:	4013      	ands	r3, r2
 8006786:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2b06      	cmp	r3, #6
 800678c:	d015      	beq.n	80067ba <HAL_TIM_Base_Start_IT+0xbe>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006794:	d011      	beq.n	80067ba <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f042 0201 	orr.w	r2, r2, #1
 80067a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067a6:	e008      	b.n	80067ba <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	681a      	ldr	r2, [r3, #0]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f042 0201 	orr.w	r2, r2, #1
 80067b6:	601a      	str	r2, [r3, #0]
 80067b8:	e000      	b.n	80067bc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067ba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80067bc:	2300      	movs	r3, #0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3714      	adds	r7, #20
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	40010000 	.word	0x40010000
 80067d0:	40000400 	.word	0x40000400
 80067d4:	40000800 	.word	0x40000800
 80067d8:	40000c00 	.word	0x40000c00
 80067dc:	40010400 	.word	0x40010400
 80067e0:	40014000 	.word	0x40014000
 80067e4:	40001800 	.word	0x40001800
 80067e8:	00010007 	.word	0x00010007

080067ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d122      	bne.n	8006848 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	f003 0302 	and.w	r3, r3, #2
 800680c:	2b02      	cmp	r3, #2
 800680e:	d11b      	bne.n	8006848 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f06f 0202 	mvn.w	r2, #2
 8006818:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2201      	movs	r2, #1
 800681e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	699b      	ldr	r3, [r3, #24]
 8006826:	f003 0303 	and.w	r3, r3, #3
 800682a:	2b00      	cmp	r3, #0
 800682c:	d003      	beq.n	8006836 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f000 f905 	bl	8006a3e <HAL_TIM_IC_CaptureCallback>
 8006834:	e005      	b.n	8006842 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006836:	6878      	ldr	r0, [r7, #4]
 8006838:	f000 f8f7 	bl	8006a2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f000 f908 	bl	8006a52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	f003 0304 	and.w	r3, r3, #4
 8006852:	2b04      	cmp	r3, #4
 8006854:	d122      	bne.n	800689c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	68db      	ldr	r3, [r3, #12]
 800685c:	f003 0304 	and.w	r3, r3, #4
 8006860:	2b04      	cmp	r3, #4
 8006862:	d11b      	bne.n	800689c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f06f 0204 	mvn.w	r2, #4
 800686c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2202      	movs	r2, #2
 8006872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 f8db 	bl	8006a3e <HAL_TIM_IC_CaptureCallback>
 8006888:	e005      	b.n	8006896 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f000 f8cd 	bl	8006a2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 f8de 	bl	8006a52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	f003 0308 	and.w	r3, r3, #8
 80068a6:	2b08      	cmp	r3, #8
 80068a8:	d122      	bne.n	80068f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	f003 0308 	and.w	r3, r3, #8
 80068b4:	2b08      	cmp	r3, #8
 80068b6:	d11b      	bne.n	80068f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f06f 0208 	mvn.w	r2, #8
 80068c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2204      	movs	r2, #4
 80068c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	69db      	ldr	r3, [r3, #28]
 80068ce:	f003 0303 	and.w	r3, r3, #3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f000 f8b1 	bl	8006a3e <HAL_TIM_IC_CaptureCallback>
 80068dc:	e005      	b.n	80068ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f8a3 	bl	8006a2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 f8b4 	bl	8006a52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	f003 0310 	and.w	r3, r3, #16
 80068fa:	2b10      	cmp	r3, #16
 80068fc:	d122      	bne.n	8006944 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f003 0310 	and.w	r3, r3, #16
 8006908:	2b10      	cmp	r3, #16
 800690a:	d11b      	bne.n	8006944 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f06f 0210 	mvn.w	r2, #16
 8006914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2208      	movs	r2, #8
 800691a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006926:	2b00      	cmp	r3, #0
 8006928:	d003      	beq.n	8006932 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f887 	bl	8006a3e <HAL_TIM_IC_CaptureCallback>
 8006930:	e005      	b.n	800693e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 f879 	bl	8006a2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 f88a 	bl	8006a52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	691b      	ldr	r3, [r3, #16]
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b01      	cmp	r3, #1
 8006950:	d10e      	bne.n	8006970 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f003 0301 	and.w	r3, r3, #1
 800695c:	2b01      	cmp	r3, #1
 800695e:	d107      	bne.n	8006970 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f06f 0201 	mvn.w	r2, #1
 8006968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7fa ff68 	bl	8001840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800697a:	2b80      	cmp	r3, #128	; 0x80
 800697c:	d10e      	bne.n	800699c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006988:	2b80      	cmp	r3, #128	; 0x80
 800698a:	d107      	bne.n	800699c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f000 f91a 	bl	8006bd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	691b      	ldr	r3, [r3, #16]
 80069a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80069aa:	d10e      	bne.n	80069ca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68db      	ldr	r3, [r3, #12]
 80069b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069b6:	2b80      	cmp	r3, #128	; 0x80
 80069b8:	d107      	bne.n	80069ca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80069c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f90d 	bl	8006be4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069d4:	2b40      	cmp	r3, #64	; 0x40
 80069d6:	d10e      	bne.n	80069f6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069e2:	2b40      	cmp	r3, #64	; 0x40
 80069e4:	d107      	bne.n	80069f6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069f0:	6878      	ldr	r0, [r7, #4]
 80069f2:	f000 f838 	bl	8006a66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	691b      	ldr	r3, [r3, #16]
 80069fc:	f003 0320 	and.w	r3, r3, #32
 8006a00:	2b20      	cmp	r3, #32
 8006a02:	d10e      	bne.n	8006a22 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	68db      	ldr	r3, [r3, #12]
 8006a0a:	f003 0320 	and.w	r3, r3, #32
 8006a0e:	2b20      	cmp	r3, #32
 8006a10:	d107      	bne.n	8006a22 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f06f 0220 	mvn.w	r2, #32
 8006a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 f8cd 	bl	8006bbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a22:	bf00      	nop
 8006a24:	3708      	adds	r7, #8
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}

08006a2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b083      	sub	sp, #12
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a32:	bf00      	nop
 8006a34:	370c      	adds	r7, #12
 8006a36:	46bd      	mov	sp, r7
 8006a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3c:	4770      	bx	lr

08006a3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a3e:	b480      	push	{r7}
 8006a40:	b083      	sub	sp, #12
 8006a42:	af00      	add	r7, sp, #0
 8006a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a46:	bf00      	nop
 8006a48:	370c      	adds	r7, #12
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a50:	4770      	bx	lr

08006a52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a52:	b480      	push	{r7}
 8006a54:	b083      	sub	sp, #12
 8006a56:	af00      	add	r7, sp, #0
 8006a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a5a:	bf00      	nop
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr

08006a66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a66:	b480      	push	{r7}
 8006a68:	b083      	sub	sp, #12
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a6e:	bf00      	nop
 8006a70:	370c      	adds	r7, #12
 8006a72:	46bd      	mov	sp, r7
 8006a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a78:	4770      	bx	lr
	...

08006a7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
 8006a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a40      	ldr	r2, [pc, #256]	; (8006b90 <TIM_Base_SetConfig+0x114>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d013      	beq.n	8006abc <TIM_Base_SetConfig+0x40>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a9a:	d00f      	beq.n	8006abc <TIM_Base_SetConfig+0x40>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a3d      	ldr	r2, [pc, #244]	; (8006b94 <TIM_Base_SetConfig+0x118>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d00b      	beq.n	8006abc <TIM_Base_SetConfig+0x40>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a3c      	ldr	r2, [pc, #240]	; (8006b98 <TIM_Base_SetConfig+0x11c>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d007      	beq.n	8006abc <TIM_Base_SetConfig+0x40>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	4a3b      	ldr	r2, [pc, #236]	; (8006b9c <TIM_Base_SetConfig+0x120>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d003      	beq.n	8006abc <TIM_Base_SetConfig+0x40>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a3a      	ldr	r2, [pc, #232]	; (8006ba0 <TIM_Base_SetConfig+0x124>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d108      	bne.n	8006ace <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	68fa      	ldr	r2, [r7, #12]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4a2f      	ldr	r2, [pc, #188]	; (8006b90 <TIM_Base_SetConfig+0x114>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d02b      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006adc:	d027      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a2c      	ldr	r2, [pc, #176]	; (8006b94 <TIM_Base_SetConfig+0x118>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d023      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	4a2b      	ldr	r2, [pc, #172]	; (8006b98 <TIM_Base_SetConfig+0x11c>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d01f      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	4a2a      	ldr	r2, [pc, #168]	; (8006b9c <TIM_Base_SetConfig+0x120>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d01b      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a29      	ldr	r2, [pc, #164]	; (8006ba0 <TIM_Base_SetConfig+0x124>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d017      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a28      	ldr	r2, [pc, #160]	; (8006ba4 <TIM_Base_SetConfig+0x128>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d013      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a27      	ldr	r2, [pc, #156]	; (8006ba8 <TIM_Base_SetConfig+0x12c>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d00f      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a26      	ldr	r2, [pc, #152]	; (8006bac <TIM_Base_SetConfig+0x130>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d00b      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a25      	ldr	r2, [pc, #148]	; (8006bb0 <TIM_Base_SetConfig+0x134>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d007      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a24      	ldr	r2, [pc, #144]	; (8006bb4 <TIM_Base_SetConfig+0x138>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d003      	beq.n	8006b2e <TIM_Base_SetConfig+0xb2>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a23      	ldr	r2, [pc, #140]	; (8006bb8 <TIM_Base_SetConfig+0x13c>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d108      	bne.n	8006b40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	68db      	ldr	r3, [r3, #12]
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	68fa      	ldr	r2, [r7, #12]
 8006b52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	689a      	ldr	r2, [r3, #8]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a0a      	ldr	r2, [pc, #40]	; (8006b90 <TIM_Base_SetConfig+0x114>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d003      	beq.n	8006b74 <TIM_Base_SetConfig+0xf8>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a0c      	ldr	r2, [pc, #48]	; (8006ba0 <TIM_Base_SetConfig+0x124>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d103      	bne.n	8006b7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	691a      	ldr	r2, [r3, #16]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	615a      	str	r2, [r3, #20]
}
 8006b82:	bf00      	nop
 8006b84:	3714      	adds	r7, #20
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	40010000 	.word	0x40010000
 8006b94:	40000400 	.word	0x40000400
 8006b98:	40000800 	.word	0x40000800
 8006b9c:	40000c00 	.word	0x40000c00
 8006ba0:	40010400 	.word	0x40010400
 8006ba4:	40014000 	.word	0x40014000
 8006ba8:	40014400 	.word	0x40014400
 8006bac:	40014800 	.word	0x40014800
 8006bb0:	40001800 	.word	0x40001800
 8006bb4:	40001c00 	.word	0x40001c00
 8006bb8:	40002000 	.word	0x40002000

08006bbc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bc4:	bf00      	nop
 8006bc6:	370c      	adds	r7, #12
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bce:	4770      	bx	lr

08006bd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b083      	sub	sp, #12
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bd8:	bf00      	nop
 8006bda:	370c      	adds	r7, #12
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006bec:	bf00      	nop
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d101      	bne.n	8006c0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	e040      	b.n	8006c8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d106      	bne.n	8006c20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7fa feac 	bl	8001978 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2224      	movs	r2, #36	; 0x24
 8006c24:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f022 0201 	bic.w	r2, r2, #1
 8006c34:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f000 fbc2 	bl	80073c0 <UART_SetConfig>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d101      	bne.n	8006c46 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	e022      	b.n	8006c8c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d002      	beq.n	8006c54 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 fe1a 	bl	8007888 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	685a      	ldr	r2, [r3, #4]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	689a      	ldr	r2, [r3, #8]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f042 0201 	orr.w	r2, r2, #1
 8006c82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 fea1 	bl	80079cc <UART_CheckIdleState>
 8006c8a:	4603      	mov	r3, r0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}

08006c94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b08a      	sub	sp, #40	; 0x28
 8006c98:	af02      	add	r7, sp, #8
 8006c9a:	60f8      	str	r0, [r7, #12]
 8006c9c:	60b9      	str	r1, [r7, #8]
 8006c9e:	603b      	str	r3, [r7, #0]
 8006ca0:	4613      	mov	r3, r2
 8006ca2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ca8:	2b20      	cmp	r3, #32
 8006caa:	d171      	bne.n	8006d90 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d002      	beq.n	8006cb8 <HAL_UART_Transmit+0x24>
 8006cb2:	88fb      	ldrh	r3, [r7, #6]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d101      	bne.n	8006cbc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e06a      	b.n	8006d92 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2221      	movs	r2, #33	; 0x21
 8006cc8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cca:	f7fb fac7 	bl	800225c <HAL_GetTick>
 8006cce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	88fa      	ldrh	r2, [r7, #6]
 8006cd4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	88fa      	ldrh	r2, [r7, #6]
 8006cdc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	689b      	ldr	r3, [r3, #8]
 8006ce4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ce8:	d108      	bne.n	8006cfc <HAL_UART_Transmit+0x68>
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	691b      	ldr	r3, [r3, #16]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d104      	bne.n	8006cfc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	61bb      	str	r3, [r7, #24]
 8006cfa:	e003      	b.n	8006d04 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d00:	2300      	movs	r3, #0
 8006d02:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d04:	e02c      	b.n	8006d60 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	9300      	str	r3, [sp, #0]
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	2180      	movs	r1, #128	; 0x80
 8006d10:	68f8      	ldr	r0, [r7, #12]
 8006d12:	f000 fea8 	bl	8007a66 <UART_WaitOnFlagUntilTimeout>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d001      	beq.n	8006d20 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8006d1c:	2303      	movs	r3, #3
 8006d1e:	e038      	b.n	8006d92 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10b      	bne.n	8006d3e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	881b      	ldrh	r3, [r3, #0]
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006d36:	69bb      	ldr	r3, [r7, #24]
 8006d38:	3302      	adds	r3, #2
 8006d3a:	61bb      	str	r3, [r7, #24]
 8006d3c:	e007      	b.n	8006d4e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	781a      	ldrb	r2, [r3, #0]
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	3301      	adds	r3, #1
 8006d4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29a      	uxth	r2, r3
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d1cc      	bne.n	8006d06 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	2200      	movs	r2, #0
 8006d74:	2140      	movs	r1, #64	; 0x40
 8006d76:	68f8      	ldr	r0, [r7, #12]
 8006d78:	f000 fe75 	bl	8007a66 <UART_WaitOnFlagUntilTimeout>
 8006d7c:	4603      	mov	r3, r0
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d001      	beq.n	8006d86 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e005      	b.n	8006d92 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	2220      	movs	r2, #32
 8006d8a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	e000      	b.n	8006d92 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8006d90:	2302      	movs	r3, #2
  }
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3720      	adds	r7, #32
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
	...

08006d9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b0ba      	sub	sp, #232	; 0xe8
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	69db      	ldr	r3, [r3, #28]
 8006daa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006dc2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006dc6:	f640 030f 	movw	r3, #2063	; 0x80f
 8006dca:	4013      	ands	r3, r2
 8006dcc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8006dd0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d115      	bne.n	8006e04 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006dd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ddc:	f003 0320 	and.w	r3, r3, #32
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d00f      	beq.n	8006e04 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006de8:	f003 0320 	and.w	r3, r3, #32
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d009      	beq.n	8006e04 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f000 82ac 	beq.w	8007352 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	4798      	blx	r3
      }
      return;
 8006e02:	e2a6      	b.n	8007352 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006e04:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f000 8117 	beq.w	800703c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006e0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e12:	f003 0301 	and.w	r3, r3, #1
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d106      	bne.n	8006e28 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006e1a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006e1e:	4b85      	ldr	r3, [pc, #532]	; (8007034 <HAL_UART_IRQHandler+0x298>)
 8006e20:	4013      	ands	r3, r2
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f000 810a 	beq.w	800703c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d011      	beq.n	8006e58 <HAL_UART_IRQHandler+0xbc>
 8006e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00b      	beq.n	8006e58 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2201      	movs	r2, #1
 8006e46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e4e:	f043 0201 	orr.w	r2, r3, #1
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e5c:	f003 0302 	and.w	r3, r3, #2
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d011      	beq.n	8006e88 <HAL_UART_IRQHandler+0xec>
 8006e64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2202      	movs	r2, #2
 8006e76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e7e:	f043 0204 	orr.w	r2, r3, #4
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006e8c:	f003 0304 	and.w	r3, r3, #4
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d011      	beq.n	8006eb8 <HAL_UART_IRQHandler+0x11c>
 8006e94:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e98:	f003 0301 	and.w	r3, r3, #1
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d00b      	beq.n	8006eb8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	2204      	movs	r2, #4
 8006ea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eae:	f043 0202 	orr.w	r2, r3, #2
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006eb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ebc:	f003 0308 	and.w	r3, r3, #8
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d017      	beq.n	8006ef4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ec8:	f003 0320 	and.w	r3, r3, #32
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d105      	bne.n	8006edc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006ed0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ed4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00b      	beq.n	8006ef4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2208      	movs	r2, #8
 8006ee2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006eea:	f043 0208 	orr.w	r2, r3, #8
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006ef4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ef8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d012      	beq.n	8006f26 <HAL_UART_IRQHandler+0x18a>
 8006f00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00c      	beq.n	8006f26 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f1c:	f043 0220 	orr.w	r2, r3, #32
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	f000 8212 	beq.w	8007356 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006f32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f36:	f003 0320 	and.w	r3, r3, #32
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d00d      	beq.n	8006f5a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006f3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f42:	f003 0320 	and.w	r3, r3, #32
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d007      	beq.n	8006f5a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d003      	beq.n	8006f5a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006f60:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f6e:	2b40      	cmp	r3, #64	; 0x40
 8006f70:	d005      	beq.n	8006f7e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006f76:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d04f      	beq.n	800701e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 fe37 	bl	8007bf2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f8e:	2b40      	cmp	r3, #64	; 0x40
 8006f90:	d141      	bne.n	8007016 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	3308      	adds	r3, #8
 8006f98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006fa0:	e853 3f00 	ldrex	r3, [r3]
 8006fa4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006fa8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006fac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006fb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	3308      	adds	r3, #8
 8006fba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006fbe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006fc2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fc6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006fca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006fce:	e841 2300 	strex	r3, r2, [r1]
 8006fd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006fd6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d1d9      	bne.n	8006f92 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d013      	beq.n	800700e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fea:	4a13      	ldr	r2, [pc, #76]	; (8007038 <HAL_UART_IRQHandler+0x29c>)
 8006fec:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f7fc f9be 	bl	8003374 <HAL_DMA_Abort_IT>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d017      	beq.n	800702e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007002:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007008:	4610      	mov	r0, r2
 800700a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800700c:	e00f      	b.n	800702e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 f9b6 	bl	8007380 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007014:	e00b      	b.n	800702e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 f9b2 	bl	8007380 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800701c:	e007      	b.n	800702e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f9ae 	bl	8007380 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800702c:	e193      	b.n	8007356 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800702e:	bf00      	nop
    return;
 8007030:	e191      	b.n	8007356 <HAL_UART_IRQHandler+0x5ba>
 8007032:	bf00      	nop
 8007034:	04000120 	.word	0x04000120
 8007038:	08007cbb 	.word	0x08007cbb

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007040:	2b01      	cmp	r3, #1
 8007042:	f040 814c 	bne.w	80072de <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800704a:	f003 0310 	and.w	r3, r3, #16
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 8145 	beq.w	80072de <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007054:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007058:	f003 0310 	and.w	r3, r3, #16
 800705c:	2b00      	cmp	r3, #0
 800705e:	f000 813e 	beq.w	80072de <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2210      	movs	r2, #16
 8007068:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007074:	2b40      	cmp	r3, #64	; 0x40
 8007076:	f040 80b6 	bne.w	80071e6 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007086:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800708a:	2b00      	cmp	r3, #0
 800708c:	f000 8165 	beq.w	800735a <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007096:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800709a:	429a      	cmp	r2, r3
 800709c:	f080 815d 	bcs.w	800735a <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80070a6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070ae:	69db      	ldr	r3, [r3, #28]
 80070b0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070b4:	f000 8086 	beq.w	80071c4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80070c4:	e853 3f00 	ldrex	r3, [r3]
 80070c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80070cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80070d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	461a      	mov	r2, r3
 80070de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80070e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80070e6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80070ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80070f2:	e841 2300 	strex	r3, r2, [r1]
 80070f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80070fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d1da      	bne.n	80070b8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	3308      	adds	r3, #8
 8007108:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800710a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800710c:	e853 3f00 	ldrex	r3, [r3]
 8007110:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007112:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007114:	f023 0301 	bic.w	r3, r3, #1
 8007118:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3308      	adds	r3, #8
 8007122:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007126:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800712a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800712c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800712e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007132:	e841 2300 	strex	r3, r2, [r1]
 8007136:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007138:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800713a:	2b00      	cmp	r3, #0
 800713c:	d1e1      	bne.n	8007102 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	3308      	adds	r3, #8
 8007144:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007146:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007148:	e853 3f00 	ldrex	r3, [r3]
 800714c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800714e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007150:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007154:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	3308      	adds	r3, #8
 800715e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007162:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007164:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007166:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007168:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800716a:	e841 2300 	strex	r3, r2, [r1]
 800716e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007170:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1e3      	bne.n	800713e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2220      	movs	r2, #32
 800717a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800718c:	e853 3f00 	ldrex	r3, [r3]
 8007190:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007192:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007194:	f023 0310 	bic.w	r3, r3, #16
 8007198:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	461a      	mov	r2, r3
 80071a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80071a6:	65bb      	str	r3, [r7, #88]	; 0x58
 80071a8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071aa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80071ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80071ae:	e841 2300 	strex	r3, r2, [r1]
 80071b2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80071b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1e4      	bne.n	8007184 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fc f868 	bl	8003294 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2202      	movs	r2, #2
 80071c8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	1ad3      	subs	r3, r2, r3
 80071da:	b29b      	uxth	r3, r3
 80071dc:	4619      	mov	r1, r3
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f000 f8d8 	bl	8007394 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80071e4:	e0b9      	b.n	800735a <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	1ad3      	subs	r3, r2, r3
 80071f6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007200:	b29b      	uxth	r3, r3
 8007202:	2b00      	cmp	r3, #0
 8007204:	f000 80ab 	beq.w	800735e <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 8007208:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 80a6 	beq.w	800735e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800721a:	e853 3f00 	ldrex	r3, [r3]
 800721e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007222:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007226:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	461a      	mov	r2, r3
 8007230:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007234:	647b      	str	r3, [r7, #68]	; 0x44
 8007236:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007238:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800723a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800723c:	e841 2300 	strex	r3, r2, [r1]
 8007240:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1e4      	bne.n	8007212 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	3308      	adds	r3, #8
 800724e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007252:	e853 3f00 	ldrex	r3, [r3]
 8007256:	623b      	str	r3, [r7, #32]
   return(result);
 8007258:	6a3b      	ldr	r3, [r7, #32]
 800725a:	f023 0301 	bic.w	r3, r3, #1
 800725e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3308      	adds	r3, #8
 8007268:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800726c:	633a      	str	r2, [r7, #48]	; 0x30
 800726e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007270:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007274:	e841 2300 	strex	r3, r2, [r1]
 8007278:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800727a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800727c:	2b00      	cmp	r3, #0
 800727e:	d1e3      	bne.n	8007248 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2220      	movs	r2, #32
 8007284:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	e853 3f00 	ldrex	r3, [r3]
 80072a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	f023 0310 	bic.w	r3, r3, #16
 80072a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	461a      	mov	r2, r3
 80072b2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80072b6:	61fb      	str	r3, [r7, #28]
 80072b8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ba:	69b9      	ldr	r1, [r7, #24]
 80072bc:	69fa      	ldr	r2, [r7, #28]
 80072be:	e841 2300 	strex	r3, r2, [r1]
 80072c2:	617b      	str	r3, [r7, #20]
   return(result);
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1e4      	bne.n	8007294 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2202      	movs	r2, #2
 80072ce:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80072d4:	4619      	mov	r1, r3
 80072d6:	6878      	ldr	r0, [r7, #4]
 80072d8:	f000 f85c 	bl	8007394 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80072dc:	e03f      	b.n	800735e <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80072de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80072e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d00e      	beq.n	8007308 <HAL_UART_IRQHandler+0x56c>
 80072ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80072ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d008      	beq.n	8007308 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80072fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 f853 	bl	80073ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007306:	e02d      	b.n	8007364 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800730c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007310:	2b00      	cmp	r3, #0
 8007312:	d00e      	beq.n	8007332 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007318:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800731c:	2b00      	cmp	r3, #0
 800731e:	d008      	beq.n	8007332 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007324:	2b00      	cmp	r3, #0
 8007326:	d01c      	beq.n	8007362 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	4798      	blx	r3
    }
    return;
 8007330:	e017      	b.n	8007362 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007332:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007336:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800733a:	2b00      	cmp	r3, #0
 800733c:	d012      	beq.n	8007364 <HAL_UART_IRQHandler+0x5c8>
 800733e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00c      	beq.n	8007364 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800734a:	6878      	ldr	r0, [r7, #4]
 800734c:	f000 fccb 	bl	8007ce6 <UART_EndTransmit_IT>
    return;
 8007350:	e008      	b.n	8007364 <HAL_UART_IRQHandler+0x5c8>
      return;
 8007352:	bf00      	nop
 8007354:	e006      	b.n	8007364 <HAL_UART_IRQHandler+0x5c8>
    return;
 8007356:	bf00      	nop
 8007358:	e004      	b.n	8007364 <HAL_UART_IRQHandler+0x5c8>
      return;
 800735a:	bf00      	nop
 800735c:	e002      	b.n	8007364 <HAL_UART_IRQHandler+0x5c8>
      return;
 800735e:	bf00      	nop
 8007360:	e000      	b.n	8007364 <HAL_UART_IRQHandler+0x5c8>
    return;
 8007362:	bf00      	nop
  }

}
 8007364:	37e8      	adds	r7, #232	; 0xe8
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop

0800736c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800736c:	b480      	push	{r7}
 800736e:	b083      	sub	sp, #12
 8007370:	af00      	add	r7, sp, #0
 8007372:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007374:	bf00      	nop
 8007376:	370c      	adds	r7, #12
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	460b      	mov	r3, r1
 800739e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073a0:	bf00      	nop
 80073a2:	370c      	adds	r7, #12
 80073a4:	46bd      	mov	sp, r7
 80073a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073aa:	4770      	bx	lr

080073ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80073ac:	b480      	push	{r7}
 80073ae:	b083      	sub	sp, #12
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80073b4:	bf00      	nop
 80073b6:	370c      	adds	r7, #12
 80073b8:	46bd      	mov	sp, r7
 80073ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073be:	4770      	bx	lr

080073c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b088      	sub	sp, #32
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073c8:	2300      	movs	r3, #0
 80073ca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	689a      	ldr	r2, [r3, #8]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	431a      	orrs	r2, r3
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	431a      	orrs	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	69db      	ldr	r3, [r3, #28]
 80073e0:	4313      	orrs	r3, r2
 80073e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	681a      	ldr	r2, [r3, #0]
 80073ea:	4ba6      	ldr	r3, [pc, #664]	; (8007684 <UART_SetConfig+0x2c4>)
 80073ec:	4013      	ands	r3, r2
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	6812      	ldr	r2, [r2, #0]
 80073f2:	6979      	ldr	r1, [r7, #20]
 80073f4:	430b      	orrs	r3, r1
 80073f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	68da      	ldr	r2, [r3, #12]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	430a      	orrs	r2, r1
 800740c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	699b      	ldr	r3, [r3, #24]
 8007412:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6a1b      	ldr	r3, [r3, #32]
 8007418:	697a      	ldr	r2, [r7, #20]
 800741a:	4313      	orrs	r3, r2
 800741c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	697a      	ldr	r2, [r7, #20]
 800742e:	430a      	orrs	r2, r1
 8007430:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a94      	ldr	r2, [pc, #592]	; (8007688 <UART_SetConfig+0x2c8>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d120      	bne.n	800747e <UART_SetConfig+0xbe>
 800743c:	4b93      	ldr	r3, [pc, #588]	; (800768c <UART_SetConfig+0x2cc>)
 800743e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007442:	f003 0303 	and.w	r3, r3, #3
 8007446:	2b03      	cmp	r3, #3
 8007448:	d816      	bhi.n	8007478 <UART_SetConfig+0xb8>
 800744a:	a201      	add	r2, pc, #4	; (adr r2, 8007450 <UART_SetConfig+0x90>)
 800744c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007450:	08007461 	.word	0x08007461
 8007454:	0800746d 	.word	0x0800746d
 8007458:	08007467 	.word	0x08007467
 800745c:	08007473 	.word	0x08007473
 8007460:	2301      	movs	r3, #1
 8007462:	77fb      	strb	r3, [r7, #31]
 8007464:	e150      	b.n	8007708 <UART_SetConfig+0x348>
 8007466:	2302      	movs	r3, #2
 8007468:	77fb      	strb	r3, [r7, #31]
 800746a:	e14d      	b.n	8007708 <UART_SetConfig+0x348>
 800746c:	2304      	movs	r3, #4
 800746e:	77fb      	strb	r3, [r7, #31]
 8007470:	e14a      	b.n	8007708 <UART_SetConfig+0x348>
 8007472:	2308      	movs	r3, #8
 8007474:	77fb      	strb	r3, [r7, #31]
 8007476:	e147      	b.n	8007708 <UART_SetConfig+0x348>
 8007478:	2310      	movs	r3, #16
 800747a:	77fb      	strb	r3, [r7, #31]
 800747c:	e144      	b.n	8007708 <UART_SetConfig+0x348>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a83      	ldr	r2, [pc, #524]	; (8007690 <UART_SetConfig+0x2d0>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d132      	bne.n	80074ee <UART_SetConfig+0x12e>
 8007488:	4b80      	ldr	r3, [pc, #512]	; (800768c <UART_SetConfig+0x2cc>)
 800748a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800748e:	f003 030c 	and.w	r3, r3, #12
 8007492:	2b0c      	cmp	r3, #12
 8007494:	d828      	bhi.n	80074e8 <UART_SetConfig+0x128>
 8007496:	a201      	add	r2, pc, #4	; (adr r2, 800749c <UART_SetConfig+0xdc>)
 8007498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800749c:	080074d1 	.word	0x080074d1
 80074a0:	080074e9 	.word	0x080074e9
 80074a4:	080074e9 	.word	0x080074e9
 80074a8:	080074e9 	.word	0x080074e9
 80074ac:	080074dd 	.word	0x080074dd
 80074b0:	080074e9 	.word	0x080074e9
 80074b4:	080074e9 	.word	0x080074e9
 80074b8:	080074e9 	.word	0x080074e9
 80074bc:	080074d7 	.word	0x080074d7
 80074c0:	080074e9 	.word	0x080074e9
 80074c4:	080074e9 	.word	0x080074e9
 80074c8:	080074e9 	.word	0x080074e9
 80074cc:	080074e3 	.word	0x080074e3
 80074d0:	2300      	movs	r3, #0
 80074d2:	77fb      	strb	r3, [r7, #31]
 80074d4:	e118      	b.n	8007708 <UART_SetConfig+0x348>
 80074d6:	2302      	movs	r3, #2
 80074d8:	77fb      	strb	r3, [r7, #31]
 80074da:	e115      	b.n	8007708 <UART_SetConfig+0x348>
 80074dc:	2304      	movs	r3, #4
 80074de:	77fb      	strb	r3, [r7, #31]
 80074e0:	e112      	b.n	8007708 <UART_SetConfig+0x348>
 80074e2:	2308      	movs	r3, #8
 80074e4:	77fb      	strb	r3, [r7, #31]
 80074e6:	e10f      	b.n	8007708 <UART_SetConfig+0x348>
 80074e8:	2310      	movs	r3, #16
 80074ea:	77fb      	strb	r3, [r7, #31]
 80074ec:	e10c      	b.n	8007708 <UART_SetConfig+0x348>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a68      	ldr	r2, [pc, #416]	; (8007694 <UART_SetConfig+0x2d4>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d120      	bne.n	800753a <UART_SetConfig+0x17a>
 80074f8:	4b64      	ldr	r3, [pc, #400]	; (800768c <UART_SetConfig+0x2cc>)
 80074fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074fe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007502:	2b30      	cmp	r3, #48	; 0x30
 8007504:	d013      	beq.n	800752e <UART_SetConfig+0x16e>
 8007506:	2b30      	cmp	r3, #48	; 0x30
 8007508:	d814      	bhi.n	8007534 <UART_SetConfig+0x174>
 800750a:	2b20      	cmp	r3, #32
 800750c:	d009      	beq.n	8007522 <UART_SetConfig+0x162>
 800750e:	2b20      	cmp	r3, #32
 8007510:	d810      	bhi.n	8007534 <UART_SetConfig+0x174>
 8007512:	2b00      	cmp	r3, #0
 8007514:	d002      	beq.n	800751c <UART_SetConfig+0x15c>
 8007516:	2b10      	cmp	r3, #16
 8007518:	d006      	beq.n	8007528 <UART_SetConfig+0x168>
 800751a:	e00b      	b.n	8007534 <UART_SetConfig+0x174>
 800751c:	2300      	movs	r3, #0
 800751e:	77fb      	strb	r3, [r7, #31]
 8007520:	e0f2      	b.n	8007708 <UART_SetConfig+0x348>
 8007522:	2302      	movs	r3, #2
 8007524:	77fb      	strb	r3, [r7, #31]
 8007526:	e0ef      	b.n	8007708 <UART_SetConfig+0x348>
 8007528:	2304      	movs	r3, #4
 800752a:	77fb      	strb	r3, [r7, #31]
 800752c:	e0ec      	b.n	8007708 <UART_SetConfig+0x348>
 800752e:	2308      	movs	r3, #8
 8007530:	77fb      	strb	r3, [r7, #31]
 8007532:	e0e9      	b.n	8007708 <UART_SetConfig+0x348>
 8007534:	2310      	movs	r3, #16
 8007536:	77fb      	strb	r3, [r7, #31]
 8007538:	e0e6      	b.n	8007708 <UART_SetConfig+0x348>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a56      	ldr	r2, [pc, #344]	; (8007698 <UART_SetConfig+0x2d8>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d120      	bne.n	8007586 <UART_SetConfig+0x1c6>
 8007544:	4b51      	ldr	r3, [pc, #324]	; (800768c <UART_SetConfig+0x2cc>)
 8007546:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800754a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800754e:	2bc0      	cmp	r3, #192	; 0xc0
 8007550:	d013      	beq.n	800757a <UART_SetConfig+0x1ba>
 8007552:	2bc0      	cmp	r3, #192	; 0xc0
 8007554:	d814      	bhi.n	8007580 <UART_SetConfig+0x1c0>
 8007556:	2b80      	cmp	r3, #128	; 0x80
 8007558:	d009      	beq.n	800756e <UART_SetConfig+0x1ae>
 800755a:	2b80      	cmp	r3, #128	; 0x80
 800755c:	d810      	bhi.n	8007580 <UART_SetConfig+0x1c0>
 800755e:	2b00      	cmp	r3, #0
 8007560:	d002      	beq.n	8007568 <UART_SetConfig+0x1a8>
 8007562:	2b40      	cmp	r3, #64	; 0x40
 8007564:	d006      	beq.n	8007574 <UART_SetConfig+0x1b4>
 8007566:	e00b      	b.n	8007580 <UART_SetConfig+0x1c0>
 8007568:	2300      	movs	r3, #0
 800756a:	77fb      	strb	r3, [r7, #31]
 800756c:	e0cc      	b.n	8007708 <UART_SetConfig+0x348>
 800756e:	2302      	movs	r3, #2
 8007570:	77fb      	strb	r3, [r7, #31]
 8007572:	e0c9      	b.n	8007708 <UART_SetConfig+0x348>
 8007574:	2304      	movs	r3, #4
 8007576:	77fb      	strb	r3, [r7, #31]
 8007578:	e0c6      	b.n	8007708 <UART_SetConfig+0x348>
 800757a:	2308      	movs	r3, #8
 800757c:	77fb      	strb	r3, [r7, #31]
 800757e:	e0c3      	b.n	8007708 <UART_SetConfig+0x348>
 8007580:	2310      	movs	r3, #16
 8007582:	77fb      	strb	r3, [r7, #31]
 8007584:	e0c0      	b.n	8007708 <UART_SetConfig+0x348>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a44      	ldr	r2, [pc, #272]	; (800769c <UART_SetConfig+0x2dc>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d125      	bne.n	80075dc <UART_SetConfig+0x21c>
 8007590:	4b3e      	ldr	r3, [pc, #248]	; (800768c <UART_SetConfig+0x2cc>)
 8007592:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007596:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800759a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800759e:	d017      	beq.n	80075d0 <UART_SetConfig+0x210>
 80075a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075a4:	d817      	bhi.n	80075d6 <UART_SetConfig+0x216>
 80075a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075aa:	d00b      	beq.n	80075c4 <UART_SetConfig+0x204>
 80075ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075b0:	d811      	bhi.n	80075d6 <UART_SetConfig+0x216>
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d003      	beq.n	80075be <UART_SetConfig+0x1fe>
 80075b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075ba:	d006      	beq.n	80075ca <UART_SetConfig+0x20a>
 80075bc:	e00b      	b.n	80075d6 <UART_SetConfig+0x216>
 80075be:	2300      	movs	r3, #0
 80075c0:	77fb      	strb	r3, [r7, #31]
 80075c2:	e0a1      	b.n	8007708 <UART_SetConfig+0x348>
 80075c4:	2302      	movs	r3, #2
 80075c6:	77fb      	strb	r3, [r7, #31]
 80075c8:	e09e      	b.n	8007708 <UART_SetConfig+0x348>
 80075ca:	2304      	movs	r3, #4
 80075cc:	77fb      	strb	r3, [r7, #31]
 80075ce:	e09b      	b.n	8007708 <UART_SetConfig+0x348>
 80075d0:	2308      	movs	r3, #8
 80075d2:	77fb      	strb	r3, [r7, #31]
 80075d4:	e098      	b.n	8007708 <UART_SetConfig+0x348>
 80075d6:	2310      	movs	r3, #16
 80075d8:	77fb      	strb	r3, [r7, #31]
 80075da:	e095      	b.n	8007708 <UART_SetConfig+0x348>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a2f      	ldr	r2, [pc, #188]	; (80076a0 <UART_SetConfig+0x2e0>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d125      	bne.n	8007632 <UART_SetConfig+0x272>
 80075e6:	4b29      	ldr	r3, [pc, #164]	; (800768c <UART_SetConfig+0x2cc>)
 80075e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80075f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80075f4:	d017      	beq.n	8007626 <UART_SetConfig+0x266>
 80075f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80075fa:	d817      	bhi.n	800762c <UART_SetConfig+0x26c>
 80075fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007600:	d00b      	beq.n	800761a <UART_SetConfig+0x25a>
 8007602:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007606:	d811      	bhi.n	800762c <UART_SetConfig+0x26c>
 8007608:	2b00      	cmp	r3, #0
 800760a:	d003      	beq.n	8007614 <UART_SetConfig+0x254>
 800760c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007610:	d006      	beq.n	8007620 <UART_SetConfig+0x260>
 8007612:	e00b      	b.n	800762c <UART_SetConfig+0x26c>
 8007614:	2301      	movs	r3, #1
 8007616:	77fb      	strb	r3, [r7, #31]
 8007618:	e076      	b.n	8007708 <UART_SetConfig+0x348>
 800761a:	2302      	movs	r3, #2
 800761c:	77fb      	strb	r3, [r7, #31]
 800761e:	e073      	b.n	8007708 <UART_SetConfig+0x348>
 8007620:	2304      	movs	r3, #4
 8007622:	77fb      	strb	r3, [r7, #31]
 8007624:	e070      	b.n	8007708 <UART_SetConfig+0x348>
 8007626:	2308      	movs	r3, #8
 8007628:	77fb      	strb	r3, [r7, #31]
 800762a:	e06d      	b.n	8007708 <UART_SetConfig+0x348>
 800762c:	2310      	movs	r3, #16
 800762e:	77fb      	strb	r3, [r7, #31]
 8007630:	e06a      	b.n	8007708 <UART_SetConfig+0x348>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	4a1b      	ldr	r2, [pc, #108]	; (80076a4 <UART_SetConfig+0x2e4>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d138      	bne.n	80076ae <UART_SetConfig+0x2ee>
 800763c:	4b13      	ldr	r3, [pc, #76]	; (800768c <UART_SetConfig+0x2cc>)
 800763e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007642:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007646:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800764a:	d017      	beq.n	800767c <UART_SetConfig+0x2bc>
 800764c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007650:	d82a      	bhi.n	80076a8 <UART_SetConfig+0x2e8>
 8007652:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007656:	d00b      	beq.n	8007670 <UART_SetConfig+0x2b0>
 8007658:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800765c:	d824      	bhi.n	80076a8 <UART_SetConfig+0x2e8>
 800765e:	2b00      	cmp	r3, #0
 8007660:	d003      	beq.n	800766a <UART_SetConfig+0x2aa>
 8007662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007666:	d006      	beq.n	8007676 <UART_SetConfig+0x2b6>
 8007668:	e01e      	b.n	80076a8 <UART_SetConfig+0x2e8>
 800766a:	2300      	movs	r3, #0
 800766c:	77fb      	strb	r3, [r7, #31]
 800766e:	e04b      	b.n	8007708 <UART_SetConfig+0x348>
 8007670:	2302      	movs	r3, #2
 8007672:	77fb      	strb	r3, [r7, #31]
 8007674:	e048      	b.n	8007708 <UART_SetConfig+0x348>
 8007676:	2304      	movs	r3, #4
 8007678:	77fb      	strb	r3, [r7, #31]
 800767a:	e045      	b.n	8007708 <UART_SetConfig+0x348>
 800767c:	2308      	movs	r3, #8
 800767e:	77fb      	strb	r3, [r7, #31]
 8007680:	e042      	b.n	8007708 <UART_SetConfig+0x348>
 8007682:	bf00      	nop
 8007684:	efff69f3 	.word	0xefff69f3
 8007688:	40011000 	.word	0x40011000
 800768c:	40023800 	.word	0x40023800
 8007690:	40004400 	.word	0x40004400
 8007694:	40004800 	.word	0x40004800
 8007698:	40004c00 	.word	0x40004c00
 800769c:	40005000 	.word	0x40005000
 80076a0:	40011400 	.word	0x40011400
 80076a4:	40007800 	.word	0x40007800
 80076a8:	2310      	movs	r3, #16
 80076aa:	77fb      	strb	r3, [r7, #31]
 80076ac:	e02c      	b.n	8007708 <UART_SetConfig+0x348>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a72      	ldr	r2, [pc, #456]	; (800787c <UART_SetConfig+0x4bc>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d125      	bne.n	8007704 <UART_SetConfig+0x344>
 80076b8:	4b71      	ldr	r3, [pc, #452]	; (8007880 <UART_SetConfig+0x4c0>)
 80076ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076be:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80076c2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80076c6:	d017      	beq.n	80076f8 <UART_SetConfig+0x338>
 80076c8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80076cc:	d817      	bhi.n	80076fe <UART_SetConfig+0x33e>
 80076ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076d2:	d00b      	beq.n	80076ec <UART_SetConfig+0x32c>
 80076d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076d8:	d811      	bhi.n	80076fe <UART_SetConfig+0x33e>
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d003      	beq.n	80076e6 <UART_SetConfig+0x326>
 80076de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076e2:	d006      	beq.n	80076f2 <UART_SetConfig+0x332>
 80076e4:	e00b      	b.n	80076fe <UART_SetConfig+0x33e>
 80076e6:	2300      	movs	r3, #0
 80076e8:	77fb      	strb	r3, [r7, #31]
 80076ea:	e00d      	b.n	8007708 <UART_SetConfig+0x348>
 80076ec:	2302      	movs	r3, #2
 80076ee:	77fb      	strb	r3, [r7, #31]
 80076f0:	e00a      	b.n	8007708 <UART_SetConfig+0x348>
 80076f2:	2304      	movs	r3, #4
 80076f4:	77fb      	strb	r3, [r7, #31]
 80076f6:	e007      	b.n	8007708 <UART_SetConfig+0x348>
 80076f8:	2308      	movs	r3, #8
 80076fa:	77fb      	strb	r3, [r7, #31]
 80076fc:	e004      	b.n	8007708 <UART_SetConfig+0x348>
 80076fe:	2310      	movs	r3, #16
 8007700:	77fb      	strb	r3, [r7, #31]
 8007702:	e001      	b.n	8007708 <UART_SetConfig+0x348>
 8007704:	2310      	movs	r3, #16
 8007706:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	69db      	ldr	r3, [r3, #28]
 800770c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007710:	d15b      	bne.n	80077ca <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007712:	7ffb      	ldrb	r3, [r7, #31]
 8007714:	2b08      	cmp	r3, #8
 8007716:	d828      	bhi.n	800776a <UART_SetConfig+0x3aa>
 8007718:	a201      	add	r2, pc, #4	; (adr r2, 8007720 <UART_SetConfig+0x360>)
 800771a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800771e:	bf00      	nop
 8007720:	08007745 	.word	0x08007745
 8007724:	0800774d 	.word	0x0800774d
 8007728:	08007755 	.word	0x08007755
 800772c:	0800776b 	.word	0x0800776b
 8007730:	0800775b 	.word	0x0800775b
 8007734:	0800776b 	.word	0x0800776b
 8007738:	0800776b 	.word	0x0800776b
 800773c:	0800776b 	.word	0x0800776b
 8007740:	08007763 	.word	0x08007763
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007744:	f7fe faf6 	bl	8005d34 <HAL_RCC_GetPCLK1Freq>
 8007748:	61b8      	str	r0, [r7, #24]
        break;
 800774a:	e013      	b.n	8007774 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800774c:	f7fe fb06 	bl	8005d5c <HAL_RCC_GetPCLK2Freq>
 8007750:	61b8      	str	r0, [r7, #24]
        break;
 8007752:	e00f      	b.n	8007774 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007754:	4b4b      	ldr	r3, [pc, #300]	; (8007884 <UART_SetConfig+0x4c4>)
 8007756:	61bb      	str	r3, [r7, #24]
        break;
 8007758:	e00c      	b.n	8007774 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800775a:	f7fe f9d9 	bl	8005b10 <HAL_RCC_GetSysClockFreq>
 800775e:	61b8      	str	r0, [r7, #24]
        break;
 8007760:	e008      	b.n	8007774 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007762:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007766:	61bb      	str	r3, [r7, #24]
        break;
 8007768:	e004      	b.n	8007774 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800776a:	2300      	movs	r3, #0
 800776c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	77bb      	strb	r3, [r7, #30]
        break;
 8007772:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007774:	69bb      	ldr	r3, [r7, #24]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d074      	beq.n	8007864 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800777a:	69bb      	ldr	r3, [r7, #24]
 800777c:	005a      	lsls	r2, r3, #1
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	085b      	lsrs	r3, r3, #1
 8007784:	441a      	add	r2, r3
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	fbb2 f3f3 	udiv	r3, r2, r3
 800778e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	2b0f      	cmp	r3, #15
 8007794:	d916      	bls.n	80077c4 <UART_SetConfig+0x404>
 8007796:	693b      	ldr	r3, [r7, #16]
 8007798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800779c:	d212      	bcs.n	80077c4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	b29b      	uxth	r3, r3
 80077a2:	f023 030f 	bic.w	r3, r3, #15
 80077a6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	085b      	lsrs	r3, r3, #1
 80077ac:	b29b      	uxth	r3, r3
 80077ae:	f003 0307 	and.w	r3, r3, #7
 80077b2:	b29a      	uxth	r2, r3
 80077b4:	89fb      	ldrh	r3, [r7, #14]
 80077b6:	4313      	orrs	r3, r2
 80077b8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	89fa      	ldrh	r2, [r7, #14]
 80077c0:	60da      	str	r2, [r3, #12]
 80077c2:	e04f      	b.n	8007864 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80077c4:	2301      	movs	r3, #1
 80077c6:	77bb      	strb	r3, [r7, #30]
 80077c8:	e04c      	b.n	8007864 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077ca:	7ffb      	ldrb	r3, [r7, #31]
 80077cc:	2b08      	cmp	r3, #8
 80077ce:	d828      	bhi.n	8007822 <UART_SetConfig+0x462>
 80077d0:	a201      	add	r2, pc, #4	; (adr r2, 80077d8 <UART_SetConfig+0x418>)
 80077d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d6:	bf00      	nop
 80077d8:	080077fd 	.word	0x080077fd
 80077dc:	08007805 	.word	0x08007805
 80077e0:	0800780d 	.word	0x0800780d
 80077e4:	08007823 	.word	0x08007823
 80077e8:	08007813 	.word	0x08007813
 80077ec:	08007823 	.word	0x08007823
 80077f0:	08007823 	.word	0x08007823
 80077f4:	08007823 	.word	0x08007823
 80077f8:	0800781b 	.word	0x0800781b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077fc:	f7fe fa9a 	bl	8005d34 <HAL_RCC_GetPCLK1Freq>
 8007800:	61b8      	str	r0, [r7, #24]
        break;
 8007802:	e013      	b.n	800782c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007804:	f7fe faaa 	bl	8005d5c <HAL_RCC_GetPCLK2Freq>
 8007808:	61b8      	str	r0, [r7, #24]
        break;
 800780a:	e00f      	b.n	800782c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800780c:	4b1d      	ldr	r3, [pc, #116]	; (8007884 <UART_SetConfig+0x4c4>)
 800780e:	61bb      	str	r3, [r7, #24]
        break;
 8007810:	e00c      	b.n	800782c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007812:	f7fe f97d 	bl	8005b10 <HAL_RCC_GetSysClockFreq>
 8007816:	61b8      	str	r0, [r7, #24]
        break;
 8007818:	e008      	b.n	800782c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800781a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800781e:	61bb      	str	r3, [r7, #24]
        break;
 8007820:	e004      	b.n	800782c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007822:	2300      	movs	r3, #0
 8007824:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	77bb      	strb	r3, [r7, #30]
        break;
 800782a:	bf00      	nop
    }

    if (pclk != 0U)
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d018      	beq.n	8007864 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	085a      	lsrs	r2, r3, #1
 8007838:	69bb      	ldr	r3, [r7, #24]
 800783a:	441a      	add	r2, r3
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	685b      	ldr	r3, [r3, #4]
 8007840:	fbb2 f3f3 	udiv	r3, r2, r3
 8007844:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	2b0f      	cmp	r3, #15
 800784a:	d909      	bls.n	8007860 <UART_SetConfig+0x4a0>
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007852:	d205      	bcs.n	8007860 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	b29a      	uxth	r2, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	60da      	str	r2, [r3, #12]
 800785e:	e001      	b.n	8007864 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007860:	2301      	movs	r3, #1
 8007862:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2200      	movs	r2, #0
 8007868:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007870:	7fbb      	ldrb	r3, [r7, #30]
}
 8007872:	4618      	mov	r0, r3
 8007874:	3720      	adds	r7, #32
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
 800787a:	bf00      	nop
 800787c:	40007c00 	.word	0x40007c00
 8007880:	40023800 	.word	0x40023800
 8007884:	00f42400 	.word	0x00f42400

08007888 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007894:	f003 0301 	and.w	r3, r3, #1
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00a      	beq.n	80078b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b6:	f003 0302 	and.w	r3, r3, #2
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d00a      	beq.n	80078d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	430a      	orrs	r2, r1
 80078d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d8:	f003 0304 	and.w	r3, r3, #4
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d00a      	beq.n	80078f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078fa:	f003 0308 	and.w	r3, r3, #8
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	430a      	orrs	r2, r1
 8007916:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791c:	f003 0310 	and.w	r3, r3, #16
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00a      	beq.n	800793a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	430a      	orrs	r2, r1
 8007938:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793e:	f003 0320 	and.w	r3, r3, #32
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00a      	beq.n	800795c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	430a      	orrs	r2, r1
 800795a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007964:	2b00      	cmp	r3, #0
 8007966:	d01a      	beq.n	800799e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	685b      	ldr	r3, [r3, #4]
 800796e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	430a      	orrs	r2, r1
 800797c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007982:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007986:	d10a      	bne.n	800799e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	430a      	orrs	r2, r1
 800799c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00a      	beq.n	80079c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	430a      	orrs	r2, r1
 80079be:	605a      	str	r2, [r3, #4]
  }
}
 80079c0:	bf00      	nop
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b086      	sub	sp, #24
 80079d0:	af02      	add	r7, sp, #8
 80079d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80079dc:	f7fa fc3e 	bl	800225c <HAL_GetTick>
 80079e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0308 	and.w	r3, r3, #8
 80079ec:	2b08      	cmp	r3, #8
 80079ee:	d10e      	bne.n	8007a0e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80079f4:	9300      	str	r3, [sp, #0]
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 f831 	bl	8007a66 <UART_WaitOnFlagUntilTimeout>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d001      	beq.n	8007a0e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a0a:	2303      	movs	r3, #3
 8007a0c:	e027      	b.n	8007a5e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f003 0304 	and.w	r3, r3, #4
 8007a18:	2b04      	cmp	r3, #4
 8007a1a:	d10e      	bne.n	8007a3a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a20:	9300      	str	r3, [sp, #0]
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 f81b 	bl	8007a66 <UART_WaitOnFlagUntilTimeout>
 8007a30:	4603      	mov	r3, r0
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d001      	beq.n	8007a3a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a36:	2303      	movs	r3, #3
 8007a38:	e011      	b.n	8007a5e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2220      	movs	r2, #32
 8007a3e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2220      	movs	r2, #32
 8007a44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8007a5c:	2300      	movs	r3, #0
}
 8007a5e:	4618      	mov	r0, r3
 8007a60:	3710      	adds	r7, #16
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bd80      	pop	{r7, pc}

08007a66 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a66:	b580      	push	{r7, lr}
 8007a68:	b09c      	sub	sp, #112	; 0x70
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	60f8      	str	r0, [r7, #12]
 8007a6e:	60b9      	str	r1, [r7, #8]
 8007a70:	603b      	str	r3, [r7, #0]
 8007a72:	4613      	mov	r3, r2
 8007a74:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a76:	e0a7      	b.n	8007bc8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a78:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a7e:	f000 80a3 	beq.w	8007bc8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a82:	f7fa fbeb 	bl	800225c <HAL_GetTick>
 8007a86:	4602      	mov	r2, r0
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	1ad3      	subs	r3, r2, r3
 8007a8c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007a8e:	429a      	cmp	r2, r3
 8007a90:	d302      	bcc.n	8007a98 <UART_WaitOnFlagUntilTimeout+0x32>
 8007a92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d13f      	bne.n	8007b18 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007aa0:	e853 3f00 	ldrex	r3, [r3]
 8007aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007aa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007aa8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007aac:	667b      	str	r3, [r7, #100]	; 0x64
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ab6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ab8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8007abc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007abe:	e841 2300 	strex	r3, r2, [r1]
 8007ac2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8007ac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1e6      	bne.n	8007a98 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3308      	adds	r3, #8
 8007ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ad4:	e853 3f00 	ldrex	r3, [r3]
 8007ad8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007ada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007adc:	f023 0301 	bic.w	r3, r3, #1
 8007ae0:	663b      	str	r3, [r7, #96]	; 0x60
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	3308      	adds	r3, #8
 8007ae8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007aea:	64ba      	str	r2, [r7, #72]	; 0x48
 8007aec:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007af0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007af2:	e841 2300 	strex	r3, r2, [r1]
 8007af6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8007af8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d1e5      	bne.n	8007aca <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	2220      	movs	r2, #32
 8007b02:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2220      	movs	r2, #32
 8007b08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007b14:	2303      	movs	r3, #3
 8007b16:	e068      	b.n	8007bea <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 0304 	and.w	r3, r3, #4
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d050      	beq.n	8007bc8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	69db      	ldr	r3, [r3, #28]
 8007b2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b34:	d148      	bne.n	8007bc8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b3e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b48:	e853 3f00 	ldrex	r3, [r3]
 8007b4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b54:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007b5e:	637b      	str	r3, [r7, #52]	; 0x34
 8007b60:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b66:	e841 2300 	strex	r3, r2, [r1]
 8007b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007b6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d1e6      	bne.n	8007b40 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	3308      	adds	r3, #8
 8007b78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	e853 3f00 	ldrex	r3, [r3]
 8007b80:	613b      	str	r3, [r7, #16]
   return(result);
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	f023 0301 	bic.w	r3, r3, #1
 8007b88:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	3308      	adds	r3, #8
 8007b90:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007b92:	623a      	str	r2, [r7, #32]
 8007b94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b96:	69f9      	ldr	r1, [r7, #28]
 8007b98:	6a3a      	ldr	r2, [r7, #32]
 8007b9a:	e841 2300 	strex	r3, r2, [r1]
 8007b9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007ba0:	69bb      	ldr	r3, [r7, #24]
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d1e5      	bne.n	8007b72 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2220      	movs	r2, #32
 8007baa:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2220      	movs	r2, #32
 8007bb0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2220      	movs	r2, #32
 8007bb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	e010      	b.n	8007bea <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	69da      	ldr	r2, [r3, #28]
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	68ba      	ldr	r2, [r7, #8]
 8007bd4:	429a      	cmp	r2, r3
 8007bd6:	bf0c      	ite	eq
 8007bd8:	2301      	moveq	r3, #1
 8007bda:	2300      	movne	r3, #0
 8007bdc:	b2db      	uxtb	r3, r3
 8007bde:	461a      	mov	r2, r3
 8007be0:	79fb      	ldrb	r3, [r7, #7]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	f43f af48 	beq.w	8007a78 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007be8:	2300      	movs	r3, #0
}
 8007bea:	4618      	mov	r0, r3
 8007bec:	3770      	adds	r7, #112	; 0x70
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}

08007bf2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007bf2:	b480      	push	{r7}
 8007bf4:	b095      	sub	sp, #84	; 0x54
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c02:	e853 3f00 	ldrex	r3, [r3]
 8007c06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007c0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	461a      	mov	r2, r3
 8007c16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007c18:	643b      	str	r3, [r7, #64]	; 0x40
 8007c1a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007c1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007c20:	e841 2300 	strex	r3, r2, [r1]
 8007c24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d1e6      	bne.n	8007bfa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	3308      	adds	r3, #8
 8007c32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c34:	6a3b      	ldr	r3, [r7, #32]
 8007c36:	e853 3f00 	ldrex	r3, [r3]
 8007c3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c3c:	69fb      	ldr	r3, [r7, #28]
 8007c3e:	f023 0301 	bic.w	r3, r3, #1
 8007c42:	64bb      	str	r3, [r7, #72]	; 0x48
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	3308      	adds	r3, #8
 8007c4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007c4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007c4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007c52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c54:	e841 2300 	strex	r3, r2, [r1]
 8007c58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d1e5      	bne.n	8007c2c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c64:	2b01      	cmp	r3, #1
 8007c66:	d118      	bne.n	8007c9a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	e853 3f00 	ldrex	r3, [r3]
 8007c74:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f023 0310 	bic.w	r3, r3, #16
 8007c7c:	647b      	str	r3, [r7, #68]	; 0x44
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	461a      	mov	r2, r3
 8007c84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c86:	61bb      	str	r3, [r7, #24]
 8007c88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8a:	6979      	ldr	r1, [r7, #20]
 8007c8c:	69ba      	ldr	r2, [r7, #24]
 8007c8e:	e841 2300 	strex	r3, r2, [r1]
 8007c92:	613b      	str	r3, [r7, #16]
   return(result);
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d1e6      	bne.n	8007c68 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2220      	movs	r2, #32
 8007c9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007cae:	bf00      	nop
 8007cb0:	3754      	adds	r7, #84	; 0x54
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb8:	4770      	bx	lr

08007cba <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b084      	sub	sp, #16
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007cd8:	68f8      	ldr	r0, [r7, #12]
 8007cda:	f7ff fb51 	bl	8007380 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007cde:	bf00      	nop
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}

08007ce6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007ce6:	b580      	push	{r7, lr}
 8007ce8:	b088      	sub	sp, #32
 8007cea:	af00      	add	r7, sp, #0
 8007cec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	e853 3f00 	ldrex	r3, [r3]
 8007cfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d02:	61fb      	str	r3, [r7, #28]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	461a      	mov	r2, r3
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	61bb      	str	r3, [r7, #24]
 8007d0e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d10:	6979      	ldr	r1, [r7, #20]
 8007d12:	69ba      	ldr	r2, [r7, #24]
 8007d14:	e841 2300 	strex	r3, r2, [r1]
 8007d18:	613b      	str	r3, [r7, #16]
   return(result);
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d1e6      	bne.n	8007cee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2220      	movs	r2, #32
 8007d24:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f7ff fb1d 	bl	800736c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d32:	bf00      	nop
 8007d34:	3720      	adds	r7, #32
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}
	...

08007d3c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007d3c:	b084      	sub	sp, #16
 8007d3e:	b580      	push	{r7, lr}
 8007d40:	b084      	sub	sp, #16
 8007d42:	af00      	add	r7, sp, #0
 8007d44:	6078      	str	r0, [r7, #4]
 8007d46:	f107 001c 	add.w	r0, r7, #28
 8007d4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007d50:	2b01      	cmp	r3, #1
 8007d52:	d120      	bne.n	8007d96 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d58:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	68da      	ldr	r2, [r3, #12]
 8007d64:	4b20      	ldr	r3, [pc, #128]	; (8007de8 <USB_CoreInit+0xac>)
 8007d66:	4013      	ands	r3, r2
 8007d68:	687a      	ldr	r2, [r7, #4]
 8007d6a:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	68db      	ldr	r3, [r3, #12]
 8007d70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d105      	bne.n	8007d8a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f000 fa96 	bl	80082bc <USB_CoreReset>
 8007d90:	4603      	mov	r3, r0
 8007d92:	73fb      	strb	r3, [r7, #15]
 8007d94:	e010      	b.n	8007db8 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	68db      	ldr	r3, [r3, #12]
 8007d9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 fa8a 	bl	80082bc <USB_CoreReset>
 8007da8:	4603      	mov	r3, r0
 8007daa:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8007db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d10b      	bne.n	8007dd6 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f043 0206 	orr.w	r2, r3, #6
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	f043 0220 	orr.w	r2, r3, #32
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd8:	4618      	mov	r0, r3
 8007dda:	3710      	adds	r7, #16
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007de2:	b004      	add	sp, #16
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	ffbdffbf 	.word	0xffbdffbf

08007dec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b083      	sub	sp, #12
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	689b      	ldr	r3, [r3, #8]
 8007df8:	f023 0201 	bic.w	r2, r3, #1
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	370c      	adds	r7, #12
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr

08007e0e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007e0e:	b580      	push	{r7, lr}
 8007e10:	b084      	sub	sp, #16
 8007e12:	af00      	add	r7, sp, #0
 8007e14:	6078      	str	r0, [r7, #4]
 8007e16:	460b      	mov	r3, r1
 8007e18:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007e2a:	78fb      	ldrb	r3, [r7, #3]
 8007e2c:	2b01      	cmp	r3, #1
 8007e2e:	d115      	bne.n	8007e5c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007e3c:	2001      	movs	r0, #1
 8007e3e:	f7fa fa19 	bl	8002274 <HAL_Delay>
      ms++;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	3301      	adds	r3, #1
 8007e46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 fa29 	bl	80082a0 <USB_GetMode>
 8007e4e:	4603      	mov	r3, r0
 8007e50:	2b01      	cmp	r3, #1
 8007e52:	d01e      	beq.n	8007e92 <USB_SetCurrentMode+0x84>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2b31      	cmp	r3, #49	; 0x31
 8007e58:	d9f0      	bls.n	8007e3c <USB_SetCurrentMode+0x2e>
 8007e5a:	e01a      	b.n	8007e92 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007e5c:	78fb      	ldrb	r3, [r7, #3]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d115      	bne.n	8007e8e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007e6e:	2001      	movs	r0, #1
 8007e70:	f7fa fa00 	bl	8002274 <HAL_Delay>
      ms++;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	3301      	adds	r3, #1
 8007e78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007e7a:	6878      	ldr	r0, [r7, #4]
 8007e7c:	f000 fa10 	bl	80082a0 <USB_GetMode>
 8007e80:	4603      	mov	r3, r0
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d005      	beq.n	8007e92 <USB_SetCurrentMode+0x84>
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2b31      	cmp	r3, #49	; 0x31
 8007e8a:	d9f0      	bls.n	8007e6e <USB_SetCurrentMode+0x60>
 8007e8c:	e001      	b.n	8007e92 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e005      	b.n	8007e9e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b32      	cmp	r3, #50	; 0x32
 8007e96:	d101      	bne.n	8007e9c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007e98:	2301      	movs	r3, #1
 8007e9a:	e000      	b.n	8007e9e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007e9c:	2300      	movs	r3, #0
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
	...

08007ea8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007ea8:	b084      	sub	sp, #16
 8007eaa:	b580      	push	{r7, lr}
 8007eac:	b086      	sub	sp, #24
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	6078      	str	r0, [r7, #4]
 8007eb2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007eb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	613b      	str	r3, [r7, #16]
 8007ec6:	e009      	b.n	8007edc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	3340      	adds	r3, #64	; 0x40
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	4413      	add	r3, r2
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007ed6:	693b      	ldr	r3, [r7, #16]
 8007ed8:	3301      	adds	r3, #1
 8007eda:	613b      	str	r3, [r7, #16]
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	2b0e      	cmp	r3, #14
 8007ee0:	d9f2      	bls.n	8007ec8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007ee2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d11c      	bne.n	8007f22 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ef6:	f043 0302 	orr.w	r3, r3, #2
 8007efa:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f00:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	601a      	str	r2, [r3, #0]
 8007f20:	e005      	b.n	8007f2e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f26:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007f34:	461a      	mov	r2, r3
 8007f36:	2300      	movs	r3, #0
 8007f38:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f40:	4619      	mov	r1, r3
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f48:	461a      	mov	r2, r3
 8007f4a:	680b      	ldr	r3, [r1, #0]
 8007f4c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d10c      	bne.n	8007f6e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007f54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d104      	bne.n	8007f64 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	6878      	ldr	r0, [r7, #4]
 8007f5e:	f000 f965 	bl	800822c <USB_SetDevSpeed>
 8007f62:	e008      	b.n	8007f76 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007f64:	2101      	movs	r1, #1
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 f960 	bl	800822c <USB_SetDevSpeed>
 8007f6c:	e003      	b.n	8007f76 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007f6e:	2103      	movs	r1, #3
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 f95b 	bl	800822c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007f76:	2110      	movs	r1, #16
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 f8f3 	bl	8008164 <USB_FlushTxFifo>
 8007f7e:	4603      	mov	r3, r0
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d001      	beq.n	8007f88 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8007f84:	2301      	movs	r3, #1
 8007f86:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 f91f 	bl	80081cc <USB_FlushRxFifo>
 8007f8e:	4603      	mov	r3, r0
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d001      	beq.n	8007f98 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007faa:	461a      	mov	r2, r3
 8007fac:	2300      	movs	r3, #0
 8007fae:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007fb6:	461a      	mov	r2, r3
 8007fb8:	2300      	movs	r3, #0
 8007fba:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	613b      	str	r3, [r7, #16]
 8007fc0:	e043      	b.n	800804a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	015a      	lsls	r2, r3, #5
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	4413      	add	r3, r2
 8007fca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007fd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007fd8:	d118      	bne.n	800800c <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d10a      	bne.n	8007ff6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007fe0:	693b      	ldr	r3, [r7, #16]
 8007fe2:	015a      	lsls	r2, r3, #5
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fec:	461a      	mov	r2, r3
 8007fee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007ff2:	6013      	str	r3, [r2, #0]
 8007ff4:	e013      	b.n	800801e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	015a      	lsls	r2, r3, #5
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	4413      	add	r3, r2
 8007ffe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008002:	461a      	mov	r2, r3
 8008004:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008008:	6013      	str	r3, [r2, #0]
 800800a:	e008      	b.n	800801e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	015a      	lsls	r2, r3, #5
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	4413      	add	r3, r2
 8008014:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008018:	461a      	mov	r2, r3
 800801a:	2300      	movs	r3, #0
 800801c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	015a      	lsls	r2, r3, #5
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	4413      	add	r3, r2
 8008026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800802a:	461a      	mov	r2, r3
 800802c:	2300      	movs	r3, #0
 800802e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	015a      	lsls	r2, r3, #5
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	4413      	add	r3, r2
 8008038:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800803c:	461a      	mov	r2, r3
 800803e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008042:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008044:	693b      	ldr	r3, [r7, #16]
 8008046:	3301      	adds	r3, #1
 8008048:	613b      	str	r3, [r7, #16]
 800804a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800804c:	693a      	ldr	r2, [r7, #16]
 800804e:	429a      	cmp	r2, r3
 8008050:	d3b7      	bcc.n	8007fc2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008052:	2300      	movs	r3, #0
 8008054:	613b      	str	r3, [r7, #16]
 8008056:	e043      	b.n	80080e0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	015a      	lsls	r2, r3, #5
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	4413      	add	r3, r2
 8008060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800806a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800806e:	d118      	bne.n	80080a2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d10a      	bne.n	800808c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	015a      	lsls	r2, r3, #5
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	4413      	add	r3, r2
 800807e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008082:	461a      	mov	r2, r3
 8008084:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008088:	6013      	str	r3, [r2, #0]
 800808a:	e013      	b.n	80080b4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	015a      	lsls	r2, r3, #5
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	4413      	add	r3, r2
 8008094:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008098:	461a      	mov	r2, r3
 800809a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800809e:	6013      	str	r3, [r2, #0]
 80080a0:	e008      	b.n	80080b4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80080a2:	693b      	ldr	r3, [r7, #16]
 80080a4:	015a      	lsls	r2, r3, #5
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	4413      	add	r3, r2
 80080aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ae:	461a      	mov	r2, r3
 80080b0:	2300      	movs	r3, #0
 80080b2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80080b4:	693b      	ldr	r3, [r7, #16]
 80080b6:	015a      	lsls	r2, r3, #5
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	4413      	add	r3, r2
 80080bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080c0:	461a      	mov	r2, r3
 80080c2:	2300      	movs	r3, #0
 80080c4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	015a      	lsls	r2, r3, #5
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	4413      	add	r3, r2
 80080ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080d2:	461a      	mov	r2, r3
 80080d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80080d8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	3301      	adds	r3, #1
 80080de:	613b      	str	r3, [r7, #16]
 80080e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	429a      	cmp	r2, r3
 80080e6:	d3b7      	bcc.n	8008058 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080ee:	691b      	ldr	r3, [r3, #16]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80080f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80080fa:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008108:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800810a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810c:	2b00      	cmp	r3, #0
 800810e:	d105      	bne.n	800811c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	699b      	ldr	r3, [r3, #24]
 8008114:	f043 0210 	orr.w	r2, r3, #16
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	699a      	ldr	r2, [r3, #24]
 8008120:	4b0e      	ldr	r3, [pc, #56]	; (800815c <USB_DevInit+0x2b4>)
 8008122:	4313      	orrs	r3, r2
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008128:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800812a:	2b00      	cmp	r3, #0
 800812c:	d005      	beq.n	800813a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	699b      	ldr	r3, [r3, #24]
 8008132:	f043 0208 	orr.w	r2, r3, #8
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800813a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800813c:	2b01      	cmp	r3, #1
 800813e:	d105      	bne.n	800814c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	699a      	ldr	r2, [r3, #24]
 8008144:	4b06      	ldr	r3, [pc, #24]	; (8008160 <USB_DevInit+0x2b8>)
 8008146:	4313      	orrs	r3, r2
 8008148:	687a      	ldr	r2, [r7, #4]
 800814a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800814c:	7dfb      	ldrb	r3, [r7, #23]
}
 800814e:	4618      	mov	r0, r3
 8008150:	3718      	adds	r7, #24
 8008152:	46bd      	mov	sp, r7
 8008154:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008158:	b004      	add	sp, #16
 800815a:	4770      	bx	lr
 800815c:	803c3800 	.word	0x803c3800
 8008160:	40000004 	.word	0x40000004

08008164 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008164:	b480      	push	{r7}
 8008166:	b085      	sub	sp, #20
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
 800816c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800816e:	2300      	movs	r3, #0
 8008170:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	3301      	adds	r3, #1
 8008176:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	4a13      	ldr	r2, [pc, #76]	; (80081c8 <USB_FlushTxFifo+0x64>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d901      	bls.n	8008184 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008180:	2303      	movs	r3, #3
 8008182:	e01b      	b.n	80081bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	691b      	ldr	r3, [r3, #16]
 8008188:	2b00      	cmp	r3, #0
 800818a:	daf2      	bge.n	8008172 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800818c:	2300      	movs	r3, #0
 800818e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	019b      	lsls	r3, r3, #6
 8008194:	f043 0220 	orr.w	r2, r3, #32
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	3301      	adds	r3, #1
 80081a0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	4a08      	ldr	r2, [pc, #32]	; (80081c8 <USB_FlushTxFifo+0x64>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d901      	bls.n	80081ae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80081aa:	2303      	movs	r3, #3
 80081ac:	e006      	b.n	80081bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	691b      	ldr	r3, [r3, #16]
 80081b2:	f003 0320 	and.w	r3, r3, #32
 80081b6:	2b20      	cmp	r3, #32
 80081b8:	d0f0      	beq.n	800819c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr
 80081c8:	00030d40 	.word	0x00030d40

080081cc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b085      	sub	sp, #20
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081d4:	2300      	movs	r3, #0
 80081d6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	3301      	adds	r3, #1
 80081dc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	4a11      	ldr	r2, [pc, #68]	; (8008228 <USB_FlushRxFifo+0x5c>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d901      	bls.n	80081ea <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80081e6:	2303      	movs	r3, #3
 80081e8:	e018      	b.n	800821c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	691b      	ldr	r3, [r3, #16]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	daf2      	bge.n	80081d8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80081f2:	2300      	movs	r3, #0
 80081f4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	2210      	movs	r2, #16
 80081fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	3301      	adds	r3, #1
 8008200:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	4a08      	ldr	r2, [pc, #32]	; (8008228 <USB_FlushRxFifo+0x5c>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d901      	bls.n	800820e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800820a:	2303      	movs	r3, #3
 800820c:	e006      	b.n	800821c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	691b      	ldr	r3, [r3, #16]
 8008212:	f003 0310 	and.w	r3, r3, #16
 8008216:	2b10      	cmp	r3, #16
 8008218:	d0f0      	beq.n	80081fc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3714      	adds	r7, #20
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr
 8008228:	00030d40 	.word	0x00030d40

0800822c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	460b      	mov	r3, r1
 8008236:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008242:	681a      	ldr	r2, [r3, #0]
 8008244:	78fb      	ldrb	r3, [r7, #3]
 8008246:	68f9      	ldr	r1, [r7, #12]
 8008248:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800824c:	4313      	orrs	r3, r2
 800824e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008250:	2300      	movs	r3, #0
}
 8008252:	4618      	mov	r0, r3
 8008254:	3714      	adds	r7, #20
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr

0800825e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800825e:	b480      	push	{r7}
 8008260:	b085      	sub	sp, #20
 8008262:	af00      	add	r7, sp, #0
 8008264:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	68fa      	ldr	r2, [r7, #12]
 8008274:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008278:	f023 0303 	bic.w	r3, r3, #3
 800827c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	68fa      	ldr	r2, [r7, #12]
 8008288:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800828c:	f043 0302 	orr.w	r3, r3, #2
 8008290:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008292:	2300      	movs	r3, #0
}
 8008294:	4618      	mov	r0, r3
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	695b      	ldr	r3, [r3, #20]
 80082ac:	f003 0301 	and.w	r3, r3, #1
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr

080082bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082c4:	2300      	movs	r3, #0
 80082c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	3301      	adds	r3, #1
 80082cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	4a13      	ldr	r2, [pc, #76]	; (8008320 <USB_CoreReset+0x64>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d901      	bls.n	80082da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	e01b      	b.n	8008312 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	691b      	ldr	r3, [r3, #16]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	daf2      	bge.n	80082c8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80082e2:	2300      	movs	r3, #0
 80082e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	f043 0201 	orr.w	r2, r3, #1
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	3301      	adds	r3, #1
 80082f6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	4a09      	ldr	r2, [pc, #36]	; (8008320 <USB_CoreReset+0x64>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d901      	bls.n	8008304 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e006      	b.n	8008312 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	691b      	ldr	r3, [r3, #16]
 8008308:	f003 0301 	and.w	r3, r3, #1
 800830c:	2b01      	cmp	r3, #1
 800830e:	d0f0      	beq.n	80082f2 <USB_CoreReset+0x36>

  return HAL_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	3714      	adds	r7, #20
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	00030d40 	.word	0x00030d40

08008324 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	b084      	sub	sp, #16
 8008328:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800832a:	4b98      	ldr	r3, [pc, #608]	; (800858c <MX_LWIP_Init+0x268>)
 800832c:	22c0      	movs	r2, #192	; 0xc0
 800832e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8008330:	4b96      	ldr	r3, [pc, #600]	; (800858c <MX_LWIP_Init+0x268>)
 8008332:	22a8      	movs	r2, #168	; 0xa8
 8008334:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 8008336:	4b95      	ldr	r3, [pc, #596]	; (800858c <MX_LWIP_Init+0x268>)
 8008338:	2200      	movs	r2, #0
 800833a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 20;
 800833c:	4b93      	ldr	r3, [pc, #588]	; (800858c <MX_LWIP_Init+0x268>)
 800833e:	2214      	movs	r2, #20
 8008340:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8008342:	4b93      	ldr	r3, [pc, #588]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008344:	22ff      	movs	r2, #255	; 0xff
 8008346:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8008348:	4b91      	ldr	r3, [pc, #580]	; (8008590 <MX_LWIP_Init+0x26c>)
 800834a:	22ff      	movs	r2, #255	; 0xff
 800834c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800834e:	4b90      	ldr	r3, [pc, #576]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008350:	22ff      	movs	r2, #255	; 0xff
 8008352:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8008354:	4b8e      	ldr	r3, [pc, #568]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008356:	2200      	movs	r2, #0
 8008358:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800835a:	4b8e      	ldr	r3, [pc, #568]	; (8008594 <MX_LWIP_Init+0x270>)
 800835c:	22c0      	movs	r2, #192	; 0xc0
 800835e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8008360:	4b8c      	ldr	r3, [pc, #560]	; (8008594 <MX_LWIP_Init+0x270>)
 8008362:	22a8      	movs	r2, #168	; 0xa8
 8008364:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 8008366:	4b8b      	ldr	r3, [pc, #556]	; (8008594 <MX_LWIP_Init+0x270>)
 8008368:	2200      	movs	r2, #0
 800836a:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800836c:	4b89      	ldr	r3, [pc, #548]	; (8008594 <MX_LWIP_Init+0x270>)
 800836e:	2201      	movs	r2, #1
 8008370:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8008372:	2100      	movs	r1, #0
 8008374:	2000      	movs	r0, #0
 8008376:	f008 f909 	bl	801058c <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800837a:	4b84      	ldr	r3, [pc, #528]	; (800858c <MX_LWIP_Init+0x268>)
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	061a      	lsls	r2, r3, #24
 8008380:	4b82      	ldr	r3, [pc, #520]	; (800858c <MX_LWIP_Init+0x268>)
 8008382:	785b      	ldrb	r3, [r3, #1]
 8008384:	041b      	lsls	r3, r3, #16
 8008386:	431a      	orrs	r2, r3
 8008388:	4b80      	ldr	r3, [pc, #512]	; (800858c <MX_LWIP_Init+0x268>)
 800838a:	789b      	ldrb	r3, [r3, #2]
 800838c:	021b      	lsls	r3, r3, #8
 800838e:	4313      	orrs	r3, r2
 8008390:	4a7e      	ldr	r2, [pc, #504]	; (800858c <MX_LWIP_Init+0x268>)
 8008392:	78d2      	ldrb	r2, [r2, #3]
 8008394:	4313      	orrs	r3, r2
 8008396:	061a      	lsls	r2, r3, #24
 8008398:	4b7c      	ldr	r3, [pc, #496]	; (800858c <MX_LWIP_Init+0x268>)
 800839a:	781b      	ldrb	r3, [r3, #0]
 800839c:	0619      	lsls	r1, r3, #24
 800839e:	4b7b      	ldr	r3, [pc, #492]	; (800858c <MX_LWIP_Init+0x268>)
 80083a0:	785b      	ldrb	r3, [r3, #1]
 80083a2:	041b      	lsls	r3, r3, #16
 80083a4:	4319      	orrs	r1, r3
 80083a6:	4b79      	ldr	r3, [pc, #484]	; (800858c <MX_LWIP_Init+0x268>)
 80083a8:	789b      	ldrb	r3, [r3, #2]
 80083aa:	021b      	lsls	r3, r3, #8
 80083ac:	430b      	orrs	r3, r1
 80083ae:	4977      	ldr	r1, [pc, #476]	; (800858c <MX_LWIP_Init+0x268>)
 80083b0:	78c9      	ldrb	r1, [r1, #3]
 80083b2:	430b      	orrs	r3, r1
 80083b4:	021b      	lsls	r3, r3, #8
 80083b6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80083ba:	431a      	orrs	r2, r3
 80083bc:	4b73      	ldr	r3, [pc, #460]	; (800858c <MX_LWIP_Init+0x268>)
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	0619      	lsls	r1, r3, #24
 80083c2:	4b72      	ldr	r3, [pc, #456]	; (800858c <MX_LWIP_Init+0x268>)
 80083c4:	785b      	ldrb	r3, [r3, #1]
 80083c6:	041b      	lsls	r3, r3, #16
 80083c8:	4319      	orrs	r1, r3
 80083ca:	4b70      	ldr	r3, [pc, #448]	; (800858c <MX_LWIP_Init+0x268>)
 80083cc:	789b      	ldrb	r3, [r3, #2]
 80083ce:	021b      	lsls	r3, r3, #8
 80083d0:	430b      	orrs	r3, r1
 80083d2:	496e      	ldr	r1, [pc, #440]	; (800858c <MX_LWIP_Init+0x268>)
 80083d4:	78c9      	ldrb	r1, [r1, #3]
 80083d6:	430b      	orrs	r3, r1
 80083d8:	0a1b      	lsrs	r3, r3, #8
 80083da:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80083de:	431a      	orrs	r2, r3
 80083e0:	4b6a      	ldr	r3, [pc, #424]	; (800858c <MX_LWIP_Init+0x268>)
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	0619      	lsls	r1, r3, #24
 80083e6:	4b69      	ldr	r3, [pc, #420]	; (800858c <MX_LWIP_Init+0x268>)
 80083e8:	785b      	ldrb	r3, [r3, #1]
 80083ea:	041b      	lsls	r3, r3, #16
 80083ec:	4319      	orrs	r1, r3
 80083ee:	4b67      	ldr	r3, [pc, #412]	; (800858c <MX_LWIP_Init+0x268>)
 80083f0:	789b      	ldrb	r3, [r3, #2]
 80083f2:	021b      	lsls	r3, r3, #8
 80083f4:	430b      	orrs	r3, r1
 80083f6:	4965      	ldr	r1, [pc, #404]	; (800858c <MX_LWIP_Init+0x268>)
 80083f8:	78c9      	ldrb	r1, [r1, #3]
 80083fa:	430b      	orrs	r3, r1
 80083fc:	0e1b      	lsrs	r3, r3, #24
 80083fe:	4313      	orrs	r3, r2
 8008400:	4a65      	ldr	r2, [pc, #404]	; (8008598 <MX_LWIP_Init+0x274>)
 8008402:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8008404:	4b62      	ldr	r3, [pc, #392]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008406:	781b      	ldrb	r3, [r3, #0]
 8008408:	061a      	lsls	r2, r3, #24
 800840a:	4b61      	ldr	r3, [pc, #388]	; (8008590 <MX_LWIP_Init+0x26c>)
 800840c:	785b      	ldrb	r3, [r3, #1]
 800840e:	041b      	lsls	r3, r3, #16
 8008410:	431a      	orrs	r2, r3
 8008412:	4b5f      	ldr	r3, [pc, #380]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008414:	789b      	ldrb	r3, [r3, #2]
 8008416:	021b      	lsls	r3, r3, #8
 8008418:	4313      	orrs	r3, r2
 800841a:	4a5d      	ldr	r2, [pc, #372]	; (8008590 <MX_LWIP_Init+0x26c>)
 800841c:	78d2      	ldrb	r2, [r2, #3]
 800841e:	4313      	orrs	r3, r2
 8008420:	061a      	lsls	r2, r3, #24
 8008422:	4b5b      	ldr	r3, [pc, #364]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	0619      	lsls	r1, r3, #24
 8008428:	4b59      	ldr	r3, [pc, #356]	; (8008590 <MX_LWIP_Init+0x26c>)
 800842a:	785b      	ldrb	r3, [r3, #1]
 800842c:	041b      	lsls	r3, r3, #16
 800842e:	4319      	orrs	r1, r3
 8008430:	4b57      	ldr	r3, [pc, #348]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008432:	789b      	ldrb	r3, [r3, #2]
 8008434:	021b      	lsls	r3, r3, #8
 8008436:	430b      	orrs	r3, r1
 8008438:	4955      	ldr	r1, [pc, #340]	; (8008590 <MX_LWIP_Init+0x26c>)
 800843a:	78c9      	ldrb	r1, [r1, #3]
 800843c:	430b      	orrs	r3, r1
 800843e:	021b      	lsls	r3, r3, #8
 8008440:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008444:	431a      	orrs	r2, r3
 8008446:	4b52      	ldr	r3, [pc, #328]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008448:	781b      	ldrb	r3, [r3, #0]
 800844a:	0619      	lsls	r1, r3, #24
 800844c:	4b50      	ldr	r3, [pc, #320]	; (8008590 <MX_LWIP_Init+0x26c>)
 800844e:	785b      	ldrb	r3, [r3, #1]
 8008450:	041b      	lsls	r3, r3, #16
 8008452:	4319      	orrs	r1, r3
 8008454:	4b4e      	ldr	r3, [pc, #312]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008456:	789b      	ldrb	r3, [r3, #2]
 8008458:	021b      	lsls	r3, r3, #8
 800845a:	430b      	orrs	r3, r1
 800845c:	494c      	ldr	r1, [pc, #304]	; (8008590 <MX_LWIP_Init+0x26c>)
 800845e:	78c9      	ldrb	r1, [r1, #3]
 8008460:	430b      	orrs	r3, r1
 8008462:	0a1b      	lsrs	r3, r3, #8
 8008464:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8008468:	431a      	orrs	r2, r3
 800846a:	4b49      	ldr	r3, [pc, #292]	; (8008590 <MX_LWIP_Init+0x26c>)
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	0619      	lsls	r1, r3, #24
 8008470:	4b47      	ldr	r3, [pc, #284]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008472:	785b      	ldrb	r3, [r3, #1]
 8008474:	041b      	lsls	r3, r3, #16
 8008476:	4319      	orrs	r1, r3
 8008478:	4b45      	ldr	r3, [pc, #276]	; (8008590 <MX_LWIP_Init+0x26c>)
 800847a:	789b      	ldrb	r3, [r3, #2]
 800847c:	021b      	lsls	r3, r3, #8
 800847e:	430b      	orrs	r3, r1
 8008480:	4943      	ldr	r1, [pc, #268]	; (8008590 <MX_LWIP_Init+0x26c>)
 8008482:	78c9      	ldrb	r1, [r1, #3]
 8008484:	430b      	orrs	r3, r1
 8008486:	0e1b      	lsrs	r3, r3, #24
 8008488:	4313      	orrs	r3, r2
 800848a:	4a44      	ldr	r2, [pc, #272]	; (800859c <MX_LWIP_Init+0x278>)
 800848c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800848e:	4b41      	ldr	r3, [pc, #260]	; (8008594 <MX_LWIP_Init+0x270>)
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	061a      	lsls	r2, r3, #24
 8008494:	4b3f      	ldr	r3, [pc, #252]	; (8008594 <MX_LWIP_Init+0x270>)
 8008496:	785b      	ldrb	r3, [r3, #1]
 8008498:	041b      	lsls	r3, r3, #16
 800849a:	431a      	orrs	r2, r3
 800849c:	4b3d      	ldr	r3, [pc, #244]	; (8008594 <MX_LWIP_Init+0x270>)
 800849e:	789b      	ldrb	r3, [r3, #2]
 80084a0:	021b      	lsls	r3, r3, #8
 80084a2:	4313      	orrs	r3, r2
 80084a4:	4a3b      	ldr	r2, [pc, #236]	; (8008594 <MX_LWIP_Init+0x270>)
 80084a6:	78d2      	ldrb	r2, [r2, #3]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	061a      	lsls	r2, r3, #24
 80084ac:	4b39      	ldr	r3, [pc, #228]	; (8008594 <MX_LWIP_Init+0x270>)
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	0619      	lsls	r1, r3, #24
 80084b2:	4b38      	ldr	r3, [pc, #224]	; (8008594 <MX_LWIP_Init+0x270>)
 80084b4:	785b      	ldrb	r3, [r3, #1]
 80084b6:	041b      	lsls	r3, r3, #16
 80084b8:	4319      	orrs	r1, r3
 80084ba:	4b36      	ldr	r3, [pc, #216]	; (8008594 <MX_LWIP_Init+0x270>)
 80084bc:	789b      	ldrb	r3, [r3, #2]
 80084be:	021b      	lsls	r3, r3, #8
 80084c0:	430b      	orrs	r3, r1
 80084c2:	4934      	ldr	r1, [pc, #208]	; (8008594 <MX_LWIP_Init+0x270>)
 80084c4:	78c9      	ldrb	r1, [r1, #3]
 80084c6:	430b      	orrs	r3, r1
 80084c8:	021b      	lsls	r3, r3, #8
 80084ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80084ce:	431a      	orrs	r2, r3
 80084d0:	4b30      	ldr	r3, [pc, #192]	; (8008594 <MX_LWIP_Init+0x270>)
 80084d2:	781b      	ldrb	r3, [r3, #0]
 80084d4:	0619      	lsls	r1, r3, #24
 80084d6:	4b2f      	ldr	r3, [pc, #188]	; (8008594 <MX_LWIP_Init+0x270>)
 80084d8:	785b      	ldrb	r3, [r3, #1]
 80084da:	041b      	lsls	r3, r3, #16
 80084dc:	4319      	orrs	r1, r3
 80084de:	4b2d      	ldr	r3, [pc, #180]	; (8008594 <MX_LWIP_Init+0x270>)
 80084e0:	789b      	ldrb	r3, [r3, #2]
 80084e2:	021b      	lsls	r3, r3, #8
 80084e4:	430b      	orrs	r3, r1
 80084e6:	492b      	ldr	r1, [pc, #172]	; (8008594 <MX_LWIP_Init+0x270>)
 80084e8:	78c9      	ldrb	r1, [r1, #3]
 80084ea:	430b      	orrs	r3, r1
 80084ec:	0a1b      	lsrs	r3, r3, #8
 80084ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80084f2:	431a      	orrs	r2, r3
 80084f4:	4b27      	ldr	r3, [pc, #156]	; (8008594 <MX_LWIP_Init+0x270>)
 80084f6:	781b      	ldrb	r3, [r3, #0]
 80084f8:	0619      	lsls	r1, r3, #24
 80084fa:	4b26      	ldr	r3, [pc, #152]	; (8008594 <MX_LWIP_Init+0x270>)
 80084fc:	785b      	ldrb	r3, [r3, #1]
 80084fe:	041b      	lsls	r3, r3, #16
 8008500:	4319      	orrs	r1, r3
 8008502:	4b24      	ldr	r3, [pc, #144]	; (8008594 <MX_LWIP_Init+0x270>)
 8008504:	789b      	ldrb	r3, [r3, #2]
 8008506:	021b      	lsls	r3, r3, #8
 8008508:	430b      	orrs	r3, r1
 800850a:	4922      	ldr	r1, [pc, #136]	; (8008594 <MX_LWIP_Init+0x270>)
 800850c:	78c9      	ldrb	r1, [r1, #3]
 800850e:	430b      	orrs	r3, r1
 8008510:	0e1b      	lsrs	r3, r3, #24
 8008512:	4313      	orrs	r3, r2
 8008514:	4a22      	ldr	r2, [pc, #136]	; (80085a0 <MX_LWIP_Init+0x27c>)
 8008516:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8008518:	4b22      	ldr	r3, [pc, #136]	; (80085a4 <MX_LWIP_Init+0x280>)
 800851a:	9302      	str	r3, [sp, #8]
 800851c:	4b22      	ldr	r3, [pc, #136]	; (80085a8 <MX_LWIP_Init+0x284>)
 800851e:	9301      	str	r3, [sp, #4]
 8008520:	2300      	movs	r3, #0
 8008522:	9300      	str	r3, [sp, #0]
 8008524:	4b1e      	ldr	r3, [pc, #120]	; (80085a0 <MX_LWIP_Init+0x27c>)
 8008526:	4a1d      	ldr	r2, [pc, #116]	; (800859c <MX_LWIP_Init+0x278>)
 8008528:	491b      	ldr	r1, [pc, #108]	; (8008598 <MX_LWIP_Init+0x274>)
 800852a:	4820      	ldr	r0, [pc, #128]	; (80085ac <MX_LWIP_Init+0x288>)
 800852c:	f008 fdf8 	bl	8011120 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8008530:	481e      	ldr	r0, [pc, #120]	; (80085ac <MX_LWIP_Init+0x288>)
 8008532:	f008 ffa7 	bl	8011484 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 8008536:	4b1d      	ldr	r3, [pc, #116]	; (80085ac <MX_LWIP_Init+0x288>)
 8008538:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800853c:	089b      	lsrs	r3, r3, #2
 800853e:	f003 0301 	and.w	r3, r3, #1
 8008542:	b2db      	uxtb	r3, r3
 8008544:	2b00      	cmp	r3, #0
 8008546:	d003      	beq.n	8008550 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 8008548:	4818      	ldr	r0, [pc, #96]	; (80085ac <MX_LWIP_Init+0x288>)
 800854a:	f008 ffab 	bl	80114a4 <netif_set_up>
 800854e:	e002      	b.n	8008556 <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 8008550:	4816      	ldr	r0, [pc, #88]	; (80085ac <MX_LWIP_Init+0x288>)
 8008552:	f009 f813 	bl	801157c <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8008556:	4916      	ldr	r1, [pc, #88]	; (80085b0 <MX_LWIP_Init+0x28c>)
 8008558:	4814      	ldr	r0, [pc, #80]	; (80085ac <MX_LWIP_Init+0x288>)
 800855a:	f009 f8a5 	bl	80116a8 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800855e:	2224      	movs	r2, #36	; 0x24
 8008560:	2100      	movs	r1, #0
 8008562:	4814      	ldr	r0, [pc, #80]	; (80085b4 <MX_LWIP_Init+0x290>)
 8008564:	f013 f80e 	bl	801b584 <memset>
  attributes.name = "EthLink";
 8008568:	4b12      	ldr	r3, [pc, #72]	; (80085b4 <MX_LWIP_Init+0x290>)
 800856a:	4a13      	ldr	r2, [pc, #76]	; (80085b8 <MX_LWIP_Init+0x294>)
 800856c:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800856e:	4b11      	ldr	r3, [pc, #68]	; (80085b4 <MX_LWIP_Init+0x290>)
 8008570:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008574:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 8008576:	4b0f      	ldr	r3, [pc, #60]	; (80085b4 <MX_LWIP_Init+0x290>)
 8008578:	2210      	movs	r2, #16
 800857a:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800857c:	4a0d      	ldr	r2, [pc, #52]	; (80085b4 <MX_LWIP_Init+0x290>)
 800857e:	490b      	ldr	r1, [pc, #44]	; (80085ac <MX_LWIP_Init+0x288>)
 8008580:	480e      	ldr	r0, [pc, #56]	; (80085bc <MX_LWIP_Init+0x298>)
 8008582:	f000 fda3 	bl	80090cc <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8008586:	bf00      	nop
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}
 800858c:	200044cc 	.word	0x200044cc
 8008590:	200044d0 	.word	0x200044d0
 8008594:	200044d4 	.word	0x200044d4
 8008598:	200044c0 	.word	0x200044c0
 800859c:	200044c4 	.word	0x200044c4
 80085a0:	200044c8 	.word	0x200044c8
 80085a4:	0801049d 	.word	0x0801049d
 80085a8:	08008abd 	.word	0x08008abd
 80085ac:	2000448c 	.word	0x2000448c
 80085b0:	080085c1 	.word	0x080085c1
 80085b4:	200044d8 	.word	0x200044d8
 80085b8:	0801ca3c 	.word	0x0801ca3c
 80085bc:	08008d85 	.word	0x08008d85

080085c0 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 80085c8:	bf00      	nop
 80085ca:	370c      	adds	r7, #12
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b087      	sub	sp, #28
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80085e6:	2320      	movs	r3, #32
 80085e8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80085ea:	f3bf 8f4f 	dsb	sy
}
 80085ee:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80085f0:	e00b      	b.n	800860a <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 80085f2:	4a0d      	ldr	r2, [pc, #52]	; (8008628 <SCB_InvalidateDCache_by_Addr+0x54>)
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
      op_addr += (uint32_t)linesize;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	693a      	ldr	r2, [r7, #16]
 80085fe:	4413      	add	r3, r2
 8008600:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8008602:	697a      	ldr	r2, [r7, #20]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	1ad3      	subs	r3, r2, r3
 8008608:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	2b00      	cmp	r3, #0
 800860e:	dcf0      	bgt.n	80085f2 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8008610:	f3bf 8f4f 	dsb	sy
}
 8008614:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008616:	f3bf 8f6f 	isb	sy
}
 800861a:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 800861c:	bf00      	nop
 800861e:	371c      	adds	r7, #28
 8008620:	46bd      	mov	sp, r7
 8008622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008626:	4770      	bx	lr
 8008628:	e000ed00 	.word	0xe000ed00

0800862c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b082      	sub	sp, #8
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8008634:	4b04      	ldr	r3, [pc, #16]	; (8008648 <HAL_ETH_RxCpltCallback+0x1c>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4618      	mov	r0, r3
 800863a:	f001 f865 	bl	8009708 <osSemaphoreRelease>
}
 800863e:	bf00      	nop
 8008640:	3708      	adds	r7, #8
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	20008e88 	.word	0x20008e88

0800864c <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b082      	sub	sp, #8
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8008654:	4b04      	ldr	r3, [pc, #16]	; (8008668 <HAL_ETH_TxCpltCallback+0x1c>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4618      	mov	r0, r3
 800865a:	f001 f855 	bl	8009708 <osSemaphoreRelease>
}
 800865e:	bf00      	nop
 8008660:	3708      	adds	r7, #8
 8008662:	46bd      	mov	sp, r7
 8008664:	bd80      	pop	{r7, pc}
 8008666:	bf00      	nop
 8008668:	20008e8c 	.word	0x20008e8c

0800866c <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b082      	sub	sp, #8
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f7fb ff19 	bl	80044ac <HAL_ETH_GetDMAError>
 800867a:	4603      	mov	r3, r0
 800867c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008680:	2b80      	cmp	r3, #128	; 0x80
 8008682:	d104      	bne.n	800868e <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8008684:	4b04      	ldr	r3, [pc, #16]	; (8008698 <HAL_ETH_ErrorCallback+0x2c>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4618      	mov	r0, r3
 800868a:	f001 f83d 	bl	8009708 <osSemaphoreRelease>
  }
}
 800868e:	bf00      	nop
 8008690:	3708      	adds	r7, #8
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}
 8008696:	bf00      	nop
 8008698:	20008e88 	.word	0x20008e88

0800869c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b0aa      	sub	sp, #168	; 0xa8
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 80086a4:	2300      	movs	r3, #0
 80086a6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 80086aa:	2300      	movs	r3, #0
 80086ac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  int32_t PHYLinkState = 0;
 80086b0:	2300      	movs	r3, #0
 80086b2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 80086b6:	f107 0310 	add.w	r3, r7, #16
 80086ba:	2264      	movs	r2, #100	; 0x64
 80086bc:	2100      	movs	r1, #0
 80086be:	4618      	mov	r0, r3
 80086c0:	f012 ff60 	bl	801b584 <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 80086c4:	4b85      	ldr	r3, [pc, #532]	; (80088dc <low_level_init+0x240>)
 80086c6:	4a86      	ldr	r2, [pc, #536]	; (80088e0 <low_level_init+0x244>)
 80086c8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80086ca:	2300      	movs	r3, #0
 80086cc:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 80086ce:	2380      	movs	r3, #128	; 0x80
 80086d0:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 80086d2:	23e1      	movs	r3, #225	; 0xe1
 80086d4:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 80086d6:	2300      	movs	r3, #0
 80086d8:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 80086da:	2300      	movs	r3, #0
 80086dc:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 80086de:	2300      	movs	r3, #0
 80086e0:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 80086e2:	4a7e      	ldr	r2, [pc, #504]	; (80088dc <low_level_init+0x240>)
 80086e4:	f107 0308 	add.w	r3, r7, #8
 80086e8:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80086ea:	4b7c      	ldr	r3, [pc, #496]	; (80088dc <low_level_init+0x240>)
 80086ec:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80086f0:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80086f2:	4b7a      	ldr	r3, [pc, #488]	; (80088dc <low_level_init+0x240>)
 80086f4:	4a7b      	ldr	r2, [pc, #492]	; (80088e4 <low_level_init+0x248>)
 80086f6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80086f8:	4b78      	ldr	r3, [pc, #480]	; (80088dc <low_level_init+0x240>)
 80086fa:	4a7b      	ldr	r2, [pc, #492]	; (80088e8 <low_level_init+0x24c>)
 80086fc:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 80086fe:	4b77      	ldr	r3, [pc, #476]	; (80088dc <low_level_init+0x240>)
 8008700:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8008704:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8008706:	4875      	ldr	r0, [pc, #468]	; (80088dc <low_level_init+0x240>)
 8008708:	f7fb f892 	bl	8003830 <HAL_ETH_Init>
 800870c:	4603      	mov	r3, r0
 800870e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8008712:	2238      	movs	r2, #56	; 0x38
 8008714:	2100      	movs	r1, #0
 8008716:	4875      	ldr	r0, [pc, #468]	; (80088ec <low_level_init+0x250>)
 8008718:	f012 ff34 	bl	801b584 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800871c:	4b73      	ldr	r3, [pc, #460]	; (80088ec <low_level_init+0x250>)
 800871e:	2221      	movs	r2, #33	; 0x21
 8008720:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8008722:	4b72      	ldr	r3, [pc, #456]	; (80088ec <low_level_init+0x250>)
 8008724:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8008728:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800872a:	4b70      	ldr	r3, [pc, #448]	; (80088ec <low_level_init+0x250>)
 800872c:	2200      	movs	r2, #0
 800872e:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8008730:	486f      	ldr	r0, [pc, #444]	; (80088f0 <low_level_init+0x254>)
 8008732:	f008 fbaf 	bl	8010e94 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2206      	movs	r2, #6
 800873a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800873e:	4b67      	ldr	r3, [pc, #412]	; (80088dc <low_level_init+0x240>)
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	781a      	ldrb	r2, [r3, #0]
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800874a:	4b64      	ldr	r3, [pc, #400]	; (80088dc <low_level_init+0x240>)
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	785a      	ldrb	r2, [r3, #1]
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8008756:	4b61      	ldr	r3, [pc, #388]	; (80088dc <low_level_init+0x240>)
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	789a      	ldrb	r2, [r3, #2]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 8008762:	4b5e      	ldr	r3, [pc, #376]	; (80088dc <low_level_init+0x240>)
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	78da      	ldrb	r2, [r3, #3]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800876e:	4b5b      	ldr	r3, [pc, #364]	; (80088dc <low_level_init+0x240>)
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	791a      	ldrb	r2, [r3, #4]
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800877a:	4b58      	ldr	r3, [pc, #352]	; (80088dc <low_level_init+0x240>)
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	795a      	ldrb	r2, [r3, #5]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800878c:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008794:	f043 030a 	orr.w	r3, r3, #10
 8008798:	b2da      	uxtb	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 80087a0:	2200      	movs	r2, #0
 80087a2:	2101      	movs	r1, #1
 80087a4:	2001      	movs	r0, #1
 80087a6:	f000 fead 	bl	8009504 <osSemaphoreNew>
 80087aa:	4603      	mov	r3, r0
 80087ac:	4a51      	ldr	r2, [pc, #324]	; (80088f4 <low_level_init+0x258>)
 80087ae:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 1, NULL);
 80087b0:	2200      	movs	r2, #0
 80087b2:	2101      	movs	r1, #1
 80087b4:	2001      	movs	r0, #1
 80087b6:	f000 fea5 	bl	8009504 <osSemaphoreNew>
 80087ba:	4603      	mov	r3, r0
 80087bc:	4a4e      	ldr	r2, [pc, #312]	; (80088f8 <low_level_init+0x25c>)
 80087be:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80087c0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80087c4:	2224      	movs	r2, #36	; 0x24
 80087c6:	2100      	movs	r1, #0
 80087c8:	4618      	mov	r0, r3
 80087ca:	f012 fedb 	bl	801b584 <memset>
  attributes.name = "EthIf";
 80087ce:	4b4b      	ldr	r3, [pc, #300]	; (80088fc <low_level_init+0x260>)
 80087d0:	677b      	str	r3, [r7, #116]	; 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 80087d2:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80087d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  attributes.priority = osPriorityRealtime;
 80087da:	2330      	movs	r3, #48	; 0x30
 80087dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 80087e0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80087e4:	461a      	mov	r2, r3
 80087e6:	6879      	ldr	r1, [r7, #4]
 80087e8:	4845      	ldr	r0, [pc, #276]	; (8008900 <low_level_init+0x264>)
 80087ea:	f000 fc6f 	bl	80090cc <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 80087ee:	4945      	ldr	r1, [pc, #276]	; (8008904 <low_level_init+0x268>)
 80087f0:	4845      	ldr	r0, [pc, #276]	; (8008908 <low_level_init+0x26c>)
 80087f2:	f7f9 fbb0 	bl	8001f56 <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  LAN8742_Init(&LAN8742);
 80087f6:	4844      	ldr	r0, [pc, #272]	; (8008908 <low_level_init+0x26c>)
 80087f8:	f7f9 fbdf 	bl	8001fba <LAN8742_Init>

  if (hal_eth_init_status == HAL_OK)
 80087fc:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8008800:	2b00      	cmp	r3, #0
 8008802:	d164      	bne.n	80088ce <low_level_init+0x232>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008804:	4840      	ldr	r0, [pc, #256]	; (8008908 <low_level_init+0x26c>)
 8008806:	f7f9 fc80 	bl	800210a <LAN8742_GetLinkState>
 800880a:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800880e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008812:	2b01      	cmp	r3, #1
 8008814:	dc06      	bgt.n	8008824 <low_level_init+0x188>
    {
      netif_set_link_down(netif);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f008 ff16 	bl	8011648 <netif_set_link_down>
      netif_set_down(netif);
 800881c:	6878      	ldr	r0, [r7, #4]
 800881e:	f008 fead 	bl	801157c <netif_set_down>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8008822:	e056      	b.n	80088d2 <low_level_init+0x236>
      switch (PHYLinkState)
 8008824:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008828:	3b02      	subs	r3, #2
 800882a:	2b03      	cmp	r3, #3
 800882c:	d82a      	bhi.n	8008884 <low_level_init+0x1e8>
 800882e:	a201      	add	r2, pc, #4	; (adr r2, 8008834 <low_level_init+0x198>)
 8008830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008834:	08008845 	.word	0x08008845
 8008838:	08008857 	.word	0x08008857
 800883c:	08008867 	.word	0x08008867
 8008840:	08008877 	.word	0x08008877
        duplex = ETH_FULLDUPLEX_MODE;
 8008844:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008848:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        speed = ETH_SPEED_100M;
 800884c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008850:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        break;
 8008854:	e01f      	b.n	8008896 <low_level_init+0x1fa>
        duplex = ETH_HALFDUPLEX_MODE;
 8008856:	2300      	movs	r3, #0
 8008858:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        speed = ETH_SPEED_100M;
 800885c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008860:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        break;
 8008864:	e017      	b.n	8008896 <low_level_init+0x1fa>
        duplex = ETH_FULLDUPLEX_MODE;
 8008866:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800886a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        speed = ETH_SPEED_10M;
 800886e:	2300      	movs	r3, #0
 8008870:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        break;
 8008874:	e00f      	b.n	8008896 <low_level_init+0x1fa>
        duplex = ETH_HALFDUPLEX_MODE;
 8008876:	2300      	movs	r3, #0
 8008878:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        speed = ETH_SPEED_10M;
 800887c:	2300      	movs	r3, #0
 800887e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        break;
 8008882:	e008      	b.n	8008896 <low_level_init+0x1fa>
        duplex = ETH_FULLDUPLEX_MODE;
 8008884:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008888:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
        speed = ETH_SPEED_100M;
 800888c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008890:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
        break;
 8008894:	bf00      	nop
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 8008896:	f107 0310 	add.w	r3, r7, #16
 800889a:	4619      	mov	r1, r3
 800889c:	480f      	ldr	r0, [pc, #60]	; (80088dc <low_level_init+0x240>)
 800889e:	f7fb fcab 	bl	80041f8 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 80088a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80088a6:	62bb      	str	r3, [r7, #40]	; 0x28
    MACConf.Speed = speed;
 80088a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80088ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80088ae:	f107 0310 	add.w	r3, r7, #16
 80088b2:	4619      	mov	r1, r3
 80088b4:	4809      	ldr	r0, [pc, #36]	; (80088dc <low_level_init+0x240>)
 80088b6:	f7fb fd89 	bl	80043cc <HAL_ETH_SetMACConfig>
    HAL_ETH_Start_IT(&heth);
 80088ba:	4808      	ldr	r0, [pc, #32]	; (80088dc <low_level_init+0x240>)
 80088bc:	f7fb f834 	bl	8003928 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 80088c0:	6878      	ldr	r0, [r7, #4]
 80088c2:	f008 fdef 	bl	80114a4 <netif_set_up>
    netif_set_link_up(netif);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f008 fe8a 	bl	80115e0 <netif_set_link_up>
}
 80088cc:	e001      	b.n	80088d2 <low_level_init+0x236>
    Error_Handler();
 80088ce:	f7f8 ffc9 	bl	8001864 <Error_Handler>
}
 80088d2:	bf00      	nop
 80088d4:	37a8      	adds	r7, #168	; 0xa8
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	20008e90 	.word	0x20008e90
 80088e0:	40028000 	.word	0x40028000
 80088e4:	20000134 	.word	0x20000134
 80088e8:	20000094 	.word	0x20000094
 80088ec:	20008f40 	.word	0x20008f40
 80088f0:	0802024c 	.word	0x0802024c
 80088f4:	20008e88 	.word	0x20008e88
 80088f8:	20008e8c 	.word	0x20008e8c
 80088fc:	0801ca44 	.word	0x0801ca44
 8008900:	08008a69 	.word	0x08008a69
 8008904:	2000000c 	.word	0x2000000c
 8008908:	20008f78 	.word	0x20008f78

0800890c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b092      	sub	sp, #72	; 0x48
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8008916:	2300      	movs	r3, #0
 8008918:	647b      	str	r3, [r7, #68]	; 0x44
  struct pbuf *q = NULL;
 800891a:	2300      	movs	r3, #0
 800891c:	643b      	str	r3, [r7, #64]	; 0x40
  err_t errval = ERR_OK;
 800891e:	2300      	movs	r3, #0
 8008920:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8008924:	f107 030c 	add.w	r3, r7, #12
 8008928:	2230      	movs	r2, #48	; 0x30
 800892a:	2100      	movs	r1, #0
 800892c:	4618      	mov	r0, r3
 800892e:	f012 fe29 	bl	801b584 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 8008932:	f107 030c 	add.w	r3, r7, #12
 8008936:	2230      	movs	r2, #48	; 0x30
 8008938:	2100      	movs	r1, #0
 800893a:	4618      	mov	r0, r3
 800893c:	f012 fe22 	bl	801b584 <memset>

  for(q = p; q != NULL; q = q->next)
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	643b      	str	r3, [r7, #64]	; 0x40
 8008944:	e045      	b.n	80089d2 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8008946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008948:	2b03      	cmp	r3, #3
 800894a:	d902      	bls.n	8008952 <low_level_output+0x46>
      return ERR_IF;
 800894c:	f06f 030b 	mvn.w	r3, #11
 8008950:	e065      	b.n	8008a1e <low_level_output+0x112>

    Txbuffer[i].buffer = q->payload;
 8008952:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008954:	6859      	ldr	r1, [r3, #4]
 8008956:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008958:	4613      	mov	r3, r2
 800895a:	005b      	lsls	r3, r3, #1
 800895c:	4413      	add	r3, r2
 800895e:	009b      	lsls	r3, r3, #2
 8008960:	3348      	adds	r3, #72	; 0x48
 8008962:	443b      	add	r3, r7
 8008964:	3b3c      	subs	r3, #60	; 0x3c
 8008966:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 8008968:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800896a:	895b      	ldrh	r3, [r3, #10]
 800896c:	4619      	mov	r1, r3
 800896e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008970:	4613      	mov	r3, r2
 8008972:	005b      	lsls	r3, r3, #1
 8008974:	4413      	add	r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	3348      	adds	r3, #72	; 0x48
 800897a:	443b      	add	r3, r7
 800897c:	3b38      	subs	r3, #56	; 0x38
 800897e:	6019      	str	r1, [r3, #0]

    if(i>0)
 8008980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008982:	2b00      	cmp	r3, #0
 8008984:	d011      	beq.n	80089aa <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 8008986:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008988:	1e5a      	subs	r2, r3, #1
 800898a:	f107 000c 	add.w	r0, r7, #12
 800898e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008990:	460b      	mov	r3, r1
 8008992:	005b      	lsls	r3, r3, #1
 8008994:	440b      	add	r3, r1
 8008996:	009b      	lsls	r3, r3, #2
 8008998:	18c1      	adds	r1, r0, r3
 800899a:	4613      	mov	r3, r2
 800899c:	005b      	lsls	r3, r3, #1
 800899e:	4413      	add	r3, r2
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	3348      	adds	r3, #72	; 0x48
 80089a4:	443b      	add	r3, r7
 80089a6:	3b34      	subs	r3, #52	; 0x34
 80089a8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80089aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d109      	bne.n	80089c6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80089b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089b4:	4613      	mov	r3, r2
 80089b6:	005b      	lsls	r3, r3, #1
 80089b8:	4413      	add	r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	3348      	adds	r3, #72	; 0x48
 80089be:	443b      	add	r3, r7
 80089c0:	3b34      	subs	r3, #52	; 0x34
 80089c2:	2200      	movs	r2, #0
 80089c4:	601a      	str	r2, [r3, #0]
    }

    i++;
 80089c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089c8:	3301      	adds	r3, #1
 80089ca:	647b      	str	r3, [r7, #68]	; 0x44
  for(q = p; q != NULL; q = q->next)
 80089cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	643b      	str	r3, [r7, #64]	; 0x40
 80089d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1b6      	bne.n	8008946 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	891b      	ldrh	r3, [r3, #8]
 80089dc:	461a      	mov	r2, r3
 80089de:	4b12      	ldr	r3, [pc, #72]	; (8008a28 <low_level_output+0x11c>)
 80089e0:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 80089e2:	4a11      	ldr	r2, [pc, #68]	; (8008a28 <low_level_output+0x11c>)
 80089e4:	f107 030c 	add.w	r3, r7, #12
 80089e8:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 80089ea:	4a0f      	ldr	r2, [pc, #60]	; (8008a28 <low_level_output+0x11c>)
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	6353      	str	r3, [r2, #52]	; 0x34

  pbuf_ref(p);
 80089f0:	6838      	ldr	r0, [r7, #0]
 80089f2:	f009 fadf 	bl	8011fb4 <pbuf_ref>

  HAL_ETH_Transmit_IT(&heth, &TxConfig);
 80089f6:	490c      	ldr	r1, [pc, #48]	; (8008a28 <low_level_output+0x11c>)
 80089f8:	480c      	ldr	r0, [pc, #48]	; (8008a2c <low_level_output+0x120>)
 80089fa:	f7fb f8a3 	bl	8003b44 <HAL_ETH_Transmit_IT>
  while(osSemaphoreAcquire(TxPktSemaphore, TIME_WAITING_FOR_INPUT)!=osOK)
 80089fe:	bf00      	nop
 8008a00:	4b0b      	ldr	r3, [pc, #44]	; (8008a30 <low_level_output+0x124>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f04f 31ff 	mov.w	r1, #4294967295
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 fe17 	bl	800963c <osSemaphoreAcquire>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1f5      	bne.n	8008a00 <low_level_output+0xf4>

  {
  }

  HAL_ETH_ReleaseTxPacket(&heth);
 8008a14:	4805      	ldr	r0, [pc, #20]	; (8008a2c <low_level_output+0x120>)
 8008a16:	f7fb fa29 	bl	8003e6c <HAL_ETH_ReleaseTxPacket>

  return errval;
 8008a1a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	3748      	adds	r7, #72	; 0x48
 8008a22:	46bd      	mov	sp, r7
 8008a24:	bd80      	pop	{r7, pc}
 8008a26:	bf00      	nop
 8008a28:	20008f40 	.word	0x20008f40
 8008a2c:	20008e90 	.word	0x20008e90
 8008a30:	20008e8c 	.word	0x20008e8c

08008a34 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b084      	sub	sp, #16
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 8008a40:	4b07      	ldr	r3, [pc, #28]	; (8008a60 <low_level_input+0x2c>)
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d105      	bne.n	8008a54 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 8008a48:	f107 030c 	add.w	r3, r7, #12
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	4805      	ldr	r0, [pc, #20]	; (8008a64 <low_level_input+0x30>)
 8008a50:	f7fb f8d4 	bl	8003bfc <HAL_ETH_ReadData>
  }

  return p;
 8008a54:	68fb      	ldr	r3, [r7, #12]
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3710      	adds	r7, #16
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	20008e84 	.word	0x20008e84
 8008a64:	20008e90 	.word	0x20008e90

08008a68 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 8008a70:	2300      	movs	r3, #0
 8008a72:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8008a78:	4b0f      	ldr	r3, [pc, #60]	; (8008ab8 <ethernetif_input+0x50>)
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8008a80:	4618      	mov	r0, r3
 8008a82:	f000 fddb 	bl	800963c <osSemaphoreAcquire>
 8008a86:	4603      	mov	r3, r0
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d1f5      	bne.n	8008a78 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 8008a8c:	68b8      	ldr	r0, [r7, #8]
 8008a8e:	f7ff ffd1 	bl	8008a34 <low_level_input>
 8008a92:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d00a      	beq.n	8008ab0 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	691b      	ldr	r3, [r3, #16]
 8008a9e:	68b9      	ldr	r1, [r7, #8]
 8008aa0:	68f8      	ldr	r0, [r7, #12]
 8008aa2:	4798      	blx	r3
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d002      	beq.n	8008ab0 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f009 f9dc 	bl	8011e68 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1ea      	bne.n	8008a8c <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8008ab6:	e7df      	b.n	8008a78 <ethernetif_input+0x10>
 8008ab8:	20008e88 	.word	0x20008e88

08008abc <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b082      	sub	sp, #8
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d106      	bne.n	8008ad8 <ethernetif_init+0x1c>
 8008aca:	4b0e      	ldr	r3, [pc, #56]	; (8008b04 <ethernetif_init+0x48>)
 8008acc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8008ad0:	490d      	ldr	r1, [pc, #52]	; (8008b08 <ethernetif_init+0x4c>)
 8008ad2:	480e      	ldr	r0, [pc, #56]	; (8008b0c <ethernetif_init+0x50>)
 8008ad4:	f012 fd5e 	bl	801b594 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2273      	movs	r2, #115	; 0x73
 8008adc:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2274      	movs	r2, #116	; 0x74
 8008ae4:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	4a09      	ldr	r2, [pc, #36]	; (8008b10 <ethernetif_init+0x54>)
 8008aec:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	4a08      	ldr	r2, [pc, #32]	; (8008b14 <ethernetif_init+0x58>)
 8008af2:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8008af4:	6878      	ldr	r0, [r7, #4]
 8008af6:	f7ff fdd1 	bl	800869c <low_level_init>

  return ERR_OK;
 8008afa:	2300      	movs	r3, #0
}
 8008afc:	4618      	mov	r0, r3
 8008afe:	3708      	adds	r7, #8
 8008b00:	46bd      	mov	sp, r7
 8008b02:	bd80      	pop	{r7, pc}
 8008b04:	0801ca4c 	.word	0x0801ca4c
 8008b08:	0801ca68 	.word	0x0801ca68
 8008b0c:	0801ca78 	.word	0x0801ca78
 8008b10:	080194a1 	.word	0x080194a1
 8008b14:	0800890d 	.word	0x0800890d

08008b18 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8008b18:	b580      	push	{r7, lr}
 8008b1a:	b084      	sub	sp, #16
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 8008b24:	68f9      	ldr	r1, [r7, #12]
 8008b26:	4809      	ldr	r0, [pc, #36]	; (8008b4c <pbuf_free_custom+0x34>)
 8008b28:	f008 faa4 	bl	8011074 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 8008b2c:	4b08      	ldr	r3, [pc, #32]	; (8008b50 <pbuf_free_custom+0x38>)
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d107      	bne.n	8008b44 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 8008b34:	4b06      	ldr	r3, [pc, #24]	; (8008b50 <pbuf_free_custom+0x38>)
 8008b36:	2200      	movs	r2, #0
 8008b38:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 8008b3a:	4b06      	ldr	r3, [pc, #24]	; (8008b54 <pbuf_free_custom+0x3c>)
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	4618      	mov	r0, r3
 8008b40:	f000 fde2 	bl	8009708 <osSemaphoreRelease>
  }
}
 8008b44:	bf00      	nop
 8008b46:	3710      	adds	r7, #16
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	bd80      	pop	{r7, pc}
 8008b4c:	0802024c 	.word	0x0802024c
 8008b50:	20008e84 	.word	0x20008e84
 8008b54:	20008e88 	.word	0x20008e88

08008b58 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008b5c:	f7f9 fb7e 	bl	800225c <HAL_GetTick>
 8008b60:	4603      	mov	r3, r0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	bd80      	pop	{r7, pc}
	...

08008b68 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b08e      	sub	sp, #56	; 0x38
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008b74:	2200      	movs	r2, #0
 8008b76:	601a      	str	r2, [r3, #0]
 8008b78:	605a      	str	r2, [r3, #4]
 8008b7a:	609a      	str	r2, [r3, #8]
 8008b7c:	60da      	str	r2, [r3, #12]
 8008b7e:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4a52      	ldr	r2, [pc, #328]	; (8008cd0 <HAL_ETH_MspInit+0x168>)
 8008b86:	4293      	cmp	r3, r2
 8008b88:	f040 809e 	bne.w	8008cc8 <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 8008b8c:	4b51      	ldr	r3, [pc, #324]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b90:	4a50      	ldr	r2, [pc, #320]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008b92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008b96:	6313      	str	r3, [r2, #48]	; 0x30
 8008b98:	4b4e      	ldr	r3, [pc, #312]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ba0:	623b      	str	r3, [r7, #32]
 8008ba2:	6a3b      	ldr	r3, [r7, #32]
 8008ba4:	4b4b      	ldr	r3, [pc, #300]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ba8:	4a4a      	ldr	r2, [pc, #296]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008baa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008bae:	6313      	str	r3, [r2, #48]	; 0x30
 8008bb0:	4b48      	ldr	r3, [pc, #288]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bb4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008bb8:	61fb      	str	r3, [r7, #28]
 8008bba:	69fb      	ldr	r3, [r7, #28]
 8008bbc:	4b45      	ldr	r3, [pc, #276]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bc0:	4a44      	ldr	r2, [pc, #272]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bc2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008bc6:	6313      	str	r3, [r2, #48]	; 0x30
 8008bc8:	4b42      	ldr	r3, [pc, #264]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bcc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008bd0:	61bb      	str	r3, [r7, #24]
 8008bd2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8008bd4:	4b3f      	ldr	r3, [pc, #252]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bd8:	4a3e      	ldr	r2, [pc, #248]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bda:	f043 0304 	orr.w	r3, r3, #4
 8008bde:	6313      	str	r3, [r2, #48]	; 0x30
 8008be0:	4b3c      	ldr	r3, [pc, #240]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008be2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008be4:	f003 0304 	and.w	r3, r3, #4
 8008be8:	617b      	str	r3, [r7, #20]
 8008bea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008bec:	4b39      	ldr	r3, [pc, #228]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bf0:	4a38      	ldr	r2, [pc, #224]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bf2:	f043 0301 	orr.w	r3, r3, #1
 8008bf6:	6313      	str	r3, [r2, #48]	; 0x30
 8008bf8:	4b36      	ldr	r3, [pc, #216]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bfc:	f003 0301 	and.w	r3, r3, #1
 8008c00:	613b      	str	r3, [r7, #16]
 8008c02:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008c04:	4b33      	ldr	r3, [pc, #204]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c08:	4a32      	ldr	r2, [pc, #200]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008c0a:	f043 0302 	orr.w	r3, r3, #2
 8008c0e:	6313      	str	r3, [r2, #48]	; 0x30
 8008c10:	4b30      	ldr	r3, [pc, #192]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c14:	f003 0302 	and.w	r3, r3, #2
 8008c18:	60fb      	str	r3, [r7, #12]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8008c1c:	4b2d      	ldr	r3, [pc, #180]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c20:	4a2c      	ldr	r2, [pc, #176]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008c22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c26:	6313      	str	r3, [r2, #48]	; 0x30
 8008c28:	4b2a      	ldr	r3, [pc, #168]	; (8008cd4 <HAL_ETH_MspInit+0x16c>)
 8008c2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c30:	60bb      	str	r3, [r7, #8]
 8008c32:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8008c34:	2332      	movs	r3, #50	; 0x32
 8008c36:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c38:	2302      	movs	r3, #2
 8008c3a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008c40:	2303      	movs	r3, #3
 8008c42:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008c44:	230b      	movs	r3, #11
 8008c46:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008c48:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	4822      	ldr	r0, [pc, #136]	; (8008cd8 <HAL_ETH_MspInit+0x170>)
 8008c50:	f7fc f83c 	bl	8004ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8008c54:	2386      	movs	r3, #134	; 0x86
 8008c56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c58:	2302      	movs	r3, #2
 8008c5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008c60:	2303      	movs	r3, #3
 8008c62:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008c64:	230b      	movs	r3, #11
 8008c66:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c6c:	4619      	mov	r1, r3
 8008c6e:	481b      	ldr	r0, [pc, #108]	; (8008cdc <HAL_ETH_MspInit+0x174>)
 8008c70:	f7fc f82c 	bl	8004ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8008c74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008c78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c7a:	2302      	movs	r3, #2
 8008c7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008c82:	2303      	movs	r3, #3
 8008c84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008c86:	230b      	movs	r3, #11
 8008c88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8008c8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008c8e:	4619      	mov	r1, r3
 8008c90:	4813      	ldr	r0, [pc, #76]	; (8008ce0 <HAL_ETH_MspInit+0x178>)
 8008c92:	f7fc f81b 	bl	8004ccc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8008c96:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8008c9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c9c:	2302      	movs	r3, #2
 8008c9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ca4:	2303      	movs	r3, #3
 8008ca6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8008ca8:	230b      	movs	r3, #11
 8008caa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8008cac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008cb0:	4619      	mov	r1, r3
 8008cb2:	480c      	ldr	r0, [pc, #48]	; (8008ce4 <HAL_ETH_MspInit+0x17c>)
 8008cb4:	f7fc f80a 	bl	8004ccc <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8008cb8:	2200      	movs	r2, #0
 8008cba:	2105      	movs	r1, #5
 8008cbc:	203d      	movs	r0, #61	; 0x3d
 8008cbe:	f7fa fa11 	bl	80030e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8008cc2:	203d      	movs	r0, #61	; 0x3d
 8008cc4:	f7fa fa2a 	bl	800311c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8008cc8:	bf00      	nop
 8008cca:	3738      	adds	r7, #56	; 0x38
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}
 8008cd0:	40028000 	.word	0x40028000
 8008cd4:	40023800 	.word	0x40023800
 8008cd8:	40020800 	.word	0x40020800
 8008cdc:	40020000 	.word	0x40020000
 8008ce0:	40020400 	.word	0x40020400
 8008ce4:	40021800 	.word	0x40021800

08008ce8 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8008cec:	4802      	ldr	r0, [pc, #8]	; (8008cf8 <ETH_PHY_IO_Init+0x10>)
 8008cee:	f7fb fb87 	bl	8004400 <HAL_ETH_SetMDIOClockRange>

  return 0;
 8008cf2:	2300      	movs	r3, #0
}
 8008cf4:	4618      	mov	r0, r3
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	20008e90 	.word	0x20008e90

08008cfc <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	af00      	add	r7, sp, #0
  return 0;
 8008d00:	2300      	movs	r3, #0
}
 8008d02:	4618      	mov	r0, r3
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr

08008d0c <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	60f8      	str	r0, [r7, #12]
 8008d14:	60b9      	str	r1, [r7, #8]
 8008d16:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	68f9      	ldr	r1, [r7, #12]
 8008d1e:	4807      	ldr	r0, [pc, #28]	; (8008d3c <ETH_PHY_IO_ReadReg+0x30>)
 8008d20:	f7fb f9d6 	bl	80040d0 <HAL_ETH_ReadPHYRegister>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d002      	beq.n	8008d30 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8008d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d2e:	e000      	b.n	8008d32 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	3710      	adds	r7, #16
 8008d36:	46bd      	mov	sp, r7
 8008d38:	bd80      	pop	{r7, pc}
 8008d3a:	bf00      	nop
 8008d3c:	20008e90 	.word	0x20008e90

08008d40 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	60f8      	str	r0, [r7, #12]
 8008d48:	60b9      	str	r1, [r7, #8]
 8008d4a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	68ba      	ldr	r2, [r7, #8]
 8008d50:	68f9      	ldr	r1, [r7, #12]
 8008d52:	4807      	ldr	r0, [pc, #28]	; (8008d70 <ETH_PHY_IO_WriteReg+0x30>)
 8008d54:	f7fb fa07 	bl	8004166 <HAL_ETH_WritePHYRegister>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d002      	beq.n	8008d64 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8008d5e:	f04f 33ff 	mov.w	r3, #4294967295
 8008d62:	e000      	b.n	8008d66 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	3710      	adds	r7, #16
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	20008e90 	.word	0x20008e90

08008d74 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8008d78:	f7f9 fa70 	bl	800225c <HAL_GetTick>
 8008d7c:	4603      	mov	r3, r0
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	bd80      	pop	{r7, pc}
	...

08008d84 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b0a0      	sub	sp, #128	; 0x80
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8008d8c:	f107 0308 	add.w	r3, r7, #8
 8008d90:	2264      	movs	r2, #100	; 0x64
 8008d92:	2100      	movs	r1, #0
 8008d94:	4618      	mov	r0, r3
 8008d96:	f012 fbf5 	bl	801b584 <memset>
  int32_t PHYLinkState = 0;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008da2:	2300      	movs	r3, #0
 8008da4:	67bb      	str	r3, [r7, #120]	; 0x78
 8008da6:	2300      	movs	r3, #0
 8008da8:	677b      	str	r3, [r7, #116]	; 0x74

  struct netif *netif = (struct netif *) argument;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	66fb      	str	r3, [r7, #108]	; 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008dae:	483a      	ldr	r0, [pc, #232]	; (8008e98 <ethernet_link_thread+0x114>)
 8008db0:	f7f9 f9ab 	bl	800210a <LAN8742_GetLinkState>
 8008db4:	6738      	str	r0, [r7, #112]	; 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8008db6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008db8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008dbc:	089b      	lsrs	r3, r3, #2
 8008dbe:	f003 0301 	and.w	r3, r3, #1
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d00c      	beq.n	8008de2 <ethernet_link_thread+0x5e>
 8008dc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008dca:	2b01      	cmp	r3, #1
 8008dcc:	dc09      	bgt.n	8008de2 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8008dce:	4833      	ldr	r0, [pc, #204]	; (8008e9c <ethernet_link_thread+0x118>)
 8008dd0:	f7fa fe38 	bl	8003a44 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8008dd4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008dd6:	f008 fbd1 	bl	801157c <netif_set_down>
    netif_set_link_down(netif);
 8008dda:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008ddc:	f008 fc34 	bl	8011648 <netif_set_link_down>
 8008de0:	e055      	b.n	8008e8e <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8008de2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008de4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8008de8:	f003 0304 	and.w	r3, r3, #4
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d14e      	bne.n	8008e8e <ethernet_link_thread+0x10a>
 8008df0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	dd4b      	ble.n	8008e8e <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 8008df6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008df8:	3b02      	subs	r3, #2
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	d82a      	bhi.n	8008e54 <ethernet_link_thread+0xd0>
 8008dfe:	a201      	add	r2, pc, #4	; (adr r2, 8008e04 <ethernet_link_thread+0x80>)
 8008e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e04:	08008e15 	.word	0x08008e15
 8008e08:	08008e27 	.word	0x08008e27
 8008e0c:	08008e37 	.word	0x08008e37
 8008e10:	08008e47 	.word	0x08008e47
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8008e14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e18:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 8008e1a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008e1e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 8008e20:	2301      	movs	r3, #1
 8008e22:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 8008e24:	e017      	b.n	8008e56 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8008e26:	2300      	movs	r3, #0
 8008e28:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_100M;
 8008e2a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008e2e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 8008e30:	2301      	movs	r3, #1
 8008e32:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 8008e34:	e00f      	b.n	8008e56 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8008e36:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e3a:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 8008e40:	2301      	movs	r3, #1
 8008e42:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 8008e44:	e007      	b.n	8008e56 <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8008e46:	2300      	movs	r3, #0
 8008e48:	677b      	str	r3, [r7, #116]	; 0x74
      speed = ETH_SPEED_10M;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	67bb      	str	r3, [r7, #120]	; 0x78
      linkchanged = 1;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	67fb      	str	r3, [r7, #124]	; 0x7c
      break;
 8008e52:	e000      	b.n	8008e56 <ethernet_link_thread+0xd2>
    default:
      break;
 8008e54:	bf00      	nop
    }

    if(linkchanged)
 8008e56:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d018      	beq.n	8008e8e <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8008e5c:	f107 0308 	add.w	r3, r7, #8
 8008e60:	4619      	mov	r1, r3
 8008e62:	480e      	ldr	r0, [pc, #56]	; (8008e9c <ethernet_link_thread+0x118>)
 8008e64:	f7fb f9c8 	bl	80041f8 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8008e68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008e6a:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8008e6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008e6e:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8008e70:	f107 0308 	add.w	r3, r7, #8
 8008e74:	4619      	mov	r1, r3
 8008e76:	4809      	ldr	r0, [pc, #36]	; (8008e9c <ethernet_link_thread+0x118>)
 8008e78:	f7fb faa8 	bl	80043cc <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8008e7c:	4807      	ldr	r0, [pc, #28]	; (8008e9c <ethernet_link_thread+0x118>)
 8008e7e:	f7fa fd53 	bl	8003928 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8008e82:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008e84:	f008 fb0e 	bl	80114a4 <netif_set_up>
      netif_set_link_up(netif);
 8008e88:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008e8a:	f008 fba9 	bl	80115e0 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8008e8e:	2064      	movs	r0, #100	; 0x64
 8008e90:	f000 f9c2 	bl	8009218 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8008e94:	e78b      	b.n	8008dae <ethernet_link_thread+0x2a>
 8008e96:	bf00      	nop
 8008e98:	20008f78 	.word	0x20008f78
 8008e9c:	20008e90 	.word	0x20008e90

08008ea0 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b086      	sub	sp, #24
 8008ea4:	af02      	add	r7, sp, #8
 8008ea6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8008ea8:	4812      	ldr	r0, [pc, #72]	; (8008ef4 <HAL_ETH_RxAllocateCallback+0x54>)
 8008eaa:	f008 f86f 	bl	8010f8c <memp_malloc_pool>
 8008eae:	60f8      	str	r0, [r7, #12]
  if (p)
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d014      	beq.n	8008ee0 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	f103 0220 	add.w	r2, r3, #32
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	4a0d      	ldr	r2, [pc, #52]	; (8008ef8 <HAL_ETH_RxAllocateCallback+0x58>)
 8008ec4:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 8008ece:	9201      	str	r2, [sp, #4]
 8008ed0:	9300      	str	r3, [sp, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2241      	movs	r2, #65	; 0x41
 8008ed6:	2100      	movs	r1, #0
 8008ed8:	2000      	movs	r0, #0
 8008eda:	f008 fdd9 	bl	8011a90 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8008ede:	e005      	b.n	8008eec <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8008ee0:	4b06      	ldr	r3, [pc, #24]	; (8008efc <HAL_ETH_RxAllocateCallback+0x5c>)
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	601a      	str	r2, [r3, #0]
}
 8008eec:	bf00      	nop
 8008eee:	3710      	adds	r7, #16
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}
 8008ef4:	0802024c 	.word	0x0802024c
 8008ef8:	08008b19 	.word	0x08008b19
 8008efc:	20008e84 	.word	0x20008e84

08008f00 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b088      	sub	sp, #32
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	607a      	str	r2, [r7, #4]
 8008f0c:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8008f16:	2300      	movs	r3, #0
 8008f18:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	3b20      	subs	r3, #32
 8008f1e:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 8008f20:	69fb      	ldr	r3, [r7, #28]
 8008f22:	2200      	movs	r2, #0
 8008f24:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8008f26:	69fb      	ldr	r3, [r7, #28]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	887a      	ldrh	r2, [r7, #2]
 8008f30:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8008f32:	69bb      	ldr	r3, [r7, #24]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d103      	bne.n	8008f42 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8008f3a:	69bb      	ldr	r3, [r7, #24]
 8008f3c:	69fa      	ldr	r2, [r7, #28]
 8008f3e:	601a      	str	r2, [r3, #0]
 8008f40:	e003      	b.n	8008f4a <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	69fa      	ldr	r2, [r7, #28]
 8008f48:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	69fa      	ldr	r2, [r7, #28]
 8008f4e:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8008f50:	69bb      	ldr	r3, [r7, #24]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	61fb      	str	r3, [r7, #28]
 8008f56:	e009      	b.n	8008f6c <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8008f58:	69fb      	ldr	r3, [r7, #28]
 8008f5a:	891a      	ldrh	r2, [r3, #8]
 8008f5c:	887b      	ldrh	r3, [r7, #2]
 8008f5e:	4413      	add	r3, r2
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	69fb      	ldr	r3, [r7, #28]
 8008f64:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8008f66:	69fb      	ldr	r3, [r7, #28]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	61fb      	str	r3, [r7, #28]
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d1f2      	bne.n	8008f58 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8008f72:	887b      	ldrh	r3, [r7, #2]
 8008f74:	4619      	mov	r1, r3
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f7ff fb2c 	bl	80085d4 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 8008f7c:	bf00      	nop
 8008f7e:	3720      	adds	r7, #32
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}

08008f84 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b082      	sub	sp, #8
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8008f8c:	6878      	ldr	r0, [r7, #4]
 8008f8e:	f008 ff6b 	bl	8011e68 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8008f92:	bf00      	nop
 8008f94:	3708      	adds	r7, #8
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008f9a:	b480      	push	{r7}
 8008f9c:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8008f9e:	bf00      	nop
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fae:	f3ef 8305 	mrs	r3, IPSR
 8008fb2:	60bb      	str	r3, [r7, #8]
  return(result);
 8008fb4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d10f      	bne.n	8008fda <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fba:	f3ef 8310 	mrs	r3, PRIMASK
 8008fbe:	607b      	str	r3, [r7, #4]
  return(result);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d105      	bne.n	8008fd2 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008fc6:	f3ef 8311 	mrs	r3, BASEPRI
 8008fca:	603b      	str	r3, [r7, #0]
  return(result);
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d007      	beq.n	8008fe2 <osKernelInitialize+0x3a>
 8008fd2:	4b0e      	ldr	r3, [pc, #56]	; (800900c <osKernelInitialize+0x64>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	2b02      	cmp	r3, #2
 8008fd8:	d103      	bne.n	8008fe2 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8008fda:	f06f 0305 	mvn.w	r3, #5
 8008fde:	60fb      	str	r3, [r7, #12]
 8008fe0:	e00c      	b.n	8008ffc <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008fe2:	4b0a      	ldr	r3, [pc, #40]	; (800900c <osKernelInitialize+0x64>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d105      	bne.n	8008ff6 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008fea:	4b08      	ldr	r3, [pc, #32]	; (800900c <osKernelInitialize+0x64>)
 8008fec:	2201      	movs	r2, #1
 8008fee:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	60fb      	str	r3, [r7, #12]
 8008ff4:	e002      	b.n	8008ffc <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8008ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8008ffa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3714      	adds	r7, #20
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr
 800900a:	bf00      	nop
 800900c:	20008f98 	.word	0x20008f98

08009010 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009010:	b580      	push	{r7, lr}
 8009012:	b084      	sub	sp, #16
 8009014:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009016:	f3ef 8305 	mrs	r3, IPSR
 800901a:	60bb      	str	r3, [r7, #8]
  return(result);
 800901c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800901e:	2b00      	cmp	r3, #0
 8009020:	d10f      	bne.n	8009042 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009022:	f3ef 8310 	mrs	r3, PRIMASK
 8009026:	607b      	str	r3, [r7, #4]
  return(result);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d105      	bne.n	800903a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800902e:	f3ef 8311 	mrs	r3, BASEPRI
 8009032:	603b      	str	r3, [r7, #0]
  return(result);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d007      	beq.n	800904a <osKernelStart+0x3a>
 800903a:	4b0f      	ldr	r3, [pc, #60]	; (8009078 <osKernelStart+0x68>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	2b02      	cmp	r3, #2
 8009040:	d103      	bne.n	800904a <osKernelStart+0x3a>
    stat = osErrorISR;
 8009042:	f06f 0305 	mvn.w	r3, #5
 8009046:	60fb      	str	r3, [r7, #12]
 8009048:	e010      	b.n	800906c <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800904a:	4b0b      	ldr	r3, [pc, #44]	; (8009078 <osKernelStart+0x68>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	2b01      	cmp	r3, #1
 8009050:	d109      	bne.n	8009066 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009052:	f7ff ffa2 	bl	8008f9a <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009056:	4b08      	ldr	r3, [pc, #32]	; (8009078 <osKernelStart+0x68>)
 8009058:	2202      	movs	r2, #2
 800905a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800905c:	f002 f9ce 	bl	800b3fc <vTaskStartScheduler>
      stat = osOK;
 8009060:	2300      	movs	r3, #0
 8009062:	60fb      	str	r3, [r7, #12]
 8009064:	e002      	b.n	800906c <osKernelStart+0x5c>
    } else {
      stat = osError;
 8009066:	f04f 33ff 	mov.w	r3, #4294967295
 800906a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800906c:	68fb      	ldr	r3, [r7, #12]
}
 800906e:	4618      	mov	r0, r3
 8009070:	3710      	adds	r7, #16
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}
 8009076:	bf00      	nop
 8009078:	20008f98 	.word	0x20008f98

0800907c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800907c:	b580      	push	{r7, lr}
 800907e:	b084      	sub	sp, #16
 8009080:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009082:	f3ef 8305 	mrs	r3, IPSR
 8009086:	60bb      	str	r3, [r7, #8]
  return(result);
 8009088:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 800908a:	2b00      	cmp	r3, #0
 800908c:	d10f      	bne.n	80090ae <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800908e:	f3ef 8310 	mrs	r3, PRIMASK
 8009092:	607b      	str	r3, [r7, #4]
  return(result);
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2b00      	cmp	r3, #0
 8009098:	d105      	bne.n	80090a6 <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800909a:	f3ef 8311 	mrs	r3, BASEPRI
 800909e:	603b      	str	r3, [r7, #0]
  return(result);
 80090a0:	683b      	ldr	r3, [r7, #0]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d007      	beq.n	80090b6 <osKernelGetTickCount+0x3a>
 80090a6:	4b08      	ldr	r3, [pc, #32]	; (80090c8 <osKernelGetTickCount+0x4c>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	2b02      	cmp	r3, #2
 80090ac:	d103      	bne.n	80090b6 <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 80090ae:	f002 facd 	bl	800b64c <xTaskGetTickCountFromISR>
 80090b2:	60f8      	str	r0, [r7, #12]
 80090b4:	e002      	b.n	80090bc <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 80090b6:	f002 fab9 	bl	800b62c <xTaskGetTickCount>
 80090ba:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 80090bc:	68fb      	ldr	r3, [r7, #12]
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	20008f98 	.word	0x20008f98

080090cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b090      	sub	sp, #64	; 0x40
 80090d0:	af04      	add	r7, sp, #16
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80090d8:	2300      	movs	r3, #0
 80090da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80090dc:	f3ef 8305 	mrs	r3, IPSR
 80090e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80090e2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	f040 808f 	bne.w	8009208 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090ea:	f3ef 8310 	mrs	r3, PRIMASK
 80090ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80090f0:	69bb      	ldr	r3, [r7, #24]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d105      	bne.n	8009102 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80090f6:	f3ef 8311 	mrs	r3, BASEPRI
 80090fa:	617b      	str	r3, [r7, #20]
  return(result);
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d003      	beq.n	800910a <osThreadNew+0x3e>
 8009102:	4b44      	ldr	r3, [pc, #272]	; (8009214 <osThreadNew+0x148>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2b02      	cmp	r3, #2
 8009108:	d07e      	beq.n	8009208 <osThreadNew+0x13c>
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d07b      	beq.n	8009208 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8009110:	2380      	movs	r3, #128	; 0x80
 8009112:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8009114:	2318      	movs	r3, #24
 8009116:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8009118:	2300      	movs	r3, #0
 800911a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800911c:	f04f 33ff 	mov.w	r3, #4294967295
 8009120:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d045      	beq.n	80091b4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d002      	beq.n	8009136 <osThreadNew+0x6a>
        name = attr->name;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	699b      	ldr	r3, [r3, #24]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d002      	beq.n	8009144 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	699b      	ldr	r3, [r3, #24]
 8009142:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009146:	2b00      	cmp	r3, #0
 8009148:	d008      	beq.n	800915c <osThreadNew+0x90>
 800914a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800914c:	2b38      	cmp	r3, #56	; 0x38
 800914e:	d805      	bhi.n	800915c <osThreadNew+0x90>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	f003 0301 	and.w	r3, r3, #1
 8009158:	2b00      	cmp	r3, #0
 800915a:	d001      	beq.n	8009160 <osThreadNew+0x94>
        return (NULL);
 800915c:	2300      	movs	r3, #0
 800915e:	e054      	b.n	800920a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	695b      	ldr	r3, [r3, #20]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d003      	beq.n	8009170 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	695b      	ldr	r3, [r3, #20]
 800916c:	089b      	lsrs	r3, r3, #2
 800916e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	689b      	ldr	r3, [r3, #8]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d00e      	beq.n	8009196 <osThreadNew+0xca>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	2b5b      	cmp	r3, #91	; 0x5b
 800917e:	d90a      	bls.n	8009196 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009184:	2b00      	cmp	r3, #0
 8009186:	d006      	beq.n	8009196 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	695b      	ldr	r3, [r3, #20]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d002      	beq.n	8009196 <osThreadNew+0xca>
        mem = 1;
 8009190:	2301      	movs	r3, #1
 8009192:	623b      	str	r3, [r7, #32]
 8009194:	e010      	b.n	80091b8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	689b      	ldr	r3, [r3, #8]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d10c      	bne.n	80091b8 <osThreadNew+0xec>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	68db      	ldr	r3, [r3, #12]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d108      	bne.n	80091b8 <osThreadNew+0xec>
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	691b      	ldr	r3, [r3, #16]
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d104      	bne.n	80091b8 <osThreadNew+0xec>
          mem = 0;
 80091ae:	2300      	movs	r3, #0
 80091b0:	623b      	str	r3, [r7, #32]
 80091b2:	e001      	b.n	80091b8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80091b4:	2300      	movs	r3, #0
 80091b6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80091b8:	6a3b      	ldr	r3, [r7, #32]
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d110      	bne.n	80091e0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80091c6:	9202      	str	r2, [sp, #8]
 80091c8:	9301      	str	r3, [sp, #4]
 80091ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091cc:	9300      	str	r3, [sp, #0]
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80091d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091d4:	68f8      	ldr	r0, [r7, #12]
 80091d6:	f001 ff31 	bl	800b03c <xTaskCreateStatic>
 80091da:	4603      	mov	r3, r0
 80091dc:	613b      	str	r3, [r7, #16]
 80091de:	e013      	b.n	8009208 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d110      	bne.n	8009208 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80091e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091e8:	b29a      	uxth	r2, r3
 80091ea:	f107 0310 	add.w	r3, r7, #16
 80091ee:	9301      	str	r3, [sp, #4]
 80091f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091f2:	9300      	str	r3, [sp, #0]
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80091f8:	68f8      	ldr	r0, [r7, #12]
 80091fa:	f001 ff82 	bl	800b102 <xTaskCreate>
 80091fe:	4603      	mov	r3, r0
 8009200:	2b01      	cmp	r3, #1
 8009202:	d001      	beq.n	8009208 <osThreadNew+0x13c>
          hTask = NULL;
 8009204:	2300      	movs	r3, #0
 8009206:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009208:	693b      	ldr	r3, [r7, #16]
}
 800920a:	4618      	mov	r0, r3
 800920c:	3730      	adds	r7, #48	; 0x30
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	20008f98 	.word	0x20008f98

08009218 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8009218:	b580      	push	{r7, lr}
 800921a:	b086      	sub	sp, #24
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009220:	f3ef 8305 	mrs	r3, IPSR
 8009224:	613b      	str	r3, [r7, #16]
  return(result);
 8009226:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009228:	2b00      	cmp	r3, #0
 800922a:	d10f      	bne.n	800924c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800922c:	f3ef 8310 	mrs	r3, PRIMASK
 8009230:	60fb      	str	r3, [r7, #12]
  return(result);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d105      	bne.n	8009244 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009238:	f3ef 8311 	mrs	r3, BASEPRI
 800923c:	60bb      	str	r3, [r7, #8]
  return(result);
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d007      	beq.n	8009254 <osDelay+0x3c>
 8009244:	4b0a      	ldr	r3, [pc, #40]	; (8009270 <osDelay+0x58>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	2b02      	cmp	r3, #2
 800924a:	d103      	bne.n	8009254 <osDelay+0x3c>
    stat = osErrorISR;
 800924c:	f06f 0305 	mvn.w	r3, #5
 8009250:	617b      	str	r3, [r7, #20]
 8009252:	e007      	b.n	8009264 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8009254:	2300      	movs	r3, #0
 8009256:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d002      	beq.n	8009264 <osDelay+0x4c>
      vTaskDelay(ticks);
 800925e:	6878      	ldr	r0, [r7, #4]
 8009260:	f002 f896 	bl	800b390 <vTaskDelay>
    }
  }

  return (stat);
 8009264:	697b      	ldr	r3, [r7, #20]
}
 8009266:	4618      	mov	r0, r3
 8009268:	3718      	adds	r7, #24
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	20008f98 	.word	0x20008f98

08009274 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8009274:	b580      	push	{r7, lr}
 8009276:	b08a      	sub	sp, #40	; 0x28
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800927c:	2300      	movs	r3, #0
 800927e:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009280:	f3ef 8305 	mrs	r3, IPSR
 8009284:	613b      	str	r3, [r7, #16]
  return(result);
 8009286:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 8009288:	2b00      	cmp	r3, #0
 800928a:	f040 8085 	bne.w	8009398 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800928e:	f3ef 8310 	mrs	r3, PRIMASK
 8009292:	60fb      	str	r3, [r7, #12]
  return(result);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d105      	bne.n	80092a6 <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800929a:	f3ef 8311 	mrs	r3, BASEPRI
 800929e:	60bb      	str	r3, [r7, #8]
  return(result);
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d003      	beq.n	80092ae <osMutexNew+0x3a>
 80092a6:	4b3f      	ldr	r3, [pc, #252]	; (80093a4 <osMutexNew+0x130>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	2b02      	cmp	r3, #2
 80092ac:	d074      	beq.n	8009398 <osMutexNew+0x124>
    if (attr != NULL) {
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d003      	beq.n	80092bc <osMutexNew+0x48>
      type = attr->attr_bits;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	623b      	str	r3, [r7, #32]
 80092ba:	e001      	b.n	80092c0 <osMutexNew+0x4c>
    } else {
      type = 0U;
 80092bc:	2300      	movs	r3, #0
 80092be:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80092c0:	6a3b      	ldr	r3, [r7, #32]
 80092c2:	f003 0301 	and.w	r3, r3, #1
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d002      	beq.n	80092d0 <osMutexNew+0x5c>
      rmtx = 1U;
 80092ca:	2301      	movs	r3, #1
 80092cc:	61fb      	str	r3, [r7, #28]
 80092ce:	e001      	b.n	80092d4 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 80092d0:	2300      	movs	r3, #0
 80092d2:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80092d4:	6a3b      	ldr	r3, [r7, #32]
 80092d6:	f003 0308 	and.w	r3, r3, #8
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d15c      	bne.n	8009398 <osMutexNew+0x124>
      mem = -1;
 80092de:	f04f 33ff 	mov.w	r3, #4294967295
 80092e2:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d015      	beq.n	8009316 <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	689b      	ldr	r3, [r3, #8]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d006      	beq.n	8009300 <osMutexNew+0x8c>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	68db      	ldr	r3, [r3, #12]
 80092f6:	2b4f      	cmp	r3, #79	; 0x4f
 80092f8:	d902      	bls.n	8009300 <osMutexNew+0x8c>
          mem = 1;
 80092fa:	2301      	movs	r3, #1
 80092fc:	61bb      	str	r3, [r7, #24]
 80092fe:	e00c      	b.n	800931a <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	2b00      	cmp	r3, #0
 8009306:	d108      	bne.n	800931a <osMutexNew+0xa6>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	68db      	ldr	r3, [r3, #12]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d104      	bne.n	800931a <osMutexNew+0xa6>
            mem = 0;
 8009310:	2300      	movs	r3, #0
 8009312:	61bb      	str	r3, [r7, #24]
 8009314:	e001      	b.n	800931a <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 8009316:	2300      	movs	r3, #0
 8009318:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800931a:	69bb      	ldr	r3, [r7, #24]
 800931c:	2b01      	cmp	r3, #1
 800931e:	d112      	bne.n	8009346 <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8009320:	69fb      	ldr	r3, [r7, #28]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d007      	beq.n	8009336 <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	689b      	ldr	r3, [r3, #8]
 800932a:	4619      	mov	r1, r3
 800932c:	2004      	movs	r0, #4
 800932e:	f000 feb8 	bl	800a0a2 <xQueueCreateMutexStatic>
 8009332:	6278      	str	r0, [r7, #36]	; 0x24
 8009334:	e016      	b.n	8009364 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	689b      	ldr	r3, [r3, #8]
 800933a:	4619      	mov	r1, r3
 800933c:	2001      	movs	r0, #1
 800933e:	f000 feb0 	bl	800a0a2 <xQueueCreateMutexStatic>
 8009342:	6278      	str	r0, [r7, #36]	; 0x24
 8009344:	e00e      	b.n	8009364 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 8009346:	69bb      	ldr	r3, [r7, #24]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d10b      	bne.n	8009364 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800934c:	69fb      	ldr	r3, [r7, #28]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d004      	beq.n	800935c <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8009352:	2004      	movs	r0, #4
 8009354:	f000 fe8d 	bl	800a072 <xQueueCreateMutex>
 8009358:	6278      	str	r0, [r7, #36]	; 0x24
 800935a:	e003      	b.n	8009364 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800935c:	2001      	movs	r0, #1
 800935e:	f000 fe88 	bl	800a072 <xQueueCreateMutex>
 8009362:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8009364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009366:	2b00      	cmp	r3, #0
 8009368:	d00c      	beq.n	8009384 <osMutexNew+0x110>
        if (attr != NULL) {
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d003      	beq.n	8009378 <osMutexNew+0x104>
          name = attr->name;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	617b      	str	r3, [r7, #20]
 8009376:	e001      	b.n	800937c <osMutexNew+0x108>
        } else {
          name = NULL;
 8009378:	2300      	movs	r3, #0
 800937a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800937c:	6979      	ldr	r1, [r7, #20]
 800937e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009380:	f001 fdd4 	bl	800af2c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8009384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009386:	2b00      	cmp	r3, #0
 8009388:	d006      	beq.n	8009398 <osMutexNew+0x124>
 800938a:	69fb      	ldr	r3, [r7, #28]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d003      	beq.n	8009398 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8009390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009392:	f043 0301 	orr.w	r3, r3, #1
 8009396:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8009398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800939a:	4618      	mov	r0, r3
 800939c:	3728      	adds	r7, #40	; 0x28
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}
 80093a2:	bf00      	nop
 80093a4:	20008f98 	.word	0x20008f98

080093a8 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b088      	sub	sp, #32
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f023 0301 	bic.w	r3, r3, #1
 80093b8:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f003 0301 	and.w	r3, r3, #1
 80093c0:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80093c2:	2300      	movs	r3, #0
 80093c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093c6:	f3ef 8305 	mrs	r3, IPSR
 80093ca:	613b      	str	r3, [r7, #16]
  return(result);
 80093cc:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d10f      	bne.n	80093f2 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80093d2:	f3ef 8310 	mrs	r3, PRIMASK
 80093d6:	60fb      	str	r3, [r7, #12]
  return(result);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d105      	bne.n	80093ea <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80093de:	f3ef 8311 	mrs	r3, BASEPRI
 80093e2:	60bb      	str	r3, [r7, #8]
  return(result);
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	d007      	beq.n	80093fa <osMutexAcquire+0x52>
 80093ea:	4b1d      	ldr	r3, [pc, #116]	; (8009460 <osMutexAcquire+0xb8>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2b02      	cmp	r3, #2
 80093f0:	d103      	bne.n	80093fa <osMutexAcquire+0x52>
    stat = osErrorISR;
 80093f2:	f06f 0305 	mvn.w	r3, #5
 80093f6:	61fb      	str	r3, [r7, #28]
 80093f8:	e02c      	b.n	8009454 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d103      	bne.n	8009408 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8009400:	f06f 0303 	mvn.w	r3, #3
 8009404:	61fb      	str	r3, [r7, #28]
 8009406:	e025      	b.n	8009454 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d011      	beq.n	8009432 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800940e:	6839      	ldr	r1, [r7, #0]
 8009410:	69b8      	ldr	r0, [r7, #24]
 8009412:	f000 fe97 	bl	800a144 <xQueueTakeMutexRecursive>
 8009416:	4603      	mov	r3, r0
 8009418:	2b01      	cmp	r3, #1
 800941a:	d01b      	beq.n	8009454 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800941c:	683b      	ldr	r3, [r7, #0]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d003      	beq.n	800942a <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 8009422:	f06f 0301 	mvn.w	r3, #1
 8009426:	61fb      	str	r3, [r7, #28]
 8009428:	e014      	b.n	8009454 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800942a:	f06f 0302 	mvn.w	r3, #2
 800942e:	61fb      	str	r3, [r7, #28]
 8009430:	e010      	b.n	8009454 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8009432:	6839      	ldr	r1, [r7, #0]
 8009434:	69b8      	ldr	r0, [r7, #24]
 8009436:	f001 fa51 	bl	800a8dc <xQueueSemaphoreTake>
 800943a:	4603      	mov	r3, r0
 800943c:	2b01      	cmp	r3, #1
 800943e:	d009      	beq.n	8009454 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d003      	beq.n	800944e <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 8009446:	f06f 0301 	mvn.w	r3, #1
 800944a:	61fb      	str	r3, [r7, #28]
 800944c:	e002      	b.n	8009454 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800944e:	f06f 0302 	mvn.w	r3, #2
 8009452:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8009454:	69fb      	ldr	r3, [r7, #28]
}
 8009456:	4618      	mov	r0, r3
 8009458:	3720      	adds	r7, #32
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	20008f98 	.word	0x20008f98

08009464 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8009464:	b580      	push	{r7, lr}
 8009466:	b088      	sub	sp, #32
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f023 0301 	bic.w	r3, r3, #1
 8009472:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f003 0301 	and.w	r3, r3, #1
 800947a:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800947c:	2300      	movs	r3, #0
 800947e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009480:	f3ef 8305 	mrs	r3, IPSR
 8009484:	613b      	str	r3, [r7, #16]
  return(result);
 8009486:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10f      	bne.n	80094ac <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800948c:	f3ef 8310 	mrs	r3, PRIMASK
 8009490:	60fb      	str	r3, [r7, #12]
  return(result);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d105      	bne.n	80094a4 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009498:	f3ef 8311 	mrs	r3, BASEPRI
 800949c:	60bb      	str	r3, [r7, #8]
  return(result);
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d007      	beq.n	80094b4 <osMutexRelease+0x50>
 80094a4:	4b16      	ldr	r3, [pc, #88]	; (8009500 <osMutexRelease+0x9c>)
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	2b02      	cmp	r3, #2
 80094aa:	d103      	bne.n	80094b4 <osMutexRelease+0x50>
    stat = osErrorISR;
 80094ac:	f06f 0305 	mvn.w	r3, #5
 80094b0:	61fb      	str	r3, [r7, #28]
 80094b2:	e01f      	b.n	80094f4 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 80094b4:	69bb      	ldr	r3, [r7, #24]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d103      	bne.n	80094c2 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 80094ba:	f06f 0303 	mvn.w	r3, #3
 80094be:	61fb      	str	r3, [r7, #28]
 80094c0:	e018      	b.n	80094f4 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d009      	beq.n	80094dc <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80094c8:	69b8      	ldr	r0, [r7, #24]
 80094ca:	f000 fe05 	bl	800a0d8 <xQueueGiveMutexRecursive>
 80094ce:	4603      	mov	r3, r0
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d00f      	beq.n	80094f4 <osMutexRelease+0x90>
        stat = osErrorResource;
 80094d4:	f06f 0302 	mvn.w	r3, #2
 80094d8:	61fb      	str	r3, [r7, #28]
 80094da:	e00b      	b.n	80094f4 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80094dc:	2300      	movs	r3, #0
 80094de:	2200      	movs	r2, #0
 80094e0:	2100      	movs	r1, #0
 80094e2:	69b8      	ldr	r0, [r7, #24]
 80094e4:	f000 fed8 	bl	800a298 <xQueueGenericSend>
 80094e8:	4603      	mov	r3, r0
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d002      	beq.n	80094f4 <osMutexRelease+0x90>
        stat = osErrorResource;
 80094ee:	f06f 0302 	mvn.w	r3, #2
 80094f2:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 80094f4:	69fb      	ldr	r3, [r7, #28]
}
 80094f6:	4618      	mov	r0, r3
 80094f8:	3720      	adds	r7, #32
 80094fa:	46bd      	mov	sp, r7
 80094fc:	bd80      	pop	{r7, pc}
 80094fe:	bf00      	nop
 8009500:	20008f98 	.word	0x20008f98

08009504 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009504:	b580      	push	{r7, lr}
 8009506:	b08c      	sub	sp, #48	; 0x30
 8009508:	af02      	add	r7, sp, #8
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009510:	2300      	movs	r3, #0
 8009512:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009514:	f3ef 8305 	mrs	r3, IPSR
 8009518:	61bb      	str	r3, [r7, #24]
  return(result);
 800951a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800951c:	2b00      	cmp	r3, #0
 800951e:	f040 8086 	bne.w	800962e <osSemaphoreNew+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009522:	f3ef 8310 	mrs	r3, PRIMASK
 8009526:	617b      	str	r3, [r7, #20]
  return(result);
 8009528:	697b      	ldr	r3, [r7, #20]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d105      	bne.n	800953a <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800952e:	f3ef 8311 	mrs	r3, BASEPRI
 8009532:	613b      	str	r3, [r7, #16]
  return(result);
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d003      	beq.n	8009542 <osSemaphoreNew+0x3e>
 800953a:	4b3f      	ldr	r3, [pc, #252]	; (8009638 <osSemaphoreNew+0x134>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	2b02      	cmp	r3, #2
 8009540:	d075      	beq.n	800962e <osSemaphoreNew+0x12a>
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d072      	beq.n	800962e <osSemaphoreNew+0x12a>
 8009548:	68ba      	ldr	r2, [r7, #8]
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	429a      	cmp	r2, r3
 800954e:	d86e      	bhi.n	800962e <osSemaphoreNew+0x12a>
    mem = -1;
 8009550:	f04f 33ff 	mov.w	r3, #4294967295
 8009554:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d015      	beq.n	8009588 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	689b      	ldr	r3, [r3, #8]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d006      	beq.n	8009572 <osSemaphoreNew+0x6e>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	2b4f      	cmp	r3, #79	; 0x4f
 800956a:	d902      	bls.n	8009572 <osSemaphoreNew+0x6e>
        mem = 1;
 800956c:	2301      	movs	r3, #1
 800956e:	623b      	str	r3, [r7, #32]
 8009570:	e00c      	b.n	800958c <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	689b      	ldr	r3, [r3, #8]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d108      	bne.n	800958c <osSemaphoreNew+0x88>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d104      	bne.n	800958c <osSemaphoreNew+0x88>
          mem = 0;
 8009582:	2300      	movs	r3, #0
 8009584:	623b      	str	r3, [r7, #32]
 8009586:	e001      	b.n	800958c <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8009588:	2300      	movs	r3, #0
 800958a:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800958c:	6a3b      	ldr	r3, [r7, #32]
 800958e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009592:	d04c      	beq.n	800962e <osSemaphoreNew+0x12a>
      if (max_count == 1U) {
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	2b01      	cmp	r3, #1
 8009598:	d128      	bne.n	80095ec <osSemaphoreNew+0xe8>
        if (mem == 1) {
 800959a:	6a3b      	ldr	r3, [r7, #32]
 800959c:	2b01      	cmp	r3, #1
 800959e:	d10a      	bne.n	80095b6 <osSemaphoreNew+0xb2>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	689b      	ldr	r3, [r3, #8]
 80095a4:	2203      	movs	r2, #3
 80095a6:	9200      	str	r2, [sp, #0]
 80095a8:	2200      	movs	r2, #0
 80095aa:	2100      	movs	r1, #0
 80095ac:	2001      	movs	r0, #1
 80095ae:	f000 fc5f 	bl	8009e70 <xQueueGenericCreateStatic>
 80095b2:	6278      	str	r0, [r7, #36]	; 0x24
 80095b4:	e005      	b.n	80095c2 <osSemaphoreNew+0xbe>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 80095b6:	2203      	movs	r2, #3
 80095b8:	2100      	movs	r1, #0
 80095ba:	2001      	movs	r0, #1
 80095bc:	f000 fcda 	bl	8009f74 <xQueueGenericCreate>
 80095c0:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80095c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d022      	beq.n	800960e <osSemaphoreNew+0x10a>
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d01f      	beq.n	800960e <osSemaphoreNew+0x10a>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80095ce:	2300      	movs	r3, #0
 80095d0:	2200      	movs	r2, #0
 80095d2:	2100      	movs	r1, #0
 80095d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80095d6:	f000 fe5f 	bl	800a298 <xQueueGenericSend>
 80095da:	4603      	mov	r3, r0
 80095dc:	2b01      	cmp	r3, #1
 80095de:	d016      	beq.n	800960e <osSemaphoreNew+0x10a>
            vSemaphoreDelete (hSemaphore);
 80095e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80095e2:	f001 fb55 	bl	800ac90 <vQueueDelete>
            hSemaphore = NULL;
 80095e6:	2300      	movs	r3, #0
 80095e8:	627b      	str	r3, [r7, #36]	; 0x24
 80095ea:	e010      	b.n	800960e <osSemaphoreNew+0x10a>
          }
        }
      }
      else {
        if (mem == 1) {
 80095ec:	6a3b      	ldr	r3, [r7, #32]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d108      	bne.n	8009604 <osSemaphoreNew+0x100>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	461a      	mov	r2, r3
 80095f8:	68b9      	ldr	r1, [r7, #8]
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f000 fdda 	bl	800a1b4 <xQueueCreateCountingSemaphoreStatic>
 8009600:	6278      	str	r0, [r7, #36]	; 0x24
 8009602:	e004      	b.n	800960e <osSemaphoreNew+0x10a>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009604:	68b9      	ldr	r1, [r7, #8]
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f000 fe0f 	bl	800a22a <xQueueCreateCountingSemaphore>
 800960c:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800960e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009610:	2b00      	cmp	r3, #0
 8009612:	d00c      	beq.n	800962e <osSemaphoreNew+0x12a>
        if (attr != NULL) {
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d003      	beq.n	8009622 <osSemaphoreNew+0x11e>
          name = attr->name;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	61fb      	str	r3, [r7, #28]
 8009620:	e001      	b.n	8009626 <osSemaphoreNew+0x122>
        } else {
          name = NULL;
 8009622:	2300      	movs	r3, #0
 8009624:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009626:	69f9      	ldr	r1, [r7, #28]
 8009628:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800962a:	f001 fc7f 	bl	800af2c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800962e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009630:	4618      	mov	r0, r3
 8009632:	3728      	adds	r7, #40	; 0x28
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}
 8009638:	20008f98 	.word	0x20008f98

0800963c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800963c:	b580      	push	{r7, lr}
 800963e:	b088      	sub	sp, #32
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800964a:	2300      	movs	r3, #0
 800964c:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800964e:	69bb      	ldr	r3, [r7, #24]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d103      	bne.n	800965c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009654:	f06f 0303 	mvn.w	r3, #3
 8009658:	61fb      	str	r3, [r7, #28]
 800965a:	e04b      	b.n	80096f4 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800965c:	f3ef 8305 	mrs	r3, IPSR
 8009660:	617b      	str	r3, [r7, #20]
  return(result);
 8009662:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8009664:	2b00      	cmp	r3, #0
 8009666:	d10f      	bne.n	8009688 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009668:	f3ef 8310 	mrs	r3, PRIMASK
 800966c:	613b      	str	r3, [r7, #16]
  return(result);
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d105      	bne.n	8009680 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009674:	f3ef 8311 	mrs	r3, BASEPRI
 8009678:	60fb      	str	r3, [r7, #12]
  return(result);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d026      	beq.n	80096ce <osSemaphoreAcquire+0x92>
 8009680:	4b1f      	ldr	r3, [pc, #124]	; (8009700 <osSemaphoreAcquire+0xc4>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2b02      	cmp	r3, #2
 8009686:	d122      	bne.n	80096ce <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d003      	beq.n	8009696 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800968e:	f06f 0303 	mvn.w	r3, #3
 8009692:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8009694:	e02d      	b.n	80096f2 <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8009696:	2300      	movs	r3, #0
 8009698:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800969a:	f107 0308 	add.w	r3, r7, #8
 800969e:	461a      	mov	r2, r3
 80096a0:	2100      	movs	r1, #0
 80096a2:	69b8      	ldr	r0, [r7, #24]
 80096a4:	f001 fa2e 	bl	800ab04 <xQueueReceiveFromISR>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d003      	beq.n	80096b6 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 80096ae:	f06f 0302 	mvn.w	r3, #2
 80096b2:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 80096b4:	e01d      	b.n	80096f2 <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d01a      	beq.n	80096f2 <osSemaphoreAcquire+0xb6>
 80096bc:	4b11      	ldr	r3, [pc, #68]	; (8009704 <osSemaphoreAcquire+0xc8>)
 80096be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096c2:	601a      	str	r2, [r3, #0]
 80096c4:	f3bf 8f4f 	dsb	sy
 80096c8:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 80096cc:	e011      	b.n	80096f2 <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80096ce:	6839      	ldr	r1, [r7, #0]
 80096d0:	69b8      	ldr	r0, [r7, #24]
 80096d2:	f001 f903 	bl	800a8dc <xQueueSemaphoreTake>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b01      	cmp	r3, #1
 80096da:	d00b      	beq.n	80096f4 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d003      	beq.n	80096ea <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 80096e2:	f06f 0301 	mvn.w	r3, #1
 80096e6:	61fb      	str	r3, [r7, #28]
 80096e8:	e004      	b.n	80096f4 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 80096ea:	f06f 0302 	mvn.w	r3, #2
 80096ee:	61fb      	str	r3, [r7, #28]
 80096f0:	e000      	b.n	80096f4 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 80096f2:	bf00      	nop
      }
    }
  }

  return (stat);
 80096f4:	69fb      	ldr	r3, [r7, #28]
}
 80096f6:	4618      	mov	r0, r3
 80096f8:	3720      	adds	r7, #32
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}
 80096fe:	bf00      	nop
 8009700:	20008f98 	.word	0x20008f98
 8009704:	e000ed04 	.word	0xe000ed04

08009708 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009708:	b580      	push	{r7, lr}
 800970a:	b088      	sub	sp, #32
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009714:	2300      	movs	r3, #0
 8009716:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 8009718:	69bb      	ldr	r3, [r7, #24]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d103      	bne.n	8009726 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800971e:	f06f 0303 	mvn.w	r3, #3
 8009722:	61fb      	str	r3, [r7, #28]
 8009724:	e03e      	b.n	80097a4 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009726:	f3ef 8305 	mrs	r3, IPSR
 800972a:	617b      	str	r3, [r7, #20]
  return(result);
 800972c:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800972e:	2b00      	cmp	r3, #0
 8009730:	d10f      	bne.n	8009752 <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009732:	f3ef 8310 	mrs	r3, PRIMASK
 8009736:	613b      	str	r3, [r7, #16]
  return(result);
 8009738:	693b      	ldr	r3, [r7, #16]
 800973a:	2b00      	cmp	r3, #0
 800973c:	d105      	bne.n	800974a <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800973e:	f3ef 8311 	mrs	r3, BASEPRI
 8009742:	60fb      	str	r3, [r7, #12]
  return(result);
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d01e      	beq.n	8009788 <osSemaphoreRelease+0x80>
 800974a:	4b19      	ldr	r3, [pc, #100]	; (80097b0 <osSemaphoreRelease+0xa8>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2b02      	cmp	r3, #2
 8009750:	d11a      	bne.n	8009788 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8009752:	2300      	movs	r3, #0
 8009754:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009756:	f107 0308 	add.w	r3, r7, #8
 800975a:	4619      	mov	r1, r3
 800975c:	69b8      	ldr	r0, [r7, #24]
 800975e:	f000 ff41 	bl	800a5e4 <xQueueGiveFromISR>
 8009762:	4603      	mov	r3, r0
 8009764:	2b01      	cmp	r3, #1
 8009766:	d003      	beq.n	8009770 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8009768:	f06f 0302 	mvn.w	r3, #2
 800976c:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800976e:	e018      	b.n	80097a2 <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d015      	beq.n	80097a2 <osSemaphoreRelease+0x9a>
 8009776:	4b0f      	ldr	r3, [pc, #60]	; (80097b4 <osSemaphoreRelease+0xac>)
 8009778:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800977c:	601a      	str	r2, [r3, #0]
 800977e:	f3bf 8f4f 	dsb	sy
 8009782:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009786:	e00c      	b.n	80097a2 <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009788:	2300      	movs	r3, #0
 800978a:	2200      	movs	r2, #0
 800978c:	2100      	movs	r1, #0
 800978e:	69b8      	ldr	r0, [r7, #24]
 8009790:	f000 fd82 	bl	800a298 <xQueueGenericSend>
 8009794:	4603      	mov	r3, r0
 8009796:	2b01      	cmp	r3, #1
 8009798:	d004      	beq.n	80097a4 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800979a:	f06f 0302 	mvn.w	r3, #2
 800979e:	61fb      	str	r3, [r7, #28]
 80097a0:	e000      	b.n	80097a4 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80097a2:	bf00      	nop
    }
  }

  return (stat);
 80097a4:	69fb      	ldr	r3, [r7, #28]
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3720      	adds	r7, #32
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	20008f98 	.word	0x20008f98
 80097b4:	e000ed04 	.word	0xe000ed04

080097b8 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b088      	sub	sp, #32
 80097bc:	af00      	add	r7, sp, #0
 80097be:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80097c4:	f3ef 8305 	mrs	r3, IPSR
 80097c8:	617b      	str	r3, [r7, #20]
  return(result);
 80097ca:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d10f      	bne.n	80097f0 <osSemaphoreDelete+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80097d0:	f3ef 8310 	mrs	r3, PRIMASK
 80097d4:	613b      	str	r3, [r7, #16]
  return(result);
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d105      	bne.n	80097e8 <osSemaphoreDelete+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80097dc:	f3ef 8311 	mrs	r3, BASEPRI
 80097e0:	60fb      	str	r3, [r7, #12]
  return(result);
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d007      	beq.n	80097f8 <osSemaphoreDelete+0x40>
 80097e8:	4b0d      	ldr	r3, [pc, #52]	; (8009820 <osSemaphoreDelete+0x68>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	2b02      	cmp	r3, #2
 80097ee:	d103      	bne.n	80097f8 <osSemaphoreDelete+0x40>
    stat = osErrorISR;
 80097f0:	f06f 0305 	mvn.w	r3, #5
 80097f4:	61fb      	str	r3, [r7, #28]
 80097f6:	e00e      	b.n	8009816 <osSemaphoreDelete+0x5e>
  }
  else if (hSemaphore == NULL) {
 80097f8:	69bb      	ldr	r3, [r7, #24]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d103      	bne.n	8009806 <osSemaphoreDelete+0x4e>
    stat = osErrorParameter;
 80097fe:	f06f 0303 	mvn.w	r3, #3
 8009802:	61fb      	str	r3, [r7, #28]
 8009804:	e007      	b.n	8009816 <osSemaphoreDelete+0x5e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8009806:	69b8      	ldr	r0, [r7, #24]
 8009808:	f001 fbba 	bl	800af80 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800980c:	2300      	movs	r3, #0
 800980e:	61fb      	str	r3, [r7, #28]
    vSemaphoreDelete (hSemaphore);
 8009810:	69b8      	ldr	r0, [r7, #24]
 8009812:	f001 fa3d 	bl	800ac90 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8009816:	69fb      	ldr	r3, [r7, #28]
}
 8009818:	4618      	mov	r0, r3
 800981a:	3720      	adds	r7, #32
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}
 8009820:	20008f98 	.word	0x20008f98

08009824 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009824:	b580      	push	{r7, lr}
 8009826:	b08c      	sub	sp, #48	; 0x30
 8009828:	af02      	add	r7, sp, #8
 800982a:	60f8      	str	r0, [r7, #12]
 800982c:	60b9      	str	r1, [r7, #8]
 800982e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009830:	2300      	movs	r3, #0
 8009832:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009834:	f3ef 8305 	mrs	r3, IPSR
 8009838:	61bb      	str	r3, [r7, #24]
  return(result);
 800983a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800983c:	2b00      	cmp	r3, #0
 800983e:	d16f      	bne.n	8009920 <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009840:	f3ef 8310 	mrs	r3, PRIMASK
 8009844:	617b      	str	r3, [r7, #20]
  return(result);
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d105      	bne.n	8009858 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800984c:	f3ef 8311 	mrs	r3, BASEPRI
 8009850:	613b      	str	r3, [r7, #16]
  return(result);
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d003      	beq.n	8009860 <osMessageQueueNew+0x3c>
 8009858:	4b34      	ldr	r3, [pc, #208]	; (800992c <osMessageQueueNew+0x108>)
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	2b02      	cmp	r3, #2
 800985e:	d05f      	beq.n	8009920 <osMessageQueueNew+0xfc>
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d05c      	beq.n	8009920 <osMessageQueueNew+0xfc>
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d059      	beq.n	8009920 <osMessageQueueNew+0xfc>
    mem = -1;
 800986c:	f04f 33ff 	mov.w	r3, #4294967295
 8009870:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2b00      	cmp	r3, #0
 8009876:	d029      	beq.n	80098cc <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d012      	beq.n	80098a6 <osMessageQueueNew+0x82>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	2b4f      	cmp	r3, #79	; 0x4f
 8009886:	d90e      	bls.n	80098a6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800988c:	2b00      	cmp	r3, #0
 800988e:	d00a      	beq.n	80098a6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	695a      	ldr	r2, [r3, #20]
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	68b9      	ldr	r1, [r7, #8]
 8009898:	fb01 f303 	mul.w	r3, r1, r3
 800989c:	429a      	cmp	r2, r3
 800989e:	d302      	bcc.n	80098a6 <osMessageQueueNew+0x82>
        mem = 1;
 80098a0:	2301      	movs	r3, #1
 80098a2:	623b      	str	r3, [r7, #32]
 80098a4:	e014      	b.n	80098d0 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	689b      	ldr	r3, [r3, #8]
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d110      	bne.n	80098d0 <osMessageQueueNew+0xac>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68db      	ldr	r3, [r3, #12]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d10c      	bne.n	80098d0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d108      	bne.n	80098d0 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	695b      	ldr	r3, [r3, #20]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d104      	bne.n	80098d0 <osMessageQueueNew+0xac>
          mem = 0;
 80098c6:	2300      	movs	r3, #0
 80098c8:	623b      	str	r3, [r7, #32]
 80098ca:	e001      	b.n	80098d0 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80098cc:	2300      	movs	r3, #0
 80098ce:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80098d0:	6a3b      	ldr	r3, [r7, #32]
 80098d2:	2b01      	cmp	r3, #1
 80098d4:	d10b      	bne.n	80098ee <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	691a      	ldr	r2, [r3, #16]
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	2100      	movs	r1, #0
 80098e0:	9100      	str	r1, [sp, #0]
 80098e2:	68b9      	ldr	r1, [r7, #8]
 80098e4:	68f8      	ldr	r0, [r7, #12]
 80098e6:	f000 fac3 	bl	8009e70 <xQueueGenericCreateStatic>
 80098ea:	6278      	str	r0, [r7, #36]	; 0x24
 80098ec:	e008      	b.n	8009900 <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 80098ee:	6a3b      	ldr	r3, [r7, #32]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d105      	bne.n	8009900 <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 80098f4:	2200      	movs	r2, #0
 80098f6:	68b9      	ldr	r1, [r7, #8]
 80098f8:	68f8      	ldr	r0, [r7, #12]
 80098fa:	f000 fb3b 	bl	8009f74 <xQueueGenericCreate>
 80098fe:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8009900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009902:	2b00      	cmp	r3, #0
 8009904:	d00c      	beq.n	8009920 <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d003      	beq.n	8009914 <osMessageQueueNew+0xf0>
        name = attr->name;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	61fb      	str	r3, [r7, #28]
 8009912:	e001      	b.n	8009918 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8009914:	2300      	movs	r3, #0
 8009916:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8009918:	69f9      	ldr	r1, [r7, #28]
 800991a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800991c:	f001 fb06 	bl	800af2c <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8009920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009922:	4618      	mov	r0, r3
 8009924:	3728      	adds	r7, #40	; 0x28
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20008f98 	.word	0x20008f98

08009930 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009930:	b580      	push	{r7, lr}
 8009932:	b08a      	sub	sp, #40	; 0x28
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	603b      	str	r3, [r7, #0]
 800993c:	4613      	mov	r3, r2
 800993e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009944:	2300      	movs	r3, #0
 8009946:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009948:	f3ef 8305 	mrs	r3, IPSR
 800994c:	61fb      	str	r3, [r7, #28]
  return(result);
 800994e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009950:	2b00      	cmp	r3, #0
 8009952:	d10f      	bne.n	8009974 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009954:	f3ef 8310 	mrs	r3, PRIMASK
 8009958:	61bb      	str	r3, [r7, #24]
  return(result);
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d105      	bne.n	800996c <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009960:	f3ef 8311 	mrs	r3, BASEPRI
 8009964:	617b      	str	r3, [r7, #20]
  return(result);
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d02c      	beq.n	80099c6 <osMessageQueuePut+0x96>
 800996c:	4b28      	ldr	r3, [pc, #160]	; (8009a10 <osMessageQueuePut+0xe0>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	2b02      	cmp	r3, #2
 8009972:	d128      	bne.n	80099c6 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009974:	6a3b      	ldr	r3, [r7, #32]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d005      	beq.n	8009986 <osMessageQueuePut+0x56>
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d002      	beq.n	8009986 <osMessageQueuePut+0x56>
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d003      	beq.n	800998e <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8009986:	f06f 0303 	mvn.w	r3, #3
 800998a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800998c:	e039      	b.n	8009a02 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 800998e:	2300      	movs	r3, #0
 8009990:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8009992:	f107 0210 	add.w	r2, r7, #16
 8009996:	2300      	movs	r3, #0
 8009998:	68b9      	ldr	r1, [r7, #8]
 800999a:	6a38      	ldr	r0, [r7, #32]
 800999c:	f000 fd82 	bl	800a4a4 <xQueueGenericSendFromISR>
 80099a0:	4603      	mov	r3, r0
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d003      	beq.n	80099ae <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 80099a6:	f06f 0302 	mvn.w	r3, #2
 80099aa:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80099ac:	e029      	b.n	8009a02 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d026      	beq.n	8009a02 <osMessageQueuePut+0xd2>
 80099b4:	4b17      	ldr	r3, [pc, #92]	; (8009a14 <osMessageQueuePut+0xe4>)
 80099b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099ba:	601a      	str	r2, [r3, #0]
 80099bc:	f3bf 8f4f 	dsb	sy
 80099c0:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80099c4:	e01d      	b.n	8009a02 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80099c6:	6a3b      	ldr	r3, [r7, #32]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d002      	beq.n	80099d2 <osMessageQueuePut+0xa2>
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d103      	bne.n	80099da <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 80099d2:	f06f 0303 	mvn.w	r3, #3
 80099d6:	627b      	str	r3, [r7, #36]	; 0x24
 80099d8:	e014      	b.n	8009a04 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80099da:	2300      	movs	r3, #0
 80099dc:	683a      	ldr	r2, [r7, #0]
 80099de:	68b9      	ldr	r1, [r7, #8]
 80099e0:	6a38      	ldr	r0, [r7, #32]
 80099e2:	f000 fc59 	bl	800a298 <xQueueGenericSend>
 80099e6:	4603      	mov	r3, r0
 80099e8:	2b01      	cmp	r3, #1
 80099ea:	d00b      	beq.n	8009a04 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 80099ec:	683b      	ldr	r3, [r7, #0]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d003      	beq.n	80099fa <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 80099f2:	f06f 0301 	mvn.w	r3, #1
 80099f6:	627b      	str	r3, [r7, #36]	; 0x24
 80099f8:	e004      	b.n	8009a04 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 80099fa:	f06f 0302 	mvn.w	r3, #2
 80099fe:	627b      	str	r3, [r7, #36]	; 0x24
 8009a00:	e000      	b.n	8009a04 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009a02:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8009a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3728      	adds	r7, #40	; 0x28
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	20008f98 	.word	0x20008f98
 8009a14:	e000ed04 	.word	0xe000ed04

08009a18 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b08a      	sub	sp, #40	; 0x28
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	60f8      	str	r0, [r7, #12]
 8009a20:	60b9      	str	r1, [r7, #8]
 8009a22:	607a      	str	r2, [r7, #4]
 8009a24:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a2e:	f3ef 8305 	mrs	r3, IPSR
 8009a32:	61fb      	str	r3, [r7, #28]
  return(result);
 8009a34:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d10f      	bne.n	8009a5a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a3a:	f3ef 8310 	mrs	r3, PRIMASK
 8009a3e:	61bb      	str	r3, [r7, #24]
  return(result);
 8009a40:	69bb      	ldr	r3, [r7, #24]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d105      	bne.n	8009a52 <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009a46:	f3ef 8311 	mrs	r3, BASEPRI
 8009a4a:	617b      	str	r3, [r7, #20]
  return(result);
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d02c      	beq.n	8009aac <osMessageQueueGet+0x94>
 8009a52:	4b28      	ldr	r3, [pc, #160]	; (8009af4 <osMessageQueueGet+0xdc>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2b02      	cmp	r3, #2
 8009a58:	d128      	bne.n	8009aac <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009a5a:	6a3b      	ldr	r3, [r7, #32]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d005      	beq.n	8009a6c <osMessageQueueGet+0x54>
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d002      	beq.n	8009a6c <osMessageQueueGet+0x54>
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d003      	beq.n	8009a74 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8009a6c:	f06f 0303 	mvn.w	r3, #3
 8009a70:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009a72:	e038      	b.n	8009ae6 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8009a74:	2300      	movs	r3, #0
 8009a76:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009a78:	f107 0310 	add.w	r3, r7, #16
 8009a7c:	461a      	mov	r2, r3
 8009a7e:	68b9      	ldr	r1, [r7, #8]
 8009a80:	6a38      	ldr	r0, [r7, #32]
 8009a82:	f001 f83f 	bl	800ab04 <xQueueReceiveFromISR>
 8009a86:	4603      	mov	r3, r0
 8009a88:	2b01      	cmp	r3, #1
 8009a8a:	d003      	beq.n	8009a94 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8009a8c:	f06f 0302 	mvn.w	r3, #2
 8009a90:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009a92:	e028      	b.n	8009ae6 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d025      	beq.n	8009ae6 <osMessageQueueGet+0xce>
 8009a9a:	4b17      	ldr	r3, [pc, #92]	; (8009af8 <osMessageQueueGet+0xe0>)
 8009a9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009aa0:	601a      	str	r2, [r3, #0]
 8009aa2:	f3bf 8f4f 	dsb	sy
 8009aa6:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009aaa:	e01c      	b.n	8009ae6 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8009aac:	6a3b      	ldr	r3, [r7, #32]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d002      	beq.n	8009ab8 <osMessageQueueGet+0xa0>
 8009ab2:	68bb      	ldr	r3, [r7, #8]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d103      	bne.n	8009ac0 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8009ab8:	f06f 0303 	mvn.w	r3, #3
 8009abc:	627b      	str	r3, [r7, #36]	; 0x24
 8009abe:	e013      	b.n	8009ae8 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009ac0:	683a      	ldr	r2, [r7, #0]
 8009ac2:	68b9      	ldr	r1, [r7, #8]
 8009ac4:	6a38      	ldr	r0, [r7, #32]
 8009ac6:	f000 fe23 	bl	800a710 <xQueueReceive>
 8009aca:	4603      	mov	r3, r0
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d00b      	beq.n	8009ae8 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d003      	beq.n	8009ade <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8009ad6:	f06f 0301 	mvn.w	r3, #1
 8009ada:	627b      	str	r3, [r7, #36]	; 0x24
 8009adc:	e004      	b.n	8009ae8 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8009ade:	f06f 0302 	mvn.w	r3, #2
 8009ae2:	627b      	str	r3, [r7, #36]	; 0x24
 8009ae4:	e000      	b.n	8009ae8 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8009ae6:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8009ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3728      	adds	r7, #40	; 0x28
 8009aee:	46bd      	mov	sp, r7
 8009af0:	bd80      	pop	{r7, pc}
 8009af2:	bf00      	nop
 8009af4:	20008f98 	.word	0x20008f98
 8009af8:	e000ed04 	.word	0xe000ed04

08009afc <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b088      	sub	sp, #32
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	61bb      	str	r3, [r7, #24]
  UBaseType_t count;

  if (hQueue == NULL) {
 8009b08:	69bb      	ldr	r3, [r7, #24]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d102      	bne.n	8009b14 <osMessageQueueGetCount+0x18>
    count = 0U;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	61fb      	str	r3, [r7, #28]
 8009b12:	e01e      	b.n	8009b52 <osMessageQueueGetCount+0x56>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b14:	f3ef 8305 	mrs	r3, IPSR
 8009b18:	617b      	str	r3, [r7, #20]
  return(result);
 8009b1a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10f      	bne.n	8009b40 <osMessageQueueGetCount+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b20:	f3ef 8310 	mrs	r3, PRIMASK
 8009b24:	613b      	str	r3, [r7, #16]
  return(result);
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d105      	bne.n	8009b38 <osMessageQueueGetCount+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009b2c:	f3ef 8311 	mrs	r3, BASEPRI
 8009b30:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d008      	beq.n	8009b4a <osMessageQueueGetCount+0x4e>
 8009b38:	4b08      	ldr	r3, [pc, #32]	; (8009b5c <osMessageQueueGetCount+0x60>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	2b02      	cmp	r3, #2
 8009b3e:	d104      	bne.n	8009b4a <osMessageQueueGetCount+0x4e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8009b40:	69b8      	ldr	r0, [r7, #24]
 8009b42:	f001 f885 	bl	800ac50 <uxQueueMessagesWaitingFromISR>
 8009b46:	61f8      	str	r0, [r7, #28]
 8009b48:	e003      	b.n	8009b52 <osMessageQueueGetCount+0x56>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8009b4a:	69b8      	ldr	r0, [r7, #24]
 8009b4c:	f001 f860 	bl	800ac10 <uxQueueMessagesWaiting>
 8009b50:	61f8      	str	r0, [r7, #28]
  }

  return ((uint32_t)count);
 8009b52:	69fb      	ldr	r3, [r7, #28]
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3720      	adds	r7, #32
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}
 8009b5c:	20008f98 	.word	0x20008f98

08009b60 <osMessageQueueDelete>:
  }

  return (stat);
}

osStatus_t osMessageQueueDelete (osMessageQueueId_t mq_id) {
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b088      	sub	sp, #32
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b6c:	f3ef 8305 	mrs	r3, IPSR
 8009b70:	617b      	str	r3, [r7, #20]
  return(result);
 8009b72:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d10f      	bne.n	8009b98 <osMessageQueueDelete+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b78:	f3ef 8310 	mrs	r3, PRIMASK
 8009b7c:	613b      	str	r3, [r7, #16]
  return(result);
 8009b7e:	693b      	ldr	r3, [r7, #16]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d105      	bne.n	8009b90 <osMessageQueueDelete+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8009b84:	f3ef 8311 	mrs	r3, BASEPRI
 8009b88:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d007      	beq.n	8009ba0 <osMessageQueueDelete+0x40>
 8009b90:	4b0d      	ldr	r3, [pc, #52]	; (8009bc8 <osMessageQueueDelete+0x68>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b02      	cmp	r3, #2
 8009b96:	d103      	bne.n	8009ba0 <osMessageQueueDelete+0x40>
    stat = osErrorISR;
 8009b98:	f06f 0305 	mvn.w	r3, #5
 8009b9c:	61fb      	str	r3, [r7, #28]
 8009b9e:	e00e      	b.n	8009bbe <osMessageQueueDelete+0x5e>
  }
  else if (hQueue == NULL) {
 8009ba0:	69bb      	ldr	r3, [r7, #24]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d103      	bne.n	8009bae <osMessageQueueDelete+0x4e>
    stat = osErrorParameter;
 8009ba6:	f06f 0303 	mvn.w	r3, #3
 8009baa:	61fb      	str	r3, [r7, #28]
 8009bac:	e007      	b.n	8009bbe <osMessageQueueDelete+0x5e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hQueue);
 8009bae:	69b8      	ldr	r0, [r7, #24]
 8009bb0:	f001 f9e6 	bl	800af80 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	61fb      	str	r3, [r7, #28]
    vQueueDelete (hQueue);
 8009bb8:	69b8      	ldr	r0, [r7, #24]
 8009bba:	f001 f869 	bl	800ac90 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8009bbe:	69fb      	ldr	r3, [r7, #28]
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3720      	adds	r7, #32
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}
 8009bc8:	20008f98 	.word	0x20008f98

08009bcc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009bcc:	b480      	push	{r7}
 8009bce:	b085      	sub	sp, #20
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	60b9      	str	r1, [r7, #8]
 8009bd6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	4a07      	ldr	r2, [pc, #28]	; (8009bf8 <vApplicationGetIdleTaskMemory+0x2c>)
 8009bdc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	4a06      	ldr	r2, [pc, #24]	; (8009bfc <vApplicationGetIdleTaskMemory+0x30>)
 8009be2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2280      	movs	r2, #128	; 0x80
 8009be8:	601a      	str	r2, [r3, #0]
}
 8009bea:	bf00      	nop
 8009bec:	3714      	adds	r7, #20
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
 8009bf6:	bf00      	nop
 8009bf8:	20008f9c 	.word	0x20008f9c
 8009bfc:	20008ff8 	.word	0x20008ff8

08009c00 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009c00:	b480      	push	{r7}
 8009c02:	b085      	sub	sp, #20
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	60f8      	str	r0, [r7, #12]
 8009c08:	60b9      	str	r1, [r7, #8]
 8009c0a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	4a07      	ldr	r2, [pc, #28]	; (8009c2c <vApplicationGetTimerTaskMemory+0x2c>)
 8009c10:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	4a06      	ldr	r2, [pc, #24]	; (8009c30 <vApplicationGetTimerTaskMemory+0x30>)
 8009c16:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009c1e:	601a      	str	r2, [r3, #0]
}
 8009c20:	bf00      	nop
 8009c22:	3714      	adds	r7, #20
 8009c24:	46bd      	mov	sp, r7
 8009c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2a:	4770      	bx	lr
 8009c2c:	200091f8 	.word	0x200091f8
 8009c30:	20009254 	.word	0x20009254

08009c34 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	f103 0208 	add.w	r2, r3, #8
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f04f 32ff 	mov.w	r2, #4294967295
 8009c4c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	f103 0208 	add.w	r2, r3, #8
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f103 0208 	add.w	r2, r3, #8
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2200      	movs	r2, #0
 8009c66:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009c68:	bf00      	nop
 8009c6a:	370c      	adds	r7, #12
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c72:	4770      	bx	lr

08009c74 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009c82:	bf00      	nop
 8009c84:	370c      	adds	r7, #12
 8009c86:	46bd      	mov	sp, r7
 8009c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8c:	4770      	bx	lr

08009c8e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009c8e:	b480      	push	{r7}
 8009c90:	b085      	sub	sp, #20
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	6078      	str	r0, [r7, #4]
 8009c96:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	685b      	ldr	r3, [r3, #4]
 8009c9c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	68fa      	ldr	r2, [r7, #12]
 8009ca2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	689a      	ldr	r2, [r3, #8]
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	689b      	ldr	r3, [r3, #8]
 8009cb0:	683a      	ldr	r2, [r7, #0]
 8009cb2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	683a      	ldr	r2, [r7, #0]
 8009cb8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009cba:	683b      	ldr	r3, [r7, #0]
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	1c5a      	adds	r2, r3, #1
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	601a      	str	r2, [r3, #0]
}
 8009cca:	bf00      	nop
 8009ccc:	3714      	adds	r7, #20
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd4:	4770      	bx	lr

08009cd6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009cd6:	b480      	push	{r7}
 8009cd8:	b085      	sub	sp, #20
 8009cda:	af00      	add	r7, sp, #0
 8009cdc:	6078      	str	r0, [r7, #4]
 8009cde:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cec:	d103      	bne.n	8009cf6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	691b      	ldr	r3, [r3, #16]
 8009cf2:	60fb      	str	r3, [r7, #12]
 8009cf4:	e00c      	b.n	8009d10 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	3308      	adds	r3, #8
 8009cfa:	60fb      	str	r3, [r7, #12]
 8009cfc:	e002      	b.n	8009d04 <vListInsert+0x2e>
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	60fb      	str	r3, [r7, #12]
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	68ba      	ldr	r2, [r7, #8]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d2f6      	bcs.n	8009cfe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	685a      	ldr	r2, [r3, #4]
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009d18:	683b      	ldr	r3, [r7, #0]
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	683a      	ldr	r2, [r7, #0]
 8009d1e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	68fa      	ldr	r2, [r7, #12]
 8009d24:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	683a      	ldr	r2, [r7, #0]
 8009d2a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	687a      	ldr	r2, [r7, #4]
 8009d30:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	1c5a      	adds	r2, r3, #1
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	601a      	str	r2, [r3, #0]
}
 8009d3c:	bf00      	nop
 8009d3e:	3714      	adds	r7, #20
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b085      	sub	sp, #20
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	691b      	ldr	r3, [r3, #16]
 8009d54:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	685b      	ldr	r3, [r3, #4]
 8009d5a:	687a      	ldr	r2, [r7, #4]
 8009d5c:	6892      	ldr	r2, [r2, #8]
 8009d5e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	687a      	ldr	r2, [r7, #4]
 8009d66:	6852      	ldr	r2, [r2, #4]
 8009d68:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	685b      	ldr	r3, [r3, #4]
 8009d6e:	687a      	ldr	r2, [r7, #4]
 8009d70:	429a      	cmp	r2, r3
 8009d72:	d103      	bne.n	8009d7c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	689a      	ldr	r2, [r3, #8]
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	1e5a      	subs	r2, r3, #1
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d10c      	bne.n	8009dca <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009db4:	b672      	cpsid	i
 8009db6:	f383 8811 	msr	BASEPRI, r3
 8009dba:	f3bf 8f6f 	isb	sy
 8009dbe:	f3bf 8f4f 	dsb	sy
 8009dc2:	b662      	cpsie	i
 8009dc4:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009dc6:	bf00      	nop
 8009dc8:	e7fe      	b.n	8009dc8 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8009dca:	f002 fde7 	bl	800c99c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681a      	ldr	r2, [r3, #0]
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dd6:	68f9      	ldr	r1, [r7, #12]
 8009dd8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009dda:	fb01 f303 	mul.w	r3, r1, r3
 8009dde:	441a      	add	r2, r3
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681a      	ldr	r2, [r3, #0]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	681a      	ldr	r2, [r3, #0]
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009dfa:	3b01      	subs	r3, #1
 8009dfc:	68f9      	ldr	r1, [r7, #12]
 8009dfe:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8009e00:	fb01 f303 	mul.w	r3, r1, r3
 8009e04:	441a      	add	r2, r3
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	22ff      	movs	r2, #255	; 0xff
 8009e0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	22ff      	movs	r2, #255	; 0xff
 8009e16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d114      	bne.n	8009e4a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	691b      	ldr	r3, [r3, #16]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d01a      	beq.n	8009e5e <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	3310      	adds	r3, #16
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f001 fd8f 	bl	800b950 <xTaskRemoveFromEventList>
 8009e32:	4603      	mov	r3, r0
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d012      	beq.n	8009e5e <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009e38:	4b0c      	ldr	r3, [pc, #48]	; (8009e6c <xQueueGenericReset+0xd0>)
 8009e3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e3e:	601a      	str	r2, [r3, #0]
 8009e40:	f3bf 8f4f 	dsb	sy
 8009e44:	f3bf 8f6f 	isb	sy
 8009e48:	e009      	b.n	8009e5e <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	3310      	adds	r3, #16
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f7ff fef0 	bl	8009c34 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	3324      	adds	r3, #36	; 0x24
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f7ff feeb 	bl	8009c34 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009e5e:	f002 fdd1 	bl	800ca04 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009e62:	2301      	movs	r3, #1
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3710      	adds	r7, #16
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	e000ed04 	.word	0xe000ed04

08009e70 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b08e      	sub	sp, #56	; 0x38
 8009e74:	af02      	add	r7, sp, #8
 8009e76:	60f8      	str	r0, [r7, #12]
 8009e78:	60b9      	str	r1, [r7, #8]
 8009e7a:	607a      	str	r2, [r7, #4]
 8009e7c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d10c      	bne.n	8009e9e <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 8009e84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e88:	b672      	cpsid	i
 8009e8a:	f383 8811 	msr	BASEPRI, r3
 8009e8e:	f3bf 8f6f 	isb	sy
 8009e92:	f3bf 8f4f 	dsb	sy
 8009e96:	b662      	cpsie	i
 8009e98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009e9a:	bf00      	nop
 8009e9c:	e7fe      	b.n	8009e9c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d10c      	bne.n	8009ebe <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 8009ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ea8:	b672      	cpsid	i
 8009eaa:	f383 8811 	msr	BASEPRI, r3
 8009eae:	f3bf 8f6f 	isb	sy
 8009eb2:	f3bf 8f4f 	dsb	sy
 8009eb6:	b662      	cpsie	i
 8009eb8:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009eba:	bf00      	nop
 8009ebc:	e7fe      	b.n	8009ebc <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d002      	beq.n	8009eca <xQueueGenericCreateStatic+0x5a>
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d001      	beq.n	8009ece <xQueueGenericCreateStatic+0x5e>
 8009eca:	2301      	movs	r3, #1
 8009ecc:	e000      	b.n	8009ed0 <xQueueGenericCreateStatic+0x60>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d10c      	bne.n	8009eee <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 8009ed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ed8:	b672      	cpsid	i
 8009eda:	f383 8811 	msr	BASEPRI, r3
 8009ede:	f3bf 8f6f 	isb	sy
 8009ee2:	f3bf 8f4f 	dsb	sy
 8009ee6:	b662      	cpsie	i
 8009ee8:	623b      	str	r3, [r7, #32]
}
 8009eea:	bf00      	nop
 8009eec:	e7fe      	b.n	8009eec <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d102      	bne.n	8009efa <xQueueGenericCreateStatic+0x8a>
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d101      	bne.n	8009efe <xQueueGenericCreateStatic+0x8e>
 8009efa:	2301      	movs	r3, #1
 8009efc:	e000      	b.n	8009f00 <xQueueGenericCreateStatic+0x90>
 8009efe:	2300      	movs	r3, #0
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d10c      	bne.n	8009f1e <xQueueGenericCreateStatic+0xae>
	__asm volatile
 8009f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f08:	b672      	cpsid	i
 8009f0a:	f383 8811 	msr	BASEPRI, r3
 8009f0e:	f3bf 8f6f 	isb	sy
 8009f12:	f3bf 8f4f 	dsb	sy
 8009f16:	b662      	cpsie	i
 8009f18:	61fb      	str	r3, [r7, #28]
}
 8009f1a:	bf00      	nop
 8009f1c:	e7fe      	b.n	8009f1c <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009f1e:	2350      	movs	r3, #80	; 0x50
 8009f20:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	2b50      	cmp	r3, #80	; 0x50
 8009f26:	d00c      	beq.n	8009f42 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 8009f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f2c:	b672      	cpsid	i
 8009f2e:	f383 8811 	msr	BASEPRI, r3
 8009f32:	f3bf 8f6f 	isb	sy
 8009f36:	f3bf 8f4f 	dsb	sy
 8009f3a:	b662      	cpsie	i
 8009f3c:	61bb      	str	r3, [r7, #24]
}
 8009f3e:	bf00      	nop
 8009f40:	e7fe      	b.n	8009f40 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009f42:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009f48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d00d      	beq.n	8009f6a <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f50:	2201      	movs	r2, #1
 8009f52:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009f56:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f5c:	9300      	str	r3, [sp, #0]
 8009f5e:	4613      	mov	r3, r2
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	68b9      	ldr	r1, [r7, #8]
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f000 f847 	bl	8009ff8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3730      	adds	r7, #48	; 0x30
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b08a      	sub	sp, #40	; 0x28
 8009f78:	af02      	add	r7, sp, #8
 8009f7a:	60f8      	str	r0, [r7, #12]
 8009f7c:	60b9      	str	r1, [r7, #8]
 8009f7e:	4613      	mov	r3, r2
 8009f80:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d10c      	bne.n	8009fa2 <xQueueGenericCreate+0x2e>
	__asm volatile
 8009f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f8c:	b672      	cpsid	i
 8009f8e:	f383 8811 	msr	BASEPRI, r3
 8009f92:	f3bf 8f6f 	isb	sy
 8009f96:	f3bf 8f4f 	dsb	sy
 8009f9a:	b662      	cpsie	i
 8009f9c:	613b      	str	r3, [r7, #16]
}
 8009f9e:	bf00      	nop
 8009fa0:	e7fe      	b.n	8009fa0 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d102      	bne.n	8009fae <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	61fb      	str	r3, [r7, #28]
 8009fac:	e004      	b.n	8009fb8 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	68ba      	ldr	r2, [r7, #8]
 8009fb2:	fb02 f303 	mul.w	r3, r2, r3
 8009fb6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009fb8:	69fb      	ldr	r3, [r7, #28]
 8009fba:	3350      	adds	r3, #80	; 0x50
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f002 fe19 	bl	800cbf4 <pvPortMalloc>
 8009fc2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009fc4:	69bb      	ldr	r3, [r7, #24]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d011      	beq.n	8009fee <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009fca:	69bb      	ldr	r3, [r7, #24]
 8009fcc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	3350      	adds	r3, #80	; 0x50
 8009fd2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009fd4:	69bb      	ldr	r3, [r7, #24]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009fdc:	79fa      	ldrb	r2, [r7, #7]
 8009fde:	69bb      	ldr	r3, [r7, #24]
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	4613      	mov	r3, r2
 8009fe4:	697a      	ldr	r2, [r7, #20]
 8009fe6:	68b9      	ldr	r1, [r7, #8]
 8009fe8:	68f8      	ldr	r0, [r7, #12]
 8009fea:	f000 f805 	bl	8009ff8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009fee:	69bb      	ldr	r3, [r7, #24]
	}
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	3720      	adds	r7, #32
 8009ff4:	46bd      	mov	sp, r7
 8009ff6:	bd80      	pop	{r7, pc}

08009ff8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	60f8      	str	r0, [r7, #12]
 800a000:	60b9      	str	r1, [r7, #8]
 800a002:	607a      	str	r2, [r7, #4]
 800a004:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a006:	68bb      	ldr	r3, [r7, #8]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d103      	bne.n	800a014 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a00c:	69bb      	ldr	r3, [r7, #24]
 800a00e:	69ba      	ldr	r2, [r7, #24]
 800a010:	601a      	str	r2, [r3, #0]
 800a012:	e002      	b.n	800a01a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	687a      	ldr	r2, [r7, #4]
 800a018:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	68ba      	ldr	r2, [r7, #8]
 800a024:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a026:	2101      	movs	r1, #1
 800a028:	69b8      	ldr	r0, [r7, #24]
 800a02a:	f7ff feb7 	bl	8009d9c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a02e:	69bb      	ldr	r3, [r7, #24]
 800a030:	78fa      	ldrb	r2, [r7, #3]
 800a032:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a036:	bf00      	nop
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}

0800a03e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800a03e:	b580      	push	{r7, lr}
 800a040:	b082      	sub	sp, #8
 800a042:	af00      	add	r7, sp, #0
 800a044:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d00e      	beq.n	800a06a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2200      	movs	r2, #0
 800a050:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	2200      	movs	r2, #0
 800a056:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2200      	movs	r2, #0
 800a05c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800a05e:	2300      	movs	r3, #0
 800a060:	2200      	movs	r2, #0
 800a062:	2100      	movs	r1, #0
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 f917 	bl	800a298 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800a06a:	bf00      	nop
 800a06c:	3708      	adds	r7, #8
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800a072:	b580      	push	{r7, lr}
 800a074:	b086      	sub	sp, #24
 800a076:	af00      	add	r7, sp, #0
 800a078:	4603      	mov	r3, r0
 800a07a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a07c:	2301      	movs	r3, #1
 800a07e:	617b      	str	r3, [r7, #20]
 800a080:	2300      	movs	r3, #0
 800a082:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800a084:	79fb      	ldrb	r3, [r7, #7]
 800a086:	461a      	mov	r2, r3
 800a088:	6939      	ldr	r1, [r7, #16]
 800a08a:	6978      	ldr	r0, [r7, #20]
 800a08c:	f7ff ff72 	bl	8009f74 <xQueueGenericCreate>
 800a090:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a092:	68f8      	ldr	r0, [r7, #12]
 800a094:	f7ff ffd3 	bl	800a03e <prvInitialiseMutex>

		return xNewQueue;
 800a098:	68fb      	ldr	r3, [r7, #12]
	}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3718      	adds	r7, #24
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b088      	sub	sp, #32
 800a0a6:	af02      	add	r7, sp, #8
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	6039      	str	r1, [r7, #0]
 800a0ac:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	617b      	str	r3, [r7, #20]
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800a0b6:	79fb      	ldrb	r3, [r7, #7]
 800a0b8:	9300      	str	r3, [sp, #0]
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	6939      	ldr	r1, [r7, #16]
 800a0c0:	6978      	ldr	r0, [r7, #20]
 800a0c2:	f7ff fed5 	bl	8009e70 <xQueueGenericCreateStatic>
 800a0c6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800a0c8:	68f8      	ldr	r0, [r7, #12]
 800a0ca:	f7ff ffb8 	bl	800a03e <prvInitialiseMutex>

		return xNewQueue;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
	}
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	3718      	adds	r7, #24
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}

0800a0d8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800a0d8:	b590      	push	{r4, r7, lr}
 800a0da:	b087      	sub	sp, #28
 800a0dc:	af00      	add	r7, sp, #0
 800a0de:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d10c      	bne.n	800a104 <xQueueGiveMutexRecursive+0x2c>
	__asm volatile
 800a0ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0ee:	b672      	cpsid	i
 800a0f0:	f383 8811 	msr	BASEPRI, r3
 800a0f4:	f3bf 8f6f 	isb	sy
 800a0f8:	f3bf 8f4f 	dsb	sy
 800a0fc:	b662      	cpsie	i
 800a0fe:	60fb      	str	r3, [r7, #12]
}
 800a100:	bf00      	nop
 800a102:	e7fe      	b.n	800a102 <xQueueGiveMutexRecursive+0x2a>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a104:	693b      	ldr	r3, [r7, #16]
 800a106:	689c      	ldr	r4, [r3, #8]
 800a108:	f001 fde8 	bl	800bcdc <xTaskGetCurrentTaskHandle>
 800a10c:	4603      	mov	r3, r0
 800a10e:	429c      	cmp	r4, r3
 800a110:	d111      	bne.n	800a136 <xQueueGiveMutexRecursive+0x5e>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	1e5a      	subs	r2, r3, #1
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d105      	bne.n	800a130 <xQueueGiveMutexRecursive+0x58>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800a124:	2300      	movs	r3, #0
 800a126:	2200      	movs	r2, #0
 800a128:	2100      	movs	r1, #0
 800a12a:	6938      	ldr	r0, [r7, #16]
 800a12c:	f000 f8b4 	bl	800a298 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800a130:	2301      	movs	r3, #1
 800a132:	617b      	str	r3, [r7, #20]
 800a134:	e001      	b.n	800a13a <xQueueGiveMutexRecursive+0x62>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800a136:	2300      	movs	r3, #0
 800a138:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800a13a:	697b      	ldr	r3, [r7, #20]
	}
 800a13c:	4618      	mov	r0, r3
 800a13e:	371c      	adds	r7, #28
 800a140:	46bd      	mov	sp, r7
 800a142:	bd90      	pop	{r4, r7, pc}

0800a144 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800a144:	b590      	push	{r4, r7, lr}
 800a146:	b087      	sub	sp, #28
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d10c      	bne.n	800a172 <xQueueTakeMutexRecursive+0x2e>
	__asm volatile
 800a158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a15c:	b672      	cpsid	i
 800a15e:	f383 8811 	msr	BASEPRI, r3
 800a162:	f3bf 8f6f 	isb	sy
 800a166:	f3bf 8f4f 	dsb	sy
 800a16a:	b662      	cpsie	i
 800a16c:	60fb      	str	r3, [r7, #12]
}
 800a16e:	bf00      	nop
 800a170:	e7fe      	b.n	800a170 <xQueueTakeMutexRecursive+0x2c>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	689c      	ldr	r4, [r3, #8]
 800a176:	f001 fdb1 	bl	800bcdc <xTaskGetCurrentTaskHandle>
 800a17a:	4603      	mov	r3, r0
 800a17c:	429c      	cmp	r4, r3
 800a17e:	d107      	bne.n	800a190 <xQueueTakeMutexRecursive+0x4c>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	68db      	ldr	r3, [r3, #12]
 800a184:	1c5a      	adds	r2, r3, #1
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800a18a:	2301      	movs	r3, #1
 800a18c:	617b      	str	r3, [r7, #20]
 800a18e:	e00c      	b.n	800a1aa <xQueueTakeMutexRecursive+0x66>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800a190:	6839      	ldr	r1, [r7, #0]
 800a192:	6938      	ldr	r0, [r7, #16]
 800a194:	f000 fba2 	bl	800a8dc <xQueueSemaphoreTake>
 800a198:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d004      	beq.n	800a1aa <xQueueTakeMutexRecursive+0x66>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800a1a0:	693b      	ldr	r3, [r7, #16]
 800a1a2:	68db      	ldr	r3, [r3, #12]
 800a1a4:	1c5a      	adds	r2, r3, #1
 800a1a6:	693b      	ldr	r3, [r7, #16]
 800a1a8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800a1aa:	697b      	ldr	r3, [r7, #20]
	}
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	371c      	adds	r7, #28
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bd90      	pop	{r4, r7, pc}

0800a1b4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a1b4:	b580      	push	{r7, lr}
 800a1b6:	b08a      	sub	sp, #40	; 0x28
 800a1b8:	af02      	add	r7, sp, #8
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d10c      	bne.n	800a1e0 <xQueueCreateCountingSemaphoreStatic+0x2c>
	__asm volatile
 800a1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ca:	b672      	cpsid	i
 800a1cc:	f383 8811 	msr	BASEPRI, r3
 800a1d0:	f3bf 8f6f 	isb	sy
 800a1d4:	f3bf 8f4f 	dsb	sy
 800a1d8:	b662      	cpsie	i
 800a1da:	61bb      	str	r3, [r7, #24]
}
 800a1dc:	bf00      	nop
 800a1de:	e7fe      	b.n	800a1de <xQueueCreateCountingSemaphoreStatic+0x2a>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a1e0:	68ba      	ldr	r2, [r7, #8]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d90c      	bls.n	800a202 <xQueueCreateCountingSemaphoreStatic+0x4e>
	__asm volatile
 800a1e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ec:	b672      	cpsid	i
 800a1ee:	f383 8811 	msr	BASEPRI, r3
 800a1f2:	f3bf 8f6f 	isb	sy
 800a1f6:	f3bf 8f4f 	dsb	sy
 800a1fa:	b662      	cpsie	i
 800a1fc:	617b      	str	r3, [r7, #20]
}
 800a1fe:	bf00      	nop
 800a200:	e7fe      	b.n	800a200 <xQueueCreateCountingSemaphoreStatic+0x4c>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a202:	2302      	movs	r3, #2
 800a204:	9300      	str	r3, [sp, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2200      	movs	r2, #0
 800a20a:	2100      	movs	r1, #0
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f7ff fe2f 	bl	8009e70 <xQueueGenericCreateStatic>
 800a212:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a214:	69fb      	ldr	r3, [r7, #28]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d002      	beq.n	800a220 <xQueueCreateCountingSemaphoreStatic+0x6c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a21a:	69fb      	ldr	r3, [r7, #28]
 800a21c:	68ba      	ldr	r2, [r7, #8]
 800a21e:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a220:	69fb      	ldr	r3, [r7, #28]
	}
 800a222:	4618      	mov	r0, r3
 800a224:	3720      	adds	r7, #32
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}

0800a22a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a22a:	b580      	push	{r7, lr}
 800a22c:	b086      	sub	sp, #24
 800a22e:	af00      	add	r7, sp, #0
 800a230:	6078      	str	r0, [r7, #4]
 800a232:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	2b00      	cmp	r3, #0
 800a238:	d10c      	bne.n	800a254 <xQueueCreateCountingSemaphore+0x2a>
	__asm volatile
 800a23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a23e:	b672      	cpsid	i
 800a240:	f383 8811 	msr	BASEPRI, r3
 800a244:	f3bf 8f6f 	isb	sy
 800a248:	f3bf 8f4f 	dsb	sy
 800a24c:	b662      	cpsie	i
 800a24e:	613b      	str	r3, [r7, #16]
}
 800a250:	bf00      	nop
 800a252:	e7fe      	b.n	800a252 <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a254:	683a      	ldr	r2, [r7, #0]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	429a      	cmp	r2, r3
 800a25a:	d90c      	bls.n	800a276 <xQueueCreateCountingSemaphore+0x4c>
	__asm volatile
 800a25c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a260:	b672      	cpsid	i
 800a262:	f383 8811 	msr	BASEPRI, r3
 800a266:	f3bf 8f6f 	isb	sy
 800a26a:	f3bf 8f4f 	dsb	sy
 800a26e:	b662      	cpsie	i
 800a270:	60fb      	str	r3, [r7, #12]
}
 800a272:	bf00      	nop
 800a274:	e7fe      	b.n	800a274 <xQueueCreateCountingSemaphore+0x4a>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a276:	2202      	movs	r2, #2
 800a278:	2100      	movs	r1, #0
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f7ff fe7a 	bl	8009f74 <xQueueGenericCreate>
 800a280:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d002      	beq.n	800a28e <xQueueCreateCountingSemaphore+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	683a      	ldr	r2, [r7, #0]
 800a28c:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a28e:	697b      	ldr	r3, [r7, #20]
	}
 800a290:	4618      	mov	r0, r3
 800a292:	3718      	adds	r7, #24
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b08e      	sub	sp, #56	; 0x38
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	60f8      	str	r0, [r7, #12]
 800a2a0:	60b9      	str	r1, [r7, #8]
 800a2a2:	607a      	str	r2, [r7, #4]
 800a2a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a2ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d10c      	bne.n	800a2ce <xQueueGenericSend+0x36>
	__asm volatile
 800a2b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2b8:	b672      	cpsid	i
 800a2ba:	f383 8811 	msr	BASEPRI, r3
 800a2be:	f3bf 8f6f 	isb	sy
 800a2c2:	f3bf 8f4f 	dsb	sy
 800a2c6:	b662      	cpsie	i
 800a2c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a2ca:	bf00      	nop
 800a2cc:	e7fe      	b.n	800a2cc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d103      	bne.n	800a2dc <xQueueGenericSend+0x44>
 800a2d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d101      	bne.n	800a2e0 <xQueueGenericSend+0x48>
 800a2dc:	2301      	movs	r3, #1
 800a2de:	e000      	b.n	800a2e2 <xQueueGenericSend+0x4a>
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d10c      	bne.n	800a300 <xQueueGenericSend+0x68>
	__asm volatile
 800a2e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ea:	b672      	cpsid	i
 800a2ec:	f383 8811 	msr	BASEPRI, r3
 800a2f0:	f3bf 8f6f 	isb	sy
 800a2f4:	f3bf 8f4f 	dsb	sy
 800a2f8:	b662      	cpsie	i
 800a2fa:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a2fc:	bf00      	nop
 800a2fe:	e7fe      	b.n	800a2fe <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	2b02      	cmp	r3, #2
 800a304:	d103      	bne.n	800a30e <xQueueGenericSend+0x76>
 800a306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d101      	bne.n	800a312 <xQueueGenericSend+0x7a>
 800a30e:	2301      	movs	r3, #1
 800a310:	e000      	b.n	800a314 <xQueueGenericSend+0x7c>
 800a312:	2300      	movs	r3, #0
 800a314:	2b00      	cmp	r3, #0
 800a316:	d10c      	bne.n	800a332 <xQueueGenericSend+0x9a>
	__asm volatile
 800a318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a31c:	b672      	cpsid	i
 800a31e:	f383 8811 	msr	BASEPRI, r3
 800a322:	f3bf 8f6f 	isb	sy
 800a326:	f3bf 8f4f 	dsb	sy
 800a32a:	b662      	cpsie	i
 800a32c:	623b      	str	r3, [r7, #32]
}
 800a32e:	bf00      	nop
 800a330:	e7fe      	b.n	800a330 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a332:	f001 fce3 	bl	800bcfc <xTaskGetSchedulerState>
 800a336:	4603      	mov	r3, r0
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d102      	bne.n	800a342 <xQueueGenericSend+0xaa>
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d101      	bne.n	800a346 <xQueueGenericSend+0xae>
 800a342:	2301      	movs	r3, #1
 800a344:	e000      	b.n	800a348 <xQueueGenericSend+0xb0>
 800a346:	2300      	movs	r3, #0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d10c      	bne.n	800a366 <xQueueGenericSend+0xce>
	__asm volatile
 800a34c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a350:	b672      	cpsid	i
 800a352:	f383 8811 	msr	BASEPRI, r3
 800a356:	f3bf 8f6f 	isb	sy
 800a35a:	f3bf 8f4f 	dsb	sy
 800a35e:	b662      	cpsie	i
 800a360:	61fb      	str	r3, [r7, #28]
}
 800a362:	bf00      	nop
 800a364:	e7fe      	b.n	800a364 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a366:	f002 fb19 	bl	800c99c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a36a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a36c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a36e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a372:	429a      	cmp	r2, r3
 800a374:	d302      	bcc.n	800a37c <xQueueGenericSend+0xe4>
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	2b02      	cmp	r3, #2
 800a37a:	d129      	bne.n	800a3d0 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a37c:	683a      	ldr	r2, [r7, #0]
 800a37e:	68b9      	ldr	r1, [r7, #8]
 800a380:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a382:	f000 fcc2 	bl	800ad0a <prvCopyDataToQueue>
 800a386:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a38a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d010      	beq.n	800a3b2 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a392:	3324      	adds	r3, #36	; 0x24
 800a394:	4618      	mov	r0, r3
 800a396:	f001 fadb 	bl	800b950 <xTaskRemoveFromEventList>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d013      	beq.n	800a3c8 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a3a0:	4b3f      	ldr	r3, [pc, #252]	; (800a4a0 <xQueueGenericSend+0x208>)
 800a3a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3a6:	601a      	str	r2, [r3, #0]
 800a3a8:	f3bf 8f4f 	dsb	sy
 800a3ac:	f3bf 8f6f 	isb	sy
 800a3b0:	e00a      	b.n	800a3c8 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a3b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d007      	beq.n	800a3c8 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a3b8:	4b39      	ldr	r3, [pc, #228]	; (800a4a0 <xQueueGenericSend+0x208>)
 800a3ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a3be:	601a      	str	r2, [r3, #0]
 800a3c0:	f3bf 8f4f 	dsb	sy
 800a3c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a3c8:	f002 fb1c 	bl	800ca04 <vPortExitCritical>
				return pdPASS;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	e063      	b.n	800a498 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d103      	bne.n	800a3de <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a3d6:	f002 fb15 	bl	800ca04 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	e05c      	b.n	800a498 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a3de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d106      	bne.n	800a3f2 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a3e4:	f107 0314 	add.w	r3, r7, #20
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	f001 fb17 	bl	800ba1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a3ee:	2301      	movs	r3, #1
 800a3f0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a3f2:	f002 fb07 	bl	800ca04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a3f6:	f001 f86b 	bl	800b4d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a3fa:	f002 facf 	bl	800c99c <vPortEnterCritical>
 800a3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a400:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a404:	b25b      	sxtb	r3, r3
 800a406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a40a:	d103      	bne.n	800a414 <xQueueGenericSend+0x17c>
 800a40c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a40e:	2200      	movs	r2, #0
 800a410:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a416:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a41a:	b25b      	sxtb	r3, r3
 800a41c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a420:	d103      	bne.n	800a42a <xQueueGenericSend+0x192>
 800a422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a424:	2200      	movs	r2, #0
 800a426:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a42a:	f002 faeb 	bl	800ca04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a42e:	1d3a      	adds	r2, r7, #4
 800a430:	f107 0314 	add.w	r3, r7, #20
 800a434:	4611      	mov	r1, r2
 800a436:	4618      	mov	r0, r3
 800a438:	f001 fb06 	bl	800ba48 <xTaskCheckForTimeOut>
 800a43c:	4603      	mov	r3, r0
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d124      	bne.n	800a48c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a442:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a444:	f000 fd59 	bl	800aefa <prvIsQueueFull>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d018      	beq.n	800a480 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a44e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a450:	3310      	adds	r3, #16
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	4611      	mov	r1, r2
 800a456:	4618      	mov	r0, r3
 800a458:	f001 fa26 	bl	800b8a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a45c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a45e:	f000 fce4 	bl	800ae2a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a462:	f001 f843 	bl	800b4ec <xTaskResumeAll>
 800a466:	4603      	mov	r3, r0
 800a468:	2b00      	cmp	r3, #0
 800a46a:	f47f af7c 	bne.w	800a366 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800a46e:	4b0c      	ldr	r3, [pc, #48]	; (800a4a0 <xQueueGenericSend+0x208>)
 800a470:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a474:	601a      	str	r2, [r3, #0]
 800a476:	f3bf 8f4f 	dsb	sy
 800a47a:	f3bf 8f6f 	isb	sy
 800a47e:	e772      	b.n	800a366 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a480:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a482:	f000 fcd2 	bl	800ae2a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a486:	f001 f831 	bl	800b4ec <xTaskResumeAll>
 800a48a:	e76c      	b.n	800a366 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a48c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a48e:	f000 fccc 	bl	800ae2a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a492:	f001 f82b 	bl	800b4ec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a496:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a498:	4618      	mov	r0, r3
 800a49a:	3738      	adds	r7, #56	; 0x38
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}
 800a4a0:	e000ed04 	.word	0xe000ed04

0800a4a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b08e      	sub	sp, #56	; 0x38
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	60f8      	str	r0, [r7, #12]
 800a4ac:	60b9      	str	r1, [r7, #8]
 800a4ae:	607a      	str	r2, [r7, #4]
 800a4b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a4b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d10c      	bne.n	800a4d6 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800a4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c0:	b672      	cpsid	i
 800a4c2:	f383 8811 	msr	BASEPRI, r3
 800a4c6:	f3bf 8f6f 	isb	sy
 800a4ca:	f3bf 8f4f 	dsb	sy
 800a4ce:	b662      	cpsie	i
 800a4d0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a4d2:	bf00      	nop
 800a4d4:	e7fe      	b.n	800a4d4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d103      	bne.n	800a4e4 <xQueueGenericSendFromISR+0x40>
 800a4dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d101      	bne.n	800a4e8 <xQueueGenericSendFromISR+0x44>
 800a4e4:	2301      	movs	r3, #1
 800a4e6:	e000      	b.n	800a4ea <xQueueGenericSendFromISR+0x46>
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d10c      	bne.n	800a508 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f2:	b672      	cpsid	i
 800a4f4:	f383 8811 	msr	BASEPRI, r3
 800a4f8:	f3bf 8f6f 	isb	sy
 800a4fc:	f3bf 8f4f 	dsb	sy
 800a500:	b662      	cpsie	i
 800a502:	623b      	str	r3, [r7, #32]
}
 800a504:	bf00      	nop
 800a506:	e7fe      	b.n	800a506 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	2b02      	cmp	r3, #2
 800a50c:	d103      	bne.n	800a516 <xQueueGenericSendFromISR+0x72>
 800a50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a512:	2b01      	cmp	r3, #1
 800a514:	d101      	bne.n	800a51a <xQueueGenericSendFromISR+0x76>
 800a516:	2301      	movs	r3, #1
 800a518:	e000      	b.n	800a51c <xQueueGenericSendFromISR+0x78>
 800a51a:	2300      	movs	r3, #0
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d10c      	bne.n	800a53a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800a520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a524:	b672      	cpsid	i
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	b662      	cpsie	i
 800a534:	61fb      	str	r3, [r7, #28]
}
 800a536:	bf00      	nop
 800a538:	e7fe      	b.n	800a538 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a53a:	f002 fb17 	bl	800cb6c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a53e:	f3ef 8211 	mrs	r2, BASEPRI
 800a542:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a546:	b672      	cpsid	i
 800a548:	f383 8811 	msr	BASEPRI, r3
 800a54c:	f3bf 8f6f 	isb	sy
 800a550:	f3bf 8f4f 	dsb	sy
 800a554:	b662      	cpsie	i
 800a556:	61ba      	str	r2, [r7, #24]
 800a558:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a55a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a55c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a55e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a560:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a564:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a566:	429a      	cmp	r2, r3
 800a568:	d302      	bcc.n	800a570 <xQueueGenericSendFromISR+0xcc>
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	2b02      	cmp	r3, #2
 800a56e:	d12c      	bne.n	800a5ca <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a572:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a57a:	683a      	ldr	r2, [r7, #0]
 800a57c:	68b9      	ldr	r1, [r7, #8]
 800a57e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a580:	f000 fbc3 	bl	800ad0a <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a584:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800a588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a58c:	d112      	bne.n	800a5b4 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a58e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a592:	2b00      	cmp	r3, #0
 800a594:	d016      	beq.n	800a5c4 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a598:	3324      	adds	r3, #36	; 0x24
 800a59a:	4618      	mov	r0, r3
 800a59c:	f001 f9d8 	bl	800b950 <xTaskRemoveFromEventList>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00e      	beq.n	800a5c4 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	d00b      	beq.n	800a5c4 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	601a      	str	r2, [r3, #0]
 800a5b2:	e007      	b.n	800a5c4 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a5b4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	b25a      	sxtb	r2, r3
 800a5be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800a5c8:	e001      	b.n	800a5ce <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	637b      	str	r3, [r7, #52]	; 0x34
 800a5ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5d0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a5d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a5da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3738      	adds	r7, #56	; 0x38
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b08e      	sub	sp, #56	; 0x38
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a5f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d10c      	bne.n	800a612 <xQueueGiveFromISR+0x2e>
	__asm volatile
 800a5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5fc:	b672      	cpsid	i
 800a5fe:	f383 8811 	msr	BASEPRI, r3
 800a602:	f3bf 8f6f 	isb	sy
 800a606:	f3bf 8f4f 	dsb	sy
 800a60a:	b662      	cpsie	i
 800a60c:	623b      	str	r3, [r7, #32]
}
 800a60e:	bf00      	nop
 800a610:	e7fe      	b.n	800a610 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a616:	2b00      	cmp	r3, #0
 800a618:	d00c      	beq.n	800a634 <xQueueGiveFromISR+0x50>
	__asm volatile
 800a61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61e:	b672      	cpsid	i
 800a620:	f383 8811 	msr	BASEPRI, r3
 800a624:	f3bf 8f6f 	isb	sy
 800a628:	f3bf 8f4f 	dsb	sy
 800a62c:	b662      	cpsie	i
 800a62e:	61fb      	str	r3, [r7, #28]
}
 800a630:	bf00      	nop
 800a632:	e7fe      	b.n	800a632 <xQueueGiveFromISR+0x4e>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d103      	bne.n	800a644 <xQueueGiveFromISR+0x60>
 800a63c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a63e:	689b      	ldr	r3, [r3, #8]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d101      	bne.n	800a648 <xQueueGiveFromISR+0x64>
 800a644:	2301      	movs	r3, #1
 800a646:	e000      	b.n	800a64a <xQueueGiveFromISR+0x66>
 800a648:	2300      	movs	r3, #0
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d10c      	bne.n	800a668 <xQueueGiveFromISR+0x84>
	__asm volatile
 800a64e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a652:	b672      	cpsid	i
 800a654:	f383 8811 	msr	BASEPRI, r3
 800a658:	f3bf 8f6f 	isb	sy
 800a65c:	f3bf 8f4f 	dsb	sy
 800a660:	b662      	cpsie	i
 800a662:	61bb      	str	r3, [r7, #24]
}
 800a664:	bf00      	nop
 800a666:	e7fe      	b.n	800a666 <xQueueGiveFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a668:	f002 fa80 	bl	800cb6c <vPortValidateInterruptPriority>
	__asm volatile
 800a66c:	f3ef 8211 	mrs	r2, BASEPRI
 800a670:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a674:	b672      	cpsid	i
 800a676:	f383 8811 	msr	BASEPRI, r3
 800a67a:	f3bf 8f6f 	isb	sy
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	b662      	cpsie	i
 800a684:	617a      	str	r2, [r7, #20]
 800a686:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800a688:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a68a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a68c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a68e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a690:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800a692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a696:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a698:	429a      	cmp	r2, r3
 800a69a:	d22b      	bcs.n	800a6f4 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a69e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a6a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a6a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a6a8:	1c5a      	adds	r2, r3, #1
 800a6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ac:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a6ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a6b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b6:	d112      	bne.n	800a6de <xQueueGiveFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d016      	beq.n	800a6ee <xQueueGiveFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c2:	3324      	adds	r3, #36	; 0x24
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f001 f943 	bl	800b950 <xTaskRemoveFromEventList>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00e      	beq.n	800a6ee <xQueueGiveFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d00b      	beq.n	800a6ee <xQueueGiveFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	2201      	movs	r2, #1
 800a6da:	601a      	str	r2, [r3, #0]
 800a6dc:	e007      	b.n	800a6ee <xQueueGiveFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a6de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	b25a      	sxtb	r2, r3
 800a6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	637b      	str	r3, [r7, #52]	; 0x34
 800a6f2:	e001      	b.n	800a6f8 <xQueueGiveFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	637b      	str	r3, [r7, #52]	; 0x34
 800a6f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6fa:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f383 8811 	msr	BASEPRI, r3
}
 800a702:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a706:	4618      	mov	r0, r3
 800a708:	3738      	adds	r7, #56	; 0x38
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
	...

0800a710 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b08c      	sub	sp, #48	; 0x30
 800a714:	af00      	add	r7, sp, #0
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a71c:	2300      	movs	r3, #0
 800a71e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a726:	2b00      	cmp	r3, #0
 800a728:	d10c      	bne.n	800a744 <xQueueReceive+0x34>
	__asm volatile
 800a72a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a72e:	b672      	cpsid	i
 800a730:	f383 8811 	msr	BASEPRI, r3
 800a734:	f3bf 8f6f 	isb	sy
 800a738:	f3bf 8f4f 	dsb	sy
 800a73c:	b662      	cpsie	i
 800a73e:	623b      	str	r3, [r7, #32]
}
 800a740:	bf00      	nop
 800a742:	e7fe      	b.n	800a742 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d103      	bne.n	800a752 <xQueueReceive+0x42>
 800a74a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a74c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d101      	bne.n	800a756 <xQueueReceive+0x46>
 800a752:	2301      	movs	r3, #1
 800a754:	e000      	b.n	800a758 <xQueueReceive+0x48>
 800a756:	2300      	movs	r3, #0
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d10c      	bne.n	800a776 <xQueueReceive+0x66>
	__asm volatile
 800a75c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a760:	b672      	cpsid	i
 800a762:	f383 8811 	msr	BASEPRI, r3
 800a766:	f3bf 8f6f 	isb	sy
 800a76a:	f3bf 8f4f 	dsb	sy
 800a76e:	b662      	cpsie	i
 800a770:	61fb      	str	r3, [r7, #28]
}
 800a772:	bf00      	nop
 800a774:	e7fe      	b.n	800a774 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a776:	f001 fac1 	bl	800bcfc <xTaskGetSchedulerState>
 800a77a:	4603      	mov	r3, r0
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d102      	bne.n	800a786 <xQueueReceive+0x76>
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d101      	bne.n	800a78a <xQueueReceive+0x7a>
 800a786:	2301      	movs	r3, #1
 800a788:	e000      	b.n	800a78c <xQueueReceive+0x7c>
 800a78a:	2300      	movs	r3, #0
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d10c      	bne.n	800a7aa <xQueueReceive+0x9a>
	__asm volatile
 800a790:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a794:	b672      	cpsid	i
 800a796:	f383 8811 	msr	BASEPRI, r3
 800a79a:	f3bf 8f6f 	isb	sy
 800a79e:	f3bf 8f4f 	dsb	sy
 800a7a2:	b662      	cpsie	i
 800a7a4:	61bb      	str	r3, [r7, #24]
}
 800a7a6:	bf00      	nop
 800a7a8:	e7fe      	b.n	800a7a8 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a7aa:	f002 f8f7 	bl	800c99c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7b2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d01f      	beq.n	800a7fa <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a7ba:	68b9      	ldr	r1, [r7, #8]
 800a7bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7be:	f000 fb0e 	bl	800adde <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c4:	1e5a      	subs	r2, r3, #1
 800a7c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7c8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7cc:	691b      	ldr	r3, [r3, #16]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d00f      	beq.n	800a7f2 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7d4:	3310      	adds	r3, #16
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	f001 f8ba 	bl	800b950 <xTaskRemoveFromEventList>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d007      	beq.n	800a7f2 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a7e2:	4b3d      	ldr	r3, [pc, #244]	; (800a8d8 <xQueueReceive+0x1c8>)
 800a7e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7e8:	601a      	str	r2, [r3, #0]
 800a7ea:	f3bf 8f4f 	dsb	sy
 800a7ee:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a7f2:	f002 f907 	bl	800ca04 <vPortExitCritical>
				return pdPASS;
 800a7f6:	2301      	movs	r3, #1
 800a7f8:	e069      	b.n	800a8ce <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d103      	bne.n	800a808 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a800:	f002 f900 	bl	800ca04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a804:	2300      	movs	r3, #0
 800a806:	e062      	b.n	800a8ce <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a808:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d106      	bne.n	800a81c <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a80e:	f107 0310 	add.w	r3, r7, #16
 800a812:	4618      	mov	r0, r3
 800a814:	f001 f902 	bl	800ba1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a818:	2301      	movs	r3, #1
 800a81a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a81c:	f002 f8f2 	bl	800ca04 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a820:	f000 fe56 	bl	800b4d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a824:	f002 f8ba 	bl	800c99c <vPortEnterCritical>
 800a828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a82a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a82e:	b25b      	sxtb	r3, r3
 800a830:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a834:	d103      	bne.n	800a83e <xQueueReceive+0x12e>
 800a836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a838:	2200      	movs	r2, #0
 800a83a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a83e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a840:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a844:	b25b      	sxtb	r3, r3
 800a846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a84a:	d103      	bne.n	800a854 <xQueueReceive+0x144>
 800a84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a84e:	2200      	movs	r2, #0
 800a850:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a854:	f002 f8d6 	bl	800ca04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a858:	1d3a      	adds	r2, r7, #4
 800a85a:	f107 0310 	add.w	r3, r7, #16
 800a85e:	4611      	mov	r1, r2
 800a860:	4618      	mov	r0, r3
 800a862:	f001 f8f1 	bl	800ba48 <xTaskCheckForTimeOut>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d123      	bne.n	800a8b4 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a86c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a86e:	f000 fb2e 	bl	800aece <prvIsQueueEmpty>
 800a872:	4603      	mov	r3, r0
 800a874:	2b00      	cmp	r3, #0
 800a876:	d017      	beq.n	800a8a8 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a87a:	3324      	adds	r3, #36	; 0x24
 800a87c:	687a      	ldr	r2, [r7, #4]
 800a87e:	4611      	mov	r1, r2
 800a880:	4618      	mov	r0, r3
 800a882:	f001 f811 	bl	800b8a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a886:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a888:	f000 facf 	bl	800ae2a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a88c:	f000 fe2e 	bl	800b4ec <xTaskResumeAll>
 800a890:	4603      	mov	r3, r0
 800a892:	2b00      	cmp	r3, #0
 800a894:	d189      	bne.n	800a7aa <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800a896:	4b10      	ldr	r3, [pc, #64]	; (800a8d8 <xQueueReceive+0x1c8>)
 800a898:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a89c:	601a      	str	r2, [r3, #0]
 800a89e:	f3bf 8f4f 	dsb	sy
 800a8a2:	f3bf 8f6f 	isb	sy
 800a8a6:	e780      	b.n	800a7aa <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a8a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8aa:	f000 fabe 	bl	800ae2a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8ae:	f000 fe1d 	bl	800b4ec <xTaskResumeAll>
 800a8b2:	e77a      	b.n	800a7aa <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a8b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8b6:	f000 fab8 	bl	800ae2a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8ba:	f000 fe17 	bl	800b4ec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8c0:	f000 fb05 	bl	800aece <prvIsQueueEmpty>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	f43f af6f 	beq.w	800a7aa <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a8cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3730      	adds	r7, #48	; 0x30
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	bd80      	pop	{r7, pc}
 800a8d6:	bf00      	nop
 800a8d8:	e000ed04 	.word	0xe000ed04

0800a8dc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b08e      	sub	sp, #56	; 0x38
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
 800a8e4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a8f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d10c      	bne.n	800a912 <xQueueSemaphoreTake+0x36>
	__asm volatile
 800a8f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8fc:	b672      	cpsid	i
 800a8fe:	f383 8811 	msr	BASEPRI, r3
 800a902:	f3bf 8f6f 	isb	sy
 800a906:	f3bf 8f4f 	dsb	sy
 800a90a:	b662      	cpsie	i
 800a90c:	623b      	str	r3, [r7, #32]
}
 800a90e:	bf00      	nop
 800a910:	e7fe      	b.n	800a910 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a912:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a916:	2b00      	cmp	r3, #0
 800a918:	d00c      	beq.n	800a934 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800a91a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a91e:	b672      	cpsid	i
 800a920:	f383 8811 	msr	BASEPRI, r3
 800a924:	f3bf 8f6f 	isb	sy
 800a928:	f3bf 8f4f 	dsb	sy
 800a92c:	b662      	cpsie	i
 800a92e:	61fb      	str	r3, [r7, #28]
}
 800a930:	bf00      	nop
 800a932:	e7fe      	b.n	800a932 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a934:	f001 f9e2 	bl	800bcfc <xTaskGetSchedulerState>
 800a938:	4603      	mov	r3, r0
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d102      	bne.n	800a944 <xQueueSemaphoreTake+0x68>
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d101      	bne.n	800a948 <xQueueSemaphoreTake+0x6c>
 800a944:	2301      	movs	r3, #1
 800a946:	e000      	b.n	800a94a <xQueueSemaphoreTake+0x6e>
 800a948:	2300      	movs	r3, #0
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10c      	bne.n	800a968 <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800a94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a952:	b672      	cpsid	i
 800a954:	f383 8811 	msr	BASEPRI, r3
 800a958:	f3bf 8f6f 	isb	sy
 800a95c:	f3bf 8f4f 	dsb	sy
 800a960:	b662      	cpsie	i
 800a962:	61bb      	str	r3, [r7, #24]
}
 800a964:	bf00      	nop
 800a966:	e7fe      	b.n	800a966 <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a968:	f002 f818 	bl	800c99c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800a96c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a96e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a970:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800a972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a974:	2b00      	cmp	r3, #0
 800a976:	d024      	beq.n	800a9c2 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800a978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a97a:	1e5a      	subs	r2, r3, #1
 800a97c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a97e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d104      	bne.n	800a992 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800a988:	f001 fb36 	bl	800bff8 <pvTaskIncrementMutexHeldCount>
 800a98c:	4602      	mov	r2, r0
 800a98e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a990:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a994:	691b      	ldr	r3, [r3, #16]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d00f      	beq.n	800a9ba <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a99a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a99c:	3310      	adds	r3, #16
 800a99e:	4618      	mov	r0, r3
 800a9a0:	f000 ffd6 	bl	800b950 <xTaskRemoveFromEventList>
 800a9a4:	4603      	mov	r3, r0
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d007      	beq.n	800a9ba <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a9aa:	4b55      	ldr	r3, [pc, #340]	; (800ab00 <xQueueSemaphoreTake+0x224>)
 800a9ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9b0:	601a      	str	r2, [r3, #0]
 800a9b2:	f3bf 8f4f 	dsb	sy
 800a9b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a9ba:	f002 f823 	bl	800ca04 <vPortExitCritical>
				return pdPASS;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	e099      	b.n	800aaf6 <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d113      	bne.n	800a9f0 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a9c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d00c      	beq.n	800a9e8 <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800a9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d2:	b672      	cpsid	i
 800a9d4:	f383 8811 	msr	BASEPRI, r3
 800a9d8:	f3bf 8f6f 	isb	sy
 800a9dc:	f3bf 8f4f 	dsb	sy
 800a9e0:	b662      	cpsie	i
 800a9e2:	617b      	str	r3, [r7, #20]
}
 800a9e4:	bf00      	nop
 800a9e6:	e7fe      	b.n	800a9e6 <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a9e8:	f002 f80c 	bl	800ca04 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	e082      	b.n	800aaf6 <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a9f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d106      	bne.n	800aa04 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a9f6:	f107 030c 	add.w	r3, r7, #12
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f001 f80e 	bl	800ba1c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800aa00:	2301      	movs	r3, #1
 800aa02:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800aa04:	f001 fffe 	bl	800ca04 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800aa08:	f000 fd62 	bl	800b4d0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800aa0c:	f001 ffc6 	bl	800c99c <vPortEnterCritical>
 800aa10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa12:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa16:	b25b      	sxtb	r3, r3
 800aa18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa1c:	d103      	bne.n	800aa26 <xQueueSemaphoreTake+0x14a>
 800aa1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa20:	2200      	movs	r2, #0
 800aa22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800aa26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa2c:	b25b      	sxtb	r3, r3
 800aa2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa32:	d103      	bne.n	800aa3c <xQueueSemaphoreTake+0x160>
 800aa34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa36:	2200      	movs	r2, #0
 800aa38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800aa3c:	f001 ffe2 	bl	800ca04 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800aa40:	463a      	mov	r2, r7
 800aa42:	f107 030c 	add.w	r3, r7, #12
 800aa46:	4611      	mov	r1, r2
 800aa48:	4618      	mov	r0, r3
 800aa4a:	f000 fffd 	bl	800ba48 <xTaskCheckForTimeOut>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d132      	bne.n	800aaba <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aa54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa56:	f000 fa3a 	bl	800aece <prvIsQueueEmpty>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d026      	beq.n	800aaae <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800aa60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d109      	bne.n	800aa7c <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800aa68:	f001 ff98 	bl	800c99c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800aa6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	4618      	mov	r0, r3
 800aa72:	f001 f961 	bl	800bd38 <xTaskPriorityInherit>
 800aa76:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800aa78:	f001 ffc4 	bl	800ca04 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800aa7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aa7e:	3324      	adds	r3, #36	; 0x24
 800aa80:	683a      	ldr	r2, [r7, #0]
 800aa82:	4611      	mov	r1, r2
 800aa84:	4618      	mov	r0, r3
 800aa86:	f000 ff0f 	bl	800b8a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800aa8a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aa8c:	f000 f9cd 	bl	800ae2a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800aa90:	f000 fd2c 	bl	800b4ec <xTaskResumeAll>
 800aa94:	4603      	mov	r3, r0
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	f47f af66 	bne.w	800a968 <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800aa9c:	4b18      	ldr	r3, [pc, #96]	; (800ab00 <xQueueSemaphoreTake+0x224>)
 800aa9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aaa2:	601a      	str	r2, [r3, #0]
 800aaa4:	f3bf 8f4f 	dsb	sy
 800aaa8:	f3bf 8f6f 	isb	sy
 800aaac:	e75c      	b.n	800a968 <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800aaae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aab0:	f000 f9bb 	bl	800ae2a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aab4:	f000 fd1a 	bl	800b4ec <xTaskResumeAll>
 800aab8:	e756      	b.n	800a968 <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800aaba:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aabc:	f000 f9b5 	bl	800ae2a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aac0:	f000 fd14 	bl	800b4ec <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aac4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aac6:	f000 fa02 	bl	800aece <prvIsQueueEmpty>
 800aaca:	4603      	mov	r3, r0
 800aacc:	2b00      	cmp	r3, #0
 800aace:	f43f af4b 	beq.w	800a968 <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d00d      	beq.n	800aaf4 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800aad8:	f001 ff60 	bl	800c99c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800aadc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aade:	f000 f8fc 	bl	800acda <prvGetDisinheritPriorityAfterTimeout>
 800aae2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800aae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aae6:	689b      	ldr	r3, [r3, #8]
 800aae8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aaea:	4618      	mov	r0, r3
 800aaec:	f001 f9fe 	bl	800beec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800aaf0:	f001 ff88 	bl	800ca04 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aaf4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3738      	adds	r7, #56	; 0x38
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
 800aafe:	bf00      	nop
 800ab00:	e000ed04 	.word	0xe000ed04

0800ab04 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b08e      	sub	sp, #56	; 0x38
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	60f8      	str	r0, [r7, #12]
 800ab0c:	60b9      	str	r1, [r7, #8]
 800ab0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ab14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d10c      	bne.n	800ab34 <xQueueReceiveFromISR+0x30>
	__asm volatile
 800ab1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab1e:	b672      	cpsid	i
 800ab20:	f383 8811 	msr	BASEPRI, r3
 800ab24:	f3bf 8f6f 	isb	sy
 800ab28:	f3bf 8f4f 	dsb	sy
 800ab2c:	b662      	cpsie	i
 800ab2e:	623b      	str	r3, [r7, #32]
}
 800ab30:	bf00      	nop
 800ab32:	e7fe      	b.n	800ab32 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d103      	bne.n	800ab42 <xQueueReceiveFromISR+0x3e>
 800ab3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d101      	bne.n	800ab46 <xQueueReceiveFromISR+0x42>
 800ab42:	2301      	movs	r3, #1
 800ab44:	e000      	b.n	800ab48 <xQueueReceiveFromISR+0x44>
 800ab46:	2300      	movs	r3, #0
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d10c      	bne.n	800ab66 <xQueueReceiveFromISR+0x62>
	__asm volatile
 800ab4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab50:	b672      	cpsid	i
 800ab52:	f383 8811 	msr	BASEPRI, r3
 800ab56:	f3bf 8f6f 	isb	sy
 800ab5a:	f3bf 8f4f 	dsb	sy
 800ab5e:	b662      	cpsie	i
 800ab60:	61fb      	str	r3, [r7, #28]
}
 800ab62:	bf00      	nop
 800ab64:	e7fe      	b.n	800ab64 <xQueueReceiveFromISR+0x60>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ab66:	f002 f801 	bl	800cb6c <vPortValidateInterruptPriority>
	__asm volatile
 800ab6a:	f3ef 8211 	mrs	r2, BASEPRI
 800ab6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab72:	b672      	cpsid	i
 800ab74:	f383 8811 	msr	BASEPRI, r3
 800ab78:	f3bf 8f6f 	isb	sy
 800ab7c:	f3bf 8f4f 	dsb	sy
 800ab80:	b662      	cpsie	i
 800ab82:	61ba      	str	r2, [r7, #24]
 800ab84:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800ab86:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ab88:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab8e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d02f      	beq.n	800abf6 <xQueueReceiveFromISR+0xf2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800ab96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab98:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800aba0:	68b9      	ldr	r1, [r7, #8]
 800aba2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aba4:	f000 f91b 	bl	800adde <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800aba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abaa:	1e5a      	subs	r2, r3, #1
 800abac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abae:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800abb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800abb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abb8:	d112      	bne.n	800abe0 <xQueueReceiveFromISR+0xdc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800abba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abbc:	691b      	ldr	r3, [r3, #16]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d016      	beq.n	800abf0 <xQueueReceiveFromISR+0xec>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800abc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abc4:	3310      	adds	r3, #16
 800abc6:	4618      	mov	r0, r3
 800abc8:	f000 fec2 	bl	800b950 <xTaskRemoveFromEventList>
 800abcc:	4603      	mov	r3, r0
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d00e      	beq.n	800abf0 <xQueueReceiveFromISR+0xec>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d00b      	beq.n	800abf0 <xQueueReceiveFromISR+0xec>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2201      	movs	r2, #1
 800abdc:	601a      	str	r2, [r3, #0]
 800abde:	e007      	b.n	800abf0 <xQueueReceiveFromISR+0xec>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800abe0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800abe4:	3301      	adds	r3, #1
 800abe6:	b2db      	uxtb	r3, r3
 800abe8:	b25a      	sxtb	r2, r3
 800abea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800abf0:	2301      	movs	r3, #1
 800abf2:	637b      	str	r3, [r7, #52]	; 0x34
 800abf4:	e001      	b.n	800abfa <xQueueReceiveFromISR+0xf6>
		}
		else
		{
			xReturn = pdFAIL;
 800abf6:	2300      	movs	r3, #0
 800abf8:	637b      	str	r3, [r7, #52]	; 0x34
 800abfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800abfc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800abfe:	693b      	ldr	r3, [r7, #16]
 800ac00:	f383 8811 	msr	BASEPRI, r3
}
 800ac04:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ac06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ac08:	4618      	mov	r0, r3
 800ac0a:	3738      	adds	r7, #56	; 0x38
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	bd80      	pop	{r7, pc}

0800ac10 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d10c      	bne.n	800ac38 <uxQueueMessagesWaiting+0x28>
	__asm volatile
 800ac1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac22:	b672      	cpsid	i
 800ac24:	f383 8811 	msr	BASEPRI, r3
 800ac28:	f3bf 8f6f 	isb	sy
 800ac2c:	f3bf 8f4f 	dsb	sy
 800ac30:	b662      	cpsie	i
 800ac32:	60bb      	str	r3, [r7, #8]
}
 800ac34:	bf00      	nop
 800ac36:	e7fe      	b.n	800ac36 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800ac38:	f001 feb0 	bl	800c99c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac40:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ac42:	f001 fedf 	bl	800ca04 <vPortExitCritical>

	return uxReturn;
 800ac46:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ac48:	4618      	mov	r0, r3
 800ac4a:	3710      	adds	r7, #16
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ac50:	b480      	push	{r7}
 800ac52:	b087      	sub	sp, #28
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800ac5c:	697b      	ldr	r3, [r7, #20]
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d10c      	bne.n	800ac7c <uxQueueMessagesWaitingFromISR+0x2c>
	__asm volatile
 800ac62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac66:	b672      	cpsid	i
 800ac68:	f383 8811 	msr	BASEPRI, r3
 800ac6c:	f3bf 8f6f 	isb	sy
 800ac70:	f3bf 8f4f 	dsb	sy
 800ac74:	b662      	cpsie	i
 800ac76:	60fb      	str	r3, [r7, #12]
}
 800ac78:	bf00      	nop
 800ac7a:	e7fe      	b.n	800ac7a <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac80:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800ac82:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ac84:	4618      	mov	r0, r3
 800ac86:	371c      	adds	r7, #28
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr

0800ac90 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b084      	sub	sp, #16
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d10c      	bne.n	800acbc <vQueueDelete+0x2c>
	__asm volatile
 800aca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aca6:	b672      	cpsid	i
 800aca8:	f383 8811 	msr	BASEPRI, r3
 800acac:	f3bf 8f6f 	isb	sy
 800acb0:	f3bf 8f4f 	dsb	sy
 800acb4:	b662      	cpsie	i
 800acb6:	60bb      	str	r3, [r7, #8]
}
 800acb8:	bf00      	nop
 800acba:	e7fe      	b.n	800acba <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800acbc:	68f8      	ldr	r0, [r7, #12]
 800acbe:	f000 f95f 	bl	800af80 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d102      	bne.n	800acd2 <vQueueDelete+0x42>
		{
			vPortFree( pxQueue );
 800accc:	68f8      	ldr	r0, [r7, #12]
 800acce:	f002 f85b 	bl	800cd88 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800acd2:	bf00      	nop
 800acd4:	3710      	adds	r7, #16
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}

0800acda <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800acda:	b480      	push	{r7}
 800acdc:	b085      	sub	sp, #20
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d006      	beq.n	800acf8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800acf4:	60fb      	str	r3, [r7, #12]
 800acf6:	e001      	b.n	800acfc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800acf8:	2300      	movs	r3, #0
 800acfa:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800acfc:	68fb      	ldr	r3, [r7, #12]
	}
 800acfe:	4618      	mov	r0, r3
 800ad00:	3714      	adds	r7, #20
 800ad02:	46bd      	mov	sp, r7
 800ad04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad08:	4770      	bx	lr

0800ad0a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ad0a:	b580      	push	{r7, lr}
 800ad0c:	b086      	sub	sp, #24
 800ad0e:	af00      	add	r7, sp, #0
 800ad10:	60f8      	str	r0, [r7, #12]
 800ad12:	60b9      	str	r1, [r7, #8]
 800ad14:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ad16:	2300      	movs	r3, #0
 800ad18:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad1e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d10d      	bne.n	800ad44 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d14d      	bne.n	800adcc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	689b      	ldr	r3, [r3, #8]
 800ad34:	4618      	mov	r0, r3
 800ad36:	f001 f867 	bl	800be08 <xTaskPriorityDisinherit>
 800ad3a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	609a      	str	r2, [r3, #8]
 800ad42:	e043      	b.n	800adcc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d119      	bne.n	800ad7e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	6858      	ldr	r0, [r3, #4]
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad52:	461a      	mov	r2, r3
 800ad54:	68b9      	ldr	r1, [r7, #8]
 800ad56:	f010 fc07 	bl	801b568 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	685a      	ldr	r2, [r3, #4]
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad62:	441a      	add	r2, r3
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	685a      	ldr	r2, [r3, #4]
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	689b      	ldr	r3, [r3, #8]
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d32b      	bcc.n	800adcc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681a      	ldr	r2, [r3, #0]
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	605a      	str	r2, [r3, #4]
 800ad7c:	e026      	b.n	800adcc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	68d8      	ldr	r0, [r3, #12]
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad86:	461a      	mov	r2, r3
 800ad88:	68b9      	ldr	r1, [r7, #8]
 800ad8a:	f010 fbed 	bl	801b568 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	68da      	ldr	r2, [r3, #12]
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad96:	425b      	negs	r3, r3
 800ad98:	441a      	add	r2, r3
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	68da      	ldr	r2, [r3, #12]
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d207      	bcs.n	800adba <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	689a      	ldr	r2, [r3, #8]
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb2:	425b      	negs	r3, r3
 800adb4:	441a      	add	r2, r3
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	2b02      	cmp	r3, #2
 800adbe:	d105      	bne.n	800adcc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800adc0:	693b      	ldr	r3, [r7, #16]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d002      	beq.n	800adcc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800adc6:	693b      	ldr	r3, [r7, #16]
 800adc8:	3b01      	subs	r3, #1
 800adca:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800adcc:	693b      	ldr	r3, [r7, #16]
 800adce:	1c5a      	adds	r2, r3, #1
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800add4:	697b      	ldr	r3, [r7, #20]
}
 800add6:	4618      	mov	r0, r3
 800add8:	3718      	adds	r7, #24
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}

0800adde <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800adde:	b580      	push	{r7, lr}
 800ade0:	b082      	sub	sp, #8
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	6078      	str	r0, [r7, #4]
 800ade6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adec:	2b00      	cmp	r3, #0
 800adee:	d018      	beq.n	800ae22 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	68da      	ldr	r2, [r3, #12]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adf8:	441a      	add	r2, r3
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	68da      	ldr	r2, [r3, #12]
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	689b      	ldr	r3, [r3, #8]
 800ae06:	429a      	cmp	r2, r3
 800ae08:	d303      	bcc.n	800ae12 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	681a      	ldr	r2, [r3, #0]
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	68d9      	ldr	r1, [r3, #12]
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae1a:	461a      	mov	r2, r3
 800ae1c:	6838      	ldr	r0, [r7, #0]
 800ae1e:	f010 fba3 	bl	801b568 <memcpy>
	}
}
 800ae22:	bf00      	nop
 800ae24:	3708      	adds	r7, #8
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ae2a:	b580      	push	{r7, lr}
 800ae2c:	b084      	sub	sp, #16
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ae32:	f001 fdb3 	bl	800c99c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae3c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ae3e:	e011      	b.n	800ae64 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d012      	beq.n	800ae6e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	3324      	adds	r3, #36	; 0x24
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	f000 fd7f 	bl	800b950 <xTaskRemoveFromEventList>
 800ae52:	4603      	mov	r3, r0
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d001      	beq.n	800ae5c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ae58:	f000 fe5c 	bl	800bb14 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ae5c:	7bfb      	ldrb	r3, [r7, #15]
 800ae5e:	3b01      	subs	r3, #1
 800ae60:	b2db      	uxtb	r3, r3
 800ae62:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ae64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	dce9      	bgt.n	800ae40 <prvUnlockQueue+0x16>
 800ae6c:	e000      	b.n	800ae70 <prvUnlockQueue+0x46>
					break;
 800ae6e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	22ff      	movs	r2, #255	; 0xff
 800ae74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ae78:	f001 fdc4 	bl	800ca04 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ae7c:	f001 fd8e 	bl	800c99c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae86:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ae88:	e011      	b.n	800aeae <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	691b      	ldr	r3, [r3, #16]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d012      	beq.n	800aeb8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	3310      	adds	r3, #16
 800ae96:	4618      	mov	r0, r3
 800ae98:	f000 fd5a 	bl	800b950 <xTaskRemoveFromEventList>
 800ae9c:	4603      	mov	r3, r0
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d001      	beq.n	800aea6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800aea2:	f000 fe37 	bl	800bb14 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800aea6:	7bbb      	ldrb	r3, [r7, #14]
 800aea8:	3b01      	subs	r3, #1
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aeae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	dce9      	bgt.n	800ae8a <prvUnlockQueue+0x60>
 800aeb6:	e000      	b.n	800aeba <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800aeb8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	22ff      	movs	r2, #255	; 0xff
 800aebe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800aec2:	f001 fd9f 	bl	800ca04 <vPortExitCritical>
}
 800aec6:	bf00      	nop
 800aec8:	3710      	adds	r7, #16
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}

0800aece <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800aece:	b580      	push	{r7, lr}
 800aed0:	b084      	sub	sp, #16
 800aed2:	af00      	add	r7, sp, #0
 800aed4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aed6:	f001 fd61 	bl	800c99c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d102      	bne.n	800aee8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800aee2:	2301      	movs	r3, #1
 800aee4:	60fb      	str	r3, [r7, #12]
 800aee6:	e001      	b.n	800aeec <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800aee8:	2300      	movs	r3, #0
 800aeea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aeec:	f001 fd8a 	bl	800ca04 <vPortExitCritical>

	return xReturn;
 800aef0:	68fb      	ldr	r3, [r7, #12]
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800aefa:	b580      	push	{r7, lr}
 800aefc:	b084      	sub	sp, #16
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800af02:	f001 fd4b 	bl	800c99c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af0e:	429a      	cmp	r2, r3
 800af10:	d102      	bne.n	800af18 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800af12:	2301      	movs	r3, #1
 800af14:	60fb      	str	r3, [r7, #12]
 800af16:	e001      	b.n	800af1c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800af18:	2300      	movs	r3, #0
 800af1a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800af1c:	f001 fd72 	bl	800ca04 <vPortExitCritical>

	return xReturn;
 800af20:	68fb      	ldr	r3, [r7, #12]
}
 800af22:	4618      	mov	r0, r3
 800af24:	3710      	adds	r7, #16
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}
	...

0800af2c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800af2c:	b480      	push	{r7}
 800af2e:	b085      	sub	sp, #20
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800af36:	2300      	movs	r3, #0
 800af38:	60fb      	str	r3, [r7, #12]
 800af3a:	e014      	b.n	800af66 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800af3c:	4a0f      	ldr	r2, [pc, #60]	; (800af7c <vQueueAddToRegistry+0x50>)
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800af44:	2b00      	cmp	r3, #0
 800af46:	d10b      	bne.n	800af60 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800af48:	490c      	ldr	r1, [pc, #48]	; (800af7c <vQueueAddToRegistry+0x50>)
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	683a      	ldr	r2, [r7, #0]
 800af4e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800af52:	4a0a      	ldr	r2, [pc, #40]	; (800af7c <vQueueAddToRegistry+0x50>)
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	00db      	lsls	r3, r3, #3
 800af58:	4413      	add	r3, r2
 800af5a:	687a      	ldr	r2, [r7, #4]
 800af5c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800af5e:	e006      	b.n	800af6e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	3301      	adds	r3, #1
 800af64:	60fb      	str	r3, [r7, #12]
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	2b07      	cmp	r3, #7
 800af6a:	d9e7      	bls.n	800af3c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800af6c:	bf00      	nop
 800af6e:	bf00      	nop
 800af70:	3714      	adds	r7, #20
 800af72:	46bd      	mov	sp, r7
 800af74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af78:	4770      	bx	lr
 800af7a:	bf00      	nop
 800af7c:	20009654 	.word	0x20009654

0800af80 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800af80:	b480      	push	{r7}
 800af82:	b085      	sub	sp, #20
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800af88:	2300      	movs	r3, #0
 800af8a:	60fb      	str	r3, [r7, #12]
 800af8c:	e016      	b.n	800afbc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800af8e:	4a10      	ldr	r2, [pc, #64]	; (800afd0 <vQueueUnregisterQueue+0x50>)
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	00db      	lsls	r3, r3, #3
 800af94:	4413      	add	r3, r2
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	687a      	ldr	r2, [r7, #4]
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d10b      	bne.n	800afb6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800af9e:	4a0c      	ldr	r2, [pc, #48]	; (800afd0 <vQueueUnregisterQueue+0x50>)
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2100      	movs	r1, #0
 800afa4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800afa8:	4a09      	ldr	r2, [pc, #36]	; (800afd0 <vQueueUnregisterQueue+0x50>)
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	00db      	lsls	r3, r3, #3
 800afae:	4413      	add	r3, r2
 800afb0:	2200      	movs	r2, #0
 800afb2:	605a      	str	r2, [r3, #4]
				break;
 800afb4:	e006      	b.n	800afc4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	3301      	adds	r3, #1
 800afba:	60fb      	str	r3, [r7, #12]
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2b07      	cmp	r3, #7
 800afc0:	d9e5      	bls.n	800af8e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800afc2:	bf00      	nop
 800afc4:	bf00      	nop
 800afc6:	3714      	adds	r7, #20
 800afc8:	46bd      	mov	sp, r7
 800afca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afce:	4770      	bx	lr
 800afd0:	20009654 	.word	0x20009654

0800afd4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b086      	sub	sp, #24
 800afd8:	af00      	add	r7, sp, #0
 800afda:	60f8      	str	r0, [r7, #12]
 800afdc:	60b9      	str	r1, [r7, #8]
 800afde:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800afe4:	f001 fcda 	bl	800c99c <vPortEnterCritical>
 800afe8:	697b      	ldr	r3, [r7, #20]
 800afea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800afee:	b25b      	sxtb	r3, r3
 800aff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aff4:	d103      	bne.n	800affe <vQueueWaitForMessageRestricted+0x2a>
 800aff6:	697b      	ldr	r3, [r7, #20]
 800aff8:	2200      	movs	r2, #0
 800affa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b004:	b25b      	sxtb	r3, r3
 800b006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b00a:	d103      	bne.n	800b014 <vQueueWaitForMessageRestricted+0x40>
 800b00c:	697b      	ldr	r3, [r7, #20]
 800b00e:	2200      	movs	r2, #0
 800b010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b014:	f001 fcf6 	bl	800ca04 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d106      	bne.n	800b02e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	3324      	adds	r3, #36	; 0x24
 800b024:	687a      	ldr	r2, [r7, #4]
 800b026:	68b9      	ldr	r1, [r7, #8]
 800b028:	4618      	mov	r0, r3
 800b02a:	f000 fc63 	bl	800b8f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b02e:	6978      	ldr	r0, [r7, #20]
 800b030:	f7ff fefb 	bl	800ae2a <prvUnlockQueue>
	}
 800b034:	bf00      	nop
 800b036:	3718      	adds	r7, #24
 800b038:	46bd      	mov	sp, r7
 800b03a:	bd80      	pop	{r7, pc}

0800b03c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b08e      	sub	sp, #56	; 0x38
 800b040:	af04      	add	r7, sp, #16
 800b042:	60f8      	str	r0, [r7, #12]
 800b044:	60b9      	str	r1, [r7, #8]
 800b046:	607a      	str	r2, [r7, #4]
 800b048:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b04a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d10c      	bne.n	800b06a <xTaskCreateStatic+0x2e>
	__asm volatile
 800b050:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b054:	b672      	cpsid	i
 800b056:	f383 8811 	msr	BASEPRI, r3
 800b05a:	f3bf 8f6f 	isb	sy
 800b05e:	f3bf 8f4f 	dsb	sy
 800b062:	b662      	cpsie	i
 800b064:	623b      	str	r3, [r7, #32]
}
 800b066:	bf00      	nop
 800b068:	e7fe      	b.n	800b068 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800b06a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d10c      	bne.n	800b08a <xTaskCreateStatic+0x4e>
	__asm volatile
 800b070:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b074:	b672      	cpsid	i
 800b076:	f383 8811 	msr	BASEPRI, r3
 800b07a:	f3bf 8f6f 	isb	sy
 800b07e:	f3bf 8f4f 	dsb	sy
 800b082:	b662      	cpsie	i
 800b084:	61fb      	str	r3, [r7, #28]
}
 800b086:	bf00      	nop
 800b088:	e7fe      	b.n	800b088 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b08a:	235c      	movs	r3, #92	; 0x5c
 800b08c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	2b5c      	cmp	r3, #92	; 0x5c
 800b092:	d00c      	beq.n	800b0ae <xTaskCreateStatic+0x72>
	__asm volatile
 800b094:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b098:	b672      	cpsid	i
 800b09a:	f383 8811 	msr	BASEPRI, r3
 800b09e:	f3bf 8f6f 	isb	sy
 800b0a2:	f3bf 8f4f 	dsb	sy
 800b0a6:	b662      	cpsie	i
 800b0a8:	61bb      	str	r3, [r7, #24]
}
 800b0aa:	bf00      	nop
 800b0ac:	e7fe      	b.n	800b0ac <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b0ae:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d01e      	beq.n	800b0f4 <xTaskCreateStatic+0xb8>
 800b0b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d01b      	beq.n	800b0f4 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0be:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b0c4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0c8:	2202      	movs	r2, #2
 800b0ca:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	9303      	str	r3, [sp, #12]
 800b0d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b0d4:	9302      	str	r3, [sp, #8]
 800b0d6:	f107 0314 	add.w	r3, r7, #20
 800b0da:	9301      	str	r3, [sp, #4]
 800b0dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0de:	9300      	str	r3, [sp, #0]
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	687a      	ldr	r2, [r7, #4]
 800b0e4:	68b9      	ldr	r1, [r7, #8]
 800b0e6:	68f8      	ldr	r0, [r7, #12]
 800b0e8:	f000 f850 	bl	800b18c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b0ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b0ee:	f000 f8df 	bl	800b2b0 <prvAddNewTaskToReadyList>
 800b0f2:	e001      	b.n	800b0f8 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b0f8:	697b      	ldr	r3, [r7, #20]
	}
 800b0fa:	4618      	mov	r0, r3
 800b0fc:	3728      	adds	r7, #40	; 0x28
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b102:	b580      	push	{r7, lr}
 800b104:	b08c      	sub	sp, #48	; 0x30
 800b106:	af04      	add	r7, sp, #16
 800b108:	60f8      	str	r0, [r7, #12]
 800b10a:	60b9      	str	r1, [r7, #8]
 800b10c:	603b      	str	r3, [r7, #0]
 800b10e:	4613      	mov	r3, r2
 800b110:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b112:	88fb      	ldrh	r3, [r7, #6]
 800b114:	009b      	lsls	r3, r3, #2
 800b116:	4618      	mov	r0, r3
 800b118:	f001 fd6c 	bl	800cbf4 <pvPortMalloc>
 800b11c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d00e      	beq.n	800b142 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b124:	205c      	movs	r0, #92	; 0x5c
 800b126:	f001 fd65 	bl	800cbf4 <pvPortMalloc>
 800b12a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b12c:	69fb      	ldr	r3, [r7, #28]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d003      	beq.n	800b13a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b132:	69fb      	ldr	r3, [r7, #28]
 800b134:	697a      	ldr	r2, [r7, #20]
 800b136:	631a      	str	r2, [r3, #48]	; 0x30
 800b138:	e005      	b.n	800b146 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b13a:	6978      	ldr	r0, [r7, #20]
 800b13c:	f001 fe24 	bl	800cd88 <vPortFree>
 800b140:	e001      	b.n	800b146 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b142:	2300      	movs	r3, #0
 800b144:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b146:	69fb      	ldr	r3, [r7, #28]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d017      	beq.n	800b17c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b14c:	69fb      	ldr	r3, [r7, #28]
 800b14e:	2200      	movs	r2, #0
 800b150:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b154:	88fa      	ldrh	r2, [r7, #6]
 800b156:	2300      	movs	r3, #0
 800b158:	9303      	str	r3, [sp, #12]
 800b15a:	69fb      	ldr	r3, [r7, #28]
 800b15c:	9302      	str	r3, [sp, #8]
 800b15e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b160:	9301      	str	r3, [sp, #4]
 800b162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b164:	9300      	str	r3, [sp, #0]
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	68b9      	ldr	r1, [r7, #8]
 800b16a:	68f8      	ldr	r0, [r7, #12]
 800b16c:	f000 f80e 	bl	800b18c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b170:	69f8      	ldr	r0, [r7, #28]
 800b172:	f000 f89d 	bl	800b2b0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b176:	2301      	movs	r3, #1
 800b178:	61bb      	str	r3, [r7, #24]
 800b17a:	e002      	b.n	800b182 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b17c:	f04f 33ff 	mov.w	r3, #4294967295
 800b180:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b182:	69bb      	ldr	r3, [r7, #24]
	}
 800b184:	4618      	mov	r0, r3
 800b186:	3720      	adds	r7, #32
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}

0800b18c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b088      	sub	sp, #32
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	60b9      	str	r1, [r7, #8]
 800b196:	607a      	str	r2, [r7, #4]
 800b198:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b19a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b19c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	461a      	mov	r2, r3
 800b1a4:	21a5      	movs	r1, #165	; 0xa5
 800b1a6:	f010 f9ed 	bl	801b584 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b1aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b1ae:	6879      	ldr	r1, [r7, #4]
 800b1b0:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800b1b4:	440b      	add	r3, r1
 800b1b6:	009b      	lsls	r3, r3, #2
 800b1b8:	4413      	add	r3, r2
 800b1ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b1bc:	69bb      	ldr	r3, [r7, #24]
 800b1be:	f023 0307 	bic.w	r3, r3, #7
 800b1c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b1c4:	69bb      	ldr	r3, [r7, #24]
 800b1c6:	f003 0307 	and.w	r3, r3, #7
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d00c      	beq.n	800b1e8 <prvInitialiseNewTask+0x5c>
	__asm volatile
 800b1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1d2:	b672      	cpsid	i
 800b1d4:	f383 8811 	msr	BASEPRI, r3
 800b1d8:	f3bf 8f6f 	isb	sy
 800b1dc:	f3bf 8f4f 	dsb	sy
 800b1e0:	b662      	cpsie	i
 800b1e2:	617b      	str	r3, [r7, #20]
}
 800b1e4:	bf00      	nop
 800b1e6:	e7fe      	b.n	800b1e6 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	d01f      	beq.n	800b22e <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	61fb      	str	r3, [r7, #28]
 800b1f2:	e012      	b.n	800b21a <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b1f4:	68ba      	ldr	r2, [r7, #8]
 800b1f6:	69fb      	ldr	r3, [r7, #28]
 800b1f8:	4413      	add	r3, r2
 800b1fa:	7819      	ldrb	r1, [r3, #0]
 800b1fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b1fe:	69fb      	ldr	r3, [r7, #28]
 800b200:	4413      	add	r3, r2
 800b202:	3334      	adds	r3, #52	; 0x34
 800b204:	460a      	mov	r2, r1
 800b206:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b208:	68ba      	ldr	r2, [r7, #8]
 800b20a:	69fb      	ldr	r3, [r7, #28]
 800b20c:	4413      	add	r3, r2
 800b20e:	781b      	ldrb	r3, [r3, #0]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d006      	beq.n	800b222 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b214:	69fb      	ldr	r3, [r7, #28]
 800b216:	3301      	adds	r3, #1
 800b218:	61fb      	str	r3, [r7, #28]
 800b21a:	69fb      	ldr	r3, [r7, #28]
 800b21c:	2b0f      	cmp	r3, #15
 800b21e:	d9e9      	bls.n	800b1f4 <prvInitialiseNewTask+0x68>
 800b220:	e000      	b.n	800b224 <prvInitialiseNewTask+0x98>
			{
				break;
 800b222:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b226:	2200      	movs	r2, #0
 800b228:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b22c:	e003      	b.n	800b236 <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b22e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b230:	2200      	movs	r2, #0
 800b232:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b238:	2b37      	cmp	r3, #55	; 0x37
 800b23a:	d901      	bls.n	800b240 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b23c:	2337      	movs	r3, #55	; 0x37
 800b23e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b240:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b242:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b244:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b248:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b24a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b24c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b24e:	2200      	movs	r2, #0
 800b250:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b254:	3304      	adds	r3, #4
 800b256:	4618      	mov	r0, r3
 800b258:	f7fe fd0c 	bl	8009c74 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b25e:	3318      	adds	r3, #24
 800b260:	4618      	mov	r0, r3
 800b262:	f7fe fd07 	bl	8009c74 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b268:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b26a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b26c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b26e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b274:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b278:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b27a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b27c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b27e:	2200      	movs	r2, #0
 800b280:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b284:	2200      	movs	r2, #0
 800b286:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b28a:	683a      	ldr	r2, [r7, #0]
 800b28c:	68f9      	ldr	r1, [r7, #12]
 800b28e:	69b8      	ldr	r0, [r7, #24]
 800b290:	f001 fa76 	bl	800c780 <pxPortInitialiseStack>
 800b294:	4602      	mov	r2, r0
 800b296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b298:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b29a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d002      	beq.n	800b2a6 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b2a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b2a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b2a6:	bf00      	nop
 800b2a8:	3720      	adds	r7, #32
 800b2aa:	46bd      	mov	sp, r7
 800b2ac:	bd80      	pop	{r7, pc}
	...

0800b2b0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b2b0:	b580      	push	{r7, lr}
 800b2b2:	b082      	sub	sp, #8
 800b2b4:	af00      	add	r7, sp, #0
 800b2b6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b2b8:	f001 fb70 	bl	800c99c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b2bc:	4b2d      	ldr	r3, [pc, #180]	; (800b374 <prvAddNewTaskToReadyList+0xc4>)
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	4a2c      	ldr	r2, [pc, #176]	; (800b374 <prvAddNewTaskToReadyList+0xc4>)
 800b2c4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b2c6:	4b2c      	ldr	r3, [pc, #176]	; (800b378 <prvAddNewTaskToReadyList+0xc8>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d109      	bne.n	800b2e2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b2ce:	4a2a      	ldr	r2, [pc, #168]	; (800b378 <prvAddNewTaskToReadyList+0xc8>)
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b2d4:	4b27      	ldr	r3, [pc, #156]	; (800b374 <prvAddNewTaskToReadyList+0xc4>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	d110      	bne.n	800b2fe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b2dc:	f000 fc3e 	bl	800bb5c <prvInitialiseTaskLists>
 800b2e0:	e00d      	b.n	800b2fe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b2e2:	4b26      	ldr	r3, [pc, #152]	; (800b37c <prvAddNewTaskToReadyList+0xcc>)
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d109      	bne.n	800b2fe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b2ea:	4b23      	ldr	r3, [pc, #140]	; (800b378 <prvAddNewTaskToReadyList+0xc8>)
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d802      	bhi.n	800b2fe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b2f8:	4a1f      	ldr	r2, [pc, #124]	; (800b378 <prvAddNewTaskToReadyList+0xc8>)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b2fe:	4b20      	ldr	r3, [pc, #128]	; (800b380 <prvAddNewTaskToReadyList+0xd0>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	3301      	adds	r3, #1
 800b304:	4a1e      	ldr	r2, [pc, #120]	; (800b380 <prvAddNewTaskToReadyList+0xd0>)
 800b306:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b308:	4b1d      	ldr	r3, [pc, #116]	; (800b380 <prvAddNewTaskToReadyList+0xd0>)
 800b30a:	681a      	ldr	r2, [r3, #0]
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b314:	4b1b      	ldr	r3, [pc, #108]	; (800b384 <prvAddNewTaskToReadyList+0xd4>)
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	429a      	cmp	r2, r3
 800b31a:	d903      	bls.n	800b324 <prvAddNewTaskToReadyList+0x74>
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b320:	4a18      	ldr	r2, [pc, #96]	; (800b384 <prvAddNewTaskToReadyList+0xd4>)
 800b322:	6013      	str	r3, [r2, #0]
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b328:	4613      	mov	r3, r2
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	4413      	add	r3, r2
 800b32e:	009b      	lsls	r3, r3, #2
 800b330:	4a15      	ldr	r2, [pc, #84]	; (800b388 <prvAddNewTaskToReadyList+0xd8>)
 800b332:	441a      	add	r2, r3
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	3304      	adds	r3, #4
 800b338:	4619      	mov	r1, r3
 800b33a:	4610      	mov	r0, r2
 800b33c:	f7fe fca7 	bl	8009c8e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b340:	f001 fb60 	bl	800ca04 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b344:	4b0d      	ldr	r3, [pc, #52]	; (800b37c <prvAddNewTaskToReadyList+0xcc>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d00e      	beq.n	800b36a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b34c:	4b0a      	ldr	r3, [pc, #40]	; (800b378 <prvAddNewTaskToReadyList+0xc8>)
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b356:	429a      	cmp	r2, r3
 800b358:	d207      	bcs.n	800b36a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b35a:	4b0c      	ldr	r3, [pc, #48]	; (800b38c <prvAddNewTaskToReadyList+0xdc>)
 800b35c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b360:	601a      	str	r2, [r3, #0]
 800b362:	f3bf 8f4f 	dsb	sy
 800b366:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b36a:	bf00      	nop
 800b36c:	3708      	adds	r7, #8
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
 800b372:	bf00      	nop
 800b374:	20009b68 	.word	0x20009b68
 800b378:	20009694 	.word	0x20009694
 800b37c:	20009b74 	.word	0x20009b74
 800b380:	20009b84 	.word	0x20009b84
 800b384:	20009b70 	.word	0x20009b70
 800b388:	20009698 	.word	0x20009698
 800b38c:	e000ed04 	.word	0xe000ed04

0800b390 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b390:	b580      	push	{r7, lr}
 800b392:	b084      	sub	sp, #16
 800b394:	af00      	add	r7, sp, #0
 800b396:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b398:	2300      	movs	r3, #0
 800b39a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d019      	beq.n	800b3d6 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b3a2:	4b14      	ldr	r3, [pc, #80]	; (800b3f4 <vTaskDelay+0x64>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d00c      	beq.n	800b3c4 <vTaskDelay+0x34>
	__asm volatile
 800b3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3ae:	b672      	cpsid	i
 800b3b0:	f383 8811 	msr	BASEPRI, r3
 800b3b4:	f3bf 8f6f 	isb	sy
 800b3b8:	f3bf 8f4f 	dsb	sy
 800b3bc:	b662      	cpsie	i
 800b3be:	60bb      	str	r3, [r7, #8]
}
 800b3c0:	bf00      	nop
 800b3c2:	e7fe      	b.n	800b3c2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800b3c4:	f000 f884 	bl	800b4d0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b3c8:	2100      	movs	r1, #0
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f000 fe28 	bl	800c020 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b3d0:	f000 f88c 	bl	800b4ec <xTaskResumeAll>
 800b3d4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d107      	bne.n	800b3ec <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800b3dc:	4b06      	ldr	r3, [pc, #24]	; (800b3f8 <vTaskDelay+0x68>)
 800b3de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3e2:	601a      	str	r2, [r3, #0]
 800b3e4:	f3bf 8f4f 	dsb	sy
 800b3e8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b3ec:	bf00      	nop
 800b3ee:	3710      	adds	r7, #16
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}
 800b3f4:	20009b90 	.word	0x20009b90
 800b3f8:	e000ed04 	.word	0xe000ed04

0800b3fc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b08a      	sub	sp, #40	; 0x28
 800b400:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b402:	2300      	movs	r3, #0
 800b404:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b406:	2300      	movs	r3, #0
 800b408:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b40a:	463a      	mov	r2, r7
 800b40c:	1d39      	adds	r1, r7, #4
 800b40e:	f107 0308 	add.w	r3, r7, #8
 800b412:	4618      	mov	r0, r3
 800b414:	f7fe fbda 	bl	8009bcc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b418:	6839      	ldr	r1, [r7, #0]
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	68ba      	ldr	r2, [r7, #8]
 800b41e:	9202      	str	r2, [sp, #8]
 800b420:	9301      	str	r3, [sp, #4]
 800b422:	2300      	movs	r3, #0
 800b424:	9300      	str	r3, [sp, #0]
 800b426:	2300      	movs	r3, #0
 800b428:	460a      	mov	r2, r1
 800b42a:	4923      	ldr	r1, [pc, #140]	; (800b4b8 <vTaskStartScheduler+0xbc>)
 800b42c:	4823      	ldr	r0, [pc, #140]	; (800b4bc <vTaskStartScheduler+0xc0>)
 800b42e:	f7ff fe05 	bl	800b03c <xTaskCreateStatic>
 800b432:	4603      	mov	r3, r0
 800b434:	4a22      	ldr	r2, [pc, #136]	; (800b4c0 <vTaskStartScheduler+0xc4>)
 800b436:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b438:	4b21      	ldr	r3, [pc, #132]	; (800b4c0 <vTaskStartScheduler+0xc4>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d002      	beq.n	800b446 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b440:	2301      	movs	r3, #1
 800b442:	617b      	str	r3, [r7, #20]
 800b444:	e001      	b.n	800b44a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b446:	2300      	movs	r3, #0
 800b448:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	2b01      	cmp	r3, #1
 800b44e:	d102      	bne.n	800b456 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b450:	f000 fe3a 	bl	800c0c8 <xTimerCreateTimerTask>
 800b454:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b456:	697b      	ldr	r3, [r7, #20]
 800b458:	2b01      	cmp	r3, #1
 800b45a:	d118      	bne.n	800b48e <vTaskStartScheduler+0x92>
	__asm volatile
 800b45c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b460:	b672      	cpsid	i
 800b462:	f383 8811 	msr	BASEPRI, r3
 800b466:	f3bf 8f6f 	isb	sy
 800b46a:	f3bf 8f4f 	dsb	sy
 800b46e:	b662      	cpsie	i
 800b470:	613b      	str	r3, [r7, #16]
}
 800b472:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b474:	4b13      	ldr	r3, [pc, #76]	; (800b4c4 <vTaskStartScheduler+0xc8>)
 800b476:	f04f 32ff 	mov.w	r2, #4294967295
 800b47a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b47c:	4b12      	ldr	r3, [pc, #72]	; (800b4c8 <vTaskStartScheduler+0xcc>)
 800b47e:	2201      	movs	r2, #1
 800b480:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b482:	4b12      	ldr	r3, [pc, #72]	; (800b4cc <vTaskStartScheduler+0xd0>)
 800b484:	2200      	movs	r2, #0
 800b486:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b488:	f001 fa0a 	bl	800c8a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b48c:	e010      	b.n	800b4b0 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b494:	d10c      	bne.n	800b4b0 <vTaskStartScheduler+0xb4>
	__asm volatile
 800b496:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b49a:	b672      	cpsid	i
 800b49c:	f383 8811 	msr	BASEPRI, r3
 800b4a0:	f3bf 8f6f 	isb	sy
 800b4a4:	f3bf 8f4f 	dsb	sy
 800b4a8:	b662      	cpsie	i
 800b4aa:	60fb      	str	r3, [r7, #12]
}
 800b4ac:	bf00      	nop
 800b4ae:	e7fe      	b.n	800b4ae <vTaskStartScheduler+0xb2>
}
 800b4b0:	bf00      	nop
 800b4b2:	3718      	adds	r7, #24
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}
 800b4b8:	0801caa0 	.word	0x0801caa0
 800b4bc:	0800bb2d 	.word	0x0800bb2d
 800b4c0:	20009b8c 	.word	0x20009b8c
 800b4c4:	20009b88 	.word	0x20009b88
 800b4c8:	20009b74 	.word	0x20009b74
 800b4cc:	20009b6c 	.word	0x20009b6c

0800b4d0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b4d4:	4b04      	ldr	r3, [pc, #16]	; (800b4e8 <vTaskSuspendAll+0x18>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	3301      	adds	r3, #1
 800b4da:	4a03      	ldr	r2, [pc, #12]	; (800b4e8 <vTaskSuspendAll+0x18>)
 800b4dc:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b4de:	bf00      	nop
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e6:	4770      	bx	lr
 800b4e8:	20009b90 	.word	0x20009b90

0800b4ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b084      	sub	sp, #16
 800b4f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b4f2:	2300      	movs	r3, #0
 800b4f4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b4fa:	4b43      	ldr	r3, [pc, #268]	; (800b608 <xTaskResumeAll+0x11c>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d10c      	bne.n	800b51c <xTaskResumeAll+0x30>
	__asm volatile
 800b502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b506:	b672      	cpsid	i
 800b508:	f383 8811 	msr	BASEPRI, r3
 800b50c:	f3bf 8f6f 	isb	sy
 800b510:	f3bf 8f4f 	dsb	sy
 800b514:	b662      	cpsie	i
 800b516:	603b      	str	r3, [r7, #0]
}
 800b518:	bf00      	nop
 800b51a:	e7fe      	b.n	800b51a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b51c:	f001 fa3e 	bl	800c99c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b520:	4b39      	ldr	r3, [pc, #228]	; (800b608 <xTaskResumeAll+0x11c>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	3b01      	subs	r3, #1
 800b526:	4a38      	ldr	r2, [pc, #224]	; (800b608 <xTaskResumeAll+0x11c>)
 800b528:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b52a:	4b37      	ldr	r3, [pc, #220]	; (800b608 <xTaskResumeAll+0x11c>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d162      	bne.n	800b5f8 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b532:	4b36      	ldr	r3, [pc, #216]	; (800b60c <xTaskResumeAll+0x120>)
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d05e      	beq.n	800b5f8 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b53a:	e02f      	b.n	800b59c <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b53c:	4b34      	ldr	r3, [pc, #208]	; (800b610 <xTaskResumeAll+0x124>)
 800b53e:	68db      	ldr	r3, [r3, #12]
 800b540:	68db      	ldr	r3, [r3, #12]
 800b542:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	3318      	adds	r3, #24
 800b548:	4618      	mov	r0, r3
 800b54a:	f7fe fbfd 	bl	8009d48 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	3304      	adds	r3, #4
 800b552:	4618      	mov	r0, r3
 800b554:	f7fe fbf8 	bl	8009d48 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b55c:	4b2d      	ldr	r3, [pc, #180]	; (800b614 <xTaskResumeAll+0x128>)
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	429a      	cmp	r2, r3
 800b562:	d903      	bls.n	800b56c <xTaskResumeAll+0x80>
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b568:	4a2a      	ldr	r2, [pc, #168]	; (800b614 <xTaskResumeAll+0x128>)
 800b56a:	6013      	str	r3, [r2, #0]
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b570:	4613      	mov	r3, r2
 800b572:	009b      	lsls	r3, r3, #2
 800b574:	4413      	add	r3, r2
 800b576:	009b      	lsls	r3, r3, #2
 800b578:	4a27      	ldr	r2, [pc, #156]	; (800b618 <xTaskResumeAll+0x12c>)
 800b57a:	441a      	add	r2, r3
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	3304      	adds	r3, #4
 800b580:	4619      	mov	r1, r3
 800b582:	4610      	mov	r0, r2
 800b584:	f7fe fb83 	bl	8009c8e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b58c:	4b23      	ldr	r3, [pc, #140]	; (800b61c <xTaskResumeAll+0x130>)
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b592:	429a      	cmp	r2, r3
 800b594:	d302      	bcc.n	800b59c <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800b596:	4b22      	ldr	r3, [pc, #136]	; (800b620 <xTaskResumeAll+0x134>)
 800b598:	2201      	movs	r2, #1
 800b59a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b59c:	4b1c      	ldr	r3, [pc, #112]	; (800b610 <xTaskResumeAll+0x124>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d1cb      	bne.n	800b53c <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d001      	beq.n	800b5ae <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b5aa:	f000 fb77 	bl	800bc9c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b5ae:	4b1d      	ldr	r3, [pc, #116]	; (800b624 <xTaskResumeAll+0x138>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d010      	beq.n	800b5dc <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b5ba:	f000 f859 	bl	800b670 <xTaskIncrementTick>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d002      	beq.n	800b5ca <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800b5c4:	4b16      	ldr	r3, [pc, #88]	; (800b620 <xTaskResumeAll+0x134>)
 800b5c6:	2201      	movs	r2, #1
 800b5c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	3b01      	subs	r3, #1
 800b5ce:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d1f1      	bne.n	800b5ba <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800b5d6:	4b13      	ldr	r3, [pc, #76]	; (800b624 <xTaskResumeAll+0x138>)
 800b5d8:	2200      	movs	r2, #0
 800b5da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b5dc:	4b10      	ldr	r3, [pc, #64]	; (800b620 <xTaskResumeAll+0x134>)
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d009      	beq.n	800b5f8 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b5e4:	2301      	movs	r3, #1
 800b5e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b5e8:	4b0f      	ldr	r3, [pc, #60]	; (800b628 <xTaskResumeAll+0x13c>)
 800b5ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5ee:	601a      	str	r2, [r3, #0]
 800b5f0:	f3bf 8f4f 	dsb	sy
 800b5f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b5f8:	f001 fa04 	bl	800ca04 <vPortExitCritical>

	return xAlreadyYielded;
 800b5fc:	68bb      	ldr	r3, [r7, #8]
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3710      	adds	r7, #16
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
 800b606:	bf00      	nop
 800b608:	20009b90 	.word	0x20009b90
 800b60c:	20009b68 	.word	0x20009b68
 800b610:	20009b28 	.word	0x20009b28
 800b614:	20009b70 	.word	0x20009b70
 800b618:	20009698 	.word	0x20009698
 800b61c:	20009694 	.word	0x20009694
 800b620:	20009b7c 	.word	0x20009b7c
 800b624:	20009b78 	.word	0x20009b78
 800b628:	e000ed04 	.word	0xe000ed04

0800b62c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b62c:	b480      	push	{r7}
 800b62e:	b083      	sub	sp, #12
 800b630:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b632:	4b05      	ldr	r3, [pc, #20]	; (800b648 <xTaskGetTickCount+0x1c>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b638:	687b      	ldr	r3, [r7, #4]
}
 800b63a:	4618      	mov	r0, r3
 800b63c:	370c      	adds	r7, #12
 800b63e:	46bd      	mov	sp, r7
 800b640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b644:	4770      	bx	lr
 800b646:	bf00      	nop
 800b648:	20009b6c 	.word	0x20009b6c

0800b64c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b082      	sub	sp, #8
 800b650:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b652:	f001 fa8b 	bl	800cb6c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b656:	2300      	movs	r3, #0
 800b658:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b65a:	4b04      	ldr	r3, [pc, #16]	; (800b66c <xTaskGetTickCountFromISR+0x20>)
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b660:	683b      	ldr	r3, [r7, #0]
}
 800b662:	4618      	mov	r0, r3
 800b664:	3708      	adds	r7, #8
 800b666:	46bd      	mov	sp, r7
 800b668:	bd80      	pop	{r7, pc}
 800b66a:	bf00      	nop
 800b66c:	20009b6c 	.word	0x20009b6c

0800b670 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b086      	sub	sp, #24
 800b674:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b676:	2300      	movs	r3, #0
 800b678:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b67a:	4b50      	ldr	r3, [pc, #320]	; (800b7bc <xTaskIncrementTick+0x14c>)
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	f040 808b 	bne.w	800b79a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b684:	4b4e      	ldr	r3, [pc, #312]	; (800b7c0 <xTaskIncrementTick+0x150>)
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	3301      	adds	r3, #1
 800b68a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b68c:	4a4c      	ldr	r2, [pc, #304]	; (800b7c0 <xTaskIncrementTick+0x150>)
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d122      	bne.n	800b6de <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800b698:	4b4a      	ldr	r3, [pc, #296]	; (800b7c4 <xTaskIncrementTick+0x154>)
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d00c      	beq.n	800b6bc <xTaskIncrementTick+0x4c>
	__asm volatile
 800b6a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6a6:	b672      	cpsid	i
 800b6a8:	f383 8811 	msr	BASEPRI, r3
 800b6ac:	f3bf 8f6f 	isb	sy
 800b6b0:	f3bf 8f4f 	dsb	sy
 800b6b4:	b662      	cpsie	i
 800b6b6:	603b      	str	r3, [r7, #0]
}
 800b6b8:	bf00      	nop
 800b6ba:	e7fe      	b.n	800b6ba <xTaskIncrementTick+0x4a>
 800b6bc:	4b41      	ldr	r3, [pc, #260]	; (800b7c4 <xTaskIncrementTick+0x154>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	60fb      	str	r3, [r7, #12]
 800b6c2:	4b41      	ldr	r3, [pc, #260]	; (800b7c8 <xTaskIncrementTick+0x158>)
 800b6c4:	681b      	ldr	r3, [r3, #0]
 800b6c6:	4a3f      	ldr	r2, [pc, #252]	; (800b7c4 <xTaskIncrementTick+0x154>)
 800b6c8:	6013      	str	r3, [r2, #0]
 800b6ca:	4a3f      	ldr	r2, [pc, #252]	; (800b7c8 <xTaskIncrementTick+0x158>)
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	6013      	str	r3, [r2, #0]
 800b6d0:	4b3e      	ldr	r3, [pc, #248]	; (800b7cc <xTaskIncrementTick+0x15c>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	4a3d      	ldr	r2, [pc, #244]	; (800b7cc <xTaskIncrementTick+0x15c>)
 800b6d8:	6013      	str	r3, [r2, #0]
 800b6da:	f000 fadf 	bl	800bc9c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b6de:	4b3c      	ldr	r3, [pc, #240]	; (800b7d0 <xTaskIncrementTick+0x160>)
 800b6e0:	681b      	ldr	r3, [r3, #0]
 800b6e2:	693a      	ldr	r2, [r7, #16]
 800b6e4:	429a      	cmp	r2, r3
 800b6e6:	d349      	bcc.n	800b77c <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6e8:	4b36      	ldr	r3, [pc, #216]	; (800b7c4 <xTaskIncrementTick+0x154>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d104      	bne.n	800b6fc <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6f2:	4b37      	ldr	r3, [pc, #220]	; (800b7d0 <xTaskIncrementTick+0x160>)
 800b6f4:	f04f 32ff 	mov.w	r2, #4294967295
 800b6f8:	601a      	str	r2, [r3, #0]
					break;
 800b6fa:	e03f      	b.n	800b77c <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b6fc:	4b31      	ldr	r3, [pc, #196]	; (800b7c4 <xTaskIncrementTick+0x154>)
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	68db      	ldr	r3, [r3, #12]
 800b702:	68db      	ldr	r3, [r3, #12]
 800b704:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b70c:	693a      	ldr	r2, [r7, #16]
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	429a      	cmp	r2, r3
 800b712:	d203      	bcs.n	800b71c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b714:	4a2e      	ldr	r2, [pc, #184]	; (800b7d0 <xTaskIncrementTick+0x160>)
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b71a:	e02f      	b.n	800b77c <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b71c:	68bb      	ldr	r3, [r7, #8]
 800b71e:	3304      	adds	r3, #4
 800b720:	4618      	mov	r0, r3
 800b722:	f7fe fb11 	bl	8009d48 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d004      	beq.n	800b738 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	3318      	adds	r3, #24
 800b732:	4618      	mov	r0, r3
 800b734:	f7fe fb08 	bl	8009d48 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b73c:	4b25      	ldr	r3, [pc, #148]	; (800b7d4 <xTaskIncrementTick+0x164>)
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	429a      	cmp	r2, r3
 800b742:	d903      	bls.n	800b74c <xTaskIncrementTick+0xdc>
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b748:	4a22      	ldr	r2, [pc, #136]	; (800b7d4 <xTaskIncrementTick+0x164>)
 800b74a:	6013      	str	r3, [r2, #0]
 800b74c:	68bb      	ldr	r3, [r7, #8]
 800b74e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b750:	4613      	mov	r3, r2
 800b752:	009b      	lsls	r3, r3, #2
 800b754:	4413      	add	r3, r2
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	4a1f      	ldr	r2, [pc, #124]	; (800b7d8 <xTaskIncrementTick+0x168>)
 800b75a:	441a      	add	r2, r3
 800b75c:	68bb      	ldr	r3, [r7, #8]
 800b75e:	3304      	adds	r3, #4
 800b760:	4619      	mov	r1, r3
 800b762:	4610      	mov	r0, r2
 800b764:	f7fe fa93 	bl	8009c8e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b768:	68bb      	ldr	r3, [r7, #8]
 800b76a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b76c:	4b1b      	ldr	r3, [pc, #108]	; (800b7dc <xTaskIncrementTick+0x16c>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b772:	429a      	cmp	r2, r3
 800b774:	d3b8      	bcc.n	800b6e8 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800b776:	2301      	movs	r3, #1
 800b778:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b77a:	e7b5      	b.n	800b6e8 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b77c:	4b17      	ldr	r3, [pc, #92]	; (800b7dc <xTaskIncrementTick+0x16c>)
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b782:	4915      	ldr	r1, [pc, #84]	; (800b7d8 <xTaskIncrementTick+0x168>)
 800b784:	4613      	mov	r3, r2
 800b786:	009b      	lsls	r3, r3, #2
 800b788:	4413      	add	r3, r2
 800b78a:	009b      	lsls	r3, r3, #2
 800b78c:	440b      	add	r3, r1
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2b01      	cmp	r3, #1
 800b792:	d907      	bls.n	800b7a4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800b794:	2301      	movs	r3, #1
 800b796:	617b      	str	r3, [r7, #20]
 800b798:	e004      	b.n	800b7a4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b79a:	4b11      	ldr	r3, [pc, #68]	; (800b7e0 <xTaskIncrementTick+0x170>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	3301      	adds	r3, #1
 800b7a0:	4a0f      	ldr	r2, [pc, #60]	; (800b7e0 <xTaskIncrementTick+0x170>)
 800b7a2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b7a4:	4b0f      	ldr	r3, [pc, #60]	; (800b7e4 <xTaskIncrementTick+0x174>)
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d001      	beq.n	800b7b0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800b7ac:	2301      	movs	r3, #1
 800b7ae:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b7b0:	697b      	ldr	r3, [r7, #20]
}
 800b7b2:	4618      	mov	r0, r3
 800b7b4:	3718      	adds	r7, #24
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	bd80      	pop	{r7, pc}
 800b7ba:	bf00      	nop
 800b7bc:	20009b90 	.word	0x20009b90
 800b7c0:	20009b6c 	.word	0x20009b6c
 800b7c4:	20009b20 	.word	0x20009b20
 800b7c8:	20009b24 	.word	0x20009b24
 800b7cc:	20009b80 	.word	0x20009b80
 800b7d0:	20009b88 	.word	0x20009b88
 800b7d4:	20009b70 	.word	0x20009b70
 800b7d8:	20009698 	.word	0x20009698
 800b7dc:	20009694 	.word	0x20009694
 800b7e0:	20009b78 	.word	0x20009b78
 800b7e4:	20009b7c 	.word	0x20009b7c

0800b7e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b7e8:	b480      	push	{r7}
 800b7ea:	b085      	sub	sp, #20
 800b7ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b7ee:	4b29      	ldr	r3, [pc, #164]	; (800b894 <vTaskSwitchContext+0xac>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d003      	beq.n	800b7fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b7f6:	4b28      	ldr	r3, [pc, #160]	; (800b898 <vTaskSwitchContext+0xb0>)
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b7fc:	e043      	b.n	800b886 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800b7fe:	4b26      	ldr	r3, [pc, #152]	; (800b898 <vTaskSwitchContext+0xb0>)
 800b800:	2200      	movs	r2, #0
 800b802:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b804:	4b25      	ldr	r3, [pc, #148]	; (800b89c <vTaskSwitchContext+0xb4>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	60fb      	str	r3, [r7, #12]
 800b80a:	e012      	b.n	800b832 <vTaskSwitchContext+0x4a>
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d10c      	bne.n	800b82c <vTaskSwitchContext+0x44>
	__asm volatile
 800b812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b816:	b672      	cpsid	i
 800b818:	f383 8811 	msr	BASEPRI, r3
 800b81c:	f3bf 8f6f 	isb	sy
 800b820:	f3bf 8f4f 	dsb	sy
 800b824:	b662      	cpsie	i
 800b826:	607b      	str	r3, [r7, #4]
}
 800b828:	bf00      	nop
 800b82a:	e7fe      	b.n	800b82a <vTaskSwitchContext+0x42>
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	3b01      	subs	r3, #1
 800b830:	60fb      	str	r3, [r7, #12]
 800b832:	491b      	ldr	r1, [pc, #108]	; (800b8a0 <vTaskSwitchContext+0xb8>)
 800b834:	68fa      	ldr	r2, [r7, #12]
 800b836:	4613      	mov	r3, r2
 800b838:	009b      	lsls	r3, r3, #2
 800b83a:	4413      	add	r3, r2
 800b83c:	009b      	lsls	r3, r3, #2
 800b83e:	440b      	add	r3, r1
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d0e2      	beq.n	800b80c <vTaskSwitchContext+0x24>
 800b846:	68fa      	ldr	r2, [r7, #12]
 800b848:	4613      	mov	r3, r2
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	4413      	add	r3, r2
 800b84e:	009b      	lsls	r3, r3, #2
 800b850:	4a13      	ldr	r2, [pc, #76]	; (800b8a0 <vTaskSwitchContext+0xb8>)
 800b852:	4413      	add	r3, r2
 800b854:	60bb      	str	r3, [r7, #8]
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	685b      	ldr	r3, [r3, #4]
 800b85a:	685a      	ldr	r2, [r3, #4]
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	605a      	str	r2, [r3, #4]
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	685a      	ldr	r2, [r3, #4]
 800b864:	68bb      	ldr	r3, [r7, #8]
 800b866:	3308      	adds	r3, #8
 800b868:	429a      	cmp	r2, r3
 800b86a:	d104      	bne.n	800b876 <vTaskSwitchContext+0x8e>
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	685b      	ldr	r3, [r3, #4]
 800b870:	685a      	ldr	r2, [r3, #4]
 800b872:	68bb      	ldr	r3, [r7, #8]
 800b874:	605a      	str	r2, [r3, #4]
 800b876:	68bb      	ldr	r3, [r7, #8]
 800b878:	685b      	ldr	r3, [r3, #4]
 800b87a:	68db      	ldr	r3, [r3, #12]
 800b87c:	4a09      	ldr	r2, [pc, #36]	; (800b8a4 <vTaskSwitchContext+0xbc>)
 800b87e:	6013      	str	r3, [r2, #0]
 800b880:	4a06      	ldr	r2, [pc, #24]	; (800b89c <vTaskSwitchContext+0xb4>)
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	6013      	str	r3, [r2, #0]
}
 800b886:	bf00      	nop
 800b888:	3714      	adds	r7, #20
 800b88a:	46bd      	mov	sp, r7
 800b88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b890:	4770      	bx	lr
 800b892:	bf00      	nop
 800b894:	20009b90 	.word	0x20009b90
 800b898:	20009b7c 	.word	0x20009b7c
 800b89c:	20009b70 	.word	0x20009b70
 800b8a0:	20009698 	.word	0x20009698
 800b8a4:	20009694 	.word	0x20009694

0800b8a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b084      	sub	sp, #16
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
 800b8b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d10c      	bne.n	800b8d2 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800b8b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8bc:	b672      	cpsid	i
 800b8be:	f383 8811 	msr	BASEPRI, r3
 800b8c2:	f3bf 8f6f 	isb	sy
 800b8c6:	f3bf 8f4f 	dsb	sy
 800b8ca:	b662      	cpsie	i
 800b8cc:	60fb      	str	r3, [r7, #12]
}
 800b8ce:	bf00      	nop
 800b8d0:	e7fe      	b.n	800b8d0 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b8d2:	4b07      	ldr	r3, [pc, #28]	; (800b8f0 <vTaskPlaceOnEventList+0x48>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	3318      	adds	r3, #24
 800b8d8:	4619      	mov	r1, r3
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f7fe f9fb 	bl	8009cd6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b8e0:	2101      	movs	r1, #1
 800b8e2:	6838      	ldr	r0, [r7, #0]
 800b8e4:	f000 fb9c 	bl	800c020 <prvAddCurrentTaskToDelayedList>
}
 800b8e8:	bf00      	nop
 800b8ea:	3710      	adds	r7, #16
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}
 800b8f0:	20009694 	.word	0x20009694

0800b8f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b086      	sub	sp, #24
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	60f8      	str	r0, [r7, #12]
 800b8fc:	60b9      	str	r1, [r7, #8]
 800b8fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d10c      	bne.n	800b920 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800b906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b90a:	b672      	cpsid	i
 800b90c:	f383 8811 	msr	BASEPRI, r3
 800b910:	f3bf 8f6f 	isb	sy
 800b914:	f3bf 8f4f 	dsb	sy
 800b918:	b662      	cpsie	i
 800b91a:	617b      	str	r3, [r7, #20]
}
 800b91c:	bf00      	nop
 800b91e:	e7fe      	b.n	800b91e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b920:	4b0a      	ldr	r3, [pc, #40]	; (800b94c <vTaskPlaceOnEventListRestricted+0x58>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	3318      	adds	r3, #24
 800b926:	4619      	mov	r1, r3
 800b928:	68f8      	ldr	r0, [r7, #12]
 800b92a:	f7fe f9b0 	bl	8009c8e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d002      	beq.n	800b93a <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800b934:	f04f 33ff 	mov.w	r3, #4294967295
 800b938:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b93a:	6879      	ldr	r1, [r7, #4]
 800b93c:	68b8      	ldr	r0, [r7, #8]
 800b93e:	f000 fb6f 	bl	800c020 <prvAddCurrentTaskToDelayedList>
	}
 800b942:	bf00      	nop
 800b944:	3718      	adds	r7, #24
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
 800b94a:	bf00      	nop
 800b94c:	20009694 	.word	0x20009694

0800b950 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b086      	sub	sp, #24
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	68db      	ldr	r3, [r3, #12]
 800b95c:	68db      	ldr	r3, [r3, #12]
 800b95e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	2b00      	cmp	r3, #0
 800b964:	d10c      	bne.n	800b980 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800b966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b96a:	b672      	cpsid	i
 800b96c:	f383 8811 	msr	BASEPRI, r3
 800b970:	f3bf 8f6f 	isb	sy
 800b974:	f3bf 8f4f 	dsb	sy
 800b978:	b662      	cpsie	i
 800b97a:	60fb      	str	r3, [r7, #12]
}
 800b97c:	bf00      	nop
 800b97e:	e7fe      	b.n	800b97e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b980:	693b      	ldr	r3, [r7, #16]
 800b982:	3318      	adds	r3, #24
 800b984:	4618      	mov	r0, r3
 800b986:	f7fe f9df 	bl	8009d48 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b98a:	4b1e      	ldr	r3, [pc, #120]	; (800ba04 <xTaskRemoveFromEventList+0xb4>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d11d      	bne.n	800b9ce <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b992:	693b      	ldr	r3, [r7, #16]
 800b994:	3304      	adds	r3, #4
 800b996:	4618      	mov	r0, r3
 800b998:	f7fe f9d6 	bl	8009d48 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b99c:	693b      	ldr	r3, [r7, #16]
 800b99e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9a0:	4b19      	ldr	r3, [pc, #100]	; (800ba08 <xTaskRemoveFromEventList+0xb8>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	429a      	cmp	r2, r3
 800b9a6:	d903      	bls.n	800b9b0 <xTaskRemoveFromEventList+0x60>
 800b9a8:	693b      	ldr	r3, [r7, #16]
 800b9aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9ac:	4a16      	ldr	r2, [pc, #88]	; (800ba08 <xTaskRemoveFromEventList+0xb8>)
 800b9ae:	6013      	str	r3, [r2, #0]
 800b9b0:	693b      	ldr	r3, [r7, #16]
 800b9b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9b4:	4613      	mov	r3, r2
 800b9b6:	009b      	lsls	r3, r3, #2
 800b9b8:	4413      	add	r3, r2
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	4a13      	ldr	r2, [pc, #76]	; (800ba0c <xTaskRemoveFromEventList+0xbc>)
 800b9be:	441a      	add	r2, r3
 800b9c0:	693b      	ldr	r3, [r7, #16]
 800b9c2:	3304      	adds	r3, #4
 800b9c4:	4619      	mov	r1, r3
 800b9c6:	4610      	mov	r0, r2
 800b9c8:	f7fe f961 	bl	8009c8e <vListInsertEnd>
 800b9cc:	e005      	b.n	800b9da <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	3318      	adds	r3, #24
 800b9d2:	4619      	mov	r1, r3
 800b9d4:	480e      	ldr	r0, [pc, #56]	; (800ba10 <xTaskRemoveFromEventList+0xc0>)
 800b9d6:	f7fe f95a 	bl	8009c8e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b9da:	693b      	ldr	r3, [r7, #16]
 800b9dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9de:	4b0d      	ldr	r3, [pc, #52]	; (800ba14 <xTaskRemoveFromEventList+0xc4>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9e4:	429a      	cmp	r2, r3
 800b9e6:	d905      	bls.n	800b9f4 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b9ec:	4b0a      	ldr	r3, [pc, #40]	; (800ba18 <xTaskRemoveFromEventList+0xc8>)
 800b9ee:	2201      	movs	r2, #1
 800b9f0:	601a      	str	r2, [r3, #0]
 800b9f2:	e001      	b.n	800b9f8 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b9f8:	697b      	ldr	r3, [r7, #20]
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	3718      	adds	r7, #24
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}
 800ba02:	bf00      	nop
 800ba04:	20009b90 	.word	0x20009b90
 800ba08:	20009b70 	.word	0x20009b70
 800ba0c:	20009698 	.word	0x20009698
 800ba10:	20009b28 	.word	0x20009b28
 800ba14:	20009694 	.word	0x20009694
 800ba18:	20009b7c 	.word	0x20009b7c

0800ba1c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ba1c:	b480      	push	{r7}
 800ba1e:	b083      	sub	sp, #12
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ba24:	4b06      	ldr	r3, [pc, #24]	; (800ba40 <vTaskInternalSetTimeOutState+0x24>)
 800ba26:	681a      	ldr	r2, [r3, #0]
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ba2c:	4b05      	ldr	r3, [pc, #20]	; (800ba44 <vTaskInternalSetTimeOutState+0x28>)
 800ba2e:	681a      	ldr	r2, [r3, #0]
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	605a      	str	r2, [r3, #4]
}
 800ba34:	bf00      	nop
 800ba36:	370c      	adds	r7, #12
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr
 800ba40:	20009b80 	.word	0x20009b80
 800ba44:	20009b6c 	.word	0x20009b6c

0800ba48 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ba48:	b580      	push	{r7, lr}
 800ba4a:	b088      	sub	sp, #32
 800ba4c:	af00      	add	r7, sp, #0
 800ba4e:	6078      	str	r0, [r7, #4]
 800ba50:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d10c      	bne.n	800ba72 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800ba58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba5c:	b672      	cpsid	i
 800ba5e:	f383 8811 	msr	BASEPRI, r3
 800ba62:	f3bf 8f6f 	isb	sy
 800ba66:	f3bf 8f4f 	dsb	sy
 800ba6a:	b662      	cpsie	i
 800ba6c:	613b      	str	r3, [r7, #16]
}
 800ba6e:	bf00      	nop
 800ba70:	e7fe      	b.n	800ba70 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d10c      	bne.n	800ba92 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800ba78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba7c:	b672      	cpsid	i
 800ba7e:	f383 8811 	msr	BASEPRI, r3
 800ba82:	f3bf 8f6f 	isb	sy
 800ba86:	f3bf 8f4f 	dsb	sy
 800ba8a:	b662      	cpsie	i
 800ba8c:	60fb      	str	r3, [r7, #12]
}
 800ba8e:	bf00      	nop
 800ba90:	e7fe      	b.n	800ba90 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800ba92:	f000 ff83 	bl	800c99c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ba96:	4b1d      	ldr	r3, [pc, #116]	; (800bb0c <xTaskCheckForTimeOut+0xc4>)
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	685b      	ldr	r3, [r3, #4]
 800baa0:	69ba      	ldr	r2, [r7, #24]
 800baa2:	1ad3      	subs	r3, r2, r3
 800baa4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800baae:	d102      	bne.n	800bab6 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bab0:	2300      	movs	r3, #0
 800bab2:	61fb      	str	r3, [r7, #28]
 800bab4:	e023      	b.n	800bafe <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681a      	ldr	r2, [r3, #0]
 800baba:	4b15      	ldr	r3, [pc, #84]	; (800bb10 <xTaskCheckForTimeOut+0xc8>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	429a      	cmp	r2, r3
 800bac0:	d007      	beq.n	800bad2 <xTaskCheckForTimeOut+0x8a>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	69ba      	ldr	r2, [r7, #24]
 800bac8:	429a      	cmp	r2, r3
 800baca:	d302      	bcc.n	800bad2 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bacc:	2301      	movs	r3, #1
 800bace:	61fb      	str	r3, [r7, #28]
 800bad0:	e015      	b.n	800bafe <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	697a      	ldr	r2, [r7, #20]
 800bad8:	429a      	cmp	r2, r3
 800bada:	d20b      	bcs.n	800baf4 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800badc:	683b      	ldr	r3, [r7, #0]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	1ad2      	subs	r2, r2, r3
 800bae4:	683b      	ldr	r3, [r7, #0]
 800bae6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f7ff ff97 	bl	800ba1c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800baee:	2300      	movs	r3, #0
 800baf0:	61fb      	str	r3, [r7, #28]
 800baf2:	e004      	b.n	800bafe <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800baf4:	683b      	ldr	r3, [r7, #0]
 800baf6:	2200      	movs	r2, #0
 800baf8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bafa:	2301      	movs	r3, #1
 800bafc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bafe:	f000 ff81 	bl	800ca04 <vPortExitCritical>

	return xReturn;
 800bb02:	69fb      	ldr	r3, [r7, #28]
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3720      	adds	r7, #32
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}
 800bb0c:	20009b6c 	.word	0x20009b6c
 800bb10:	20009b80 	.word	0x20009b80

0800bb14 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bb14:	b480      	push	{r7}
 800bb16:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bb18:	4b03      	ldr	r3, [pc, #12]	; (800bb28 <vTaskMissedYield+0x14>)
 800bb1a:	2201      	movs	r2, #1
 800bb1c:	601a      	str	r2, [r3, #0]
}
 800bb1e:	bf00      	nop
 800bb20:	46bd      	mov	sp, r7
 800bb22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb26:	4770      	bx	lr
 800bb28:	20009b7c 	.word	0x20009b7c

0800bb2c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b082      	sub	sp, #8
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bb34:	f000 f852 	bl	800bbdc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bb38:	4b06      	ldr	r3, [pc, #24]	; (800bb54 <prvIdleTask+0x28>)
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	2b01      	cmp	r3, #1
 800bb3e:	d9f9      	bls.n	800bb34 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bb40:	4b05      	ldr	r3, [pc, #20]	; (800bb58 <prvIdleTask+0x2c>)
 800bb42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb46:	601a      	str	r2, [r3, #0]
 800bb48:	f3bf 8f4f 	dsb	sy
 800bb4c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bb50:	e7f0      	b.n	800bb34 <prvIdleTask+0x8>
 800bb52:	bf00      	nop
 800bb54:	20009698 	.word	0x20009698
 800bb58:	e000ed04 	.word	0xe000ed04

0800bb5c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b082      	sub	sp, #8
 800bb60:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb62:	2300      	movs	r3, #0
 800bb64:	607b      	str	r3, [r7, #4]
 800bb66:	e00c      	b.n	800bb82 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	4613      	mov	r3, r2
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	4413      	add	r3, r2
 800bb70:	009b      	lsls	r3, r3, #2
 800bb72:	4a12      	ldr	r2, [pc, #72]	; (800bbbc <prvInitialiseTaskLists+0x60>)
 800bb74:	4413      	add	r3, r2
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7fe f85c 	bl	8009c34 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	3301      	adds	r3, #1
 800bb80:	607b      	str	r3, [r7, #4]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	2b37      	cmp	r3, #55	; 0x37
 800bb86:	d9ef      	bls.n	800bb68 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bb88:	480d      	ldr	r0, [pc, #52]	; (800bbc0 <prvInitialiseTaskLists+0x64>)
 800bb8a:	f7fe f853 	bl	8009c34 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bb8e:	480d      	ldr	r0, [pc, #52]	; (800bbc4 <prvInitialiseTaskLists+0x68>)
 800bb90:	f7fe f850 	bl	8009c34 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bb94:	480c      	ldr	r0, [pc, #48]	; (800bbc8 <prvInitialiseTaskLists+0x6c>)
 800bb96:	f7fe f84d 	bl	8009c34 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bb9a:	480c      	ldr	r0, [pc, #48]	; (800bbcc <prvInitialiseTaskLists+0x70>)
 800bb9c:	f7fe f84a 	bl	8009c34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bba0:	480b      	ldr	r0, [pc, #44]	; (800bbd0 <prvInitialiseTaskLists+0x74>)
 800bba2:	f7fe f847 	bl	8009c34 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bba6:	4b0b      	ldr	r3, [pc, #44]	; (800bbd4 <prvInitialiseTaskLists+0x78>)
 800bba8:	4a05      	ldr	r2, [pc, #20]	; (800bbc0 <prvInitialiseTaskLists+0x64>)
 800bbaa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bbac:	4b0a      	ldr	r3, [pc, #40]	; (800bbd8 <prvInitialiseTaskLists+0x7c>)
 800bbae:	4a05      	ldr	r2, [pc, #20]	; (800bbc4 <prvInitialiseTaskLists+0x68>)
 800bbb0:	601a      	str	r2, [r3, #0]
}
 800bbb2:	bf00      	nop
 800bbb4:	3708      	adds	r7, #8
 800bbb6:	46bd      	mov	sp, r7
 800bbb8:	bd80      	pop	{r7, pc}
 800bbba:	bf00      	nop
 800bbbc:	20009698 	.word	0x20009698
 800bbc0:	20009af8 	.word	0x20009af8
 800bbc4:	20009b0c 	.word	0x20009b0c
 800bbc8:	20009b28 	.word	0x20009b28
 800bbcc:	20009b3c 	.word	0x20009b3c
 800bbd0:	20009b54 	.word	0x20009b54
 800bbd4:	20009b20 	.word	0x20009b20
 800bbd8:	20009b24 	.word	0x20009b24

0800bbdc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bbdc:	b580      	push	{r7, lr}
 800bbde:	b082      	sub	sp, #8
 800bbe0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bbe2:	e019      	b.n	800bc18 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bbe4:	f000 feda 	bl	800c99c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bbe8:	4b10      	ldr	r3, [pc, #64]	; (800bc2c <prvCheckTasksWaitingTermination+0x50>)
 800bbea:	68db      	ldr	r3, [r3, #12]
 800bbec:	68db      	ldr	r3, [r3, #12]
 800bbee:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	3304      	adds	r3, #4
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7fe f8a7 	bl	8009d48 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bbfa:	4b0d      	ldr	r3, [pc, #52]	; (800bc30 <prvCheckTasksWaitingTermination+0x54>)
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	3b01      	subs	r3, #1
 800bc00:	4a0b      	ldr	r2, [pc, #44]	; (800bc30 <prvCheckTasksWaitingTermination+0x54>)
 800bc02:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bc04:	4b0b      	ldr	r3, [pc, #44]	; (800bc34 <prvCheckTasksWaitingTermination+0x58>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	3b01      	subs	r3, #1
 800bc0a:	4a0a      	ldr	r2, [pc, #40]	; (800bc34 <prvCheckTasksWaitingTermination+0x58>)
 800bc0c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bc0e:	f000 fef9 	bl	800ca04 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f000 f810 	bl	800bc38 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bc18:	4b06      	ldr	r3, [pc, #24]	; (800bc34 <prvCheckTasksWaitingTermination+0x58>)
 800bc1a:	681b      	ldr	r3, [r3, #0]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d1e1      	bne.n	800bbe4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bc20:	bf00      	nop
 800bc22:	bf00      	nop
 800bc24:	3708      	adds	r7, #8
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}
 800bc2a:	bf00      	nop
 800bc2c:	20009b3c 	.word	0x20009b3c
 800bc30:	20009b68 	.word	0x20009b68
 800bc34:	20009b50 	.word	0x20009b50

0800bc38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b084      	sub	sp, #16
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d108      	bne.n	800bc5c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f001 f89a 	bl	800cd88 <vPortFree>
				vPortFree( pxTCB );
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	f001 f897 	bl	800cd88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bc5a:	e01a      	b.n	800bc92 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bc62:	2b01      	cmp	r3, #1
 800bc64:	d103      	bne.n	800bc6e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f001 f88e 	bl	800cd88 <vPortFree>
	}
 800bc6c:	e011      	b.n	800bc92 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800bc74:	2b02      	cmp	r3, #2
 800bc76:	d00c      	beq.n	800bc92 <prvDeleteTCB+0x5a>
	__asm volatile
 800bc78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc7c:	b672      	cpsid	i
 800bc7e:	f383 8811 	msr	BASEPRI, r3
 800bc82:	f3bf 8f6f 	isb	sy
 800bc86:	f3bf 8f4f 	dsb	sy
 800bc8a:	b662      	cpsie	i
 800bc8c:	60fb      	str	r3, [r7, #12]
}
 800bc8e:	bf00      	nop
 800bc90:	e7fe      	b.n	800bc90 <prvDeleteTCB+0x58>
	}
 800bc92:	bf00      	nop
 800bc94:	3710      	adds	r7, #16
 800bc96:	46bd      	mov	sp, r7
 800bc98:	bd80      	pop	{r7, pc}
	...

0800bc9c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800bc9c:	b480      	push	{r7}
 800bc9e:	b083      	sub	sp, #12
 800bca0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bca2:	4b0c      	ldr	r3, [pc, #48]	; (800bcd4 <prvResetNextTaskUnblockTime+0x38>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d104      	bne.n	800bcb6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800bcac:	4b0a      	ldr	r3, [pc, #40]	; (800bcd8 <prvResetNextTaskUnblockTime+0x3c>)
 800bcae:	f04f 32ff 	mov.w	r2, #4294967295
 800bcb2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bcb4:	e008      	b.n	800bcc8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcb6:	4b07      	ldr	r3, [pc, #28]	; (800bcd4 <prvResetNextTaskUnblockTime+0x38>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	68db      	ldr	r3, [r3, #12]
 800bcbc:	68db      	ldr	r3, [r3, #12]
 800bcbe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	685b      	ldr	r3, [r3, #4]
 800bcc4:	4a04      	ldr	r2, [pc, #16]	; (800bcd8 <prvResetNextTaskUnblockTime+0x3c>)
 800bcc6:	6013      	str	r3, [r2, #0]
}
 800bcc8:	bf00      	nop
 800bcca:	370c      	adds	r7, #12
 800bccc:	46bd      	mov	sp, r7
 800bcce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcd2:	4770      	bx	lr
 800bcd4:	20009b20 	.word	0x20009b20
 800bcd8:	20009b88 	.word	0x20009b88

0800bcdc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800bcdc:	b480      	push	{r7}
 800bcde:	b083      	sub	sp, #12
 800bce0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800bce2:	4b05      	ldr	r3, [pc, #20]	; (800bcf8 <xTaskGetCurrentTaskHandle+0x1c>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	607b      	str	r3, [r7, #4]

		return xReturn;
 800bce8:	687b      	ldr	r3, [r7, #4]
	}
 800bcea:	4618      	mov	r0, r3
 800bcec:	370c      	adds	r7, #12
 800bcee:	46bd      	mov	sp, r7
 800bcf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf4:	4770      	bx	lr
 800bcf6:	bf00      	nop
 800bcf8:	20009694 	.word	0x20009694

0800bcfc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b083      	sub	sp, #12
 800bd00:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bd02:	4b0b      	ldr	r3, [pc, #44]	; (800bd30 <xTaskGetSchedulerState+0x34>)
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d102      	bne.n	800bd10 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bd0a:	2301      	movs	r3, #1
 800bd0c:	607b      	str	r3, [r7, #4]
 800bd0e:	e008      	b.n	800bd22 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd10:	4b08      	ldr	r3, [pc, #32]	; (800bd34 <xTaskGetSchedulerState+0x38>)
 800bd12:	681b      	ldr	r3, [r3, #0]
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d102      	bne.n	800bd1e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bd18:	2302      	movs	r3, #2
 800bd1a:	607b      	str	r3, [r7, #4]
 800bd1c:	e001      	b.n	800bd22 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bd1e:	2300      	movs	r3, #0
 800bd20:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bd22:	687b      	ldr	r3, [r7, #4]
	}
 800bd24:	4618      	mov	r0, r3
 800bd26:	370c      	adds	r7, #12
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2e:	4770      	bx	lr
 800bd30:	20009b74 	.word	0x20009b74
 800bd34:	20009b90 	.word	0x20009b90

0800bd38 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b084      	sub	sp, #16
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bd44:	2300      	movs	r3, #0
 800bd46:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d051      	beq.n	800bdf2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bd4e:	68bb      	ldr	r3, [r7, #8]
 800bd50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd52:	4b2a      	ldr	r3, [pc, #168]	; (800bdfc <xTaskPriorityInherit+0xc4>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d241      	bcs.n	800bde0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	699b      	ldr	r3, [r3, #24]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	db06      	blt.n	800bd72 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd64:	4b25      	ldr	r3, [pc, #148]	; (800bdfc <xTaskPriorityInherit+0xc4>)
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd6a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bd72:	68bb      	ldr	r3, [r7, #8]
 800bd74:	6959      	ldr	r1, [r3, #20]
 800bd76:	68bb      	ldr	r3, [r7, #8]
 800bd78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd7a:	4613      	mov	r3, r2
 800bd7c:	009b      	lsls	r3, r3, #2
 800bd7e:	4413      	add	r3, r2
 800bd80:	009b      	lsls	r3, r3, #2
 800bd82:	4a1f      	ldr	r2, [pc, #124]	; (800be00 <xTaskPriorityInherit+0xc8>)
 800bd84:	4413      	add	r3, r2
 800bd86:	4299      	cmp	r1, r3
 800bd88:	d122      	bne.n	800bdd0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bd8a:	68bb      	ldr	r3, [r7, #8]
 800bd8c:	3304      	adds	r3, #4
 800bd8e:	4618      	mov	r0, r3
 800bd90:	f7fd ffda 	bl	8009d48 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bd94:	4b19      	ldr	r3, [pc, #100]	; (800bdfc <xTaskPriorityInherit+0xc4>)
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd9a:	68bb      	ldr	r3, [r7, #8]
 800bd9c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800bd9e:	68bb      	ldr	r3, [r7, #8]
 800bda0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bda2:	4b18      	ldr	r3, [pc, #96]	; (800be04 <xTaskPriorityInherit+0xcc>)
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d903      	bls.n	800bdb2 <xTaskPriorityInherit+0x7a>
 800bdaa:	68bb      	ldr	r3, [r7, #8]
 800bdac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdae:	4a15      	ldr	r2, [pc, #84]	; (800be04 <xTaskPriorityInherit+0xcc>)
 800bdb0:	6013      	str	r3, [r2, #0]
 800bdb2:	68bb      	ldr	r3, [r7, #8]
 800bdb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdb6:	4613      	mov	r3, r2
 800bdb8:	009b      	lsls	r3, r3, #2
 800bdba:	4413      	add	r3, r2
 800bdbc:	009b      	lsls	r3, r3, #2
 800bdbe:	4a10      	ldr	r2, [pc, #64]	; (800be00 <xTaskPriorityInherit+0xc8>)
 800bdc0:	441a      	add	r2, r3
 800bdc2:	68bb      	ldr	r3, [r7, #8]
 800bdc4:	3304      	adds	r3, #4
 800bdc6:	4619      	mov	r1, r3
 800bdc8:	4610      	mov	r0, r2
 800bdca:	f7fd ff60 	bl	8009c8e <vListInsertEnd>
 800bdce:	e004      	b.n	800bdda <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bdd0:	4b0a      	ldr	r3, [pc, #40]	; (800bdfc <xTaskPriorityInherit+0xc4>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdd6:	68bb      	ldr	r3, [r7, #8]
 800bdd8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800bdda:	2301      	movs	r3, #1
 800bddc:	60fb      	str	r3, [r7, #12]
 800bdde:	e008      	b.n	800bdf2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800bde4:	4b05      	ldr	r3, [pc, #20]	; (800bdfc <xTaskPriorityInherit+0xc4>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdea:	429a      	cmp	r2, r3
 800bdec:	d201      	bcs.n	800bdf2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800bdee:	2301      	movs	r3, #1
 800bdf0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bdf2:	68fb      	ldr	r3, [r7, #12]
	}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3710      	adds	r7, #16
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	bd80      	pop	{r7, pc}
 800bdfc:	20009694 	.word	0x20009694
 800be00:	20009698 	.word	0x20009698
 800be04:	20009b70 	.word	0x20009b70

0800be08 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b086      	sub	sp, #24
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800be14:	2300      	movs	r3, #0
 800be16:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d05a      	beq.n	800bed4 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800be1e:	4b30      	ldr	r3, [pc, #192]	; (800bee0 <xTaskPriorityDisinherit+0xd8>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	693a      	ldr	r2, [r7, #16]
 800be24:	429a      	cmp	r2, r3
 800be26:	d00c      	beq.n	800be42 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800be28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be2c:	b672      	cpsid	i
 800be2e:	f383 8811 	msr	BASEPRI, r3
 800be32:	f3bf 8f6f 	isb	sy
 800be36:	f3bf 8f4f 	dsb	sy
 800be3a:	b662      	cpsie	i
 800be3c:	60fb      	str	r3, [r7, #12]
}
 800be3e:	bf00      	nop
 800be40:	e7fe      	b.n	800be40 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be46:	2b00      	cmp	r3, #0
 800be48:	d10c      	bne.n	800be64 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800be4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be4e:	b672      	cpsid	i
 800be50:	f383 8811 	msr	BASEPRI, r3
 800be54:	f3bf 8f6f 	isb	sy
 800be58:	f3bf 8f4f 	dsb	sy
 800be5c:	b662      	cpsie	i
 800be5e:	60bb      	str	r3, [r7, #8]
}
 800be60:	bf00      	nop
 800be62:	e7fe      	b.n	800be62 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800be64:	693b      	ldr	r3, [r7, #16]
 800be66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be68:	1e5a      	subs	r2, r3, #1
 800be6a:	693b      	ldr	r3, [r7, #16]
 800be6c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800be6e:	693b      	ldr	r3, [r7, #16]
 800be70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800be72:	693b      	ldr	r3, [r7, #16]
 800be74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be76:	429a      	cmp	r2, r3
 800be78:	d02c      	beq.n	800bed4 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800be7a:	693b      	ldr	r3, [r7, #16]
 800be7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d128      	bne.n	800bed4 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800be82:	693b      	ldr	r3, [r7, #16]
 800be84:	3304      	adds	r3, #4
 800be86:	4618      	mov	r0, r3
 800be88:	f7fd ff5e 	bl	8009d48 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800be90:	693b      	ldr	r3, [r7, #16]
 800be92:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be98:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800be9c:	693b      	ldr	r3, [r7, #16]
 800be9e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bea4:	4b0f      	ldr	r3, [pc, #60]	; (800bee4 <xTaskPriorityDisinherit+0xdc>)
 800bea6:	681b      	ldr	r3, [r3, #0]
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d903      	bls.n	800beb4 <xTaskPriorityDisinherit+0xac>
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800beb0:	4a0c      	ldr	r2, [pc, #48]	; (800bee4 <xTaskPriorityDisinherit+0xdc>)
 800beb2:	6013      	str	r3, [r2, #0]
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800beb8:	4613      	mov	r3, r2
 800beba:	009b      	lsls	r3, r3, #2
 800bebc:	4413      	add	r3, r2
 800bebe:	009b      	lsls	r3, r3, #2
 800bec0:	4a09      	ldr	r2, [pc, #36]	; (800bee8 <xTaskPriorityDisinherit+0xe0>)
 800bec2:	441a      	add	r2, r3
 800bec4:	693b      	ldr	r3, [r7, #16]
 800bec6:	3304      	adds	r3, #4
 800bec8:	4619      	mov	r1, r3
 800beca:	4610      	mov	r0, r2
 800becc:	f7fd fedf 	bl	8009c8e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800bed0:	2301      	movs	r3, #1
 800bed2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800bed4:	697b      	ldr	r3, [r7, #20]
	}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3718      	adds	r7, #24
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}
 800bede:	bf00      	nop
 800bee0:	20009694 	.word	0x20009694
 800bee4:	20009b70 	.word	0x20009b70
 800bee8:	20009698 	.word	0x20009698

0800beec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800beec:	b580      	push	{r7, lr}
 800beee:	b088      	sub	sp, #32
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800befa:	2301      	movs	r3, #1
 800befc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d06e      	beq.n	800bfe2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800bf04:	69bb      	ldr	r3, [r7, #24]
 800bf06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d10c      	bne.n	800bf26 <vTaskPriorityDisinheritAfterTimeout+0x3a>
	__asm volatile
 800bf0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf10:	b672      	cpsid	i
 800bf12:	f383 8811 	msr	BASEPRI, r3
 800bf16:	f3bf 8f6f 	isb	sy
 800bf1a:	f3bf 8f4f 	dsb	sy
 800bf1e:	b662      	cpsie	i
 800bf20:	60fb      	str	r3, [r7, #12]
}
 800bf22:	bf00      	nop
 800bf24:	e7fe      	b.n	800bf24 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800bf26:	69bb      	ldr	r3, [r7, #24]
 800bf28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf2a:	683a      	ldr	r2, [r7, #0]
 800bf2c:	429a      	cmp	r2, r3
 800bf2e:	d902      	bls.n	800bf36 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	61fb      	str	r3, [r7, #28]
 800bf34:	e002      	b.n	800bf3c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800bf36:	69bb      	ldr	r3, [r7, #24]
 800bf38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf3a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800bf3c:	69bb      	ldr	r3, [r7, #24]
 800bf3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf40:	69fa      	ldr	r2, [r7, #28]
 800bf42:	429a      	cmp	r2, r3
 800bf44:	d04d      	beq.n	800bfe2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800bf46:	69bb      	ldr	r3, [r7, #24]
 800bf48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf4a:	697a      	ldr	r2, [r7, #20]
 800bf4c:	429a      	cmp	r2, r3
 800bf4e:	d148      	bne.n	800bfe2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800bf50:	4b26      	ldr	r3, [pc, #152]	; (800bfec <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	69ba      	ldr	r2, [r7, #24]
 800bf56:	429a      	cmp	r2, r3
 800bf58:	d10c      	bne.n	800bf74 <vTaskPriorityDisinheritAfterTimeout+0x88>
	__asm volatile
 800bf5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf5e:	b672      	cpsid	i
 800bf60:	f383 8811 	msr	BASEPRI, r3
 800bf64:	f3bf 8f6f 	isb	sy
 800bf68:	f3bf 8f4f 	dsb	sy
 800bf6c:	b662      	cpsie	i
 800bf6e:	60bb      	str	r3, [r7, #8]
}
 800bf70:	bf00      	nop
 800bf72:	e7fe      	b.n	800bf72 <vTaskPriorityDisinheritAfterTimeout+0x86>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800bf74:	69bb      	ldr	r3, [r7, #24]
 800bf76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf78:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800bf7a:	69bb      	ldr	r3, [r7, #24]
 800bf7c:	69fa      	ldr	r2, [r7, #28]
 800bf7e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bf80:	69bb      	ldr	r3, [r7, #24]
 800bf82:	699b      	ldr	r3, [r3, #24]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	db04      	blt.n	800bf92 <vTaskPriorityDisinheritAfterTimeout+0xa6>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf88:	69fb      	ldr	r3, [r7, #28]
 800bf8a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800bf8e:	69bb      	ldr	r3, [r7, #24]
 800bf90:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800bf92:	69bb      	ldr	r3, [r7, #24]
 800bf94:	6959      	ldr	r1, [r3, #20]
 800bf96:	693a      	ldr	r2, [r7, #16]
 800bf98:	4613      	mov	r3, r2
 800bf9a:	009b      	lsls	r3, r3, #2
 800bf9c:	4413      	add	r3, r2
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	4a13      	ldr	r2, [pc, #76]	; (800bff0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800bfa2:	4413      	add	r3, r2
 800bfa4:	4299      	cmp	r1, r3
 800bfa6:	d11c      	bne.n	800bfe2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfa8:	69bb      	ldr	r3, [r7, #24]
 800bfaa:	3304      	adds	r3, #4
 800bfac:	4618      	mov	r0, r3
 800bfae:	f7fd fecb 	bl	8009d48 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800bfb2:	69bb      	ldr	r3, [r7, #24]
 800bfb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfb6:	4b0f      	ldr	r3, [pc, #60]	; (800bff4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	429a      	cmp	r2, r3
 800bfbc:	d903      	bls.n	800bfc6 <vTaskPriorityDisinheritAfterTimeout+0xda>
 800bfbe:	69bb      	ldr	r3, [r7, #24]
 800bfc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc2:	4a0c      	ldr	r2, [pc, #48]	; (800bff4 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800bfc4:	6013      	str	r3, [r2, #0]
 800bfc6:	69bb      	ldr	r3, [r7, #24]
 800bfc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfca:	4613      	mov	r3, r2
 800bfcc:	009b      	lsls	r3, r3, #2
 800bfce:	4413      	add	r3, r2
 800bfd0:	009b      	lsls	r3, r3, #2
 800bfd2:	4a07      	ldr	r2, [pc, #28]	; (800bff0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800bfd4:	441a      	add	r2, r3
 800bfd6:	69bb      	ldr	r3, [r7, #24]
 800bfd8:	3304      	adds	r3, #4
 800bfda:	4619      	mov	r1, r3
 800bfdc:	4610      	mov	r0, r2
 800bfde:	f7fd fe56 	bl	8009c8e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bfe2:	bf00      	nop
 800bfe4:	3720      	adds	r7, #32
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}
 800bfea:	bf00      	nop
 800bfec:	20009694 	.word	0x20009694
 800bff0:	20009698 	.word	0x20009698
 800bff4:	20009b70 	.word	0x20009b70

0800bff8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800bff8:	b480      	push	{r7}
 800bffa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800bffc:	4b07      	ldr	r3, [pc, #28]	; (800c01c <pvTaskIncrementMutexHeldCount+0x24>)
 800bffe:	681b      	ldr	r3, [r3, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d004      	beq.n	800c00e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c004:	4b05      	ldr	r3, [pc, #20]	; (800c01c <pvTaskIncrementMutexHeldCount+0x24>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c00a:	3201      	adds	r2, #1
 800c00c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c00e:	4b03      	ldr	r3, [pc, #12]	; (800c01c <pvTaskIncrementMutexHeldCount+0x24>)
 800c010:	681b      	ldr	r3, [r3, #0]
	}
 800c012:	4618      	mov	r0, r3
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr
 800c01c:	20009694 	.word	0x20009694

0800c020 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c020:	b580      	push	{r7, lr}
 800c022:	b084      	sub	sp, #16
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c02a:	4b21      	ldr	r3, [pc, #132]	; (800c0b0 <prvAddCurrentTaskToDelayedList+0x90>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c030:	4b20      	ldr	r3, [pc, #128]	; (800c0b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	3304      	adds	r3, #4
 800c036:	4618      	mov	r0, r3
 800c038:	f7fd fe86 	bl	8009d48 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c042:	d10a      	bne.n	800c05a <prvAddCurrentTaskToDelayedList+0x3a>
 800c044:	683b      	ldr	r3, [r7, #0]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d007      	beq.n	800c05a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c04a:	4b1a      	ldr	r3, [pc, #104]	; (800c0b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	3304      	adds	r3, #4
 800c050:	4619      	mov	r1, r3
 800c052:	4819      	ldr	r0, [pc, #100]	; (800c0b8 <prvAddCurrentTaskToDelayedList+0x98>)
 800c054:	f7fd fe1b 	bl	8009c8e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c058:	e026      	b.n	800c0a8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c05a:	68fa      	ldr	r2, [r7, #12]
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	4413      	add	r3, r2
 800c060:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c062:	4b14      	ldr	r3, [pc, #80]	; (800c0b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	68ba      	ldr	r2, [r7, #8]
 800c068:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c06a:	68ba      	ldr	r2, [r7, #8]
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	429a      	cmp	r2, r3
 800c070:	d209      	bcs.n	800c086 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c072:	4b12      	ldr	r3, [pc, #72]	; (800c0bc <prvAddCurrentTaskToDelayedList+0x9c>)
 800c074:	681a      	ldr	r2, [r3, #0]
 800c076:	4b0f      	ldr	r3, [pc, #60]	; (800c0b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	3304      	adds	r3, #4
 800c07c:	4619      	mov	r1, r3
 800c07e:	4610      	mov	r0, r2
 800c080:	f7fd fe29 	bl	8009cd6 <vListInsert>
}
 800c084:	e010      	b.n	800c0a8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c086:	4b0e      	ldr	r3, [pc, #56]	; (800c0c0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c088:	681a      	ldr	r2, [r3, #0]
 800c08a:	4b0a      	ldr	r3, [pc, #40]	; (800c0b4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	3304      	adds	r3, #4
 800c090:	4619      	mov	r1, r3
 800c092:	4610      	mov	r0, r2
 800c094:	f7fd fe1f 	bl	8009cd6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c098:	4b0a      	ldr	r3, [pc, #40]	; (800c0c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	68ba      	ldr	r2, [r7, #8]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d202      	bcs.n	800c0a8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c0a2:	4a08      	ldr	r2, [pc, #32]	; (800c0c4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	6013      	str	r3, [r2, #0]
}
 800c0a8:	bf00      	nop
 800c0aa:	3710      	adds	r7, #16
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	20009b6c 	.word	0x20009b6c
 800c0b4:	20009694 	.word	0x20009694
 800c0b8:	20009b54 	.word	0x20009b54
 800c0bc:	20009b24 	.word	0x20009b24
 800c0c0:	20009b20 	.word	0x20009b20
 800c0c4:	20009b88 	.word	0x20009b88

0800c0c8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b08a      	sub	sp, #40	; 0x28
 800c0cc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c0d2:	f000 fb15 	bl	800c700 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c0d6:	4b1d      	ldr	r3, [pc, #116]	; (800c14c <xTimerCreateTimerTask+0x84>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d021      	beq.n	800c122 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c0de:	2300      	movs	r3, #0
 800c0e0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c0e6:	1d3a      	adds	r2, r7, #4
 800c0e8:	f107 0108 	add.w	r1, r7, #8
 800c0ec:	f107 030c 	add.w	r3, r7, #12
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f7fd fd85 	bl	8009c00 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c0f6:	6879      	ldr	r1, [r7, #4]
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	68fa      	ldr	r2, [r7, #12]
 800c0fc:	9202      	str	r2, [sp, #8]
 800c0fe:	9301      	str	r3, [sp, #4]
 800c100:	2302      	movs	r3, #2
 800c102:	9300      	str	r3, [sp, #0]
 800c104:	2300      	movs	r3, #0
 800c106:	460a      	mov	r2, r1
 800c108:	4911      	ldr	r1, [pc, #68]	; (800c150 <xTimerCreateTimerTask+0x88>)
 800c10a:	4812      	ldr	r0, [pc, #72]	; (800c154 <xTimerCreateTimerTask+0x8c>)
 800c10c:	f7fe ff96 	bl	800b03c <xTaskCreateStatic>
 800c110:	4603      	mov	r3, r0
 800c112:	4a11      	ldr	r2, [pc, #68]	; (800c158 <xTimerCreateTimerTask+0x90>)
 800c114:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c116:	4b10      	ldr	r3, [pc, #64]	; (800c158 <xTimerCreateTimerTask+0x90>)
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d001      	beq.n	800c122 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c11e:	2301      	movs	r3, #1
 800c120:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c122:	697b      	ldr	r3, [r7, #20]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d10c      	bne.n	800c142 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800c128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c12c:	b672      	cpsid	i
 800c12e:	f383 8811 	msr	BASEPRI, r3
 800c132:	f3bf 8f6f 	isb	sy
 800c136:	f3bf 8f4f 	dsb	sy
 800c13a:	b662      	cpsie	i
 800c13c:	613b      	str	r3, [r7, #16]
}
 800c13e:	bf00      	nop
 800c140:	e7fe      	b.n	800c140 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800c142:	697b      	ldr	r3, [r7, #20]
}
 800c144:	4618      	mov	r0, r3
 800c146:	3718      	adds	r7, #24
 800c148:	46bd      	mov	sp, r7
 800c14a:	bd80      	pop	{r7, pc}
 800c14c:	20009bc4 	.word	0x20009bc4
 800c150:	0801caa8 	.word	0x0801caa8
 800c154:	0800c299 	.word	0x0800c299
 800c158:	20009bc8 	.word	0x20009bc8

0800c15c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b08a      	sub	sp, #40	; 0x28
 800c160:	af00      	add	r7, sp, #0
 800c162:	60f8      	str	r0, [r7, #12]
 800c164:	60b9      	str	r1, [r7, #8]
 800c166:	607a      	str	r2, [r7, #4]
 800c168:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c16a:	2300      	movs	r3, #0
 800c16c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	2b00      	cmp	r3, #0
 800c172:	d10c      	bne.n	800c18e <xTimerGenericCommand+0x32>
	__asm volatile
 800c174:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c178:	b672      	cpsid	i
 800c17a:	f383 8811 	msr	BASEPRI, r3
 800c17e:	f3bf 8f6f 	isb	sy
 800c182:	f3bf 8f4f 	dsb	sy
 800c186:	b662      	cpsie	i
 800c188:	623b      	str	r3, [r7, #32]
}
 800c18a:	bf00      	nop
 800c18c:	e7fe      	b.n	800c18c <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c18e:	4b1a      	ldr	r3, [pc, #104]	; (800c1f8 <xTimerGenericCommand+0x9c>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	2b00      	cmp	r3, #0
 800c194:	d02a      	beq.n	800c1ec <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c196:	68bb      	ldr	r3, [r7, #8]
 800c198:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c1a2:	68bb      	ldr	r3, [r7, #8]
 800c1a4:	2b05      	cmp	r3, #5
 800c1a6:	dc18      	bgt.n	800c1da <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c1a8:	f7ff fda8 	bl	800bcfc <xTaskGetSchedulerState>
 800c1ac:	4603      	mov	r3, r0
 800c1ae:	2b02      	cmp	r3, #2
 800c1b0:	d109      	bne.n	800c1c6 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c1b2:	4b11      	ldr	r3, [pc, #68]	; (800c1f8 <xTimerGenericCommand+0x9c>)
 800c1b4:	6818      	ldr	r0, [r3, #0]
 800c1b6:	f107 0110 	add.w	r1, r7, #16
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c1be:	f7fe f86b 	bl	800a298 <xQueueGenericSend>
 800c1c2:	6278      	str	r0, [r7, #36]	; 0x24
 800c1c4:	e012      	b.n	800c1ec <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c1c6:	4b0c      	ldr	r3, [pc, #48]	; (800c1f8 <xTimerGenericCommand+0x9c>)
 800c1c8:	6818      	ldr	r0, [r3, #0]
 800c1ca:	f107 0110 	add.w	r1, r7, #16
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	f7fe f861 	bl	800a298 <xQueueGenericSend>
 800c1d6:	6278      	str	r0, [r7, #36]	; 0x24
 800c1d8:	e008      	b.n	800c1ec <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c1da:	4b07      	ldr	r3, [pc, #28]	; (800c1f8 <xTimerGenericCommand+0x9c>)
 800c1dc:	6818      	ldr	r0, [r3, #0]
 800c1de:	f107 0110 	add.w	r1, r7, #16
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	683a      	ldr	r2, [r7, #0]
 800c1e6:	f7fe f95d 	bl	800a4a4 <xQueueGenericSendFromISR>
 800c1ea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	3728      	adds	r7, #40	; 0x28
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}
 800c1f6:	bf00      	nop
 800c1f8:	20009bc4 	.word	0x20009bc4

0800c1fc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b088      	sub	sp, #32
 800c200:	af02      	add	r7, sp, #8
 800c202:	6078      	str	r0, [r7, #4]
 800c204:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c206:	4b23      	ldr	r3, [pc, #140]	; (800c294 <prvProcessExpiredTimer+0x98>)
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	68db      	ldr	r3, [r3, #12]
 800c20c:	68db      	ldr	r3, [r3, #12]
 800c20e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c210:	697b      	ldr	r3, [r7, #20]
 800c212:	3304      	adds	r3, #4
 800c214:	4618      	mov	r0, r3
 800c216:	f7fd fd97 	bl	8009d48 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c21a:	697b      	ldr	r3, [r7, #20]
 800c21c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c220:	f003 0304 	and.w	r3, r3, #4
 800c224:	2b00      	cmp	r3, #0
 800c226:	d024      	beq.n	800c272 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	699a      	ldr	r2, [r3, #24]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	18d1      	adds	r1, r2, r3
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	683a      	ldr	r2, [r7, #0]
 800c234:	6978      	ldr	r0, [r7, #20]
 800c236:	f000 f8d3 	bl	800c3e0 <prvInsertTimerInActiveList>
 800c23a:	4603      	mov	r3, r0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d021      	beq.n	800c284 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c240:	2300      	movs	r3, #0
 800c242:	9300      	str	r3, [sp, #0]
 800c244:	2300      	movs	r3, #0
 800c246:	687a      	ldr	r2, [r7, #4]
 800c248:	2100      	movs	r1, #0
 800c24a:	6978      	ldr	r0, [r7, #20]
 800c24c:	f7ff ff86 	bl	800c15c <xTimerGenericCommand>
 800c250:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d115      	bne.n	800c284 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800c258:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c25c:	b672      	cpsid	i
 800c25e:	f383 8811 	msr	BASEPRI, r3
 800c262:	f3bf 8f6f 	isb	sy
 800c266:	f3bf 8f4f 	dsb	sy
 800c26a:	b662      	cpsie	i
 800c26c:	60fb      	str	r3, [r7, #12]
}
 800c26e:	bf00      	nop
 800c270:	e7fe      	b.n	800c270 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c272:	697b      	ldr	r3, [r7, #20]
 800c274:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c278:	f023 0301 	bic.w	r3, r3, #1
 800c27c:	b2da      	uxtb	r2, r3
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c284:	697b      	ldr	r3, [r7, #20]
 800c286:	6a1b      	ldr	r3, [r3, #32]
 800c288:	6978      	ldr	r0, [r7, #20]
 800c28a:	4798      	blx	r3
}
 800c28c:	bf00      	nop
 800c28e:	3718      	adds	r7, #24
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}
 800c294:	20009bbc 	.word	0x20009bbc

0800c298 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b084      	sub	sp, #16
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c2a0:	f107 0308 	add.w	r3, r7, #8
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f000 f857 	bl	800c358 <prvGetNextExpireTime>
 800c2aa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	4619      	mov	r1, r3
 800c2b0:	68f8      	ldr	r0, [r7, #12]
 800c2b2:	f000 f803 	bl	800c2bc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c2b6:	f000 f8d5 	bl	800c464 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c2ba:	e7f1      	b.n	800c2a0 <prvTimerTask+0x8>

0800c2bc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c2bc:	b580      	push	{r7, lr}
 800c2be:	b084      	sub	sp, #16
 800c2c0:	af00      	add	r7, sp, #0
 800c2c2:	6078      	str	r0, [r7, #4]
 800c2c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c2c6:	f7ff f903 	bl	800b4d0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c2ca:	f107 0308 	add.w	r3, r7, #8
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f000 f866 	bl	800c3a0 <prvSampleTimeNow>
 800c2d4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c2d6:	68bb      	ldr	r3, [r7, #8]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d130      	bne.n	800c33e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c2dc:	683b      	ldr	r3, [r7, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d10a      	bne.n	800c2f8 <prvProcessTimerOrBlockTask+0x3c>
 800c2e2:	687a      	ldr	r2, [r7, #4]
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	429a      	cmp	r2, r3
 800c2e8:	d806      	bhi.n	800c2f8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c2ea:	f7ff f8ff 	bl	800b4ec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c2ee:	68f9      	ldr	r1, [r7, #12]
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f7ff ff83 	bl	800c1fc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c2f6:	e024      	b.n	800c342 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c2f8:	683b      	ldr	r3, [r7, #0]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d008      	beq.n	800c310 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c2fe:	4b13      	ldr	r3, [pc, #76]	; (800c34c <prvProcessTimerOrBlockTask+0x90>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	2b00      	cmp	r3, #0
 800c306:	d101      	bne.n	800c30c <prvProcessTimerOrBlockTask+0x50>
 800c308:	2301      	movs	r3, #1
 800c30a:	e000      	b.n	800c30e <prvProcessTimerOrBlockTask+0x52>
 800c30c:	2300      	movs	r3, #0
 800c30e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c310:	4b0f      	ldr	r3, [pc, #60]	; (800c350 <prvProcessTimerOrBlockTask+0x94>)
 800c312:	6818      	ldr	r0, [r3, #0]
 800c314:	687a      	ldr	r2, [r7, #4]
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	1ad3      	subs	r3, r2, r3
 800c31a:	683a      	ldr	r2, [r7, #0]
 800c31c:	4619      	mov	r1, r3
 800c31e:	f7fe fe59 	bl	800afd4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c322:	f7ff f8e3 	bl	800b4ec <xTaskResumeAll>
 800c326:	4603      	mov	r3, r0
 800c328:	2b00      	cmp	r3, #0
 800c32a:	d10a      	bne.n	800c342 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c32c:	4b09      	ldr	r3, [pc, #36]	; (800c354 <prvProcessTimerOrBlockTask+0x98>)
 800c32e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c332:	601a      	str	r2, [r3, #0]
 800c334:	f3bf 8f4f 	dsb	sy
 800c338:	f3bf 8f6f 	isb	sy
}
 800c33c:	e001      	b.n	800c342 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c33e:	f7ff f8d5 	bl	800b4ec <xTaskResumeAll>
}
 800c342:	bf00      	nop
 800c344:	3710      	adds	r7, #16
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}
 800c34a:	bf00      	nop
 800c34c:	20009bc0 	.word	0x20009bc0
 800c350:	20009bc4 	.word	0x20009bc4
 800c354:	e000ed04 	.word	0xe000ed04

0800c358 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c358:	b480      	push	{r7}
 800c35a:	b085      	sub	sp, #20
 800c35c:	af00      	add	r7, sp, #0
 800c35e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c360:	4b0e      	ldr	r3, [pc, #56]	; (800c39c <prvGetNextExpireTime+0x44>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d101      	bne.n	800c36e <prvGetNextExpireTime+0x16>
 800c36a:	2201      	movs	r2, #1
 800c36c:	e000      	b.n	800c370 <prvGetNextExpireTime+0x18>
 800c36e:	2200      	movs	r2, #0
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d105      	bne.n	800c388 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c37c:	4b07      	ldr	r3, [pc, #28]	; (800c39c <prvGetNextExpireTime+0x44>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	68db      	ldr	r3, [r3, #12]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	60fb      	str	r3, [r7, #12]
 800c386:	e001      	b.n	800c38c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c388:	2300      	movs	r3, #0
 800c38a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c38c:	68fb      	ldr	r3, [r7, #12]
}
 800c38e:	4618      	mov	r0, r3
 800c390:	3714      	adds	r7, #20
 800c392:	46bd      	mov	sp, r7
 800c394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c398:	4770      	bx	lr
 800c39a:	bf00      	nop
 800c39c:	20009bbc 	.word	0x20009bbc

0800c3a0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b084      	sub	sp, #16
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c3a8:	f7ff f940 	bl	800b62c <xTaskGetTickCount>
 800c3ac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c3ae:	4b0b      	ldr	r3, [pc, #44]	; (800c3dc <prvSampleTimeNow+0x3c>)
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	68fa      	ldr	r2, [r7, #12]
 800c3b4:	429a      	cmp	r2, r3
 800c3b6:	d205      	bcs.n	800c3c4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c3b8:	f000 f93c 	bl	800c634 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2201      	movs	r2, #1
 800c3c0:	601a      	str	r2, [r3, #0]
 800c3c2:	e002      	b.n	800c3ca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2200      	movs	r2, #0
 800c3c8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c3ca:	4a04      	ldr	r2, [pc, #16]	; (800c3dc <prvSampleTimeNow+0x3c>)
 800c3cc:	68fb      	ldr	r3, [r7, #12]
 800c3ce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
}
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	3710      	adds	r7, #16
 800c3d6:	46bd      	mov	sp, r7
 800c3d8:	bd80      	pop	{r7, pc}
 800c3da:	bf00      	nop
 800c3dc:	20009bcc 	.word	0x20009bcc

0800c3e0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b086      	sub	sp, #24
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	60f8      	str	r0, [r7, #12]
 800c3e8:	60b9      	str	r1, [r7, #8]
 800c3ea:	607a      	str	r2, [r7, #4]
 800c3ec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	68ba      	ldr	r2, [r7, #8]
 800c3f6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	68fa      	ldr	r2, [r7, #12]
 800c3fc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c3fe:	68ba      	ldr	r2, [r7, #8]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	429a      	cmp	r2, r3
 800c404:	d812      	bhi.n	800c42c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c406:	687a      	ldr	r2, [r7, #4]
 800c408:	683b      	ldr	r3, [r7, #0]
 800c40a:	1ad2      	subs	r2, r2, r3
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	699b      	ldr	r3, [r3, #24]
 800c410:	429a      	cmp	r2, r3
 800c412:	d302      	bcc.n	800c41a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c414:	2301      	movs	r3, #1
 800c416:	617b      	str	r3, [r7, #20]
 800c418:	e01b      	b.n	800c452 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c41a:	4b10      	ldr	r3, [pc, #64]	; (800c45c <prvInsertTimerInActiveList+0x7c>)
 800c41c:	681a      	ldr	r2, [r3, #0]
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	3304      	adds	r3, #4
 800c422:	4619      	mov	r1, r3
 800c424:	4610      	mov	r0, r2
 800c426:	f7fd fc56 	bl	8009cd6 <vListInsert>
 800c42a:	e012      	b.n	800c452 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c42c:	687a      	ldr	r2, [r7, #4]
 800c42e:	683b      	ldr	r3, [r7, #0]
 800c430:	429a      	cmp	r2, r3
 800c432:	d206      	bcs.n	800c442 <prvInsertTimerInActiveList+0x62>
 800c434:	68ba      	ldr	r2, [r7, #8]
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	429a      	cmp	r2, r3
 800c43a:	d302      	bcc.n	800c442 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c43c:	2301      	movs	r3, #1
 800c43e:	617b      	str	r3, [r7, #20]
 800c440:	e007      	b.n	800c452 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c442:	4b07      	ldr	r3, [pc, #28]	; (800c460 <prvInsertTimerInActiveList+0x80>)
 800c444:	681a      	ldr	r2, [r3, #0]
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	3304      	adds	r3, #4
 800c44a:	4619      	mov	r1, r3
 800c44c:	4610      	mov	r0, r2
 800c44e:	f7fd fc42 	bl	8009cd6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c452:	697b      	ldr	r3, [r7, #20]
}
 800c454:	4618      	mov	r0, r3
 800c456:	3718      	adds	r7, #24
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}
 800c45c:	20009bc0 	.word	0x20009bc0
 800c460:	20009bbc 	.word	0x20009bbc

0800c464 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c464:	b580      	push	{r7, lr}
 800c466:	b08e      	sub	sp, #56	; 0x38
 800c468:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c46a:	e0d0      	b.n	800c60e <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	da1a      	bge.n	800c4a8 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c472:	1d3b      	adds	r3, r7, #4
 800c474:	3304      	adds	r3, #4
 800c476:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d10c      	bne.n	800c498 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800c47e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c482:	b672      	cpsid	i
 800c484:	f383 8811 	msr	BASEPRI, r3
 800c488:	f3bf 8f6f 	isb	sy
 800c48c:	f3bf 8f4f 	dsb	sy
 800c490:	b662      	cpsie	i
 800c492:	61fb      	str	r3, [r7, #28]
}
 800c494:	bf00      	nop
 800c496:	e7fe      	b.n	800c496 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c49e:	6850      	ldr	r0, [r2, #4]
 800c4a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c4a2:	6892      	ldr	r2, [r2, #8]
 800c4a4:	4611      	mov	r1, r2
 800c4a6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	f2c0 80ae 	blt.w	800c60c <prvProcessReceivedCommands+0x1a8>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c4b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4b6:	695b      	ldr	r3, [r3, #20]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d004      	beq.n	800c4c6 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4be:	3304      	adds	r3, #4
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	f7fd fc41 	bl	8009d48 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c4c6:	463b      	mov	r3, r7
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f7ff ff69 	bl	800c3a0 <prvSampleTimeNow>
 800c4ce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2b09      	cmp	r3, #9
 800c4d4:	f200 809b 	bhi.w	800c60e <prvProcessReceivedCommands+0x1aa>
 800c4d8:	a201      	add	r2, pc, #4	; (adr r2, 800c4e0 <prvProcessReceivedCommands+0x7c>)
 800c4da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4de:	bf00      	nop
 800c4e0:	0800c509 	.word	0x0800c509
 800c4e4:	0800c509 	.word	0x0800c509
 800c4e8:	0800c509 	.word	0x0800c509
 800c4ec:	0800c581 	.word	0x0800c581
 800c4f0:	0800c595 	.word	0x0800c595
 800c4f4:	0800c5e3 	.word	0x0800c5e3
 800c4f8:	0800c509 	.word	0x0800c509
 800c4fc:	0800c509 	.word	0x0800c509
 800c500:	0800c581 	.word	0x0800c581
 800c504:	0800c595 	.word	0x0800c595
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c508:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c50a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c50e:	f043 0301 	orr.w	r3, r3, #1
 800c512:	b2da      	uxtb	r2, r3
 800c514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c516:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c51a:	68ba      	ldr	r2, [r7, #8]
 800c51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c51e:	699b      	ldr	r3, [r3, #24]
 800c520:	18d1      	adds	r1, r2, r3
 800c522:	68bb      	ldr	r3, [r7, #8]
 800c524:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c526:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c528:	f7ff ff5a 	bl	800c3e0 <prvInsertTimerInActiveList>
 800c52c:	4603      	mov	r3, r0
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d06d      	beq.n	800c60e <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c534:	6a1b      	ldr	r3, [r3, #32]
 800c536:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c538:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c53a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c53c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c540:	f003 0304 	and.w	r3, r3, #4
 800c544:	2b00      	cmp	r3, #0
 800c546:	d062      	beq.n	800c60e <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c548:	68ba      	ldr	r2, [r7, #8]
 800c54a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c54c:	699b      	ldr	r3, [r3, #24]
 800c54e:	441a      	add	r2, r3
 800c550:	2300      	movs	r3, #0
 800c552:	9300      	str	r3, [sp, #0]
 800c554:	2300      	movs	r3, #0
 800c556:	2100      	movs	r1, #0
 800c558:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c55a:	f7ff fdff 	bl	800c15c <xTimerGenericCommand>
 800c55e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c560:	6a3b      	ldr	r3, [r7, #32]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d153      	bne.n	800c60e <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800c566:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c56a:	b672      	cpsid	i
 800c56c:	f383 8811 	msr	BASEPRI, r3
 800c570:	f3bf 8f6f 	isb	sy
 800c574:	f3bf 8f4f 	dsb	sy
 800c578:	b662      	cpsie	i
 800c57a:	61bb      	str	r3, [r7, #24]
}
 800c57c:	bf00      	nop
 800c57e:	e7fe      	b.n	800c57e <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c582:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c586:	f023 0301 	bic.w	r3, r3, #1
 800c58a:	b2da      	uxtb	r2, r3
 800c58c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c58e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c592:	e03c      	b.n	800c60e <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c596:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c59a:	f043 0301 	orr.w	r3, r3, #1
 800c59e:	b2da      	uxtb	r2, r3
 800c5a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5a2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c5a6:	68ba      	ldr	r2, [r7, #8]
 800c5a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5aa:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c5ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5ae:	699b      	ldr	r3, [r3, #24]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d10c      	bne.n	800c5ce <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800c5b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5b8:	b672      	cpsid	i
 800c5ba:	f383 8811 	msr	BASEPRI, r3
 800c5be:	f3bf 8f6f 	isb	sy
 800c5c2:	f3bf 8f4f 	dsb	sy
 800c5c6:	b662      	cpsie	i
 800c5c8:	617b      	str	r3, [r7, #20]
}
 800c5ca:	bf00      	nop
 800c5cc:	e7fe      	b.n	800c5cc <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c5ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5d0:	699a      	ldr	r2, [r3, #24]
 800c5d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5d4:	18d1      	adds	r1, r2, r3
 800c5d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5da:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5dc:	f7ff ff00 	bl	800c3e0 <prvInsertTimerInActiveList>
					break;
 800c5e0:	e015      	b.n	800c60e <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c5e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5e8:	f003 0302 	and.w	r3, r3, #2
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d103      	bne.n	800c5f8 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800c5f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5f2:	f000 fbc9 	bl	800cd88 <vPortFree>
 800c5f6:	e00a      	b.n	800c60e <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c5f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5fe:	f023 0301 	bic.w	r3, r3, #1
 800c602:	b2da      	uxtb	r2, r3
 800c604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c606:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c60a:	e000      	b.n	800c60e <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c60c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c60e:	4b08      	ldr	r3, [pc, #32]	; (800c630 <prvProcessReceivedCommands+0x1cc>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	1d39      	adds	r1, r7, #4
 800c614:	2200      	movs	r2, #0
 800c616:	4618      	mov	r0, r3
 800c618:	f7fe f87a 	bl	800a710 <xQueueReceive>
 800c61c:	4603      	mov	r3, r0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	f47f af24 	bne.w	800c46c <prvProcessReceivedCommands+0x8>
	}
}
 800c624:	bf00      	nop
 800c626:	bf00      	nop
 800c628:	3730      	adds	r7, #48	; 0x30
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bd80      	pop	{r7, pc}
 800c62e:	bf00      	nop
 800c630:	20009bc4 	.word	0x20009bc4

0800c634 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c634:	b580      	push	{r7, lr}
 800c636:	b088      	sub	sp, #32
 800c638:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c63a:	e04a      	b.n	800c6d2 <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c63c:	4b2e      	ldr	r3, [pc, #184]	; (800c6f8 <prvSwitchTimerLists+0xc4>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	68db      	ldr	r3, [r3, #12]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c646:	4b2c      	ldr	r3, [pc, #176]	; (800c6f8 <prvSwitchTimerLists+0xc4>)
 800c648:	681b      	ldr	r3, [r3, #0]
 800c64a:	68db      	ldr	r3, [r3, #12]
 800c64c:	68db      	ldr	r3, [r3, #12]
 800c64e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	3304      	adds	r3, #4
 800c654:	4618      	mov	r0, r3
 800c656:	f7fd fb77 	bl	8009d48 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	6a1b      	ldr	r3, [r3, #32]
 800c65e:	68f8      	ldr	r0, [r7, #12]
 800c660:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c668:	f003 0304 	and.w	r3, r3, #4
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d030      	beq.n	800c6d2 <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	699b      	ldr	r3, [r3, #24]
 800c674:	693a      	ldr	r2, [r7, #16]
 800c676:	4413      	add	r3, r2
 800c678:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c67a:	68ba      	ldr	r2, [r7, #8]
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	429a      	cmp	r2, r3
 800c680:	d90e      	bls.n	800c6a0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	68ba      	ldr	r2, [r7, #8]
 800c686:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	68fa      	ldr	r2, [r7, #12]
 800c68c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c68e:	4b1a      	ldr	r3, [pc, #104]	; (800c6f8 <prvSwitchTimerLists+0xc4>)
 800c690:	681a      	ldr	r2, [r3, #0]
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	3304      	adds	r3, #4
 800c696:	4619      	mov	r1, r3
 800c698:	4610      	mov	r0, r2
 800c69a:	f7fd fb1c 	bl	8009cd6 <vListInsert>
 800c69e:	e018      	b.n	800c6d2 <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c6a0:	2300      	movs	r3, #0
 800c6a2:	9300      	str	r3, [sp, #0]
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	693a      	ldr	r2, [r7, #16]
 800c6a8:	2100      	movs	r1, #0
 800c6aa:	68f8      	ldr	r0, [r7, #12]
 800c6ac:	f7ff fd56 	bl	800c15c <xTimerGenericCommand>
 800c6b0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d10c      	bne.n	800c6d2 <prvSwitchTimerLists+0x9e>
	__asm volatile
 800c6b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6bc:	b672      	cpsid	i
 800c6be:	f383 8811 	msr	BASEPRI, r3
 800c6c2:	f3bf 8f6f 	isb	sy
 800c6c6:	f3bf 8f4f 	dsb	sy
 800c6ca:	b662      	cpsie	i
 800c6cc:	603b      	str	r3, [r7, #0]
}
 800c6ce:	bf00      	nop
 800c6d0:	e7fe      	b.n	800c6d0 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c6d2:	4b09      	ldr	r3, [pc, #36]	; (800c6f8 <prvSwitchTimerLists+0xc4>)
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d1af      	bne.n	800c63c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c6dc:	4b06      	ldr	r3, [pc, #24]	; (800c6f8 <prvSwitchTimerLists+0xc4>)
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c6e2:	4b06      	ldr	r3, [pc, #24]	; (800c6fc <prvSwitchTimerLists+0xc8>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	4a04      	ldr	r2, [pc, #16]	; (800c6f8 <prvSwitchTimerLists+0xc4>)
 800c6e8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c6ea:	4a04      	ldr	r2, [pc, #16]	; (800c6fc <prvSwitchTimerLists+0xc8>)
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	6013      	str	r3, [r2, #0]
}
 800c6f0:	bf00      	nop
 800c6f2:	3718      	adds	r7, #24
 800c6f4:	46bd      	mov	sp, r7
 800c6f6:	bd80      	pop	{r7, pc}
 800c6f8:	20009bbc 	.word	0x20009bbc
 800c6fc:	20009bc0 	.word	0x20009bc0

0800c700 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b082      	sub	sp, #8
 800c704:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c706:	f000 f949 	bl	800c99c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c70a:	4b15      	ldr	r3, [pc, #84]	; (800c760 <prvCheckForValidListAndQueue+0x60>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d120      	bne.n	800c754 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c712:	4814      	ldr	r0, [pc, #80]	; (800c764 <prvCheckForValidListAndQueue+0x64>)
 800c714:	f7fd fa8e 	bl	8009c34 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c718:	4813      	ldr	r0, [pc, #76]	; (800c768 <prvCheckForValidListAndQueue+0x68>)
 800c71a:	f7fd fa8b 	bl	8009c34 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c71e:	4b13      	ldr	r3, [pc, #76]	; (800c76c <prvCheckForValidListAndQueue+0x6c>)
 800c720:	4a10      	ldr	r2, [pc, #64]	; (800c764 <prvCheckForValidListAndQueue+0x64>)
 800c722:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c724:	4b12      	ldr	r3, [pc, #72]	; (800c770 <prvCheckForValidListAndQueue+0x70>)
 800c726:	4a10      	ldr	r2, [pc, #64]	; (800c768 <prvCheckForValidListAndQueue+0x68>)
 800c728:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c72a:	2300      	movs	r3, #0
 800c72c:	9300      	str	r3, [sp, #0]
 800c72e:	4b11      	ldr	r3, [pc, #68]	; (800c774 <prvCheckForValidListAndQueue+0x74>)
 800c730:	4a11      	ldr	r2, [pc, #68]	; (800c778 <prvCheckForValidListAndQueue+0x78>)
 800c732:	2110      	movs	r1, #16
 800c734:	200a      	movs	r0, #10
 800c736:	f7fd fb9b 	bl	8009e70 <xQueueGenericCreateStatic>
 800c73a:	4603      	mov	r3, r0
 800c73c:	4a08      	ldr	r2, [pc, #32]	; (800c760 <prvCheckForValidListAndQueue+0x60>)
 800c73e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c740:	4b07      	ldr	r3, [pc, #28]	; (800c760 <prvCheckForValidListAndQueue+0x60>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d005      	beq.n	800c754 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c748:	4b05      	ldr	r3, [pc, #20]	; (800c760 <prvCheckForValidListAndQueue+0x60>)
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	490b      	ldr	r1, [pc, #44]	; (800c77c <prvCheckForValidListAndQueue+0x7c>)
 800c74e:	4618      	mov	r0, r3
 800c750:	f7fe fbec 	bl	800af2c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c754:	f000 f956 	bl	800ca04 <vPortExitCritical>
}
 800c758:	bf00      	nop
 800c75a:	46bd      	mov	sp, r7
 800c75c:	bd80      	pop	{r7, pc}
 800c75e:	bf00      	nop
 800c760:	20009bc4 	.word	0x20009bc4
 800c764:	20009b94 	.word	0x20009b94
 800c768:	20009ba8 	.word	0x20009ba8
 800c76c:	20009bbc 	.word	0x20009bbc
 800c770:	20009bc0 	.word	0x20009bc0
 800c774:	20009c70 	.word	0x20009c70
 800c778:	20009bd0 	.word	0x20009bd0
 800c77c:	0801cab0 	.word	0x0801cab0

0800c780 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c780:	b480      	push	{r7}
 800c782:	b085      	sub	sp, #20
 800c784:	af00      	add	r7, sp, #0
 800c786:	60f8      	str	r0, [r7, #12]
 800c788:	60b9      	str	r1, [r7, #8]
 800c78a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	3b04      	subs	r3, #4
 800c790:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c798:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	3b04      	subs	r3, #4
 800c79e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c7a0:	68bb      	ldr	r3, [r7, #8]
 800c7a2:	f023 0201 	bic.w	r2, r3, #1
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	3b04      	subs	r3, #4
 800c7ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c7b0:	4a0c      	ldr	r2, [pc, #48]	; (800c7e4 <pxPortInitialiseStack+0x64>)
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	3b14      	subs	r3, #20
 800c7ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c7bc:	687a      	ldr	r2, [r7, #4]
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	3b04      	subs	r3, #4
 800c7c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	f06f 0202 	mvn.w	r2, #2
 800c7ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	3b20      	subs	r3, #32
 800c7d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
}
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3714      	adds	r7, #20
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e2:	4770      	bx	lr
 800c7e4:	0800c7e9 	.word	0x0800c7e9

0800c7e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b085      	sub	sp, #20
 800c7ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c7f2:	4b14      	ldr	r3, [pc, #80]	; (800c844 <prvTaskExitError+0x5c>)
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7fa:	d00c      	beq.n	800c816 <prvTaskExitError+0x2e>
	__asm volatile
 800c7fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c800:	b672      	cpsid	i
 800c802:	f383 8811 	msr	BASEPRI, r3
 800c806:	f3bf 8f6f 	isb	sy
 800c80a:	f3bf 8f4f 	dsb	sy
 800c80e:	b662      	cpsie	i
 800c810:	60fb      	str	r3, [r7, #12]
}
 800c812:	bf00      	nop
 800c814:	e7fe      	b.n	800c814 <prvTaskExitError+0x2c>
	__asm volatile
 800c816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c81a:	b672      	cpsid	i
 800c81c:	f383 8811 	msr	BASEPRI, r3
 800c820:	f3bf 8f6f 	isb	sy
 800c824:	f3bf 8f4f 	dsb	sy
 800c828:	b662      	cpsie	i
 800c82a:	60bb      	str	r3, [r7, #8]
}
 800c82c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c82e:	bf00      	nop
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d0fc      	beq.n	800c830 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c836:	bf00      	nop
 800c838:	bf00      	nop
 800c83a:	3714      	adds	r7, #20
 800c83c:	46bd      	mov	sp, r7
 800c83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c842:	4770      	bx	lr
 800c844:	20000020 	.word	0x20000020
	...

0800c850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c850:	4b07      	ldr	r3, [pc, #28]	; (800c870 <pxCurrentTCBConst2>)
 800c852:	6819      	ldr	r1, [r3, #0]
 800c854:	6808      	ldr	r0, [r1, #0]
 800c856:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c85a:	f380 8809 	msr	PSP, r0
 800c85e:	f3bf 8f6f 	isb	sy
 800c862:	f04f 0000 	mov.w	r0, #0
 800c866:	f380 8811 	msr	BASEPRI, r0
 800c86a:	4770      	bx	lr
 800c86c:	f3af 8000 	nop.w

0800c870 <pxCurrentTCBConst2>:
 800c870:	20009694 	.word	0x20009694
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c874:	bf00      	nop
 800c876:	bf00      	nop

0800c878 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c878:	4808      	ldr	r0, [pc, #32]	; (800c89c <prvPortStartFirstTask+0x24>)
 800c87a:	6800      	ldr	r0, [r0, #0]
 800c87c:	6800      	ldr	r0, [r0, #0]
 800c87e:	f380 8808 	msr	MSP, r0
 800c882:	f04f 0000 	mov.w	r0, #0
 800c886:	f380 8814 	msr	CONTROL, r0
 800c88a:	b662      	cpsie	i
 800c88c:	b661      	cpsie	f
 800c88e:	f3bf 8f4f 	dsb	sy
 800c892:	f3bf 8f6f 	isb	sy
 800c896:	df00      	svc	0
 800c898:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c89a:	bf00      	nop
 800c89c:	e000ed08 	.word	0xe000ed08

0800c8a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b084      	sub	sp, #16
 800c8a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c8a6:	4b37      	ldr	r3, [pc, #220]	; (800c984 <xPortStartScheduler+0xe4>)
 800c8a8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	b2db      	uxtb	r3, r3
 800c8b0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	22ff      	movs	r2, #255	; 0xff
 800c8b6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	781b      	ldrb	r3, [r3, #0]
 800c8bc:	b2db      	uxtb	r3, r3
 800c8be:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c8c0:	78fb      	ldrb	r3, [r7, #3]
 800c8c2:	b2db      	uxtb	r3, r3
 800c8c4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c8c8:	b2da      	uxtb	r2, r3
 800c8ca:	4b2f      	ldr	r3, [pc, #188]	; (800c988 <xPortStartScheduler+0xe8>)
 800c8cc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c8ce:	4b2f      	ldr	r3, [pc, #188]	; (800c98c <xPortStartScheduler+0xec>)
 800c8d0:	2207      	movs	r2, #7
 800c8d2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c8d4:	e009      	b.n	800c8ea <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c8d6:	4b2d      	ldr	r3, [pc, #180]	; (800c98c <xPortStartScheduler+0xec>)
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	3b01      	subs	r3, #1
 800c8dc:	4a2b      	ldr	r2, [pc, #172]	; (800c98c <xPortStartScheduler+0xec>)
 800c8de:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c8e0:	78fb      	ldrb	r3, [r7, #3]
 800c8e2:	b2db      	uxtb	r3, r3
 800c8e4:	005b      	lsls	r3, r3, #1
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c8ea:	78fb      	ldrb	r3, [r7, #3]
 800c8ec:	b2db      	uxtb	r3, r3
 800c8ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8f2:	2b80      	cmp	r3, #128	; 0x80
 800c8f4:	d0ef      	beq.n	800c8d6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c8f6:	4b25      	ldr	r3, [pc, #148]	; (800c98c <xPortStartScheduler+0xec>)
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f1c3 0307 	rsb	r3, r3, #7
 800c8fe:	2b04      	cmp	r3, #4
 800c900:	d00c      	beq.n	800c91c <xPortStartScheduler+0x7c>
	__asm volatile
 800c902:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c906:	b672      	cpsid	i
 800c908:	f383 8811 	msr	BASEPRI, r3
 800c90c:	f3bf 8f6f 	isb	sy
 800c910:	f3bf 8f4f 	dsb	sy
 800c914:	b662      	cpsie	i
 800c916:	60bb      	str	r3, [r7, #8]
}
 800c918:	bf00      	nop
 800c91a:	e7fe      	b.n	800c91a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c91c:	4b1b      	ldr	r3, [pc, #108]	; (800c98c <xPortStartScheduler+0xec>)
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	021b      	lsls	r3, r3, #8
 800c922:	4a1a      	ldr	r2, [pc, #104]	; (800c98c <xPortStartScheduler+0xec>)
 800c924:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c926:	4b19      	ldr	r3, [pc, #100]	; (800c98c <xPortStartScheduler+0xec>)
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c92e:	4a17      	ldr	r2, [pc, #92]	; (800c98c <xPortStartScheduler+0xec>)
 800c930:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	b2da      	uxtb	r2, r3
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c93a:	4b15      	ldr	r3, [pc, #84]	; (800c990 <xPortStartScheduler+0xf0>)
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	4a14      	ldr	r2, [pc, #80]	; (800c990 <xPortStartScheduler+0xf0>)
 800c940:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c944:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c946:	4b12      	ldr	r3, [pc, #72]	; (800c990 <xPortStartScheduler+0xf0>)
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	4a11      	ldr	r2, [pc, #68]	; (800c990 <xPortStartScheduler+0xf0>)
 800c94c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c950:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c952:	f000 f8dd 	bl	800cb10 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c956:	4b0f      	ldr	r3, [pc, #60]	; (800c994 <xPortStartScheduler+0xf4>)
 800c958:	2200      	movs	r2, #0
 800c95a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c95c:	f000 f8fc 	bl	800cb58 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c960:	4b0d      	ldr	r3, [pc, #52]	; (800c998 <xPortStartScheduler+0xf8>)
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	4a0c      	ldr	r2, [pc, #48]	; (800c998 <xPortStartScheduler+0xf8>)
 800c966:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c96a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c96c:	f7ff ff84 	bl	800c878 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c970:	f7fe ff3a 	bl	800b7e8 <vTaskSwitchContext>
	prvTaskExitError();
 800c974:	f7ff ff38 	bl	800c7e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c978:	2300      	movs	r3, #0
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	3710      	adds	r7, #16
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}
 800c982:	bf00      	nop
 800c984:	e000e400 	.word	0xe000e400
 800c988:	20009cc0 	.word	0x20009cc0
 800c98c:	20009cc4 	.word	0x20009cc4
 800c990:	e000ed20 	.word	0xe000ed20
 800c994:	20000020 	.word	0x20000020
 800c998:	e000ef34 	.word	0xe000ef34

0800c99c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c99c:	b480      	push	{r7}
 800c99e:	b083      	sub	sp, #12
 800c9a0:	af00      	add	r7, sp, #0
	__asm volatile
 800c9a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9a6:	b672      	cpsid	i
 800c9a8:	f383 8811 	msr	BASEPRI, r3
 800c9ac:	f3bf 8f6f 	isb	sy
 800c9b0:	f3bf 8f4f 	dsb	sy
 800c9b4:	b662      	cpsie	i
 800c9b6:	607b      	str	r3, [r7, #4]
}
 800c9b8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c9ba:	4b10      	ldr	r3, [pc, #64]	; (800c9fc <vPortEnterCritical+0x60>)
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	3301      	adds	r3, #1
 800c9c0:	4a0e      	ldr	r2, [pc, #56]	; (800c9fc <vPortEnterCritical+0x60>)
 800c9c2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c9c4:	4b0d      	ldr	r3, [pc, #52]	; (800c9fc <vPortEnterCritical+0x60>)
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	2b01      	cmp	r3, #1
 800c9ca:	d111      	bne.n	800c9f0 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c9cc:	4b0c      	ldr	r3, [pc, #48]	; (800ca00 <vPortEnterCritical+0x64>)
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	b2db      	uxtb	r3, r3
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d00c      	beq.n	800c9f0 <vPortEnterCritical+0x54>
	__asm volatile
 800c9d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9da:	b672      	cpsid	i
 800c9dc:	f383 8811 	msr	BASEPRI, r3
 800c9e0:	f3bf 8f6f 	isb	sy
 800c9e4:	f3bf 8f4f 	dsb	sy
 800c9e8:	b662      	cpsie	i
 800c9ea:	603b      	str	r3, [r7, #0]
}
 800c9ec:	bf00      	nop
 800c9ee:	e7fe      	b.n	800c9ee <vPortEnterCritical+0x52>
	}
}
 800c9f0:	bf00      	nop
 800c9f2:	370c      	adds	r7, #12
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fa:	4770      	bx	lr
 800c9fc:	20000020 	.word	0x20000020
 800ca00:	e000ed04 	.word	0xe000ed04

0800ca04 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ca04:	b480      	push	{r7}
 800ca06:	b083      	sub	sp, #12
 800ca08:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ca0a:	4b13      	ldr	r3, [pc, #76]	; (800ca58 <vPortExitCritical+0x54>)
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d10c      	bne.n	800ca2c <vPortExitCritical+0x28>
	__asm volatile
 800ca12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca16:	b672      	cpsid	i
 800ca18:	f383 8811 	msr	BASEPRI, r3
 800ca1c:	f3bf 8f6f 	isb	sy
 800ca20:	f3bf 8f4f 	dsb	sy
 800ca24:	b662      	cpsie	i
 800ca26:	607b      	str	r3, [r7, #4]
}
 800ca28:	bf00      	nop
 800ca2a:	e7fe      	b.n	800ca2a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800ca2c:	4b0a      	ldr	r3, [pc, #40]	; (800ca58 <vPortExitCritical+0x54>)
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	3b01      	subs	r3, #1
 800ca32:	4a09      	ldr	r2, [pc, #36]	; (800ca58 <vPortExitCritical+0x54>)
 800ca34:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ca36:	4b08      	ldr	r3, [pc, #32]	; (800ca58 <vPortExitCritical+0x54>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d105      	bne.n	800ca4a <vPortExitCritical+0x46>
 800ca3e:	2300      	movs	r3, #0
 800ca40:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ca42:	683b      	ldr	r3, [r7, #0]
 800ca44:	f383 8811 	msr	BASEPRI, r3
}
 800ca48:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ca4a:	bf00      	nop
 800ca4c:	370c      	adds	r7, #12
 800ca4e:	46bd      	mov	sp, r7
 800ca50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca54:	4770      	bx	lr
 800ca56:	bf00      	nop
 800ca58:	20000020 	.word	0x20000020
 800ca5c:	00000000 	.word	0x00000000

0800ca60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ca60:	f3ef 8009 	mrs	r0, PSP
 800ca64:	f3bf 8f6f 	isb	sy
 800ca68:	4b15      	ldr	r3, [pc, #84]	; (800cac0 <pxCurrentTCBConst>)
 800ca6a:	681a      	ldr	r2, [r3, #0]
 800ca6c:	f01e 0f10 	tst.w	lr, #16
 800ca70:	bf08      	it	eq
 800ca72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ca76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca7a:	6010      	str	r0, [r2, #0]
 800ca7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ca80:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ca84:	b672      	cpsid	i
 800ca86:	f380 8811 	msr	BASEPRI, r0
 800ca8a:	f3bf 8f4f 	dsb	sy
 800ca8e:	f3bf 8f6f 	isb	sy
 800ca92:	b662      	cpsie	i
 800ca94:	f7fe fea8 	bl	800b7e8 <vTaskSwitchContext>
 800ca98:	f04f 0000 	mov.w	r0, #0
 800ca9c:	f380 8811 	msr	BASEPRI, r0
 800caa0:	bc09      	pop	{r0, r3}
 800caa2:	6819      	ldr	r1, [r3, #0]
 800caa4:	6808      	ldr	r0, [r1, #0]
 800caa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caaa:	f01e 0f10 	tst.w	lr, #16
 800caae:	bf08      	it	eq
 800cab0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800cab4:	f380 8809 	msr	PSP, r0
 800cab8:	f3bf 8f6f 	isb	sy
 800cabc:	4770      	bx	lr
 800cabe:	bf00      	nop

0800cac0 <pxCurrentTCBConst>:
 800cac0:	20009694 	.word	0x20009694
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800cac4:	bf00      	nop
 800cac6:	bf00      	nop

0800cac8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b082      	sub	sp, #8
 800cacc:	af00      	add	r7, sp, #0
	__asm volatile
 800cace:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cad2:	b672      	cpsid	i
 800cad4:	f383 8811 	msr	BASEPRI, r3
 800cad8:	f3bf 8f6f 	isb	sy
 800cadc:	f3bf 8f4f 	dsb	sy
 800cae0:	b662      	cpsie	i
 800cae2:	607b      	str	r3, [r7, #4]
}
 800cae4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800cae6:	f7fe fdc3 	bl	800b670 <xTaskIncrementTick>
 800caea:	4603      	mov	r3, r0
 800caec:	2b00      	cmp	r3, #0
 800caee:	d003      	beq.n	800caf8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800caf0:	4b06      	ldr	r3, [pc, #24]	; (800cb0c <SysTick_Handler+0x44>)
 800caf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800caf6:	601a      	str	r2, [r3, #0]
 800caf8:	2300      	movs	r3, #0
 800cafa:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cafc:	683b      	ldr	r3, [r7, #0]
 800cafe:	f383 8811 	msr	BASEPRI, r3
}
 800cb02:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800cb04:	bf00      	nop
 800cb06:	3708      	adds	r7, #8
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	bd80      	pop	{r7, pc}
 800cb0c:	e000ed04 	.word	0xe000ed04

0800cb10 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cb10:	b480      	push	{r7}
 800cb12:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cb14:	4b0b      	ldr	r3, [pc, #44]	; (800cb44 <vPortSetupTimerInterrupt+0x34>)
 800cb16:	2200      	movs	r2, #0
 800cb18:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cb1a:	4b0b      	ldr	r3, [pc, #44]	; (800cb48 <vPortSetupTimerInterrupt+0x38>)
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cb20:	4b0a      	ldr	r3, [pc, #40]	; (800cb4c <vPortSetupTimerInterrupt+0x3c>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a0a      	ldr	r2, [pc, #40]	; (800cb50 <vPortSetupTimerInterrupt+0x40>)
 800cb26:	fba2 2303 	umull	r2, r3, r2, r3
 800cb2a:	099b      	lsrs	r3, r3, #6
 800cb2c:	4a09      	ldr	r2, [pc, #36]	; (800cb54 <vPortSetupTimerInterrupt+0x44>)
 800cb2e:	3b01      	subs	r3, #1
 800cb30:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cb32:	4b04      	ldr	r3, [pc, #16]	; (800cb44 <vPortSetupTimerInterrupt+0x34>)
 800cb34:	2207      	movs	r2, #7
 800cb36:	601a      	str	r2, [r3, #0]
}
 800cb38:	bf00      	nop
 800cb3a:	46bd      	mov	sp, r7
 800cb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb40:	4770      	bx	lr
 800cb42:	bf00      	nop
 800cb44:	e000e010 	.word	0xe000e010
 800cb48:	e000e018 	.word	0xe000e018
 800cb4c:	20000000 	.word	0x20000000
 800cb50:	10624dd3 	.word	0x10624dd3
 800cb54:	e000e014 	.word	0xe000e014

0800cb58 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cb58:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cb68 <vPortEnableVFP+0x10>
 800cb5c:	6801      	ldr	r1, [r0, #0]
 800cb5e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cb62:	6001      	str	r1, [r0, #0]
 800cb64:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cb66:	bf00      	nop
 800cb68:	e000ed88 	.word	0xe000ed88

0800cb6c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b085      	sub	sp, #20
 800cb70:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cb72:	f3ef 8305 	mrs	r3, IPSR
 800cb76:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	2b0f      	cmp	r3, #15
 800cb7c:	d916      	bls.n	800cbac <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cb7e:	4a19      	ldr	r2, [pc, #100]	; (800cbe4 <vPortValidateInterruptPriority+0x78>)
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	4413      	add	r3, r2
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cb88:	4b17      	ldr	r3, [pc, #92]	; (800cbe8 <vPortValidateInterruptPriority+0x7c>)
 800cb8a:	781b      	ldrb	r3, [r3, #0]
 800cb8c:	7afa      	ldrb	r2, [r7, #11]
 800cb8e:	429a      	cmp	r2, r3
 800cb90:	d20c      	bcs.n	800cbac <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800cb92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb96:	b672      	cpsid	i
 800cb98:	f383 8811 	msr	BASEPRI, r3
 800cb9c:	f3bf 8f6f 	isb	sy
 800cba0:	f3bf 8f4f 	dsb	sy
 800cba4:	b662      	cpsie	i
 800cba6:	607b      	str	r3, [r7, #4]
}
 800cba8:	bf00      	nop
 800cbaa:	e7fe      	b.n	800cbaa <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cbac:	4b0f      	ldr	r3, [pc, #60]	; (800cbec <vPortValidateInterruptPriority+0x80>)
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cbb4:	4b0e      	ldr	r3, [pc, #56]	; (800cbf0 <vPortValidateInterruptPriority+0x84>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	429a      	cmp	r2, r3
 800cbba:	d90c      	bls.n	800cbd6 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800cbbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbc0:	b672      	cpsid	i
 800cbc2:	f383 8811 	msr	BASEPRI, r3
 800cbc6:	f3bf 8f6f 	isb	sy
 800cbca:	f3bf 8f4f 	dsb	sy
 800cbce:	b662      	cpsie	i
 800cbd0:	603b      	str	r3, [r7, #0]
}
 800cbd2:	bf00      	nop
 800cbd4:	e7fe      	b.n	800cbd4 <vPortValidateInterruptPriority+0x68>
	}
 800cbd6:	bf00      	nop
 800cbd8:	3714      	adds	r7, #20
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe0:	4770      	bx	lr
 800cbe2:	bf00      	nop
 800cbe4:	e000e3f0 	.word	0xe000e3f0
 800cbe8:	20009cc0 	.word	0x20009cc0
 800cbec:	e000ed0c 	.word	0xe000ed0c
 800cbf0:	20009cc4 	.word	0x20009cc4

0800cbf4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cbf4:	b580      	push	{r7, lr}
 800cbf6:	b08a      	sub	sp, #40	; 0x28
 800cbf8:	af00      	add	r7, sp, #0
 800cbfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cbfc:	2300      	movs	r3, #0
 800cbfe:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cc00:	f7fe fc66 	bl	800b4d0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cc04:	4b5b      	ldr	r3, [pc, #364]	; (800cd74 <pvPortMalloc+0x180>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d101      	bne.n	800cc10 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cc0c:	f000 f91a 	bl	800ce44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cc10:	4b59      	ldr	r3, [pc, #356]	; (800cd78 <pvPortMalloc+0x184>)
 800cc12:	681a      	ldr	r2, [r3, #0]
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	4013      	ands	r3, r2
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	f040 8092 	bne.w	800cd42 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d01f      	beq.n	800cc64 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800cc24:	2208      	movs	r2, #8
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	4413      	add	r3, r2
 800cc2a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f003 0307 	and.w	r3, r3, #7
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d016      	beq.n	800cc64 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	f023 0307 	bic.w	r3, r3, #7
 800cc3c:	3308      	adds	r3, #8
 800cc3e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	f003 0307 	and.w	r3, r3, #7
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d00c      	beq.n	800cc64 <pvPortMalloc+0x70>
	__asm volatile
 800cc4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc4e:	b672      	cpsid	i
 800cc50:	f383 8811 	msr	BASEPRI, r3
 800cc54:	f3bf 8f6f 	isb	sy
 800cc58:	f3bf 8f4f 	dsb	sy
 800cc5c:	b662      	cpsie	i
 800cc5e:	617b      	str	r3, [r7, #20]
}
 800cc60:	bf00      	nop
 800cc62:	e7fe      	b.n	800cc62 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d06b      	beq.n	800cd42 <pvPortMalloc+0x14e>
 800cc6a:	4b44      	ldr	r3, [pc, #272]	; (800cd7c <pvPortMalloc+0x188>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	687a      	ldr	r2, [r7, #4]
 800cc70:	429a      	cmp	r2, r3
 800cc72:	d866      	bhi.n	800cd42 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cc74:	4b42      	ldr	r3, [pc, #264]	; (800cd80 <pvPortMalloc+0x18c>)
 800cc76:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cc78:	4b41      	ldr	r3, [pc, #260]	; (800cd80 <pvPortMalloc+0x18c>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cc7e:	e004      	b.n	800cc8a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800cc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc82:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cc84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cc8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc8c:	685b      	ldr	r3, [r3, #4]
 800cc8e:	687a      	ldr	r2, [r7, #4]
 800cc90:	429a      	cmp	r2, r3
 800cc92:	d903      	bls.n	800cc9c <pvPortMalloc+0xa8>
 800cc94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d1f1      	bne.n	800cc80 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cc9c:	4b35      	ldr	r3, [pc, #212]	; (800cd74 <pvPortMalloc+0x180>)
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cca2:	429a      	cmp	r2, r3
 800cca4:	d04d      	beq.n	800cd42 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cca6:	6a3b      	ldr	r3, [r7, #32]
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	2208      	movs	r2, #8
 800ccac:	4413      	add	r3, r2
 800ccae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ccb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccb2:	681a      	ldr	r2, [r3, #0]
 800ccb4:	6a3b      	ldr	r3, [r7, #32]
 800ccb6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ccb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccba:	685a      	ldr	r2, [r3, #4]
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	1ad2      	subs	r2, r2, r3
 800ccc0:	2308      	movs	r3, #8
 800ccc2:	005b      	lsls	r3, r3, #1
 800ccc4:	429a      	cmp	r2, r3
 800ccc6:	d921      	bls.n	800cd0c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ccc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	4413      	add	r3, r2
 800ccce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ccd0:	69bb      	ldr	r3, [r7, #24]
 800ccd2:	f003 0307 	and.w	r3, r3, #7
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	d00c      	beq.n	800ccf4 <pvPortMalloc+0x100>
	__asm volatile
 800ccda:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccde:	b672      	cpsid	i
 800cce0:	f383 8811 	msr	BASEPRI, r3
 800cce4:	f3bf 8f6f 	isb	sy
 800cce8:	f3bf 8f4f 	dsb	sy
 800ccec:	b662      	cpsie	i
 800ccee:	613b      	str	r3, [r7, #16]
}
 800ccf0:	bf00      	nop
 800ccf2:	e7fe      	b.n	800ccf2 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ccf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccf6:	685a      	ldr	r2, [r3, #4]
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	1ad2      	subs	r2, r2, r3
 800ccfc:	69bb      	ldr	r3, [r7, #24]
 800ccfe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800cd00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd02:	687a      	ldr	r2, [r7, #4]
 800cd04:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cd06:	69b8      	ldr	r0, [r7, #24]
 800cd08:	f000 f8fe 	bl	800cf08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cd0c:	4b1b      	ldr	r3, [pc, #108]	; (800cd7c <pvPortMalloc+0x188>)
 800cd0e:	681a      	ldr	r2, [r3, #0]
 800cd10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd12:	685b      	ldr	r3, [r3, #4]
 800cd14:	1ad3      	subs	r3, r2, r3
 800cd16:	4a19      	ldr	r2, [pc, #100]	; (800cd7c <pvPortMalloc+0x188>)
 800cd18:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cd1a:	4b18      	ldr	r3, [pc, #96]	; (800cd7c <pvPortMalloc+0x188>)
 800cd1c:	681a      	ldr	r2, [r3, #0]
 800cd1e:	4b19      	ldr	r3, [pc, #100]	; (800cd84 <pvPortMalloc+0x190>)
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	429a      	cmp	r2, r3
 800cd24:	d203      	bcs.n	800cd2e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cd26:	4b15      	ldr	r3, [pc, #84]	; (800cd7c <pvPortMalloc+0x188>)
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	4a16      	ldr	r2, [pc, #88]	; (800cd84 <pvPortMalloc+0x190>)
 800cd2c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cd2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd30:	685a      	ldr	r2, [r3, #4]
 800cd32:	4b11      	ldr	r3, [pc, #68]	; (800cd78 <pvPortMalloc+0x184>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	431a      	orrs	r2, r3
 800cd38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd3a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cd3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd3e:	2200      	movs	r2, #0
 800cd40:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cd42:	f7fe fbd3 	bl	800b4ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cd46:	69fb      	ldr	r3, [r7, #28]
 800cd48:	f003 0307 	and.w	r3, r3, #7
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d00c      	beq.n	800cd6a <pvPortMalloc+0x176>
	__asm volatile
 800cd50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd54:	b672      	cpsid	i
 800cd56:	f383 8811 	msr	BASEPRI, r3
 800cd5a:	f3bf 8f6f 	isb	sy
 800cd5e:	f3bf 8f4f 	dsb	sy
 800cd62:	b662      	cpsie	i
 800cd64:	60fb      	str	r3, [r7, #12]
}
 800cd66:	bf00      	nop
 800cd68:	e7fe      	b.n	800cd68 <pvPortMalloc+0x174>
	return pvReturn;
 800cd6a:	69fb      	ldr	r3, [r7, #28]
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3728      	adds	r7, #40	; 0x28
 800cd70:	46bd      	mov	sp, r7
 800cd72:	bd80      	pop	{r7, pc}
 800cd74:	2000d8d0 	.word	0x2000d8d0
 800cd78:	2000d8dc 	.word	0x2000d8dc
 800cd7c:	2000d8d4 	.word	0x2000d8d4
 800cd80:	2000d8c8 	.word	0x2000d8c8
 800cd84:	2000d8d8 	.word	0x2000d8d8

0800cd88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b086      	sub	sp, #24
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d04c      	beq.n	800ce34 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cd9a:	2308      	movs	r3, #8
 800cd9c:	425b      	negs	r3, r3
 800cd9e:	697a      	ldr	r2, [r7, #20]
 800cda0:	4413      	add	r3, r2
 800cda2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cda4:	697b      	ldr	r3, [r7, #20]
 800cda6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cda8:	693b      	ldr	r3, [r7, #16]
 800cdaa:	685a      	ldr	r2, [r3, #4]
 800cdac:	4b23      	ldr	r3, [pc, #140]	; (800ce3c <vPortFree+0xb4>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	4013      	ands	r3, r2
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d10c      	bne.n	800cdd0 <vPortFree+0x48>
	__asm volatile
 800cdb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdba:	b672      	cpsid	i
 800cdbc:	f383 8811 	msr	BASEPRI, r3
 800cdc0:	f3bf 8f6f 	isb	sy
 800cdc4:	f3bf 8f4f 	dsb	sy
 800cdc8:	b662      	cpsie	i
 800cdca:	60fb      	str	r3, [r7, #12]
}
 800cdcc:	bf00      	nop
 800cdce:	e7fe      	b.n	800cdce <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cdd0:	693b      	ldr	r3, [r7, #16]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d00c      	beq.n	800cdf2 <vPortFree+0x6a>
	__asm volatile
 800cdd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cddc:	b672      	cpsid	i
 800cdde:	f383 8811 	msr	BASEPRI, r3
 800cde2:	f3bf 8f6f 	isb	sy
 800cde6:	f3bf 8f4f 	dsb	sy
 800cdea:	b662      	cpsie	i
 800cdec:	60bb      	str	r3, [r7, #8]
}
 800cdee:	bf00      	nop
 800cdf0:	e7fe      	b.n	800cdf0 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	685a      	ldr	r2, [r3, #4]
 800cdf6:	4b11      	ldr	r3, [pc, #68]	; (800ce3c <vPortFree+0xb4>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	4013      	ands	r3, r2
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d019      	beq.n	800ce34 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ce00:	693b      	ldr	r3, [r7, #16]
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d115      	bne.n	800ce34 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ce08:	693b      	ldr	r3, [r7, #16]
 800ce0a:	685a      	ldr	r2, [r3, #4]
 800ce0c:	4b0b      	ldr	r3, [pc, #44]	; (800ce3c <vPortFree+0xb4>)
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	43db      	mvns	r3, r3
 800ce12:	401a      	ands	r2, r3
 800ce14:	693b      	ldr	r3, [r7, #16]
 800ce16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ce18:	f7fe fb5a 	bl	800b4d0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ce1c:	693b      	ldr	r3, [r7, #16]
 800ce1e:	685a      	ldr	r2, [r3, #4]
 800ce20:	4b07      	ldr	r3, [pc, #28]	; (800ce40 <vPortFree+0xb8>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	4413      	add	r3, r2
 800ce26:	4a06      	ldr	r2, [pc, #24]	; (800ce40 <vPortFree+0xb8>)
 800ce28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ce2a:	6938      	ldr	r0, [r7, #16]
 800ce2c:	f000 f86c 	bl	800cf08 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ce30:	f7fe fb5c 	bl	800b4ec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ce34:	bf00      	nop
 800ce36:	3718      	adds	r7, #24
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	bd80      	pop	{r7, pc}
 800ce3c:	2000d8dc 	.word	0x2000d8dc
 800ce40:	2000d8d4 	.word	0x2000d8d4

0800ce44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ce44:	b480      	push	{r7}
 800ce46:	b085      	sub	sp, #20
 800ce48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ce4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ce4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ce50:	4b27      	ldr	r3, [pc, #156]	; (800cef0 <prvHeapInit+0xac>)
 800ce52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	f003 0307 	and.w	r3, r3, #7
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d00c      	beq.n	800ce78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	3307      	adds	r3, #7
 800ce62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	f023 0307 	bic.w	r3, r3, #7
 800ce6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ce6c:	68ba      	ldr	r2, [r7, #8]
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	1ad3      	subs	r3, r2, r3
 800ce72:	4a1f      	ldr	r2, [pc, #124]	; (800cef0 <prvHeapInit+0xac>)
 800ce74:	4413      	add	r3, r2
 800ce76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ce7c:	4a1d      	ldr	r2, [pc, #116]	; (800cef4 <prvHeapInit+0xb0>)
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ce82:	4b1c      	ldr	r3, [pc, #112]	; (800cef4 <prvHeapInit+0xb0>)
 800ce84:	2200      	movs	r2, #0
 800ce86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	68ba      	ldr	r2, [r7, #8]
 800ce8c:	4413      	add	r3, r2
 800ce8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ce90:	2208      	movs	r2, #8
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	1a9b      	subs	r3, r3, r2
 800ce96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	f023 0307 	bic.w	r3, r3, #7
 800ce9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	4a15      	ldr	r2, [pc, #84]	; (800cef8 <prvHeapInit+0xb4>)
 800cea4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cea6:	4b14      	ldr	r3, [pc, #80]	; (800cef8 <prvHeapInit+0xb4>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	2200      	movs	r2, #0
 800ceac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ceae:	4b12      	ldr	r3, [pc, #72]	; (800cef8 <prvHeapInit+0xb4>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ceba:	683b      	ldr	r3, [r7, #0]
 800cebc:	68fa      	ldr	r2, [r7, #12]
 800cebe:	1ad2      	subs	r2, r2, r3
 800cec0:	683b      	ldr	r3, [r7, #0]
 800cec2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cec4:	4b0c      	ldr	r3, [pc, #48]	; (800cef8 <prvHeapInit+0xb4>)
 800cec6:	681a      	ldr	r2, [r3, #0]
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	685b      	ldr	r3, [r3, #4]
 800ced0:	4a0a      	ldr	r2, [pc, #40]	; (800cefc <prvHeapInit+0xb8>)
 800ced2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	685b      	ldr	r3, [r3, #4]
 800ced8:	4a09      	ldr	r2, [pc, #36]	; (800cf00 <prvHeapInit+0xbc>)
 800ceda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cedc:	4b09      	ldr	r3, [pc, #36]	; (800cf04 <prvHeapInit+0xc0>)
 800cede:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800cee2:	601a      	str	r2, [r3, #0]
}
 800cee4:	bf00      	nop
 800cee6:	3714      	adds	r7, #20
 800cee8:	46bd      	mov	sp, r7
 800ceea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceee:	4770      	bx	lr
 800cef0:	20009cc8 	.word	0x20009cc8
 800cef4:	2000d8c8 	.word	0x2000d8c8
 800cef8:	2000d8d0 	.word	0x2000d8d0
 800cefc:	2000d8d8 	.word	0x2000d8d8
 800cf00:	2000d8d4 	.word	0x2000d8d4
 800cf04:	2000d8dc 	.word	0x2000d8dc

0800cf08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cf08:	b480      	push	{r7}
 800cf0a:	b085      	sub	sp, #20
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cf10:	4b28      	ldr	r3, [pc, #160]	; (800cfb4 <prvInsertBlockIntoFreeList+0xac>)
 800cf12:	60fb      	str	r3, [r7, #12]
 800cf14:	e002      	b.n	800cf1c <prvInsertBlockIntoFreeList+0x14>
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	60fb      	str	r3, [r7, #12]
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	687a      	ldr	r2, [r7, #4]
 800cf22:	429a      	cmp	r2, r3
 800cf24:	d8f7      	bhi.n	800cf16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	685b      	ldr	r3, [r3, #4]
 800cf2e:	68ba      	ldr	r2, [r7, #8]
 800cf30:	4413      	add	r3, r2
 800cf32:	687a      	ldr	r2, [r7, #4]
 800cf34:	429a      	cmp	r2, r3
 800cf36:	d108      	bne.n	800cf4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	685a      	ldr	r2, [r3, #4]
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	441a      	add	r2, r3
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cf46:	68fb      	ldr	r3, [r7, #12]
 800cf48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	685b      	ldr	r3, [r3, #4]
 800cf52:	68ba      	ldr	r2, [r7, #8]
 800cf54:	441a      	add	r2, r3
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	429a      	cmp	r2, r3
 800cf5c:	d118      	bne.n	800cf90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cf5e:	68fb      	ldr	r3, [r7, #12]
 800cf60:	681a      	ldr	r2, [r3, #0]
 800cf62:	4b15      	ldr	r3, [pc, #84]	; (800cfb8 <prvInsertBlockIntoFreeList+0xb0>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	429a      	cmp	r2, r3
 800cf68:	d00d      	beq.n	800cf86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	685a      	ldr	r2, [r3, #4]
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	685b      	ldr	r3, [r3, #4]
 800cf74:	441a      	add	r2, r3
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	681a      	ldr	r2, [r3, #0]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	601a      	str	r2, [r3, #0]
 800cf84:	e008      	b.n	800cf98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cf86:	4b0c      	ldr	r3, [pc, #48]	; (800cfb8 <prvInsertBlockIntoFreeList+0xb0>)
 800cf88:	681a      	ldr	r2, [r3, #0]
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	601a      	str	r2, [r3, #0]
 800cf8e:	e003      	b.n	800cf98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	681a      	ldr	r2, [r3, #0]
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cf98:	68fa      	ldr	r2, [r7, #12]
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	429a      	cmp	r2, r3
 800cf9e:	d002      	beq.n	800cfa6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	687a      	ldr	r2, [r7, #4]
 800cfa4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cfa6:	bf00      	nop
 800cfa8:	3714      	adds	r7, #20
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb0:	4770      	bx	lr
 800cfb2:	bf00      	nop
 800cfb4:	2000d8c8 	.word	0x2000d8c8
 800cfb8:	2000d8d0 	.word	0x2000d8d0

0800cfbc <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800cfbc:	b580      	push	{r7, lr}
 800cfbe:	b084      	sub	sp, #16
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
 800cfc4:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	330c      	adds	r3, #12
 800cfcc:	461a      	mov	r2, r3
 800cfce:	6839      	ldr	r1, [r7, #0]
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f003 fac5 	bl	8010560 <tcpip_send_msg_wait_sem>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800cfda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d103      	bne.n	800cfea <netconn_apimsg+0x2e>
    return apimsg->err;
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cfe8:	e001      	b.n	800cfee <netconn_apimsg+0x32>
  }
  return err;
 800cfea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cfee:	4618      	mov	r0, r3
 800cff0:	3710      	adds	r7, #16
 800cff2:	46bd      	mov	sp, r7
 800cff4:	bd80      	pop	{r7, pc}
	...

0800cff8 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b08c      	sub	sp, #48	; 0x30
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	4603      	mov	r3, r0
 800d000:	603a      	str	r2, [r7, #0]
 800d002:	71fb      	strb	r3, [r7, #7]
 800d004:	460b      	mov	r3, r1
 800d006:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800d008:	79fb      	ldrb	r3, [r7, #7]
 800d00a:	6839      	ldr	r1, [r7, #0]
 800d00c:	4618      	mov	r0, r3
 800d00e:	f000 ff2f 	bl	800de70 <netconn_alloc>
 800d012:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800d014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d016:	2b00      	cmp	r3, #0
 800d018:	d054      	beq.n	800d0c4 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800d01a:	79bb      	ldrb	r3, [r7, #6]
 800d01c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800d01e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d020:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800d022:	f107 0308 	add.w	r3, r7, #8
 800d026:	4619      	mov	r1, r3
 800d028:	4829      	ldr	r0, [pc, #164]	; (800d0d0 <netconn_new_with_proto_and_callback+0xd8>)
 800d02a:	f7ff ffc7 	bl	800cfbc <netconn_apimsg>
 800d02e:	4603      	mov	r3, r0
 800d030:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800d034:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d043      	beq.n	800d0c4 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800d03c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d03e:	685b      	ldr	r3, [r3, #4]
 800d040:	2b00      	cmp	r3, #0
 800d042:	d005      	beq.n	800d050 <netconn_new_with_proto_and_callback+0x58>
 800d044:	4b23      	ldr	r3, [pc, #140]	; (800d0d4 <netconn_new_with_proto_and_callback+0xdc>)
 800d046:	22a3      	movs	r2, #163	; 0xa3
 800d048:	4923      	ldr	r1, [pc, #140]	; (800d0d8 <netconn_new_with_proto_and_callback+0xe0>)
 800d04a:	4824      	ldr	r0, [pc, #144]	; (800d0dc <netconn_new_with_proto_and_callback+0xe4>)
 800d04c:	f00e faa2 	bl	801b594 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800d050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d052:	3310      	adds	r3, #16
 800d054:	4618      	mov	r0, r3
 800d056:	f00e f92b 	bl	801b2b0 <sys_mbox_valid>
 800d05a:	4603      	mov	r3, r0
 800d05c:	2b00      	cmp	r3, #0
 800d05e:	d105      	bne.n	800d06c <netconn_new_with_proto_and_callback+0x74>
 800d060:	4b1c      	ldr	r3, [pc, #112]	; (800d0d4 <netconn_new_with_proto_and_callback+0xdc>)
 800d062:	22a4      	movs	r2, #164	; 0xa4
 800d064:	491e      	ldr	r1, [pc, #120]	; (800d0e0 <netconn_new_with_proto_and_callback+0xe8>)
 800d066:	481d      	ldr	r0, [pc, #116]	; (800d0dc <netconn_new_with_proto_and_callback+0xe4>)
 800d068:	f00e fa94 	bl	801b594 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800d06c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d06e:	3314      	adds	r3, #20
 800d070:	4618      	mov	r0, r3
 800d072:	f00e f91d 	bl	801b2b0 <sys_mbox_valid>
 800d076:	4603      	mov	r3, r0
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d005      	beq.n	800d088 <netconn_new_with_proto_and_callback+0x90>
 800d07c:	4b15      	ldr	r3, [pc, #84]	; (800d0d4 <netconn_new_with_proto_and_callback+0xdc>)
 800d07e:	22a6      	movs	r2, #166	; 0xa6
 800d080:	4918      	ldr	r1, [pc, #96]	; (800d0e4 <netconn_new_with_proto_and_callback+0xec>)
 800d082:	4816      	ldr	r0, [pc, #88]	; (800d0dc <netconn_new_with_proto_and_callback+0xe4>)
 800d084:	f00e fa86 	bl	801b594 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800d088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d08a:	330c      	adds	r3, #12
 800d08c:	4618      	mov	r0, r3
 800d08e:	f00e f99d 	bl	801b3cc <sys_sem_valid>
 800d092:	4603      	mov	r3, r0
 800d094:	2b00      	cmp	r3, #0
 800d096:	d105      	bne.n	800d0a4 <netconn_new_with_proto_and_callback+0xac>
 800d098:	4b0e      	ldr	r3, [pc, #56]	; (800d0d4 <netconn_new_with_proto_and_callback+0xdc>)
 800d09a:	22a9      	movs	r2, #169	; 0xa9
 800d09c:	4912      	ldr	r1, [pc, #72]	; (800d0e8 <netconn_new_with_proto_and_callback+0xf0>)
 800d09e:	480f      	ldr	r0, [pc, #60]	; (800d0dc <netconn_new_with_proto_and_callback+0xe4>)
 800d0a0:	f00e fa78 	bl	801b594 <iprintf>
      sys_sem_free(&conn->op_completed);
 800d0a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0a6:	330c      	adds	r3, #12
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f00e f982 	bl	801b3b2 <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800d0ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0b0:	3310      	adds	r3, #16
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f00e f888 	bl	801b1c8 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800d0b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d0ba:	2007      	movs	r0, #7
 800d0bc:	f003 fffe 	bl	80110bc <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	e000      	b.n	800d0c6 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800d0c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3730      	adds	r7, #48	; 0x30
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}
 800d0ce:	bf00      	nop
 800d0d0:	0800de45 	.word	0x0800de45
 800d0d4:	0801cab8 	.word	0x0801cab8
 800d0d8:	0801caec 	.word	0x0801caec
 800d0dc:	0801cb10 	.word	0x0801cb10
 800d0e0:	0801cb38 	.word	0x0801cb38
 800d0e4:	0801cb50 	.word	0x0801cb50
 800d0e8:	0801cb74 	.word	0x0801cb74

0800d0ec <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b08c      	sub	sp, #48	; 0x30
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d101      	bne.n	800d0fe <netconn_prepare_delete+0x12>
    return ERR_OK;
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	e014      	b.n	800d128 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d102:	2329      	movs	r3, #41	; 0x29
 800d104:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800d106:	f107 030c 	add.w	r3, r7, #12
 800d10a:	4619      	mov	r1, r3
 800d10c:	4808      	ldr	r0, [pc, #32]	; (800d130 <netconn_prepare_delete+0x44>)
 800d10e:	f7ff ff55 	bl	800cfbc <netconn_apimsg>
 800d112:	4603      	mov	r3, r0
 800d114:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800d118:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	d002      	beq.n	800d126 <netconn_prepare_delete+0x3a>
    return err;
 800d120:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d124:	e000      	b.n	800d128 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800d126:	2300      	movs	r3, #0
}
 800d128:	4618      	mov	r0, r3
 800d12a:	3730      	adds	r7, #48	; 0x30
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}
 800d130:	0800e3b1 	.word	0x0800e3b1

0800d134 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b084      	sub	sp, #16
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d101      	bne.n	800d146 <netconn_delete+0x12>
    return ERR_OK;
 800d142:	2300      	movs	r3, #0
 800d144:	e00d      	b.n	800d162 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f7ff ffd0 	bl	800d0ec <netconn_prepare_delete>
 800d14c:	4603      	mov	r3, r0
 800d14e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800d150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d102      	bne.n	800d15e <netconn_delete+0x2a>
    netconn_free(conn);
 800d158:	6878      	ldr	r0, [r7, #4]
 800d15a:	f000 fef7 	bl	800df4c <netconn_free>
  }
  return err;
 800d15e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d162:	4618      	mov	r0, r3
 800d164:	3710      	adds	r7, #16
 800d166:	46bd      	mov	sp, r7
 800d168:	bd80      	pop	{r7, pc}
	...

0800d16c <netconn_getaddr>:
 * @return ERR_CONN for invalid connections
 *         ERR_OK if the information was retrieved
 */
err_t
netconn_getaddr(struct netconn *conn, ip_addr_t *addr, u16_t *port, u8_t local)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b08e      	sub	sp, #56	; 0x38
 800d170:	af00      	add	r7, sp, #0
 800d172:	60f8      	str	r0, [r7, #12]
 800d174:	60b9      	str	r1, [r7, #8]
 800d176:	607a      	str	r2, [r7, #4]
 800d178:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_getaddr: invalid conn", (conn != NULL), return ERR_ARG;);
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d109      	bne.n	800d194 <netconn_getaddr+0x28>
 800d180:	4b1d      	ldr	r3, [pc, #116]	; (800d1f8 <netconn_getaddr+0x8c>)
 800d182:	f44f 7289 	mov.w	r2, #274	; 0x112
 800d186:	491d      	ldr	r1, [pc, #116]	; (800d1fc <netconn_getaddr+0x90>)
 800d188:	481d      	ldr	r0, [pc, #116]	; (800d200 <netconn_getaddr+0x94>)
 800d18a:	f00e fa03 	bl	801b594 <iprintf>
 800d18e:	f06f 030f 	mvn.w	r3, #15
 800d192:	e02d      	b.n	800d1f0 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid addr", (addr != NULL), return ERR_ARG;);
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d109      	bne.n	800d1ae <netconn_getaddr+0x42>
 800d19a:	4b17      	ldr	r3, [pc, #92]	; (800d1f8 <netconn_getaddr+0x8c>)
 800d19c:	f240 1213 	movw	r2, #275	; 0x113
 800d1a0:	4918      	ldr	r1, [pc, #96]	; (800d204 <netconn_getaddr+0x98>)
 800d1a2:	4817      	ldr	r0, [pc, #92]	; (800d200 <netconn_getaddr+0x94>)
 800d1a4:	f00e f9f6 	bl	801b594 <iprintf>
 800d1a8:	f06f 030f 	mvn.w	r3, #15
 800d1ac:	e020      	b.n	800d1f0 <netconn_getaddr+0x84>
  LWIP_ERROR("netconn_getaddr: invalid port", (port != NULL), return ERR_ARG;);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d109      	bne.n	800d1c8 <netconn_getaddr+0x5c>
 800d1b4:	4b10      	ldr	r3, [pc, #64]	; (800d1f8 <netconn_getaddr+0x8c>)
 800d1b6:	f44f 728a 	mov.w	r2, #276	; 0x114
 800d1ba:	4913      	ldr	r1, [pc, #76]	; (800d208 <netconn_getaddr+0x9c>)
 800d1bc:	4810      	ldr	r0, [pc, #64]	; (800d200 <netconn_getaddr+0x94>)
 800d1be:	f00e f9e9 	bl	801b594 <iprintf>
 800d1c2:	f06f 030f 	mvn.w	r3, #15
 800d1c6:	e013      	b.n	800d1f0 <netconn_getaddr+0x84>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.ad.local = local;
 800d1cc:	78fb      	ldrb	r3, [r7, #3]
 800d1ce:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
#if LWIP_MPU_COMPATIBLE
  err = netconn_apimsg(lwip_netconn_do_getaddr, &API_MSG_VAR_REF(msg));
  *addr = msg->msg.ad.ipaddr;
  *port = msg->msg.ad.port;
#else /* LWIP_MPU_COMPATIBLE */
  msg.msg.ad.ipaddr = addr;
 800d1d2:	68bb      	ldr	r3, [r7, #8]
 800d1d4:	61fb      	str	r3, [r7, #28]
  msg.msg.ad.port = port;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	623b      	str	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_getaddr, &msg);
 800d1da:	f107 0314 	add.w	r3, r7, #20
 800d1de:	4619      	mov	r1, r3
 800d1e0:	480a      	ldr	r0, [pc, #40]	; (800d20c <netconn_getaddr+0xa0>)
 800d1e2:	f7ff feeb 	bl	800cfbc <netconn_apimsg>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
#endif /* LWIP_MPU_COMPATIBLE */
  API_MSG_VAR_FREE(msg);

  return err;
 800d1ec:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3738      	adds	r7, #56	; 0x38
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}
 800d1f8:	0801cab8 	.word	0x0801cab8
 800d1fc:	0801cb90 	.word	0x0801cb90
 800d200:	0801cb10 	.word	0x0801cb10
 800d204:	0801cbb0 	.word	0x0801cbb0
 800d208:	0801cbd0 	.word	0x0801cbd0
 800d20c:	0800e9f1 	.word	0x0800e9f1

0800d210 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b08e      	sub	sp, #56	; 0x38
 800d214:	af00      	add	r7, sp, #0
 800d216:	60f8      	str	r0, [r7, #12]
 800d218:	60b9      	str	r1, [r7, #8]
 800d21a:	4613      	mov	r3, r2
 800d21c:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	2b00      	cmp	r3, #0
 800d222:	d109      	bne.n	800d238 <netconn_bind+0x28>
 800d224:	4b11      	ldr	r3, [pc, #68]	; (800d26c <netconn_bind+0x5c>)
 800d226:	f44f 729c 	mov.w	r2, #312	; 0x138
 800d22a:	4911      	ldr	r1, [pc, #68]	; (800d270 <netconn_bind+0x60>)
 800d22c:	4811      	ldr	r0, [pc, #68]	; (800d274 <netconn_bind+0x64>)
 800d22e:	f00e f9b1 	bl	801b594 <iprintf>
 800d232:	f06f 030f 	mvn.w	r3, #15
 800d236:	e015      	b.n	800d264 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800d238:	68bb      	ldr	r3, [r7, #8]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d101      	bne.n	800d242 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800d23e:	4b0e      	ldr	r3, [pc, #56]	; (800d278 <netconn_bind+0x68>)
 800d240:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800d246:	68bb      	ldr	r3, [r7, #8]
 800d248:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800d24a:	88fb      	ldrh	r3, [r7, #6]
 800d24c:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800d24e:	f107 0314 	add.w	r3, r7, #20
 800d252:	4619      	mov	r1, r3
 800d254:	4809      	ldr	r0, [pc, #36]	; (800d27c <netconn_bind+0x6c>)
 800d256:	f7ff feb1 	bl	800cfbc <netconn_apimsg>
 800d25a:	4603      	mov	r3, r0
 800d25c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800d260:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800d264:	4618      	mov	r0, r3
 800d266:	3738      	adds	r7, #56	; 0x38
 800d268:	46bd      	mov	sp, r7
 800d26a:	bd80      	pop	{r7, pc}
 800d26c:	0801cab8 	.word	0x0801cab8
 800d270:	0801cbf0 	.word	0x0801cbf0
 800d274:	0801cb10 	.word	0x0801cb10
 800d278:	080203b0 	.word	0x080203b0
 800d27c:	0800e579 	.word	0x0800e579

0800d280 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b088      	sub	sp, #32
 800d284:	af00      	add	r7, sp, #0
 800d286:	60f8      	str	r0, [r7, #12]
 800d288:	60b9      	str	r1, [r7, #8]
 800d28a:	4613      	mov	r3, r2
 800d28c:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800d28e:	2300      	movs	r3, #0
 800d290:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d109      	bne.n	800d2ac <netconn_recv_data+0x2c>
 800d298:	4b58      	ldr	r3, [pc, #352]	; (800d3fc <netconn_recv_data+0x17c>)
 800d29a:	f44f 7212 	mov.w	r2, #584	; 0x248
 800d29e:	4958      	ldr	r1, [pc, #352]	; (800d400 <netconn_recv_data+0x180>)
 800d2a0:	4858      	ldr	r0, [pc, #352]	; (800d404 <netconn_recv_data+0x184>)
 800d2a2:	f00e f977 	bl	801b594 <iprintf>
 800d2a6:	f06f 030f 	mvn.w	r3, #15
 800d2aa:	e0a2      	b.n	800d3f2 <netconn_recv_data+0x172>
  *new_buf = NULL;
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d109      	bne.n	800d2cc <netconn_recv_data+0x4c>
 800d2b8:	4b50      	ldr	r3, [pc, #320]	; (800d3fc <netconn_recv_data+0x17c>)
 800d2ba:	f240 224a 	movw	r2, #586	; 0x24a
 800d2be:	4952      	ldr	r1, [pc, #328]	; (800d408 <netconn_recv_data+0x188>)
 800d2c0:	4850      	ldr	r0, [pc, #320]	; (800d404 <netconn_recv_data+0x184>)
 800d2c2:	f00e f967 	bl	801b594 <iprintf>
 800d2c6:	f06f 030f 	mvn.w	r3, #15
 800d2ca:	e092      	b.n	800d3f2 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	3310      	adds	r3, #16
 800d2d0:	4618      	mov	r0, r3
 800d2d2:	f00d ffed 	bl	801b2b0 <sys_mbox_valid>
 800d2d6:	4603      	mov	r3, r0
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d10e      	bne.n	800d2fa <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800d2dc:	68f8      	ldr	r0, [r7, #12]
 800d2de:	f000 fa01 	bl	800d6e4 <netconn_err>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800d2e6:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d002      	beq.n	800d2f4 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800d2ee:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800d2f2:	e07e      	b.n	800d3f2 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800d2f4:	f06f 030a 	mvn.w	r3, #10
 800d2f8:	e07b      	b.n	800d3f2 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	7f1b      	ldrb	r3, [r3, #28]
 800d2fe:	f003 0302 	and.w	r3, r3, #2
 800d302:	2b00      	cmp	r3, #0
 800d304:	d10f      	bne.n	800d326 <netconn_recv_data+0xa6>
 800d306:	79fb      	ldrb	r3, [r7, #7]
 800d308:	f003 0304 	and.w	r3, r3, #4
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d10a      	bne.n	800d326 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	7f1b      	ldrb	r3, [r3, #28]
 800d314:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d104      	bne.n	800d326 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800d322:	2b00      	cmp	r3, #0
 800d324:	d023      	beq.n	800d36e <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	3310      	adds	r3, #16
 800d32a:	f107 0218 	add.w	r2, r7, #24
 800d32e:	4611      	mov	r1, r2
 800d330:	4618      	mov	r0, r3
 800d332:	f00d ffa6 	bl	801b282 <sys_arch_mbox_tryfetch>
 800d336:	4603      	mov	r3, r0
 800d338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d33c:	d11f      	bne.n	800d37e <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800d33e:	68f8      	ldr	r0, [r7, #12]
 800d340:	f000 f9d0 	bl	800d6e4 <netconn_err>
 800d344:	4603      	mov	r3, r0
 800d346:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800d348:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d002      	beq.n	800d356 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800d350:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800d354:	e04d      	b.n	800d3f2 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	7f1b      	ldrb	r3, [r3, #28]
 800d35a:	f003 0301 	and.w	r3, r3, #1
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d002      	beq.n	800d368 <netconn_recv_data+0xe8>
        return ERR_CONN;
 800d362:	f06f 030a 	mvn.w	r3, #10
 800d366:	e044      	b.n	800d3f2 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800d368:	f06f 0306 	mvn.w	r3, #6
 800d36c:	e041      	b.n	800d3f2 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	3310      	adds	r3, #16
 800d372:	f107 0118 	add.w	r1, r7, #24
 800d376:	2200      	movs	r2, #0
 800d378:	4618      	mov	r0, r3
 800d37a:	f00d ff51 	bl	801b220 <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	781b      	ldrb	r3, [r3, #0]
 800d382:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d386:	2b10      	cmp	r3, #16
 800d388:	d117      	bne.n	800d3ba <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800d38a:	69bb      	ldr	r3, [r7, #24]
 800d38c:	f107 0217 	add.w	r2, r7, #23
 800d390:	4611      	mov	r1, r2
 800d392:	4618      	mov	r0, r3
 800d394:	f000 f9f8 	bl	800d788 <lwip_netconn_is_err_msg>
 800d398:	4603      	mov	r3, r0
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d009      	beq.n	800d3b2 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800d39e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d3a2:	f113 0f0f 	cmn.w	r3, #15
 800d3a6:	d101      	bne.n	800d3ac <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	e022      	b.n	800d3f2 <netconn_recv_data+0x172>
      }
      return err;
 800d3ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d3b0:	e01f      	b.n	800d3f2 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800d3b2:	69bb      	ldr	r3, [r7, #24]
 800d3b4:	891b      	ldrh	r3, [r3, #8]
 800d3b6:	83fb      	strh	r3, [r7, #30]
 800d3b8:	e00d      	b.n	800d3d6 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800d3ba:	69bb      	ldr	r3, [r7, #24]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d106      	bne.n	800d3ce <netconn_recv_data+0x14e>
 800d3c0:	4b0e      	ldr	r3, [pc, #56]	; (800d3fc <netconn_recv_data+0x17c>)
 800d3c2:	f240 2291 	movw	r2, #657	; 0x291
 800d3c6:	4911      	ldr	r1, [pc, #68]	; (800d40c <netconn_recv_data+0x18c>)
 800d3c8:	480e      	ldr	r0, [pc, #56]	; (800d404 <netconn_recv_data+0x184>)
 800d3ca:	f00e f8e3 	bl	801b594 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800d3ce:	69bb      	ldr	r3, [r7, #24]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	891b      	ldrh	r3, [r3, #8]
 800d3d4:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800d3d6:	68fb      	ldr	r3, [r7, #12]
 800d3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	d005      	beq.n	800d3ea <netconn_recv_data+0x16a>
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3e2:	8bfa      	ldrh	r2, [r7, #30]
 800d3e4:	2101      	movs	r1, #1
 800d3e6:	68f8      	ldr	r0, [r7, #12]
 800d3e8:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800d3ea:	69ba      	ldr	r2, [r7, #24]
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800d3f0:	2300      	movs	r3, #0
}
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	3720      	adds	r7, #32
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	bd80      	pop	{r7, pc}
 800d3fa:	bf00      	nop
 800d3fc:	0801cab8 	.word	0x0801cab8
 800d400:	0801ccd0 	.word	0x0801ccd0
 800d404:	0801cb10 	.word	0x0801cb10
 800d408:	0801ccf0 	.word	0x0801ccf0
 800d40c:	0801cd0c 	.word	0x0801cd0c

0800d410 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b084      	sub	sp, #16
 800d414:	af00      	add	r7, sp, #0
 800d416:	60f8      	str	r0, [r7, #12]
 800d418:	60b9      	str	r1, [r7, #8]
 800d41a:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d005      	beq.n	800d42e <netconn_tcp_recvd_msg+0x1e>
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	781b      	ldrb	r3, [r3, #0]
 800d426:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d42a:	2b10      	cmp	r3, #16
 800d42c:	d009      	beq.n	800d442 <netconn_tcp_recvd_msg+0x32>
 800d42e:	4b0c      	ldr	r3, [pc, #48]	; (800d460 <netconn_tcp_recvd_msg+0x50>)
 800d430:	f240 22a7 	movw	r2, #679	; 0x2a7
 800d434:	490b      	ldr	r1, [pc, #44]	; (800d464 <netconn_tcp_recvd_msg+0x54>)
 800d436:	480c      	ldr	r0, [pc, #48]	; (800d468 <netconn_tcp_recvd_msg+0x58>)
 800d438:	f00e f8ac 	bl	801b594 <iprintf>
 800d43c:	f06f 030f 	mvn.w	r3, #15
 800d440:	e00a      	b.n	800d458 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	68fa      	ldr	r2, [r7, #12]
 800d446:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	68ba      	ldr	r2, [r7, #8]
 800d44c:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800d44e:	6879      	ldr	r1, [r7, #4]
 800d450:	4806      	ldr	r0, [pc, #24]	; (800d46c <netconn_tcp_recvd_msg+0x5c>)
 800d452:	f7ff fdb3 	bl	800cfbc <netconn_apimsg>
 800d456:	4603      	mov	r3, r0
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3710      	adds	r7, #16
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}
 800d460:	0801cab8 	.word	0x0801cab8
 800d464:	0801cd18 	.word	0x0801cd18
 800d468:	0801cb10 	.word	0x0801cb10
 800d46c:	0800e5ed 	.word	0x0800e5ed

0800d470 <netconn_tcp_recvd>:

err_t
netconn_tcp_recvd(struct netconn *conn, size_t len)
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b08c      	sub	sp, #48	; 0x30
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
 800d478:	6039      	str	r1, [r7, #0]
  err_t err;
  API_MSG_VAR_DECLARE(msg);
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d005      	beq.n	800d48c <netconn_tcp_recvd+0x1c>
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	781b      	ldrb	r3, [r3, #0]
 800d484:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d488:	2b10      	cmp	r3, #16
 800d48a:	d009      	beq.n	800d4a0 <netconn_tcp_recvd+0x30>
 800d48c:	4b0c      	ldr	r3, [pc, #48]	; (800d4c0 <netconn_tcp_recvd+0x50>)
 800d48e:	f240 22b5 	movw	r2, #693	; 0x2b5
 800d492:	490c      	ldr	r1, [pc, #48]	; (800d4c4 <netconn_tcp_recvd+0x54>)
 800d494:	480c      	ldr	r0, [pc, #48]	; (800d4c8 <netconn_tcp_recvd+0x58>)
 800d496:	f00e f87d 	bl	801b594 <iprintf>
 800d49a:	f06f 030f 	mvn.w	r3, #15
 800d49e:	e00b      	b.n	800d4b8 <netconn_tcp_recvd+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  API_MSG_VAR_ALLOC(msg);
  err = netconn_tcp_recvd_msg(conn, len, &API_VAR_REF(msg));
 800d4a0:	f107 030c 	add.w	r3, r7, #12
 800d4a4:	461a      	mov	r2, r3
 800d4a6:	6839      	ldr	r1, [r7, #0]
 800d4a8:	6878      	ldr	r0, [r7, #4]
 800d4aa:	f7ff ffb1 	bl	800d410 <netconn_tcp_recvd_msg>
 800d4ae:	4603      	mov	r3, r0
 800d4b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);
  return err;
 800d4b4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	3730      	adds	r7, #48	; 0x30
 800d4bc:	46bd      	mov	sp, r7
 800d4be:	bd80      	pop	{r7, pc}
 800d4c0:	0801cab8 	.word	0x0801cab8
 800d4c4:	0801cd18 	.word	0x0801cd18
 800d4c8:	0801cb10 	.word	0x0801cb10

0800d4cc <netconn_recv_data_tcp>:

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800d4cc:	b580      	push	{r7, lr}
 800d4ce:	b090      	sub	sp, #64	; 0x40
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	60f8      	str	r0, [r7, #12]
 800d4d4:	60b9      	str	r1, [r7, #8]
 800d4d6:	4613      	mov	r3, r2
 800d4d8:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	3310      	adds	r3, #16
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f00d fee6 	bl	801b2b0 <sys_mbox_valid>
 800d4e4:	4603      	mov	r3, r0
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	d102      	bne.n	800d4f0 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800d4ea:	f06f 030a 	mvn.w	r3, #10
 800d4ee:	e06d      	b.n	800d5cc <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	7f1b      	ldrb	r3, [r3, #28]
 800d4f4:	b25b      	sxtb	r3, r3
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	da07      	bge.n	800d50a <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	7f1b      	ldrb	r3, [r3, #28]
 800d4fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d502:	b2da      	uxtb	r2, r3
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800d508:	e039      	b.n	800d57e <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800d50a:	79fb      	ldrb	r3, [r7, #7]
 800d50c:	461a      	mov	r2, r3
 800d50e:	68b9      	ldr	r1, [r7, #8]
 800d510:	68f8      	ldr	r0, [r7, #12]
 800d512:	f7ff feb5 	bl	800d280 <netconn_recv_data>
 800d516:	4603      	mov	r3, r0
 800d518:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800d51c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d520:	2b00      	cmp	r3, #0
 800d522:	d002      	beq.n	800d52a <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800d524:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d528:	e050      	b.n	800d5cc <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800d530:	79fb      	ldrb	r3, [r7, #7]
 800d532:	f003 0308 	and.w	r3, r3, #8
 800d536:	2b00      	cmp	r3, #0
 800d538:	d10e      	bne.n	800d558 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800d53a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d002      	beq.n	800d546 <netconn_recv_data_tcp+0x7a>
 800d540:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d542:	891b      	ldrh	r3, [r3, #8]
 800d544:	e000      	b.n	800d548 <netconn_recv_data_tcp+0x7c>
 800d546:	2301      	movs	r3, #1
 800d548:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800d54a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800d54c:	f107 0214 	add.w	r2, r7, #20
 800d550:	4619      	mov	r1, r3
 800d552:	68f8      	ldr	r0, [r7, #12]
 800d554:	f7ff ff5c 	bl	800d410 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800d558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d134      	bne.n	800d5c8 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800d55e:	79fb      	ldrb	r3, [r7, #7]
 800d560:	f003 0310 	and.w	r3, r3, #16
 800d564:	2b00      	cmp	r3, #0
 800d566:	d009      	beq.n	800d57c <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	7f1b      	ldrb	r3, [r3, #28]
 800d56c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d570:	b2da      	uxtb	r2, r3
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800d576:	f06f 0306 	mvn.w	r3, #6
 800d57a:	e027      	b.n	800d5cc <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800d57c:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d582:	2b00      	cmp	r3, #0
 800d584:	d005      	beq.n	800d592 <netconn_recv_data_tcp+0xc6>
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d58a:	2200      	movs	r2, #0
 800d58c:	2101      	movs	r1, #1
 800d58e:	68f8      	ldr	r0, [r7, #12]
 800d590:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	685b      	ldr	r3, [r3, #4]
 800d596:	2b00      	cmp	r3, #0
 800d598:	d10f      	bne.n	800d5ba <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800d59a:	68f8      	ldr	r0, [r7, #12]
 800d59c:	f000 f8a2 	bl	800d6e4 <netconn_err>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800d5a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d002      	beq.n	800d5b4 <netconn_recv_data_tcp+0xe8>
          return err;
 800d5ae:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800d5b2:	e00b      	b.n	800d5cc <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800d5b4:	f06f 030d 	mvn.w	r3, #13
 800d5b8:	e008      	b.n	800d5cc <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800d5ba:	2101      	movs	r1, #1
 800d5bc:	68f8      	ldr	r0, [r7, #12]
 800d5be:	f000 f861 	bl	800d684 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800d5c2:	f06f 030e 	mvn.w	r3, #14
 800d5c6:	e001      	b.n	800d5cc <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800d5c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800d5cc:	4618      	mov	r0, r3
 800d5ce:	3740      	adds	r7, #64	; 0x40
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	bd80      	pop	{r7, pc}

0800d5d4 <netconn_recv_tcp_pbuf_flags>:
 *                memory error or another error, @see netconn_recv_data)
 *         ERR_ARG if conn is not a TCP netconn
 */
err_t
netconn_recv_tcp_pbuf_flags(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800d5d4:	b580      	push	{r7, lr}
 800d5d6:	b084      	sub	sp, #16
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	60f8      	str	r0, [r7, #12]
 800d5dc:	60b9      	str	r1, [r7, #8]
 800d5de:	4613      	mov	r3, r2
 800d5e0:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d005      	beq.n	800d5f4 <netconn_recv_tcp_pbuf_flags+0x20>
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	781b      	ldrb	r3, [r3, #0]
 800d5ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d5f0:	2b10      	cmp	r3, #16
 800d5f2:	d009      	beq.n	800d608 <netconn_recv_tcp_pbuf_flags+0x34>
 800d5f4:	4b0a      	ldr	r3, [pc, #40]	; (800d620 <netconn_recv_tcp_pbuf_flags+0x4c>)
 800d5f6:	f240 3225 	movw	r2, #805	; 0x325
 800d5fa:	490a      	ldr	r1, [pc, #40]	; (800d624 <netconn_recv_tcp_pbuf_flags+0x50>)
 800d5fc:	480a      	ldr	r0, [pc, #40]	; (800d628 <netconn_recv_tcp_pbuf_flags+0x54>)
 800d5fe:	f00d ffc9 	bl	801b594 <iprintf>
 800d602:	f06f 030f 	mvn.w	r3, #15
 800d606:	e006      	b.n	800d616 <netconn_recv_tcp_pbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data_tcp(conn, new_buf, apiflags);
 800d608:	79fb      	ldrb	r3, [r7, #7]
 800d60a:	461a      	mov	r2, r3
 800d60c:	68b9      	ldr	r1, [r7, #8]
 800d60e:	68f8      	ldr	r0, [r7, #12]
 800d610:	f7ff ff5c 	bl	800d4cc <netconn_recv_data_tcp>
 800d614:	4603      	mov	r3, r0
}
 800d616:	4618      	mov	r0, r3
 800d618:	3710      	adds	r7, #16
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}
 800d61e:	bf00      	nop
 800d620:	0801cab8 	.word	0x0801cab8
 800d624:	0801cd18 	.word	0x0801cd18
 800d628:	0801cb10 	.word	0x0801cb10

0800d62c <netconn_recv_udp_raw_netbuf_flags>:
 *                memory error or another error)
 *         ERR_ARG if conn is not a UDP/RAW netconn
 */
err_t
netconn_recv_udp_raw_netbuf_flags(struct netconn *conn, struct netbuf **new_buf, u8_t apiflags)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	60f8      	str	r0, [r7, #12]
 800d634:	60b9      	str	r1, [r7, #8]
 800d636:	4613      	mov	r3, r2
 800d638:	71fb      	strb	r3, [r7, #7]
  LWIP_ERROR("netconn_recv_udp_raw_netbuf: invalid conn", (conn != NULL) &&
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d005      	beq.n	800d64c <netconn_recv_udp_raw_netbuf_flags+0x20>
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	781b      	ldrb	r3, [r3, #0]
 800d644:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d648:	2b10      	cmp	r3, #16
 800d64a:	d109      	bne.n	800d660 <netconn_recv_udp_raw_netbuf_flags+0x34>
 800d64c:	4b0a      	ldr	r3, [pc, #40]	; (800d678 <netconn_recv_udp_raw_netbuf_flags+0x4c>)
 800d64e:	f44f 7253 	mov.w	r2, #844	; 0x34c
 800d652:	490a      	ldr	r1, [pc, #40]	; (800d67c <netconn_recv_udp_raw_netbuf_flags+0x50>)
 800d654:	480a      	ldr	r0, [pc, #40]	; (800d680 <netconn_recv_udp_raw_netbuf_flags+0x54>)
 800d656:	f00d ff9d 	bl	801b594 <iprintf>
 800d65a:	f06f 030f 	mvn.w	r3, #15
 800d65e:	e006      	b.n	800d66e <netconn_recv_udp_raw_netbuf_flags+0x42>
             NETCONNTYPE_GROUP(netconn_type(conn)) != NETCONN_TCP, return ERR_ARG;);

  return netconn_recv_data(conn, (void **)new_buf, apiflags);
 800d660:	79fb      	ldrb	r3, [r7, #7]
 800d662:	461a      	mov	r2, r3
 800d664:	68b9      	ldr	r1, [r7, #8]
 800d666:	68f8      	ldr	r0, [r7, #12]
 800d668:	f7ff fe0a 	bl	800d280 <netconn_recv_data>
 800d66c:	4603      	mov	r3, r0
}
 800d66e:	4618      	mov	r0, r3
 800d670:	3710      	adds	r7, #16
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	0801cab8 	.word	0x0801cab8
 800d67c:	0801cd3c 	.word	0x0801cd3c
 800d680:	0801cb10 	.word	0x0801cb10

0800d684 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b08c      	sub	sp, #48	; 0x30
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
 800d68c:	460b      	mov	r3, r1
 800d68e:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d109      	bne.n	800d6aa <netconn_close_shutdown+0x26>
 800d696:	4b0f      	ldr	r3, [pc, #60]	; (800d6d4 <netconn_close_shutdown+0x50>)
 800d698:	f240 4247 	movw	r2, #1095	; 0x447
 800d69c:	490e      	ldr	r1, [pc, #56]	; (800d6d8 <netconn_close_shutdown+0x54>)
 800d69e:	480f      	ldr	r0, [pc, #60]	; (800d6dc <netconn_close_shutdown+0x58>)
 800d6a0:	f00d ff78 	bl	801b594 <iprintf>
 800d6a4:	f06f 030f 	mvn.w	r3, #15
 800d6a8:	e010      	b.n	800d6cc <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800d6ae:	78fb      	ldrb	r3, [r7, #3]
 800d6b0:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800d6b2:	2329      	movs	r3, #41	; 0x29
 800d6b4:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800d6b6:	f107 030c 	add.w	r3, r7, #12
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	4808      	ldr	r0, [pc, #32]	; (800d6e0 <netconn_close_shutdown+0x5c>)
 800d6be:	f7ff fc7d 	bl	800cfbc <netconn_apimsg>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800d6c8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3730      	adds	r7, #48	; 0x30
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	0801cab8 	.word	0x0801cab8
 800d6d8:	0801cdf4 	.word	0x0801cdf4
 800d6dc:	0801cb10 	.word	0x0801cb10
 800d6e0:	0800eafd 	.word	0x0800eafd

0800d6e4 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800d6e4:	b580      	push	{r7, lr}
 800d6e6:	b084      	sub	sp, #16
 800d6e8:	af00      	add	r7, sp, #0
 800d6ea:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d101      	bne.n	800d6f6 <netconn_err+0x12>
    return ERR_OK;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	e00d      	b.n	800d712 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800d6f6:	f00d fee5 	bl	801b4c4 <sys_arch_protect>
 800d6fa:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	7a1b      	ldrb	r3, [r3, #8]
 800d700:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	2200      	movs	r2, #0
 800d706:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800d708:	68f8      	ldr	r0, [r7, #12]
 800d70a:	f00d fee9 	bl	801b4e0 <sys_arch_unprotect>
  return err;
 800d70e:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800d712:	4618      	mov	r0, r3
 800d714:	3710      	adds	r7, #16
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}
	...

0800d71c <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b082      	sub	sp, #8
 800d720:	af00      	add	r7, sp, #0
 800d722:	4603      	mov	r3, r0
 800d724:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800d726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d72a:	f113 0f0d 	cmn.w	r3, #13
 800d72e:	d009      	beq.n	800d744 <lwip_netconn_err_to_msg+0x28>
 800d730:	f113 0f0d 	cmn.w	r3, #13
 800d734:	dc0c      	bgt.n	800d750 <lwip_netconn_err_to_msg+0x34>
 800d736:	f113 0f0f 	cmn.w	r3, #15
 800d73a:	d007      	beq.n	800d74c <lwip_netconn_err_to_msg+0x30>
 800d73c:	f113 0f0e 	cmn.w	r3, #14
 800d740:	d002      	beq.n	800d748 <lwip_netconn_err_to_msg+0x2c>
 800d742:	e005      	b.n	800d750 <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800d744:	4b0a      	ldr	r3, [pc, #40]	; (800d770 <lwip_netconn_err_to_msg+0x54>)
 800d746:	e00e      	b.n	800d766 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800d748:	4b0a      	ldr	r3, [pc, #40]	; (800d774 <lwip_netconn_err_to_msg+0x58>)
 800d74a:	e00c      	b.n	800d766 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800d74c:	4b0a      	ldr	r3, [pc, #40]	; (800d778 <lwip_netconn_err_to_msg+0x5c>)
 800d74e:	e00a      	b.n	800d766 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800d750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d005      	beq.n	800d764 <lwip_netconn_err_to_msg+0x48>
 800d758:	4b08      	ldr	r3, [pc, #32]	; (800d77c <lwip_netconn_err_to_msg+0x60>)
 800d75a:	227d      	movs	r2, #125	; 0x7d
 800d75c:	4908      	ldr	r1, [pc, #32]	; (800d780 <lwip_netconn_err_to_msg+0x64>)
 800d75e:	4809      	ldr	r0, [pc, #36]	; (800d784 <lwip_netconn_err_to_msg+0x68>)
 800d760:	f00d ff18 	bl	801b594 <iprintf>
      return NULL;
 800d764:	2300      	movs	r3, #0
  }
}
 800d766:	4618      	mov	r0, r3
 800d768:	3708      	adds	r7, #8
 800d76a:	46bd      	mov	sp, r7
 800d76c:	bd80      	pop	{r7, pc}
 800d76e:	bf00      	nop
 800d770:	08020258 	.word	0x08020258
 800d774:	08020259 	.word	0x08020259
 800d778:	0802025a 	.word	0x0802025a
 800d77c:	0801ce10 	.word	0x0801ce10
 800d780:	0801ce44 	.word	0x0801ce44
 800d784:	0801ce54 	.word	0x0801ce54

0800d788 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800d788:	b580      	push	{r7, lr}
 800d78a:	b082      	sub	sp, #8
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
 800d790:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800d792:	683b      	ldr	r3, [r7, #0]
 800d794:	2b00      	cmp	r3, #0
 800d796:	d105      	bne.n	800d7a4 <lwip_netconn_is_err_msg+0x1c>
 800d798:	4b12      	ldr	r3, [pc, #72]	; (800d7e4 <lwip_netconn_is_err_msg+0x5c>)
 800d79a:	2285      	movs	r2, #133	; 0x85
 800d79c:	4912      	ldr	r1, [pc, #72]	; (800d7e8 <lwip_netconn_is_err_msg+0x60>)
 800d79e:	4813      	ldr	r0, [pc, #76]	; (800d7ec <lwip_netconn_is_err_msg+0x64>)
 800d7a0:	f00d fef8 	bl	801b594 <iprintf>

  if (msg == &netconn_aborted) {
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	4a12      	ldr	r2, [pc, #72]	; (800d7f0 <lwip_netconn_is_err_msg+0x68>)
 800d7a8:	4293      	cmp	r3, r2
 800d7aa:	d104      	bne.n	800d7b6 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800d7ac:	683b      	ldr	r3, [r7, #0]
 800d7ae:	22f3      	movs	r2, #243	; 0xf3
 800d7b0:	701a      	strb	r2, [r3, #0]
    return 1;
 800d7b2:	2301      	movs	r3, #1
 800d7b4:	e012      	b.n	800d7dc <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	4a0e      	ldr	r2, [pc, #56]	; (800d7f4 <lwip_netconn_is_err_msg+0x6c>)
 800d7ba:	4293      	cmp	r3, r2
 800d7bc:	d104      	bne.n	800d7c8 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800d7be:	683b      	ldr	r3, [r7, #0]
 800d7c0:	22f2      	movs	r2, #242	; 0xf2
 800d7c2:	701a      	strb	r2, [r3, #0]
    return 1;
 800d7c4:	2301      	movs	r3, #1
 800d7c6:	e009      	b.n	800d7dc <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	4a0b      	ldr	r2, [pc, #44]	; (800d7f8 <lwip_netconn_is_err_msg+0x70>)
 800d7cc:	4293      	cmp	r3, r2
 800d7ce:	d104      	bne.n	800d7da <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800d7d0:	683b      	ldr	r3, [r7, #0]
 800d7d2:	22f1      	movs	r2, #241	; 0xf1
 800d7d4:	701a      	strb	r2, [r3, #0]
    return 1;
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	e000      	b.n	800d7dc <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800d7da:	2300      	movs	r3, #0
}
 800d7dc:	4618      	mov	r0, r3
 800d7de:	3708      	adds	r7, #8
 800d7e0:	46bd      	mov	sp, r7
 800d7e2:	bd80      	pop	{r7, pc}
 800d7e4:	0801ce10 	.word	0x0801ce10
 800d7e8:	0801ce7c 	.word	0x0801ce7c
 800d7ec:	0801ce54 	.word	0x0801ce54
 800d7f0:	08020258 	.word	0x08020258
 800d7f4:	08020259 	.word	0x08020259
 800d7f8:	0802025a 	.word	0x0802025a

0800d7fc <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b088      	sub	sp, #32
 800d800:	af00      	add	r7, sp, #0
 800d802:	60f8      	str	r0, [r7, #12]
 800d804:	60b9      	str	r1, [r7, #8]
 800d806:	607a      	str	r2, [r7, #4]
 800d808:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d105      	bne.n	800d81c <recv_udp+0x20>
 800d810:	4b34      	ldr	r3, [pc, #208]	; (800d8e4 <recv_udp+0xe8>)
 800d812:	22e5      	movs	r2, #229	; 0xe5
 800d814:	4934      	ldr	r1, [pc, #208]	; (800d8e8 <recv_udp+0xec>)
 800d816:	4835      	ldr	r0, [pc, #212]	; (800d8ec <recv_udp+0xf0>)
 800d818:	f00d febc 	bl	801b594 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800d81c:	68fb      	ldr	r3, [r7, #12]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d105      	bne.n	800d82e <recv_udp+0x32>
 800d822:	4b30      	ldr	r3, [pc, #192]	; (800d8e4 <recv_udp+0xe8>)
 800d824:	22e6      	movs	r2, #230	; 0xe6
 800d826:	4932      	ldr	r1, [pc, #200]	; (800d8f0 <recv_udp+0xf4>)
 800d828:	4830      	ldr	r0, [pc, #192]	; (800d8ec <recv_udp+0xf0>)
 800d82a:	f00d feb3 	bl	801b594 <iprintf>
  conn = (struct netconn *)arg;
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800d832:	69fb      	ldr	r3, [r7, #28]
 800d834:	2b00      	cmp	r3, #0
 800d836:	d103      	bne.n	800d840 <recv_udp+0x44>
    pbuf_free(p);
 800d838:	6878      	ldr	r0, [r7, #4]
 800d83a:	f004 fb15 	bl	8011e68 <pbuf_free>
    return;
 800d83e:	e04d      	b.n	800d8dc <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800d840:	69fb      	ldr	r3, [r7, #28]
 800d842:	685b      	ldr	r3, [r3, #4]
 800d844:	68ba      	ldr	r2, [r7, #8]
 800d846:	429a      	cmp	r2, r3
 800d848:	d005      	beq.n	800d856 <recv_udp+0x5a>
 800d84a:	4b26      	ldr	r3, [pc, #152]	; (800d8e4 <recv_udp+0xe8>)
 800d84c:	22ee      	movs	r2, #238	; 0xee
 800d84e:	4929      	ldr	r1, [pc, #164]	; (800d8f4 <recv_udp+0xf8>)
 800d850:	4826      	ldr	r0, [pc, #152]	; (800d8ec <recv_udp+0xf0>)
 800d852:	f00d fe9f 	bl	801b594 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d856:	69fb      	ldr	r3, [r7, #28]
 800d858:	3310      	adds	r3, #16
 800d85a:	4618      	mov	r0, r3
 800d85c:	f00d fd28 	bl	801b2b0 <sys_mbox_valid>
 800d860:	4603      	mov	r3, r0
 800d862:	2b00      	cmp	r3, #0
 800d864:	d103      	bne.n	800d86e <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800d866:	6878      	ldr	r0, [r7, #4]
 800d868:	f004 fafe 	bl	8011e68 <pbuf_free>
    return;
 800d86c:	e036      	b.n	800d8dc <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800d86e:	2006      	movs	r0, #6
 800d870:	f003 fbae 	bl	8010fd0 <memp_malloc>
 800d874:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800d876:	69bb      	ldr	r3, [r7, #24]
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d103      	bne.n	800d884 <recv_udp+0x88>
    pbuf_free(p);
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f004 faf3 	bl	8011e68 <pbuf_free>
    return;
 800d882:	e02b      	b.n	800d8dc <recv_udp+0xe0>
  } else {
    buf->p = p;
 800d884:	69bb      	ldr	r3, [r7, #24]
 800d886:	687a      	ldr	r2, [r7, #4]
 800d888:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800d88a:	69bb      	ldr	r3, [r7, #24]
 800d88c:	687a      	ldr	r2, [r7, #4]
 800d88e:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800d890:	683b      	ldr	r3, [r7, #0]
 800d892:	2b00      	cmp	r3, #0
 800d894:	d002      	beq.n	800d89c <recv_udp+0xa0>
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	e000      	b.n	800d89e <recv_udp+0xa2>
 800d89c:	2300      	movs	r3, #0
 800d89e:	69ba      	ldr	r2, [r7, #24]
 800d8a0:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800d8a2:	69bb      	ldr	r3, [r7, #24]
 800d8a4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800d8a6:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	891b      	ldrh	r3, [r3, #8]
 800d8ac:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800d8ae:	69fb      	ldr	r3, [r7, #28]
 800d8b0:	3310      	adds	r3, #16
 800d8b2:	69b9      	ldr	r1, [r7, #24]
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f00d fc99 	bl	801b1ec <sys_mbox_trypost>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d003      	beq.n	800d8c8 <recv_udp+0xcc>
    netbuf_delete(buf);
 800d8c0:	69b8      	ldr	r0, [r7, #24]
 800d8c2:	f001 f9c5 	bl	800ec50 <netbuf_delete>
    return;
 800d8c6:	e009      	b.n	800d8dc <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d8c8:	69fb      	ldr	r3, [r7, #28]
 800d8ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d005      	beq.n	800d8dc <recv_udp+0xe0>
 800d8d0:	69fb      	ldr	r3, [r7, #28]
 800d8d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8d4:	8afa      	ldrh	r2, [r7, #22]
 800d8d6:	2100      	movs	r1, #0
 800d8d8:	69f8      	ldr	r0, [r7, #28]
 800d8da:	4798      	blx	r3
  }
}
 800d8dc:	3720      	adds	r7, #32
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}
 800d8e2:	bf00      	nop
 800d8e4:	0801ce10 	.word	0x0801ce10
 800d8e8:	0801ce88 	.word	0x0801ce88
 800d8ec:	0801ce54 	.word	0x0801ce54
 800d8f0:	0801ceac 	.word	0x0801ceac
 800d8f4:	0801cecc 	.word	0x0801cecc

0800d8f8 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800d8f8:	b580      	push	{r7, lr}
 800d8fa:	b088      	sub	sp, #32
 800d8fc:	af00      	add	r7, sp, #0
 800d8fe:	60f8      	str	r0, [r7, #12]
 800d900:	60b9      	str	r1, [r7, #8]
 800d902:	607a      	str	r2, [r7, #4]
 800d904:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800d906:	68bb      	ldr	r3, [r7, #8]
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d106      	bne.n	800d91a <recv_tcp+0x22>
 800d90c:	4b36      	ldr	r3, [pc, #216]	; (800d9e8 <recv_tcp+0xf0>)
 800d90e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800d912:	4936      	ldr	r1, [pc, #216]	; (800d9ec <recv_tcp+0xf4>)
 800d914:	4836      	ldr	r0, [pc, #216]	; (800d9f0 <recv_tcp+0xf8>)
 800d916:	f00d fe3d 	bl	801b594 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d106      	bne.n	800d92e <recv_tcp+0x36>
 800d920:	4b31      	ldr	r3, [pc, #196]	; (800d9e8 <recv_tcp+0xf0>)
 800d922:	f240 122d 	movw	r2, #301	; 0x12d
 800d926:	4933      	ldr	r1, [pc, #204]	; (800d9f4 <recv_tcp+0xfc>)
 800d928:	4831      	ldr	r0, [pc, #196]	; (800d9f0 <recv_tcp+0xf8>)
 800d92a:	f00d fe33 	bl	801b594 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800d92e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d932:	2b00      	cmp	r3, #0
 800d934:	d006      	beq.n	800d944 <recv_tcp+0x4c>
 800d936:	4b2c      	ldr	r3, [pc, #176]	; (800d9e8 <recv_tcp+0xf0>)
 800d938:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800d93c:	492e      	ldr	r1, [pc, #184]	; (800d9f8 <recv_tcp+0x100>)
 800d93e:	482c      	ldr	r0, [pc, #176]	; (800d9f0 <recv_tcp+0xf8>)
 800d940:	f00d fe28 	bl	801b594 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800d948:	697b      	ldr	r3, [r7, #20]
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d102      	bne.n	800d954 <recv_tcp+0x5c>
    return ERR_VAL;
 800d94e:	f06f 0305 	mvn.w	r3, #5
 800d952:	e045      	b.n	800d9e0 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800d954:	697b      	ldr	r3, [r7, #20]
 800d956:	685b      	ldr	r3, [r3, #4]
 800d958:	68ba      	ldr	r2, [r7, #8]
 800d95a:	429a      	cmp	r2, r3
 800d95c:	d006      	beq.n	800d96c <recv_tcp+0x74>
 800d95e:	4b22      	ldr	r3, [pc, #136]	; (800d9e8 <recv_tcp+0xf0>)
 800d960:	f240 1235 	movw	r2, #309	; 0x135
 800d964:	4925      	ldr	r1, [pc, #148]	; (800d9fc <recv_tcp+0x104>)
 800d966:	4822      	ldr	r0, [pc, #136]	; (800d9f0 <recv_tcp+0xf8>)
 800d968:	f00d fe14 	bl	801b594 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800d96c:	697b      	ldr	r3, [r7, #20]
 800d96e:	3310      	adds	r3, #16
 800d970:	4618      	mov	r0, r3
 800d972:	f00d fc9d 	bl	801b2b0 <sys_mbox_valid>
 800d976:	4603      	mov	r3, r0
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d10d      	bne.n	800d998 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d008      	beq.n	800d994 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	891b      	ldrh	r3, [r3, #8]
 800d986:	4619      	mov	r1, r3
 800d988:	68b8      	ldr	r0, [r7, #8]
 800d98a:	f005 f95b 	bl	8012c44 <tcp_recved>
      pbuf_free(p);
 800d98e:	6878      	ldr	r0, [r7, #4]
 800d990:	f004 fa6a 	bl	8011e68 <pbuf_free>
    }
    return ERR_OK;
 800d994:	2300      	movs	r3, #0
 800d996:	e023      	b.n	800d9e0 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d005      	beq.n	800d9aa <recv_tcp+0xb2>
    msg = p;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	891b      	ldrh	r3, [r3, #8]
 800d9a6:	83fb      	strh	r3, [r7, #30]
 800d9a8:	e003      	b.n	800d9b2 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800d9aa:	4b15      	ldr	r3, [pc, #84]	; (800da00 <recv_tcp+0x108>)
 800d9ac:	61bb      	str	r3, [r7, #24]
    len = 0;
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800d9b2:	697b      	ldr	r3, [r7, #20]
 800d9b4:	3310      	adds	r3, #16
 800d9b6:	69b9      	ldr	r1, [r7, #24]
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	f00d fc17 	bl	801b1ec <sys_mbox_trypost>
 800d9be:	4603      	mov	r3, r0
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d002      	beq.n	800d9ca <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800d9c4:	f04f 33ff 	mov.w	r3, #4294967295
 800d9c8:	e00a      	b.n	800d9e0 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800d9ca:	697b      	ldr	r3, [r7, #20]
 800d9cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d005      	beq.n	800d9de <recv_tcp+0xe6>
 800d9d2:	697b      	ldr	r3, [r7, #20]
 800d9d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d9d6:	8bfa      	ldrh	r2, [r7, #30]
 800d9d8:	2100      	movs	r1, #0
 800d9da:	6978      	ldr	r0, [r7, #20]
 800d9dc:	4798      	blx	r3
  }

  return ERR_OK;
 800d9de:	2300      	movs	r3, #0
}
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	3720      	adds	r7, #32
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}
 800d9e8:	0801ce10 	.word	0x0801ce10
 800d9ec:	0801ceec 	.word	0x0801ceec
 800d9f0:	0801ce54 	.word	0x0801ce54
 800d9f4:	0801cf10 	.word	0x0801cf10
 800d9f8:	0801cf30 	.word	0x0801cf30
 800d9fc:	0801cf48 	.word	0x0801cf48
 800da00:	0802025a 	.word	0x0802025a

0800da04 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800da04:	b580      	push	{r7, lr}
 800da06:	b084      	sub	sp, #16
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]
 800da0c:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d106      	bne.n	800da26 <poll_tcp+0x22>
 800da18:	4b29      	ldr	r3, [pc, #164]	; (800dac0 <poll_tcp+0xbc>)
 800da1a:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800da1e:	4929      	ldr	r1, [pc, #164]	; (800dac4 <poll_tcp+0xc0>)
 800da20:	4829      	ldr	r0, [pc, #164]	; (800dac8 <poll_tcp+0xc4>)
 800da22:	f00d fdb7 	bl	801b594 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800da26:	68fb      	ldr	r3, [r7, #12]
 800da28:	785b      	ldrb	r3, [r3, #1]
 800da2a:	2b01      	cmp	r3, #1
 800da2c:	d104      	bne.n	800da38 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800da2e:	2101      	movs	r1, #1
 800da30:	68f8      	ldr	r0, [r7, #12]
 800da32:	f000 fe11 	bl	800e658 <lwip_netconn_do_writemore>
 800da36:	e016      	b.n	800da66 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	785b      	ldrb	r3, [r3, #1]
 800da3c:	2b04      	cmp	r3, #4
 800da3e:	d112      	bne.n	800da66 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	6a1b      	ldr	r3, [r3, #32]
 800da44:	2b00      	cmp	r3, #0
 800da46:	d00a      	beq.n	800da5e <poll_tcp+0x5a>
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6a1b      	ldr	r3, [r3, #32]
 800da4c:	7a5b      	ldrb	r3, [r3, #9]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d005      	beq.n	800da5e <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	6a1b      	ldr	r3, [r3, #32]
 800da56:	7a5a      	ldrb	r2, [r3, #9]
 800da58:	3a01      	subs	r2, #1
 800da5a:	b2d2      	uxtb	r2, r2
 800da5c:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800da5e:	2101      	movs	r1, #1
 800da60:	68f8      	ldr	r0, [r7, #12]
 800da62:	f000 fb3b 	bl	800e0dc <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	7f1b      	ldrb	r3, [r3, #28]
 800da6a:	f003 0310 	and.w	r3, r3, #16
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d021      	beq.n	800dab6 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	685b      	ldr	r3, [r3, #4]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d01d      	beq.n	800dab6 <poll_tcp+0xb2>
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	685b      	ldr	r3, [r3, #4]
 800da7e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800da82:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800da86:	d316      	bcc.n	800dab6 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	685b      	ldr	r3, [r3, #4]
 800da8c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800da90:	2b04      	cmp	r3, #4
 800da92:	d810      	bhi.n	800dab6 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	7f1b      	ldrb	r3, [r3, #28]
 800da98:	f023 0310 	bic.w	r3, r3, #16
 800da9c:	b2da      	uxtb	r2, r3
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d005      	beq.n	800dab6 <poll_tcp+0xb2>
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800daae:	2200      	movs	r2, #0
 800dab0:	2102      	movs	r1, #2
 800dab2:	68f8      	ldr	r0, [r7, #12]
 800dab4:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800dab6:	2300      	movs	r3, #0
}
 800dab8:	4618      	mov	r0, r3
 800daba:	3710      	adds	r7, #16
 800dabc:	46bd      	mov	sp, r7
 800dabe:	bd80      	pop	{r7, pc}
 800dac0:	0801ce10 	.word	0x0801ce10
 800dac4:	0801cf68 	.word	0x0801cf68
 800dac8:	0801ce54 	.word	0x0801ce54

0800dacc <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b086      	sub	sp, #24
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	60f8      	str	r0, [r7, #12]
 800dad4:	60b9      	str	r1, [r7, #8]
 800dad6:	4613      	mov	r3, r2
 800dad8:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800dade:	697b      	ldr	r3, [r7, #20]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d106      	bne.n	800daf2 <sent_tcp+0x26>
 800dae4:	4b20      	ldr	r3, [pc, #128]	; (800db68 <sent_tcp+0x9c>)
 800dae6:	f240 1293 	movw	r2, #403	; 0x193
 800daea:	4920      	ldr	r1, [pc, #128]	; (800db6c <sent_tcp+0xa0>)
 800daec:	4820      	ldr	r0, [pc, #128]	; (800db70 <sent_tcp+0xa4>)
 800daee:	f00d fd51 	bl	801b594 <iprintf>

  if (conn) {
 800daf2:	697b      	ldr	r3, [r7, #20]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d032      	beq.n	800db5e <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800daf8:	697b      	ldr	r3, [r7, #20]
 800dafa:	785b      	ldrb	r3, [r3, #1]
 800dafc:	2b01      	cmp	r3, #1
 800dafe:	d104      	bne.n	800db0a <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800db00:	2101      	movs	r1, #1
 800db02:	6978      	ldr	r0, [r7, #20]
 800db04:	f000 fda8 	bl	800e658 <lwip_netconn_do_writemore>
 800db08:	e007      	b.n	800db1a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800db0a:	697b      	ldr	r3, [r7, #20]
 800db0c:	785b      	ldrb	r3, [r3, #1]
 800db0e:	2b04      	cmp	r3, #4
 800db10:	d103      	bne.n	800db1a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800db12:	2101      	movs	r1, #1
 800db14:	6978      	ldr	r0, [r7, #20]
 800db16:	f000 fae1 	bl	800e0dc <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800db1a:	697b      	ldr	r3, [r7, #20]
 800db1c:	685b      	ldr	r3, [r3, #4]
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d01d      	beq.n	800db5e <sent_tcp+0x92>
 800db22:	697b      	ldr	r3, [r7, #20]
 800db24:	685b      	ldr	r3, [r3, #4]
 800db26:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800db2a:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800db2e:	d316      	bcc.n	800db5e <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800db30:	697b      	ldr	r3, [r7, #20]
 800db32:	685b      	ldr	r3, [r3, #4]
 800db34:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800db38:	2b04      	cmp	r3, #4
 800db3a:	d810      	bhi.n	800db5e <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800db3c:	697b      	ldr	r3, [r7, #20]
 800db3e:	7f1b      	ldrb	r3, [r3, #28]
 800db40:	f023 0310 	bic.w	r3, r3, #16
 800db44:	b2da      	uxtb	r2, r3
 800db46:	697b      	ldr	r3, [r7, #20]
 800db48:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800db4a:	697b      	ldr	r3, [r7, #20]
 800db4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d005      	beq.n	800db5e <sent_tcp+0x92>
 800db52:	697b      	ldr	r3, [r7, #20]
 800db54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800db56:	88fa      	ldrh	r2, [r7, #6]
 800db58:	2102      	movs	r1, #2
 800db5a:	6978      	ldr	r0, [r7, #20]
 800db5c:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800db5e:	2300      	movs	r3, #0
}
 800db60:	4618      	mov	r0, r3
 800db62:	3718      	adds	r7, #24
 800db64:	46bd      	mov	sp, r7
 800db66:	bd80      	pop	{r7, pc}
 800db68:	0801ce10 	.word	0x0801ce10
 800db6c:	0801cf68 	.word	0x0801cf68
 800db70:	0801ce54 	.word	0x0801ce54

0800db74 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800db74:	b580      	push	{r7, lr}
 800db76:	b088      	sub	sp, #32
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
 800db7c:	460b      	mov	r3, r1
 800db7e:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800db84:	69fb      	ldr	r3, [r7, #28]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d106      	bne.n	800db98 <err_tcp+0x24>
 800db8a:	4b5f      	ldr	r3, [pc, #380]	; (800dd08 <err_tcp+0x194>)
 800db8c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800db90:	495e      	ldr	r1, [pc, #376]	; (800dd0c <err_tcp+0x198>)
 800db92:	485f      	ldr	r0, [pc, #380]	; (800dd10 <err_tcp+0x19c>)
 800db94:	f00d fcfe 	bl	801b594 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800db98:	f00d fc94 	bl	801b4c4 <sys_arch_protect>
 800db9c:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800db9e:	69fb      	ldr	r3, [r7, #28]
 800dba0:	2200      	movs	r2, #0
 800dba2:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800dba4:	69fb      	ldr	r3, [r7, #28]
 800dba6:	78fa      	ldrb	r2, [r7, #3]
 800dba8:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800dbaa:	69fb      	ldr	r3, [r7, #28]
 800dbac:	7f1b      	ldrb	r3, [r3, #28]
 800dbae:	f043 0301 	orr.w	r3, r3, #1
 800dbb2:	b2da      	uxtb	r2, r3
 800dbb4:	69fb      	ldr	r3, [r7, #28]
 800dbb6:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800dbb8:	69fb      	ldr	r3, [r7, #28]
 800dbba:	785b      	ldrb	r3, [r3, #1]
 800dbbc:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800dbbe:	69fb      	ldr	r3, [r7, #28]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800dbc4:	69b8      	ldr	r0, [r7, #24]
 800dbc6:	f00d fc8b 	bl	801b4e0 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800dbca:	69fb      	ldr	r3, [r7, #28]
 800dbcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d005      	beq.n	800dbde <err_tcp+0x6a>
 800dbd2:	69fb      	ldr	r3, [r7, #28]
 800dbd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbd6:	2200      	movs	r2, #0
 800dbd8:	2104      	movs	r1, #4
 800dbda:	69f8      	ldr	r0, [r7, #28]
 800dbdc:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800dbde:	69fb      	ldr	r3, [r7, #28]
 800dbe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d005      	beq.n	800dbf2 <err_tcp+0x7e>
 800dbe6:	69fb      	ldr	r3, [r7, #28]
 800dbe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbea:	2200      	movs	r2, #0
 800dbec:	2100      	movs	r1, #0
 800dbee:	69f8      	ldr	r0, [r7, #28]
 800dbf0:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800dbf2:	69fb      	ldr	r3, [r7, #28]
 800dbf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d005      	beq.n	800dc06 <err_tcp+0x92>
 800dbfa:	69fb      	ldr	r3, [r7, #28]
 800dbfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dbfe:	2200      	movs	r2, #0
 800dc00:	2102      	movs	r1, #2
 800dc02:	69f8      	ldr	r0, [r7, #28]
 800dc04:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800dc06:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dc0a:	4618      	mov	r0, r3
 800dc0c:	f7ff fd86 	bl	800d71c <lwip_netconn_err_to_msg>
 800dc10:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800dc12:	69fb      	ldr	r3, [r7, #28]
 800dc14:	3310      	adds	r3, #16
 800dc16:	4618      	mov	r0, r3
 800dc18:	f00d fb4a 	bl	801b2b0 <sys_mbox_valid>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d005      	beq.n	800dc2e <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800dc22:	69fb      	ldr	r3, [r7, #28]
 800dc24:	3310      	adds	r3, #16
 800dc26:	6939      	ldr	r1, [r7, #16]
 800dc28:	4618      	mov	r0, r3
 800dc2a:	f00d fadf 	bl	801b1ec <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800dc2e:	69fb      	ldr	r3, [r7, #28]
 800dc30:	3314      	adds	r3, #20
 800dc32:	4618      	mov	r0, r3
 800dc34:	f00d fb3c 	bl	801b2b0 <sys_mbox_valid>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d005      	beq.n	800dc4a <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800dc3e:	69fb      	ldr	r3, [r7, #28]
 800dc40:	3314      	adds	r3, #20
 800dc42:	6939      	ldr	r1, [r7, #16]
 800dc44:	4618      	mov	r0, r3
 800dc46:	f00d fad1 	bl	801b1ec <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800dc4a:	7dfb      	ldrb	r3, [r7, #23]
 800dc4c:	2b01      	cmp	r3, #1
 800dc4e:	d005      	beq.n	800dc5c <err_tcp+0xe8>
 800dc50:	7dfb      	ldrb	r3, [r7, #23]
 800dc52:	2b04      	cmp	r3, #4
 800dc54:	d002      	beq.n	800dc5c <err_tcp+0xe8>
 800dc56:	7dfb      	ldrb	r3, [r7, #23]
 800dc58:	2b03      	cmp	r3, #3
 800dc5a:	d143      	bne.n	800dce4 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800dc5c:	69fb      	ldr	r3, [r7, #28]
 800dc5e:	7f1b      	ldrb	r3, [r3, #28]
 800dc60:	f003 0304 	and.w	r3, r3, #4
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	bf14      	ite	ne
 800dc68:	2301      	movne	r3, #1
 800dc6a:	2300      	moveq	r3, #0
 800dc6c:	b2db      	uxtb	r3, r3
 800dc6e:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800dc70:	69fb      	ldr	r3, [r7, #28]
 800dc72:	7f1b      	ldrb	r3, [r3, #28]
 800dc74:	f023 0304 	bic.w	r3, r3, #4
 800dc78:	b2da      	uxtb	r2, r3
 800dc7a:	69fb      	ldr	r3, [r7, #28]
 800dc7c:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d13b      	bne.n	800dcfc <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800dc84:	69fb      	ldr	r3, [r7, #28]
 800dc86:	6a1b      	ldr	r3, [r3, #32]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d106      	bne.n	800dc9a <err_tcp+0x126>
 800dc8c:	4b1e      	ldr	r3, [pc, #120]	; (800dd08 <err_tcp+0x194>)
 800dc8e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800dc92:	4920      	ldr	r1, [pc, #128]	; (800dd14 <err_tcp+0x1a0>)
 800dc94:	481e      	ldr	r0, [pc, #120]	; (800dd10 <err_tcp+0x19c>)
 800dc96:	f00d fc7d 	bl	801b594 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800dc9a:	7dfb      	ldrb	r3, [r7, #23]
 800dc9c:	2b04      	cmp	r3, #4
 800dc9e:	d104      	bne.n	800dcaa <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800dca0:	69fb      	ldr	r3, [r7, #28]
 800dca2:	6a1b      	ldr	r3, [r3, #32]
 800dca4:	2200      	movs	r2, #0
 800dca6:	711a      	strb	r2, [r3, #4]
 800dca8:	e003      	b.n	800dcb2 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800dcaa:	69fb      	ldr	r3, [r7, #28]
 800dcac:	6a1b      	ldr	r3, [r3, #32]
 800dcae:	78fa      	ldrb	r2, [r7, #3]
 800dcb0:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800dcb2:	69fb      	ldr	r3, [r7, #28]
 800dcb4:	6a1b      	ldr	r3, [r3, #32]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	330c      	adds	r3, #12
 800dcba:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800dcbc:	68b8      	ldr	r0, [r7, #8]
 800dcbe:	f00d fb85 	bl	801b3cc <sys_sem_valid>
 800dcc2:	4603      	mov	r3, r0
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d106      	bne.n	800dcd6 <err_tcp+0x162>
 800dcc8:	4b0f      	ldr	r3, [pc, #60]	; (800dd08 <err_tcp+0x194>)
 800dcca:	f240 12ef 	movw	r2, #495	; 0x1ef
 800dcce:	4912      	ldr	r1, [pc, #72]	; (800dd18 <err_tcp+0x1a4>)
 800dcd0:	480f      	ldr	r0, [pc, #60]	; (800dd10 <err_tcp+0x19c>)
 800dcd2:	f00d fc5f 	bl	801b594 <iprintf>
      conn->current_msg = NULL;
 800dcd6:	69fb      	ldr	r3, [r7, #28]
 800dcd8:	2200      	movs	r2, #0
 800dcda:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800dcdc:	68b8      	ldr	r0, [r7, #8]
 800dcde:	f00d fb5b 	bl	801b398 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800dce2:	e00b      	b.n	800dcfc <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800dce4:	69fb      	ldr	r3, [r7, #28]
 800dce6:	6a1b      	ldr	r3, [r3, #32]
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d008      	beq.n	800dcfe <err_tcp+0x18a>
 800dcec:	4b06      	ldr	r3, [pc, #24]	; (800dd08 <err_tcp+0x194>)
 800dcee:	f240 12f7 	movw	r2, #503	; 0x1f7
 800dcf2:	490a      	ldr	r1, [pc, #40]	; (800dd1c <err_tcp+0x1a8>)
 800dcf4:	4806      	ldr	r0, [pc, #24]	; (800dd10 <err_tcp+0x19c>)
 800dcf6:	f00d fc4d 	bl	801b594 <iprintf>
  }
}
 800dcfa:	e000      	b.n	800dcfe <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800dcfc:	bf00      	nop
}
 800dcfe:	bf00      	nop
 800dd00:	3720      	adds	r7, #32
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}
 800dd06:	bf00      	nop
 800dd08:	0801ce10 	.word	0x0801ce10
 800dd0c:	0801cf68 	.word	0x0801cf68
 800dd10:	0801ce54 	.word	0x0801ce54
 800dd14:	0801cf78 	.word	0x0801cf78
 800dd18:	0801cf94 	.word	0x0801cf94
 800dd1c:	0801cfb0 	.word	0x0801cfb0

0800dd20 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b084      	sub	sp, #16
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	685b      	ldr	r3, [r3, #4]
 800dd2c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800dd2e:	6879      	ldr	r1, [r7, #4]
 800dd30:	68f8      	ldr	r0, [r7, #12]
 800dd32:	f005 fe4d 	bl	80139d0 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800dd36:	490a      	ldr	r1, [pc, #40]	; (800dd60 <setup_tcp+0x40>)
 800dd38:	68f8      	ldr	r0, [r7, #12]
 800dd3a:	f005 fe5b 	bl	80139f4 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800dd3e:	4909      	ldr	r1, [pc, #36]	; (800dd64 <setup_tcp+0x44>)
 800dd40:	68f8      	ldr	r0, [r7, #12]
 800dd42:	f005 fe79 	bl	8013a38 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800dd46:	2202      	movs	r2, #2
 800dd48:	4907      	ldr	r1, [pc, #28]	; (800dd68 <setup_tcp+0x48>)
 800dd4a:	68f8      	ldr	r0, [r7, #12]
 800dd4c:	f005 fed0 	bl	8013af0 <tcp_poll>
  tcp_err(pcb, err_tcp);
 800dd50:	4906      	ldr	r1, [pc, #24]	; (800dd6c <setup_tcp+0x4c>)
 800dd52:	68f8      	ldr	r0, [r7, #12]
 800dd54:	f005 fe92 	bl	8013a7c <tcp_err>
}
 800dd58:	bf00      	nop
 800dd5a:	3710      	adds	r7, #16
 800dd5c:	46bd      	mov	sp, r7
 800dd5e:	bd80      	pop	{r7, pc}
 800dd60:	0800d8f9 	.word	0x0800d8f9
 800dd64:	0800dacd 	.word	0x0800dacd
 800dd68:	0800da05 	.word	0x0800da05
 800dd6c:	0800db75 	.word	0x0800db75

0800dd70 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800dd70:	b590      	push	{r4, r7, lr}
 800dd72:	b085      	sub	sp, #20
 800dd74:	af00      	add	r7, sp, #0
 800dd76:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800dd78:	2300      	movs	r3, #0
 800dd7a:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	685b      	ldr	r3, [r3, #4]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d006      	beq.n	800dd94 <pcb_new+0x24>
 800dd86:	4b2b      	ldr	r3, [pc, #172]	; (800de34 <pcb_new+0xc4>)
 800dd88:	f240 2265 	movw	r2, #613	; 0x265
 800dd8c:	492a      	ldr	r1, [pc, #168]	; (800de38 <pcb_new+0xc8>)
 800dd8e:	482b      	ldr	r0, [pc, #172]	; (800de3c <pcb_new+0xcc>)
 800dd90:	f00d fc00 	bl	801b594 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	781b      	ldrb	r3, [r3, #0]
 800dd9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dd9e:	2b10      	cmp	r3, #16
 800dda0:	d022      	beq.n	800dde8 <pcb_new+0x78>
 800dda2:	2b20      	cmp	r3, #32
 800dda4:	d133      	bne.n	800de0e <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681c      	ldr	r4, [r3, #0]
 800ddaa:	7bfb      	ldrb	r3, [r7, #15]
 800ddac:	4618      	mov	r0, r3
 800ddae:	f00a feee 	bl	8018b8e <udp_new_ip_type>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	681b      	ldr	r3, [r3, #0]
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d02a      	beq.n	800de16 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	781b      	ldrb	r3, [r3, #0]
 800ddc6:	2b22      	cmp	r3, #34	; 0x22
 800ddc8:	d104      	bne.n	800ddd4 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	685b      	ldr	r3, [r3, #4]
 800ddd0:	2201      	movs	r2, #1
 800ddd2:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	6858      	ldr	r0, [r3, #4]
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	461a      	mov	r2, r3
 800dde0:	4917      	ldr	r1, [pc, #92]	; (800de40 <pcb_new+0xd0>)
 800dde2:	f00a fe5b 	bl	8018a9c <udp_recv>
      }
      break;
 800dde6:	e016      	b.n	800de16 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	681c      	ldr	r4, [r3, #0]
 800ddec:	7bfb      	ldrb	r3, [r7, #15]
 800ddee:	4618      	mov	r0, r3
 800ddf0:	f005 fde0 	bl	80139b4 <tcp_new_ip_type>
 800ddf4:	4603      	mov	r3, r0
 800ddf6:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	681b      	ldr	r3, [r3, #0]
 800ddfc:	685b      	ldr	r3, [r3, #4]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d00b      	beq.n	800de1a <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	4618      	mov	r0, r3
 800de08:	f7ff ff8a 	bl	800dd20 <setup_tcp>
      }
      break;
 800de0c:	e005      	b.n	800de1a <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	22fa      	movs	r2, #250	; 0xfa
 800de12:	711a      	strb	r2, [r3, #4]
      return;
 800de14:	e00a      	b.n	800de2c <pcb_new+0xbc>
      break;
 800de16:	bf00      	nop
 800de18:	e000      	b.n	800de1c <pcb_new+0xac>
      break;
 800de1a:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d102      	bne.n	800de2c <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	22ff      	movs	r2, #255	; 0xff
 800de2a:	711a      	strb	r2, [r3, #4]
  }
}
 800de2c:	3714      	adds	r7, #20
 800de2e:	46bd      	mov	sp, r7
 800de30:	bd90      	pop	{r4, r7, pc}
 800de32:	bf00      	nop
 800de34:	0801ce10 	.word	0x0801ce10
 800de38:	0801cff4 	.word	0x0801cff4
 800de3c:	0801ce54 	.word	0x0801ce54
 800de40:	0800d7fd 	.word	0x0800d7fd

0800de44 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b084      	sub	sp, #16
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800de50:	68fb      	ldr	r3, [r7, #12]
 800de52:	2200      	movs	r2, #0
 800de54:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	681b      	ldr	r3, [r3, #0]
 800de5a:	685b      	ldr	r3, [r3, #4]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d102      	bne.n	800de66 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800de60:	68f8      	ldr	r0, [r7, #12]
 800de62:	f7ff ff85 	bl	800dd70 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800de66:	bf00      	nop
 800de68:	3710      	adds	r7, #16
 800de6a:	46bd      	mov	sp, r7
 800de6c:	bd80      	pop	{r7, pc}
	...

0800de70 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800de70:	b580      	push	{r7, lr}
 800de72:	b086      	sub	sp, #24
 800de74:	af00      	add	r7, sp, #0
 800de76:	4603      	mov	r3, r0
 800de78:	6039      	str	r1, [r7, #0]
 800de7a:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800de7c:	2300      	movs	r3, #0
 800de7e:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800de80:	2007      	movs	r0, #7
 800de82:	f003 f8a5 	bl	8010fd0 <memp_malloc>
 800de86:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d101      	bne.n	800de92 <netconn_alloc+0x22>
    return NULL;
 800de8e:	2300      	movs	r3, #0
 800de90:	e052      	b.n	800df38 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	2200      	movs	r2, #0
 800de96:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	79fa      	ldrb	r2, [r7, #7]
 800de9c:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	2200      	movs	r2, #0
 800dea2:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800dea4:	79fb      	ldrb	r3, [r7, #7]
 800dea6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800deaa:	2b10      	cmp	r3, #16
 800deac:	d004      	beq.n	800deb8 <netconn_alloc+0x48>
 800deae:	2b20      	cmp	r3, #32
 800deb0:	d105      	bne.n	800debe <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800deb2:	2306      	movs	r3, #6
 800deb4:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800deb6:	e00a      	b.n	800dece <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800deb8:	2306      	movs	r3, #6
 800deba:	617b      	str	r3, [r7, #20]
      break;
 800debc:	e007      	b.n	800dece <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800debe:	4b20      	ldr	r3, [pc, #128]	; (800df40 <netconn_alloc+0xd0>)
 800dec0:	f240 22e5 	movw	r2, #741	; 0x2e5
 800dec4:	491f      	ldr	r1, [pc, #124]	; (800df44 <netconn_alloc+0xd4>)
 800dec6:	4820      	ldr	r0, [pc, #128]	; (800df48 <netconn_alloc+0xd8>)
 800dec8:	f00d fb64 	bl	801b594 <iprintf>
      goto free_and_return;
 800decc:	e02f      	b.n	800df2e <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	3310      	adds	r3, #16
 800ded2:	6979      	ldr	r1, [r7, #20]
 800ded4:	4618      	mov	r0, r3
 800ded6:	f00d f95d 	bl	801b194 <sys_mbox_new>
 800deda:	4603      	mov	r3, r0
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d125      	bne.n	800df2c <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	330c      	adds	r3, #12
 800dee4:	2100      	movs	r1, #0
 800dee6:	4618      	mov	r0, r3
 800dee8:	f00d fa00 	bl	801b2ec <sys_sem_new>
 800deec:	4603      	mov	r3, r0
 800deee:	2b00      	cmp	r3, #0
 800def0:	d005      	beq.n	800defe <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	3310      	adds	r3, #16
 800def6:	4618      	mov	r0, r3
 800def8:	f00d f966 	bl	801b1c8 <sys_mbox_free>
    goto free_and_return;
 800defc:	e017      	b.n	800df2e <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	3314      	adds	r3, #20
 800df02:	4618      	mov	r0, r3
 800df04:	f00d f9e5 	bl	801b2d2 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	2200      	movs	r2, #0
 800df0c:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	f04f 32ff 	mov.w	r2, #4294967295
 800df14:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	683a      	ldr	r2, [r7, #0]
 800df1a:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2200      	movs	r2, #0
 800df20:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	7cfa      	ldrb	r2, [r7, #19]
 800df26:	771a      	strb	r2, [r3, #28]
  return conn;
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	e005      	b.n	800df38 <netconn_alloc+0xc8>
    goto free_and_return;
 800df2c:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800df2e:	68f9      	ldr	r1, [r7, #12]
 800df30:	2007      	movs	r0, #7
 800df32:	f003 f8c3 	bl	80110bc <memp_free>
  return NULL;
 800df36:	2300      	movs	r3, #0
}
 800df38:	4618      	mov	r0, r3
 800df3a:	3718      	adds	r7, #24
 800df3c:	46bd      	mov	sp, r7
 800df3e:	bd80      	pop	{r7, pc}
 800df40:	0801ce10 	.word	0x0801ce10
 800df44:	0801d014 	.word	0x0801d014
 800df48:	0801ce54 	.word	0x0801ce54

0800df4c <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b082      	sub	sp, #8
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	685b      	ldr	r3, [r3, #4]
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d006      	beq.n	800df6a <netconn_free+0x1e>
 800df5c:	4b1b      	ldr	r3, [pc, #108]	; (800dfcc <netconn_free+0x80>)
 800df5e:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800df62:	491b      	ldr	r1, [pc, #108]	; (800dfd0 <netconn_free+0x84>)
 800df64:	481b      	ldr	r0, [pc, #108]	; (800dfd4 <netconn_free+0x88>)
 800df66:	f00d fb15 	bl	801b594 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	3310      	adds	r3, #16
 800df6e:	4618      	mov	r0, r3
 800df70:	f00d f99e 	bl	801b2b0 <sys_mbox_valid>
 800df74:	4603      	mov	r3, r0
 800df76:	2b00      	cmp	r3, #0
 800df78:	d006      	beq.n	800df88 <netconn_free+0x3c>
 800df7a:	4b14      	ldr	r3, [pc, #80]	; (800dfcc <netconn_free+0x80>)
 800df7c:	f240 3223 	movw	r2, #803	; 0x323
 800df80:	4915      	ldr	r1, [pc, #84]	; (800dfd8 <netconn_free+0x8c>)
 800df82:	4814      	ldr	r0, [pc, #80]	; (800dfd4 <netconn_free+0x88>)
 800df84:	f00d fb06 	bl	801b594 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	3314      	adds	r3, #20
 800df8c:	4618      	mov	r0, r3
 800df8e:	f00d f98f 	bl	801b2b0 <sys_mbox_valid>
 800df92:	4603      	mov	r3, r0
 800df94:	2b00      	cmp	r3, #0
 800df96:	d006      	beq.n	800dfa6 <netconn_free+0x5a>
 800df98:	4b0c      	ldr	r3, [pc, #48]	; (800dfcc <netconn_free+0x80>)
 800df9a:	f240 3226 	movw	r2, #806	; 0x326
 800df9e:	490f      	ldr	r1, [pc, #60]	; (800dfdc <netconn_free+0x90>)
 800dfa0:	480c      	ldr	r0, [pc, #48]	; (800dfd4 <netconn_free+0x88>)
 800dfa2:	f00d faf7 	bl	801b594 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	330c      	adds	r3, #12
 800dfaa:	4618      	mov	r0, r3
 800dfac:	f00d fa01 	bl	801b3b2 <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	330c      	adds	r3, #12
 800dfb4:	4618      	mov	r0, r3
 800dfb6:	f00d fa1a 	bl	801b3ee <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800dfba:	6879      	ldr	r1, [r7, #4]
 800dfbc:	2007      	movs	r0, #7
 800dfbe:	f003 f87d 	bl	80110bc <memp_free>
}
 800dfc2:	bf00      	nop
 800dfc4:	3708      	adds	r7, #8
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	bd80      	pop	{r7, pc}
 800dfca:	bf00      	nop
 800dfcc:	0801ce10 	.word	0x0801ce10
 800dfd0:	0801d03c 	.word	0x0801d03c
 800dfd4:	0801ce54 	.word	0x0801ce54
 800dfd8:	0801d06c 	.word	0x0801d06c
 800dfdc:	0801d0a8 	.word	0x0801d0a8

0800dfe0 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800dfe0:	b580      	push	{r7, lr}
 800dfe2:	b086      	sub	sp, #24
 800dfe4:	af00      	add	r7, sp, #0
 800dfe6:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	3310      	adds	r3, #16
 800dfec:	4618      	mov	r0, r3
 800dfee:	f00d f95f 	bl	801b2b0 <sys_mbox_valid>
 800dff2:	4603      	mov	r3, r0
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d02f      	beq.n	800e058 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800dff8:	e018      	b.n	800e02c <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	781b      	ldrb	r3, [r3, #0]
 800dffe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e002:	2b10      	cmp	r3, #16
 800e004:	d10e      	bne.n	800e024 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800e006:	693b      	ldr	r3, [r7, #16]
 800e008:	f107 020f 	add.w	r2, r7, #15
 800e00c:	4611      	mov	r1, r2
 800e00e:	4618      	mov	r0, r3
 800e010:	f7ff fbba 	bl	800d788 <lwip_netconn_is_err_msg>
 800e014:	4603      	mov	r3, r0
 800e016:	2b00      	cmp	r3, #0
 800e018:	d108      	bne.n	800e02c <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800e01a:	693b      	ldr	r3, [r7, #16]
 800e01c:	4618      	mov	r0, r3
 800e01e:	f003 ff23 	bl	8011e68 <pbuf_free>
 800e022:	e003      	b.n	800e02c <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800e024:	693b      	ldr	r3, [r7, #16]
 800e026:	4618      	mov	r0, r3
 800e028:	f000 fe12 	bl	800ec50 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	3310      	adds	r3, #16
 800e030:	f107 0210 	add.w	r2, r7, #16
 800e034:	4611      	mov	r1, r2
 800e036:	4618      	mov	r0, r3
 800e038:	f00d f923 	bl	801b282 <sys_arch_mbox_tryfetch>
 800e03c:	4603      	mov	r3, r0
 800e03e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e042:	d1da      	bne.n	800dffa <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	3310      	adds	r3, #16
 800e048:	4618      	mov	r0, r3
 800e04a:	f00d f8bd 	bl	801b1c8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	3310      	adds	r3, #16
 800e052:	4618      	mov	r0, r3
 800e054:	f00d f93d 	bl	801b2d2 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	3314      	adds	r3, #20
 800e05c:	4618      	mov	r0, r3
 800e05e:	f00d f927 	bl	801b2b0 <sys_mbox_valid>
 800e062:	4603      	mov	r3, r0
 800e064:	2b00      	cmp	r3, #0
 800e066:	d034      	beq.n	800e0d2 <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e068:	e01d      	b.n	800e0a6 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800e06a:	693b      	ldr	r3, [r7, #16]
 800e06c:	f107 020e 	add.w	r2, r7, #14
 800e070:	4611      	mov	r1, r2
 800e072:	4618      	mov	r0, r3
 800e074:	f7ff fb88 	bl	800d788 <lwip_netconn_is_err_msg>
 800e078:	4603      	mov	r3, r0
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	d113      	bne.n	800e0a6 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800e07e:	693b      	ldr	r3, [r7, #16]
 800e080:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800e082:	6978      	ldr	r0, [r7, #20]
 800e084:	f7ff ffac 	bl	800dfe0 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800e088:	697b      	ldr	r3, [r7, #20]
 800e08a:	685b      	ldr	r3, [r3, #4]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d007      	beq.n	800e0a0 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800e090:	697b      	ldr	r3, [r7, #20]
 800e092:	685b      	ldr	r3, [r3, #4]
 800e094:	4618      	mov	r0, r3
 800e096:	f004 fcd7 	bl	8012a48 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800e09a:	697b      	ldr	r3, [r7, #20]
 800e09c:	2200      	movs	r2, #0
 800e09e:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800e0a0:	6978      	ldr	r0, [r7, #20]
 800e0a2:	f7ff ff53 	bl	800df4c <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	3314      	adds	r3, #20
 800e0aa:	f107 0210 	add.w	r2, r7, #16
 800e0ae:	4611      	mov	r1, r2
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	f00d f8e6 	bl	801b282 <sys_arch_mbox_tryfetch>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0bc:	d1d5      	bne.n	800e06a <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	3314      	adds	r3, #20
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f00d f880 	bl	801b1c8 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	3314      	adds	r3, #20
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	f00d f900 	bl	801b2d2 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800e0d2:	bf00      	nop
 800e0d4:	3718      	adds	r7, #24
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bd80      	pop	{r7, pc}
	...

0800e0dc <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b086      	sub	sp, #24
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
 800e0e4:	460b      	mov	r3, r1
 800e0e6:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800e0ec:	687b      	ldr	r3, [r7, #4]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d106      	bne.n	800e100 <lwip_netconn_do_close_internal+0x24>
 800e0f2:	4b87      	ldr	r3, [pc, #540]	; (800e310 <lwip_netconn_do_close_internal+0x234>)
 800e0f4:	f240 32a2 	movw	r2, #930	; 0x3a2
 800e0f8:	4986      	ldr	r1, [pc, #536]	; (800e314 <lwip_netconn_do_close_internal+0x238>)
 800e0fa:	4887      	ldr	r0, [pc, #540]	; (800e318 <lwip_netconn_do_close_internal+0x23c>)
 800e0fc:	f00d fa4a 	bl	801b594 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	781b      	ldrb	r3, [r3, #0]
 800e104:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e108:	2b10      	cmp	r3, #16
 800e10a:	d006      	beq.n	800e11a <lwip_netconn_do_close_internal+0x3e>
 800e10c:	4b80      	ldr	r3, [pc, #512]	; (800e310 <lwip_netconn_do_close_internal+0x234>)
 800e10e:	f240 32a3 	movw	r2, #931	; 0x3a3
 800e112:	4982      	ldr	r1, [pc, #520]	; (800e31c <lwip_netconn_do_close_internal+0x240>)
 800e114:	4880      	ldr	r0, [pc, #512]	; (800e318 <lwip_netconn_do_close_internal+0x23c>)
 800e116:	f00d fa3d 	bl	801b594 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	785b      	ldrb	r3, [r3, #1]
 800e11e:	2b04      	cmp	r3, #4
 800e120:	d006      	beq.n	800e130 <lwip_netconn_do_close_internal+0x54>
 800e122:	4b7b      	ldr	r3, [pc, #492]	; (800e310 <lwip_netconn_do_close_internal+0x234>)
 800e124:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800e128:	497d      	ldr	r1, [pc, #500]	; (800e320 <lwip_netconn_do_close_internal+0x244>)
 800e12a:	487b      	ldr	r0, [pc, #492]	; (800e318 <lwip_netconn_do_close_internal+0x23c>)
 800e12c:	f00d fa32 	bl	801b594 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	685b      	ldr	r3, [r3, #4]
 800e134:	2b00      	cmp	r3, #0
 800e136:	d106      	bne.n	800e146 <lwip_netconn_do_close_internal+0x6a>
 800e138:	4b75      	ldr	r3, [pc, #468]	; (800e310 <lwip_netconn_do_close_internal+0x234>)
 800e13a:	f240 32a5 	movw	r2, #933	; 0x3a5
 800e13e:	4979      	ldr	r1, [pc, #484]	; (800e324 <lwip_netconn_do_close_internal+0x248>)
 800e140:	4875      	ldr	r0, [pc, #468]	; (800e318 <lwip_netconn_do_close_internal+0x23c>)
 800e142:	f00d fa27 	bl	801b594 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	6a1b      	ldr	r3, [r3, #32]
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d106      	bne.n	800e15c <lwip_netconn_do_close_internal+0x80>
 800e14e:	4b70      	ldr	r3, [pc, #448]	; (800e310 <lwip_netconn_do_close_internal+0x234>)
 800e150:	f240 32a6 	movw	r2, #934	; 0x3a6
 800e154:	4974      	ldr	r1, [pc, #464]	; (800e328 <lwip_netconn_do_close_internal+0x24c>)
 800e156:	4870      	ldr	r0, [pc, #448]	; (800e318 <lwip_netconn_do_close_internal+0x23c>)
 800e158:	f00d fa1c 	bl	801b594 <iprintf>

  tpcb = conn->pcb.tcp;
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	685b      	ldr	r3, [r3, #4]
 800e160:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	6a1b      	ldr	r3, [r3, #32]
 800e166:	7a1b      	ldrb	r3, [r3, #8]
 800e168:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800e16a:	7bfb      	ldrb	r3, [r7, #15]
 800e16c:	f003 0301 	and.w	r3, r3, #1
 800e170:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800e172:	7bfb      	ldrb	r3, [r7, #15]
 800e174:	f003 0302 	and.w	r3, r3, #2
 800e178:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800e17a:	7bfb      	ldrb	r3, [r7, #15]
 800e17c:	2b03      	cmp	r3, #3
 800e17e:	d102      	bne.n	800e186 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800e180:	2301      	movs	r3, #1
 800e182:	75bb      	strb	r3, [r7, #22]
 800e184:	e01f      	b.n	800e1c6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800e186:	7bbb      	ldrb	r3, [r7, #14]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d00e      	beq.n	800e1aa <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800e18c:	693b      	ldr	r3, [r7, #16]
 800e18e:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800e190:	2b05      	cmp	r3, #5
 800e192:	d007      	beq.n	800e1a4 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800e194:	693b      	ldr	r3, [r7, #16]
 800e196:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800e198:	2b06      	cmp	r3, #6
 800e19a:	d003      	beq.n	800e1a4 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800e19c:	693b      	ldr	r3, [r7, #16]
 800e19e:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800e1a0:	2b08      	cmp	r3, #8
 800e1a2:	d102      	bne.n	800e1aa <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800e1a4:	2301      	movs	r3, #1
 800e1a6:	75bb      	strb	r3, [r7, #22]
 800e1a8:	e00d      	b.n	800e1c6 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800e1aa:	7b7b      	ldrb	r3, [r7, #13]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d008      	beq.n	800e1c2 <lwip_netconn_do_close_internal+0xe6>
 800e1b0:	693b      	ldr	r3, [r7, #16]
 800e1b2:	8b5b      	ldrh	r3, [r3, #26]
 800e1b4:	f003 0310 	and.w	r3, r3, #16
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d002      	beq.n	800e1c2 <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800e1bc:	2301      	movs	r3, #1
 800e1be:	75bb      	strb	r3, [r7, #22]
 800e1c0:	e001      	b.n	800e1c6 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800e1c6:	7dbb      	ldrb	r3, [r7, #22]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d003      	beq.n	800e1d4 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800e1cc:	2100      	movs	r1, #0
 800e1ce:	6938      	ldr	r0, [r7, #16]
 800e1d0:	f005 fbfe 	bl	80139d0 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800e1d4:	693b      	ldr	r3, [r7, #16]
 800e1d6:	7d1b      	ldrb	r3, [r3, #20]
 800e1d8:	2b01      	cmp	r3, #1
 800e1da:	d104      	bne.n	800e1e6 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800e1dc:	2100      	movs	r1, #0
 800e1de:	6938      	ldr	r0, [r7, #16]
 800e1e0:	f005 fc6e 	bl	8013ac0 <tcp_accept>
 800e1e4:	e01d      	b.n	800e222 <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800e1e6:	7bbb      	ldrb	r3, [r7, #14]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d007      	beq.n	800e1fc <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800e1ec:	2100      	movs	r1, #0
 800e1ee:	6938      	ldr	r0, [r7, #16]
 800e1f0:	f005 fc00 	bl	80139f4 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800e1f4:	2100      	movs	r1, #0
 800e1f6:	6938      	ldr	r0, [r7, #16]
 800e1f8:	f005 fc62 	bl	8013ac0 <tcp_accept>
    }
    if (shut_tx) {
 800e1fc:	7b7b      	ldrb	r3, [r7, #13]
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d003      	beq.n	800e20a <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800e202:	2100      	movs	r1, #0
 800e204:	6938      	ldr	r0, [r7, #16]
 800e206:	f005 fc17 	bl	8013a38 <tcp_sent>
    }
    if (shut_close) {
 800e20a:	7dbb      	ldrb	r3, [r7, #22]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d008      	beq.n	800e222 <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800e210:	2200      	movs	r2, #0
 800e212:	2100      	movs	r1, #0
 800e214:	6938      	ldr	r0, [r7, #16]
 800e216:	f005 fc6b 	bl	8013af0 <tcp_poll>
      tcp_err(tpcb, NULL);
 800e21a:	2100      	movs	r1, #0
 800e21c:	6938      	ldr	r0, [r7, #16]
 800e21e:	f005 fc2d 	bl	8013a7c <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800e222:	7dbb      	ldrb	r3, [r7, #22]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d005      	beq.n	800e234 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800e228:	6938      	ldr	r0, [r7, #16]
 800e22a:	f004 fac7 	bl	80127bc <tcp_close>
 800e22e:	4603      	mov	r3, r0
 800e230:	75fb      	strb	r3, [r7, #23]
 800e232:	e007      	b.n	800e244 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800e234:	7bbb      	ldrb	r3, [r7, #14]
 800e236:	7b7a      	ldrb	r2, [r7, #13]
 800e238:	4619      	mov	r1, r3
 800e23a:	6938      	ldr	r0, [r7, #16]
 800e23c:	f004 faea 	bl	8012814 <tcp_shutdown>
 800e240:	4603      	mov	r3, r0
 800e242:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800e244:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d102      	bne.n	800e252 <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800e24c:	2301      	movs	r3, #1
 800e24e:	757b      	strb	r3, [r7, #21]
 800e250:	e016      	b.n	800e280 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800e252:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e25a:	d10f      	bne.n	800e27c <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	6a1b      	ldr	r3, [r3, #32]
 800e260:	7a5b      	ldrb	r3, [r3, #9]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d10c      	bne.n	800e280 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800e266:	2301      	movs	r3, #1
 800e268:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800e26a:	7dbb      	ldrb	r3, [r7, #22]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d007      	beq.n	800e280 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800e270:	6938      	ldr	r0, [r7, #16]
 800e272:	f004 fbe9 	bl	8012a48 <tcp_abort>
          err = ERR_OK;
 800e276:	2300      	movs	r3, #0
 800e278:	75fb      	strb	r3, [r7, #23]
 800e27a:	e001      	b.n	800e280 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800e27c:	2301      	movs	r3, #1
 800e27e:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800e280:	7d7b      	ldrb	r3, [r7, #21]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d052      	beq.n	800e32c <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	6a1b      	ldr	r3, [r3, #32]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	330c      	adds	r3, #12
 800e28e:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	6a1b      	ldr	r3, [r3, #32]
 800e294:	7dfa      	ldrb	r2, [r7, #23]
 800e296:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	2200      	movs	r2, #0
 800e29c:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	2200      	movs	r2, #0
 800e2a2:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800e2a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d129      	bne.n	800e300 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800e2ac:	7dbb      	ldrb	r3, [r7, #22]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d00c      	beq.n	800e2cc <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2bc:	2b00      	cmp	r3, #0
 800e2be:	d005      	beq.n	800e2cc <lwip_netconn_do_close_internal+0x1f0>
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	2104      	movs	r1, #4
 800e2c8:	6878      	ldr	r0, [r7, #4]
 800e2ca:	4798      	blx	r3
      }
      if (shut_rx) {
 800e2cc:	7bbb      	ldrb	r3, [r7, #14]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d009      	beq.n	800e2e6 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d005      	beq.n	800e2e6 <lwip_netconn_do_close_internal+0x20a>
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2de:	2200      	movs	r2, #0
 800e2e0:	2100      	movs	r1, #0
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	4798      	blx	r3
      }
      if (shut_tx) {
 800e2e6:	7b7b      	ldrb	r3, [r7, #13]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d009      	beq.n	800e300 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d005      	beq.n	800e300 <lwip_netconn_do_close_internal+0x224>
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2f8:	2200      	movs	r2, #0
 800e2fa:	2102      	movs	r1, #2
 800e2fc:	6878      	ldr	r0, [r7, #4]
 800e2fe:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e300:	78fb      	ldrb	r3, [r7, #3]
 800e302:	2b00      	cmp	r3, #0
 800e304:	d002      	beq.n	800e30c <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800e306:	68b8      	ldr	r0, [r7, #8]
 800e308:	f00d f846 	bl	801b398 <sys_sem_signal>
    }
    return ERR_OK;
 800e30c:	2300      	movs	r3, #0
 800e30e:	e03c      	b.n	800e38a <lwip_netconn_do_close_internal+0x2ae>
 800e310:	0801ce10 	.word	0x0801ce10
 800e314:	0801d0e4 	.word	0x0801d0e4
 800e318:	0801ce54 	.word	0x0801ce54
 800e31c:	0801d0f4 	.word	0x0801d0f4
 800e320:	0801d114 	.word	0x0801d114
 800e324:	0801d138 	.word	0x0801d138
 800e328:	0801cf78 	.word	0x0801cf78
  }
  if (!close_finished) {
 800e32c:	7d7b      	ldrb	r3, [r7, #21]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d11e      	bne.n	800e370 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800e332:	693b      	ldr	r3, [r7, #16]
 800e334:	7d1b      	ldrb	r3, [r3, #20]
 800e336:	2b01      	cmp	r3, #1
 800e338:	d106      	bne.n	800e348 <lwip_netconn_do_close_internal+0x26c>
 800e33a:	4b16      	ldr	r3, [pc, #88]	; (800e394 <lwip_netconn_do_close_internal+0x2b8>)
 800e33c:	f240 4241 	movw	r2, #1089	; 0x441
 800e340:	4915      	ldr	r1, [pc, #84]	; (800e398 <lwip_netconn_do_close_internal+0x2bc>)
 800e342:	4816      	ldr	r0, [pc, #88]	; (800e39c <lwip_netconn_do_close_internal+0x2c0>)
 800e344:	f00d f926 	bl	801b594 <iprintf>
    if (shut_tx) {
 800e348:	7b7b      	ldrb	r3, [r7, #13]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d003      	beq.n	800e356 <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 800e34e:	4914      	ldr	r1, [pc, #80]	; (800e3a0 <lwip_netconn_do_close_internal+0x2c4>)
 800e350:	6938      	ldr	r0, [r7, #16]
 800e352:	f005 fb71 	bl	8013a38 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800e356:	2201      	movs	r2, #1
 800e358:	4912      	ldr	r1, [pc, #72]	; (800e3a4 <lwip_netconn_do_close_internal+0x2c8>)
 800e35a:	6938      	ldr	r0, [r7, #16]
 800e35c:	f005 fbc8 	bl	8013af0 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800e360:	4911      	ldr	r1, [pc, #68]	; (800e3a8 <lwip_netconn_do_close_internal+0x2cc>)
 800e362:	6938      	ldr	r0, [r7, #16]
 800e364:	f005 fb8a 	bl	8013a7c <tcp_err>
    tcp_arg(tpcb, conn);
 800e368:	6879      	ldr	r1, [r7, #4]
 800e36a:	6938      	ldr	r0, [r7, #16]
 800e36c:	f005 fb30 	bl	80139d0 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800e370:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d106      	bne.n	800e386 <lwip_netconn_do_close_internal+0x2aa>
 800e378:	4b06      	ldr	r3, [pc, #24]	; (800e394 <lwip_netconn_do_close_internal+0x2b8>)
 800e37a:	f240 424d 	movw	r2, #1101	; 0x44d
 800e37e:	490b      	ldr	r1, [pc, #44]	; (800e3ac <lwip_netconn_do_close_internal+0x2d0>)
 800e380:	4806      	ldr	r0, [pc, #24]	; (800e39c <lwip_netconn_do_close_internal+0x2c0>)
 800e382:	f00d f907 	bl	801b594 <iprintf>
  return err;
 800e386:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e38a:	4618      	mov	r0, r3
 800e38c:	3718      	adds	r7, #24
 800e38e:	46bd      	mov	sp, r7
 800e390:	bd80      	pop	{r7, pc}
 800e392:	bf00      	nop
 800e394:	0801ce10 	.word	0x0801ce10
 800e398:	0801d14c 	.word	0x0801d14c
 800e39c:	0801ce54 	.word	0x0801ce54
 800e3a0:	0800dacd 	.word	0x0800dacd
 800e3a4:	0800da05 	.word	0x0800da05
 800e3a8:	0800db75 	.word	0x0800db75
 800e3ac:	0801d170 	.word	0x0801d170

0800e3b0 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800e3b0:	b580      	push	{r7, lr}
 800e3b2:	b084      	sub	sp, #16
 800e3b4:	af00      	add	r7, sp, #0
 800e3b6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	785b      	ldrb	r3, [r3, #1]
 800e3c2:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800e3c4:	7afb      	ldrb	r3, [r7, #11]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d00d      	beq.n	800e3e6 <lwip_netconn_do_delconn+0x36>
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	781b      	ldrb	r3, [r3, #0]
 800e3d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e3d4:	2b10      	cmp	r3, #16
 800e3d6:	d006      	beq.n	800e3e6 <lwip_netconn_do_delconn+0x36>
 800e3d8:	4b60      	ldr	r3, [pc, #384]	; (800e55c <lwip_netconn_do_delconn+0x1ac>)
 800e3da:	f240 425e 	movw	r2, #1118	; 0x45e
 800e3de:	4960      	ldr	r1, [pc, #384]	; (800e560 <lwip_netconn_do_delconn+0x1b0>)
 800e3e0:	4860      	ldr	r0, [pc, #384]	; (800e564 <lwip_netconn_do_delconn+0x1b4>)
 800e3e2:	f00d f8d7 	bl	801b594 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800e3e6:	7afb      	ldrb	r3, [r7, #11]
 800e3e8:	2b00      	cmp	r3, #0
 800e3ea:	d005      	beq.n	800e3f8 <lwip_netconn_do_delconn+0x48>
 800e3ec:	7afb      	ldrb	r3, [r7, #11]
 800e3ee:	2b02      	cmp	r3, #2
 800e3f0:	d002      	beq.n	800e3f8 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800e3f2:	7afb      	ldrb	r3, [r7, #11]
 800e3f4:	2b03      	cmp	r3, #3
 800e3f6:	d109      	bne.n	800e40c <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800e3f8:	7afb      	ldrb	r3, [r7, #11]
 800e3fa:	2b03      	cmp	r3, #3
 800e3fc:	d10a      	bne.n	800e414 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	7f1b      	ldrb	r3, [r3, #28]
 800e404:	f003 0304 	and.w	r3, r3, #4
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d103      	bne.n	800e414 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	22fb      	movs	r2, #251	; 0xfb
 800e410:	711a      	strb	r2, [r3, #4]
 800e412:	e097      	b.n	800e544 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800e414:	7afb      	ldrb	r3, [r7, #11]
 800e416:	2b03      	cmp	r3, #3
 800e418:	d10d      	bne.n	800e436 <lwip_netconn_do_delconn+0x86>
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	7f1b      	ldrb	r3, [r3, #28]
 800e420:	f003 0304 	and.w	r3, r3, #4
 800e424:	2b00      	cmp	r3, #0
 800e426:	d106      	bne.n	800e436 <lwip_netconn_do_delconn+0x86>
 800e428:	4b4c      	ldr	r3, [pc, #304]	; (800e55c <lwip_netconn_do_delconn+0x1ac>)
 800e42a:	f240 427a 	movw	r2, #1146	; 0x47a
 800e42e:	494e      	ldr	r1, [pc, #312]	; (800e568 <lwip_netconn_do_delconn+0x1b8>)
 800e430:	484c      	ldr	r0, [pc, #304]	; (800e564 <lwip_netconn_do_delconn+0x1b4>)
 800e432:	f00d f8af 	bl	801b594 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	2200      	movs	r2, #0
 800e43a:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	4618      	mov	r0, r3
 800e442:	f7ff fdcd 	bl	800dfe0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	681b      	ldr	r3, [r3, #0]
 800e44a:	685b      	ldr	r3, [r3, #4]
 800e44c:	2b00      	cmp	r3, #0
 800e44e:	d05f      	beq.n	800e510 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e450:	68fb      	ldr	r3, [r7, #12]
 800e452:	681b      	ldr	r3, [r3, #0]
 800e454:	781b      	ldrb	r3, [r3, #0]
 800e456:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e45a:	2b10      	cmp	r3, #16
 800e45c:	d00d      	beq.n	800e47a <lwip_netconn_do_delconn+0xca>
 800e45e:	2b20      	cmp	r3, #32
 800e460:	d151      	bne.n	800e506 <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	685b      	ldr	r3, [r3, #4]
 800e468:	2200      	movs	r2, #0
 800e46a:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	685b      	ldr	r3, [r3, #4]
 800e472:	4618      	mov	r0, r3
 800e474:	f00a fb32 	bl	8018adc <udp_remove>
          break;
 800e478:	e046      	b.n	800e508 <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	6a1b      	ldr	r3, [r3, #32]
 800e480:	2b00      	cmp	r3, #0
 800e482:	d006      	beq.n	800e492 <lwip_netconn_do_delconn+0xe2>
 800e484:	4b35      	ldr	r3, [pc, #212]	; (800e55c <lwip_netconn_do_delconn+0x1ac>)
 800e486:	f240 4294 	movw	r2, #1172	; 0x494
 800e48a:	4938      	ldr	r1, [pc, #224]	; (800e56c <lwip_netconn_do_delconn+0x1bc>)
 800e48c:	4835      	ldr	r0, [pc, #212]	; (800e564 <lwip_netconn_do_delconn+0x1b4>)
 800e48e:	f00d f881 	bl	801b594 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	2204      	movs	r2, #4
 800e498:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	2203      	movs	r2, #3
 800e49e:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	681b      	ldr	r3, [r3, #0]
 800e4a4:	68fa      	ldr	r2, [r7, #12]
 800e4a6:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800e4a8:	68fb      	ldr	r3, [r7, #12]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	2100      	movs	r1, #0
 800e4ae:	4618      	mov	r0, r3
 800e4b0:	f7ff fe14 	bl	800e0dc <lwip_netconn_do_close_internal>
 800e4b4:	4603      	mov	r3, r0
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d04b      	beq.n	800e552 <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800e4ba:	68fb      	ldr	r3, [r7, #12]
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	785b      	ldrb	r3, [r3, #1]
 800e4c0:	2b04      	cmp	r3, #4
 800e4c2:	d006      	beq.n	800e4d2 <lwip_netconn_do_delconn+0x122>
 800e4c4:	4b25      	ldr	r3, [pc, #148]	; (800e55c <lwip_netconn_do_delconn+0x1ac>)
 800e4c6:	f240 429a 	movw	r2, #1178	; 0x49a
 800e4ca:	4929      	ldr	r1, [pc, #164]	; (800e570 <lwip_netconn_do_delconn+0x1c0>)
 800e4cc:	4825      	ldr	r0, [pc, #148]	; (800e564 <lwip_netconn_do_delconn+0x1b4>)
 800e4ce:	f00d f861 	bl	801b594 <iprintf>
            UNLOCK_TCPIP_CORE();
 800e4d2:	4828      	ldr	r0, [pc, #160]	; (800e574 <lwip_netconn_do_delconn+0x1c4>)
 800e4d4:	f00c ffc9 	bl	801b46a <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	330c      	adds	r3, #12
 800e4de:	2100      	movs	r1, #0
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	f00c ff28 	bl	801b336 <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800e4e6:	4823      	ldr	r0, [pc, #140]	; (800e574 <lwip_netconn_do_delconn+0x1c4>)
 800e4e8:	f00c ffb0 	bl	801b44c <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	785b      	ldrb	r3, [r3, #1]
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d02d      	beq.n	800e552 <lwip_netconn_do_delconn+0x1a2>
 800e4f6:	4b19      	ldr	r3, [pc, #100]	; (800e55c <lwip_netconn_do_delconn+0x1ac>)
 800e4f8:	f240 429e 	movw	r2, #1182	; 0x49e
 800e4fc:	491c      	ldr	r1, [pc, #112]	; (800e570 <lwip_netconn_do_delconn+0x1c0>)
 800e4fe:	4819      	ldr	r0, [pc, #100]	; (800e564 <lwip_netconn_do_delconn+0x1b4>)
 800e500:	f00d f848 	bl	801b594 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800e504:	e025      	b.n	800e552 <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 800e506:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	2200      	movs	r2, #0
 800e50e:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800e510:	68fb      	ldr	r3, [r7, #12]
 800e512:	681b      	ldr	r3, [r3, #0]
 800e514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e516:	2b00      	cmp	r3, #0
 800e518:	d007      	beq.n	800e52a <lwip_netconn_do_delconn+0x17a>
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e520:	68fa      	ldr	r2, [r7, #12]
 800e522:	6810      	ldr	r0, [r2, #0]
 800e524:	2200      	movs	r2, #0
 800e526:	2100      	movs	r1, #0
 800e528:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e530:	2b00      	cmp	r3, #0
 800e532:	d007      	beq.n	800e544 <lwip_netconn_do_delconn+0x194>
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e53a:	68fa      	ldr	r2, [r7, #12]
 800e53c:	6810      	ldr	r0, [r2, #0]
 800e53e:	2200      	movs	r2, #0
 800e540:	2102      	movs	r1, #2
 800e542:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	330c      	adds	r3, #12
 800e54a:	4618      	mov	r0, r3
 800e54c:	f00c ff3e 	bl	801b3cc <sys_sem_valid>
 800e550:	e000      	b.n	800e554 <lwip_netconn_do_delconn+0x1a4>
          return;
 800e552:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800e554:	3710      	adds	r7, #16
 800e556:	46bd      	mov	sp, r7
 800e558:	bd80      	pop	{r7, pc}
 800e55a:	bf00      	nop
 800e55c:	0801ce10 	.word	0x0801ce10
 800e560:	0801d180 	.word	0x0801d180
 800e564:	0801ce54 	.word	0x0801ce54
 800e568:	0801d194 	.word	0x0801d194
 800e56c:	0801d1b4 	.word	0x0801d1b4
 800e570:	0801d1d0 	.word	0x0801d1d0
 800e574:	2000d930 	.word	0x2000d930

0800e578 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	b084      	sub	sp, #16
 800e57c:	af00      	add	r7, sp, #0
 800e57e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800e584:	68bb      	ldr	r3, [r7, #8]
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	685b      	ldr	r3, [r3, #4]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d025      	beq.n	800e5da <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800e58e:	68bb      	ldr	r3, [r7, #8]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	781b      	ldrb	r3, [r3, #0]
 800e594:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e598:	2b10      	cmp	r3, #16
 800e59a:	d00e      	beq.n	800e5ba <lwip_netconn_do_bind+0x42>
 800e59c:	2b20      	cmp	r3, #32
 800e59e:	d119      	bne.n	800e5d4 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e5a0:	68bb      	ldr	r3, [r7, #8]
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	6858      	ldr	r0, [r3, #4]
 800e5a6:	68bb      	ldr	r3, [r7, #8]
 800e5a8:	6899      	ldr	r1, [r3, #8]
 800e5aa:	68bb      	ldr	r3, [r7, #8]
 800e5ac:	899b      	ldrh	r3, [r3, #12]
 800e5ae:	461a      	mov	r2, r3
 800e5b0:	f00a f9ec 	bl	801898c <udp_bind>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	73fb      	strb	r3, [r7, #15]
        break;
 800e5b8:	e011      	b.n	800e5de <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800e5ba:	68bb      	ldr	r3, [r7, #8]
 800e5bc:	681b      	ldr	r3, [r3, #0]
 800e5be:	6858      	ldr	r0, [r3, #4]
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	6899      	ldr	r1, [r3, #8]
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	899b      	ldrh	r3, [r3, #12]
 800e5c8:	461a      	mov	r2, r3
 800e5ca:	f004 fa49 	bl	8012a60 <tcp_bind>
 800e5ce:	4603      	mov	r3, r0
 800e5d0:	73fb      	strb	r3, [r7, #15]
        break;
 800e5d2:	e004      	b.n	800e5de <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800e5d4:	23fa      	movs	r3, #250	; 0xfa
 800e5d6:	73fb      	strb	r3, [r7, #15]
        break;
 800e5d8:	e001      	b.n	800e5de <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800e5da:	23fa      	movs	r3, #250	; 0xfa
 800e5dc:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	7bfa      	ldrb	r2, [r7, #15]
 800e5e2:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800e5e4:	bf00      	nop
 800e5e6:	3710      	adds	r7, #16
 800e5e8:	46bd      	mov	sp, r7
 800e5ea:	bd80      	pop	{r7, pc}

0800e5ec <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800e5ec:	b580      	push	{r7, lr}
 800e5ee:	b086      	sub	sp, #24
 800e5f0:	af00      	add	r7, sp, #0
 800e5f2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800e5f8:	693b      	ldr	r3, [r7, #16]
 800e5fa:	2200      	movs	r2, #0
 800e5fc:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800e5fe:	693b      	ldr	r3, [r7, #16]
 800e600:	681b      	ldr	r3, [r3, #0]
 800e602:	685b      	ldr	r3, [r3, #4]
 800e604:	2b00      	cmp	r3, #0
 800e606:	d022      	beq.n	800e64e <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800e608:	693b      	ldr	r3, [r7, #16]
 800e60a:	681b      	ldr	r3, [r3, #0]
 800e60c:	781b      	ldrb	r3, [r3, #0]
 800e60e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e612:	2b10      	cmp	r3, #16
 800e614:	d11b      	bne.n	800e64e <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800e616:	693b      	ldr	r3, [r7, #16]
 800e618:	689b      	ldr	r3, [r3, #8]
 800e61a:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800e61c:	697b      	ldr	r3, [r7, #20]
 800e61e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e622:	d202      	bcs.n	800e62a <lwip_netconn_do_recv+0x3e>
 800e624:	697b      	ldr	r3, [r7, #20]
 800e626:	b29b      	uxth	r3, r3
 800e628:	e001      	b.n	800e62e <lwip_netconn_do_recv+0x42>
 800e62a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e62e:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800e630:	693b      	ldr	r3, [r7, #16]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	685b      	ldr	r3, [r3, #4]
 800e636:	89fa      	ldrh	r2, [r7, #14]
 800e638:	4611      	mov	r1, r2
 800e63a:	4618      	mov	r0, r3
 800e63c:	f004 fb02 	bl	8012c44 <tcp_recved>
        remaining -= recved;
 800e640:	89fb      	ldrh	r3, [r7, #14]
 800e642:	697a      	ldr	r2, [r7, #20]
 800e644:	1ad3      	subs	r3, r2, r3
 800e646:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800e648:	697b      	ldr	r3, [r7, #20]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d1e6      	bne.n	800e61c <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800e64e:	bf00      	nop
 800e650:	3718      	adds	r7, #24
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}
	...

0800e658 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b088      	sub	sp, #32
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
 800e660:	460b      	mov	r3, r1
 800e662:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800e664:	2300      	movs	r3, #0
 800e666:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d106      	bne.n	800e67c <lwip_netconn_do_writemore+0x24>
 800e66e:	4b96      	ldr	r3, [pc, #600]	; (800e8c8 <lwip_netconn_do_writemore+0x270>)
 800e670:	f240 6273 	movw	r2, #1651	; 0x673
 800e674:	4995      	ldr	r1, [pc, #596]	; (800e8cc <lwip_netconn_do_writemore+0x274>)
 800e676:	4896      	ldr	r0, [pc, #600]	; (800e8d0 <lwip_netconn_do_writemore+0x278>)
 800e678:	f00c ff8c 	bl	801b594 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	785b      	ldrb	r3, [r3, #1]
 800e680:	2b01      	cmp	r3, #1
 800e682:	d006      	beq.n	800e692 <lwip_netconn_do_writemore+0x3a>
 800e684:	4b90      	ldr	r3, [pc, #576]	; (800e8c8 <lwip_netconn_do_writemore+0x270>)
 800e686:	f240 6274 	movw	r2, #1652	; 0x674
 800e68a:	4992      	ldr	r1, [pc, #584]	; (800e8d4 <lwip_netconn_do_writemore+0x27c>)
 800e68c:	4890      	ldr	r0, [pc, #576]	; (800e8d0 <lwip_netconn_do_writemore+0x278>)
 800e68e:	f00c ff81 	bl	801b594 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	6a1b      	ldr	r3, [r3, #32]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d106      	bne.n	800e6a8 <lwip_netconn_do_writemore+0x50>
 800e69a:	4b8b      	ldr	r3, [pc, #556]	; (800e8c8 <lwip_netconn_do_writemore+0x270>)
 800e69c:	f240 6275 	movw	r2, #1653	; 0x675
 800e6a0:	498d      	ldr	r1, [pc, #564]	; (800e8d8 <lwip_netconn_do_writemore+0x280>)
 800e6a2:	488b      	ldr	r0, [pc, #556]	; (800e8d0 <lwip_netconn_do_writemore+0x278>)
 800e6a4:	f00c ff76 	bl	801b594 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	685b      	ldr	r3, [r3, #4]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d106      	bne.n	800e6be <lwip_netconn_do_writemore+0x66>
 800e6b0:	4b85      	ldr	r3, [pc, #532]	; (800e8c8 <lwip_netconn_do_writemore+0x270>)
 800e6b2:	f240 6276 	movw	r2, #1654	; 0x676
 800e6b6:	4989      	ldr	r1, [pc, #548]	; (800e8dc <lwip_netconn_do_writemore+0x284>)
 800e6b8:	4885      	ldr	r0, [pc, #532]	; (800e8d0 <lwip_netconn_do_writemore+0x278>)
 800e6ba:	f00c ff6b 	bl	801b594 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	6a1b      	ldr	r3, [r3, #32]
 800e6c2:	699a      	ldr	r2, [r3, #24]
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	6a1b      	ldr	r3, [r3, #32]
 800e6c8:	695b      	ldr	r3, [r3, #20]
 800e6ca:	429a      	cmp	r2, r3
 800e6cc:	d306      	bcc.n	800e6dc <lwip_netconn_do_writemore+0x84>
 800e6ce:	4b7e      	ldr	r3, [pc, #504]	; (800e8c8 <lwip_netconn_do_writemore+0x270>)
 800e6d0:	f240 6277 	movw	r2, #1655	; 0x677
 800e6d4:	4982      	ldr	r1, [pc, #520]	; (800e8e0 <lwip_netconn_do_writemore+0x288>)
 800e6d6:	487e      	ldr	r0, [pc, #504]	; (800e8d0 <lwip_netconn_do_writemore+0x278>)
 800e6d8:	f00c ff5c 	bl	801b594 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	6a1b      	ldr	r3, [r3, #32]
 800e6e0:	899b      	ldrh	r3, [r3, #12]
 800e6e2:	2b00      	cmp	r3, #0
 800e6e4:	d106      	bne.n	800e6f4 <lwip_netconn_do_writemore+0x9c>
 800e6e6:	4b78      	ldr	r3, [pc, #480]	; (800e8c8 <lwip_netconn_do_writemore+0x270>)
 800e6e8:	f240 6279 	movw	r2, #1657	; 0x679
 800e6ec:	497d      	ldr	r1, [pc, #500]	; (800e8e4 <lwip_netconn_do_writemore+0x28c>)
 800e6ee:	4878      	ldr	r0, [pc, #480]	; (800e8d0 <lwip_netconn_do_writemore+0x278>)
 800e6f0:	f00c ff50 	bl	801b594 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	6a1b      	ldr	r3, [r3, #32]
 800e6f8:	7f1b      	ldrb	r3, [r3, #28]
 800e6fa:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	7f1b      	ldrb	r3, [r3, #28]
 800e700:	f003 0302 	and.w	r3, r3, #2
 800e704:	2b00      	cmp	r3, #0
 800e706:	d104      	bne.n	800e712 <lwip_netconn_do_writemore+0xba>
 800e708:	7ebb      	ldrb	r3, [r7, #26]
 800e70a:	f003 0304 	and.w	r3, r3, #4
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d001      	beq.n	800e716 <lwip_netconn_do_writemore+0xbe>
 800e712:	2301      	movs	r3, #1
 800e714:	e000      	b.n	800e718 <lwip_netconn_do_writemore+0xc0>
 800e716:	2300      	movs	r3, #0
 800e718:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800e71a:	687b      	ldr	r3, [r7, #4]
 800e71c:	6a1b      	ldr	r3, [r3, #32]
 800e71e:	689b      	ldr	r3, [r3, #8]
 800e720:	681a      	ldr	r2, [r3, #0]
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	6a1b      	ldr	r3, [r3, #32]
 800e726:	691b      	ldr	r3, [r3, #16]
 800e728:	4413      	add	r3, r2
 800e72a:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	6a1b      	ldr	r3, [r3, #32]
 800e730:	689b      	ldr	r3, [r3, #8]
 800e732:	685a      	ldr	r2, [r3, #4]
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	6a1b      	ldr	r3, [r3, #32]
 800e738:	691b      	ldr	r3, [r3, #16]
 800e73a:	1ad3      	subs	r3, r2, r3
 800e73c:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800e73e:	693b      	ldr	r3, [r7, #16]
 800e740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e744:	d307      	bcc.n	800e756 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800e746:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e74a:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e74c:	7ebb      	ldrb	r3, [r7, #26]
 800e74e:	f043 0302 	orr.w	r3, r3, #2
 800e752:	76bb      	strb	r3, [r7, #26]
 800e754:	e001      	b.n	800e75a <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800e756:	693b      	ldr	r3, [r7, #16]
 800e758:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	685b      	ldr	r3, [r3, #4]
 800e75e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e762:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800e764:	89fa      	ldrh	r2, [r7, #14]
 800e766:	8bbb      	ldrh	r3, [r7, #28]
 800e768:	429a      	cmp	r2, r3
 800e76a:	d216      	bcs.n	800e79a <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800e76c:	89fb      	ldrh	r3, [r7, #14]
 800e76e:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800e770:	7e3b      	ldrb	r3, [r7, #24]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d00d      	beq.n	800e792 <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800e776:	8bbb      	ldrh	r3, [r7, #28]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d10e      	bne.n	800e79a <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	6a1b      	ldr	r3, [r3, #32]
 800e780:	699b      	ldr	r3, [r3, #24]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d102      	bne.n	800e78c <lwip_netconn_do_writemore+0x134>
 800e786:	f06f 0306 	mvn.w	r3, #6
 800e78a:	e000      	b.n	800e78e <lwip_netconn_do_writemore+0x136>
 800e78c:	2300      	movs	r3, #0
 800e78e:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800e790:	e07d      	b.n	800e88e <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800e792:	7ebb      	ldrb	r3, [r7, #26]
 800e794:	f043 0302 	orr.w	r3, r3, #2
 800e798:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	6a1b      	ldr	r3, [r3, #32]
 800e79e:	691a      	ldr	r2, [r3, #16]
 800e7a0:	8bbb      	ldrh	r3, [r7, #28]
 800e7a2:	441a      	add	r2, r3
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	6a1b      	ldr	r3, [r3, #32]
 800e7a8:	689b      	ldr	r3, [r3, #8]
 800e7aa:	685b      	ldr	r3, [r3, #4]
 800e7ac:	429a      	cmp	r2, r3
 800e7ae:	d906      	bls.n	800e7be <lwip_netconn_do_writemore+0x166>
 800e7b0:	4b45      	ldr	r3, [pc, #276]	; (800e8c8 <lwip_netconn_do_writemore+0x270>)
 800e7b2:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800e7b6:	494c      	ldr	r1, [pc, #304]	; (800e8e8 <lwip_netconn_do_writemore+0x290>)
 800e7b8:	4845      	ldr	r0, [pc, #276]	; (800e8d0 <lwip_netconn_do_writemore+0x278>)
 800e7ba:	f00c feeb 	bl	801b594 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800e7be:	8bbb      	ldrh	r3, [r7, #28]
 800e7c0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800e7c4:	4293      	cmp	r3, r2
 800e7c6:	d103      	bne.n	800e7d0 <lwip_netconn_do_writemore+0x178>
 800e7c8:	693b      	ldr	r3, [r7, #16]
 800e7ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e7ce:	d209      	bcs.n	800e7e4 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800e7d0:	693b      	ldr	r3, [r7, #16]
 800e7d2:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800e7d4:	8bba      	ldrh	r2, [r7, #28]
 800e7d6:	429a      	cmp	r2, r3
 800e7d8:	d10b      	bne.n	800e7f2 <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6a1b      	ldr	r3, [r3, #32]
 800e7de:	899b      	ldrh	r3, [r3, #12]
 800e7e0:	2b01      	cmp	r3, #1
 800e7e2:	d906      	bls.n	800e7f2 <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800e7e8:	7ebb      	ldrb	r3, [r7, #26]
 800e7ea:	f043 0302 	orr.w	r3, r3, #2
 800e7ee:	76bb      	strb	r3, [r7, #26]
 800e7f0:	e001      	b.n	800e7f6 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	6858      	ldr	r0, [r3, #4]
 800e7fa:	7ebb      	ldrb	r3, [r7, #26]
 800e7fc:	8bba      	ldrh	r2, [r7, #28]
 800e7fe:	6979      	ldr	r1, [r7, #20]
 800e800:	f008 f828 	bl	8016854 <tcp_write>
 800e804:	4603      	mov	r3, r0
 800e806:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800e808:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	d12c      	bne.n	800e86a <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	6a1b      	ldr	r3, [r3, #32]
 800e814:	6999      	ldr	r1, [r3, #24]
 800e816:	8bba      	ldrh	r2, [r7, #28]
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	6a1b      	ldr	r3, [r3, #32]
 800e81c:	440a      	add	r2, r1
 800e81e:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	6a1b      	ldr	r3, [r3, #32]
 800e824:	6919      	ldr	r1, [r3, #16]
 800e826:	8bba      	ldrh	r2, [r7, #28]
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	6a1b      	ldr	r3, [r3, #32]
 800e82c:	440a      	add	r2, r1
 800e82e:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	6a1b      	ldr	r3, [r3, #32]
 800e834:	691a      	ldr	r2, [r3, #16]
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	6a1b      	ldr	r3, [r3, #32]
 800e83a:	689b      	ldr	r3, [r3, #8]
 800e83c:	685b      	ldr	r3, [r3, #4]
 800e83e:	429a      	cmp	r2, r3
 800e840:	d113      	bne.n	800e86a <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6a1b      	ldr	r3, [r3, #32]
 800e846:	899a      	ldrh	r2, [r3, #12]
 800e848:	3a01      	subs	r2, #1
 800e84a:	b292      	uxth	r2, r2
 800e84c:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800e84e:	687b      	ldr	r3, [r7, #4]
 800e850:	6a1b      	ldr	r3, [r3, #32]
 800e852:	899b      	ldrh	r3, [r3, #12]
 800e854:	2b00      	cmp	r3, #0
 800e856:	d008      	beq.n	800e86a <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800e858:	687b      	ldr	r3, [r7, #4]
 800e85a:	6a1b      	ldr	r3, [r3, #32]
 800e85c:	689a      	ldr	r2, [r3, #8]
 800e85e:	3208      	adds	r2, #8
 800e860:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	6a1b      	ldr	r3, [r3, #32]
 800e866:	2200      	movs	r2, #0
 800e868:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800e86a:	7e7b      	ldrb	r3, [r7, #25]
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d004      	beq.n	800e87a <lwip_netconn_do_writemore+0x222>
 800e870:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e874:	2b00      	cmp	r3, #0
 800e876:	f43f af50 	beq.w	800e71a <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800e87a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d004      	beq.n	800e88c <lwip_netconn_do_writemore+0x234>
 800e882:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e88a:	d146      	bne.n	800e91a <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800e88c:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800e88e:	7e3b      	ldrb	r3, [r7, #24]
 800e890:	2b00      	cmp	r3, #0
 800e892:	d02b      	beq.n	800e8ec <lwip_netconn_do_writemore+0x294>
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	6a1b      	ldr	r3, [r3, #32]
 800e898:	699a      	ldr	r2, [r3, #24]
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	6a1b      	ldr	r3, [r3, #32]
 800e89e:	695b      	ldr	r3, [r3, #20]
 800e8a0:	429a      	cmp	r2, r3
 800e8a2:	d223      	bcs.n	800e8ec <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d005      	beq.n	800e8b8 <lwip_netconn_do_writemore+0x260>
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	2103      	movs	r1, #3
 800e8b4:	6878      	ldr	r0, [r7, #4]
 800e8b6:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	7f1b      	ldrb	r3, [r3, #28]
 800e8bc:	f043 0310 	orr.w	r3, r3, #16
 800e8c0:	b2da      	uxtb	r2, r3
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	771a      	strb	r2, [r3, #28]
 800e8c6:	e028      	b.n	800e91a <lwip_netconn_do_writemore+0x2c2>
 800e8c8:	0801ce10 	.word	0x0801ce10
 800e8cc:	0801cf68 	.word	0x0801cf68
 800e8d0:	0801ce54 	.word	0x0801ce54
 800e8d4:	0801d270 	.word	0x0801d270
 800e8d8:	0801cf78 	.word	0x0801cf78
 800e8dc:	0801d290 	.word	0x0801d290
 800e8e0:	0801d2a8 	.word	0x0801d2a8
 800e8e4:	0801d2e8 	.word	0x0801d2e8
 800e8e8:	0801d310 	.word	0x0801d310
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	685b      	ldr	r3, [r3, #4]
 800e8f0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800e8f4:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800e8f8:	d305      	bcc.n	800e906 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	685b      	ldr	r3, [r3, #4]
 800e8fe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800e902:	2b04      	cmp	r3, #4
 800e904:	d909      	bls.n	800e91a <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d005      	beq.n	800e91a <lwip_netconn_do_writemore+0x2c2>
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e912:	2200      	movs	r2, #0
 800e914:	2103      	movs	r1, #3
 800e916:	6878      	ldr	r0, [r7, #4]
 800e918:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800e91a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d11d      	bne.n	800e95e <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	6a1b      	ldr	r3, [r3, #32]
 800e926:	699a      	ldr	r2, [r3, #24]
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	6a1b      	ldr	r3, [r3, #32]
 800e92c:	695b      	ldr	r3, [r3, #20]
 800e92e:	429a      	cmp	r2, r3
 800e930:	d002      	beq.n	800e938 <lwip_netconn_do_writemore+0x2e0>
 800e932:	7e3b      	ldrb	r3, [r7, #24]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d001      	beq.n	800e93c <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800e938:	2301      	movs	r3, #1
 800e93a:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	4618      	mov	r0, r3
 800e942:	f008 fd71 	bl	8017428 <tcp_output>
 800e946:	4603      	mov	r3, r0
 800e948:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800e94a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800e94e:	f113 0f04 	cmn.w	r3, #4
 800e952:	d12c      	bne.n	800e9ae <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e954:	7b3b      	ldrb	r3, [r7, #12]
 800e956:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e958:	2301      	movs	r3, #1
 800e95a:	76fb      	strb	r3, [r7, #27]
 800e95c:	e027      	b.n	800e9ae <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800e95e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800e962:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e966:	d120      	bne.n	800e9aa <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	685b      	ldr	r3, [r3, #4]
 800e96c:	4618      	mov	r0, r3
 800e96e:	f008 fd5b 	bl	8017428 <tcp_output>
 800e972:	4603      	mov	r3, r0
 800e974:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800e976:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800e97a:	f113 0f04 	cmn.w	r3, #4
 800e97e:	d104      	bne.n	800e98a <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800e980:	7b7b      	ldrb	r3, [r7, #13]
 800e982:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e984:	2301      	movs	r3, #1
 800e986:	76fb      	strb	r3, [r7, #27]
 800e988:	e011      	b.n	800e9ae <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800e98a:	7e3b      	ldrb	r3, [r7, #24]
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d00e      	beq.n	800e9ae <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	6a1b      	ldr	r3, [r3, #32]
 800e994:	699b      	ldr	r3, [r3, #24]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d102      	bne.n	800e9a0 <lwip_netconn_do_writemore+0x348>
 800e99a:	f06f 0306 	mvn.w	r3, #6
 800e99e:	e000      	b.n	800e9a2 <lwip_netconn_do_writemore+0x34a>
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	76fb      	strb	r3, [r7, #27]
 800e9a8:	e001      	b.n	800e9ae <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800e9aa:	2301      	movs	r3, #1
 800e9ac:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800e9ae:	7efb      	ldrb	r3, [r7, #27]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d015      	beq.n	800e9e0 <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	6a1b      	ldr	r3, [r3, #32]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	330c      	adds	r3, #12
 800e9bc:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	6a1b      	ldr	r3, [r3, #32]
 800e9c2:	7ffa      	ldrb	r2, [r7, #31]
 800e9c4:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	2200      	movs	r2, #0
 800e9d0:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800e9d2:	78fb      	ldrb	r3, [r7, #3]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d006      	beq.n	800e9e6 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800e9d8:	68b8      	ldr	r0, [r7, #8]
 800e9da:	f00c fcdd 	bl	801b398 <sys_sem_signal>
 800e9de:	e002      	b.n	800e9e6 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800e9e0:	f04f 33ff 	mov.w	r3, #4294967295
 800e9e4:	e000      	b.n	800e9e8 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800e9e6:	2300      	movs	r3, #0
}
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	3720      	adds	r7, #32
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	bd80      	pop	{r7, pc}

0800e9f0 <lwip_netconn_do_getaddr>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_getaddr(void *m)
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b084      	sub	sp, #16
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	60fb      	str	r3, [r7, #12]

  if (msg->conn->pcb.ip != NULL) {
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	685b      	ldr	r3, [r3, #4]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d06b      	beq.n	800eade <lwip_netconn_do_getaddr+0xee>
    if (msg->msg.ad.local) {
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	7c1b      	ldrb	r3, [r3, #16]
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d007      	beq.n	800ea1e <lwip_netconn_do_getaddr+0x2e>
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	681b      	ldr	r3, [r3, #0]
 800ea12:	685a      	ldr	r2, [r3, #4]
 800ea14:	68fb      	ldr	r3, [r7, #12]
 800ea16:	689b      	ldr	r3, [r3, #8]
 800ea18:	6812      	ldr	r2, [r2, #0]
 800ea1a:	601a      	str	r2, [r3, #0]
 800ea1c:	e006      	b.n	800ea2c <lwip_netconn_do_getaddr+0x3c>
                   msg->conn->pcb.ip->local_ip);
    } else {
      ip_addr_copy(API_EXPR_DEREF(msg->msg.ad.ipaddr),
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	681b      	ldr	r3, [r3, #0]
 800ea22:	685a      	ldr	r2, [r3, #4]
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	689b      	ldr	r3, [r3, #8]
 800ea28:	6852      	ldr	r2, [r2, #4]
 800ea2a:	601a      	str	r2, [r3, #0]
                   msg->conn->pcb.ip->remote_ip);
    }

    msg->err = ERR_OK;
 800ea2c:	68fb      	ldr	r3, [r7, #12]
 800ea2e:	2200      	movs	r2, #0
 800ea30:	711a      	strb	r2, [r3, #4]
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	781b      	ldrb	r3, [r3, #0]
 800ea38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ea3c:	2b10      	cmp	r3, #16
 800ea3e:	d021      	beq.n	800ea84 <lwip_netconn_do_getaddr+0x94>
 800ea40:	2b20      	cmp	r3, #32
 800ea42:	d144      	bne.n	800eace <lwip_netconn_do_getaddr+0xde>
        }
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        if (msg->msg.ad.local) {
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	7c1b      	ldrb	r3, [r3, #16]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d007      	beq.n	800ea5c <lwip_netconn_do_getaddr+0x6c>
          API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->local_port;
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	685a      	ldr	r2, [r3, #4]
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	68db      	ldr	r3, [r3, #12]
 800ea56:	8a52      	ldrh	r2, [r2, #18]
 800ea58:	801a      	strh	r2, [r3, #0]
            msg->err = ERR_CONN;
          } else {
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
          }
        }
        break;
 800ea5a:	e044      	b.n	800eae6 <lwip_netconn_do_getaddr+0xf6>
          if ((msg->conn->pcb.udp->flags & UDP_FLAGS_CONNECTED) == 0) {
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	685b      	ldr	r3, [r3, #4]
 800ea62:	7c1b      	ldrb	r3, [r3, #16]
 800ea64:	f003 0304 	and.w	r3, r3, #4
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d103      	bne.n	800ea74 <lwip_netconn_do_getaddr+0x84>
            msg->err = ERR_CONN;
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	22f5      	movs	r2, #245	; 0xf5
 800ea70:	711a      	strb	r2, [r3, #4]
        break;
 800ea72:	e038      	b.n	800eae6 <lwip_netconn_do_getaddr+0xf6>
            API_EXPR_DEREF(msg->msg.ad.port) = msg->conn->pcb.udp->remote_port;
 800ea74:	68fb      	ldr	r3, [r7, #12]
 800ea76:	681b      	ldr	r3, [r3, #0]
 800ea78:	685a      	ldr	r2, [r3, #4]
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	68db      	ldr	r3, [r3, #12]
 800ea7e:	8a92      	ldrh	r2, [r2, #20]
 800ea80:	801a      	strh	r2, [r3, #0]
        break;
 800ea82:	e030      	b.n	800eae6 <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        if ((msg->msg.ad.local == 0) &&
 800ea84:	68fb      	ldr	r3, [r7, #12]
 800ea86:	7c1b      	ldrb	r3, [r3, #16]
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	d10f      	bne.n	800eaac <lwip_netconn_do_getaddr+0xbc>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	681b      	ldr	r3, [r3, #0]
 800ea90:	685b      	ldr	r3, [r3, #4]
 800ea92:	7d1b      	ldrb	r3, [r3, #20]
        if ((msg->msg.ad.local == 0) &&
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d005      	beq.n	800eaa4 <lwip_netconn_do_getaddr+0xb4>
            ((msg->conn->pcb.tcp->state == CLOSED) || (msg->conn->pcb.tcp->state == LISTEN))) {
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	685b      	ldr	r3, [r3, #4]
 800ea9e:	7d1b      	ldrb	r3, [r3, #20]
 800eaa0:	2b01      	cmp	r3, #1
 800eaa2:	d103      	bne.n	800eaac <lwip_netconn_do_getaddr+0xbc>
          /* pcb is not connected and remote name is requested */
          msg->err = ERR_CONN;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	22f5      	movs	r2, #245	; 0xf5
 800eaa8:	711a      	strb	r2, [r3, #4]
        } else {
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
        }
        break;
 800eaaa:	e01c      	b.n	800eae6 <lwip_netconn_do_getaddr+0xf6>
          API_EXPR_DEREF(msg->msg.ad.port) = (msg->msg.ad.local ? msg->conn->pcb.tcp->local_port : msg->conn->pcb.tcp->remote_port);
 800eaac:	68fb      	ldr	r3, [r7, #12]
 800eaae:	7c1b      	ldrb	r3, [r3, #16]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d004      	beq.n	800eabe <lwip_netconn_do_getaddr+0xce>
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	681b      	ldr	r3, [r3, #0]
 800eab8:	685b      	ldr	r3, [r3, #4]
 800eaba:	8adb      	ldrh	r3, [r3, #22]
 800eabc:	e003      	b.n	800eac6 <lwip_netconn_do_getaddr+0xd6>
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	685b      	ldr	r3, [r3, #4]
 800eac4:	8b1b      	ldrh	r3, [r3, #24]
 800eac6:	68fa      	ldr	r2, [r7, #12]
 800eac8:	68d2      	ldr	r2, [r2, #12]
 800eaca:	8013      	strh	r3, [r2, #0]
        break;
 800eacc:	e00b      	b.n	800eae6 <lwip_netconn_do_getaddr+0xf6>
#endif /* LWIP_TCP */
      default:
        LWIP_ASSERT("invalid netconn_type", 0);
 800eace:	4b08      	ldr	r3, [pc, #32]	; (800eaf0 <lwip_netconn_do_getaddr+0x100>)
 800ead0:	f240 727d 	movw	r2, #1917	; 0x77d
 800ead4:	4907      	ldr	r1, [pc, #28]	; (800eaf4 <lwip_netconn_do_getaddr+0x104>)
 800ead6:	4808      	ldr	r0, [pc, #32]	; (800eaf8 <lwip_netconn_do_getaddr+0x108>)
 800ead8:	f00c fd5c 	bl	801b594 <iprintf>
        break;
 800eadc:	e003      	b.n	800eae6 <lwip_netconn_do_getaddr+0xf6>
    }
  } else {
    msg->err = ERR_CONN;
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	22f5      	movs	r2, #245	; 0xf5
 800eae2:	711a      	strb	r2, [r3, #4]
  }
  TCPIP_APIMSG_ACK(msg);
}
 800eae4:	bf00      	nop
 800eae6:	bf00      	nop
 800eae8:	3710      	adds	r7, #16
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd80      	pop	{r7, pc}
 800eaee:	bf00      	nop
 800eaf0:	0801ce10 	.word	0x0801ce10
 800eaf4:	0801d350 	.word	0x0801d350
 800eaf8:	0801ce54 	.word	0x0801ce54

0800eafc <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b084      	sub	sp, #16
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	785b      	ldrb	r3, [r3, #1]
 800eb0e:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800eb10:	68fb      	ldr	r3, [r7, #12]
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	685b      	ldr	r3, [r3, #4]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d069      	beq.n	800ebee <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	681b      	ldr	r3, [r3, #0]
 800eb1e:	781b      	ldrb	r3, [r3, #0]
 800eb20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800eb24:	2b10      	cmp	r3, #16
 800eb26:	d162      	bne.n	800ebee <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800eb2c:	2b03      	cmp	r3, #3
 800eb2e:	d002      	beq.n	800eb36 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800eb30:	7afb      	ldrb	r3, [r7, #11]
 800eb32:	2b02      	cmp	r3, #2
 800eb34:	d05b      	beq.n	800ebee <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800eb36:	7afb      	ldrb	r3, [r7, #11]
 800eb38:	2b03      	cmp	r3, #3
 800eb3a:	d103      	bne.n	800eb44 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	22f5      	movs	r2, #245	; 0xf5
 800eb40:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800eb42:	e059      	b.n	800ebf8 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800eb44:	7afb      	ldrb	r3, [r7, #11]
 800eb46:	2b01      	cmp	r3, #1
 800eb48:	d103      	bne.n	800eb52 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
 800eb4c:	22fb      	movs	r2, #251	; 0xfb
 800eb4e:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800eb50:	e052      	b.n	800ebf8 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	7a1b      	ldrb	r3, [r3, #8]
 800eb56:	f003 0301 	and.w	r3, r3, #1
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d004      	beq.n	800eb68 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	4618      	mov	r0, r3
 800eb64:	f7ff fa3c 	bl	800dfe0 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	6a1b      	ldr	r3, [r3, #32]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d006      	beq.n	800eb80 <lwip_netconn_do_close+0x84>
 800eb72:	4b23      	ldr	r3, [pc, #140]	; (800ec00 <lwip_netconn_do_close+0x104>)
 800eb74:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800eb78:	4922      	ldr	r1, [pc, #136]	; (800ec04 <lwip_netconn_do_close+0x108>)
 800eb7a:	4823      	ldr	r0, [pc, #140]	; (800ec08 <lwip_netconn_do_close+0x10c>)
 800eb7c:	f00c fd0a 	bl	801b594 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	2204      	movs	r2, #4
 800eb86:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	681b      	ldr	r3, [r3, #0]
 800eb8c:	68fa      	ldr	r2, [r7, #12]
 800eb8e:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	2100      	movs	r1, #0
 800eb96:	4618      	mov	r0, r3
 800eb98:	f7ff faa0 	bl	800e0dc <lwip_netconn_do_close_internal>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d029      	beq.n	800ebf6 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	785b      	ldrb	r3, [r3, #1]
 800eba8:	2b04      	cmp	r3, #4
 800ebaa:	d006      	beq.n	800ebba <lwip_netconn_do_close+0xbe>
 800ebac:	4b14      	ldr	r3, [pc, #80]	; (800ec00 <lwip_netconn_do_close+0x104>)
 800ebae:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800ebb2:	4916      	ldr	r1, [pc, #88]	; (800ec0c <lwip_netconn_do_close+0x110>)
 800ebb4:	4814      	ldr	r0, [pc, #80]	; (800ec08 <lwip_netconn_do_close+0x10c>)
 800ebb6:	f00c fced 	bl	801b594 <iprintf>
        UNLOCK_TCPIP_CORE();
 800ebba:	4815      	ldr	r0, [pc, #84]	; (800ec10 <lwip_netconn_do_close+0x114>)
 800ebbc:	f00c fc55 	bl	801b46a <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	330c      	adds	r3, #12
 800ebc6:	2100      	movs	r1, #0
 800ebc8:	4618      	mov	r0, r3
 800ebca:	f00c fbb4 	bl	801b336 <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800ebce:	4810      	ldr	r0, [pc, #64]	; (800ec10 <lwip_netconn_do_close+0x114>)
 800ebd0:	f00c fc3c 	bl	801b44c <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	785b      	ldrb	r3, [r3, #1]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d00b      	beq.n	800ebf6 <lwip_netconn_do_close+0xfa>
 800ebde:	4b08      	ldr	r3, [pc, #32]	; (800ec00 <lwip_netconn_do_close+0x104>)
 800ebe0:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800ebe4:	4909      	ldr	r1, [pc, #36]	; (800ec0c <lwip_netconn_do_close+0x110>)
 800ebe6:	4808      	ldr	r0, [pc, #32]	; (800ec08 <lwip_netconn_do_close+0x10c>)
 800ebe8:	f00c fcd4 	bl	801b594 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800ebec:	e003      	b.n	800ebf6 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	22f5      	movs	r2, #245	; 0xf5
 800ebf2:	711a      	strb	r2, [r3, #4]
 800ebf4:	e000      	b.n	800ebf8 <lwip_netconn_do_close+0xfc>
      return;
 800ebf6:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ebf8:	3710      	adds	r7, #16
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bd80      	pop	{r7, pc}
 800ebfe:	bf00      	nop
 800ec00:	0801ce10 	.word	0x0801ce10
 800ec04:	0801d1b4 	.word	0x0801d1b4
 800ec08:	0801ce54 	.word	0x0801ce54
 800ec0c:	0801d1d0 	.word	0x0801d1d0
 800ec10:	2000d930 	.word	0x2000d930

0800ec14 <err_to_errno>:
  EIO            /* ERR_ARG        -16     Illegal argument.        */
};

int
err_to_errno(err_t err)
{
 800ec14:	b480      	push	{r7}
 800ec16:	b083      	sub	sp, #12
 800ec18:	af00      	add	r7, sp, #0
 800ec1a:	4603      	mov	r3, r0
 800ec1c:	71fb      	strb	r3, [r7, #7]
  if ((err > 0) || (-err >= (err_t)LWIP_ARRAYSIZE(err_to_errno_table))) {
 800ec1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec22:	2b00      	cmp	r3, #0
 800ec24:	dc04      	bgt.n	800ec30 <err_to_errno+0x1c>
 800ec26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec2a:	f113 0f10 	cmn.w	r3, #16
 800ec2e:	da01      	bge.n	800ec34 <err_to_errno+0x20>
    return EIO;
 800ec30:	2305      	movs	r3, #5
 800ec32:	e005      	b.n	800ec40 <err_to_errno+0x2c>
  }
  return err_to_errno_table[-err];
 800ec34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec38:	425b      	negs	r3, r3
 800ec3a:	4a04      	ldr	r2, [pc, #16]	; (800ec4c <err_to_errno+0x38>)
 800ec3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800ec40:	4618      	mov	r0, r3
 800ec42:	370c      	adds	r7, #12
 800ec44:	46bd      	mov	sp, r7
 800ec46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4a:	4770      	bx	lr
 800ec4c:	0802025c 	.word	0x0802025c

0800ec50 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	b082      	sub	sp, #8
 800ec54:	af00      	add	r7, sp, #0
 800ec56:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	d013      	beq.n	800ec86 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	681b      	ldr	r3, [r3, #0]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d00b      	beq.n	800ec7e <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f003 f8fc 	bl	8011e68 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	2200      	movs	r2, #0
 800ec74:	605a      	str	r2, [r3, #4]
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	685a      	ldr	r2, [r3, #4]
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 800ec7e:	6879      	ldr	r1, [r7, #4]
 800ec80:	2006      	movs	r0, #6
 800ec82:	f002 fa1b 	bl	80110bc <memp_free>
  }
}
 800ec86:	bf00      	nop
 800ec88:	3708      	adds	r7, #8
 800ec8a:	46bd      	mov	sp, r7
 800ec8c:	bd80      	pop	{r7, pc}
	...

0800ec90 <tryget_socket_unconn_nouse>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn_nouse(int fd)
{
 800ec90:	b480      	push	{r7}
 800ec92:	b085      	sub	sp, #20
 800ec94:	af00      	add	r7, sp, #0
 800ec96:	6078      	str	r0, [r7, #4]
  int s = fd - LWIP_SOCKET_OFFSET;
 800ec98:	687b      	ldr	r3, [r7, #4]
 800ec9a:	60fb      	str	r3, [r7, #12]
  if ((s < 0) || (s >= NUM_SOCKETS)) {
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	db02      	blt.n	800eca8 <tryget_socket_unconn_nouse+0x18>
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	2b03      	cmp	r3, #3
 800eca6:	dd01      	ble.n	800ecac <tryget_socket_unconn_nouse+0x1c>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("tryget_socket_unconn(%d): invalid\n", fd));
    return NULL;
 800eca8:	2300      	movs	r3, #0
 800ecaa:	e003      	b.n	800ecb4 <tryget_socket_unconn_nouse+0x24>
  }
  return &sockets[s];
 800ecac:	68fb      	ldr	r3, [r7, #12]
 800ecae:	011b      	lsls	r3, r3, #4
 800ecb0:	4a03      	ldr	r2, [pc, #12]	; (800ecc0 <tryget_socket_unconn_nouse+0x30>)
 800ecb2:	4413      	add	r3, r2
}
 800ecb4:	4618      	mov	r0, r3
 800ecb6:	3714      	adds	r7, #20
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecbe:	4770      	bx	lr
 800ecc0:	2000d8e0 	.word	0x2000d8e0

0800ecc4 <tryget_socket_unconn>:
}

/* Translate a socket 'int' into a pointer (only fails if the index is invalid) */
static struct lwip_sock *
tryget_socket_unconn(int fd)
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b084      	sub	sp, #16
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 800eccc:	6878      	ldr	r0, [r7, #4]
 800ecce:	f7ff ffdf 	bl	800ec90 <tryget_socket_unconn_nouse>
 800ecd2:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used(ret)) {
      return NULL;
    }
  }
  return ret;
 800ecd4:	68fb      	ldr	r3, [r7, #12]
}
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	3710      	adds	r7, #16
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	bd80      	pop	{r7, pc}

0800ecde <tryget_socket_unconn_locked>:

/* Like tryget_socket_unconn(), but called under SYS_ARCH_PROTECT lock. */
static struct lwip_sock *
tryget_socket_unconn_locked(int fd)
{
 800ecde:	b580      	push	{r7, lr}
 800ece0:	b084      	sub	sp, #16
 800ece2:	af00      	add	r7, sp, #0
 800ece4:	6078      	str	r0, [r7, #4]
  struct lwip_sock *ret = tryget_socket_unconn_nouse(fd);
 800ece6:	6878      	ldr	r0, [r7, #4]
 800ece8:	f7ff ffd2 	bl	800ec90 <tryget_socket_unconn_nouse>
 800ecec:	60f8      	str	r0, [r7, #12]
  if (ret != NULL) {
    if (!sock_inc_used_locked(ret)) {
      return NULL;
    }
  }
  return ret;
 800ecee:	68fb      	ldr	r3, [r7, #12]
}
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	3710      	adds	r7, #16
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	bd80      	pop	{r7, pc}

0800ecf8 <tryget_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
tryget_socket(int fd)
{
 800ecf8:	b580      	push	{r7, lr}
 800ecfa:	b084      	sub	sp, #16
 800ecfc:	af00      	add	r7, sp, #0
 800ecfe:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket_unconn(fd);
 800ed00:	6878      	ldr	r0, [r7, #4]
 800ed02:	f7ff ffdf 	bl	800ecc4 <tryget_socket_unconn>
 800ed06:	60f8      	str	r0, [r7, #12]
  if (sock != NULL) {
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	2b00      	cmp	r3, #0
 800ed0c:	d005      	beq.n	800ed1a <tryget_socket+0x22>
    if (sock->conn) {
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d001      	beq.n	800ed1a <tryget_socket+0x22>
      return sock;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	e000      	b.n	800ed1c <tryget_socket+0x24>
    }
    done_socket(sock);
  }
  return NULL;
 800ed1a:	2300      	movs	r3, #0
}
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	3710      	adds	r7, #16
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bd80      	pop	{r7, pc}

0800ed24 <get_socket>:
 * @param fd externally used socket index
 * @return struct lwip_sock for the socket or NULL if not found
 */
static struct lwip_sock *
get_socket(int fd)
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b084      	sub	sp, #16
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]
  struct lwip_sock *sock = tryget_socket(fd);
 800ed2c:	6878      	ldr	r0, [r7, #4]
 800ed2e:	f7ff ffe3 	bl	800ecf8 <tryget_socket>
 800ed32:	60f8      	str	r0, [r7, #12]
  if (!sock) {
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d104      	bne.n	800ed44 <get_socket+0x20>
    if ((fd < LWIP_SOCKET_OFFSET) || (fd >= (LWIP_SOCKET_OFFSET + NUM_SOCKETS))) {
      LWIP_DEBUGF(SOCKETS_DEBUG, ("get_socket(%d): invalid\n", fd));
    }
    set_errno(EBADF);
 800ed3a:	4b05      	ldr	r3, [pc, #20]	; (800ed50 <get_socket+0x2c>)
 800ed3c:	2209      	movs	r2, #9
 800ed3e:	601a      	str	r2, [r3, #0]
    return NULL;
 800ed40:	2300      	movs	r3, #0
 800ed42:	e000      	b.n	800ed46 <get_socket+0x22>
  }
  return sock;
 800ed44:	68fb      	ldr	r3, [r7, #12]
}
 800ed46:	4618      	mov	r0, r3
 800ed48:	3710      	adds	r7, #16
 800ed4a:	46bd      	mov	sp, r7
 800ed4c:	bd80      	pop	{r7, pc}
 800ed4e:	bf00      	nop
 800ed50:	200111e4 	.word	0x200111e4

0800ed54 <alloc_socket>:
 *                 0 if socket has been created by socket()
 * @return the index of the new socket; -1 on error
 */
static int
alloc_socket(struct netconn *newconn, int accepted)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
 800ed5c:	6039      	str	r1, [r7, #0]
  int i;
  SYS_ARCH_DECL_PROTECT(lev);
  LWIP_UNUSED_ARG(accepted);

  /* allocate a new socket identifier */
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800ed5e:	2300      	movs	r3, #0
 800ed60:	60fb      	str	r3, [r7, #12]
 800ed62:	e052      	b.n	800ee0a <alloc_socket+0xb6>
    /* Protect socket array */
    SYS_ARCH_PROTECT(lev);
 800ed64:	f00c fbae 	bl	801b4c4 <sys_arch_protect>
 800ed68:	60b8      	str	r0, [r7, #8]
    if (!sockets[i].conn) {
 800ed6a:	4a2c      	ldr	r2, [pc, #176]	; (800ee1c <alloc_socket+0xc8>)
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	011b      	lsls	r3, r3, #4
 800ed70:	4413      	add	r3, r2
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d142      	bne.n	800edfe <alloc_socket+0xaa>
        continue;
      }
      sockets[i].fd_used    = 1;
      sockets[i].fd_free_pending = 0;
#endif
      sockets[i].conn       = newconn;
 800ed78:	4a28      	ldr	r2, [pc, #160]	; (800ee1c <alloc_socket+0xc8>)
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	011b      	lsls	r3, r3, #4
 800ed7e:	4413      	add	r3, r2
 800ed80:	687a      	ldr	r2, [r7, #4]
 800ed82:	601a      	str	r2, [r3, #0]
      /* The socket is not yet known to anyone, so no need to protect
         after having marked it as used. */
      SYS_ARCH_UNPROTECT(lev);
 800ed84:	68b8      	ldr	r0, [r7, #8]
 800ed86:	f00c fbab 	bl	801b4e0 <sys_arch_unprotect>
      sockets[i].lastdata.pbuf = NULL;
 800ed8a:	4a24      	ldr	r2, [pc, #144]	; (800ee1c <alloc_socket+0xc8>)
 800ed8c:	68fb      	ldr	r3, [r7, #12]
 800ed8e:	011b      	lsls	r3, r3, #4
 800ed90:	4413      	add	r3, r2
 800ed92:	3304      	adds	r3, #4
 800ed94:	2200      	movs	r2, #0
 800ed96:	601a      	str	r2, [r3, #0]
#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
      LWIP_ASSERT("sockets[i].select_waiting == 0", sockets[i].select_waiting == 0);
 800ed98:	4a20      	ldr	r2, [pc, #128]	; (800ee1c <alloc_socket+0xc8>)
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	011b      	lsls	r3, r3, #4
 800ed9e:	4413      	add	r3, r2
 800eda0:	330e      	adds	r3, #14
 800eda2:	781b      	ldrb	r3, [r3, #0]
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d006      	beq.n	800edb6 <alloc_socket+0x62>
 800eda8:	4b1d      	ldr	r3, [pc, #116]	; (800ee20 <alloc_socket+0xcc>)
 800edaa:	f240 220e 	movw	r2, #526	; 0x20e
 800edae:	491d      	ldr	r1, [pc, #116]	; (800ee24 <alloc_socket+0xd0>)
 800edb0:	481d      	ldr	r0, [pc, #116]	; (800ee28 <alloc_socket+0xd4>)
 800edb2:	f00c fbef 	bl	801b594 <iprintf>
      sockets[i].rcvevent   = 0;
 800edb6:	4a19      	ldr	r2, [pc, #100]	; (800ee1c <alloc_socket+0xc8>)
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	011b      	lsls	r3, r3, #4
 800edbc:	4413      	add	r3, r2
 800edbe:	3308      	adds	r3, #8
 800edc0:	2200      	movs	r2, #0
 800edc2:	801a      	strh	r2, [r3, #0]
      /* TCP sendbuf is empty, but the socket is not yet writable until connected
       * (unless it has been created by accept()). */
      sockets[i].sendevent  = (NETCONNTYPE_GROUP(newconn->type) == NETCONN_TCP ? (accepted != 0) : 1);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	781b      	ldrb	r3, [r3, #0]
 800edc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800edcc:	2b10      	cmp	r3, #16
 800edce:	d102      	bne.n	800edd6 <alloc_socket+0x82>
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d001      	beq.n	800edda <alloc_socket+0x86>
 800edd6:	2301      	movs	r3, #1
 800edd8:	e000      	b.n	800eddc <alloc_socket+0x88>
 800edda:	2300      	movs	r3, #0
 800eddc:	b299      	uxth	r1, r3
 800edde:	4a0f      	ldr	r2, [pc, #60]	; (800ee1c <alloc_socket+0xc8>)
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	011b      	lsls	r3, r3, #4
 800ede4:	4413      	add	r3, r2
 800ede6:	330a      	adds	r3, #10
 800ede8:	460a      	mov	r2, r1
 800edea:	801a      	strh	r2, [r3, #0]
      sockets[i].errevent   = 0;
 800edec:	4a0b      	ldr	r2, [pc, #44]	; (800ee1c <alloc_socket+0xc8>)
 800edee:	68fb      	ldr	r3, [r7, #12]
 800edf0:	011b      	lsls	r3, r3, #4
 800edf2:	4413      	add	r3, r2
 800edf4:	330c      	adds	r3, #12
 800edf6:	2200      	movs	r2, #0
 800edf8:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL */
      return i + LWIP_SOCKET_OFFSET;
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	e00a      	b.n	800ee14 <alloc_socket+0xc0>
    }
    SYS_ARCH_UNPROTECT(lev);
 800edfe:	68b8      	ldr	r0, [r7, #8]
 800ee00:	f00c fb6e 	bl	801b4e0 <sys_arch_unprotect>
  for (i = 0; i < NUM_SOCKETS; ++i) {
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	3301      	adds	r3, #1
 800ee08:	60fb      	str	r3, [r7, #12]
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	2b03      	cmp	r3, #3
 800ee0e:	dda9      	ble.n	800ed64 <alloc_socket+0x10>
  }
  return -1;
 800ee10:	f04f 33ff 	mov.w	r3, #4294967295
}
 800ee14:	4618      	mov	r0, r3
 800ee16:	3710      	adds	r7, #16
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	bd80      	pop	{r7, pc}
 800ee1c:	2000d8e0 	.word	0x2000d8e0
 800ee20:	0801d368 	.word	0x0801d368
 800ee24:	0801d39c 	.word	0x0801d39c
 800ee28:	0801d3bc 	.word	0x0801d3bc

0800ee2c <lwip_bind>:
  return newsock;
}

int
lwip_bind(int s, const struct sockaddr *name, socklen_t namelen)
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b08a      	sub	sp, #40	; 0x28
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	60f8      	str	r0, [r7, #12]
 800ee34:	60b9      	str	r1, [r7, #8]
 800ee36:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock;
  ip_addr_t local_addr;
  u16_t local_port;
  err_t err;

  sock = get_socket(s);
 800ee38:	68f8      	ldr	r0, [r7, #12]
 800ee3a:	f7ff ff73 	bl	800ed24 <get_socket>
 800ee3e:	6278      	str	r0, [r7, #36]	; 0x24
  if (!sock) {
 800ee40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d102      	bne.n	800ee4c <lwip_bind+0x20>
    return -1;
 800ee46:	f04f 33ff 	mov.w	r3, #4294967295
 800ee4a:	e051      	b.n	800eef0 <lwip_bind+0xc4>
    done_socket(sock);
    return -1;
  }

  /* check size, family and alignment of 'name' */
  LWIP_ERROR("lwip_bind: invalid address", (IS_SOCK_ADDR_LEN_VALID(namelen) &&
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2b10      	cmp	r3, #16
 800ee50:	d108      	bne.n	800ee64 <lwip_bind+0x38>
 800ee52:	68bb      	ldr	r3, [r7, #8]
 800ee54:	785b      	ldrb	r3, [r3, #1]
 800ee56:	2b02      	cmp	r3, #2
 800ee58:	d104      	bne.n	800ee64 <lwip_bind+0x38>
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	f003 0303 	and.w	r3, r3, #3
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d014      	beq.n	800ee8e <lwip_bind+0x62>
 800ee64:	4b24      	ldr	r3, [pc, #144]	; (800eef8 <lwip_bind+0xcc>)
 800ee66:	f240 22e2 	movw	r2, #738	; 0x2e2
 800ee6a:	4924      	ldr	r1, [pc, #144]	; (800eefc <lwip_bind+0xd0>)
 800ee6c:	4824      	ldr	r0, [pc, #144]	; (800ef00 <lwip_bind+0xd4>)
 800ee6e:	f00c fb91 	bl	801b594 <iprintf>
 800ee72:	f06f 000f 	mvn.w	r0, #15
 800ee76:	f7ff fecd 	bl	800ec14 <err_to_errno>
 800ee7a:	6178      	str	r0, [r7, #20]
 800ee7c:	697b      	ldr	r3, [r7, #20]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d002      	beq.n	800ee88 <lwip_bind+0x5c>
 800ee82:	4a20      	ldr	r2, [pc, #128]	; (800ef04 <lwip_bind+0xd8>)
 800ee84:	697b      	ldr	r3, [r7, #20]
 800ee86:	6013      	str	r3, [r2, #0]
 800ee88:	f04f 33ff 	mov.w	r3, #4294967295
 800ee8c:	e030      	b.n	800eef0 <lwip_bind+0xc4>
             IS_SOCK_ADDR_TYPE_VALID(name) && IS_SOCK_ADDR_ALIGNED(name)),
             sock_set_errno(sock, err_to_errno(ERR_ARG)); done_socket(sock); return -1;);
  LWIP_UNUSED_ARG(namelen);

  SOCKADDR_TO_IPADDR_PORT(name, &local_addr, local_port);
 800ee8e:	68bb      	ldr	r3, [r7, #8]
 800ee90:	685b      	ldr	r3, [r3, #4]
 800ee92:	613b      	str	r3, [r7, #16]
 800ee94:	68bb      	ldr	r3, [r7, #8]
 800ee96:	885b      	ldrh	r3, [r3, #2]
 800ee98:	4618      	mov	r0, r3
 800ee9a:	f001 fbc1 	bl	8010620 <lwip_htons>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	847b      	strh	r3, [r7, #34]	; 0x22
    unmap_ipv4_mapped_ipv6(ip_2_ip4(&local_addr), ip_2_ip6(&local_addr));
    IP_SET_TYPE_VAL(local_addr, IPADDR_TYPE_V4);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  err = netconn_bind(sock->conn, &local_addr, local_port);
 800eea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800eea8:	f107 0110 	add.w	r1, r7, #16
 800eeac:	4618      	mov	r0, r3
 800eeae:	f7fe f9af 	bl	800d210 <netconn_bind>
 800eeb2:	4603      	mov	r3, r0
 800eeb4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

  if (err != ERR_OK) {
 800eeb8:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d00e      	beq.n	800eede <lwip_bind+0xb2>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) failed, err=%d\n", s, err));
    sock_set_errno(sock, err_to_errno(err));
 800eec0:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800eec4:	4618      	mov	r0, r3
 800eec6:	f7ff fea5 	bl	800ec14 <err_to_errno>
 800eeca:	61b8      	str	r0, [r7, #24]
 800eecc:	69bb      	ldr	r3, [r7, #24]
 800eece:	2b00      	cmp	r3, #0
 800eed0:	d002      	beq.n	800eed8 <lwip_bind+0xac>
 800eed2:	4a0c      	ldr	r2, [pc, #48]	; (800ef04 <lwip_bind+0xd8>)
 800eed4:	69bb      	ldr	r3, [r7, #24]
 800eed6:	6013      	str	r3, [r2, #0]
    done_socket(sock);
    return -1;
 800eed8:	f04f 33ff 	mov.w	r3, #4294967295
 800eedc:	e008      	b.n	800eef0 <lwip_bind+0xc4>
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_bind(%d) succeeded\n", s));
  sock_set_errno(sock, 0);
 800eede:	2300      	movs	r3, #0
 800eee0:	61fb      	str	r3, [r7, #28]
 800eee2:	69fb      	ldr	r3, [r7, #28]
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d002      	beq.n	800eeee <lwip_bind+0xc2>
 800eee8:	4a06      	ldr	r2, [pc, #24]	; (800ef04 <lwip_bind+0xd8>)
 800eeea:	69fb      	ldr	r3, [r7, #28]
 800eeec:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return 0;
 800eeee:	2300      	movs	r3, #0
}
 800eef0:	4618      	mov	r0, r3
 800eef2:	3728      	adds	r7, #40	; 0x28
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}
 800eef8:	0801d368 	.word	0x0801d368
 800eefc:	0801d40c 	.word	0x0801d40c
 800ef00:	0801d3bc 	.word	0x0801d3bc
 800ef04:	200111e4 	.word	0x200111e4

0800ef08 <lwip_recv_tcp>:
 * until "len" bytes are received or we're otherwise done.
 * Keeps sock->lastdata for peeking or partly copying.
 */
static ssize_t
lwip_recv_tcp(struct lwip_sock *sock, void *mem, size_t len, int flags)
{
 800ef08:	b580      	push	{r7, lr}
 800ef0a:	b08c      	sub	sp, #48	; 0x30
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	60f8      	str	r0, [r7, #12]
 800ef10:	60b9      	str	r1, [r7, #8]
 800ef12:	607a      	str	r2, [r7, #4]
 800ef14:	603b      	str	r3, [r7, #0]
  u8_t apiflags = NETCONN_NOAUTORCVD;
 800ef16:	2308      	movs	r3, #8
 800ef18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  ssize_t recvd = 0;
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	62bb      	str	r3, [r7, #40]	; 0x28
  ssize_t recv_left = (len <= SSIZE_MAX) ? (ssize_t)len : SSIZE_MAX;
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	db01      	blt.n	800ef2a <lwip_recv_tcp+0x22>
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	e001      	b.n	800ef2e <lwip_recv_tcp+0x26>
 800ef2a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800ef2e:	627b      	str	r3, [r7, #36]	; 0x24

  LWIP_ASSERT("no socket given", sock != NULL);
 800ef30:	68fb      	ldr	r3, [r7, #12]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d106      	bne.n	800ef44 <lwip_recv_tcp+0x3c>
 800ef36:	4b74      	ldr	r3, [pc, #464]	; (800f108 <lwip_recv_tcp+0x200>)
 800ef38:	f240 329e 	movw	r2, #926	; 0x39e
 800ef3c:	4973      	ldr	r1, [pc, #460]	; (800f10c <lwip_recv_tcp+0x204>)
 800ef3e:	4874      	ldr	r0, [pc, #464]	; (800f110 <lwip_recv_tcp+0x208>)
 800ef40:	f00c fb28 	bl	801b594 <iprintf>
  LWIP_ASSERT("this should be checked internally", NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP);
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	681b      	ldr	r3, [r3, #0]
 800ef48:	781b      	ldrb	r3, [r3, #0]
 800ef4a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ef4e:	2b10      	cmp	r3, #16
 800ef50:	d006      	beq.n	800ef60 <lwip_recv_tcp+0x58>
 800ef52:	4b6d      	ldr	r3, [pc, #436]	; (800f108 <lwip_recv_tcp+0x200>)
 800ef54:	f240 329f 	movw	r2, #927	; 0x39f
 800ef58:	496e      	ldr	r1, [pc, #440]	; (800f114 <lwip_recv_tcp+0x20c>)
 800ef5a:	486d      	ldr	r0, [pc, #436]	; (800f110 <lwip_recv_tcp+0x208>)
 800ef5c:	f00c fb1a 	bl	801b594 <iprintf>

  if (flags & MSG_DONTWAIT) {
 800ef60:	683b      	ldr	r3, [r7, #0]
 800ef62:	f003 0308 	and.w	r3, r3, #8
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d005      	beq.n	800ef76 <lwip_recv_tcp+0x6e>
    apiflags |= NETCONN_DONTBLOCK;
 800ef6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ef6e:	f043 0304 	orr.w	r3, r3, #4
 800ef72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    err_t err;
    u16_t copylen;

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: top while sock->lastdata=%p\n", (void *)sock->lastdata.pbuf));
    /* Check if there is data left from the last recv operation. */
    if (sock->lastdata.pbuf) {
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	685b      	ldr	r3, [r3, #4]
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d003      	beq.n	800ef86 <lwip_recv_tcp+0x7e>
      p = sock->lastdata.pbuf;
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	685b      	ldr	r3, [r3, #4]
 800ef82:	617b      	str	r3, [r7, #20]
 800ef84:	e036      	b.n	800eff4 <lwip_recv_tcp+0xec>
    } else {
      /* No data was left from the previous operation, so we try to get
         some from the network. */
      err = netconn_recv_tcp_pbuf_flags(sock->conn, &p, apiflags);
 800ef86:	68fb      	ldr	r3, [r7, #12]
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800ef8e:	f107 0114 	add.w	r1, r7, #20
 800ef92:	4618      	mov	r0, r3
 800ef94:	f7fe fb1e 	bl	800d5d4 <netconn_recv_tcp_pbuf_flags>
 800ef98:	4603      	mov	r3, r0
 800ef9a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: netconn_recv err=%d, pbuf=%p\n",
                                  err, (void *)p));

      if (err != ERR_OK) {
 800ef9e:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d019      	beq.n	800efda <lwip_recv_tcp+0xd2>
        if (recvd > 0) {
 800efa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	f300 808d 	bgt.w	800f0c8 <lwip_recv_tcp+0x1c0>
          goto lwip_recv_tcp_done;
        }
        /* We should really do some error checking here. */
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: p == NULL, error is \"%s\"!\n",
                                    lwip_strerr(err)));
        sock_set_errno(sock, err_to_errno(err));
 800efae:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800efb2:	4618      	mov	r0, r3
 800efb4:	f7ff fe2e 	bl	800ec14 <err_to_errno>
 800efb8:	61f8      	str	r0, [r7, #28]
 800efba:	69fb      	ldr	r3, [r7, #28]
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d002      	beq.n	800efc6 <lwip_recv_tcp+0xbe>
 800efc0:	4a55      	ldr	r2, [pc, #340]	; (800f118 <lwip_recv_tcp+0x210>)
 800efc2:	69fb      	ldr	r3, [r7, #28]
 800efc4:	6013      	str	r3, [r2, #0]
        if (err == ERR_CLSD) {
 800efc6:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 800efca:	f113 0f0f 	cmn.w	r3, #15
 800efce:	d101      	bne.n	800efd4 <lwip_recv_tcp+0xcc>
          return 0;
 800efd0:	2300      	movs	r3, #0
 800efd2:	e094      	b.n	800f0fe <lwip_recv_tcp+0x1f6>
        } else {
          return -1;
 800efd4:	f04f 33ff 	mov.w	r3, #4294967295
 800efd8:	e091      	b.n	800f0fe <lwip_recv_tcp+0x1f6>
        }
      }
      LWIP_ASSERT("p != NULL", p != NULL);
 800efda:	697b      	ldr	r3, [r7, #20]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d106      	bne.n	800efee <lwip_recv_tcp+0xe6>
 800efe0:	4b49      	ldr	r3, [pc, #292]	; (800f108 <lwip_recv_tcp+0x200>)
 800efe2:	f240 32c5 	movw	r2, #965	; 0x3c5
 800efe6:	494d      	ldr	r1, [pc, #308]	; (800f11c <lwip_recv_tcp+0x214>)
 800efe8:	4849      	ldr	r0, [pc, #292]	; (800f110 <lwip_recv_tcp+0x208>)
 800efea:	f00c fad3 	bl	801b594 <iprintf>
      sock->lastdata.pbuf = p;
 800efee:	697a      	ldr	r2, [r7, #20]
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	605a      	str	r2, [r3, #4]
    }

    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: buflen=%"U16_F" recv_left=%d off=%d\n",
                                p->tot_len, (int)recv_left, (int)recvd));

    if (recv_left > p->tot_len) {
 800eff4:	697b      	ldr	r3, [r7, #20]
 800eff6:	891b      	ldrh	r3, [r3, #8]
 800eff8:	461a      	mov	r2, r3
 800effa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800effc:	4293      	cmp	r3, r2
 800effe:	dd03      	ble.n	800f008 <lwip_recv_tcp+0x100>
      copylen = p->tot_len;
 800f000:	697b      	ldr	r3, [r7, #20]
 800f002:	891b      	ldrh	r3, [r3, #8]
 800f004:	847b      	strh	r3, [r7, #34]	; 0x22
 800f006:	e001      	b.n	800f00c <lwip_recv_tcp+0x104>
    } else {
      copylen = (u16_t)recv_left;
 800f008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f00a:	847b      	strh	r3, [r7, #34]	; 0x22
    }
    if (recvd + copylen < recvd) {
 800f00c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f00e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f010:	4413      	add	r3, r2
 800f012:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f014:	429a      	cmp	r2, r3
 800f016:	dd03      	ble.n	800f020 <lwip_recv_tcp+0x118>
      /* overflow */
      copylen = (u16_t)(SSIZE_MAX - recvd);
 800f018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f01a:	b29b      	uxth	r3, r3
 800f01c:	43db      	mvns	r3, r3
 800f01e:	847b      	strh	r3, [r7, #34]	; 0x22
    }

    /* copy the contents of the received buffer into
    the supplied memory pointer mem */
    pbuf_copy_partial(p, (u8_t *)mem + recvd, copylen, 0);
 800f020:	6978      	ldr	r0, [r7, #20]
 800f022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f024:	68ba      	ldr	r2, [r7, #8]
 800f026:	18d1      	adds	r1, r2, r3
 800f028:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f02a:	2300      	movs	r3, #0
 800f02c:	f003 f912 	bl	8012254 <pbuf_copy_partial>

    recvd += copylen;
 800f030:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f032:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f034:	4413      	add	r3, r2
 800f036:	62bb      	str	r3, [r7, #40]	; 0x28

    /* TCP combines multiple pbufs for one recv */
    LWIP_ASSERT("invalid copylen, len would underflow", recv_left >= copylen);
 800f038:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f03a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f03c:	429a      	cmp	r2, r3
 800f03e:	da06      	bge.n	800f04e <lwip_recv_tcp+0x146>
 800f040:	4b31      	ldr	r3, [pc, #196]	; (800f108 <lwip_recv_tcp+0x200>)
 800f042:	f240 32dd 	movw	r2, #989	; 0x3dd
 800f046:	4936      	ldr	r1, [pc, #216]	; (800f120 <lwip_recv_tcp+0x218>)
 800f048:	4831      	ldr	r0, [pc, #196]	; (800f110 <lwip_recv_tcp+0x208>)
 800f04a:	f00c faa3 	bl	801b594 <iprintf>
    recv_left -= copylen;
 800f04e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f052:	1ad3      	subs	r3, r2, r3
 800f054:	627b      	str	r3, [r7, #36]	; 0x24

    /* Unless we peek the incoming message... */
    if ((flags & MSG_PEEK) == 0) {
 800f056:	683b      	ldr	r3, [r7, #0]
 800f058:	f003 0301 	and.w	r3, r3, #1
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d123      	bne.n	800f0a8 <lwip_recv_tcp+0x1a0>
      /* ... check if there is data left in the pbuf */
      LWIP_ASSERT("invalid copylen", p->tot_len >= copylen);
 800f060:	697b      	ldr	r3, [r7, #20]
 800f062:	891b      	ldrh	r3, [r3, #8]
 800f064:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f066:	429a      	cmp	r2, r3
 800f068:	d906      	bls.n	800f078 <lwip_recv_tcp+0x170>
 800f06a:	4b27      	ldr	r3, [pc, #156]	; (800f108 <lwip_recv_tcp+0x200>)
 800f06c:	f240 32e3 	movw	r2, #995	; 0x3e3
 800f070:	492c      	ldr	r1, [pc, #176]	; (800f124 <lwip_recv_tcp+0x21c>)
 800f072:	4827      	ldr	r0, [pc, #156]	; (800f110 <lwip_recv_tcp+0x208>)
 800f074:	f00c fa8e 	bl	801b594 <iprintf>
      if (p->tot_len - copylen > 0) {
 800f078:	697b      	ldr	r3, [r7, #20]
 800f07a:	891b      	ldrh	r3, [r3, #8]
 800f07c:	461a      	mov	r2, r3
 800f07e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f080:	1ad3      	subs	r3, r2, r3
 800f082:	2b00      	cmp	r3, #0
 800f084:	dd09      	ble.n	800f09a <lwip_recv_tcp+0x192>
        /* If so, it should be saved in the sock structure for the next recv call.
           We store the pbuf but hide/free the consumed data: */
        sock->lastdata.pbuf = pbuf_free_header(p, copylen);
 800f086:	697b      	ldr	r3, [r7, #20]
 800f088:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f08a:	4611      	mov	r1, r2
 800f08c:	4618      	mov	r0, r3
 800f08e:	f002 feb8 	bl	8011e02 <pbuf_free_header>
 800f092:	4602      	mov	r2, r0
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	605a      	str	r2, [r3, #4]
 800f098:	e006      	b.n	800f0a8 <lwip_recv_tcp+0x1a0>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: lastdata now pbuf=%p\n", (void *)sock->lastdata.pbuf));
      } else {
        sock->lastdata.pbuf = NULL;
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	2200      	movs	r2, #0
 800f09e:	605a      	str	r2, [r3, #4]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recv_tcp: deleting pbuf=%p\n", (void *)p));
        pbuf_free(p);
 800f0a0:	697b      	ldr	r3, [r7, #20]
 800f0a2:	4618      	mov	r0, r3
 800f0a4:	f002 fee0 	bl	8011e68 <pbuf_free>
      }
    }
    /* once we have some data to return, only add more if we don't need to wait */
    apiflags |= NETCONN_DONTBLOCK | NETCONN_NOFIN;
 800f0a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800f0ac:	f043 0314 	orr.w	r3, r3, #20
 800f0b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    /* @todo: do we need to support peeking more than one pbuf? */
  } while ((recv_left > 0) && !(flags & MSG_PEEK));
 800f0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	dd08      	ble.n	800f0cc <lwip_recv_tcp+0x1c4>
 800f0ba:	683b      	ldr	r3, [r7, #0]
 800f0bc:	f003 0301 	and.w	r3, r3, #1
 800f0c0:	2b00      	cmp	r3, #0
 800f0c2:	f43f af58 	beq.w	800ef76 <lwip_recv_tcp+0x6e>
lwip_recv_tcp_done:
 800f0c6:	e001      	b.n	800f0cc <lwip_recv_tcp+0x1c4>
          goto lwip_recv_tcp_done;
 800f0c8:	bf00      	nop
 800f0ca:	e000      	b.n	800f0ce <lwip_recv_tcp+0x1c6>
lwip_recv_tcp_done:
 800f0cc:	bf00      	nop
  if ((recvd > 0) && !(flags & MSG_PEEK)) {
 800f0ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	dd0b      	ble.n	800f0ec <lwip_recv_tcp+0x1e4>
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	f003 0301 	and.w	r3, r3, #1
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d106      	bne.n	800f0ec <lwip_recv_tcp+0x1e4>
    /* ensure window update after copying all data */
    netconn_tcp_recvd(sock->conn, (size_t)recvd);
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	681b      	ldr	r3, [r3, #0]
 800f0e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f0e4:	4611      	mov	r1, r2
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	f7fe f9c2 	bl	800d470 <netconn_tcp_recvd>
  }
  sock_set_errno(sock, 0);
 800f0ec:	2300      	movs	r3, #0
 800f0ee:	61bb      	str	r3, [r7, #24]
 800f0f0:	69bb      	ldr	r3, [r7, #24]
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d002      	beq.n	800f0fc <lwip_recv_tcp+0x1f4>
 800f0f6:	4a08      	ldr	r2, [pc, #32]	; (800f118 <lwip_recv_tcp+0x210>)
 800f0f8:	69bb      	ldr	r3, [r7, #24]
 800f0fa:	6013      	str	r3, [r2, #0]
  return recvd;
 800f0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800f0fe:	4618      	mov	r0, r3
 800f100:	3730      	adds	r7, #48	; 0x30
 800f102:	46bd      	mov	sp, r7
 800f104:	bd80      	pop	{r7, pc}
 800f106:	bf00      	nop
 800f108:	0801d368 	.word	0x0801d368
 800f10c:	0801d460 	.word	0x0801d460
 800f110:	0801d3bc 	.word	0x0801d3bc
 800f114:	0801d470 	.word	0x0801d470
 800f118:	200111e4 	.word	0x200111e4
 800f11c:	0801d494 	.word	0x0801d494
 800f120:	0801d4a0 	.word	0x0801d4a0
 800f124:	0801d4c8 	.word	0x0801d4c8

0800f128 <lwip_sock_make_addr>:

/* Convert a netbuf's address data to struct sockaddr */
static int
lwip_sock_make_addr(struct netconn *conn, ip_addr_t *fromaddr, u16_t port,
                    struct sockaddr *from, socklen_t *fromlen)
{
 800f128:	b590      	push	{r4, r7, lr}
 800f12a:	b08b      	sub	sp, #44	; 0x2c
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	60f8      	str	r0, [r7, #12]
 800f130:	60b9      	str	r1, [r7, #8]
 800f132:	603b      	str	r3, [r7, #0]
 800f134:	4613      	mov	r3, r2
 800f136:	80fb      	strh	r3, [r7, #6]
  int truncated = 0;
 800f138:	2300      	movs	r3, #0
 800f13a:	627b      	str	r3, [r7, #36]	; 0x24
  union sockaddr_aligned saddr;

  LWIP_UNUSED_ARG(conn);

  LWIP_ASSERT("fromaddr != NULL", fromaddr != NULL);
 800f13c:	68bb      	ldr	r3, [r7, #8]
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d106      	bne.n	800f150 <lwip_sock_make_addr+0x28>
 800f142:	4b2b      	ldr	r3, [pc, #172]	; (800f1f0 <lwip_sock_make_addr+0xc8>)
 800f144:	f240 4207 	movw	r2, #1031	; 0x407
 800f148:	492a      	ldr	r1, [pc, #168]	; (800f1f4 <lwip_sock_make_addr+0xcc>)
 800f14a:	482b      	ldr	r0, [pc, #172]	; (800f1f8 <lwip_sock_make_addr+0xd0>)
 800f14c:	f00c fa22 	bl	801b594 <iprintf>
  LWIP_ASSERT("from != NULL", from != NULL);
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	2b00      	cmp	r3, #0
 800f154:	d106      	bne.n	800f164 <lwip_sock_make_addr+0x3c>
 800f156:	4b26      	ldr	r3, [pc, #152]	; (800f1f0 <lwip_sock_make_addr+0xc8>)
 800f158:	f44f 6281 	mov.w	r2, #1032	; 0x408
 800f15c:	4927      	ldr	r1, [pc, #156]	; (800f1fc <lwip_sock_make_addr+0xd4>)
 800f15e:	4826      	ldr	r0, [pc, #152]	; (800f1f8 <lwip_sock_make_addr+0xd0>)
 800f160:	f00c fa18 	bl	801b594 <iprintf>
  LWIP_ASSERT("fromlen != NULL", fromlen != NULL);
 800f164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f166:	2b00      	cmp	r3, #0
 800f168:	d106      	bne.n	800f178 <lwip_sock_make_addr+0x50>
 800f16a:	4b21      	ldr	r3, [pc, #132]	; (800f1f0 <lwip_sock_make_addr+0xc8>)
 800f16c:	f240 4209 	movw	r2, #1033	; 0x409
 800f170:	4923      	ldr	r1, [pc, #140]	; (800f200 <lwip_sock_make_addr+0xd8>)
 800f172:	4821      	ldr	r0, [pc, #132]	; (800f1f8 <lwip_sock_make_addr+0xd0>)
 800f174:	f00c fa0e 	bl	801b594 <iprintf>
    ip4_2_ipv4_mapped_ipv6(ip_2_ip6(fromaddr), ip_2_ip4(fromaddr));
    IP_SET_TYPE(fromaddr, IPADDR_TYPE_V6);
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  IPADDR_PORT_TO_SOCKADDR(&saddr, fromaddr, port);
 800f178:	f107 0314 	add.w	r3, r7, #20
 800f17c:	2210      	movs	r2, #16
 800f17e:	701a      	strb	r2, [r3, #0]
 800f180:	f107 0314 	add.w	r3, r7, #20
 800f184:	2202      	movs	r2, #2
 800f186:	705a      	strb	r2, [r3, #1]
 800f188:	f107 0414 	add.w	r4, r7, #20
 800f18c:	88fb      	ldrh	r3, [r7, #6]
 800f18e:	4618      	mov	r0, r3
 800f190:	f001 fa46 	bl	8010620 <lwip_htons>
 800f194:	4603      	mov	r3, r0
 800f196:	8063      	strh	r3, [r4, #2]
 800f198:	f107 0314 	add.w	r3, r7, #20
 800f19c:	68ba      	ldr	r2, [r7, #8]
 800f19e:	6812      	ldr	r2, [r2, #0]
 800f1a0:	605a      	str	r2, [r3, #4]
 800f1a2:	f107 0314 	add.w	r3, r7, #20
 800f1a6:	3308      	adds	r3, #8
 800f1a8:	2208      	movs	r2, #8
 800f1aa:	2100      	movs	r1, #0
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f00c f9e9 	bl	801b584 <memset>
  if (*fromlen < saddr.sa.sa_len) {
 800f1b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	7d3a      	ldrb	r2, [r7, #20]
 800f1b8:	4293      	cmp	r3, r2
 800f1ba:	d202      	bcs.n	800f1c2 <lwip_sock_make_addr+0x9a>
    truncated = 1;
 800f1bc:	2301      	movs	r3, #1
 800f1be:	627b      	str	r3, [r7, #36]	; 0x24
 800f1c0:	e008      	b.n	800f1d4 <lwip_sock_make_addr+0xac>
  } else if (*fromlen > saddr.sa.sa_len) {
 800f1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1c4:	681b      	ldr	r3, [r3, #0]
 800f1c6:	7d3a      	ldrb	r2, [r7, #20]
 800f1c8:	4293      	cmp	r3, r2
 800f1ca:	d903      	bls.n	800f1d4 <lwip_sock_make_addr+0xac>
    *fromlen = saddr.sa.sa_len;
 800f1cc:	7d3b      	ldrb	r3, [r7, #20]
 800f1ce:	461a      	mov	r2, r3
 800f1d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1d2:	601a      	str	r2, [r3, #0]
  }
  MEMCPY(from, &saddr, *fromlen);
 800f1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1d6:	681a      	ldr	r2, [r3, #0]
 800f1d8:	f107 0314 	add.w	r3, r7, #20
 800f1dc:	4619      	mov	r1, r3
 800f1de:	6838      	ldr	r0, [r7, #0]
 800f1e0:	f00c f9c2 	bl	801b568 <memcpy>
  return truncated;
 800f1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	372c      	adds	r7, #44	; 0x2c
 800f1ea:	46bd      	mov	sp, r7
 800f1ec:	bd90      	pop	{r4, r7, pc}
 800f1ee:	bf00      	nop
 800f1f0:	0801d368 	.word	0x0801d368
 800f1f4:	0801d4d8 	.word	0x0801d4d8
 800f1f8:	0801d3bc 	.word	0x0801d3bc
 800f1fc:	0801d4ec 	.word	0x0801d4ec
 800f200:	0801d4fc 	.word	0x0801d4fc

0800f204 <lwip_recv_tcp_from>:

#if LWIP_TCP
/* Helper function to get a tcp socket's remote address info */
static int
lwip_recv_tcp_from(struct lwip_sock *sock, struct sockaddr *from, socklen_t *fromlen, const char *dbg_fn, int dbg_s, ssize_t dbg_ret)
{
 800f204:	b580      	push	{r7, lr}
 800f206:	b088      	sub	sp, #32
 800f208:	af02      	add	r7, sp, #8
 800f20a:	60f8      	str	r0, [r7, #12]
 800f20c:	60b9      	str	r1, [r7, #8]
 800f20e:	607a      	str	r2, [r7, #4]
 800f210:	603b      	str	r3, [r7, #0]
  if (sock == NULL) {
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	2b00      	cmp	r3, #0
 800f216:	d101      	bne.n	800f21c <lwip_recv_tcp_from+0x18>
    return 0;
 800f218:	2300      	movs	r3, #0
 800f21a:	e021      	b.n	800f260 <lwip_recv_tcp_from+0x5c>
  LWIP_UNUSED_ARG(dbg_fn);
  LWIP_UNUSED_ARG(dbg_s);
  LWIP_UNUSED_ARG(dbg_ret);

#if !SOCKETS_DEBUG
  if (from && fromlen)
 800f21c:	68bb      	ldr	r3, [r7, #8]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d01d      	beq.n	800f25e <lwip_recv_tcp_from+0x5a>
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	2b00      	cmp	r3, #0
 800f226:	d01a      	beq.n	800f25e <lwip_recv_tcp_from+0x5a>
#endif /* !SOCKETS_DEBUG */
  {
    /* get remote addr/port from tcp_pcb */
    u16_t port;
    ip_addr_t tmpaddr;
    netconn_getaddr(sock->conn, &tmpaddr, &port, 0);
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	6818      	ldr	r0, [r3, #0]
 800f22c:	f107 0216 	add.w	r2, r7, #22
 800f230:	f107 0110 	add.w	r1, r7, #16
 800f234:	2300      	movs	r3, #0
 800f236:	f7fd ff99 	bl	800d16c <netconn_getaddr>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("%s(%d):  addr=", dbg_fn, dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, tmpaddr);
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", port, (int)dbg_ret));
    if (from && fromlen) {
 800f23a:	68bb      	ldr	r3, [r7, #8]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d00e      	beq.n	800f25e <lwip_recv_tcp_from+0x5a>
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2b00      	cmp	r3, #0
 800f244:	d00b      	beq.n	800f25e <lwip_recv_tcp_from+0x5a>
      return lwip_sock_make_addr(sock->conn, &tmpaddr, port, from, fromlen);
 800f246:	68fb      	ldr	r3, [r7, #12]
 800f248:	6818      	ldr	r0, [r3, #0]
 800f24a:	8afa      	ldrh	r2, [r7, #22]
 800f24c:	f107 0110 	add.w	r1, r7, #16
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	9300      	str	r3, [sp, #0]
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	f7ff ff67 	bl	800f128 <lwip_sock_make_addr>
 800f25a:	4603      	mov	r3, r0
 800f25c:	e000      	b.n	800f260 <lwip_recv_tcp_from+0x5c>
    }
  }
  return 0;
 800f25e:	2300      	movs	r3, #0
}
 800f260:	4618      	mov	r0, r3
 800f262:	3718      	adds	r7, #24
 800f264:	46bd      	mov	sp, r7
 800f266:	bd80      	pop	{r7, pc}

0800f268 <lwip_recvfrom_udp_raw>:
/* Helper function to receive a netbuf from a udp or raw netconn.
 * Keeps sock->lastdata for peeking.
 */
static err_t
lwip_recvfrom_udp_raw(struct lwip_sock *sock, int flags, struct msghdr *msg, u16_t *datagram_len, int dbg_s)
{
 800f268:	b590      	push	{r4, r7, lr}
 800f26a:	b08d      	sub	sp, #52	; 0x34
 800f26c:	af02      	add	r7, sp, #8
 800f26e:	60f8      	str	r0, [r7, #12]
 800f270:	60b9      	str	r1, [r7, #8]
 800f272:	607a      	str	r2, [r7, #4]
 800f274:	603b      	str	r3, [r7, #0]
  err_t err;
  u16_t buflen, copylen, copied;
  int i;

  LWIP_UNUSED_ARG(dbg_s);
  LWIP_ERROR("lwip_recvfrom_udp_raw: invalid arguments", (msg->msg_iov != NULL) || (msg->msg_iovlen <= 0), return ERR_ARG;);
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	689b      	ldr	r3, [r3, #8]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d10d      	bne.n	800f29a <lwip_recvfrom_udp_raw+0x32>
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	68db      	ldr	r3, [r3, #12]
 800f282:	2b00      	cmp	r3, #0
 800f284:	dd09      	ble.n	800f29a <lwip_recvfrom_udp_raw+0x32>
 800f286:	4b5e      	ldr	r3, [pc, #376]	; (800f400 <lwip_recvfrom_udp_raw+0x198>)
 800f288:	f240 4249 	movw	r2, #1097	; 0x449
 800f28c:	495d      	ldr	r1, [pc, #372]	; (800f404 <lwip_recvfrom_udp_raw+0x19c>)
 800f28e:	485e      	ldr	r0, [pc, #376]	; (800f408 <lwip_recvfrom_udp_raw+0x1a0>)
 800f290:	f00c f980 	bl	801b594 <iprintf>
 800f294:	f06f 030f 	mvn.w	r3, #15
 800f298:	e0ad      	b.n	800f3f6 <lwip_recvfrom_udp_raw+0x18e>

  if (flags & MSG_DONTWAIT) {
 800f29a:	68bb      	ldr	r3, [r7, #8]
 800f29c:	f003 0308 	and.w	r3, r3, #8
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d003      	beq.n	800f2ac <lwip_recvfrom_udp_raw+0x44>
    apiflags = NETCONN_DONTBLOCK;
 800f2a4:	2304      	movs	r3, #4
 800f2a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f2aa:	e002      	b.n	800f2b2 <lwip_recvfrom_udp_raw+0x4a>
  } else {
    apiflags = 0;
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: top sock->lastdata=%p\n", (void *)sock->lastdata.netbuf));
  /* Check if there is data left from the last recv operation. */
  buf = sock->lastdata.netbuf;
 800f2b2:	68fb      	ldr	r3, [r7, #12]
 800f2b4:	685b      	ldr	r3, [r3, #4]
 800f2b6:	613b      	str	r3, [r7, #16]
  if (buf == NULL) {
 800f2b8:	693b      	ldr	r3, [r7, #16]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d11e      	bne.n	800f2fc <lwip_recvfrom_udp_raw+0x94>
    /* No data was left from the previous operation, so we try to get
        some from the network. */
    err = netconn_recv_udp_raw_netbuf_flags(sock->conn, &buf, apiflags);
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800f2c6:	f107 0110 	add.w	r1, r7, #16
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	f7fe f9ae 	bl	800d62c <netconn_recv_udp_raw_netbuf_flags>
 800f2d0:	4603      	mov	r3, r0
 800f2d2:	76fb      	strb	r3, [r7, #27]
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw[UDP/RAW]: netconn_recv err=%d, netbuf=%p\n",
                                err, (void *)buf));

    if (err != ERR_OK) {
 800f2d4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d002      	beq.n	800f2e2 <lwip_recvfrom_udp_raw+0x7a>
      return err;
 800f2dc:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f2e0:	e089      	b.n	800f3f6 <lwip_recvfrom_udp_raw+0x18e>
    }
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800f2e2:	693b      	ldr	r3, [r7, #16]
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d106      	bne.n	800f2f6 <lwip_recvfrom_udp_raw+0x8e>
 800f2e8:	4b45      	ldr	r3, [pc, #276]	; (800f400 <lwip_recvfrom_udp_raw+0x198>)
 800f2ea:	f240 425e 	movw	r2, #1118	; 0x45e
 800f2ee:	4947      	ldr	r1, [pc, #284]	; (800f40c <lwip_recvfrom_udp_raw+0x1a4>)
 800f2f0:	4845      	ldr	r0, [pc, #276]	; (800f408 <lwip_recvfrom_udp_raw+0x1a0>)
 800f2f2:	f00c f94f 	bl	801b594 <iprintf>
    sock->lastdata.netbuf = buf;
 800f2f6:	693a      	ldr	r2, [r7, #16]
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	605a      	str	r2, [r3, #4]
  }
  buflen = buf->p->tot_len;
 800f2fc:	693b      	ldr	r3, [r7, #16]
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	891b      	ldrh	r3, [r3, #8]
 800f302:	833b      	strh	r3, [r7, #24]
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw: buflen=%"U16_F"\n", buflen));

  copied = 0;
 800f304:	2300      	movs	r3, #0
 800f306:	847b      	strh	r3, [r7, #34]	; 0x22
  /* copy the pbuf payload into the iovs */
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800f308:	2300      	movs	r3, #0
 800f30a:	61fb      	str	r3, [r7, #28]
 800f30c:	e029      	b.n	800f362 <lwip_recvfrom_udp_raw+0xfa>
    u16_t len_left = (u16_t)(buflen - copied);
 800f30e:	8b3a      	ldrh	r2, [r7, #24]
 800f310:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f312:	1ad3      	subs	r3, r2, r3
 800f314:	82fb      	strh	r3, [r7, #22]
    if (msg->msg_iov[i].iov_len > len_left) {
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	689a      	ldr	r2, [r3, #8]
 800f31a:	69fb      	ldr	r3, [r7, #28]
 800f31c:	00db      	lsls	r3, r3, #3
 800f31e:	4413      	add	r3, r2
 800f320:	685a      	ldr	r2, [r3, #4]
 800f322:	8afb      	ldrh	r3, [r7, #22]
 800f324:	429a      	cmp	r2, r3
 800f326:	d902      	bls.n	800f32e <lwip_recvfrom_udp_raw+0xc6>
      copylen = len_left;
 800f328:	8afb      	ldrh	r3, [r7, #22]
 800f32a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800f32c:	e006      	b.n	800f33c <lwip_recvfrom_udp_raw+0xd4>
    } else {
      copylen = (u16_t)msg->msg_iov[i].iov_len;
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	689a      	ldr	r2, [r3, #8]
 800f332:	69fb      	ldr	r3, [r7, #28]
 800f334:	00db      	lsls	r3, r3, #3
 800f336:	4413      	add	r3, r2
 800f338:	685b      	ldr	r3, [r3, #4]
 800f33a:	84bb      	strh	r3, [r7, #36]	; 0x24
    }

    /* copy the contents of the received buffer into
        the supplied memory buffer */
    pbuf_copy_partial(buf->p, (u8_t *)msg->msg_iov[i].iov_base, copylen, copied);
 800f33c:	693b      	ldr	r3, [r7, #16]
 800f33e:	6818      	ldr	r0, [r3, #0]
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	689a      	ldr	r2, [r3, #8]
 800f344:	69fb      	ldr	r3, [r7, #28]
 800f346:	00db      	lsls	r3, r3, #3
 800f348:	4413      	add	r3, r2
 800f34a:	6819      	ldr	r1, [r3, #0]
 800f34c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800f34e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800f350:	f002 ff80 	bl	8012254 <pbuf_copy_partial>
    copied = (u16_t)(copied + copylen);
 800f354:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f356:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800f358:	4413      	add	r3, r2
 800f35a:	847b      	strh	r3, [r7, #34]	; 0x22
  for (i = 0; (i < msg->msg_iovlen) && (copied < buflen); i++) {
 800f35c:	69fb      	ldr	r3, [r7, #28]
 800f35e:	3301      	adds	r3, #1
 800f360:	61fb      	str	r3, [r7, #28]
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	68db      	ldr	r3, [r3, #12]
 800f366:	69fa      	ldr	r2, [r7, #28]
 800f368:	429a      	cmp	r2, r3
 800f36a:	da03      	bge.n	800f374 <lwip_recvfrom_udp_raw+0x10c>
 800f36c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800f36e:	8b3b      	ldrh	r3, [r7, #24]
 800f370:	429a      	cmp	r2, r3
 800f372:	d3cc      	bcc.n	800f30e <lwip_recvfrom_udp_raw+0xa6>
  }

  /* Check to see from where the data was.*/
#if !SOCKETS_DEBUG
  if (msg->msg_name && msg->msg_namelen)
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d01a      	beq.n	800f3b2 <lwip_recvfrom_udp_raw+0x14a>
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	685b      	ldr	r3, [r3, #4]
 800f380:	2b00      	cmp	r3, #0
 800f382:	d016      	beq.n	800f3b2 <lwip_recvfrom_udp_raw+0x14a>
#endif /* !SOCKETS_DEBUG */
  {
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom_udp_raw(%d):  addr=", dbg_s));
    ip_addr_debug_print_val(SOCKETS_DEBUG, *netbuf_fromaddr(buf));
    LWIP_DEBUGF(SOCKETS_DEBUG, (" port=%"U16_F" len=%d\n", netbuf_fromport(buf), copied));
    if (msg->msg_name && msg->msg_namelen) {
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d012      	beq.n	800f3b2 <lwip_recvfrom_udp_raw+0x14a>
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	685b      	ldr	r3, [r3, #4]
 800f390:	2b00      	cmp	r3, #0
 800f392:	d00e      	beq.n	800f3b2 <lwip_recvfrom_udp_raw+0x14a>
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	6818      	ldr	r0, [r3, #0]
 800f398:	693b      	ldr	r3, [r7, #16]
 800f39a:	f103 0108 	add.w	r1, r3, #8
 800f39e:	693b      	ldr	r3, [r7, #16]
 800f3a0:	899a      	ldrh	r2, [r3, #12]
                          (struct sockaddr *)msg->msg_name, &msg->msg_namelen);
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	681c      	ldr	r4, [r3, #0]
      lwip_sock_make_addr(sock->conn, netbuf_fromaddr(buf), netbuf_fromport(buf),
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	3304      	adds	r3, #4
 800f3aa:	9300      	str	r3, [sp, #0]
 800f3ac:	4623      	mov	r3, r4
 800f3ae:	f7ff febb 	bl	800f128 <lwip_sock_make_addr>
    }
  }

  /* Initialize flag output */
  msg->msg_flags = 0;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	2200      	movs	r2, #0
 800f3b6:	619a      	str	r2, [r3, #24]

  if (msg->msg_control) {
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	691b      	ldr	r3, [r3, #16]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d007      	beq.n	800f3d0 <lwip_recvfrom_udp_raw+0x168>
    u8_t wrote_msg = 0;
 800f3c0:	2300      	movs	r3, #0
 800f3c2:	757b      	strb	r3, [r7, #21]
#endif /* LWIP_IPV4 */
      }
    }
#endif /* LWIP_NETBUF_RECVINFO */

    if (!wrote_msg) {
 800f3c4:	7d7b      	ldrb	r3, [r7, #21]
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d102      	bne.n	800f3d0 <lwip_recvfrom_udp_raw+0x168>
      msg->msg_controllen = 0;
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	2200      	movs	r2, #0
 800f3ce:	615a      	str	r2, [r3, #20]
    }
  }

  /* If we don't peek the incoming message: zero lastdata pointer and free the netbuf */
  if ((flags & MSG_PEEK) == 0) {
 800f3d0:	68bb      	ldr	r3, [r7, #8]
 800f3d2:	f003 0301 	and.w	r3, r3, #1
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d106      	bne.n	800f3e8 <lwip_recvfrom_udp_raw+0x180>
    sock->lastdata.netbuf = NULL;
 800f3da:	68fb      	ldr	r3, [r7, #12]
 800f3dc:	2200      	movs	r2, #0
 800f3de:	605a      	str	r2, [r3, #4]
    netbuf_delete(buf);
 800f3e0:	693b      	ldr	r3, [r7, #16]
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f7ff fc34 	bl	800ec50 <netbuf_delete>
  }
  if (datagram_len) {
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d002      	beq.n	800f3f4 <lwip_recvfrom_udp_raw+0x18c>
    *datagram_len = buflen;
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	8b3a      	ldrh	r2, [r7, #24]
 800f3f2:	801a      	strh	r2, [r3, #0]
  }
  return ERR_OK;
 800f3f4:	2300      	movs	r3, #0
}
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	372c      	adds	r7, #44	; 0x2c
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	bd90      	pop	{r4, r7, pc}
 800f3fe:	bf00      	nop
 800f400:	0801d368 	.word	0x0801d368
 800f404:	0801d50c 	.word	0x0801d50c
 800f408:	0801d3bc 	.word	0x0801d3bc
 800f40c:	0801d538 	.word	0x0801d538

0800f410 <lwip_recvfrom>:

ssize_t
lwip_recvfrom(int s, void *mem, size_t len, int flags,
              struct sockaddr *from, socklen_t *fromlen)
{
 800f410:	b580      	push	{r7, lr}
 800f412:	b096      	sub	sp, #88	; 0x58
 800f414:	af02      	add	r7, sp, #8
 800f416:	60f8      	str	r0, [r7, #12]
 800f418:	60b9      	str	r1, [r7, #8]
 800f41a:	607a      	str	r2, [r7, #4]
 800f41c:	603b      	str	r3, [r7, #0]
  struct lwip_sock *sock;
  ssize_t ret;

  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom(%d, %p, %"SZT_F", 0x%x, ..)\n", s, mem, len, flags));
  sock = get_socket(s);
 800f41e:	68f8      	ldr	r0, [r7, #12]
 800f420:	f7ff fc80 	bl	800ed24 <get_socket>
 800f424:	64f8      	str	r0, [r7, #76]	; 0x4c
  if (!sock) {
 800f426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d102      	bne.n	800f432 <lwip_recvfrom+0x22>
    return -1;
 800f42c:	f04f 33ff 	mov.w	r3, #4294967295
 800f430:	e078      	b.n	800f524 <lwip_recvfrom+0x114>
  }
#if LWIP_TCP
  if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 800f432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f434:	681b      	ldr	r3, [r3, #0]
 800f436:	781b      	ldrb	r3, [r3, #0]
 800f438:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f43c:	2b10      	cmp	r3, #16
 800f43e:	d112      	bne.n	800f466 <lwip_recvfrom+0x56>
    ret = lwip_recv_tcp(sock, mem, len, flags);
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	687a      	ldr	r2, [r7, #4]
 800f444:	68b9      	ldr	r1, [r7, #8]
 800f446:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f448:	f7ff fd5e 	bl	800ef08 <lwip_recv_tcp>
 800f44c:	6478      	str	r0, [r7, #68]	; 0x44
    lwip_recv_tcp_from(sock, from, fromlen, "lwip_recvfrom", s, ret);
 800f44e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f450:	9301      	str	r3, [sp, #4]
 800f452:	68fb      	ldr	r3, [r7, #12]
 800f454:	9300      	str	r3, [sp, #0]
 800f456:	4b35      	ldr	r3, [pc, #212]	; (800f52c <lwip_recvfrom+0x11c>)
 800f458:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f45a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800f45c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f45e:	f7ff fed1 	bl	800f204 <lwip_recv_tcp_from>
    done_socket(sock);
    return ret;
 800f462:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f464:	e05e      	b.n	800f524 <lwip_recvfrom+0x114>
  } else
#endif
  {
    u16_t datagram_len = 0;
 800f466:	2300      	movs	r3, #0
 800f468:	877b      	strh	r3, [r7, #58]	; 0x3a
    struct iovec vec;
    struct msghdr msg;
    err_t err;
    vec.iov_base = mem;
 800f46a:	68bb      	ldr	r3, [r7, #8]
 800f46c:	633b      	str	r3, [r7, #48]	; 0x30
    vec.iov_len = len;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	637b      	str	r3, [r7, #52]	; 0x34
    msg.msg_control = NULL;
 800f472:	2300      	movs	r3, #0
 800f474:	627b      	str	r3, [r7, #36]	; 0x24
    msg.msg_controllen = 0;
 800f476:	2300      	movs	r3, #0
 800f478:	62bb      	str	r3, [r7, #40]	; 0x28
    msg.msg_flags = 0;
 800f47a:	2300      	movs	r3, #0
 800f47c:	62fb      	str	r3, [r7, #44]	; 0x2c
    msg.msg_iov = &vec;
 800f47e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800f482:	61fb      	str	r3, [r7, #28]
    msg.msg_iovlen = 1;
 800f484:	2301      	movs	r3, #1
 800f486:	623b      	str	r3, [r7, #32]
    msg.msg_name = from;
 800f488:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f48a:	617b      	str	r3, [r7, #20]
    msg.msg_namelen = (fromlen ? *fromlen : 0);
 800f48c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d002      	beq.n	800f498 <lwip_recvfrom+0x88>
 800f492:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	e000      	b.n	800f49a <lwip_recvfrom+0x8a>
 800f498:	2300      	movs	r3, #0
 800f49a:	61bb      	str	r3, [r7, #24]
    err = lwip_recvfrom_udp_raw(sock, flags, &msg, &datagram_len, s);
 800f49c:	f107 013a 	add.w	r1, r7, #58	; 0x3a
 800f4a0:	f107 0214 	add.w	r2, r7, #20
 800f4a4:	68fb      	ldr	r3, [r7, #12]
 800f4a6:	9300      	str	r3, [sp, #0]
 800f4a8:	460b      	mov	r3, r1
 800f4aa:	6839      	ldr	r1, [r7, #0]
 800f4ac:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800f4ae:	f7ff fedb 	bl	800f268 <lwip_recvfrom_udp_raw>
 800f4b2:	4603      	mov	r3, r0
 800f4b4:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    if (err != ERR_OK) {
 800f4b8:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d00e      	beq.n	800f4de <lwip_recvfrom+0xce>
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_recvfrom[UDP/RAW](%d): buf == NULL, error is \"%s\"!\n",
                                  s, lwip_strerr(err)));
      sock_set_errno(sock, err_to_errno(err));
 800f4c0:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f7ff fba5 	bl	800ec14 <err_to_errno>
 800f4ca:	63f8      	str	r0, [r7, #60]	; 0x3c
 800f4cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d002      	beq.n	800f4d8 <lwip_recvfrom+0xc8>
 800f4d2:	4a17      	ldr	r2, [pc, #92]	; (800f530 <lwip_recvfrom+0x120>)
 800f4d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4d6:	6013      	str	r3, [r2, #0]
      done_socket(sock);
      return -1;
 800f4d8:	f04f 33ff 	mov.w	r3, #4294967295
 800f4dc:	e022      	b.n	800f524 <lwip_recvfrom+0x114>
    }
    ret = (ssize_t)LWIP_MIN(LWIP_MIN(len, datagram_len), SSIZE_MAX);
 800f4de:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800f4e0:	461a      	mov	r2, r3
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	4293      	cmp	r3, r2
 800f4e6:	bf28      	it	cs
 800f4e8:	4613      	movcs	r3, r2
 800f4ea:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800f4ee:	4293      	cmp	r3, r2
 800f4f0:	d206      	bcs.n	800f500 <lwip_recvfrom+0xf0>
 800f4f2:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800f4f4:	461a      	mov	r2, r3
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	4293      	cmp	r3, r2
 800f4fa:	bf28      	it	cs
 800f4fc:	4613      	movcs	r3, r2
 800f4fe:	e001      	b.n	800f504 <lwip_recvfrom+0xf4>
 800f500:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800f504:	647b      	str	r3, [r7, #68]	; 0x44
    if (fromlen) {
 800f506:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d002      	beq.n	800f512 <lwip_recvfrom+0x102>
      *fromlen = msg.msg_namelen;
 800f50c:	69ba      	ldr	r2, [r7, #24]
 800f50e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f510:	601a      	str	r2, [r3, #0]
    }
  }

  sock_set_errno(sock, 0);
 800f512:	2300      	movs	r3, #0
 800f514:	643b      	str	r3, [r7, #64]	; 0x40
 800f516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d002      	beq.n	800f522 <lwip_recvfrom+0x112>
 800f51c:	4a04      	ldr	r2, [pc, #16]	; (800f530 <lwip_recvfrom+0x120>)
 800f51e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f520:	6013      	str	r3, [r2, #0]
  done_socket(sock);
  return ret;
 800f522:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 800f524:	4618      	mov	r0, r3
 800f526:	3750      	adds	r7, #80	; 0x50
 800f528:	46bd      	mov	sp, r7
 800f52a:	bd80      	pop	{r7, pc}
 800f52c:	0801d544 	.word	0x0801d544
 800f530:	200111e4 	.word	0x200111e4

0800f534 <lwip_socket>:
  return (err == ERR_OK ? short_size : -1);
}

int
lwip_socket(int domain, int type, int protocol)
{
 800f534:	b580      	push	{r7, lr}
 800f536:	b086      	sub	sp, #24
 800f538:	af00      	add	r7, sp, #0
 800f53a:	60f8      	str	r0, [r7, #12]
 800f53c:	60b9      	str	r1, [r7, #8]
 800f53e:	607a      	str	r2, [r7, #4]
  int i;

  LWIP_UNUSED_ARG(domain); /* @todo: check this */

  /* create a netconn */
  switch (type) {
 800f540:	68bb      	ldr	r3, [r7, #8]
 800f542:	2b03      	cmp	r3, #3
 800f544:	d009      	beq.n	800f55a <lwip_socket+0x26>
 800f546:	68bb      	ldr	r3, [r7, #8]
 800f548:	2b03      	cmp	r3, #3
 800f54a:	dc23      	bgt.n	800f594 <lwip_socket+0x60>
 800f54c:	68bb      	ldr	r3, [r7, #8]
 800f54e:	2b01      	cmp	r3, #1
 800f550:	d019      	beq.n	800f586 <lwip_socket+0x52>
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	2b02      	cmp	r3, #2
 800f556:	d009      	beq.n	800f56c <lwip_socket+0x38>
 800f558:	e01c      	b.n	800f594 <lwip_socket+0x60>
    case SOCK_RAW:
      conn = netconn_new_with_proto_and_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_RAW),
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	b2db      	uxtb	r3, r3
 800f55e:	4a22      	ldr	r2, [pc, #136]	; (800f5e8 <lwip_socket+0xb4>)
 800f560:	4619      	mov	r1, r3
 800f562:	2040      	movs	r0, #64	; 0x40
 800f564:	f7fd fd48 	bl	800cff8 <netconn_new_with_proto_and_callback>
 800f568:	6178      	str	r0, [r7, #20]
             (u8_t)protocol, DEFAULT_SOCKET_EVENTCB);
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_RAW, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 800f56a:	e019      	b.n	800f5a0 <lwip_socket+0x6c>
    case SOCK_DGRAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain,
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	2b88      	cmp	r3, #136	; 0x88
 800f570:	d101      	bne.n	800f576 <lwip_socket+0x42>
 800f572:	2321      	movs	r3, #33	; 0x21
 800f574:	e000      	b.n	800f578 <lwip_socket+0x44>
 800f576:	2320      	movs	r3, #32
 800f578:	4a1b      	ldr	r2, [pc, #108]	; (800f5e8 <lwip_socket+0xb4>)
 800f57a:	2100      	movs	r1, #0
 800f57c:	4618      	mov	r0, r3
 800f57e:	f7fd fd3b 	bl	800cff8 <netconn_new_with_proto_and_callback>
 800f582:	6178      	str	r0, [r7, #20]
      if (conn) {
        /* netconn layer enables pktinfo by default, sockets default to off */
        conn->flags &= ~NETCONN_FLAG_PKTINFO;
      }
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800f584:	e00c      	b.n	800f5a0 <lwip_socket+0x6c>
    case SOCK_STREAM:
      conn = netconn_new_with_callback(DOMAIN_TO_NETCONN_TYPE(domain, NETCONN_TCP), DEFAULT_SOCKET_EVENTCB);
 800f586:	4a18      	ldr	r2, [pc, #96]	; (800f5e8 <lwip_socket+0xb4>)
 800f588:	2100      	movs	r1, #0
 800f58a:	2010      	movs	r0, #16
 800f58c:	f7fd fd34 	bl	800cff8 <netconn_new_with_proto_and_callback>
 800f590:	6178      	str	r0, [r7, #20]
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%s, SOCK_STREAM, %d) = ",
                                  domain == PF_INET ? "PF_INET" : "UNKNOWN", protocol));
      break;
 800f592:	e005      	b.n	800f5a0 <lwip_socket+0x6c>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_socket(%d, %d/UNKNOWN, %d) = -1\n",
                                  domain, type, protocol));
      set_errno(EINVAL);
 800f594:	4b15      	ldr	r3, [pc, #84]	; (800f5ec <lwip_socket+0xb8>)
 800f596:	2216      	movs	r2, #22
 800f598:	601a      	str	r2, [r3, #0]
      return -1;
 800f59a:	f04f 33ff 	mov.w	r3, #4294967295
 800f59e:	e01e      	b.n	800f5de <lwip_socket+0xaa>
  }

  if (!conn) {
 800f5a0:	697b      	ldr	r3, [r7, #20]
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d105      	bne.n	800f5b2 <lwip_socket+0x7e>
    LWIP_DEBUGF(SOCKETS_DEBUG, ("-1 / ENOBUFS (could not create netconn)\n"));
    set_errno(ENOBUFS);
 800f5a6:	4b11      	ldr	r3, [pc, #68]	; (800f5ec <lwip_socket+0xb8>)
 800f5a8:	2269      	movs	r2, #105	; 0x69
 800f5aa:	601a      	str	r2, [r3, #0]
    return -1;
 800f5ac:	f04f 33ff 	mov.w	r3, #4294967295
 800f5b0:	e015      	b.n	800f5de <lwip_socket+0xaa>
  }

  i = alloc_socket(conn, 0);
 800f5b2:	2100      	movs	r1, #0
 800f5b4:	6978      	ldr	r0, [r7, #20]
 800f5b6:	f7ff fbcd 	bl	800ed54 <alloc_socket>
 800f5ba:	6138      	str	r0, [r7, #16]

  if (i == -1) {
 800f5bc:	693b      	ldr	r3, [r7, #16]
 800f5be:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5c2:	d108      	bne.n	800f5d6 <lwip_socket+0xa2>
    netconn_delete(conn);
 800f5c4:	6978      	ldr	r0, [r7, #20]
 800f5c6:	f7fd fdb5 	bl	800d134 <netconn_delete>
    set_errno(ENFILE);
 800f5ca:	4b08      	ldr	r3, [pc, #32]	; (800f5ec <lwip_socket+0xb8>)
 800f5cc:	2217      	movs	r2, #23
 800f5ce:	601a      	str	r2, [r3, #0]
    return -1;
 800f5d0:	f04f 33ff 	mov.w	r3, #4294967295
 800f5d4:	e003      	b.n	800f5de <lwip_socket+0xaa>
  }
  conn->socket = i;
 800f5d6:	697b      	ldr	r3, [r7, #20]
 800f5d8:	693a      	ldr	r2, [r7, #16]
 800f5da:	619a      	str	r2, [r3, #24]
  done_socket(&sockets[i - LWIP_SOCKET_OFFSET]);
  LWIP_DEBUGF(SOCKETS_DEBUG, ("%d\n", i));
  set_errno(0);
  return i;
 800f5dc:	693b      	ldr	r3, [r7, #16]
}
 800f5de:	4618      	mov	r0, r3
 800f5e0:	3718      	adds	r7, #24
 800f5e2:	46bd      	mov	sp, r7
 800f5e4:	bd80      	pop	{r7, pc}
 800f5e6:	bf00      	nop
 800f5e8:	0800fea5 	.word	0x0800fea5
 800f5ec:	200111e4 	.word	0x200111e4

0800f5f0 <lwip_link_select_cb>:

#if LWIP_SOCKET_SELECT || LWIP_SOCKET_POLL
/* Add select_cb to select_cb_list. */
static void
lwip_link_select_cb(struct lwip_select_cb *select_cb)
{
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	b082      	sub	sp, #8
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
  LWIP_SOCKET_SELECT_DECL_PROTECT(lev);

  /* Protect the select_cb_list */
  LWIP_SOCKET_SELECT_PROTECT(lev);
 800f5f8:	480c      	ldr	r0, [pc, #48]	; (800f62c <lwip_link_select_cb+0x3c>)
 800f5fa:	f00b ff27 	bl	801b44c <sys_mutex_lock>

  /* Put this select_cb on top of list */
  select_cb->next = select_cb_list;
 800f5fe:	4b0c      	ldr	r3, [pc, #48]	; (800f630 <lwip_link_select_cb+0x40>)
 800f600:	681a      	ldr	r2, [r3, #0]
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	601a      	str	r2, [r3, #0]
  if (select_cb_list != NULL) {
 800f606:	4b0a      	ldr	r3, [pc, #40]	; (800f630 <lwip_link_select_cb+0x40>)
 800f608:	681b      	ldr	r3, [r3, #0]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d003      	beq.n	800f616 <lwip_link_select_cb+0x26>
    select_cb_list->prev = select_cb;
 800f60e:	4b08      	ldr	r3, [pc, #32]	; (800f630 <lwip_link_select_cb+0x40>)
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	687a      	ldr	r2, [r7, #4]
 800f614:	605a      	str	r2, [r3, #4]
  }
  select_cb_list = select_cb;
 800f616:	4a06      	ldr	r2, [pc, #24]	; (800f630 <lwip_link_select_cb+0x40>)
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	6013      	str	r3, [r2, #0]
  /* Increasing this counter tells select_check_waiters that the list has changed. */
  select_cb_ctr++;
#endif

  /* Now we can safely unprotect */
  LWIP_SOCKET_SELECT_UNPROTECT(lev);
 800f61c:	4803      	ldr	r0, [pc, #12]	; (800f62c <lwip_link_select_cb+0x3c>)
 800f61e:	f00b ff24 	bl	801b46a <sys_mutex_unlock>
}
 800f622:	bf00      	nop
 800f624:	3708      	adds	r7, #8
 800f626:	46bd      	mov	sp, r7
 800f628:	bd80      	pop	{r7, pc}
 800f62a:	bf00      	nop
 800f62c:	2000d930 	.word	0x2000d930
 800f630:	2000d920 	.word	0x2000d920

0800f634 <lwip_unlink_select_cb>:

/* Remove select_cb from select_cb_list. */
static void
lwip_unlink_select_cb(struct lwip_select_cb *select_cb)
{
 800f634:	b580      	push	{r7, lr}
 800f636:	b082      	sub	sp, #8
 800f638:	af00      	add	r7, sp, #0
 800f63a:	6078      	str	r0, [r7, #4]
  LWIP_SOCKET_SELECT_DECL_PROTECT(lev);

  /* Take us off the list */
  LWIP_SOCKET_SELECT_PROTECT(lev);
 800f63c:	481b      	ldr	r0, [pc, #108]	; (800f6ac <lwip_unlink_select_cb+0x78>)
 800f63e:	f00b ff05 	bl	801b44c <sys_mutex_lock>
  if (select_cb->next != NULL) {
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	2b00      	cmp	r3, #0
 800f648:	d004      	beq.n	800f654 <lwip_unlink_select_cb+0x20>
    select_cb->next->prev = select_cb->prev;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	687a      	ldr	r2, [r7, #4]
 800f650:	6852      	ldr	r2, [r2, #4]
 800f652:	605a      	str	r2, [r3, #4]
  }
  if (select_cb_list == select_cb) {
 800f654:	4b16      	ldr	r3, [pc, #88]	; (800f6b0 <lwip_unlink_select_cb+0x7c>)
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	687a      	ldr	r2, [r7, #4]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d10f      	bne.n	800f67e <lwip_unlink_select_cb+0x4a>
    LWIP_ASSERT("select_cb->prev == NULL", select_cb->prev == NULL);
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	685b      	ldr	r3, [r3, #4]
 800f662:	2b00      	cmp	r3, #0
 800f664:	d006      	beq.n	800f674 <lwip_unlink_select_cb+0x40>
 800f666:	4b13      	ldr	r3, [pc, #76]	; (800f6b4 <lwip_unlink_select_cb+0x80>)
 800f668:	f240 720d 	movw	r2, #1805	; 0x70d
 800f66c:	4912      	ldr	r1, [pc, #72]	; (800f6b8 <lwip_unlink_select_cb+0x84>)
 800f66e:	4813      	ldr	r0, [pc, #76]	; (800f6bc <lwip_unlink_select_cb+0x88>)
 800f670:	f00b ff90 	bl	801b594 <iprintf>
    select_cb_list = select_cb->next;
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	4a0d      	ldr	r2, [pc, #52]	; (800f6b0 <lwip_unlink_select_cb+0x7c>)
 800f67a:	6013      	str	r3, [r2, #0]
 800f67c:	e00f      	b.n	800f69e <lwip_unlink_select_cb+0x6a>
  } else {
    LWIP_ASSERT("select_cb->prev != NULL", select_cb->prev != NULL);
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	685b      	ldr	r3, [r3, #4]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d106      	bne.n	800f694 <lwip_unlink_select_cb+0x60>
 800f686:	4b0b      	ldr	r3, [pc, #44]	; (800f6b4 <lwip_unlink_select_cb+0x80>)
 800f688:	f44f 62e2 	mov.w	r2, #1808	; 0x710
 800f68c:	490c      	ldr	r1, [pc, #48]	; (800f6c0 <lwip_unlink_select_cb+0x8c>)
 800f68e:	480b      	ldr	r0, [pc, #44]	; (800f6bc <lwip_unlink_select_cb+0x88>)
 800f690:	f00b ff80 	bl	801b594 <iprintf>
    select_cb->prev->next = select_cb->next;
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	685b      	ldr	r3, [r3, #4]
 800f698:	687a      	ldr	r2, [r7, #4]
 800f69a:	6812      	ldr	r2, [r2, #0]
 800f69c:	601a      	str	r2, [r3, #0]
  }
#if !LWIP_TCPIP_CORE_LOCKING
  /* Increasing this counter tells select_check_waiters that the list has changed. */
  select_cb_ctr++;
#endif
  LWIP_SOCKET_SELECT_UNPROTECT(lev);
 800f69e:	4803      	ldr	r0, [pc, #12]	; (800f6ac <lwip_unlink_select_cb+0x78>)
 800f6a0:	f00b fee3 	bl	801b46a <sys_mutex_unlock>
}
 800f6a4:	bf00      	nop
 800f6a6:	3708      	adds	r7, #8
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	bd80      	pop	{r7, pc}
 800f6ac:	2000d930 	.word	0x2000d930
 800f6b0:	2000d920 	.word	0x2000d920
 800f6b4:	0801d368 	.word	0x0801d368
 800f6b8:	0801d668 	.word	0x0801d668
 800f6bc:	0801d3bc 	.word	0x0801d3bc
 800f6c0:	0801d680 	.word	0x0801d680

0800f6c4 <lwip_selscan>:
 * @return number of sockets that had events (read/write/exception) (>= 0)
 */
static int
lwip_selscan(int maxfdp1, fd_set *readset_in, fd_set *writeset_in, fd_set *exceptset_in,
             fd_set *readset_out, fd_set *writeset_out, fd_set *exceptset_out)
{
 800f6c4:	b580      	push	{r7, lr}
 800f6c6:	b098      	sub	sp, #96	; 0x60
 800f6c8:	af00      	add	r7, sp, #0
 800f6ca:	60f8      	str	r0, [r7, #12]
 800f6cc:	60b9      	str	r1, [r7, #8]
 800f6ce:	607a      	str	r2, [r7, #4]
 800f6d0:	603b      	str	r3, [r7, #0]
  int i, nready = 0;
 800f6d2:	2300      	movs	r3, #0
 800f6d4:	65bb      	str	r3, [r7, #88]	; 0x58
  fd_set lreadset, lwriteset, lexceptset;
  struct lwip_sock *sock;
  SYS_ARCH_DECL_PROTECT(lev);

  FD_ZERO(&lreadset);
 800f6d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f6da:	64bb      	str	r3, [r7, #72]	; 0x48
 800f6dc:	2302      	movs	r3, #2
 800f6de:	657b      	str	r3, [r7, #84]	; 0x54
 800f6e0:	e007      	b.n	800f6f2 <lwip_selscan+0x2e>
 800f6e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f6e4:	3b01      	subs	r3, #1
 800f6e6:	657b      	str	r3, [r7, #84]	; 0x54
 800f6e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f6ea:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800f6ec:	2100      	movs	r1, #0
 800f6ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f6f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d1f4      	bne.n	800f6e2 <lwip_selscan+0x1e>
  FD_ZERO(&lwriteset);
 800f6f8:	f107 031c 	add.w	r3, r7, #28
 800f6fc:	647b      	str	r3, [r7, #68]	; 0x44
 800f6fe:	2302      	movs	r3, #2
 800f700:	653b      	str	r3, [r7, #80]	; 0x50
 800f702:	e007      	b.n	800f714 <lwip_selscan+0x50>
 800f704:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f706:	3b01      	subs	r3, #1
 800f708:	653b      	str	r3, [r7, #80]	; 0x50
 800f70a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f70c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800f70e:	2100      	movs	r1, #0
 800f710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f714:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f716:	2b00      	cmp	r3, #0
 800f718:	d1f4      	bne.n	800f704 <lwip_selscan+0x40>
  FD_ZERO(&lexceptset);
 800f71a:	f107 0314 	add.w	r3, r7, #20
 800f71e:	643b      	str	r3, [r7, #64]	; 0x40
 800f720:	2302      	movs	r3, #2
 800f722:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f724:	e007      	b.n	800f736 <lwip_selscan+0x72>
 800f726:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f728:	3b01      	subs	r3, #1
 800f72a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f72c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f72e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f730:	2100      	movs	r1, #0
 800f732:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f736:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f738:	2b00      	cmp	r3, #0
 800f73a:	d1f4      	bne.n	800f726 <lwip_selscan+0x62>

  /* Go through each socket in each list to count number of sockets which
     currently match */
  for (i = LWIP_SOCKET_OFFSET; i < maxfdp1; i++) {
 800f73c:	2300      	movs	r3, #0
 800f73e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f740:	e12c      	b.n	800f99c <lwip_selscan+0x2d8>
    /* if this FD is not in the set, continue */
    if (!(readset_in && FD_ISSET(i, readset_in)) &&
 800f742:	68bb      	ldr	r3, [r7, #8]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d016      	beq.n	800f776 <lwip_selscan+0xb2>
 800f748:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	da00      	bge.n	800f750 <lwip_selscan+0x8c>
 800f74e:	331f      	adds	r3, #31
 800f750:	115b      	asrs	r3, r3, #5
 800f752:	461a      	mov	r2, r3
 800f754:	68bb      	ldr	r3, [r7, #8]
 800f756:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f75a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f75c:	4259      	negs	r1, r3
 800f75e:	f003 031f 	and.w	r3, r3, #31
 800f762:	f001 011f 	and.w	r1, r1, #31
 800f766:	bf58      	it	pl
 800f768:	424b      	negpl	r3, r1
 800f76a:	fa22 f303 	lsr.w	r3, r2, r3
 800f76e:	f003 0301 	and.w	r3, r3, #1
 800f772:	2b00      	cmp	r3, #0
 800f774:	d135      	bne.n	800f7e2 <lwip_selscan+0x11e>
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d016      	beq.n	800f7aa <lwip_selscan+0xe6>
        !(writeset_in && FD_ISSET(i, writeset_in)) &&
 800f77c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f77e:	2b00      	cmp	r3, #0
 800f780:	da00      	bge.n	800f784 <lwip_selscan+0xc0>
 800f782:	331f      	adds	r3, #31
 800f784:	115b      	asrs	r3, r3, #5
 800f786:	461a      	mov	r2, r3
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f78e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f790:	4259      	negs	r1, r3
 800f792:	f003 031f 	and.w	r3, r3, #31
 800f796:	f001 011f 	and.w	r1, r1, #31
 800f79a:	bf58      	it	pl
 800f79c:	424b      	negpl	r3, r1
 800f79e:	fa22 f303 	lsr.w	r3, r2, r3
 800f7a2:	f003 0301 	and.w	r3, r3, #1
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d11b      	bne.n	800f7e2 <lwip_selscan+0x11e>
 800f7aa:	683b      	ldr	r3, [r7, #0]
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	f000 80f1 	beq.w	800f994 <lwip_selscan+0x2d0>
        !(exceptset_in && FD_ISSET(i, exceptset_in))) {
 800f7b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	da00      	bge.n	800f7ba <lwip_selscan+0xf6>
 800f7b8:	331f      	adds	r3, #31
 800f7ba:	115b      	asrs	r3, r3, #5
 800f7bc:	461a      	mov	r2, r3
 800f7be:	683b      	ldr	r3, [r7, #0]
 800f7c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f7c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f7c6:	4259      	negs	r1, r3
 800f7c8:	f003 031f 	and.w	r3, r3, #31
 800f7cc:	f001 011f 	and.w	r1, r1, #31
 800f7d0:	bf58      	it	pl
 800f7d2:	424b      	negpl	r3, r1
 800f7d4:	fa22 f303 	lsr.w	r3, r2, r3
 800f7d8:	f003 0301 	and.w	r3, r3, #1
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	f000 80d9 	beq.w	800f994 <lwip_selscan+0x2d0>
      continue;
    }
    /* First get the socket's status (protected)... */
    SYS_ARCH_PROTECT(lev);
 800f7e2:	f00b fe6f 	bl	801b4c4 <sys_arch_protect>
 800f7e6:	63f8      	str	r0, [r7, #60]	; 0x3c
    sock = tryget_socket_unconn_locked(i);
 800f7e8:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800f7ea:	f7ff fa78 	bl	800ecde <tryget_socket_unconn_locked>
 800f7ee:	63b8      	str	r0, [r7, #56]	; 0x38
    if (sock != NULL) {
 800f7f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	f000 80c8 	beq.w	800f988 <lwip_selscan+0x2c4>
      void *lastdata = sock->lastdata.pbuf;
 800f7f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7fa:	685b      	ldr	r3, [r3, #4]
 800f7fc:	637b      	str	r3, [r7, #52]	; 0x34
      s16_t rcvevent = sock->rcvevent;
 800f7fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f800:	891b      	ldrh	r3, [r3, #8]
 800f802:	867b      	strh	r3, [r7, #50]	; 0x32
      u16_t sendevent = sock->sendevent;
 800f804:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f806:	895b      	ldrh	r3, [r3, #10]
 800f808:	863b      	strh	r3, [r7, #48]	; 0x30
      u16_t errevent = sock->errevent;
 800f80a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f80c:	899b      	ldrh	r3, [r3, #12]
 800f80e:	85fb      	strh	r3, [r7, #46]	; 0x2e
      SYS_ARCH_UNPROTECT(lev);
 800f810:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f812:	f00b fe65 	bl	801b4e0 <sys_arch_unprotect>

      /* ... then examine it: */
      /* See if netconn of this socket is ready for read */
      if (readset_in && FD_ISSET(i, readset_in) && ((lastdata != NULL) || (rcvevent > 0))) {
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d03c      	beq.n	800f896 <lwip_selscan+0x1d2>
 800f81c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f81e:	2b00      	cmp	r3, #0
 800f820:	da00      	bge.n	800f824 <lwip_selscan+0x160>
 800f822:	331f      	adds	r3, #31
 800f824:	115b      	asrs	r3, r3, #5
 800f826:	461a      	mov	r2, r3
 800f828:	68bb      	ldr	r3, [r7, #8]
 800f82a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f82e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f830:	4259      	negs	r1, r3
 800f832:	f003 031f 	and.w	r3, r3, #31
 800f836:	f001 011f 	and.w	r1, r1, #31
 800f83a:	bf58      	it	pl
 800f83c:	424b      	negpl	r3, r1
 800f83e:	fa22 f303 	lsr.w	r3, r2, r3
 800f842:	f003 0301 	and.w	r3, r3, #1
 800f846:	2b00      	cmp	r3, #0
 800f848:	d025      	beq.n	800f896 <lwip_selscan+0x1d2>
 800f84a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d103      	bne.n	800f858 <lwip_selscan+0x194>
 800f850:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 800f854:	2b00      	cmp	r3, #0
 800f856:	dd1e      	ble.n	800f896 <lwip_selscan+0x1d2>
        FD_SET(i, &lreadset);
 800f858:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	da00      	bge.n	800f860 <lwip_selscan+0x19c>
 800f85e:	331f      	adds	r3, #31
 800f860:	115b      	asrs	r3, r3, #5
 800f862:	461a      	mov	r2, r3
 800f864:	0093      	lsls	r3, r2, #2
 800f866:	3360      	adds	r3, #96	; 0x60
 800f868:	443b      	add	r3, r7
 800f86a:	f853 1c3c 	ldr.w	r1, [r3, #-60]
 800f86e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f870:	4258      	negs	r0, r3
 800f872:	f003 031f 	and.w	r3, r3, #31
 800f876:	f000 001f 	and.w	r0, r0, #31
 800f87a:	bf58      	it	pl
 800f87c:	4243      	negpl	r3, r0
 800f87e:	2001      	movs	r0, #1
 800f880:	fa00 f303 	lsl.w	r3, r0, r3
 800f884:	4319      	orrs	r1, r3
 800f886:	0093      	lsls	r3, r2, #2
 800f888:	3360      	adds	r3, #96	; 0x60
 800f88a:	443b      	add	r3, r7
 800f88c:	f843 1c3c 	str.w	r1, [r3, #-60]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_selscan: fd=%d ready for reading\n", i));
        nready++;
 800f890:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f892:	3301      	adds	r3, #1
 800f894:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      /* See if netconn of this socket is ready for write */
      if (writeset_in && FD_ISSET(i, writeset_in) && (sendevent != 0)) {
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d038      	beq.n	800f90e <lwip_selscan+0x24a>
 800f89c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	da00      	bge.n	800f8a4 <lwip_selscan+0x1e0>
 800f8a2:	331f      	adds	r3, #31
 800f8a4:	115b      	asrs	r3, r3, #5
 800f8a6:	461a      	mov	r2, r3
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f8ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f8b0:	4259      	negs	r1, r3
 800f8b2:	f003 031f 	and.w	r3, r3, #31
 800f8b6:	f001 011f 	and.w	r1, r1, #31
 800f8ba:	bf58      	it	pl
 800f8bc:	424b      	negpl	r3, r1
 800f8be:	fa22 f303 	lsr.w	r3, r2, r3
 800f8c2:	f003 0301 	and.w	r3, r3, #1
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d021      	beq.n	800f90e <lwip_selscan+0x24a>
 800f8ca:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d01e      	beq.n	800f90e <lwip_selscan+0x24a>
        FD_SET(i, &lwriteset);
 800f8d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	da00      	bge.n	800f8d8 <lwip_selscan+0x214>
 800f8d6:	331f      	adds	r3, #31
 800f8d8:	115b      	asrs	r3, r3, #5
 800f8da:	461a      	mov	r2, r3
 800f8dc:	0093      	lsls	r3, r2, #2
 800f8de:	3360      	adds	r3, #96	; 0x60
 800f8e0:	443b      	add	r3, r7
 800f8e2:	f853 1c44 	ldr.w	r1, [r3, #-68]
 800f8e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f8e8:	4258      	negs	r0, r3
 800f8ea:	f003 031f 	and.w	r3, r3, #31
 800f8ee:	f000 001f 	and.w	r0, r0, #31
 800f8f2:	bf58      	it	pl
 800f8f4:	4243      	negpl	r3, r0
 800f8f6:	2001      	movs	r0, #1
 800f8f8:	fa00 f303 	lsl.w	r3, r0, r3
 800f8fc:	4319      	orrs	r1, r3
 800f8fe:	0093      	lsls	r3, r2, #2
 800f900:	3360      	adds	r3, #96	; 0x60
 800f902:	443b      	add	r3, r7
 800f904:	f843 1c44 	str.w	r1, [r3, #-68]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_selscan: fd=%d ready for writing\n", i));
        nready++;
 800f908:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f90a:	3301      	adds	r3, #1
 800f90c:	65bb      	str	r3, [r7, #88]	; 0x58
      }
      /* See if netconn of this socket had an error */
      if (exceptset_in && FD_ISSET(i, exceptset_in) && (errevent != 0)) {
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	2b00      	cmp	r3, #0
 800f912:	d040      	beq.n	800f996 <lwip_selscan+0x2d2>
 800f914:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f916:	2b00      	cmp	r3, #0
 800f918:	da00      	bge.n	800f91c <lwip_selscan+0x258>
 800f91a:	331f      	adds	r3, #31
 800f91c:	115b      	asrs	r3, r3, #5
 800f91e:	461a      	mov	r2, r3
 800f920:	683b      	ldr	r3, [r7, #0]
 800f922:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f926:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f928:	4259      	negs	r1, r3
 800f92a:	f003 031f 	and.w	r3, r3, #31
 800f92e:	f001 011f 	and.w	r1, r1, #31
 800f932:	bf58      	it	pl
 800f934:	424b      	negpl	r3, r1
 800f936:	fa22 f303 	lsr.w	r3, r2, r3
 800f93a:	f003 0301 	and.w	r3, r3, #1
 800f93e:	2b00      	cmp	r3, #0
 800f940:	d029      	beq.n	800f996 <lwip_selscan+0x2d2>
 800f942:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f944:	2b00      	cmp	r3, #0
 800f946:	d026      	beq.n	800f996 <lwip_selscan+0x2d2>
        FD_SET(i, &lexceptset);
 800f948:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	da00      	bge.n	800f950 <lwip_selscan+0x28c>
 800f94e:	331f      	adds	r3, #31
 800f950:	115b      	asrs	r3, r3, #5
 800f952:	461a      	mov	r2, r3
 800f954:	0093      	lsls	r3, r2, #2
 800f956:	3360      	adds	r3, #96	; 0x60
 800f958:	443b      	add	r3, r7
 800f95a:	f853 1c4c 	ldr.w	r1, [r3, #-76]
 800f95e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f960:	4258      	negs	r0, r3
 800f962:	f003 031f 	and.w	r3, r3, #31
 800f966:	f000 001f 	and.w	r0, r0, #31
 800f96a:	bf58      	it	pl
 800f96c:	4243      	negpl	r3, r0
 800f96e:	2001      	movs	r0, #1
 800f970:	fa00 f303 	lsl.w	r3, r0, r3
 800f974:	4319      	orrs	r1, r3
 800f976:	0093      	lsls	r3, r2, #2
 800f978:	3360      	adds	r3, #96	; 0x60
 800f97a:	443b      	add	r3, r7
 800f97c:	f843 1c4c 	str.w	r1, [r3, #-76]
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_selscan: fd=%d ready for exception\n", i));
        nready++;
 800f980:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f982:	3301      	adds	r3, #1
 800f984:	65bb      	str	r3, [r7, #88]	; 0x58
 800f986:	e006      	b.n	800f996 <lwip_selscan+0x2d2>
      }
      done_socket(sock);
    } else {
      SYS_ARCH_UNPROTECT(lev);
 800f988:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800f98a:	f00b fda9 	bl	801b4e0 <sys_arch_unprotect>
      /* no a valid open socket */
      return -1;
 800f98e:	f04f 33ff 	mov.w	r3, #4294967295
 800f992:	e02b      	b.n	800f9ec <lwip_selscan+0x328>
      continue;
 800f994:	bf00      	nop
  for (i = LWIP_SOCKET_OFFSET; i < maxfdp1; i++) {
 800f996:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f998:	3301      	adds	r3, #1
 800f99a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f99c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	429a      	cmp	r2, r3
 800f9a2:	f6ff aece 	blt.w	800f742 <lwip_selscan+0x7e>
    }
  }
  /* copy local sets to the ones provided as arguments */
  *readset_out = lreadset;
 800f9a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800f9a8:	461a      	mov	r2, r3
 800f9aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f9ae:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f9b2:	e882 0003 	stmia.w	r2, {r0, r1}
  *writeset_out = lwriteset;
 800f9b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f9b8:	461a      	mov	r2, r3
 800f9ba:	f107 031c 	add.w	r3, r7, #28
 800f9be:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f9c2:	e882 0003 	stmia.w	r2, {r0, r1}
  *exceptset_out = lexceptset;
 800f9c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f9c8:	461a      	mov	r2, r3
 800f9ca:	f107 0314 	add.w	r3, r7, #20
 800f9ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 800f9d2:	e882 0003 	stmia.w	r2, {r0, r1}

  LWIP_ASSERT("nready >= 0", nready >= 0);
 800f9d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	da06      	bge.n	800f9ea <lwip_selscan+0x326>
 800f9dc:	4b05      	ldr	r3, [pc, #20]	; (800f9f4 <lwip_selscan+0x330>)
 800f9de:	f240 7269 	movw	r2, #1897	; 0x769
 800f9e2:	4905      	ldr	r1, [pc, #20]	; (800f9f8 <lwip_selscan+0x334>)
 800f9e4:	4805      	ldr	r0, [pc, #20]	; (800f9fc <lwip_selscan+0x338>)
 800f9e6:	f00b fdd5 	bl	801b594 <iprintf>
  return nready;
 800f9ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
}
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	3760      	adds	r7, #96	; 0x60
 800f9f0:	46bd      	mov	sp, r7
 800f9f2:	bd80      	pop	{r7, pc}
 800f9f4:	0801d368 	.word	0x0801d368
 800f9f8:	0801d698 	.word	0x0801d698
 800f9fc:	0801d3bc 	.word	0x0801d3bc

0800fa00 <lwip_select>:
#endif /* LWIP_NETCONN_FULLDUPLEX */

int
lwip_select(int maxfdp1, fd_set *readset, fd_set *writeset, fd_set *exceptset,
            struct timeval *timeout)
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b0a0      	sub	sp, #128	; 0x80
 800fa04:	af04      	add	r7, sp, #16
 800fa06:	60f8      	str	r0, [r7, #12]
 800fa08:	60b9      	str	r1, [r7, #8]
 800fa0a:	607a      	str	r2, [r7, #4]
 800fa0c:	603b      	str	r3, [r7, #0]
  u32_t waitres = 0;
 800fa0e:	2300      	movs	r3, #0
 800fa10:	66fb      	str	r3, [r7, #108]	; 0x6c
  LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_select(%d, %p, %p, %p, tvsec=%"S32_F" tvusec=%"S32_F")\n",
                              maxfdp1, (void *)readset, (void *) writeset, (void *) exceptset,
                              timeout ? (s32_t)timeout->tv_sec : (s32_t) - 1,
                              timeout ? (s32_t)timeout->tv_usec : (s32_t) - 1));

  if ((maxfdp1 < 0) || (maxfdp1 > LWIP_SELECT_MAXNFDS)) {
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	db02      	blt.n	800fa1e <lwip_select+0x1e>
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	2b40      	cmp	r3, #64	; 0x40
 800fa1c:	dd05      	ble.n	800fa2a <lwip_select+0x2a>
    set_errno(EINVAL);
 800fa1e:	4b92      	ldr	r3, [pc, #584]	; (800fc68 <lwip_select+0x268>)
 800fa20:	2216      	movs	r2, #22
 800fa22:	601a      	str	r2, [r3, #0]
    return -1;
 800fa24:	f04f 33ff 	mov.w	r3, #4294967295
 800fa28:	e1eb      	b.n	800fe02 <lwip_select+0x402>

  lwip_select_inc_sockets_used(maxfdp1, readset, writeset, exceptset, &used_sockets);

  /* Go through each socket in each list to count number of sockets which
     currently match */
  nready = lwip_selscan(maxfdp1, readset, writeset, exceptset, &lreadset, &lwriteset, &lexceptset);
 800fa2a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800fa2e:	9302      	str	r3, [sp, #8]
 800fa30:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800fa34:	9301      	str	r3, [sp, #4]
 800fa36:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800fa3a:	9300      	str	r3, [sp, #0]
 800fa3c:	683b      	ldr	r3, [r7, #0]
 800fa3e:	687a      	ldr	r2, [r7, #4]
 800fa40:	68b9      	ldr	r1, [r7, #8]
 800fa42:	68f8      	ldr	r0, [r7, #12]
 800fa44:	f7ff fe3e 	bl	800f6c4 <lwip_selscan>
 800fa48:	66b8      	str	r0, [r7, #104]	; 0x68

  if (nready < 0) {
 800fa4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	da05      	bge.n	800fa5c <lwip_select+0x5c>
    /* one of the sockets in one of the fd_sets was invalid */
    set_errno(EBADF);
 800fa50:	4b85      	ldr	r3, [pc, #532]	; (800fc68 <lwip_select+0x268>)
 800fa52:	2209      	movs	r2, #9
 800fa54:	601a      	str	r2, [r3, #0]
    lwip_select_dec_sockets_used(maxfdp1, &used_sockets);
    return -1;
 800fa56:	f04f 33ff 	mov.w	r3, #4294967295
 800fa5a:	e1d2      	b.n	800fe02 <lwip_select+0x402>
  } else if (nready > 0) {
 800fa5c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	f300 81ad 	bgt.w	800fdbe <lwip_select+0x3be>
    /* one or more sockets are set, no need to wait */
    LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_select: nready=%d\n", nready));
  } else {
    /* If we don't have any current events, then suspend if we are supposed to */
    if (timeout && timeout->tv_sec == 0 && timeout->tv_usec == 0) {
 800fa64:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d009      	beq.n	800fa7e <lwip_select+0x7e>
 800fa6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa70:	4313      	orrs	r3, r2
 800fa72:	d104      	bne.n	800fa7e <lwip_select+0x7e>
 800fa74:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa76:	689b      	ldr	r3, [r3, #8]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	f000 81a0 	beq.w	800fdbe <lwip_select+0x3be>
         list is only valid while we are in this function, so it's ok
         to use local variables (unless we're running in MPU compatible
         mode). */
      API_SELECT_CB_VAR_DECLARE(select_cb);
      API_SELECT_CB_VAR_ALLOC(select_cb, set_errno(ENOMEM); lwip_select_dec_sockets_used(maxfdp1, &used_sockets); return -1);
      memset(&API_SELECT_CB_VAR_REF(select_cb), 0, sizeof(struct lwip_select_cb));
 800fa7e:	f107 0310 	add.w	r3, r7, #16
 800fa82:	2224      	movs	r2, #36	; 0x24
 800fa84:	2100      	movs	r1, #0
 800fa86:	4618      	mov	r0, r3
 800fa88:	f00b fd7c 	bl	801b584 <memset>

      API_SELECT_CB_VAR_REF(select_cb).readset = readset;
 800fa8c:	68bb      	ldr	r3, [r7, #8]
 800fa8e:	61bb      	str	r3, [r7, #24]
      API_SELECT_CB_VAR_REF(select_cb).writeset = writeset;
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	61fb      	str	r3, [r7, #28]
      API_SELECT_CB_VAR_REF(select_cb).exceptset = exceptset;
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	623b      	str	r3, [r7, #32]
#if LWIP_NETCONN_SEM_PER_THREAD
      API_SELECT_CB_VAR_REF(select_cb).sem = LWIP_NETCONN_THREAD_SEM_GET();
#else /* LWIP_NETCONN_SEM_PER_THREAD */
      if (sys_sem_new(&API_SELECT_CB_VAR_REF(select_cb).sem, 0) != ERR_OK) {
 800fa98:	f107 0310 	add.w	r3, r7, #16
 800fa9c:	3320      	adds	r3, #32
 800fa9e:	2100      	movs	r1, #0
 800faa0:	4618      	mov	r0, r3
 800faa2:	f00b fc23 	bl	801b2ec <sys_sem_new>
 800faa6:	4603      	mov	r3, r0
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d005      	beq.n	800fab8 <lwip_select+0xb8>
        /* failed to create semaphore */
        set_errno(ENOMEM);
 800faac:	4b6e      	ldr	r3, [pc, #440]	; (800fc68 <lwip_select+0x268>)
 800faae:	220c      	movs	r2, #12
 800fab0:	601a      	str	r2, [r3, #0]
        lwip_select_dec_sockets_used(maxfdp1, &used_sockets);
        API_SELECT_CB_VAR_FREE(select_cb);
        return -1;
 800fab2:	f04f 33ff 	mov.w	r3, #4294967295
 800fab6:	e1a4      	b.n	800fe02 <lwip_select+0x402>
      }
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

      lwip_link_select_cb(&API_SELECT_CB_VAR_REF(select_cb));
 800fab8:	f107 0310 	add.w	r3, r7, #16
 800fabc:	4618      	mov	r0, r3
 800fabe:	f7ff fd97 	bl	800f5f0 <lwip_link_select_cb>

      /* Increase select_waiting for each socket we are interested in */
      maxfdp2 = maxfdp1;
 800fac2:	68fb      	ldr	r3, [r7, #12]
 800fac4:	65fb      	str	r3, [r7, #92]	; 0x5c
      for (i = LWIP_SOCKET_OFFSET; i < maxfdp1; i++) {
 800fac6:	2300      	movs	r3, #0
 800fac8:	663b      	str	r3, [r7, #96]	; 0x60
 800faca:	e086      	b.n	800fbda <lwip_select+0x1da>
        if ((readset && FD_ISSET(i, readset)) ||
 800facc:	68bb      	ldr	r3, [r7, #8]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d016      	beq.n	800fb00 <lwip_select+0x100>
 800fad2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	da00      	bge.n	800fada <lwip_select+0xda>
 800fad8:	331f      	adds	r3, #31
 800fada:	115b      	asrs	r3, r3, #5
 800fadc:	461a      	mov	r2, r3
 800fade:	68bb      	ldr	r3, [r7, #8]
 800fae0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fae4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fae6:	4259      	negs	r1, r3
 800fae8:	f003 031f 	and.w	r3, r3, #31
 800faec:	f001 011f 	and.w	r1, r1, #31
 800faf0:	bf58      	it	pl
 800faf2:	424b      	negpl	r3, r1
 800faf4:	fa22 f303 	lsr.w	r3, r2, r3
 800faf8:	f003 0301 	and.w	r3, r3, #1
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d133      	bne.n	800fb68 <lwip_select+0x168>
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d016      	beq.n	800fb34 <lwip_select+0x134>
            (writeset && FD_ISSET(i, writeset)) ||
 800fb06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	da00      	bge.n	800fb0e <lwip_select+0x10e>
 800fb0c:	331f      	adds	r3, #31
 800fb0e:	115b      	asrs	r3, r3, #5
 800fb10:	461a      	mov	r2, r3
 800fb12:	687b      	ldr	r3, [r7, #4]
 800fb14:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fb18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb1a:	4259      	negs	r1, r3
 800fb1c:	f003 031f 	and.w	r3, r3, #31
 800fb20:	f001 011f 	and.w	r1, r1, #31
 800fb24:	bf58      	it	pl
 800fb26:	424b      	negpl	r3, r1
 800fb28:	fa22 f303 	lsr.w	r3, r2, r3
 800fb2c:	f003 0301 	and.w	r3, r3, #1
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	d119      	bne.n	800fb68 <lwip_select+0x168>
 800fb34:	683b      	ldr	r3, [r7, #0]
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d04c      	beq.n	800fbd4 <lwip_select+0x1d4>
            (exceptset && FD_ISSET(i, exceptset))) {
 800fb3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	da00      	bge.n	800fb42 <lwip_select+0x142>
 800fb40:	331f      	adds	r3, #31
 800fb42:	115b      	asrs	r3, r3, #5
 800fb44:	461a      	mov	r2, r3
 800fb46:	683b      	ldr	r3, [r7, #0]
 800fb48:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fb4c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fb4e:	4259      	negs	r1, r3
 800fb50:	f003 031f 	and.w	r3, r3, #31
 800fb54:	f001 011f 	and.w	r1, r1, #31
 800fb58:	bf58      	it	pl
 800fb5a:	424b      	negpl	r3, r1
 800fb5c:	fa22 f303 	lsr.w	r3, r2, r3
 800fb60:	f003 0301 	and.w	r3, r3, #1
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d035      	beq.n	800fbd4 <lwip_select+0x1d4>
          struct lwip_sock *sock;
          SYS_ARCH_PROTECT(lev);
 800fb68:	f00b fcac 	bl	801b4c4 <sys_arch_protect>
 800fb6c:	65b8      	str	r0, [r7, #88]	; 0x58
          sock = tryget_socket_unconn_locked(i);
 800fb6e:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800fb70:	f7ff f8b5 	bl	800ecde <tryget_socket_unconn_locked>
 800fb74:	6578      	str	r0, [r7, #84]	; 0x54
          if (sock != NULL) {
 800fb76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d01f      	beq.n	800fbbc <lwip_select+0x1bc>
            sock->select_waiting++;
 800fb7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb7e:	7b9b      	ldrb	r3, [r3, #14]
 800fb80:	3301      	adds	r3, #1
 800fb82:	b2da      	uxtb	r2, r3
 800fb84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb86:	739a      	strb	r2, [r3, #14]
            if (sock->select_waiting == 0) {
 800fb88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb8a:	7b9b      	ldrb	r3, [r3, #14]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d111      	bne.n	800fbb4 <lwip_select+0x1b4>
              /* overflow - too many threads waiting */
              sock->select_waiting--;
 800fb90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb92:	7b9b      	ldrb	r3, [r3, #14]
 800fb94:	3b01      	subs	r3, #1
 800fb96:	b2da      	uxtb	r2, r3
 800fb98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fb9a:	739a      	strb	r2, [r3, #14]
              nready = -1;
 800fb9c:	f04f 33ff 	mov.w	r3, #4294967295
 800fba0:	66bb      	str	r3, [r7, #104]	; 0x68
              maxfdp2 = i;
 800fba2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fba4:	65fb      	str	r3, [r7, #92]	; 0x5c
              SYS_ARCH_UNPROTECT(lev);
 800fba6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fba8:	f00b fc9a 	bl	801b4e0 <sys_arch_unprotect>
              done_socket(sock);
              set_errno(EBUSY);
 800fbac:	4b2e      	ldr	r3, [pc, #184]	; (800fc68 <lwip_select+0x268>)
 800fbae:	2210      	movs	r2, #16
 800fbb0:	601a      	str	r2, [r3, #0]
              break;
 800fbb2:	e017      	b.n	800fbe4 <lwip_select+0x1e4>
            }
            SYS_ARCH_UNPROTECT(lev);
 800fbb4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fbb6:	f00b fc93 	bl	801b4e0 <sys_arch_unprotect>
 800fbba:	e00b      	b.n	800fbd4 <lwip_select+0x1d4>
            done_socket(sock);
          } else {
            /* Not a valid socket */
            nready = -1;
 800fbbc:	f04f 33ff 	mov.w	r3, #4294967295
 800fbc0:	66bb      	str	r3, [r7, #104]	; 0x68
            maxfdp2 = i;
 800fbc2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fbc4:	65fb      	str	r3, [r7, #92]	; 0x5c
            SYS_ARCH_UNPROTECT(lev);
 800fbc6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fbc8:	f00b fc8a 	bl	801b4e0 <sys_arch_unprotect>
            set_errno(EBADF);
 800fbcc:	4b26      	ldr	r3, [pc, #152]	; (800fc68 <lwip_select+0x268>)
 800fbce:	2209      	movs	r2, #9
 800fbd0:	601a      	str	r2, [r3, #0]
            break;
 800fbd2:	e007      	b.n	800fbe4 <lwip_select+0x1e4>
      for (i = LWIP_SOCKET_OFFSET; i < maxfdp1; i++) {
 800fbd4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fbd6:	3301      	adds	r3, #1
 800fbd8:	663b      	str	r3, [r7, #96]	; 0x60
 800fbda:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	429a      	cmp	r2, r3
 800fbe0:	f6ff af74 	blt.w	800facc <lwip_select+0xcc>
          }
        }
      }

      if (nready >= 0) {
 800fbe4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	db3b      	blt.n	800fc62 <lwip_select+0x262>
        /* Call lwip_selscan again: there could have been events between
           the last scan (without us on the list) and putting us on the list! */
        nready = lwip_selscan(maxfdp1, readset, writeset, exceptset, &lreadset, &lwriteset, &lexceptset);
 800fbea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800fbee:	9302      	str	r3, [sp, #8]
 800fbf0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800fbf4:	9301      	str	r3, [sp, #4]
 800fbf6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800fbfa:	9300      	str	r3, [sp, #0]
 800fbfc:	683b      	ldr	r3, [r7, #0]
 800fbfe:	687a      	ldr	r2, [r7, #4]
 800fc00:	68b9      	ldr	r1, [r7, #8]
 800fc02:	68f8      	ldr	r0, [r7, #12]
 800fc04:	f7ff fd5e 	bl	800f6c4 <lwip_selscan>
 800fc08:	66b8      	str	r0, [r7, #104]	; 0x68
        if (!nready) {
 800fc0a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d128      	bne.n	800fc62 <lwip_select+0x262>
          /* Still none ready, just wait to be woken */
          if (timeout == 0) {
 800fc10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d102      	bne.n	800fc1c <lwip_select+0x21c>
            /* Wait forever */
            msectimeout = 0;
 800fc16:	2300      	movs	r3, #0
 800fc18:	667b      	str	r3, [r7, #100]	; 0x64
 800fc1a:	e01a      	b.n	800fc52 <lwip_select+0x252>
          } else {
            long msecs_long = ((timeout->tv_sec * 1000) + ((timeout->tv_usec + 500) / 1000));
 800fc1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800fc26:	fb03 f202 	mul.w	r2, r3, r2
 800fc2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fc2c:	689b      	ldr	r3, [r3, #8]
 800fc2e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800fc32:	490e      	ldr	r1, [pc, #56]	; (800fc6c <lwip_select+0x26c>)
 800fc34:	fb81 0103 	smull	r0, r1, r1, r3
 800fc38:	1189      	asrs	r1, r1, #6
 800fc3a:	17db      	asrs	r3, r3, #31
 800fc3c:	1acb      	subs	r3, r1, r3
 800fc3e:	4413      	add	r3, r2
 800fc40:	653b      	str	r3, [r7, #80]	; 0x50
            if (msecs_long <= 0) {
 800fc42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	dc02      	bgt.n	800fc4e <lwip_select+0x24e>
              /* Wait 1ms at least (0 means wait forever) */
              msectimeout = 1;
 800fc48:	2301      	movs	r3, #1
 800fc4a:	667b      	str	r3, [r7, #100]	; 0x64
 800fc4c:	e001      	b.n	800fc52 <lwip_select+0x252>
            } else {
              msectimeout = (u32_t)msecs_long;
 800fc4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fc50:	667b      	str	r3, [r7, #100]	; 0x64
            }
          }

          waitres = sys_arch_sem_wait(SELECT_SEM_PTR(API_SELECT_CB_VAR_REF(select_cb).sem), msectimeout);
 800fc52:	f107 0310 	add.w	r3, r7, #16
 800fc56:	3320      	adds	r3, #32
 800fc58:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800fc5a:	4618      	mov	r0, r3
 800fc5c:	f00b fb6b 	bl	801b336 <sys_arch_sem_wait>
 800fc60:	66f8      	str	r0, [r7, #108]	; 0x6c
#endif
        }
      }

      /* Decrease select_waiting for each socket we are interested in */
      for (i = LWIP_SOCKET_OFFSET; i < maxfdp2; i++) {
 800fc62:	2300      	movs	r3, #0
 800fc64:	663b      	str	r3, [r7, #96]	; 0x60
 800fc66:	e080      	b.n	800fd6a <lwip_select+0x36a>
 800fc68:	200111e4 	.word	0x200111e4
 800fc6c:	10624dd3 	.word	0x10624dd3
        if ((readset && FD_ISSET(i, readset)) ||
 800fc70:	68bb      	ldr	r3, [r7, #8]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d016      	beq.n	800fca4 <lwip_select+0x2a4>
 800fc76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	da00      	bge.n	800fc7e <lwip_select+0x27e>
 800fc7c:	331f      	adds	r3, #31
 800fc7e:	115b      	asrs	r3, r3, #5
 800fc80:	461a      	mov	r2, r3
 800fc82:	68bb      	ldr	r3, [r7, #8]
 800fc84:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fc88:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fc8a:	4259      	negs	r1, r3
 800fc8c:	f003 031f 	and.w	r3, r3, #31
 800fc90:	f001 011f 	and.w	r1, r1, #31
 800fc94:	bf58      	it	pl
 800fc96:	424b      	negpl	r3, r1
 800fc98:	fa22 f303 	lsr.w	r3, r2, r3
 800fc9c:	f003 0301 	and.w	r3, r3, #1
 800fca0:	2b00      	cmp	r3, #0
 800fca2:	d133      	bne.n	800fd0c <lwip_select+0x30c>
 800fca4:	687b      	ldr	r3, [r7, #4]
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d016      	beq.n	800fcd8 <lwip_select+0x2d8>
            (writeset && FD_ISSET(i, writeset)) ||
 800fcaa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	da00      	bge.n	800fcb2 <lwip_select+0x2b2>
 800fcb0:	331f      	adds	r3, #31
 800fcb2:	115b      	asrs	r3, r3, #5
 800fcb4:	461a      	mov	r2, r3
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fcbc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fcbe:	4259      	negs	r1, r3
 800fcc0:	f003 031f 	and.w	r3, r3, #31
 800fcc4:	f001 011f 	and.w	r1, r1, #31
 800fcc8:	bf58      	it	pl
 800fcca:	424b      	negpl	r3, r1
 800fccc:	fa22 f303 	lsr.w	r3, r2, r3
 800fcd0:	f003 0301 	and.w	r3, r3, #1
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d119      	bne.n	800fd0c <lwip_select+0x30c>
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d042      	beq.n	800fd64 <lwip_select+0x364>
            (exceptset && FD_ISSET(i, exceptset))) {
 800fcde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	da00      	bge.n	800fce6 <lwip_select+0x2e6>
 800fce4:	331f      	adds	r3, #31
 800fce6:	115b      	asrs	r3, r3, #5
 800fce8:	461a      	mov	r2, r3
 800fcea:	683b      	ldr	r3, [r7, #0]
 800fcec:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fcf0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fcf2:	4259      	negs	r1, r3
 800fcf4:	f003 031f 	and.w	r3, r3, #31
 800fcf8:	f001 011f 	and.w	r1, r1, #31
 800fcfc:	bf58      	it	pl
 800fcfe:	424b      	negpl	r3, r1
 800fd00:	fa22 f303 	lsr.w	r3, r2, r3
 800fd04:	f003 0301 	and.w	r3, r3, #1
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d02b      	beq.n	800fd64 <lwip_select+0x364>
          struct lwip_sock *sock;
          SYS_ARCH_PROTECT(lev);
 800fd0c:	f00b fbda 	bl	801b4c4 <sys_arch_protect>
 800fd10:	65b8      	str	r0, [r7, #88]	; 0x58
          sock = tryget_socket_unconn_locked(i);
 800fd12:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800fd14:	f7fe ffe3 	bl	800ecde <tryget_socket_unconn_locked>
 800fd18:	64f8      	str	r0, [r7, #76]	; 0x4c
          if (sock != NULL) {
 800fd1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d018      	beq.n	800fd52 <lwip_select+0x352>
            /* for now, handle select_waiting==0... */
            LWIP_ASSERT("sock->select_waiting > 0", sock->select_waiting > 0);
 800fd20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fd22:	7b9b      	ldrb	r3, [r3, #14]
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d106      	bne.n	800fd36 <lwip_select+0x336>
 800fd28:	4b38      	ldr	r3, [pc, #224]	; (800fe0c <lwip_select+0x40c>)
 800fd2a:	f640 023c 	movw	r2, #2108	; 0x83c
 800fd2e:	4938      	ldr	r1, [pc, #224]	; (800fe10 <lwip_select+0x410>)
 800fd30:	4838      	ldr	r0, [pc, #224]	; (800fe14 <lwip_select+0x414>)
 800fd32:	f00b fc2f 	bl	801b594 <iprintf>
            if (sock->select_waiting > 0) {
 800fd36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fd38:	7b9b      	ldrb	r3, [r3, #14]
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d005      	beq.n	800fd4a <lwip_select+0x34a>
              sock->select_waiting--;
 800fd3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fd40:	7b9b      	ldrb	r3, [r3, #14]
 800fd42:	3b01      	subs	r3, #1
 800fd44:	b2da      	uxtb	r2, r3
 800fd46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fd48:	739a      	strb	r2, [r3, #14]
            }
            SYS_ARCH_UNPROTECT(lev);
 800fd4a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fd4c:	f00b fbc8 	bl	801b4e0 <sys_arch_unprotect>
 800fd50:	e008      	b.n	800fd64 <lwip_select+0x364>
            done_socket(sock);
          } else {
            SYS_ARCH_UNPROTECT(lev);
 800fd52:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fd54:	f00b fbc4 	bl	801b4e0 <sys_arch_unprotect>
            /* Not a valid socket */
            nready = -1;
 800fd58:	f04f 33ff 	mov.w	r3, #4294967295
 800fd5c:	66bb      	str	r3, [r7, #104]	; 0x68
            set_errno(EBADF);
 800fd5e:	4b2e      	ldr	r3, [pc, #184]	; (800fe18 <lwip_select+0x418>)
 800fd60:	2209      	movs	r2, #9
 800fd62:	601a      	str	r2, [r3, #0]
      for (i = LWIP_SOCKET_OFFSET; i < maxfdp2; i++) {
 800fd64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fd66:	3301      	adds	r3, #1
 800fd68:	663b      	str	r3, [r7, #96]	; 0x60
 800fd6a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800fd6c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fd6e:	429a      	cmp	r2, r3
 800fd70:	f6ff af7e 	blt.w	800fc70 <lwip_select+0x270>
          }
        }
      }

      lwip_unlink_select_cb(&API_SELECT_CB_VAR_REF(select_cb));
 800fd74:	f107 0310 	add.w	r3, r7, #16
 800fd78:	4618      	mov	r0, r3
 800fd7a:	f7ff fc5b 	bl	800f634 <lwip_unlink_select_cb>
      if (API_SELECT_CB_VAR_REF(select_cb).sem_signalled && (!waited || (waitres == SYS_ARCH_TIMEOUT))) {
        /* don't leave the thread-local semaphore signalled */
        sys_arch_sem_wait(API_SELECT_CB_VAR_REF(select_cb).sem, 1);
      }
#else /* LWIP_NETCONN_SEM_PER_THREAD */
      sys_sem_free(&API_SELECT_CB_VAR_REF(select_cb).sem);
 800fd7e:	f107 0310 	add.w	r3, r7, #16
 800fd82:	3320      	adds	r3, #32
 800fd84:	4618      	mov	r0, r3
 800fd86:	f00b fb14 	bl	801b3b2 <sys_sem_free>
#endif /* LWIP_NETCONN_SEM_PER_THREAD */
      API_SELECT_CB_VAR_FREE(select_cb);

      if (nready < 0) {
 800fd8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	da02      	bge.n	800fd96 <lwip_select+0x396>
        /* This happens when a socket got closed while waiting */
        lwip_select_dec_sockets_used(maxfdp1, &used_sockets);
        return -1;
 800fd90:	f04f 33ff 	mov.w	r3, #4294967295
 800fd94:	e035      	b.n	800fe02 <lwip_select+0x402>
      }

      if (waitres == SYS_ARCH_TIMEOUT) {
 800fd96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fd98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd9c:	d00f      	beq.n	800fdbe <lwip_select+0x3be>
        LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_select: timeout expired\n"));
        /* This is OK as the local fdsets are empty and nready is zero,
           or we would have returned earlier. */
      } else {
        /* See what's set now after waiting */
        nready = lwip_selscan(maxfdp1, readset, writeset, exceptset, &lreadset, &lwriteset, &lexceptset);
 800fd9e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800fda2:	9302      	str	r3, [sp, #8]
 800fda4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800fda8:	9301      	str	r3, [sp, #4]
 800fdaa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800fdae:	9300      	str	r3, [sp, #0]
 800fdb0:	683b      	ldr	r3, [r7, #0]
 800fdb2:	687a      	ldr	r2, [r7, #4]
 800fdb4:	68b9      	ldr	r1, [r7, #8]
 800fdb6:	68f8      	ldr	r0, [r7, #12]
 800fdb8:	f7ff fc84 	bl	800f6c4 <lwip_selscan>
 800fdbc:	66b8      	str	r0, [r7, #104]	; 0x68
    }
  }

  lwip_select_dec_sockets_used(maxfdp1, &used_sockets);
  set_errno(0);
  if (readset) {
 800fdbe:	68bb      	ldr	r3, [r7, #8]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d007      	beq.n	800fdd4 <lwip_select+0x3d4>
    *readset = lreadset;
 800fdc4:	68bb      	ldr	r3, [r7, #8]
 800fdc6:	461a      	mov	r2, r3
 800fdc8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800fdcc:	e893 0003 	ldmia.w	r3, {r0, r1}
 800fdd0:	e882 0003 	stmia.w	r2, {r0, r1}
  }
  if (writeset) {
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d007      	beq.n	800fdea <lwip_select+0x3ea>
    *writeset = lwriteset;
 800fdda:	687b      	ldr	r3, [r7, #4]
 800fddc:	461a      	mov	r2, r3
 800fdde:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800fde2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800fde6:	e882 0003 	stmia.w	r2, {r0, r1}
  }
  if (exceptset) {
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	2b00      	cmp	r3, #0
 800fdee:	d007      	beq.n	800fe00 <lwip_select+0x400>
    *exceptset = lexceptset;
 800fdf0:	683b      	ldr	r3, [r7, #0]
 800fdf2:	461a      	mov	r2, r3
 800fdf4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800fdf8:	e893 0003 	ldmia.w	r3, {r0, r1}
 800fdfc:	e882 0003 	stmia.w	r2, {r0, r1}
  }
  return nready;
 800fe00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
}
 800fe02:	4618      	mov	r0, r3
 800fe04:	3770      	adds	r7, #112	; 0x70
 800fe06:	46bd      	mov	sp, r7
 800fe08:	bd80      	pop	{r7, pc}
 800fe0a:	bf00      	nop
 800fe0c:	0801d368 	.word	0x0801d368
 800fe10:	0801d6a4 	.word	0x0801d6a4
 800fe14:	0801d3bc 	.word	0x0801d3bc
 800fe18:	200111e4 	.word	0x200111e4

0800fe1c <lwip_poll_should_wake>:
 * Check whether event_callback should wake up a thread waiting in
 * lwip_poll.
 */
static int
lwip_poll_should_wake(const struct lwip_select_cb *scb, int fd, int has_recvevent, int has_sendevent, int has_errevent)
{
 800fe1c:	b480      	push	{r7}
 800fe1e:	b087      	sub	sp, #28
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	60f8      	str	r0, [r7, #12]
 800fe24:	60b9      	str	r1, [r7, #8]
 800fe26:	607a      	str	r2, [r7, #4]
 800fe28:	603b      	str	r3, [r7, #0]
  nfds_t fdi;
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	617b      	str	r3, [r7, #20]
 800fe2e:	e02c      	b.n	800fe8a <lwip_poll_should_wake+0x6e>
    const struct pollfd *pollfd = &scb->poll_fds[fdi];
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	695a      	ldr	r2, [r3, #20]
 800fe34:	697b      	ldr	r3, [r7, #20]
 800fe36:	00db      	lsls	r3, r3, #3
 800fe38:	4413      	add	r3, r2
 800fe3a:	613b      	str	r3, [r7, #16]
    if (pollfd->fd == fd) {
 800fe3c:	693b      	ldr	r3, [r7, #16]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	68ba      	ldr	r2, [r7, #8]
 800fe42:	429a      	cmp	r2, r3
 800fe44:	d11e      	bne.n	800fe84 <lwip_poll_should_wake+0x68>
      /* Do not update pollfd->revents right here;
         that would be a data race because lwip_pollscan
         accesses revents without protecting. */
      if (has_recvevent && (pollfd->events & POLLIN) != 0) {
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d009      	beq.n	800fe60 <lwip_poll_should_wake+0x44>
 800fe4c:	693b      	ldr	r3, [r7, #16]
 800fe4e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800fe52:	b29b      	uxth	r3, r3
 800fe54:	f003 0301 	and.w	r3, r3, #1
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d001      	beq.n	800fe60 <lwip_poll_should_wake+0x44>
        return 1;
 800fe5c:	2301      	movs	r3, #1
 800fe5e:	e01a      	b.n	800fe96 <lwip_poll_should_wake+0x7a>
      }
      if (has_sendevent && (pollfd->events & POLLOUT) != 0) {
 800fe60:	683b      	ldr	r3, [r7, #0]
 800fe62:	2b00      	cmp	r3, #0
 800fe64:	d009      	beq.n	800fe7a <lwip_poll_should_wake+0x5e>
 800fe66:	693b      	ldr	r3, [r7, #16]
 800fe68:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800fe6c:	b29b      	uxth	r3, r3
 800fe6e:	f003 0302 	and.w	r3, r3, #2
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d001      	beq.n	800fe7a <lwip_poll_should_wake+0x5e>
        return 1;
 800fe76:	2301      	movs	r3, #1
 800fe78:	e00d      	b.n	800fe96 <lwip_poll_should_wake+0x7a>
      }
      if (has_errevent) {
 800fe7a:	6a3b      	ldr	r3, [r7, #32]
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d001      	beq.n	800fe84 <lwip_poll_should_wake+0x68>
        /* POLLERR is output only. */
        return 1;
 800fe80:	2301      	movs	r3, #1
 800fe82:	e008      	b.n	800fe96 <lwip_poll_should_wake+0x7a>
  for (fdi = 0; fdi < scb->poll_nfds; fdi++) {
 800fe84:	697b      	ldr	r3, [r7, #20]
 800fe86:	3301      	adds	r3, #1
 800fe88:	617b      	str	r3, [r7, #20]
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	699b      	ldr	r3, [r3, #24]
 800fe8e:	697a      	ldr	r2, [r7, #20]
 800fe90:	429a      	cmp	r2, r3
 800fe92:	d3cd      	bcc.n	800fe30 <lwip_poll_should_wake+0x14>
      }
    }
  }
  return 0;
 800fe94:	2300      	movs	r3, #0
}
 800fe96:	4618      	mov	r0, r3
 800fe98:	371c      	adds	r7, #28
 800fe9a:	46bd      	mov	sp, r7
 800fe9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea0:	4770      	bx	lr
	...

0800fea4 <event_callback>:
 *   NETCONN_EVT_ERROR
 * This requirement will be asserted in select_check_waiters()
 */
static void
event_callback(struct netconn *conn, enum netconn_evt evt, u16_t len)
{
 800fea4:	b580      	push	{r7, lr}
 800fea6:	b08a      	sub	sp, #40	; 0x28
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	6078      	str	r0, [r7, #4]
 800feac:	460b      	mov	r3, r1
 800feae:	70fb      	strb	r3, [r7, #3]
 800feb0:	4613      	mov	r3, r2
 800feb2:	803b      	strh	r3, [r7, #0]
  SYS_ARCH_DECL_PROTECT(lev);

  LWIP_UNUSED_ARG(len);

  /* Get socket */
  if (conn) {
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	f000 80a4 	beq.w	8010004 <event_callback+0x160>
    s = conn->socket;
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	699b      	ldr	r3, [r3, #24]
 800fec0:	627b      	str	r3, [r7, #36]	; 0x24
    if (s < 0) {
 800fec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fec4:	2b00      	cmp	r3, #0
 800fec6:	da18      	bge.n	800fefa <event_callback+0x56>
      /* Data comes in right away after an accept, even though
       * the server task might not have created a new socket yet.
       * Just count down (or up) if that's the case and we
       * will use the data later. Note that only receive events
       * can happen before the new socket is set up. */
      SYS_ARCH_PROTECT(lev);
 800fec8:	f00b fafc 	bl	801b4c4 <sys_arch_protect>
 800fecc:	61f8      	str	r0, [r7, #28]
      if (conn->socket < 0) {
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	699b      	ldr	r3, [r3, #24]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	da0b      	bge.n	800feee <event_callback+0x4a>
        if (evt == NETCONN_EVT_RCVPLUS) {
 800fed6:	78fb      	ldrb	r3, [r7, #3]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d104      	bne.n	800fee6 <event_callback+0x42>
          /* conn->socket is -1 on initialization
             lwip_accept adjusts sock->recvevent if conn->socket < -1 */
          conn->socket--;
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	699b      	ldr	r3, [r3, #24]
 800fee0:	1e5a      	subs	r2, r3, #1
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	619a      	str	r2, [r3, #24]
        }
        SYS_ARCH_UNPROTECT(lev);
 800fee6:	69f8      	ldr	r0, [r7, #28]
 800fee8:	f00b fafa 	bl	801b4e0 <sys_arch_unprotect>
        return;
 800feec:	e08d      	b.n	801000a <event_callback+0x166>
      }
      s = conn->socket;
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	699b      	ldr	r3, [r3, #24]
 800fef2:	627b      	str	r3, [r7, #36]	; 0x24
      SYS_ARCH_UNPROTECT(lev);
 800fef4:	69f8      	ldr	r0, [r7, #28]
 800fef6:	f00b faf3 	bl	801b4e0 <sys_arch_unprotect>
    }

    sock = get_socket(s);
 800fefa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fefc:	f7fe ff12 	bl	800ed24 <get_socket>
 800ff00:	61b8      	str	r0, [r7, #24]
    if (!sock) {
 800ff02:	69bb      	ldr	r3, [r7, #24]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d07f      	beq.n	8010008 <event_callback+0x164>
    }
  } else {
    return;
  }

  check_waiters = 1;
 800ff08:	2301      	movs	r3, #1
 800ff0a:	623b      	str	r3, [r7, #32]
  SYS_ARCH_PROTECT(lev);
 800ff0c:	f00b fada 	bl	801b4c4 <sys_arch_protect>
 800ff10:	61f8      	str	r0, [r7, #28]
  /* Set event as required */
  switch (evt) {
 800ff12:	78fb      	ldrb	r3, [r7, #3]
 800ff14:	2b04      	cmp	r3, #4
 800ff16:	d83e      	bhi.n	800ff96 <event_callback+0xf2>
 800ff18:	a201      	add	r2, pc, #4	; (adr r2, 800ff20 <event_callback+0x7c>)
 800ff1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff1e:	bf00      	nop
 800ff20:	0800ff35 	.word	0x0800ff35
 800ff24:	0800ff57 	.word	0x0800ff57
 800ff28:	0800ff6f 	.word	0x0800ff6f
 800ff2c:	0800ff83 	.word	0x0800ff83
 800ff30:	0800ff8f 	.word	0x0800ff8f
    case NETCONN_EVT_RCVPLUS:
      sock->rcvevent++;
 800ff34:	69bb      	ldr	r3, [r7, #24]
 800ff36:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ff3a:	b29b      	uxth	r3, r3
 800ff3c:	3301      	adds	r3, #1
 800ff3e:	b29b      	uxth	r3, r3
 800ff40:	b21a      	sxth	r2, r3
 800ff42:	69bb      	ldr	r3, [r7, #24]
 800ff44:	811a      	strh	r2, [r3, #8]
      if (sock->rcvevent > 1) {
 800ff46:	69bb      	ldr	r3, [r7, #24]
 800ff48:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ff4c:	2b01      	cmp	r3, #1
 800ff4e:	dd2a      	ble.n	800ffa6 <event_callback+0x102>
        check_waiters = 0;
 800ff50:	2300      	movs	r3, #0
 800ff52:	623b      	str	r3, [r7, #32]
      }
      break;
 800ff54:	e027      	b.n	800ffa6 <event_callback+0x102>
    case NETCONN_EVT_RCVMINUS:
      sock->rcvevent--;
 800ff56:	69bb      	ldr	r3, [r7, #24]
 800ff58:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ff5c:	b29b      	uxth	r3, r3
 800ff5e:	3b01      	subs	r3, #1
 800ff60:	b29b      	uxth	r3, r3
 800ff62:	b21a      	sxth	r2, r3
 800ff64:	69bb      	ldr	r3, [r7, #24]
 800ff66:	811a      	strh	r2, [r3, #8]
      check_waiters = 0;
 800ff68:	2300      	movs	r3, #0
 800ff6a:	623b      	str	r3, [r7, #32]
      break;
 800ff6c:	e01c      	b.n	800ffa8 <event_callback+0x104>
    case NETCONN_EVT_SENDPLUS:
      if (sock->sendevent) {
 800ff6e:	69bb      	ldr	r3, [r7, #24]
 800ff70:	895b      	ldrh	r3, [r3, #10]
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d001      	beq.n	800ff7a <event_callback+0xd6>
        check_waiters = 0;
 800ff76:	2300      	movs	r3, #0
 800ff78:	623b      	str	r3, [r7, #32]
      }
      sock->sendevent = 1;
 800ff7a:	69bb      	ldr	r3, [r7, #24]
 800ff7c:	2201      	movs	r2, #1
 800ff7e:	815a      	strh	r2, [r3, #10]
      break;
 800ff80:	e012      	b.n	800ffa8 <event_callback+0x104>
    case NETCONN_EVT_SENDMINUS:
      sock->sendevent = 0;
 800ff82:	69bb      	ldr	r3, [r7, #24]
 800ff84:	2200      	movs	r2, #0
 800ff86:	815a      	strh	r2, [r3, #10]
      check_waiters = 0;
 800ff88:	2300      	movs	r3, #0
 800ff8a:	623b      	str	r3, [r7, #32]
      break;
 800ff8c:	e00c      	b.n	800ffa8 <event_callback+0x104>
    case NETCONN_EVT_ERROR:
      sock->errevent = 1;
 800ff8e:	69bb      	ldr	r3, [r7, #24]
 800ff90:	2201      	movs	r2, #1
 800ff92:	819a      	strh	r2, [r3, #12]
      break;
 800ff94:	e008      	b.n	800ffa8 <event_callback+0x104>
    default:
      LWIP_ASSERT("unknown event", 0);
 800ff96:	4b1e      	ldr	r3, [pc, #120]	; (8010010 <event_callback+0x16c>)
 800ff98:	f44f 621f 	mov.w	r2, #2544	; 0x9f0
 800ff9c:	491d      	ldr	r1, [pc, #116]	; (8010014 <event_callback+0x170>)
 800ff9e:	481e      	ldr	r0, [pc, #120]	; (8010018 <event_callback+0x174>)
 800ffa0:	f00b faf8 	bl	801b594 <iprintf>
      break;
 800ffa4:	e000      	b.n	800ffa8 <event_callback+0x104>
      break;
 800ffa6:	bf00      	nop
  }

  if (sock->select_waiting && check_waiters) {
 800ffa8:	69bb      	ldr	r3, [r7, #24]
 800ffaa:	7b9b      	ldrb	r3, [r3, #14]
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d025      	beq.n	800fffc <event_callback+0x158>
 800ffb0:	6a3b      	ldr	r3, [r7, #32]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d022      	beq.n	800fffc <event_callback+0x158>
    /* Save which events are active */
    int has_recvevent, has_sendevent, has_errevent;
    has_recvevent = sock->rcvevent > 0;
 800ffb6:	69bb      	ldr	r3, [r7, #24]
 800ffb8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	bfcc      	ite	gt
 800ffc0:	2301      	movgt	r3, #1
 800ffc2:	2300      	movle	r3, #0
 800ffc4:	b2db      	uxtb	r3, r3
 800ffc6:	617b      	str	r3, [r7, #20]
    has_sendevent = sock->sendevent != 0;
 800ffc8:	69bb      	ldr	r3, [r7, #24]
 800ffca:	895b      	ldrh	r3, [r3, #10]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	bf14      	ite	ne
 800ffd0:	2301      	movne	r3, #1
 800ffd2:	2300      	moveq	r3, #0
 800ffd4:	b2db      	uxtb	r3, r3
 800ffd6:	613b      	str	r3, [r7, #16]
    has_errevent = sock->errevent != 0;
 800ffd8:	69bb      	ldr	r3, [r7, #24]
 800ffda:	899b      	ldrh	r3, [r3, #12]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	bf14      	ite	ne
 800ffe0:	2301      	movne	r3, #1
 800ffe2:	2300      	moveq	r3, #0
 800ffe4:	b2db      	uxtb	r3, r3
 800ffe6:	60fb      	str	r3, [r7, #12]
    SYS_ARCH_UNPROTECT(lev);
 800ffe8:	69f8      	ldr	r0, [r7, #28]
 800ffea:	f00b fa79 	bl	801b4e0 <sys_arch_unprotect>
    /* Check any select calls waiting on this socket */
    select_check_waiters(s, has_recvevent, has_sendevent, has_errevent);
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	693a      	ldr	r2, [r7, #16]
 800fff2:	6979      	ldr	r1, [r7, #20]
 800fff4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fff6:	f000 f811 	bl	801001c <select_check_waiters>
  if (sock->select_waiting && check_waiters) {
 800fffa:	e006      	b.n	801000a <event_callback+0x166>
  } else {
    SYS_ARCH_UNPROTECT(lev);
 800fffc:	69f8      	ldr	r0, [r7, #28]
 800fffe:	f00b fa6f 	bl	801b4e0 <sys_arch_unprotect>
 8010002:	e002      	b.n	801000a <event_callback+0x166>
    return;
 8010004:	bf00      	nop
 8010006:	e000      	b.n	801000a <event_callback+0x166>
      return;
 8010008:	bf00      	nop
  }
  done_socket(sock);
}
 801000a:	3728      	adds	r7, #40	; 0x28
 801000c:	46bd      	mov	sp, r7
 801000e:	bd80      	pop	{r7, pc}
 8010010:	0801d368 	.word	0x0801d368
 8010014:	0801d6e4 	.word	0x0801d6e4
 8010018:	0801d3bc 	.word	0x0801d3bc

0801001c <select_check_waiters>:
 * of the loop, thus creating a possibility where a thread could modify the
 * select_cb_list during our UNPROTECT/PROTECT. We use a generational counter to
 * detect this change and restart the list walk. The list is expected to be small
 */
static void select_check_waiters(int s, int has_recvevent, int has_sendevent, int has_errevent)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b088      	sub	sp, #32
 8010020:	af02      	add	r7, sp, #8
 8010022:	60f8      	str	r0, [r7, #12]
 8010024:	60b9      	str	r1, [r7, #8]
 8010026:	607a      	str	r2, [r7, #4]
 8010028:	603b      	str	r3, [r7, #0]
  SYS_ARCH_PROTECT(lev);
again:
  /* remember the state of select_cb_list to detect changes */
  last_select_cb_ctr = select_cb_ctr;
#endif /* !LWIP_TCPIP_CORE_LOCKING */
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 801002a:	4b4b      	ldr	r3, [pc, #300]	; (8010158 <select_check_waiters+0x13c>)
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	617b      	str	r3, [r7, #20]
 8010030:	e088      	b.n	8010144 <select_check_waiters+0x128>
    if (scb->sem_signalled == 0) {
 8010032:	697b      	ldr	r3, [r7, #20]
 8010034:	69db      	ldr	r3, [r3, #28]
 8010036:	2b00      	cmp	r3, #0
 8010038:	f040 8081 	bne.w	801013e <select_check_waiters+0x122>
      /* semaphore not signalled yet */
      int do_signal = 0;
 801003c:	2300      	movs	r3, #0
 801003e:	613b      	str	r3, [r7, #16]
#if LWIP_SOCKET_POLL
      if (scb->poll_fds != NULL) {
 8010040:	697b      	ldr	r3, [r7, #20]
 8010042:	695b      	ldr	r3, [r3, #20]
 8010044:	2b00      	cmp	r3, #0
 8010046:	d009      	beq.n	801005c <select_check_waiters+0x40>
        do_signal = lwip_poll_should_wake(scb, s, has_recvevent, has_sendevent, has_errevent);
 8010048:	683b      	ldr	r3, [r7, #0]
 801004a:	9300      	str	r3, [sp, #0]
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	68ba      	ldr	r2, [r7, #8]
 8010050:	68f9      	ldr	r1, [r7, #12]
 8010052:	6978      	ldr	r0, [r7, #20]
 8010054:	f7ff fee2 	bl	800fe1c <lwip_poll_should_wake>
 8010058:	6138      	str	r0, [r7, #16]
 801005a:	e065      	b.n	8010128 <select_check_waiters+0x10c>
      else
#endif /* LWIP_SOCKET_SELECT && LWIP_SOCKET_POLL */
#if LWIP_SOCKET_SELECT
      {
        /* Test this select call for our socket */
        if (has_recvevent) {
 801005c:	68bb      	ldr	r3, [r7, #8]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d01c      	beq.n	801009c <select_check_waiters+0x80>
          if (scb->readset && FD_ISSET(s, scb->readset)) {
 8010062:	697b      	ldr	r3, [r7, #20]
 8010064:	689b      	ldr	r3, [r3, #8]
 8010066:	2b00      	cmp	r3, #0
 8010068:	d018      	beq.n	801009c <select_check_waiters+0x80>
 801006a:	697b      	ldr	r3, [r7, #20]
 801006c:	689a      	ldr	r2, [r3, #8]
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	2b00      	cmp	r3, #0
 8010072:	da00      	bge.n	8010076 <select_check_waiters+0x5a>
 8010074:	331f      	adds	r3, #31
 8010076:	115b      	asrs	r3, r3, #5
 8010078:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	4259      	negs	r1, r3
 8010080:	f003 031f 	and.w	r3, r3, #31
 8010084:	f001 011f 	and.w	r1, r1, #31
 8010088:	bf58      	it	pl
 801008a:	424b      	negpl	r3, r1
 801008c:	fa22 f303 	lsr.w	r3, r2, r3
 8010090:	f003 0301 	and.w	r3, r3, #1
 8010094:	2b00      	cmp	r3, #0
 8010096:	d001      	beq.n	801009c <select_check_waiters+0x80>
            do_signal = 1;
 8010098:	2301      	movs	r3, #1
 801009a:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_sendevent) {
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	2b00      	cmp	r3, #0
 80100a0:	d01f      	beq.n	80100e2 <select_check_waiters+0xc6>
          if (!do_signal && scb->writeset && FD_ISSET(s, scb->writeset)) {
 80100a2:	693b      	ldr	r3, [r7, #16]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d11c      	bne.n	80100e2 <select_check_waiters+0xc6>
 80100a8:	697b      	ldr	r3, [r7, #20]
 80100aa:	68db      	ldr	r3, [r3, #12]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d018      	beq.n	80100e2 <select_check_waiters+0xc6>
 80100b0:	697b      	ldr	r3, [r7, #20]
 80100b2:	68da      	ldr	r2, [r3, #12]
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	da00      	bge.n	80100bc <select_check_waiters+0xa0>
 80100ba:	331f      	adds	r3, #31
 80100bc:	115b      	asrs	r3, r3, #5
 80100be:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	4259      	negs	r1, r3
 80100c6:	f003 031f 	and.w	r3, r3, #31
 80100ca:	f001 011f 	and.w	r1, r1, #31
 80100ce:	bf58      	it	pl
 80100d0:	424b      	negpl	r3, r1
 80100d2:	fa22 f303 	lsr.w	r3, r2, r3
 80100d6:	f003 0301 	and.w	r3, r3, #1
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d001      	beq.n	80100e2 <select_check_waiters+0xc6>
            do_signal = 1;
 80100de:	2301      	movs	r3, #1
 80100e0:	613b      	str	r3, [r7, #16]
          }
        }
        if (has_errevent) {
 80100e2:	683b      	ldr	r3, [r7, #0]
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d01f      	beq.n	8010128 <select_check_waiters+0x10c>
          if (!do_signal && scb->exceptset && FD_ISSET(s, scb->exceptset)) {
 80100e8:	693b      	ldr	r3, [r7, #16]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d11c      	bne.n	8010128 <select_check_waiters+0x10c>
 80100ee:	697b      	ldr	r3, [r7, #20]
 80100f0:	691b      	ldr	r3, [r3, #16]
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d018      	beq.n	8010128 <select_check_waiters+0x10c>
 80100f6:	697b      	ldr	r3, [r7, #20]
 80100f8:	691a      	ldr	r2, [r3, #16]
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	da00      	bge.n	8010102 <select_check_waiters+0xe6>
 8010100:	331f      	adds	r3, #31
 8010102:	115b      	asrs	r3, r3, #5
 8010104:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8010108:	68fb      	ldr	r3, [r7, #12]
 801010a:	4259      	negs	r1, r3
 801010c:	f003 031f 	and.w	r3, r3, #31
 8010110:	f001 011f 	and.w	r1, r1, #31
 8010114:	bf58      	it	pl
 8010116:	424b      	negpl	r3, r1
 8010118:	fa22 f303 	lsr.w	r3, r2, r3
 801011c:	f003 0301 	and.w	r3, r3, #1
 8010120:	2b00      	cmp	r3, #0
 8010122:	d001      	beq.n	8010128 <select_check_waiters+0x10c>
            do_signal = 1;
 8010124:	2301      	movs	r3, #1
 8010126:	613b      	str	r3, [r7, #16]
          }
        }
      }
#endif /* LWIP_SOCKET_SELECT */
      if (do_signal) {
 8010128:	693b      	ldr	r3, [r7, #16]
 801012a:	2b00      	cmp	r3, #0
 801012c:	d007      	beq.n	801013e <select_check_waiters+0x122>
        scb->sem_signalled = 1;
 801012e:	697b      	ldr	r3, [r7, #20]
 8010130:	2201      	movs	r2, #1
 8010132:	61da      	str	r2, [r3, #28]
        /* For !LWIP_TCPIP_CORE_LOCKING, we don't call SYS_ARCH_UNPROTECT() before signaling
           the semaphore, as this might lead to the select thread taking itself off the list,
           invalidating the semaphore. */
        sys_sem_signal(SELECT_SEM_PTR(scb->sem));
 8010134:	697b      	ldr	r3, [r7, #20]
 8010136:	3320      	adds	r3, #32
 8010138:	4618      	mov	r0, r3
 801013a:	f00b f92d 	bl	801b398 <sys_sem_signal>
  for (scb = select_cb_list; scb != NULL; scb = scb->next) {
 801013e:	697b      	ldr	r3, [r7, #20]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	617b      	str	r3, [r7, #20]
 8010144:	697b      	ldr	r3, [r7, #20]
 8010146:	2b00      	cmp	r3, #0
 8010148:	f47f af73 	bne.w	8010032 <select_check_waiters+0x16>
    /* remember the state of select_cb_list to detect changes */
    last_select_cb_ctr = select_cb_ctr;
  }
  SYS_ARCH_UNPROTECT(lev);
#endif
}
 801014c:	bf00      	nop
 801014e:	bf00      	nop
 8010150:	3718      	adds	r7, #24
 8010152:	46bd      	mov	sp, r7
 8010154:	bd80      	pop	{r7, pc}
 8010156:	bf00      	nop
 8010158:	2000d920 	.word	0x2000d920

0801015c <lwip_fcntl>:
 * The flag O_NONBLOCK and access modes are supported for F_GETFL, only
 * the flag O_NONBLOCK is implemented for F_SETFL.
 */
int
lwip_fcntl(int s, int cmd, int val)
{
 801015c:	b580      	push	{r7, lr}
 801015e:	b08c      	sub	sp, #48	; 0x30
 8010160:	af00      	add	r7, sp, #0
 8010162:	60f8      	str	r0, [r7, #12]
 8010164:	60b9      	str	r1, [r7, #8]
 8010166:	607a      	str	r2, [r7, #4]
  struct lwip_sock *sock = get_socket(s);
 8010168:	68f8      	ldr	r0, [r7, #12]
 801016a:	f7fe fddb 	bl	800ed24 <get_socket>
 801016e:	6278      	str	r0, [r7, #36]	; 0x24
  int ret = -1;
 8010170:	f04f 33ff 	mov.w	r3, #4294967295
 8010174:	62fb      	str	r3, [r7, #44]	; 0x2c
  int op_mode = 0;
 8010176:	2300      	movs	r3, #0
 8010178:	62bb      	str	r3, [r7, #40]	; 0x28

  if (!sock) {
 801017a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801017c:	2b00      	cmp	r3, #0
 801017e:	d102      	bne.n	8010186 <lwip_fcntl+0x2a>
    return -1;
 8010180:	f04f 33ff 	mov.w	r3, #4294967295
 8010184:	e08b      	b.n	801029e <lwip_fcntl+0x142>
  }

  switch (cmd) {
 8010186:	68bb      	ldr	r3, [r7, #8]
 8010188:	2b03      	cmp	r3, #3
 801018a:	d003      	beq.n	8010194 <lwip_fcntl+0x38>
 801018c:	68bb      	ldr	r3, [r7, #8]
 801018e:	2b04      	cmp	r3, #4
 8010190:	d043      	beq.n	801021a <lwip_fcntl+0xbe>
 8010192:	e077      	b.n	8010284 <lwip_fcntl+0x128>
    case F_GETFL:
      ret = netconn_is_nonblocking(sock->conn) ? O_NONBLOCK : 0;
 8010194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	7f1b      	ldrb	r3, [r3, #28]
 801019a:	105b      	asrs	r3, r3, #1
 801019c:	f003 0301 	and.w	r3, r3, #1
 80101a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      sock_set_errno(sock, 0);
 80101a2:	2300      	movs	r3, #0
 80101a4:	61bb      	str	r3, [r7, #24]
 80101a6:	69bb      	ldr	r3, [r7, #24]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d002      	beq.n	80101b2 <lwip_fcntl+0x56>
 80101ac:	4a3e      	ldr	r2, [pc, #248]	; (80102a8 <lwip_fcntl+0x14c>)
 80101ae:	69bb      	ldr	r3, [r7, #24]
 80101b0:	6013      	str	r3, [r2, #0]

      if (NETCONNTYPE_GROUP(netconn_type(sock->conn)) == NETCONN_TCP) {
 80101b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101b4:	681b      	ldr	r3, [r3, #0]
 80101b6:	781b      	ldrb	r3, [r3, #0]
 80101b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80101bc:	2b10      	cmp	r3, #16
 80101be:	d123      	bne.n	8010208 <lwip_fcntl+0xac>
#if LWIP_TCPIP_CORE_LOCKING
        LOCK_TCPIP_CORE();
 80101c0:	483a      	ldr	r0, [pc, #232]	; (80102ac <lwip_fcntl+0x150>)
 80101c2:	f00b f943 	bl	801b44c <sys_mutex_lock>
        /* the proper thing to do here would be to get into the tcpip_thread,
           but locking should be OK as well since we only *read* some flags */
        SYS_ARCH_PROTECT(lev);
#endif
#if LWIP_TCP
        if (sock->conn->pcb.tcp) {
 80101c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	685b      	ldr	r3, [r3, #4]
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d017      	beq.n	8010200 <lwip_fcntl+0xa4>
          if (!(sock->conn->pcb.tcp->flags & TF_RXCLOSED)) {
 80101d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101d2:	681b      	ldr	r3, [r3, #0]
 80101d4:	685b      	ldr	r3, [r3, #4]
 80101d6:	8b5b      	ldrh	r3, [r3, #26]
 80101d8:	f003 0310 	and.w	r3, r3, #16
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d103      	bne.n	80101e8 <lwip_fcntl+0x8c>
            op_mode |= O_RDONLY;
 80101e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101e2:	f043 0302 	orr.w	r3, r3, #2
 80101e6:	62bb      	str	r3, [r7, #40]	; 0x28
          }
          if (!(sock->conn->pcb.tcp->flags & TF_FIN)) {
 80101e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	685b      	ldr	r3, [r3, #4]
 80101ee:	8b5b      	ldrh	r3, [r3, #26]
 80101f0:	f003 0320 	and.w	r3, r3, #32
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d103      	bne.n	8010200 <lwip_fcntl+0xa4>
            op_mode |= O_WRONLY;
 80101f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101fa:	f043 0304 	orr.w	r3, r3, #4
 80101fe:	62bb      	str	r3, [r7, #40]	; 0x28
          }
        }
#endif
#if LWIP_TCPIP_CORE_LOCKING
        UNLOCK_TCPIP_CORE();
 8010200:	482a      	ldr	r0, [pc, #168]	; (80102ac <lwip_fcntl+0x150>)
 8010202:	f00b f932 	bl	801b46a <sys_mutex_unlock>
 8010206:	e003      	b.n	8010210 <lwip_fcntl+0xb4>
#else
        SYS_ARCH_UNPROTECT(lev);
#endif
      } else {
        op_mode |= O_RDWR;
 8010208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801020a:	f043 0306 	orr.w	r3, r3, #6
 801020e:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* ensure O_RDWR for (O_RDONLY|O_WRONLY) != O_RDWR cases */
      ret |= (op_mode == (O_RDONLY | O_WRONLY)) ? O_RDWR : op_mode;
 8010210:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010214:	4313      	orrs	r3, r2
 8010216:	62fb      	str	r3, [r7, #44]	; 0x2c

      break;
 8010218:	e040      	b.n	801029c <lwip_fcntl+0x140>
    case F_SETFL:
      /* Bits corresponding to the file access mode and the file creation flags [..] that are set in arg shall be ignored */
      val &= ~(O_RDONLY | O_WRONLY | O_RDWR);
 801021a:	687b      	ldr	r3, [r7, #4]
 801021c:	f023 0306 	bic.w	r3, r3, #6
 8010220:	607b      	str	r3, [r7, #4]
      if ((val & ~O_NONBLOCK) == 0) {
 8010222:	687b      	ldr	r3, [r7, #4]
 8010224:	f023 0301 	bic.w	r3, r3, #1
 8010228:	2b00      	cmp	r3, #0
 801022a:	d122      	bne.n	8010272 <lwip_fcntl+0x116>
        /* only O_NONBLOCK, all other bits are zero */
        netconn_set_nonblocking(sock->conn, val & O_NONBLOCK);
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	f003 0301 	and.w	r3, r3, #1
 8010232:	2b00      	cmp	r3, #0
 8010234:	d009      	beq.n	801024a <lwip_fcntl+0xee>
 8010236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	7f1a      	ldrb	r2, [r3, #28]
 801023c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	f042 0202 	orr.w	r2, r2, #2
 8010244:	b2d2      	uxtb	r2, r2
 8010246:	771a      	strb	r2, [r3, #28]
 8010248:	e008      	b.n	801025c <lwip_fcntl+0x100>
 801024a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	7f1a      	ldrb	r2, [r3, #28]
 8010250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010252:	681b      	ldr	r3, [r3, #0]
 8010254:	f022 0202 	bic.w	r2, r2, #2
 8010258:	b2d2      	uxtb	r2, r2
 801025a:	771a      	strb	r2, [r3, #28]
        ret = 0;
 801025c:	2300      	movs	r3, #0
 801025e:	62fb      	str	r3, [r7, #44]	; 0x2c
        sock_set_errno(sock, 0);
 8010260:	2300      	movs	r3, #0
 8010262:	61fb      	str	r3, [r7, #28]
 8010264:	69fb      	ldr	r3, [r7, #28]
 8010266:	2b00      	cmp	r3, #0
 8010268:	d015      	beq.n	8010296 <lwip_fcntl+0x13a>
 801026a:	4a0f      	ldr	r2, [pc, #60]	; (80102a8 <lwip_fcntl+0x14c>)
 801026c:	69fb      	ldr	r3, [r7, #28]
 801026e:	6013      	str	r3, [r2, #0]
      } else {
        sock_set_errno(sock, ENOSYS); /* not yet implemented */
      }
      break;
 8010270:	e011      	b.n	8010296 <lwip_fcntl+0x13a>
        sock_set_errno(sock, ENOSYS); /* not yet implemented */
 8010272:	2326      	movs	r3, #38	; 0x26
 8010274:	623b      	str	r3, [r7, #32]
 8010276:	6a3b      	ldr	r3, [r7, #32]
 8010278:	2b00      	cmp	r3, #0
 801027a:	d00c      	beq.n	8010296 <lwip_fcntl+0x13a>
 801027c:	4a0a      	ldr	r2, [pc, #40]	; (80102a8 <lwip_fcntl+0x14c>)
 801027e:	6a3b      	ldr	r3, [r7, #32]
 8010280:	6013      	str	r3, [r2, #0]
      break;
 8010282:	e008      	b.n	8010296 <lwip_fcntl+0x13a>
    default:
      LWIP_DEBUGF(SOCKETS_DEBUG, ("lwip_fcntl(%d, UNIMPL: %d, %d)\n", s, cmd, val));
      sock_set_errno(sock, ENOSYS); /* not yet implemented */
 8010284:	2326      	movs	r3, #38	; 0x26
 8010286:	617b      	str	r3, [r7, #20]
 8010288:	697b      	ldr	r3, [r7, #20]
 801028a:	2b00      	cmp	r3, #0
 801028c:	d005      	beq.n	801029a <lwip_fcntl+0x13e>
 801028e:	4a06      	ldr	r2, [pc, #24]	; (80102a8 <lwip_fcntl+0x14c>)
 8010290:	697b      	ldr	r3, [r7, #20]
 8010292:	6013      	str	r3, [r2, #0]
      break;
 8010294:	e001      	b.n	801029a <lwip_fcntl+0x13e>
      break;
 8010296:	bf00      	nop
 8010298:	e000      	b.n	801029c <lwip_fcntl+0x140>
      break;
 801029a:	bf00      	nop
  }
  done_socket(sock);
  return ret;
 801029c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 801029e:	4618      	mov	r0, r3
 80102a0:	3730      	adds	r7, #48	; 0x30
 80102a2:	46bd      	mov	sp, r7
 80102a4:	bd80      	pop	{r7, pc}
 80102a6:	bf00      	nop
 80102a8:	200111e4 	.word	0x200111e4
 80102ac:	2000d930 	.word	0x2000d930

080102b0 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 80102b0:	b580      	push	{r7, lr}
 80102b2:	b084      	sub	sp, #16
 80102b4:	af00      	add	r7, sp, #0
 80102b6:	6078      	str	r0, [r7, #4]
 80102b8:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 80102ba:	f008 f96d 	bl	8018598 <sys_timeouts_sleeptime>
 80102be:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102c6:	d10b      	bne.n	80102e0 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 80102c8:	4813      	ldr	r0, [pc, #76]	; (8010318 <tcpip_timeouts_mbox_fetch+0x68>)
 80102ca:	f00b f8ce 	bl	801b46a <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 80102ce:	2200      	movs	r2, #0
 80102d0:	6839      	ldr	r1, [r7, #0]
 80102d2:	6878      	ldr	r0, [r7, #4]
 80102d4:	f00a ffa4 	bl	801b220 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 80102d8:	480f      	ldr	r0, [pc, #60]	; (8010318 <tcpip_timeouts_mbox_fetch+0x68>)
 80102da:	f00b f8b7 	bl	801b44c <sys_mutex_lock>
    return;
 80102de:	e018      	b.n	8010312 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d102      	bne.n	80102ec <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80102e6:	f008 f91d 	bl	8018524 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80102ea:	e7e6      	b.n	80102ba <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80102ec:	480a      	ldr	r0, [pc, #40]	; (8010318 <tcpip_timeouts_mbox_fetch+0x68>)
 80102ee:	f00b f8bc 	bl	801b46a <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80102f2:	68fa      	ldr	r2, [r7, #12]
 80102f4:	6839      	ldr	r1, [r7, #0]
 80102f6:	6878      	ldr	r0, [r7, #4]
 80102f8:	f00a ff92 	bl	801b220 <sys_arch_mbox_fetch>
 80102fc:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80102fe:	4806      	ldr	r0, [pc, #24]	; (8010318 <tcpip_timeouts_mbox_fetch+0x68>)
 8010300:	f00b f8a4 	bl	801b44c <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8010304:	68bb      	ldr	r3, [r7, #8]
 8010306:	f1b3 3fff 	cmp.w	r3, #4294967295
 801030a:	d102      	bne.n	8010312 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801030c:	f008 f90a 	bl	8018524 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8010310:	e7d3      	b.n	80102ba <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8010312:	3710      	adds	r7, #16
 8010314:	46bd      	mov	sp, r7
 8010316:	bd80      	pop	{r7, pc}
 8010318:	2000d930 	.word	0x2000d930

0801031c <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 801031c:	b580      	push	{r7, lr}
 801031e:	b084      	sub	sp, #16
 8010320:	af00      	add	r7, sp, #0
 8010322:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8010324:	4810      	ldr	r0, [pc, #64]	; (8010368 <tcpip_thread+0x4c>)
 8010326:	f00b f891 	bl	801b44c <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801032a:	4b10      	ldr	r3, [pc, #64]	; (801036c <tcpip_thread+0x50>)
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	2b00      	cmp	r3, #0
 8010330:	d005      	beq.n	801033e <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8010332:	4b0e      	ldr	r3, [pc, #56]	; (801036c <tcpip_thread+0x50>)
 8010334:	681b      	ldr	r3, [r3, #0]
 8010336:	4a0e      	ldr	r2, [pc, #56]	; (8010370 <tcpip_thread+0x54>)
 8010338:	6812      	ldr	r2, [r2, #0]
 801033a:	4610      	mov	r0, r2
 801033c:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801033e:	f107 030c 	add.w	r3, r7, #12
 8010342:	4619      	mov	r1, r3
 8010344:	480b      	ldr	r0, [pc, #44]	; (8010374 <tcpip_thread+0x58>)
 8010346:	f7ff ffb3 	bl	80102b0 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d106      	bne.n	801035e <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010350:	4b09      	ldr	r3, [pc, #36]	; (8010378 <tcpip_thread+0x5c>)
 8010352:	2291      	movs	r2, #145	; 0x91
 8010354:	4909      	ldr	r1, [pc, #36]	; (801037c <tcpip_thread+0x60>)
 8010356:	480a      	ldr	r0, [pc, #40]	; (8010380 <tcpip_thread+0x64>)
 8010358:	f00b f91c 	bl	801b594 <iprintf>
      continue;
 801035c:	e003      	b.n	8010366 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	4618      	mov	r0, r3
 8010362:	f000 f80f 	bl	8010384 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8010366:	e7ea      	b.n	801033e <tcpip_thread+0x22>
 8010368:	2000d930 	.word	0x2000d930
 801036c:	2000d924 	.word	0x2000d924
 8010370:	2000d928 	.word	0x2000d928
 8010374:	2000d92c 	.word	0x2000d92c
 8010378:	0801d738 	.word	0x0801d738
 801037c:	0801d768 	.word	0x0801d768
 8010380:	0801d788 	.word	0x0801d788

08010384 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010384:	b580      	push	{r7, lr}
 8010386:	b082      	sub	sp, #8
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	781b      	ldrb	r3, [r3, #0]
 8010390:	2b02      	cmp	r3, #2
 8010392:	d026      	beq.n	80103e2 <tcpip_thread_handle_msg+0x5e>
 8010394:	2b02      	cmp	r3, #2
 8010396:	dc2b      	bgt.n	80103f0 <tcpip_thread_handle_msg+0x6c>
 8010398:	2b00      	cmp	r3, #0
 801039a:	d002      	beq.n	80103a2 <tcpip_thread_handle_msg+0x1e>
 801039c:	2b01      	cmp	r3, #1
 801039e:	d015      	beq.n	80103cc <tcpip_thread_handle_msg+0x48>
 80103a0:	e026      	b.n	80103f0 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	68db      	ldr	r3, [r3, #12]
 80103a6:	687a      	ldr	r2, [r7, #4]
 80103a8:	6850      	ldr	r0, [r2, #4]
 80103aa:	687a      	ldr	r2, [r7, #4]
 80103ac:	6892      	ldr	r2, [r2, #8]
 80103ae:	4611      	mov	r1, r2
 80103b0:	4798      	blx	r3
 80103b2:	4603      	mov	r3, r0
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d004      	beq.n	80103c2 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	685b      	ldr	r3, [r3, #4]
 80103bc:	4618      	mov	r0, r3
 80103be:	f001 fd53 	bl	8011e68 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80103c2:	6879      	ldr	r1, [r7, #4]
 80103c4:	2009      	movs	r0, #9
 80103c6:	f000 fe79 	bl	80110bc <memp_free>
      break;
 80103ca:	e018      	b.n	80103fe <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80103cc:	687b      	ldr	r3, [r7, #4]
 80103ce:	685b      	ldr	r3, [r3, #4]
 80103d0:	687a      	ldr	r2, [r7, #4]
 80103d2:	6892      	ldr	r2, [r2, #8]
 80103d4:	4610      	mov	r0, r2
 80103d6:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 80103d8:	6879      	ldr	r1, [r7, #4]
 80103da:	2008      	movs	r0, #8
 80103dc:	f000 fe6e 	bl	80110bc <memp_free>
      break;
 80103e0:	e00d      	b.n	80103fe <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	685b      	ldr	r3, [r3, #4]
 80103e6:	687a      	ldr	r2, [r7, #4]
 80103e8:	6892      	ldr	r2, [r2, #8]
 80103ea:	4610      	mov	r0, r2
 80103ec:	4798      	blx	r3
      break;
 80103ee:	e006      	b.n	80103fe <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80103f0:	4b05      	ldr	r3, [pc, #20]	; (8010408 <tcpip_thread_handle_msg+0x84>)
 80103f2:	22cf      	movs	r2, #207	; 0xcf
 80103f4:	4905      	ldr	r1, [pc, #20]	; (801040c <tcpip_thread_handle_msg+0x88>)
 80103f6:	4806      	ldr	r0, [pc, #24]	; (8010410 <tcpip_thread_handle_msg+0x8c>)
 80103f8:	f00b f8cc 	bl	801b594 <iprintf>
      break;
 80103fc:	bf00      	nop
  }
}
 80103fe:	bf00      	nop
 8010400:	3708      	adds	r7, #8
 8010402:	46bd      	mov	sp, r7
 8010404:	bd80      	pop	{r7, pc}
 8010406:	bf00      	nop
 8010408:	0801d738 	.word	0x0801d738
 801040c:	0801d768 	.word	0x0801d768
 8010410:	0801d788 	.word	0x0801d788

08010414 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8010414:	b580      	push	{r7, lr}
 8010416:	b086      	sub	sp, #24
 8010418:	af00      	add	r7, sp, #0
 801041a:	60f8      	str	r0, [r7, #12]
 801041c:	60b9      	str	r1, [r7, #8]
 801041e:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8010420:	481a      	ldr	r0, [pc, #104]	; (801048c <tcpip_inpkt+0x78>)
 8010422:	f00a ff45 	bl	801b2b0 <sys_mbox_valid>
 8010426:	4603      	mov	r3, r0
 8010428:	2b00      	cmp	r3, #0
 801042a:	d105      	bne.n	8010438 <tcpip_inpkt+0x24>
 801042c:	4b18      	ldr	r3, [pc, #96]	; (8010490 <tcpip_inpkt+0x7c>)
 801042e:	22fc      	movs	r2, #252	; 0xfc
 8010430:	4918      	ldr	r1, [pc, #96]	; (8010494 <tcpip_inpkt+0x80>)
 8010432:	4819      	ldr	r0, [pc, #100]	; (8010498 <tcpip_inpkt+0x84>)
 8010434:	f00b f8ae 	bl	801b594 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8010438:	2009      	movs	r0, #9
 801043a:	f000 fdc9 	bl	8010fd0 <memp_malloc>
 801043e:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8010440:	697b      	ldr	r3, [r7, #20]
 8010442:	2b00      	cmp	r3, #0
 8010444:	d102      	bne.n	801044c <tcpip_inpkt+0x38>
    return ERR_MEM;
 8010446:	f04f 33ff 	mov.w	r3, #4294967295
 801044a:	e01a      	b.n	8010482 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801044c:	697b      	ldr	r3, [r7, #20]
 801044e:	2200      	movs	r2, #0
 8010450:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8010452:	697b      	ldr	r3, [r7, #20]
 8010454:	68fa      	ldr	r2, [r7, #12]
 8010456:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8010458:	697b      	ldr	r3, [r7, #20]
 801045a:	68ba      	ldr	r2, [r7, #8]
 801045c:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801045e:	697b      	ldr	r3, [r7, #20]
 8010460:	687a      	ldr	r2, [r7, #4]
 8010462:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8010464:	6979      	ldr	r1, [r7, #20]
 8010466:	4809      	ldr	r0, [pc, #36]	; (801048c <tcpip_inpkt+0x78>)
 8010468:	f00a fec0 	bl	801b1ec <sys_mbox_trypost>
 801046c:	4603      	mov	r3, r0
 801046e:	2b00      	cmp	r3, #0
 8010470:	d006      	beq.n	8010480 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010472:	6979      	ldr	r1, [r7, #20]
 8010474:	2009      	movs	r0, #9
 8010476:	f000 fe21 	bl	80110bc <memp_free>
    return ERR_MEM;
 801047a:	f04f 33ff 	mov.w	r3, #4294967295
 801047e:	e000      	b.n	8010482 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8010480:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8010482:	4618      	mov	r0, r3
 8010484:	3718      	adds	r7, #24
 8010486:	46bd      	mov	sp, r7
 8010488:	bd80      	pop	{r7, pc}
 801048a:	bf00      	nop
 801048c:	2000d92c 	.word	0x2000d92c
 8010490:	0801d738 	.word	0x0801d738
 8010494:	0801d7b0 	.word	0x0801d7b0
 8010498:	0801d788 	.word	0x0801d788

0801049c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801049c:	b580      	push	{r7, lr}
 801049e:	b082      	sub	sp, #8
 80104a0:	af00      	add	r7, sp, #0
 80104a2:	6078      	str	r0, [r7, #4]
 80104a4:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 80104a6:	683b      	ldr	r3, [r7, #0]
 80104a8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80104ac:	f003 0318 	and.w	r3, r3, #24
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d006      	beq.n	80104c2 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 80104b4:	4a08      	ldr	r2, [pc, #32]	; (80104d8 <tcpip_input+0x3c>)
 80104b6:	6839      	ldr	r1, [r7, #0]
 80104b8:	6878      	ldr	r0, [r7, #4]
 80104ba:	f7ff ffab 	bl	8010414 <tcpip_inpkt>
 80104be:	4603      	mov	r3, r0
 80104c0:	e005      	b.n	80104ce <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 80104c2:	4a06      	ldr	r2, [pc, #24]	; (80104dc <tcpip_input+0x40>)
 80104c4:	6839      	ldr	r1, [r7, #0]
 80104c6:	6878      	ldr	r0, [r7, #4]
 80104c8:	f7ff ffa4 	bl	8010414 <tcpip_inpkt>
 80104cc:	4603      	mov	r3, r0
}
 80104ce:	4618      	mov	r0, r3
 80104d0:	3708      	adds	r7, #8
 80104d2:	46bd      	mov	sp, r7
 80104d4:	bd80      	pop	{r7, pc}
 80104d6:	bf00      	nop
 80104d8:	0801afe9 	.word	0x0801afe9
 80104dc:	08019ef1 	.word	0x08019ef1

080104e0 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	b084      	sub	sp, #16
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
 80104e8:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80104ea:	4819      	ldr	r0, [pc, #100]	; (8010550 <tcpip_try_callback+0x70>)
 80104ec:	f00a fee0 	bl	801b2b0 <sys_mbox_valid>
 80104f0:	4603      	mov	r3, r0
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d106      	bne.n	8010504 <tcpip_try_callback+0x24>
 80104f6:	4b17      	ldr	r3, [pc, #92]	; (8010554 <tcpip_try_callback+0x74>)
 80104f8:	f240 125d 	movw	r2, #349	; 0x15d
 80104fc:	4916      	ldr	r1, [pc, #88]	; (8010558 <tcpip_try_callback+0x78>)
 80104fe:	4817      	ldr	r0, [pc, #92]	; (801055c <tcpip_try_callback+0x7c>)
 8010500:	f00b f848 	bl	801b594 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8010504:	2008      	movs	r0, #8
 8010506:	f000 fd63 	bl	8010fd0 <memp_malloc>
 801050a:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	2b00      	cmp	r3, #0
 8010510:	d102      	bne.n	8010518 <tcpip_try_callback+0x38>
    return ERR_MEM;
 8010512:	f04f 33ff 	mov.w	r3, #4294967295
 8010516:	e017      	b.n	8010548 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	2201      	movs	r2, #1
 801051c:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	687a      	ldr	r2, [r7, #4]
 8010522:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	683a      	ldr	r2, [r7, #0]
 8010528:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801052a:	68f9      	ldr	r1, [r7, #12]
 801052c:	4808      	ldr	r0, [pc, #32]	; (8010550 <tcpip_try_callback+0x70>)
 801052e:	f00a fe5d 	bl	801b1ec <sys_mbox_trypost>
 8010532:	4603      	mov	r3, r0
 8010534:	2b00      	cmp	r3, #0
 8010536:	d006      	beq.n	8010546 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8010538:	68f9      	ldr	r1, [r7, #12]
 801053a:	2008      	movs	r0, #8
 801053c:	f000 fdbe 	bl	80110bc <memp_free>
    return ERR_MEM;
 8010540:	f04f 33ff 	mov.w	r3, #4294967295
 8010544:	e000      	b.n	8010548 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 8010546:	2300      	movs	r3, #0
}
 8010548:	4618      	mov	r0, r3
 801054a:	3710      	adds	r7, #16
 801054c:	46bd      	mov	sp, r7
 801054e:	bd80      	pop	{r7, pc}
 8010550:	2000d92c 	.word	0x2000d92c
 8010554:	0801d738 	.word	0x0801d738
 8010558:	0801d7b0 	.word	0x0801d7b0
 801055c:	0801d788 	.word	0x0801d788

08010560 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 8010560:	b580      	push	{r7, lr}
 8010562:	b084      	sub	sp, #16
 8010564:	af00      	add	r7, sp, #0
 8010566:	60f8      	str	r0, [r7, #12]
 8010568:	60b9      	str	r1, [r7, #8]
 801056a:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 801056c:	4806      	ldr	r0, [pc, #24]	; (8010588 <tcpip_send_msg_wait_sem+0x28>)
 801056e:	f00a ff6d 	bl	801b44c <sys_mutex_lock>
  fn(apimsg);
 8010572:	68fb      	ldr	r3, [r7, #12]
 8010574:	68b8      	ldr	r0, [r7, #8]
 8010576:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 8010578:	4803      	ldr	r0, [pc, #12]	; (8010588 <tcpip_send_msg_wait_sem+0x28>)
 801057a:	f00a ff76 	bl	801b46a <sys_mutex_unlock>
  return ERR_OK;
 801057e:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8010580:	4618      	mov	r0, r3
 8010582:	3710      	adds	r7, #16
 8010584:	46bd      	mov	sp, r7
 8010586:	bd80      	pop	{r7, pc}
 8010588:	2000d930 	.word	0x2000d930

0801058c <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	b084      	sub	sp, #16
 8010590:	af02      	add	r7, sp, #8
 8010592:	6078      	str	r0, [r7, #4]
 8010594:	6039      	str	r1, [r7, #0]
  lwip_init();
 8010596:	f000 f871 	bl	801067c <lwip_init>

  tcpip_init_done = initfunc;
 801059a:	4a17      	ldr	r2, [pc, #92]	; (80105f8 <tcpip_init+0x6c>)
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 80105a0:	4a16      	ldr	r2, [pc, #88]	; (80105fc <tcpip_init+0x70>)
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80105a6:	2106      	movs	r1, #6
 80105a8:	4815      	ldr	r0, [pc, #84]	; (8010600 <tcpip_init+0x74>)
 80105aa:	f00a fdf3 	bl	801b194 <sys_mbox_new>
 80105ae:	4603      	mov	r3, r0
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d006      	beq.n	80105c2 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 80105b4:	4b13      	ldr	r3, [pc, #76]	; (8010604 <tcpip_init+0x78>)
 80105b6:	f240 2261 	movw	r2, #609	; 0x261
 80105ba:	4913      	ldr	r1, [pc, #76]	; (8010608 <tcpip_init+0x7c>)
 80105bc:	4813      	ldr	r0, [pc, #76]	; (801060c <tcpip_init+0x80>)
 80105be:	f00a ffe9 	bl	801b594 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 80105c2:	4813      	ldr	r0, [pc, #76]	; (8010610 <tcpip_init+0x84>)
 80105c4:	f00a ff2c 	bl	801b420 <sys_mutex_new>
 80105c8:	4603      	mov	r3, r0
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d006      	beq.n	80105dc <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 80105ce:	4b0d      	ldr	r3, [pc, #52]	; (8010604 <tcpip_init+0x78>)
 80105d0:	f240 2265 	movw	r2, #613	; 0x265
 80105d4:	490f      	ldr	r1, [pc, #60]	; (8010614 <tcpip_init+0x88>)
 80105d6:	480d      	ldr	r0, [pc, #52]	; (801060c <tcpip_init+0x80>)
 80105d8:	f00a ffdc 	bl	801b594 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 80105dc:	2318      	movs	r3, #24
 80105de:	9300      	str	r3, [sp, #0]
 80105e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105e4:	2200      	movs	r2, #0
 80105e6:	490c      	ldr	r1, [pc, #48]	; (8010618 <tcpip_init+0x8c>)
 80105e8:	480c      	ldr	r0, [pc, #48]	; (801061c <tcpip_init+0x90>)
 80105ea:	f00a ff4b 	bl	801b484 <sys_thread_new>
}
 80105ee:	bf00      	nop
 80105f0:	3708      	adds	r7, #8
 80105f2:	46bd      	mov	sp, r7
 80105f4:	bd80      	pop	{r7, pc}
 80105f6:	bf00      	nop
 80105f8:	2000d924 	.word	0x2000d924
 80105fc:	2000d928 	.word	0x2000d928
 8010600:	2000d92c 	.word	0x2000d92c
 8010604:	0801d738 	.word	0x0801d738
 8010608:	0801d7c0 	.word	0x0801d7c0
 801060c:	0801d788 	.word	0x0801d788
 8010610:	2000d930 	.word	0x2000d930
 8010614:	0801d7e4 	.word	0x0801d7e4
 8010618:	0801031d 	.word	0x0801031d
 801061c:	0801d808 	.word	0x0801d808

08010620 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8010620:	b480      	push	{r7}
 8010622:	b083      	sub	sp, #12
 8010624:	af00      	add	r7, sp, #0
 8010626:	4603      	mov	r3, r0
 8010628:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 801062a:	88fb      	ldrh	r3, [r7, #6]
 801062c:	021b      	lsls	r3, r3, #8
 801062e:	b21a      	sxth	r2, r3
 8010630:	88fb      	ldrh	r3, [r7, #6]
 8010632:	0a1b      	lsrs	r3, r3, #8
 8010634:	b29b      	uxth	r3, r3
 8010636:	b21b      	sxth	r3, r3
 8010638:	4313      	orrs	r3, r2
 801063a:	b21b      	sxth	r3, r3
 801063c:	b29b      	uxth	r3, r3
}
 801063e:	4618      	mov	r0, r3
 8010640:	370c      	adds	r7, #12
 8010642:	46bd      	mov	sp, r7
 8010644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010648:	4770      	bx	lr

0801064a <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 801064a:	b480      	push	{r7}
 801064c:	b083      	sub	sp, #12
 801064e:	af00      	add	r7, sp, #0
 8010650:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	061a      	lsls	r2, r3, #24
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	021b      	lsls	r3, r3, #8
 801065a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 801065e:	431a      	orrs	r2, r3
 8010660:	687b      	ldr	r3, [r7, #4]
 8010662:	0a1b      	lsrs	r3, r3, #8
 8010664:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8010668:	431a      	orrs	r2, r3
 801066a:	687b      	ldr	r3, [r7, #4]
 801066c:	0e1b      	lsrs	r3, r3, #24
 801066e:	4313      	orrs	r3, r2
}
 8010670:	4618      	mov	r0, r3
 8010672:	370c      	adds	r7, #12
 8010674:	46bd      	mov	sp, r7
 8010676:	f85d 7b04 	ldr.w	r7, [sp], #4
 801067a:	4770      	bx	lr

0801067c <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801067c:	b580      	push	{r7, lr}
 801067e:	b082      	sub	sp, #8
 8010680:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8010682:	2300      	movs	r3, #0
 8010684:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8010686:	f00a febf 	bl	801b408 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801068a:	f000 f8d5 	bl	8010838 <mem_init>
  memp_init();
 801068e:	f000 fc31 	bl	8010ef4 <memp_init>
  pbuf_init();
  netif_init();
 8010692:	f000 fd3d 	bl	8011110 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8010696:	f007 ffb7 	bl	8018608 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801069a:	f001 fe7f 	bl	801239c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801069e:	f007 fef9 	bl	8018494 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80106a2:	bf00      	nop
 80106a4:	3708      	adds	r7, #8
 80106a6:	46bd      	mov	sp, r7
 80106a8:	bd80      	pop	{r7, pc}
	...

080106ac <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80106ac:	b480      	push	{r7}
 80106ae:	b083      	sub	sp, #12
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	4603      	mov	r3, r0
 80106b4:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80106b6:	4b05      	ldr	r3, [pc, #20]	; (80106cc <ptr_to_mem+0x20>)
 80106b8:	681a      	ldr	r2, [r3, #0]
 80106ba:	88fb      	ldrh	r3, [r7, #6]
 80106bc:	4413      	add	r3, r2
}
 80106be:	4618      	mov	r0, r3
 80106c0:	370c      	adds	r7, #12
 80106c2:	46bd      	mov	sp, r7
 80106c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c8:	4770      	bx	lr
 80106ca:	bf00      	nop
 80106cc:	2000dfa0 	.word	0x2000dfa0

080106d0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80106d0:	b480      	push	{r7}
 80106d2:	b083      	sub	sp, #12
 80106d4:	af00      	add	r7, sp, #0
 80106d6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80106d8:	4b05      	ldr	r3, [pc, #20]	; (80106f0 <mem_to_ptr+0x20>)
 80106da:	681b      	ldr	r3, [r3, #0]
 80106dc:	687a      	ldr	r2, [r7, #4]
 80106de:	1ad3      	subs	r3, r2, r3
 80106e0:	b29b      	uxth	r3, r3
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	370c      	adds	r7, #12
 80106e6:	46bd      	mov	sp, r7
 80106e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ec:	4770      	bx	lr
 80106ee:	bf00      	nop
 80106f0:	2000dfa0 	.word	0x2000dfa0

080106f4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80106f4:	b590      	push	{r4, r7, lr}
 80106f6:	b085      	sub	sp, #20
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80106fc:	4b45      	ldr	r3, [pc, #276]	; (8010814 <plug_holes+0x120>)
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	687a      	ldr	r2, [r7, #4]
 8010702:	429a      	cmp	r2, r3
 8010704:	d206      	bcs.n	8010714 <plug_holes+0x20>
 8010706:	4b44      	ldr	r3, [pc, #272]	; (8010818 <plug_holes+0x124>)
 8010708:	f240 12df 	movw	r2, #479	; 0x1df
 801070c:	4943      	ldr	r1, [pc, #268]	; (801081c <plug_holes+0x128>)
 801070e:	4844      	ldr	r0, [pc, #272]	; (8010820 <plug_holes+0x12c>)
 8010710:	f00a ff40 	bl	801b594 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8010714:	4b43      	ldr	r3, [pc, #268]	; (8010824 <plug_holes+0x130>)
 8010716:	681b      	ldr	r3, [r3, #0]
 8010718:	687a      	ldr	r2, [r7, #4]
 801071a:	429a      	cmp	r2, r3
 801071c:	d306      	bcc.n	801072c <plug_holes+0x38>
 801071e:	4b3e      	ldr	r3, [pc, #248]	; (8010818 <plug_holes+0x124>)
 8010720:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8010724:	4940      	ldr	r1, [pc, #256]	; (8010828 <plug_holes+0x134>)
 8010726:	483e      	ldr	r0, [pc, #248]	; (8010820 <plug_holes+0x12c>)
 8010728:	f00a ff34 	bl	801b594 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	791b      	ldrb	r3, [r3, #4]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d006      	beq.n	8010742 <plug_holes+0x4e>
 8010734:	4b38      	ldr	r3, [pc, #224]	; (8010818 <plug_holes+0x124>)
 8010736:	f240 12e1 	movw	r2, #481	; 0x1e1
 801073a:	493c      	ldr	r1, [pc, #240]	; (801082c <plug_holes+0x138>)
 801073c:	4838      	ldr	r0, [pc, #224]	; (8010820 <plug_holes+0x12c>)
 801073e:	f00a ff29 	bl	801b594 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	881b      	ldrh	r3, [r3, #0]
 8010746:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801074a:	d906      	bls.n	801075a <plug_holes+0x66>
 801074c:	4b32      	ldr	r3, [pc, #200]	; (8010818 <plug_holes+0x124>)
 801074e:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 8010752:	4937      	ldr	r1, [pc, #220]	; (8010830 <plug_holes+0x13c>)
 8010754:	4832      	ldr	r0, [pc, #200]	; (8010820 <plug_holes+0x12c>)
 8010756:	f00a ff1d 	bl	801b594 <iprintf>

  nmem = ptr_to_mem(mem->next);
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	881b      	ldrh	r3, [r3, #0]
 801075e:	4618      	mov	r0, r3
 8010760:	f7ff ffa4 	bl	80106ac <ptr_to_mem>
 8010764:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8010766:	687a      	ldr	r2, [r7, #4]
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	429a      	cmp	r2, r3
 801076c:	d024      	beq.n	80107b8 <plug_holes+0xc4>
 801076e:	68fb      	ldr	r3, [r7, #12]
 8010770:	791b      	ldrb	r3, [r3, #4]
 8010772:	2b00      	cmp	r3, #0
 8010774:	d120      	bne.n	80107b8 <plug_holes+0xc4>
 8010776:	4b2b      	ldr	r3, [pc, #172]	; (8010824 <plug_holes+0x130>)
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	68fa      	ldr	r2, [r7, #12]
 801077c:	429a      	cmp	r2, r3
 801077e:	d01b      	beq.n	80107b8 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8010780:	4b2c      	ldr	r3, [pc, #176]	; (8010834 <plug_holes+0x140>)
 8010782:	681b      	ldr	r3, [r3, #0]
 8010784:	68fa      	ldr	r2, [r7, #12]
 8010786:	429a      	cmp	r2, r3
 8010788:	d102      	bne.n	8010790 <plug_holes+0x9c>
      lfree = mem;
 801078a:	4a2a      	ldr	r2, [pc, #168]	; (8010834 <plug_holes+0x140>)
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	881a      	ldrh	r2, [r3, #0]
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8010798:	68fb      	ldr	r3, [r7, #12]
 801079a:	881b      	ldrh	r3, [r3, #0]
 801079c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80107a0:	d00a      	beq.n	80107b8 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80107a2:	68fb      	ldr	r3, [r7, #12]
 80107a4:	881b      	ldrh	r3, [r3, #0]
 80107a6:	4618      	mov	r0, r3
 80107a8:	f7ff ff80 	bl	80106ac <ptr_to_mem>
 80107ac:	4604      	mov	r4, r0
 80107ae:	6878      	ldr	r0, [r7, #4]
 80107b0:	f7ff ff8e 	bl	80106d0 <mem_to_ptr>
 80107b4:	4603      	mov	r3, r0
 80107b6:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	885b      	ldrh	r3, [r3, #2]
 80107bc:	4618      	mov	r0, r3
 80107be:	f7ff ff75 	bl	80106ac <ptr_to_mem>
 80107c2:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80107c4:	68ba      	ldr	r2, [r7, #8]
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	429a      	cmp	r2, r3
 80107ca:	d01f      	beq.n	801080c <plug_holes+0x118>
 80107cc:	68bb      	ldr	r3, [r7, #8]
 80107ce:	791b      	ldrb	r3, [r3, #4]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d11b      	bne.n	801080c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80107d4:	4b17      	ldr	r3, [pc, #92]	; (8010834 <plug_holes+0x140>)
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	687a      	ldr	r2, [r7, #4]
 80107da:	429a      	cmp	r2, r3
 80107dc:	d102      	bne.n	80107e4 <plug_holes+0xf0>
      lfree = pmem;
 80107de:	4a15      	ldr	r2, [pc, #84]	; (8010834 <plug_holes+0x140>)
 80107e0:	68bb      	ldr	r3, [r7, #8]
 80107e2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	881a      	ldrh	r2, [r3, #0]
 80107e8:	68bb      	ldr	r3, [r7, #8]
 80107ea:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	881b      	ldrh	r3, [r3, #0]
 80107f0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80107f4:	d00a      	beq.n	801080c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	881b      	ldrh	r3, [r3, #0]
 80107fa:	4618      	mov	r0, r3
 80107fc:	f7ff ff56 	bl	80106ac <ptr_to_mem>
 8010800:	4604      	mov	r4, r0
 8010802:	68b8      	ldr	r0, [r7, #8]
 8010804:	f7ff ff64 	bl	80106d0 <mem_to_ptr>
 8010808:	4603      	mov	r3, r0
 801080a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801080c:	bf00      	nop
 801080e:	3714      	adds	r7, #20
 8010810:	46bd      	mov	sp, r7
 8010812:	bd90      	pop	{r4, r7, pc}
 8010814:	2000dfa0 	.word	0x2000dfa0
 8010818:	0801d818 	.word	0x0801d818
 801081c:	0801d848 	.word	0x0801d848
 8010820:	0801d860 	.word	0x0801d860
 8010824:	2000dfa4 	.word	0x2000dfa4
 8010828:	0801d888 	.word	0x0801d888
 801082c:	0801d8a4 	.word	0x0801d8a4
 8010830:	0801d8c0 	.word	0x0801d8c0
 8010834:	2000dfac 	.word	0x2000dfac

08010838 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8010838:	b580      	push	{r7, lr}
 801083a:	b082      	sub	sp, #8
 801083c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801083e:	4b1f      	ldr	r3, [pc, #124]	; (80108bc <mem_init+0x84>)
 8010840:	3303      	adds	r3, #3
 8010842:	f023 0303 	bic.w	r3, r3, #3
 8010846:	461a      	mov	r2, r3
 8010848:	4b1d      	ldr	r3, [pc, #116]	; (80108c0 <mem_init+0x88>)
 801084a:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 801084c:	4b1c      	ldr	r3, [pc, #112]	; (80108c0 <mem_init+0x88>)
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8010858:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	2200      	movs	r2, #0
 801085e:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	2200      	movs	r2, #0
 8010864:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 8010866:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 801086a:	f7ff ff1f 	bl	80106ac <ptr_to_mem>
 801086e:	4603      	mov	r3, r0
 8010870:	4a14      	ldr	r2, [pc, #80]	; (80108c4 <mem_init+0x8c>)
 8010872:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8010874:	4b13      	ldr	r3, [pc, #76]	; (80108c4 <mem_init+0x8c>)
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	2201      	movs	r2, #1
 801087a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 801087c:	4b11      	ldr	r3, [pc, #68]	; (80108c4 <mem_init+0x8c>)
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8010884:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 8010886:	4b0f      	ldr	r3, [pc, #60]	; (80108c4 <mem_init+0x8c>)
 8010888:	681b      	ldr	r3, [r3, #0]
 801088a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801088e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010890:	4b0b      	ldr	r3, [pc, #44]	; (80108c0 <mem_init+0x88>)
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	4a0c      	ldr	r2, [pc, #48]	; (80108c8 <mem_init+0x90>)
 8010896:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8010898:	480c      	ldr	r0, [pc, #48]	; (80108cc <mem_init+0x94>)
 801089a:	f00a fdc1 	bl	801b420 <sys_mutex_new>
 801089e:	4603      	mov	r3, r0
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	d006      	beq.n	80108b2 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80108a4:	4b0a      	ldr	r3, [pc, #40]	; (80108d0 <mem_init+0x98>)
 80108a6:	f240 221f 	movw	r2, #543	; 0x21f
 80108aa:	490a      	ldr	r1, [pc, #40]	; (80108d4 <mem_init+0x9c>)
 80108ac:	480a      	ldr	r0, [pc, #40]	; (80108d8 <mem_init+0xa0>)
 80108ae:	f00a fe71 	bl	801b594 <iprintf>
  }
}
 80108b2:	bf00      	nop
 80108b4:	3708      	adds	r7, #8
 80108b6:	46bd      	mov	sp, r7
 80108b8:	bd80      	pop	{r7, pc}
 80108ba:	bf00      	nop
 80108bc:	2000d94c 	.word	0x2000d94c
 80108c0:	2000dfa0 	.word	0x2000dfa0
 80108c4:	2000dfa4 	.word	0x2000dfa4
 80108c8:	2000dfac 	.word	0x2000dfac
 80108cc:	2000dfa8 	.word	0x2000dfa8
 80108d0:	0801d818 	.word	0x0801d818
 80108d4:	0801d8ec 	.word	0x0801d8ec
 80108d8:	0801d860 	.word	0x0801d860

080108dc <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80108dc:	b580      	push	{r7, lr}
 80108de:	b086      	sub	sp, #24
 80108e0:	af00      	add	r7, sp, #0
 80108e2:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80108e4:	6878      	ldr	r0, [r7, #4]
 80108e6:	f7ff fef3 	bl	80106d0 <mem_to_ptr>
 80108ea:	4603      	mov	r3, r0
 80108ec:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	881b      	ldrh	r3, [r3, #0]
 80108f2:	4618      	mov	r0, r3
 80108f4:	f7ff feda 	bl	80106ac <ptr_to_mem>
 80108f8:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	885b      	ldrh	r3, [r3, #2]
 80108fe:	4618      	mov	r0, r3
 8010900:	f7ff fed4 	bl	80106ac <ptr_to_mem>
 8010904:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	881b      	ldrh	r3, [r3, #0]
 801090a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801090e:	d818      	bhi.n	8010942 <mem_link_valid+0x66>
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	885b      	ldrh	r3, [r3, #2]
 8010914:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010918:	d813      	bhi.n	8010942 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801091e:	8afa      	ldrh	r2, [r7, #22]
 8010920:	429a      	cmp	r2, r3
 8010922:	d004      	beq.n	801092e <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	881b      	ldrh	r3, [r3, #0]
 8010928:	8afa      	ldrh	r2, [r7, #22]
 801092a:	429a      	cmp	r2, r3
 801092c:	d109      	bne.n	8010942 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801092e:	4b08      	ldr	r3, [pc, #32]	; (8010950 <mem_link_valid+0x74>)
 8010930:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8010932:	693a      	ldr	r2, [r7, #16]
 8010934:	429a      	cmp	r2, r3
 8010936:	d006      	beq.n	8010946 <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	885b      	ldrh	r3, [r3, #2]
 801093c:	8afa      	ldrh	r2, [r7, #22]
 801093e:	429a      	cmp	r2, r3
 8010940:	d001      	beq.n	8010946 <mem_link_valid+0x6a>
    return 0;
 8010942:	2300      	movs	r3, #0
 8010944:	e000      	b.n	8010948 <mem_link_valid+0x6c>
  }
  return 1;
 8010946:	2301      	movs	r3, #1
}
 8010948:	4618      	mov	r0, r3
 801094a:	3718      	adds	r7, #24
 801094c:	46bd      	mov	sp, r7
 801094e:	bd80      	pop	{r7, pc}
 8010950:	2000dfa4 	.word	0x2000dfa4

08010954 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8010954:	b580      	push	{r7, lr}
 8010956:	b088      	sub	sp, #32
 8010958:	af00      	add	r7, sp, #0
 801095a:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d070      	beq.n	8010a44 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	f003 0303 	and.w	r3, r3, #3
 8010968:	2b00      	cmp	r3, #0
 801096a:	d00d      	beq.n	8010988 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 801096c:	4b37      	ldr	r3, [pc, #220]	; (8010a4c <mem_free+0xf8>)
 801096e:	f240 2273 	movw	r2, #627	; 0x273
 8010972:	4937      	ldr	r1, [pc, #220]	; (8010a50 <mem_free+0xfc>)
 8010974:	4837      	ldr	r0, [pc, #220]	; (8010a54 <mem_free+0x100>)
 8010976:	f00a fe0d 	bl	801b594 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801097a:	f00a fda3 	bl	801b4c4 <sys_arch_protect>
 801097e:	60f8      	str	r0, [r7, #12]
 8010980:	68f8      	ldr	r0, [r7, #12]
 8010982:	f00a fdad 	bl	801b4e0 <sys_arch_unprotect>
    return;
 8010986:	e05e      	b.n	8010a46 <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	3b08      	subs	r3, #8
 801098c:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 801098e:	4b32      	ldr	r3, [pc, #200]	; (8010a58 <mem_free+0x104>)
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	69fa      	ldr	r2, [r7, #28]
 8010994:	429a      	cmp	r2, r3
 8010996:	d306      	bcc.n	80109a6 <mem_free+0x52>
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	f103 020c 	add.w	r2, r3, #12
 801099e:	4b2f      	ldr	r3, [pc, #188]	; (8010a5c <mem_free+0x108>)
 80109a0:	681b      	ldr	r3, [r3, #0]
 80109a2:	429a      	cmp	r2, r3
 80109a4:	d90d      	bls.n	80109c2 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80109a6:	4b29      	ldr	r3, [pc, #164]	; (8010a4c <mem_free+0xf8>)
 80109a8:	f240 227f 	movw	r2, #639	; 0x27f
 80109ac:	492c      	ldr	r1, [pc, #176]	; (8010a60 <mem_free+0x10c>)
 80109ae:	4829      	ldr	r0, [pc, #164]	; (8010a54 <mem_free+0x100>)
 80109b0:	f00a fdf0 	bl	801b594 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80109b4:	f00a fd86 	bl	801b4c4 <sys_arch_protect>
 80109b8:	6138      	str	r0, [r7, #16]
 80109ba:	6938      	ldr	r0, [r7, #16]
 80109bc:	f00a fd90 	bl	801b4e0 <sys_arch_unprotect>
    return;
 80109c0:	e041      	b.n	8010a46 <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80109c2:	4828      	ldr	r0, [pc, #160]	; (8010a64 <mem_free+0x110>)
 80109c4:	f00a fd42 	bl	801b44c <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80109c8:	69fb      	ldr	r3, [r7, #28]
 80109ca:	791b      	ldrb	r3, [r3, #4]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d110      	bne.n	80109f2 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80109d0:	4b1e      	ldr	r3, [pc, #120]	; (8010a4c <mem_free+0xf8>)
 80109d2:	f44f 7223 	mov.w	r2, #652	; 0x28c
 80109d6:	4924      	ldr	r1, [pc, #144]	; (8010a68 <mem_free+0x114>)
 80109d8:	481e      	ldr	r0, [pc, #120]	; (8010a54 <mem_free+0x100>)
 80109da:	f00a fddb 	bl	801b594 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80109de:	4821      	ldr	r0, [pc, #132]	; (8010a64 <mem_free+0x110>)
 80109e0:	f00a fd43 	bl	801b46a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80109e4:	f00a fd6e 	bl	801b4c4 <sys_arch_protect>
 80109e8:	6178      	str	r0, [r7, #20]
 80109ea:	6978      	ldr	r0, [r7, #20]
 80109ec:	f00a fd78 	bl	801b4e0 <sys_arch_unprotect>
    return;
 80109f0:	e029      	b.n	8010a46 <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80109f2:	69f8      	ldr	r0, [r7, #28]
 80109f4:	f7ff ff72 	bl	80108dc <mem_link_valid>
 80109f8:	4603      	mov	r3, r0
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d110      	bne.n	8010a20 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80109fe:	4b13      	ldr	r3, [pc, #76]	; (8010a4c <mem_free+0xf8>)
 8010a00:	f240 2295 	movw	r2, #661	; 0x295
 8010a04:	4919      	ldr	r1, [pc, #100]	; (8010a6c <mem_free+0x118>)
 8010a06:	4813      	ldr	r0, [pc, #76]	; (8010a54 <mem_free+0x100>)
 8010a08:	f00a fdc4 	bl	801b594 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8010a0c:	4815      	ldr	r0, [pc, #84]	; (8010a64 <mem_free+0x110>)
 8010a0e:	f00a fd2c 	bl	801b46a <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010a12:	f00a fd57 	bl	801b4c4 <sys_arch_protect>
 8010a16:	61b8      	str	r0, [r7, #24]
 8010a18:	69b8      	ldr	r0, [r7, #24]
 8010a1a:	f00a fd61 	bl	801b4e0 <sys_arch_unprotect>
    return;
 8010a1e:	e012      	b.n	8010a46 <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8010a20:	69fb      	ldr	r3, [r7, #28]
 8010a22:	2200      	movs	r2, #0
 8010a24:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 8010a26:	4b12      	ldr	r3, [pc, #72]	; (8010a70 <mem_free+0x11c>)
 8010a28:	681b      	ldr	r3, [r3, #0]
 8010a2a:	69fa      	ldr	r2, [r7, #28]
 8010a2c:	429a      	cmp	r2, r3
 8010a2e:	d202      	bcs.n	8010a36 <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8010a30:	4a0f      	ldr	r2, [pc, #60]	; (8010a70 <mem_free+0x11c>)
 8010a32:	69fb      	ldr	r3, [r7, #28]
 8010a34:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 8010a36:	69f8      	ldr	r0, [r7, #28]
 8010a38:	f7ff fe5c 	bl	80106f4 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8010a3c:	4809      	ldr	r0, [pc, #36]	; (8010a64 <mem_free+0x110>)
 8010a3e:	f00a fd14 	bl	801b46a <sys_mutex_unlock>
 8010a42:	e000      	b.n	8010a46 <mem_free+0xf2>
    return;
 8010a44:	bf00      	nop
}
 8010a46:	3720      	adds	r7, #32
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	bd80      	pop	{r7, pc}
 8010a4c:	0801d818 	.word	0x0801d818
 8010a50:	0801d908 	.word	0x0801d908
 8010a54:	0801d860 	.word	0x0801d860
 8010a58:	2000dfa0 	.word	0x2000dfa0
 8010a5c:	2000dfa4 	.word	0x2000dfa4
 8010a60:	0801d92c 	.word	0x0801d92c
 8010a64:	2000dfa8 	.word	0x2000dfa8
 8010a68:	0801d948 	.word	0x0801d948
 8010a6c:	0801d970 	.word	0x0801d970
 8010a70:	2000dfac 	.word	0x2000dfac

08010a74 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8010a74:	b580      	push	{r7, lr}
 8010a76:	b088      	sub	sp, #32
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
 8010a7c:	460b      	mov	r3, r1
 8010a7e:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8010a80:	887b      	ldrh	r3, [r7, #2]
 8010a82:	3303      	adds	r3, #3
 8010a84:	b29b      	uxth	r3, r3
 8010a86:	f023 0303 	bic.w	r3, r3, #3
 8010a8a:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8010a8c:	8bfb      	ldrh	r3, [r7, #30]
 8010a8e:	2b0b      	cmp	r3, #11
 8010a90:	d801      	bhi.n	8010a96 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8010a92:	230c      	movs	r3, #12
 8010a94:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 8010a96:	8bfb      	ldrh	r3, [r7, #30]
 8010a98:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010a9c:	d803      	bhi.n	8010aa6 <mem_trim+0x32>
 8010a9e:	8bfa      	ldrh	r2, [r7, #30]
 8010aa0:	887b      	ldrh	r3, [r7, #2]
 8010aa2:	429a      	cmp	r2, r3
 8010aa4:	d201      	bcs.n	8010aaa <mem_trim+0x36>
    return NULL;
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	e0d8      	b.n	8010c5c <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 8010aaa:	4b6e      	ldr	r3, [pc, #440]	; (8010c64 <mem_trim+0x1f0>)
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	687a      	ldr	r2, [r7, #4]
 8010ab0:	429a      	cmp	r2, r3
 8010ab2:	d304      	bcc.n	8010abe <mem_trim+0x4a>
 8010ab4:	4b6c      	ldr	r3, [pc, #432]	; (8010c68 <mem_trim+0x1f4>)
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	687a      	ldr	r2, [r7, #4]
 8010aba:	429a      	cmp	r2, r3
 8010abc:	d306      	bcc.n	8010acc <mem_trim+0x58>
 8010abe:	4b6b      	ldr	r3, [pc, #428]	; (8010c6c <mem_trim+0x1f8>)
 8010ac0:	f240 22d1 	movw	r2, #721	; 0x2d1
 8010ac4:	496a      	ldr	r1, [pc, #424]	; (8010c70 <mem_trim+0x1fc>)
 8010ac6:	486b      	ldr	r0, [pc, #428]	; (8010c74 <mem_trim+0x200>)
 8010ac8:	f00a fd64 	bl	801b594 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8010acc:	4b65      	ldr	r3, [pc, #404]	; (8010c64 <mem_trim+0x1f0>)
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	687a      	ldr	r2, [r7, #4]
 8010ad2:	429a      	cmp	r2, r3
 8010ad4:	d304      	bcc.n	8010ae0 <mem_trim+0x6c>
 8010ad6:	4b64      	ldr	r3, [pc, #400]	; (8010c68 <mem_trim+0x1f4>)
 8010ad8:	681b      	ldr	r3, [r3, #0]
 8010ada:	687a      	ldr	r2, [r7, #4]
 8010adc:	429a      	cmp	r2, r3
 8010ade:	d307      	bcc.n	8010af0 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010ae0:	f00a fcf0 	bl	801b4c4 <sys_arch_protect>
 8010ae4:	60b8      	str	r0, [r7, #8]
 8010ae6:	68b8      	ldr	r0, [r7, #8]
 8010ae8:	f00a fcfa 	bl	801b4e0 <sys_arch_unprotect>
    return rmem;
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	e0b5      	b.n	8010c5c <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010af0:	687b      	ldr	r3, [r7, #4]
 8010af2:	3b08      	subs	r3, #8
 8010af4:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 8010af6:	69b8      	ldr	r0, [r7, #24]
 8010af8:	f7ff fdea 	bl	80106d0 <mem_to_ptr>
 8010afc:	4603      	mov	r3, r0
 8010afe:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8010b00:	69bb      	ldr	r3, [r7, #24]
 8010b02:	881a      	ldrh	r2, [r3, #0]
 8010b04:	8afb      	ldrh	r3, [r7, #22]
 8010b06:	1ad3      	subs	r3, r2, r3
 8010b08:	b29b      	uxth	r3, r3
 8010b0a:	3b08      	subs	r3, #8
 8010b0c:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8010b0e:	8bfa      	ldrh	r2, [r7, #30]
 8010b10:	8abb      	ldrh	r3, [r7, #20]
 8010b12:	429a      	cmp	r2, r3
 8010b14:	d906      	bls.n	8010b24 <mem_trim+0xb0>
 8010b16:	4b55      	ldr	r3, [pc, #340]	; (8010c6c <mem_trim+0x1f8>)
 8010b18:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8010b1c:	4956      	ldr	r1, [pc, #344]	; (8010c78 <mem_trim+0x204>)
 8010b1e:	4855      	ldr	r0, [pc, #340]	; (8010c74 <mem_trim+0x200>)
 8010b20:	f00a fd38 	bl	801b594 <iprintf>
  if (newsize > size) {
 8010b24:	8bfa      	ldrh	r2, [r7, #30]
 8010b26:	8abb      	ldrh	r3, [r7, #20]
 8010b28:	429a      	cmp	r2, r3
 8010b2a:	d901      	bls.n	8010b30 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	e095      	b.n	8010c5c <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8010b30:	8bfa      	ldrh	r2, [r7, #30]
 8010b32:	8abb      	ldrh	r3, [r7, #20]
 8010b34:	429a      	cmp	r2, r3
 8010b36:	d101      	bne.n	8010b3c <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	e08f      	b.n	8010c5c <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8010b3c:	484f      	ldr	r0, [pc, #316]	; (8010c7c <mem_trim+0x208>)
 8010b3e:	f00a fc85 	bl	801b44c <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8010b42:	69bb      	ldr	r3, [r7, #24]
 8010b44:	881b      	ldrh	r3, [r3, #0]
 8010b46:	4618      	mov	r0, r3
 8010b48:	f7ff fdb0 	bl	80106ac <ptr_to_mem>
 8010b4c:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8010b4e:	693b      	ldr	r3, [r7, #16]
 8010b50:	791b      	ldrb	r3, [r3, #4]
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d13f      	bne.n	8010bd6 <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8010b56:	69bb      	ldr	r3, [r7, #24]
 8010b58:	881b      	ldrh	r3, [r3, #0]
 8010b5a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010b5e:	d106      	bne.n	8010b6e <mem_trim+0xfa>
 8010b60:	4b42      	ldr	r3, [pc, #264]	; (8010c6c <mem_trim+0x1f8>)
 8010b62:	f240 22f5 	movw	r2, #757	; 0x2f5
 8010b66:	4946      	ldr	r1, [pc, #280]	; (8010c80 <mem_trim+0x20c>)
 8010b68:	4842      	ldr	r0, [pc, #264]	; (8010c74 <mem_trim+0x200>)
 8010b6a:	f00a fd13 	bl	801b594 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8010b6e:	693b      	ldr	r3, [r7, #16]
 8010b70:	881b      	ldrh	r3, [r3, #0]
 8010b72:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010b74:	8afa      	ldrh	r2, [r7, #22]
 8010b76:	8bfb      	ldrh	r3, [r7, #30]
 8010b78:	4413      	add	r3, r2
 8010b7a:	b29b      	uxth	r3, r3
 8010b7c:	3308      	adds	r3, #8
 8010b7e:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8010b80:	4b40      	ldr	r3, [pc, #256]	; (8010c84 <mem_trim+0x210>)
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	693a      	ldr	r2, [r7, #16]
 8010b86:	429a      	cmp	r2, r3
 8010b88:	d106      	bne.n	8010b98 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8010b8a:	89fb      	ldrh	r3, [r7, #14]
 8010b8c:	4618      	mov	r0, r3
 8010b8e:	f7ff fd8d 	bl	80106ac <ptr_to_mem>
 8010b92:	4603      	mov	r3, r0
 8010b94:	4a3b      	ldr	r2, [pc, #236]	; (8010c84 <mem_trim+0x210>)
 8010b96:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8010b98:	89fb      	ldrh	r3, [r7, #14]
 8010b9a:	4618      	mov	r0, r3
 8010b9c:	f7ff fd86 	bl	80106ac <ptr_to_mem>
 8010ba0:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8010ba2:	693b      	ldr	r3, [r7, #16]
 8010ba4:	2200      	movs	r2, #0
 8010ba6:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8010ba8:	693b      	ldr	r3, [r7, #16]
 8010baa:	89ba      	ldrh	r2, [r7, #12]
 8010bac:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8010bae:	693b      	ldr	r3, [r7, #16]
 8010bb0:	8afa      	ldrh	r2, [r7, #22]
 8010bb2:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8010bb4:	69bb      	ldr	r3, [r7, #24]
 8010bb6:	89fa      	ldrh	r2, [r7, #14]
 8010bb8:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010bba:	693b      	ldr	r3, [r7, #16]
 8010bbc:	881b      	ldrh	r3, [r3, #0]
 8010bbe:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010bc2:	d047      	beq.n	8010c54 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010bc4:	693b      	ldr	r3, [r7, #16]
 8010bc6:	881b      	ldrh	r3, [r3, #0]
 8010bc8:	4618      	mov	r0, r3
 8010bca:	f7ff fd6f 	bl	80106ac <ptr_to_mem>
 8010bce:	4602      	mov	r2, r0
 8010bd0:	89fb      	ldrh	r3, [r7, #14]
 8010bd2:	8053      	strh	r3, [r2, #2]
 8010bd4:	e03e      	b.n	8010c54 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8010bd6:	8bfb      	ldrh	r3, [r7, #30]
 8010bd8:	f103 0214 	add.w	r2, r3, #20
 8010bdc:	8abb      	ldrh	r3, [r7, #20]
 8010bde:	429a      	cmp	r2, r3
 8010be0:	d838      	bhi.n	8010c54 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010be2:	8afa      	ldrh	r2, [r7, #22]
 8010be4:	8bfb      	ldrh	r3, [r7, #30]
 8010be6:	4413      	add	r3, r2
 8010be8:	b29b      	uxth	r3, r3
 8010bea:	3308      	adds	r3, #8
 8010bec:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8010bee:	69bb      	ldr	r3, [r7, #24]
 8010bf0:	881b      	ldrh	r3, [r3, #0]
 8010bf2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010bf6:	d106      	bne.n	8010c06 <mem_trim+0x192>
 8010bf8:	4b1c      	ldr	r3, [pc, #112]	; (8010c6c <mem_trim+0x1f8>)
 8010bfa:	f240 3216 	movw	r2, #790	; 0x316
 8010bfe:	4920      	ldr	r1, [pc, #128]	; (8010c80 <mem_trim+0x20c>)
 8010c00:	481c      	ldr	r0, [pc, #112]	; (8010c74 <mem_trim+0x200>)
 8010c02:	f00a fcc7 	bl	801b594 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8010c06:	89fb      	ldrh	r3, [r7, #14]
 8010c08:	4618      	mov	r0, r3
 8010c0a:	f7ff fd4f 	bl	80106ac <ptr_to_mem>
 8010c0e:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8010c10:	4b1c      	ldr	r3, [pc, #112]	; (8010c84 <mem_trim+0x210>)
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	693a      	ldr	r2, [r7, #16]
 8010c16:	429a      	cmp	r2, r3
 8010c18:	d202      	bcs.n	8010c20 <mem_trim+0x1ac>
      lfree = mem2;
 8010c1a:	4a1a      	ldr	r2, [pc, #104]	; (8010c84 <mem_trim+0x210>)
 8010c1c:	693b      	ldr	r3, [r7, #16]
 8010c1e:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8010c20:	693b      	ldr	r3, [r7, #16]
 8010c22:	2200      	movs	r2, #0
 8010c24:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8010c26:	69bb      	ldr	r3, [r7, #24]
 8010c28:	881a      	ldrh	r2, [r3, #0]
 8010c2a:	693b      	ldr	r3, [r7, #16]
 8010c2c:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8010c2e:	693b      	ldr	r3, [r7, #16]
 8010c30:	8afa      	ldrh	r2, [r7, #22]
 8010c32:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8010c34:	69bb      	ldr	r3, [r7, #24]
 8010c36:	89fa      	ldrh	r2, [r7, #14]
 8010c38:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010c3a:	693b      	ldr	r3, [r7, #16]
 8010c3c:	881b      	ldrh	r3, [r3, #0]
 8010c3e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010c42:	d007      	beq.n	8010c54 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010c44:	693b      	ldr	r3, [r7, #16]
 8010c46:	881b      	ldrh	r3, [r3, #0]
 8010c48:	4618      	mov	r0, r3
 8010c4a:	f7ff fd2f 	bl	80106ac <ptr_to_mem>
 8010c4e:	4602      	mov	r2, r0
 8010c50:	89fb      	ldrh	r3, [r7, #14]
 8010c52:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8010c54:	4809      	ldr	r0, [pc, #36]	; (8010c7c <mem_trim+0x208>)
 8010c56:	f00a fc08 	bl	801b46a <sys_mutex_unlock>
  return rmem;
 8010c5a:	687b      	ldr	r3, [r7, #4]
}
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	3720      	adds	r7, #32
 8010c60:	46bd      	mov	sp, r7
 8010c62:	bd80      	pop	{r7, pc}
 8010c64:	2000dfa0 	.word	0x2000dfa0
 8010c68:	2000dfa4 	.word	0x2000dfa4
 8010c6c:	0801d818 	.word	0x0801d818
 8010c70:	0801d9a4 	.word	0x0801d9a4
 8010c74:	0801d860 	.word	0x0801d860
 8010c78:	0801d9bc 	.word	0x0801d9bc
 8010c7c:	2000dfa8 	.word	0x2000dfa8
 8010c80:	0801d9dc 	.word	0x0801d9dc
 8010c84:	2000dfac 	.word	0x2000dfac

08010c88 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b088      	sub	sp, #32
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	4603      	mov	r3, r0
 8010c90:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8010c92:	88fb      	ldrh	r3, [r7, #6]
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d101      	bne.n	8010c9c <mem_malloc+0x14>
    return NULL;
 8010c98:	2300      	movs	r3, #0
 8010c9a:	e0e2      	b.n	8010e62 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8010c9c:	88fb      	ldrh	r3, [r7, #6]
 8010c9e:	3303      	adds	r3, #3
 8010ca0:	b29b      	uxth	r3, r3
 8010ca2:	f023 0303 	bic.w	r3, r3, #3
 8010ca6:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8010ca8:	8bbb      	ldrh	r3, [r7, #28]
 8010caa:	2b0b      	cmp	r3, #11
 8010cac:	d801      	bhi.n	8010cb2 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8010cae:	230c      	movs	r3, #12
 8010cb0:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8010cb2:	8bbb      	ldrh	r3, [r7, #28]
 8010cb4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010cb8:	d803      	bhi.n	8010cc2 <mem_malloc+0x3a>
 8010cba:	8bba      	ldrh	r2, [r7, #28]
 8010cbc:	88fb      	ldrh	r3, [r7, #6]
 8010cbe:	429a      	cmp	r2, r3
 8010cc0:	d201      	bcs.n	8010cc6 <mem_malloc+0x3e>
    return NULL;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	e0cd      	b.n	8010e62 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8010cc6:	4869      	ldr	r0, [pc, #420]	; (8010e6c <mem_malloc+0x1e4>)
 8010cc8:	f00a fbc0 	bl	801b44c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010ccc:	4b68      	ldr	r3, [pc, #416]	; (8010e70 <mem_malloc+0x1e8>)
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	4618      	mov	r0, r3
 8010cd2:	f7ff fcfd 	bl	80106d0 <mem_to_ptr>
 8010cd6:	4603      	mov	r3, r0
 8010cd8:	83fb      	strh	r3, [r7, #30]
 8010cda:	e0b7      	b.n	8010e4c <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8010cdc:	8bfb      	ldrh	r3, [r7, #30]
 8010cde:	4618      	mov	r0, r3
 8010ce0:	f7ff fce4 	bl	80106ac <ptr_to_mem>
 8010ce4:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8010ce6:	697b      	ldr	r3, [r7, #20]
 8010ce8:	791b      	ldrb	r3, [r3, #4]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	f040 80a7 	bne.w	8010e3e <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8010cf0:	697b      	ldr	r3, [r7, #20]
 8010cf2:	881b      	ldrh	r3, [r3, #0]
 8010cf4:	461a      	mov	r2, r3
 8010cf6:	8bfb      	ldrh	r3, [r7, #30]
 8010cf8:	1ad3      	subs	r3, r2, r3
 8010cfa:	f1a3 0208 	sub.w	r2, r3, #8
 8010cfe:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8010d00:	429a      	cmp	r2, r3
 8010d02:	f0c0 809c 	bcc.w	8010e3e <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8010d06:	697b      	ldr	r3, [r7, #20]
 8010d08:	881b      	ldrh	r3, [r3, #0]
 8010d0a:	461a      	mov	r2, r3
 8010d0c:	8bfb      	ldrh	r3, [r7, #30]
 8010d0e:	1ad3      	subs	r3, r2, r3
 8010d10:	f1a3 0208 	sub.w	r2, r3, #8
 8010d14:	8bbb      	ldrh	r3, [r7, #28]
 8010d16:	3314      	adds	r3, #20
 8010d18:	429a      	cmp	r2, r3
 8010d1a:	d333      	bcc.n	8010d84 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8010d1c:	8bfa      	ldrh	r2, [r7, #30]
 8010d1e:	8bbb      	ldrh	r3, [r7, #28]
 8010d20:	4413      	add	r3, r2
 8010d22:	b29b      	uxth	r3, r3
 8010d24:	3308      	adds	r3, #8
 8010d26:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8010d28:	8a7b      	ldrh	r3, [r7, #18]
 8010d2a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010d2e:	d106      	bne.n	8010d3e <mem_malloc+0xb6>
 8010d30:	4b50      	ldr	r3, [pc, #320]	; (8010e74 <mem_malloc+0x1ec>)
 8010d32:	f240 3287 	movw	r2, #903	; 0x387
 8010d36:	4950      	ldr	r1, [pc, #320]	; (8010e78 <mem_malloc+0x1f0>)
 8010d38:	4850      	ldr	r0, [pc, #320]	; (8010e7c <mem_malloc+0x1f4>)
 8010d3a:	f00a fc2b 	bl	801b594 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8010d3e:	8a7b      	ldrh	r3, [r7, #18]
 8010d40:	4618      	mov	r0, r3
 8010d42:	f7ff fcb3 	bl	80106ac <ptr_to_mem>
 8010d46:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8010d48:	68fb      	ldr	r3, [r7, #12]
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8010d4e:	697b      	ldr	r3, [r7, #20]
 8010d50:	881a      	ldrh	r2, [r3, #0]
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	8bfa      	ldrh	r2, [r7, #30]
 8010d5a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8010d5c:	697b      	ldr	r3, [r7, #20]
 8010d5e:	8a7a      	ldrh	r2, [r7, #18]
 8010d60:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8010d62:	697b      	ldr	r3, [r7, #20]
 8010d64:	2201      	movs	r2, #1
 8010d66:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	881b      	ldrh	r3, [r3, #0]
 8010d6c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010d70:	d00b      	beq.n	8010d8a <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8010d72:	68fb      	ldr	r3, [r7, #12]
 8010d74:	881b      	ldrh	r3, [r3, #0]
 8010d76:	4618      	mov	r0, r3
 8010d78:	f7ff fc98 	bl	80106ac <ptr_to_mem>
 8010d7c:	4602      	mov	r2, r0
 8010d7e:	8a7b      	ldrh	r3, [r7, #18]
 8010d80:	8053      	strh	r3, [r2, #2]
 8010d82:	e002      	b.n	8010d8a <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010d84:	697b      	ldr	r3, [r7, #20]
 8010d86:	2201      	movs	r2, #1
 8010d88:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8010d8a:	4b39      	ldr	r3, [pc, #228]	; (8010e70 <mem_malloc+0x1e8>)
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	697a      	ldr	r2, [r7, #20]
 8010d90:	429a      	cmp	r2, r3
 8010d92:	d127      	bne.n	8010de4 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8010d94:	4b36      	ldr	r3, [pc, #216]	; (8010e70 <mem_malloc+0x1e8>)
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8010d9a:	e005      	b.n	8010da8 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8010d9c:	69bb      	ldr	r3, [r7, #24]
 8010d9e:	881b      	ldrh	r3, [r3, #0]
 8010da0:	4618      	mov	r0, r3
 8010da2:	f7ff fc83 	bl	80106ac <ptr_to_mem>
 8010da6:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8010da8:	69bb      	ldr	r3, [r7, #24]
 8010daa:	791b      	ldrb	r3, [r3, #4]
 8010dac:	2b00      	cmp	r3, #0
 8010dae:	d004      	beq.n	8010dba <mem_malloc+0x132>
 8010db0:	4b33      	ldr	r3, [pc, #204]	; (8010e80 <mem_malloc+0x1f8>)
 8010db2:	681b      	ldr	r3, [r3, #0]
 8010db4:	69ba      	ldr	r2, [r7, #24]
 8010db6:	429a      	cmp	r2, r3
 8010db8:	d1f0      	bne.n	8010d9c <mem_malloc+0x114>
          }
          lfree = cur;
 8010dba:	4a2d      	ldr	r2, [pc, #180]	; (8010e70 <mem_malloc+0x1e8>)
 8010dbc:	69bb      	ldr	r3, [r7, #24]
 8010dbe:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8010dc0:	4b2b      	ldr	r3, [pc, #172]	; (8010e70 <mem_malloc+0x1e8>)
 8010dc2:	681a      	ldr	r2, [r3, #0]
 8010dc4:	4b2e      	ldr	r3, [pc, #184]	; (8010e80 <mem_malloc+0x1f8>)
 8010dc6:	681b      	ldr	r3, [r3, #0]
 8010dc8:	429a      	cmp	r2, r3
 8010dca:	d00b      	beq.n	8010de4 <mem_malloc+0x15c>
 8010dcc:	4b28      	ldr	r3, [pc, #160]	; (8010e70 <mem_malloc+0x1e8>)
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	791b      	ldrb	r3, [r3, #4]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d006      	beq.n	8010de4 <mem_malloc+0x15c>
 8010dd6:	4b27      	ldr	r3, [pc, #156]	; (8010e74 <mem_malloc+0x1ec>)
 8010dd8:	f240 32b5 	movw	r2, #949	; 0x3b5
 8010ddc:	4929      	ldr	r1, [pc, #164]	; (8010e84 <mem_malloc+0x1fc>)
 8010dde:	4827      	ldr	r0, [pc, #156]	; (8010e7c <mem_malloc+0x1f4>)
 8010de0:	f00a fbd8 	bl	801b594 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8010de4:	4821      	ldr	r0, [pc, #132]	; (8010e6c <mem_malloc+0x1e4>)
 8010de6:	f00a fb40 	bl	801b46a <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8010dea:	8bba      	ldrh	r2, [r7, #28]
 8010dec:	697b      	ldr	r3, [r7, #20]
 8010dee:	4413      	add	r3, r2
 8010df0:	3308      	adds	r3, #8
 8010df2:	4a23      	ldr	r2, [pc, #140]	; (8010e80 <mem_malloc+0x1f8>)
 8010df4:	6812      	ldr	r2, [r2, #0]
 8010df6:	4293      	cmp	r3, r2
 8010df8:	d906      	bls.n	8010e08 <mem_malloc+0x180>
 8010dfa:	4b1e      	ldr	r3, [pc, #120]	; (8010e74 <mem_malloc+0x1ec>)
 8010dfc:	f240 32b9 	movw	r2, #953	; 0x3b9
 8010e00:	4921      	ldr	r1, [pc, #132]	; (8010e88 <mem_malloc+0x200>)
 8010e02:	481e      	ldr	r0, [pc, #120]	; (8010e7c <mem_malloc+0x1f4>)
 8010e04:	f00a fbc6 	bl	801b594 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8010e08:	697b      	ldr	r3, [r7, #20]
 8010e0a:	f003 0303 	and.w	r3, r3, #3
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d006      	beq.n	8010e20 <mem_malloc+0x198>
 8010e12:	4b18      	ldr	r3, [pc, #96]	; (8010e74 <mem_malloc+0x1ec>)
 8010e14:	f240 32bb 	movw	r2, #955	; 0x3bb
 8010e18:	491c      	ldr	r1, [pc, #112]	; (8010e8c <mem_malloc+0x204>)
 8010e1a:	4818      	ldr	r0, [pc, #96]	; (8010e7c <mem_malloc+0x1f4>)
 8010e1c:	f00a fbba 	bl	801b594 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8010e20:	697b      	ldr	r3, [r7, #20]
 8010e22:	f003 0303 	and.w	r3, r3, #3
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d006      	beq.n	8010e38 <mem_malloc+0x1b0>
 8010e2a:	4b12      	ldr	r3, [pc, #72]	; (8010e74 <mem_malloc+0x1ec>)
 8010e2c:	f240 32bd 	movw	r2, #957	; 0x3bd
 8010e30:	4917      	ldr	r1, [pc, #92]	; (8010e90 <mem_malloc+0x208>)
 8010e32:	4812      	ldr	r0, [pc, #72]	; (8010e7c <mem_malloc+0x1f4>)
 8010e34:	f00a fbae 	bl	801b594 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8010e38:	697b      	ldr	r3, [r7, #20]
 8010e3a:	3308      	adds	r3, #8
 8010e3c:	e011      	b.n	8010e62 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8010e3e:	8bfb      	ldrh	r3, [r7, #30]
 8010e40:	4618      	mov	r0, r3
 8010e42:	f7ff fc33 	bl	80106ac <ptr_to_mem>
 8010e46:	4603      	mov	r3, r0
 8010e48:	881b      	ldrh	r3, [r3, #0]
 8010e4a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010e4c:	8bfa      	ldrh	r2, [r7, #30]
 8010e4e:	8bbb      	ldrh	r3, [r7, #28]
 8010e50:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8010e54:	429a      	cmp	r2, r3
 8010e56:	f4ff af41 	bcc.w	8010cdc <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8010e5a:	4804      	ldr	r0, [pc, #16]	; (8010e6c <mem_malloc+0x1e4>)
 8010e5c:	f00a fb05 	bl	801b46a <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8010e60:	2300      	movs	r3, #0
}
 8010e62:	4618      	mov	r0, r3
 8010e64:	3720      	adds	r7, #32
 8010e66:	46bd      	mov	sp, r7
 8010e68:	bd80      	pop	{r7, pc}
 8010e6a:	bf00      	nop
 8010e6c:	2000dfa8 	.word	0x2000dfa8
 8010e70:	2000dfac 	.word	0x2000dfac
 8010e74:	0801d818 	.word	0x0801d818
 8010e78:	0801d9dc 	.word	0x0801d9dc
 8010e7c:	0801d860 	.word	0x0801d860
 8010e80:	2000dfa4 	.word	0x2000dfa4
 8010e84:	0801d9f0 	.word	0x0801d9f0
 8010e88:	0801da0c 	.word	0x0801da0c
 8010e8c:	0801da3c 	.word	0x0801da3c
 8010e90:	0801da6c 	.word	0x0801da6c

08010e94 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010e94:	b480      	push	{r7}
 8010e96:	b085      	sub	sp, #20
 8010e98:	af00      	add	r7, sp, #0
 8010e9a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	689b      	ldr	r3, [r3, #8]
 8010ea0:	2200      	movs	r2, #0
 8010ea2:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	685b      	ldr	r3, [r3, #4]
 8010ea8:	3303      	adds	r3, #3
 8010eaa:	f023 0303 	bic.w	r3, r3, #3
 8010eae:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8010eb0:	2300      	movs	r3, #0
 8010eb2:	60fb      	str	r3, [r7, #12]
 8010eb4:	e011      	b.n	8010eda <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	689b      	ldr	r3, [r3, #8]
 8010eba:	681a      	ldr	r2, [r3, #0]
 8010ebc:	68bb      	ldr	r3, [r7, #8]
 8010ebe:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	689b      	ldr	r3, [r3, #8]
 8010ec4:	68ba      	ldr	r2, [r7, #8]
 8010ec6:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	881b      	ldrh	r3, [r3, #0]
 8010ecc:	461a      	mov	r2, r3
 8010ece:	68bb      	ldr	r3, [r7, #8]
 8010ed0:	4413      	add	r3, r2
 8010ed2:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	3301      	adds	r3, #1
 8010ed8:	60fb      	str	r3, [r7, #12]
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	885b      	ldrh	r3, [r3, #2]
 8010ede:	461a      	mov	r2, r3
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	4293      	cmp	r3, r2
 8010ee4:	dbe7      	blt.n	8010eb6 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8010ee6:	bf00      	nop
 8010ee8:	bf00      	nop
 8010eea:	3714      	adds	r7, #20
 8010eec:	46bd      	mov	sp, r7
 8010eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ef2:	4770      	bx	lr

08010ef4 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b082      	sub	sp, #8
 8010ef8:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010efa:	2300      	movs	r3, #0
 8010efc:	80fb      	strh	r3, [r7, #6]
 8010efe:	e009      	b.n	8010f14 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010f00:	88fb      	ldrh	r3, [r7, #6]
 8010f02:	4a08      	ldr	r2, [pc, #32]	; (8010f24 <memp_init+0x30>)
 8010f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010f08:	4618      	mov	r0, r3
 8010f0a:	f7ff ffc3 	bl	8010e94 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010f0e:	88fb      	ldrh	r3, [r7, #6]
 8010f10:	3301      	adds	r3, #1
 8010f12:	80fb      	strh	r3, [r7, #6]
 8010f14:	88fb      	ldrh	r3, [r7, #6]
 8010f16:	2b0c      	cmp	r3, #12
 8010f18:	d9f2      	bls.n	8010f00 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8010f1a:	bf00      	nop
 8010f1c:	bf00      	nop
 8010f1e:	3708      	adds	r7, #8
 8010f20:	46bd      	mov	sp, r7
 8010f22:	bd80      	pop	{r7, pc}
 8010f24:	0802033c 	.word	0x0802033c

08010f28 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	b084      	sub	sp, #16
 8010f2c:	af00      	add	r7, sp, #0
 8010f2e:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8010f30:	f00a fac8 	bl	801b4c4 <sys_arch_protect>
 8010f34:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	689b      	ldr	r3, [r3, #8]
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8010f3e:	68bb      	ldr	r3, [r7, #8]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d015      	beq.n	8010f70 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	689b      	ldr	r3, [r3, #8]
 8010f48:	68ba      	ldr	r2, [r7, #8]
 8010f4a:	6812      	ldr	r2, [r2, #0]
 8010f4c:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8010f4e:	68bb      	ldr	r3, [r7, #8]
 8010f50:	f003 0303 	and.w	r3, r3, #3
 8010f54:	2b00      	cmp	r3, #0
 8010f56:	d006      	beq.n	8010f66 <do_memp_malloc_pool+0x3e>
 8010f58:	4b09      	ldr	r3, [pc, #36]	; (8010f80 <do_memp_malloc_pool+0x58>)
 8010f5a:	f44f 728c 	mov.w	r2, #280	; 0x118
 8010f5e:	4909      	ldr	r1, [pc, #36]	; (8010f84 <do_memp_malloc_pool+0x5c>)
 8010f60:	4809      	ldr	r0, [pc, #36]	; (8010f88 <do_memp_malloc_pool+0x60>)
 8010f62:	f00a fb17 	bl	801b594 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010f66:	68f8      	ldr	r0, [r7, #12]
 8010f68:	f00a faba 	bl	801b4e0 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8010f6c:	68bb      	ldr	r3, [r7, #8]
 8010f6e:	e003      	b.n	8010f78 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010f70:	68f8      	ldr	r0, [r7, #12]
 8010f72:	f00a fab5 	bl	801b4e0 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8010f76:	2300      	movs	r3, #0
}
 8010f78:	4618      	mov	r0, r3
 8010f7a:	3710      	adds	r7, #16
 8010f7c:	46bd      	mov	sp, r7
 8010f7e:	bd80      	pop	{r7, pc}
 8010f80:	0801da90 	.word	0x0801da90
 8010f84:	0801dac0 	.word	0x0801dac0
 8010f88:	0801dae4 	.word	0x0801dae4

08010f8c <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010f8c:	b580      	push	{r7, lr}
 8010f8e:	b082      	sub	sp, #8
 8010f90:	af00      	add	r7, sp, #0
 8010f92:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d106      	bne.n	8010fa8 <memp_malloc_pool+0x1c>
 8010f9a:	4b0a      	ldr	r3, [pc, #40]	; (8010fc4 <memp_malloc_pool+0x38>)
 8010f9c:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8010fa0:	4909      	ldr	r1, [pc, #36]	; (8010fc8 <memp_malloc_pool+0x3c>)
 8010fa2:	480a      	ldr	r0, [pc, #40]	; (8010fcc <memp_malloc_pool+0x40>)
 8010fa4:	f00a faf6 	bl	801b594 <iprintf>
  if (desc == NULL) {
 8010fa8:	687b      	ldr	r3, [r7, #4]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d101      	bne.n	8010fb2 <memp_malloc_pool+0x26>
    return NULL;
 8010fae:	2300      	movs	r3, #0
 8010fb0:	e003      	b.n	8010fba <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8010fb2:	6878      	ldr	r0, [r7, #4]
 8010fb4:	f7ff ffb8 	bl	8010f28 <do_memp_malloc_pool>
 8010fb8:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8010fba:	4618      	mov	r0, r3
 8010fbc:	3708      	adds	r7, #8
 8010fbe:	46bd      	mov	sp, r7
 8010fc0:	bd80      	pop	{r7, pc}
 8010fc2:	bf00      	nop
 8010fc4:	0801da90 	.word	0x0801da90
 8010fc8:	0801db0c 	.word	0x0801db0c
 8010fcc:	0801dae4 	.word	0x0801dae4

08010fd0 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8010fd0:	b580      	push	{r7, lr}
 8010fd2:	b084      	sub	sp, #16
 8010fd4:	af00      	add	r7, sp, #0
 8010fd6:	4603      	mov	r3, r0
 8010fd8:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8010fda:	79fb      	ldrb	r3, [r7, #7]
 8010fdc:	2b0c      	cmp	r3, #12
 8010fde:	d908      	bls.n	8010ff2 <memp_malloc+0x22>
 8010fe0:	4b0a      	ldr	r3, [pc, #40]	; (801100c <memp_malloc+0x3c>)
 8010fe2:	f240 1257 	movw	r2, #343	; 0x157
 8010fe6:	490a      	ldr	r1, [pc, #40]	; (8011010 <memp_malloc+0x40>)
 8010fe8:	480a      	ldr	r0, [pc, #40]	; (8011014 <memp_malloc+0x44>)
 8010fea:	f00a fad3 	bl	801b594 <iprintf>
 8010fee:	2300      	movs	r3, #0
 8010ff0:	e008      	b.n	8011004 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8010ff2:	79fb      	ldrb	r3, [r7, #7]
 8010ff4:	4a08      	ldr	r2, [pc, #32]	; (8011018 <memp_malloc+0x48>)
 8010ff6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ffa:	4618      	mov	r0, r3
 8010ffc:	f7ff ff94 	bl	8010f28 <do_memp_malloc_pool>
 8011000:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8011002:	68fb      	ldr	r3, [r7, #12]
}
 8011004:	4618      	mov	r0, r3
 8011006:	3710      	adds	r7, #16
 8011008:	46bd      	mov	sp, r7
 801100a:	bd80      	pop	{r7, pc}
 801100c:	0801da90 	.word	0x0801da90
 8011010:	0801db20 	.word	0x0801db20
 8011014:	0801dae4 	.word	0x0801dae4
 8011018:	0802033c 	.word	0x0802033c

0801101c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b084      	sub	sp, #16
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
 8011024:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8011026:	683b      	ldr	r3, [r7, #0]
 8011028:	f003 0303 	and.w	r3, r3, #3
 801102c:	2b00      	cmp	r3, #0
 801102e:	d006      	beq.n	801103e <do_memp_free_pool+0x22>
 8011030:	4b0d      	ldr	r3, [pc, #52]	; (8011068 <do_memp_free_pool+0x4c>)
 8011032:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8011036:	490d      	ldr	r1, [pc, #52]	; (801106c <do_memp_free_pool+0x50>)
 8011038:	480d      	ldr	r0, [pc, #52]	; (8011070 <do_memp_free_pool+0x54>)
 801103a:	f00a faab 	bl	801b594 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 801103e:	683b      	ldr	r3, [r7, #0]
 8011040:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8011042:	f00a fa3f 	bl	801b4c4 <sys_arch_protect>
 8011046:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	689b      	ldr	r3, [r3, #8]
 801104c:	681a      	ldr	r2, [r3, #0]
 801104e:	68fb      	ldr	r3, [r7, #12]
 8011050:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	689b      	ldr	r3, [r3, #8]
 8011056:	68fa      	ldr	r2, [r7, #12]
 8011058:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 801105a:	68b8      	ldr	r0, [r7, #8]
 801105c:	f00a fa40 	bl	801b4e0 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8011060:	bf00      	nop
 8011062:	3710      	adds	r7, #16
 8011064:	46bd      	mov	sp, r7
 8011066:	bd80      	pop	{r7, pc}
 8011068:	0801da90 	.word	0x0801da90
 801106c:	0801db40 	.word	0x0801db40
 8011070:	0801dae4 	.word	0x0801dae4

08011074 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8011074:	b580      	push	{r7, lr}
 8011076:	b082      	sub	sp, #8
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
 801107c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	2b00      	cmp	r3, #0
 8011082:	d106      	bne.n	8011092 <memp_free_pool+0x1e>
 8011084:	4b0a      	ldr	r3, [pc, #40]	; (80110b0 <memp_free_pool+0x3c>)
 8011086:	f240 1295 	movw	r2, #405	; 0x195
 801108a:	490a      	ldr	r1, [pc, #40]	; (80110b4 <memp_free_pool+0x40>)
 801108c:	480a      	ldr	r0, [pc, #40]	; (80110b8 <memp_free_pool+0x44>)
 801108e:	f00a fa81 	bl	801b594 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8011092:	687b      	ldr	r3, [r7, #4]
 8011094:	2b00      	cmp	r3, #0
 8011096:	d007      	beq.n	80110a8 <memp_free_pool+0x34>
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d004      	beq.n	80110a8 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 801109e:	6839      	ldr	r1, [r7, #0]
 80110a0:	6878      	ldr	r0, [r7, #4]
 80110a2:	f7ff ffbb 	bl	801101c <do_memp_free_pool>
 80110a6:	e000      	b.n	80110aa <memp_free_pool+0x36>
    return;
 80110a8:	bf00      	nop
}
 80110aa:	3708      	adds	r7, #8
 80110ac:	46bd      	mov	sp, r7
 80110ae:	bd80      	pop	{r7, pc}
 80110b0:	0801da90 	.word	0x0801da90
 80110b4:	0801db0c 	.word	0x0801db0c
 80110b8:	0801dae4 	.word	0x0801dae4

080110bc <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 80110bc:	b580      	push	{r7, lr}
 80110be:	b082      	sub	sp, #8
 80110c0:	af00      	add	r7, sp, #0
 80110c2:	4603      	mov	r3, r0
 80110c4:	6039      	str	r1, [r7, #0]
 80110c6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 80110c8:	79fb      	ldrb	r3, [r7, #7]
 80110ca:	2b0c      	cmp	r3, #12
 80110cc:	d907      	bls.n	80110de <memp_free+0x22>
 80110ce:	4b0c      	ldr	r3, [pc, #48]	; (8011100 <memp_free+0x44>)
 80110d0:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 80110d4:	490b      	ldr	r1, [pc, #44]	; (8011104 <memp_free+0x48>)
 80110d6:	480c      	ldr	r0, [pc, #48]	; (8011108 <memp_free+0x4c>)
 80110d8:	f00a fa5c 	bl	801b594 <iprintf>
 80110dc:	e00c      	b.n	80110f8 <memp_free+0x3c>

  if (mem == NULL) {
 80110de:	683b      	ldr	r3, [r7, #0]
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d008      	beq.n	80110f6 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 80110e4:	79fb      	ldrb	r3, [r7, #7]
 80110e6:	4a09      	ldr	r2, [pc, #36]	; (801110c <memp_free+0x50>)
 80110e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80110ec:	6839      	ldr	r1, [r7, #0]
 80110ee:	4618      	mov	r0, r3
 80110f0:	f7ff ff94 	bl	801101c <do_memp_free_pool>
 80110f4:	e000      	b.n	80110f8 <memp_free+0x3c>
    return;
 80110f6:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 80110f8:	3708      	adds	r7, #8
 80110fa:	46bd      	mov	sp, r7
 80110fc:	bd80      	pop	{r7, pc}
 80110fe:	bf00      	nop
 8011100:	0801da90 	.word	0x0801da90
 8011104:	0801db60 	.word	0x0801db60
 8011108:	0801dae4 	.word	0x0801dae4
 801110c:	0802033c 	.word	0x0802033c

08011110 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8011110:	b480      	push	{r7}
 8011112:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8011114:	bf00      	nop
 8011116:	46bd      	mov	sp, r7
 8011118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111c:	4770      	bx	lr
	...

08011120 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8011120:	b580      	push	{r7, lr}
 8011122:	b086      	sub	sp, #24
 8011124:	af00      	add	r7, sp, #0
 8011126:	60f8      	str	r0, [r7, #12]
 8011128:	60b9      	str	r1, [r7, #8]
 801112a:	607a      	str	r2, [r7, #4]
 801112c:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	2b00      	cmp	r3, #0
 8011132:	d108      	bne.n	8011146 <netif_add+0x26>
 8011134:	4b57      	ldr	r3, [pc, #348]	; (8011294 <netif_add+0x174>)
 8011136:	f240 1227 	movw	r2, #295	; 0x127
 801113a:	4957      	ldr	r1, [pc, #348]	; (8011298 <netif_add+0x178>)
 801113c:	4857      	ldr	r0, [pc, #348]	; (801129c <netif_add+0x17c>)
 801113e:	f00a fa29 	bl	801b594 <iprintf>
 8011142:	2300      	movs	r3, #0
 8011144:	e0a2      	b.n	801128c <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8011146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011148:	2b00      	cmp	r3, #0
 801114a:	d108      	bne.n	801115e <netif_add+0x3e>
 801114c:	4b51      	ldr	r3, [pc, #324]	; (8011294 <netif_add+0x174>)
 801114e:	f44f 7294 	mov.w	r2, #296	; 0x128
 8011152:	4953      	ldr	r1, [pc, #332]	; (80112a0 <netif_add+0x180>)
 8011154:	4851      	ldr	r0, [pc, #324]	; (801129c <netif_add+0x17c>)
 8011156:	f00a fa1d 	bl	801b594 <iprintf>
 801115a:	2300      	movs	r3, #0
 801115c:	e096      	b.n	801128c <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 801115e:	68bb      	ldr	r3, [r7, #8]
 8011160:	2b00      	cmp	r3, #0
 8011162:	d101      	bne.n	8011168 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8011164:	4b4f      	ldr	r3, [pc, #316]	; (80112a4 <netif_add+0x184>)
 8011166:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d101      	bne.n	8011172 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 801116e:	4b4d      	ldr	r3, [pc, #308]	; (80112a4 <netif_add+0x184>)
 8011170:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8011172:	683b      	ldr	r3, [r7, #0]
 8011174:	2b00      	cmp	r3, #0
 8011176:	d101      	bne.n	801117c <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8011178:	4b4a      	ldr	r3, [pc, #296]	; (80112a4 <netif_add+0x184>)
 801117a:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 801117c:	68fb      	ldr	r3, [r7, #12]
 801117e:	2200      	movs	r2, #0
 8011180:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	2200      	movs	r2, #0
 8011186:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8011188:	68fb      	ldr	r3, [r7, #12]
 801118a:	2200      	movs	r2, #0
 801118c:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 801118e:	68fb      	ldr	r3, [r7, #12]
 8011190:	4a45      	ldr	r2, [pc, #276]	; (80112a8 <netif_add+0x188>)
 8011192:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	2200      	movs	r2, #0
 8011198:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 801119a:	68fb      	ldr	r3, [r7, #12]
 801119c:	2200      	movs	r2, #0
 801119e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	2200      	movs	r2, #0
 80111a6:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 80111a8:	68fb      	ldr	r3, [r7, #12]
 80111aa:	6a3a      	ldr	r2, [r7, #32]
 80111ac:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 80111ae:	4b3f      	ldr	r3, [pc, #252]	; (80112ac <netif_add+0x18c>)
 80111b0:	781a      	ldrb	r2, [r3, #0]
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80111bc:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 80111be:	683b      	ldr	r3, [r7, #0]
 80111c0:	687a      	ldr	r2, [r7, #4]
 80111c2:	68b9      	ldr	r1, [r7, #8]
 80111c4:	68f8      	ldr	r0, [r7, #12]
 80111c6:	f000 f913 	bl	80113f0 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 80111ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111cc:	68f8      	ldr	r0, [r7, #12]
 80111ce:	4798      	blx	r3
 80111d0:	4603      	mov	r3, r0
 80111d2:	2b00      	cmp	r3, #0
 80111d4:	d001      	beq.n	80111da <netif_add+0xba>
    return NULL;
 80111d6:	2300      	movs	r3, #0
 80111d8:	e058      	b.n	801128c <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 80111da:	68fb      	ldr	r3, [r7, #12]
 80111dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80111e0:	2bff      	cmp	r3, #255	; 0xff
 80111e2:	d103      	bne.n	80111ec <netif_add+0xcc>
        netif->num = 0;
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	2200      	movs	r2, #0
 80111e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 80111ec:	2300      	movs	r3, #0
 80111ee:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80111f0:	4b2f      	ldr	r3, [pc, #188]	; (80112b0 <netif_add+0x190>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	617b      	str	r3, [r7, #20]
 80111f6:	e02b      	b.n	8011250 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 80111f8:	697a      	ldr	r2, [r7, #20]
 80111fa:	68fb      	ldr	r3, [r7, #12]
 80111fc:	429a      	cmp	r2, r3
 80111fe:	d106      	bne.n	801120e <netif_add+0xee>
 8011200:	4b24      	ldr	r3, [pc, #144]	; (8011294 <netif_add+0x174>)
 8011202:	f240 128b 	movw	r2, #395	; 0x18b
 8011206:	492b      	ldr	r1, [pc, #172]	; (80112b4 <netif_add+0x194>)
 8011208:	4824      	ldr	r0, [pc, #144]	; (801129c <netif_add+0x17c>)
 801120a:	f00a f9c3 	bl	801b594 <iprintf>
        num_netifs++;
 801120e:	693b      	ldr	r3, [r7, #16]
 8011210:	3301      	adds	r3, #1
 8011212:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8011214:	693b      	ldr	r3, [r7, #16]
 8011216:	2bff      	cmp	r3, #255	; 0xff
 8011218:	dd06      	ble.n	8011228 <netif_add+0x108>
 801121a:	4b1e      	ldr	r3, [pc, #120]	; (8011294 <netif_add+0x174>)
 801121c:	f240 128d 	movw	r2, #397	; 0x18d
 8011220:	4925      	ldr	r1, [pc, #148]	; (80112b8 <netif_add+0x198>)
 8011222:	481e      	ldr	r0, [pc, #120]	; (801129c <netif_add+0x17c>)
 8011224:	f00a f9b6 	bl	801b594 <iprintf>
        if (netif2->num == netif->num) {
 8011228:	697b      	ldr	r3, [r7, #20]
 801122a:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011234:	429a      	cmp	r2, r3
 8011236:	d108      	bne.n	801124a <netif_add+0x12a>
          netif->num++;
 8011238:	68fb      	ldr	r3, [r7, #12]
 801123a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801123e:	3301      	adds	r3, #1
 8011240:	b2da      	uxtb	r2, r3
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8011248:	e005      	b.n	8011256 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801124a:	697b      	ldr	r3, [r7, #20]
 801124c:	681b      	ldr	r3, [r3, #0]
 801124e:	617b      	str	r3, [r7, #20]
 8011250:	697b      	ldr	r3, [r7, #20]
 8011252:	2b00      	cmp	r3, #0
 8011254:	d1d0      	bne.n	80111f8 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8011256:	697b      	ldr	r3, [r7, #20]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d1be      	bne.n	80111da <netif_add+0xba>
  }
  if (netif->num == 254) {
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011262:	2bfe      	cmp	r3, #254	; 0xfe
 8011264:	d103      	bne.n	801126e <netif_add+0x14e>
    netif_num = 0;
 8011266:	4b11      	ldr	r3, [pc, #68]	; (80112ac <netif_add+0x18c>)
 8011268:	2200      	movs	r2, #0
 801126a:	701a      	strb	r2, [r3, #0]
 801126c:	e006      	b.n	801127c <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011274:	3301      	adds	r3, #1
 8011276:	b2da      	uxtb	r2, r3
 8011278:	4b0c      	ldr	r3, [pc, #48]	; (80112ac <netif_add+0x18c>)
 801127a:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 801127c:	4b0c      	ldr	r3, [pc, #48]	; (80112b0 <netif_add+0x190>)
 801127e:	681a      	ldr	r2, [r3, #0]
 8011280:	68fb      	ldr	r3, [r7, #12]
 8011282:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8011284:	4a0a      	ldr	r2, [pc, #40]	; (80112b0 <netif_add+0x190>)
 8011286:	68fb      	ldr	r3, [r7, #12]
 8011288:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 801128a:	68fb      	ldr	r3, [r7, #12]
}
 801128c:	4618      	mov	r0, r3
 801128e:	3718      	adds	r7, #24
 8011290:	46bd      	mov	sp, r7
 8011292:	bd80      	pop	{r7, pc}
 8011294:	0801db7c 	.word	0x0801db7c
 8011298:	0801dc10 	.word	0x0801dc10
 801129c:	0801dbcc 	.word	0x0801dbcc
 80112a0:	0801dc2c 	.word	0x0801dc2c
 80112a4:	080203b0 	.word	0x080203b0
 80112a8:	080116cb 	.word	0x080116cb
 80112ac:	20011084 	.word	0x20011084
 80112b0:	2001107c 	.word	0x2001107c
 80112b4:	0801dc50 	.word	0x0801dc50
 80112b8:	0801dc64 	.word	0x0801dc64

080112bc <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80112bc:	b580      	push	{r7, lr}
 80112be:	b082      	sub	sp, #8
 80112c0:	af00      	add	r7, sp, #0
 80112c2:	6078      	str	r0, [r7, #4]
 80112c4:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80112c6:	6839      	ldr	r1, [r7, #0]
 80112c8:	6878      	ldr	r0, [r7, #4]
 80112ca:	f002 fdb7 	bl	8013e3c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80112ce:	6839      	ldr	r1, [r7, #0]
 80112d0:	6878      	ldr	r0, [r7, #4]
 80112d2:	f007 fc69 	bl	8018ba8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80112d6:	bf00      	nop
 80112d8:	3708      	adds	r7, #8
 80112da:	46bd      	mov	sp, r7
 80112dc:	bd80      	pop	{r7, pc}
	...

080112e0 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80112e0:	b580      	push	{r7, lr}
 80112e2:	b086      	sub	sp, #24
 80112e4:	af00      	add	r7, sp, #0
 80112e6:	60f8      	str	r0, [r7, #12]
 80112e8:	60b9      	str	r1, [r7, #8]
 80112ea:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80112ec:	68bb      	ldr	r3, [r7, #8]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	d106      	bne.n	8011300 <netif_do_set_ipaddr+0x20>
 80112f2:	4b1d      	ldr	r3, [pc, #116]	; (8011368 <netif_do_set_ipaddr+0x88>)
 80112f4:	f240 12cb 	movw	r2, #459	; 0x1cb
 80112f8:	491c      	ldr	r1, [pc, #112]	; (801136c <netif_do_set_ipaddr+0x8c>)
 80112fa:	481d      	ldr	r0, [pc, #116]	; (8011370 <netif_do_set_ipaddr+0x90>)
 80112fc:	f00a f94a 	bl	801b594 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	2b00      	cmp	r3, #0
 8011304:	d106      	bne.n	8011314 <netif_do_set_ipaddr+0x34>
 8011306:	4b18      	ldr	r3, [pc, #96]	; (8011368 <netif_do_set_ipaddr+0x88>)
 8011308:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 801130c:	4917      	ldr	r1, [pc, #92]	; (801136c <netif_do_set_ipaddr+0x8c>)
 801130e:	4818      	ldr	r0, [pc, #96]	; (8011370 <netif_do_set_ipaddr+0x90>)
 8011310:	f00a f940 	bl	801b594 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8011314:	68bb      	ldr	r3, [r7, #8]
 8011316:	681a      	ldr	r2, [r3, #0]
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	3304      	adds	r3, #4
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	429a      	cmp	r2, r3
 8011320:	d01c      	beq.n	801135c <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8011322:	68bb      	ldr	r3, [r7, #8]
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	3304      	adds	r3, #4
 801132c:	681a      	ldr	r2, [r3, #0]
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8011332:	f107 0314 	add.w	r3, r7, #20
 8011336:	4619      	mov	r1, r3
 8011338:	6878      	ldr	r0, [r7, #4]
 801133a:	f7ff ffbf 	bl	80112bc <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 801133e:	68bb      	ldr	r3, [r7, #8]
 8011340:	2b00      	cmp	r3, #0
 8011342:	d002      	beq.n	801134a <netif_do_set_ipaddr+0x6a>
 8011344:	68bb      	ldr	r3, [r7, #8]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	e000      	b.n	801134c <netif_do_set_ipaddr+0x6c>
 801134a:	2300      	movs	r3, #0
 801134c:	68fa      	ldr	r2, [r7, #12]
 801134e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8011350:	2101      	movs	r1, #1
 8011352:	68f8      	ldr	r0, [r7, #12]
 8011354:	f000 f8d2 	bl	80114fc <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8011358:	2301      	movs	r3, #1
 801135a:	e000      	b.n	801135e <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 801135c:	2300      	movs	r3, #0
}
 801135e:	4618      	mov	r0, r3
 8011360:	3718      	adds	r7, #24
 8011362:	46bd      	mov	sp, r7
 8011364:	bd80      	pop	{r7, pc}
 8011366:	bf00      	nop
 8011368:	0801db7c 	.word	0x0801db7c
 801136c:	0801dc94 	.word	0x0801dc94
 8011370:	0801dbcc 	.word	0x0801dbcc

08011374 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8011374:	b480      	push	{r7}
 8011376:	b085      	sub	sp, #20
 8011378:	af00      	add	r7, sp, #0
 801137a:	60f8      	str	r0, [r7, #12]
 801137c:	60b9      	str	r1, [r7, #8]
 801137e:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8011380:	68bb      	ldr	r3, [r7, #8]
 8011382:	681a      	ldr	r2, [r3, #0]
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	3308      	adds	r3, #8
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	429a      	cmp	r2, r3
 801138c:	d00a      	beq.n	80113a4 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801138e:	68bb      	ldr	r3, [r7, #8]
 8011390:	2b00      	cmp	r3, #0
 8011392:	d002      	beq.n	801139a <netif_do_set_netmask+0x26>
 8011394:	68bb      	ldr	r3, [r7, #8]
 8011396:	681b      	ldr	r3, [r3, #0]
 8011398:	e000      	b.n	801139c <netif_do_set_netmask+0x28>
 801139a:	2300      	movs	r3, #0
 801139c:	68fa      	ldr	r2, [r7, #12]
 801139e:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 80113a0:	2301      	movs	r3, #1
 80113a2:	e000      	b.n	80113a6 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 80113a4:	2300      	movs	r3, #0
}
 80113a6:	4618      	mov	r0, r3
 80113a8:	3714      	adds	r7, #20
 80113aa:	46bd      	mov	sp, r7
 80113ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b0:	4770      	bx	lr

080113b2 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80113b2:	b480      	push	{r7}
 80113b4:	b085      	sub	sp, #20
 80113b6:	af00      	add	r7, sp, #0
 80113b8:	60f8      	str	r0, [r7, #12]
 80113ba:	60b9      	str	r1, [r7, #8]
 80113bc:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80113be:	68bb      	ldr	r3, [r7, #8]
 80113c0:	681a      	ldr	r2, [r3, #0]
 80113c2:	68fb      	ldr	r3, [r7, #12]
 80113c4:	330c      	adds	r3, #12
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	429a      	cmp	r2, r3
 80113ca:	d00a      	beq.n	80113e2 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80113cc:	68bb      	ldr	r3, [r7, #8]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d002      	beq.n	80113d8 <netif_do_set_gw+0x26>
 80113d2:	68bb      	ldr	r3, [r7, #8]
 80113d4:	681b      	ldr	r3, [r3, #0]
 80113d6:	e000      	b.n	80113da <netif_do_set_gw+0x28>
 80113d8:	2300      	movs	r3, #0
 80113da:	68fa      	ldr	r2, [r7, #12]
 80113dc:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80113de:	2301      	movs	r3, #1
 80113e0:	e000      	b.n	80113e4 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80113e2:	2300      	movs	r3, #0
}
 80113e4:	4618      	mov	r0, r3
 80113e6:	3714      	adds	r7, #20
 80113e8:	46bd      	mov	sp, r7
 80113ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ee:	4770      	bx	lr

080113f0 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b088      	sub	sp, #32
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	60f8      	str	r0, [r7, #12]
 80113f8:	60b9      	str	r1, [r7, #8]
 80113fa:	607a      	str	r2, [r7, #4]
 80113fc:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80113fe:	2300      	movs	r3, #0
 8011400:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8011402:	2300      	movs	r3, #0
 8011404:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8011406:	68bb      	ldr	r3, [r7, #8]
 8011408:	2b00      	cmp	r3, #0
 801140a:	d101      	bne.n	8011410 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 801140c:	4b1c      	ldr	r3, [pc, #112]	; (8011480 <netif_set_addr+0x90>)
 801140e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	2b00      	cmp	r3, #0
 8011414:	d101      	bne.n	801141a <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8011416:	4b1a      	ldr	r3, [pc, #104]	; (8011480 <netif_set_addr+0x90>)
 8011418:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 801141a:	683b      	ldr	r3, [r7, #0]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d101      	bne.n	8011424 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8011420:	4b17      	ldr	r3, [pc, #92]	; (8011480 <netif_set_addr+0x90>)
 8011422:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8011424:	68bb      	ldr	r3, [r7, #8]
 8011426:	2b00      	cmp	r3, #0
 8011428:	d003      	beq.n	8011432 <netif_set_addr+0x42>
 801142a:	68bb      	ldr	r3, [r7, #8]
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	2b00      	cmp	r3, #0
 8011430:	d101      	bne.n	8011436 <netif_set_addr+0x46>
 8011432:	2301      	movs	r3, #1
 8011434:	e000      	b.n	8011438 <netif_set_addr+0x48>
 8011436:	2300      	movs	r3, #0
 8011438:	617b      	str	r3, [r7, #20]
  if (remove) {
 801143a:	697b      	ldr	r3, [r7, #20]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d006      	beq.n	801144e <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011440:	f107 0310 	add.w	r3, r7, #16
 8011444:	461a      	mov	r2, r3
 8011446:	68b9      	ldr	r1, [r7, #8]
 8011448:	68f8      	ldr	r0, [r7, #12]
 801144a:	f7ff ff49 	bl	80112e0 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 801144e:	69fa      	ldr	r2, [r7, #28]
 8011450:	6879      	ldr	r1, [r7, #4]
 8011452:	68f8      	ldr	r0, [r7, #12]
 8011454:	f7ff ff8e 	bl	8011374 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8011458:	69ba      	ldr	r2, [r7, #24]
 801145a:	6839      	ldr	r1, [r7, #0]
 801145c:	68f8      	ldr	r0, [r7, #12]
 801145e:	f7ff ffa8 	bl	80113b2 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8011462:	697b      	ldr	r3, [r7, #20]
 8011464:	2b00      	cmp	r3, #0
 8011466:	d106      	bne.n	8011476 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011468:	f107 0310 	add.w	r3, r7, #16
 801146c:	461a      	mov	r2, r3
 801146e:	68b9      	ldr	r1, [r7, #8]
 8011470:	68f8      	ldr	r0, [r7, #12]
 8011472:	f7ff ff35 	bl	80112e0 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8011476:	bf00      	nop
 8011478:	3720      	adds	r7, #32
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}
 801147e:	bf00      	nop
 8011480:	080203b0 	.word	0x080203b0

08011484 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8011484:	b480      	push	{r7}
 8011486:	b083      	sub	sp, #12
 8011488:	af00      	add	r7, sp, #0
 801148a:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 801148c:	4a04      	ldr	r2, [pc, #16]	; (80114a0 <netif_set_default+0x1c>)
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8011492:	bf00      	nop
 8011494:	370c      	adds	r7, #12
 8011496:	46bd      	mov	sp, r7
 8011498:	f85d 7b04 	ldr.w	r7, [sp], #4
 801149c:	4770      	bx	lr
 801149e:	bf00      	nop
 80114a0:	20011080 	.word	0x20011080

080114a4 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b082      	sub	sp, #8
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d107      	bne.n	80114c2 <netif_set_up+0x1e>
 80114b2:	4b0f      	ldr	r3, [pc, #60]	; (80114f0 <netif_set_up+0x4c>)
 80114b4:	f44f 7254 	mov.w	r2, #848	; 0x350
 80114b8:	490e      	ldr	r1, [pc, #56]	; (80114f4 <netif_set_up+0x50>)
 80114ba:	480f      	ldr	r0, [pc, #60]	; (80114f8 <netif_set_up+0x54>)
 80114bc:	f00a f86a 	bl	801b594 <iprintf>
 80114c0:	e013      	b.n	80114ea <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80114c8:	f003 0301 	and.w	r3, r3, #1
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d10c      	bne.n	80114ea <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80114d0:	687b      	ldr	r3, [r7, #4]
 80114d2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80114d6:	f043 0301 	orr.w	r3, r3, #1
 80114da:	b2da      	uxtb	r2, r3
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80114e2:	2103      	movs	r1, #3
 80114e4:	6878      	ldr	r0, [r7, #4]
 80114e6:	f000 f809 	bl	80114fc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80114ea:	3708      	adds	r7, #8
 80114ec:	46bd      	mov	sp, r7
 80114ee:	bd80      	pop	{r7, pc}
 80114f0:	0801db7c 	.word	0x0801db7c
 80114f4:	0801dd04 	.word	0x0801dd04
 80114f8:	0801dbcc 	.word	0x0801dbcc

080114fc <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b082      	sub	sp, #8
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
 8011504:	460b      	mov	r3, r1
 8011506:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d106      	bne.n	801151c <netif_issue_reports+0x20>
 801150e:	4b18      	ldr	r3, [pc, #96]	; (8011570 <netif_issue_reports+0x74>)
 8011510:	f240 326d 	movw	r2, #877	; 0x36d
 8011514:	4917      	ldr	r1, [pc, #92]	; (8011574 <netif_issue_reports+0x78>)
 8011516:	4818      	ldr	r0, [pc, #96]	; (8011578 <netif_issue_reports+0x7c>)
 8011518:	f00a f83c 	bl	801b594 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011522:	f003 0304 	and.w	r3, r3, #4
 8011526:	2b00      	cmp	r3, #0
 8011528:	d01e      	beq.n	8011568 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011530:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011534:	2b00      	cmp	r3, #0
 8011536:	d017      	beq.n	8011568 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011538:	78fb      	ldrb	r3, [r7, #3]
 801153a:	f003 0301 	and.w	r3, r3, #1
 801153e:	2b00      	cmp	r3, #0
 8011540:	d013      	beq.n	801156a <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011542:	687b      	ldr	r3, [r7, #4]
 8011544:	3304      	adds	r3, #4
 8011546:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011548:	2b00      	cmp	r3, #0
 801154a:	d00e      	beq.n	801156a <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011552:	f003 0308 	and.w	r3, r3, #8
 8011556:	2b00      	cmp	r3, #0
 8011558:	d007      	beq.n	801156a <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	3304      	adds	r3, #4
 801155e:	4619      	mov	r1, r3
 8011560:	6878      	ldr	r0, [r7, #4]
 8011562:	f008 fa8b 	bl	8019a7c <etharp_request>
 8011566:	e000      	b.n	801156a <netif_issue_reports+0x6e>
    return;
 8011568:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801156a:	3708      	adds	r7, #8
 801156c:	46bd      	mov	sp, r7
 801156e:	bd80      	pop	{r7, pc}
 8011570:	0801db7c 	.word	0x0801db7c
 8011574:	0801dd20 	.word	0x0801dd20
 8011578:	0801dbcc 	.word	0x0801dbcc

0801157c <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b082      	sub	sp, #8
 8011580:	af00      	add	r7, sp, #0
 8011582:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	2b00      	cmp	r3, #0
 8011588:	d107      	bne.n	801159a <netif_set_down+0x1e>
 801158a:	4b12      	ldr	r3, [pc, #72]	; (80115d4 <netif_set_down+0x58>)
 801158c:	f240 329b 	movw	r2, #923	; 0x39b
 8011590:	4911      	ldr	r1, [pc, #68]	; (80115d8 <netif_set_down+0x5c>)
 8011592:	4812      	ldr	r0, [pc, #72]	; (80115dc <netif_set_down+0x60>)
 8011594:	f009 fffe 	bl	801b594 <iprintf>
 8011598:	e019      	b.n	80115ce <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80115a0:	f003 0301 	and.w	r3, r3, #1
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d012      	beq.n	80115ce <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80115ae:	f023 0301 	bic.w	r3, r3, #1
 80115b2:	b2da      	uxtb	r2, r3
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80115c0:	f003 0308 	and.w	r3, r3, #8
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d002      	beq.n	80115ce <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80115c8:	6878      	ldr	r0, [r7, #4]
 80115ca:	f007 fe15 	bl	80191f8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80115ce:	3708      	adds	r7, #8
 80115d0:	46bd      	mov	sp, r7
 80115d2:	bd80      	pop	{r7, pc}
 80115d4:	0801db7c 	.word	0x0801db7c
 80115d8:	0801dd44 	.word	0x0801dd44
 80115dc:	0801dbcc 	.word	0x0801dbcc

080115e0 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80115e0:	b580      	push	{r7, lr}
 80115e2:	b082      	sub	sp, #8
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d107      	bne.n	80115fe <netif_set_link_up+0x1e>
 80115ee:	4b13      	ldr	r3, [pc, #76]	; (801163c <netif_set_link_up+0x5c>)
 80115f0:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80115f4:	4912      	ldr	r1, [pc, #72]	; (8011640 <netif_set_link_up+0x60>)
 80115f6:	4813      	ldr	r0, [pc, #76]	; (8011644 <netif_set_link_up+0x64>)
 80115f8:	f009 ffcc 	bl	801b594 <iprintf>
 80115fc:	e01b      	b.n	8011636 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011604:	f003 0304 	and.w	r3, r3, #4
 8011608:	2b00      	cmp	r3, #0
 801160a:	d114      	bne.n	8011636 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 801160c:	687b      	ldr	r3, [r7, #4]
 801160e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011612:	f043 0304 	orr.w	r3, r3, #4
 8011616:	b2da      	uxtb	r2, r3
 8011618:	687b      	ldr	r3, [r7, #4]
 801161a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801161e:	2103      	movs	r1, #3
 8011620:	6878      	ldr	r0, [r7, #4]
 8011622:	f7ff ff6b 	bl	80114fc <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	69db      	ldr	r3, [r3, #28]
 801162a:	2b00      	cmp	r3, #0
 801162c:	d003      	beq.n	8011636 <netif_set_link_up+0x56>
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	69db      	ldr	r3, [r3, #28]
 8011632:	6878      	ldr	r0, [r7, #4]
 8011634:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011636:	3708      	adds	r7, #8
 8011638:	46bd      	mov	sp, r7
 801163a:	bd80      	pop	{r7, pc}
 801163c:	0801db7c 	.word	0x0801db7c
 8011640:	0801dd64 	.word	0x0801dd64
 8011644:	0801dbcc 	.word	0x0801dbcc

08011648 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b082      	sub	sp, #8
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d107      	bne.n	8011666 <netif_set_link_down+0x1e>
 8011656:	4b11      	ldr	r3, [pc, #68]	; (801169c <netif_set_link_down+0x54>)
 8011658:	f240 4206 	movw	r2, #1030	; 0x406
 801165c:	4910      	ldr	r1, [pc, #64]	; (80116a0 <netif_set_link_down+0x58>)
 801165e:	4811      	ldr	r0, [pc, #68]	; (80116a4 <netif_set_link_down+0x5c>)
 8011660:	f009 ff98 	bl	801b594 <iprintf>
 8011664:	e017      	b.n	8011696 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801166c:	f003 0304 	and.w	r3, r3, #4
 8011670:	2b00      	cmp	r3, #0
 8011672:	d010      	beq.n	8011696 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801167a:	f023 0304 	bic.w	r3, r3, #4
 801167e:	b2da      	uxtb	r2, r3
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	69db      	ldr	r3, [r3, #28]
 801168a:	2b00      	cmp	r3, #0
 801168c:	d003      	beq.n	8011696 <netif_set_link_down+0x4e>
 801168e:	687b      	ldr	r3, [r7, #4]
 8011690:	69db      	ldr	r3, [r3, #28]
 8011692:	6878      	ldr	r0, [r7, #4]
 8011694:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8011696:	3708      	adds	r7, #8
 8011698:	46bd      	mov	sp, r7
 801169a:	bd80      	pop	{r7, pc}
 801169c:	0801db7c 	.word	0x0801db7c
 80116a0:	0801dd88 	.word	0x0801dd88
 80116a4:	0801dbcc 	.word	0x0801dbcc

080116a8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80116a8:	b480      	push	{r7}
 80116aa:	b083      	sub	sp, #12
 80116ac:	af00      	add	r7, sp, #0
 80116ae:	6078      	str	r0, [r7, #4]
 80116b0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	2b00      	cmp	r3, #0
 80116b6:	d002      	beq.n	80116be <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	683a      	ldr	r2, [r7, #0]
 80116bc:	61da      	str	r2, [r3, #28]
  }
}
 80116be:	bf00      	nop
 80116c0:	370c      	adds	r7, #12
 80116c2:	46bd      	mov	sp, r7
 80116c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116c8:	4770      	bx	lr

080116ca <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80116ca:	b480      	push	{r7}
 80116cc:	b085      	sub	sp, #20
 80116ce:	af00      	add	r7, sp, #0
 80116d0:	60f8      	str	r0, [r7, #12]
 80116d2:	60b9      	str	r1, [r7, #8]
 80116d4:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80116d6:	f06f 030b 	mvn.w	r3, #11
}
 80116da:	4618      	mov	r0, r3
 80116dc:	3714      	adds	r7, #20
 80116de:	46bd      	mov	sp, r7
 80116e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116e4:	4770      	bx	lr
	...

080116e8 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80116e8:	b480      	push	{r7}
 80116ea:	b085      	sub	sp, #20
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	4603      	mov	r3, r0
 80116f0:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80116f2:	79fb      	ldrb	r3, [r7, #7]
 80116f4:	2b00      	cmp	r3, #0
 80116f6:	d013      	beq.n	8011720 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80116f8:	4b0d      	ldr	r3, [pc, #52]	; (8011730 <netif_get_by_index+0x48>)
 80116fa:	681b      	ldr	r3, [r3, #0]
 80116fc:	60fb      	str	r3, [r7, #12]
 80116fe:	e00c      	b.n	801171a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011706:	3301      	adds	r3, #1
 8011708:	b2db      	uxtb	r3, r3
 801170a:	79fa      	ldrb	r2, [r7, #7]
 801170c:	429a      	cmp	r2, r3
 801170e:	d101      	bne.n	8011714 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	e006      	b.n	8011722 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8011714:	68fb      	ldr	r3, [r7, #12]
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	60fb      	str	r3, [r7, #12]
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d1ef      	bne.n	8011700 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8011720:	2300      	movs	r3, #0
}
 8011722:	4618      	mov	r0, r3
 8011724:	3714      	adds	r7, #20
 8011726:	46bd      	mov	sp, r7
 8011728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801172c:	4770      	bx	lr
 801172e:	bf00      	nop
 8011730:	2001107c 	.word	0x2001107c

08011734 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8011734:	b580      	push	{r7, lr}
 8011736:	b082      	sub	sp, #8
 8011738:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801173a:	f009 fec3 	bl	801b4c4 <sys_arch_protect>
 801173e:	6038      	str	r0, [r7, #0]
 8011740:	4b0d      	ldr	r3, [pc, #52]	; (8011778 <pbuf_free_ooseq+0x44>)
 8011742:	2200      	movs	r2, #0
 8011744:	701a      	strb	r2, [r3, #0]
 8011746:	6838      	ldr	r0, [r7, #0]
 8011748:	f009 feca 	bl	801b4e0 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801174c:	4b0b      	ldr	r3, [pc, #44]	; (801177c <pbuf_free_ooseq+0x48>)
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	607b      	str	r3, [r7, #4]
 8011752:	e00a      	b.n	801176a <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011758:	2b00      	cmp	r3, #0
 801175a:	d003      	beq.n	8011764 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 801175c:	6878      	ldr	r0, [r7, #4]
 801175e:	f002 fbab 	bl	8013eb8 <tcp_free_ooseq>
      return;
 8011762:	e005      	b.n	8011770 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	68db      	ldr	r3, [r3, #12]
 8011768:	607b      	str	r3, [r7, #4]
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	2b00      	cmp	r3, #0
 801176e:	d1f1      	bne.n	8011754 <pbuf_free_ooseq+0x20>
    }
  }
}
 8011770:	3708      	adds	r7, #8
 8011772:	46bd      	mov	sp, r7
 8011774:	bd80      	pop	{r7, pc}
 8011776:	bf00      	nop
 8011778:	20011085 	.word	0x20011085
 801177c:	20011094 	.word	0x20011094

08011780 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8011780:	b580      	push	{r7, lr}
 8011782:	b082      	sub	sp, #8
 8011784:	af00      	add	r7, sp, #0
 8011786:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8011788:	f7ff ffd4 	bl	8011734 <pbuf_free_ooseq>
}
 801178c:	bf00      	nop
 801178e:	3708      	adds	r7, #8
 8011790:	46bd      	mov	sp, r7
 8011792:	bd80      	pop	{r7, pc}

08011794 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8011794:	b580      	push	{r7, lr}
 8011796:	b082      	sub	sp, #8
 8011798:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801179a:	f009 fe93 	bl	801b4c4 <sys_arch_protect>
 801179e:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 80117a0:	4b0f      	ldr	r3, [pc, #60]	; (80117e0 <pbuf_pool_is_empty+0x4c>)
 80117a2:	781b      	ldrb	r3, [r3, #0]
 80117a4:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80117a6:	4b0e      	ldr	r3, [pc, #56]	; (80117e0 <pbuf_pool_is_empty+0x4c>)
 80117a8:	2201      	movs	r2, #1
 80117aa:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 80117ac:	6878      	ldr	r0, [r7, #4]
 80117ae:	f009 fe97 	bl	801b4e0 <sys_arch_unprotect>

  if (!queued) {
 80117b2:	78fb      	ldrb	r3, [r7, #3]
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d10f      	bne.n	80117d8 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80117b8:	2100      	movs	r1, #0
 80117ba:	480a      	ldr	r0, [pc, #40]	; (80117e4 <pbuf_pool_is_empty+0x50>)
 80117bc:	f7fe fe90 	bl	80104e0 <tcpip_try_callback>
 80117c0:	4603      	mov	r3, r0
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	d008      	beq.n	80117d8 <pbuf_pool_is_empty+0x44>
 80117c6:	f009 fe7d 	bl	801b4c4 <sys_arch_protect>
 80117ca:	6078      	str	r0, [r7, #4]
 80117cc:	4b04      	ldr	r3, [pc, #16]	; (80117e0 <pbuf_pool_is_empty+0x4c>)
 80117ce:	2200      	movs	r2, #0
 80117d0:	701a      	strb	r2, [r3, #0]
 80117d2:	6878      	ldr	r0, [r7, #4]
 80117d4:	f009 fe84 	bl	801b4e0 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80117d8:	bf00      	nop
 80117da:	3708      	adds	r7, #8
 80117dc:	46bd      	mov	sp, r7
 80117de:	bd80      	pop	{r7, pc}
 80117e0:	20011085 	.word	0x20011085
 80117e4:	08011781 	.word	0x08011781

080117e8 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80117e8:	b480      	push	{r7}
 80117ea:	b085      	sub	sp, #20
 80117ec:	af00      	add	r7, sp, #0
 80117ee:	60f8      	str	r0, [r7, #12]
 80117f0:	60b9      	str	r1, [r7, #8]
 80117f2:	4611      	mov	r1, r2
 80117f4:	461a      	mov	r2, r3
 80117f6:	460b      	mov	r3, r1
 80117f8:	80fb      	strh	r3, [r7, #6]
 80117fa:	4613      	mov	r3, r2
 80117fc:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	2200      	movs	r2, #0
 8011802:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8011804:	68fb      	ldr	r3, [r7, #12]
 8011806:	68ba      	ldr	r2, [r7, #8]
 8011808:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	88fa      	ldrh	r2, [r7, #6]
 801180e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8011810:	68fb      	ldr	r3, [r7, #12]
 8011812:	88ba      	ldrh	r2, [r7, #4]
 8011814:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8011816:	8b3b      	ldrh	r3, [r7, #24]
 8011818:	b2da      	uxtb	r2, r3
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	7f3a      	ldrb	r2, [r7, #28]
 8011822:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	2201      	movs	r2, #1
 8011828:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801182a:	68fb      	ldr	r3, [r7, #12]
 801182c:	2200      	movs	r2, #0
 801182e:	73da      	strb	r2, [r3, #15]
}
 8011830:	bf00      	nop
 8011832:	3714      	adds	r7, #20
 8011834:	46bd      	mov	sp, r7
 8011836:	f85d 7b04 	ldr.w	r7, [sp], #4
 801183a:	4770      	bx	lr

0801183c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801183c:	b580      	push	{r7, lr}
 801183e:	b08c      	sub	sp, #48	; 0x30
 8011840:	af02      	add	r7, sp, #8
 8011842:	4603      	mov	r3, r0
 8011844:	71fb      	strb	r3, [r7, #7]
 8011846:	460b      	mov	r3, r1
 8011848:	80bb      	strh	r3, [r7, #4]
 801184a:	4613      	mov	r3, r2
 801184c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801184e:	79fb      	ldrb	r3, [r7, #7]
 8011850:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8011852:	887b      	ldrh	r3, [r7, #2]
 8011854:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8011858:	d07f      	beq.n	801195a <pbuf_alloc+0x11e>
 801185a:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801185e:	f300 80c8 	bgt.w	80119f2 <pbuf_alloc+0x1b6>
 8011862:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8011866:	d010      	beq.n	801188a <pbuf_alloc+0x4e>
 8011868:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 801186c:	f300 80c1 	bgt.w	80119f2 <pbuf_alloc+0x1b6>
 8011870:	2b01      	cmp	r3, #1
 8011872:	d002      	beq.n	801187a <pbuf_alloc+0x3e>
 8011874:	2b41      	cmp	r3, #65	; 0x41
 8011876:	f040 80bc 	bne.w	80119f2 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801187a:	887a      	ldrh	r2, [r7, #2]
 801187c:	88bb      	ldrh	r3, [r7, #4]
 801187e:	4619      	mov	r1, r3
 8011880:	2000      	movs	r0, #0
 8011882:	f000 f8d1 	bl	8011a28 <pbuf_alloc_reference>
 8011886:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 8011888:	e0bd      	b.n	8011a06 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801188a:	2300      	movs	r3, #0
 801188c:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 801188e:	2300      	movs	r3, #0
 8011890:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8011892:	88bb      	ldrh	r3, [r7, #4]
 8011894:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8011896:	200c      	movs	r0, #12
 8011898:	f7ff fb9a 	bl	8010fd0 <memp_malloc>
 801189c:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 801189e:	693b      	ldr	r3, [r7, #16]
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d109      	bne.n	80118b8 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80118a4:	f7ff ff76 	bl	8011794 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80118a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d002      	beq.n	80118b4 <pbuf_alloc+0x78>
            pbuf_free(p);
 80118ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80118b0:	f000 fada 	bl	8011e68 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80118b4:	2300      	movs	r3, #0
 80118b6:	e0a7      	b.n	8011a08 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80118b8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80118ba:	3303      	adds	r3, #3
 80118bc:	b29b      	uxth	r3, r3
 80118be:	f023 0303 	bic.w	r3, r3, #3
 80118c2:	b29b      	uxth	r3, r3
 80118c4:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 80118c8:	b29b      	uxth	r3, r3
 80118ca:	8b7a      	ldrh	r2, [r7, #26]
 80118cc:	4293      	cmp	r3, r2
 80118ce:	bf28      	it	cs
 80118d0:	4613      	movcs	r3, r2
 80118d2:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80118d4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80118d6:	3310      	adds	r3, #16
 80118d8:	693a      	ldr	r2, [r7, #16]
 80118da:	4413      	add	r3, r2
 80118dc:	3303      	adds	r3, #3
 80118de:	f023 0303 	bic.w	r3, r3, #3
 80118e2:	4618      	mov	r0, r3
 80118e4:	89f9      	ldrh	r1, [r7, #14]
 80118e6:	8b7a      	ldrh	r2, [r7, #26]
 80118e8:	2300      	movs	r3, #0
 80118ea:	9301      	str	r3, [sp, #4]
 80118ec:	887b      	ldrh	r3, [r7, #2]
 80118ee:	9300      	str	r3, [sp, #0]
 80118f0:	460b      	mov	r3, r1
 80118f2:	4601      	mov	r1, r0
 80118f4:	6938      	ldr	r0, [r7, #16]
 80118f6:	f7ff ff77 	bl	80117e8 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80118fa:	693b      	ldr	r3, [r7, #16]
 80118fc:	685b      	ldr	r3, [r3, #4]
 80118fe:	f003 0303 	and.w	r3, r3, #3
 8011902:	2b00      	cmp	r3, #0
 8011904:	d006      	beq.n	8011914 <pbuf_alloc+0xd8>
 8011906:	4b42      	ldr	r3, [pc, #264]	; (8011a10 <pbuf_alloc+0x1d4>)
 8011908:	f44f 7280 	mov.w	r2, #256	; 0x100
 801190c:	4941      	ldr	r1, [pc, #260]	; (8011a14 <pbuf_alloc+0x1d8>)
 801190e:	4842      	ldr	r0, [pc, #264]	; (8011a18 <pbuf_alloc+0x1dc>)
 8011910:	f009 fe40 	bl	801b594 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8011914:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011916:	3303      	adds	r3, #3
 8011918:	f023 0303 	bic.w	r3, r3, #3
 801191c:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8011920:	d106      	bne.n	8011930 <pbuf_alloc+0xf4>
 8011922:	4b3b      	ldr	r3, [pc, #236]	; (8011a10 <pbuf_alloc+0x1d4>)
 8011924:	f44f 7281 	mov.w	r2, #258	; 0x102
 8011928:	493c      	ldr	r1, [pc, #240]	; (8011a1c <pbuf_alloc+0x1e0>)
 801192a:	483b      	ldr	r0, [pc, #236]	; (8011a18 <pbuf_alloc+0x1dc>)
 801192c:	f009 fe32 	bl	801b594 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8011930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011932:	2b00      	cmp	r3, #0
 8011934:	d102      	bne.n	801193c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8011936:	693b      	ldr	r3, [r7, #16]
 8011938:	627b      	str	r3, [r7, #36]	; 0x24
 801193a:	e002      	b.n	8011942 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801193c:	69fb      	ldr	r3, [r7, #28]
 801193e:	693a      	ldr	r2, [r7, #16]
 8011940:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8011942:	693b      	ldr	r3, [r7, #16]
 8011944:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8011946:	8b7a      	ldrh	r2, [r7, #26]
 8011948:	89fb      	ldrh	r3, [r7, #14]
 801194a:	1ad3      	subs	r3, r2, r3
 801194c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801194e:	2300      	movs	r3, #0
 8011950:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8011952:	8b7b      	ldrh	r3, [r7, #26]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d19e      	bne.n	8011896 <pbuf_alloc+0x5a>
      break;
 8011958:	e055      	b.n	8011a06 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801195a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801195c:	3303      	adds	r3, #3
 801195e:	b29b      	uxth	r3, r3
 8011960:	f023 0303 	bic.w	r3, r3, #3
 8011964:	b29a      	uxth	r2, r3
 8011966:	88bb      	ldrh	r3, [r7, #4]
 8011968:	3303      	adds	r3, #3
 801196a:	b29b      	uxth	r3, r3
 801196c:	f023 0303 	bic.w	r3, r3, #3
 8011970:	b29b      	uxth	r3, r3
 8011972:	4413      	add	r3, r2
 8011974:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8011976:	8b3b      	ldrh	r3, [r7, #24]
 8011978:	3310      	adds	r3, #16
 801197a:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801197c:	8b3a      	ldrh	r2, [r7, #24]
 801197e:	88bb      	ldrh	r3, [r7, #4]
 8011980:	3303      	adds	r3, #3
 8011982:	f023 0303 	bic.w	r3, r3, #3
 8011986:	429a      	cmp	r2, r3
 8011988:	d306      	bcc.n	8011998 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801198a:	8afa      	ldrh	r2, [r7, #22]
 801198c:	88bb      	ldrh	r3, [r7, #4]
 801198e:	3303      	adds	r3, #3
 8011990:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8011994:	429a      	cmp	r2, r3
 8011996:	d201      	bcs.n	801199c <pbuf_alloc+0x160>
        return NULL;
 8011998:	2300      	movs	r3, #0
 801199a:	e035      	b.n	8011a08 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 801199c:	8afb      	ldrh	r3, [r7, #22]
 801199e:	4618      	mov	r0, r3
 80119a0:	f7ff f972 	bl	8010c88 <mem_malloc>
 80119a4:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 80119a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d101      	bne.n	80119b0 <pbuf_alloc+0x174>
        return NULL;
 80119ac:	2300      	movs	r3, #0
 80119ae:	e02b      	b.n	8011a08 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80119b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80119b2:	3310      	adds	r3, #16
 80119b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80119b6:	4413      	add	r3, r2
 80119b8:	3303      	adds	r3, #3
 80119ba:	f023 0303 	bic.w	r3, r3, #3
 80119be:	4618      	mov	r0, r3
 80119c0:	88b9      	ldrh	r1, [r7, #4]
 80119c2:	88ba      	ldrh	r2, [r7, #4]
 80119c4:	2300      	movs	r3, #0
 80119c6:	9301      	str	r3, [sp, #4]
 80119c8:	887b      	ldrh	r3, [r7, #2]
 80119ca:	9300      	str	r3, [sp, #0]
 80119cc:	460b      	mov	r3, r1
 80119ce:	4601      	mov	r1, r0
 80119d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80119d2:	f7ff ff09 	bl	80117e8 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80119d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119d8:	685b      	ldr	r3, [r3, #4]
 80119da:	f003 0303 	and.w	r3, r3, #3
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d010      	beq.n	8011a04 <pbuf_alloc+0x1c8>
 80119e2:	4b0b      	ldr	r3, [pc, #44]	; (8011a10 <pbuf_alloc+0x1d4>)
 80119e4:	f44f 7291 	mov.w	r2, #290	; 0x122
 80119e8:	490d      	ldr	r1, [pc, #52]	; (8011a20 <pbuf_alloc+0x1e4>)
 80119ea:	480b      	ldr	r0, [pc, #44]	; (8011a18 <pbuf_alloc+0x1dc>)
 80119ec:	f009 fdd2 	bl	801b594 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80119f0:	e008      	b.n	8011a04 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80119f2:	4b07      	ldr	r3, [pc, #28]	; (8011a10 <pbuf_alloc+0x1d4>)
 80119f4:	f240 1227 	movw	r2, #295	; 0x127
 80119f8:	490a      	ldr	r1, [pc, #40]	; (8011a24 <pbuf_alloc+0x1e8>)
 80119fa:	4807      	ldr	r0, [pc, #28]	; (8011a18 <pbuf_alloc+0x1dc>)
 80119fc:	f009 fdca 	bl	801b594 <iprintf>
      return NULL;
 8011a00:	2300      	movs	r3, #0
 8011a02:	e001      	b.n	8011a08 <pbuf_alloc+0x1cc>
      break;
 8011a04:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8011a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011a08:	4618      	mov	r0, r3
 8011a0a:	3728      	adds	r7, #40	; 0x28
 8011a0c:	46bd      	mov	sp, r7
 8011a0e:	bd80      	pop	{r7, pc}
 8011a10:	0801ddac 	.word	0x0801ddac
 8011a14:	0801dddc 	.word	0x0801dddc
 8011a18:	0801de0c 	.word	0x0801de0c
 8011a1c:	0801de34 	.word	0x0801de34
 8011a20:	0801de68 	.word	0x0801de68
 8011a24:	0801de94 	.word	0x0801de94

08011a28 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b086      	sub	sp, #24
 8011a2c:	af02      	add	r7, sp, #8
 8011a2e:	6078      	str	r0, [r7, #4]
 8011a30:	460b      	mov	r3, r1
 8011a32:	807b      	strh	r3, [r7, #2]
 8011a34:	4613      	mov	r3, r2
 8011a36:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8011a38:	883b      	ldrh	r3, [r7, #0]
 8011a3a:	2b41      	cmp	r3, #65	; 0x41
 8011a3c:	d009      	beq.n	8011a52 <pbuf_alloc_reference+0x2a>
 8011a3e:	883b      	ldrh	r3, [r7, #0]
 8011a40:	2b01      	cmp	r3, #1
 8011a42:	d006      	beq.n	8011a52 <pbuf_alloc_reference+0x2a>
 8011a44:	4b0f      	ldr	r3, [pc, #60]	; (8011a84 <pbuf_alloc_reference+0x5c>)
 8011a46:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 8011a4a:	490f      	ldr	r1, [pc, #60]	; (8011a88 <pbuf_alloc_reference+0x60>)
 8011a4c:	480f      	ldr	r0, [pc, #60]	; (8011a8c <pbuf_alloc_reference+0x64>)
 8011a4e:	f009 fda1 	bl	801b594 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8011a52:	200b      	movs	r0, #11
 8011a54:	f7ff fabc 	bl	8010fd0 <memp_malloc>
 8011a58:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d101      	bne.n	8011a64 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8011a60:	2300      	movs	r3, #0
 8011a62:	e00b      	b.n	8011a7c <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8011a64:	8879      	ldrh	r1, [r7, #2]
 8011a66:	887a      	ldrh	r2, [r7, #2]
 8011a68:	2300      	movs	r3, #0
 8011a6a:	9301      	str	r3, [sp, #4]
 8011a6c:	883b      	ldrh	r3, [r7, #0]
 8011a6e:	9300      	str	r3, [sp, #0]
 8011a70:	460b      	mov	r3, r1
 8011a72:	6879      	ldr	r1, [r7, #4]
 8011a74:	68f8      	ldr	r0, [r7, #12]
 8011a76:	f7ff feb7 	bl	80117e8 <pbuf_init_alloced_pbuf>
  return p;
 8011a7a:	68fb      	ldr	r3, [r7, #12]
}
 8011a7c:	4618      	mov	r0, r3
 8011a7e:	3710      	adds	r7, #16
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}
 8011a84:	0801ddac 	.word	0x0801ddac
 8011a88:	0801deb0 	.word	0x0801deb0
 8011a8c:	0801de0c 	.word	0x0801de0c

08011a90 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8011a90:	b580      	push	{r7, lr}
 8011a92:	b088      	sub	sp, #32
 8011a94:	af02      	add	r7, sp, #8
 8011a96:	607b      	str	r3, [r7, #4]
 8011a98:	4603      	mov	r3, r0
 8011a9a:	73fb      	strb	r3, [r7, #15]
 8011a9c:	460b      	mov	r3, r1
 8011a9e:	81bb      	strh	r3, [r7, #12]
 8011aa0:	4613      	mov	r3, r2
 8011aa2:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8011aa4:	7bfb      	ldrb	r3, [r7, #15]
 8011aa6:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8011aa8:	8a7b      	ldrh	r3, [r7, #18]
 8011aaa:	3303      	adds	r3, #3
 8011aac:	f023 0203 	bic.w	r2, r3, #3
 8011ab0:	89bb      	ldrh	r3, [r7, #12]
 8011ab2:	441a      	add	r2, r3
 8011ab4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8011ab6:	429a      	cmp	r2, r3
 8011ab8:	d901      	bls.n	8011abe <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8011aba:	2300      	movs	r3, #0
 8011abc:	e018      	b.n	8011af0 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8011abe:	6a3b      	ldr	r3, [r7, #32]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d007      	beq.n	8011ad4 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8011ac4:	8a7b      	ldrh	r3, [r7, #18]
 8011ac6:	3303      	adds	r3, #3
 8011ac8:	f023 0303 	bic.w	r3, r3, #3
 8011acc:	6a3a      	ldr	r2, [r7, #32]
 8011ace:	4413      	add	r3, r2
 8011ad0:	617b      	str	r3, [r7, #20]
 8011ad2:	e001      	b.n	8011ad8 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8011ad4:	2300      	movs	r3, #0
 8011ad6:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8011ad8:	6878      	ldr	r0, [r7, #4]
 8011ada:	89b9      	ldrh	r1, [r7, #12]
 8011adc:	89ba      	ldrh	r2, [r7, #12]
 8011ade:	2302      	movs	r3, #2
 8011ae0:	9301      	str	r3, [sp, #4]
 8011ae2:	897b      	ldrh	r3, [r7, #10]
 8011ae4:	9300      	str	r3, [sp, #0]
 8011ae6:	460b      	mov	r3, r1
 8011ae8:	6979      	ldr	r1, [r7, #20]
 8011aea:	f7ff fe7d 	bl	80117e8 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8011aee:	687b      	ldr	r3, [r7, #4]
}
 8011af0:	4618      	mov	r0, r3
 8011af2:	3718      	adds	r7, #24
 8011af4:	46bd      	mov	sp, r7
 8011af6:	bd80      	pop	{r7, pc}

08011af8 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8011af8:	b580      	push	{r7, lr}
 8011afa:	b084      	sub	sp, #16
 8011afc:	af00      	add	r7, sp, #0
 8011afe:	6078      	str	r0, [r7, #4]
 8011b00:	460b      	mov	r3, r1
 8011b02:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	2b00      	cmp	r3, #0
 8011b08:	d106      	bne.n	8011b18 <pbuf_realloc+0x20>
 8011b0a:	4b3a      	ldr	r3, [pc, #232]	; (8011bf4 <pbuf_realloc+0xfc>)
 8011b0c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8011b10:	4939      	ldr	r1, [pc, #228]	; (8011bf8 <pbuf_realloc+0x100>)
 8011b12:	483a      	ldr	r0, [pc, #232]	; (8011bfc <pbuf_realloc+0x104>)
 8011b14:	f009 fd3e 	bl	801b594 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	891b      	ldrh	r3, [r3, #8]
 8011b1c:	887a      	ldrh	r2, [r7, #2]
 8011b1e:	429a      	cmp	r2, r3
 8011b20:	d263      	bcs.n	8011bea <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	891a      	ldrh	r2, [r3, #8]
 8011b26:	887b      	ldrh	r3, [r7, #2]
 8011b28:	1ad3      	subs	r3, r2, r3
 8011b2a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8011b2c:	887b      	ldrh	r3, [r7, #2]
 8011b2e:	817b      	strh	r3, [r7, #10]
  q = p;
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8011b34:	e018      	b.n	8011b68 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	895b      	ldrh	r3, [r3, #10]
 8011b3a:	897a      	ldrh	r2, [r7, #10]
 8011b3c:	1ad3      	subs	r3, r2, r3
 8011b3e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	891a      	ldrh	r2, [r3, #8]
 8011b44:	893b      	ldrh	r3, [r7, #8]
 8011b46:	1ad3      	subs	r3, r2, r3
 8011b48:	b29a      	uxth	r2, r3
 8011b4a:	68fb      	ldr	r3, [r7, #12]
 8011b4c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8011b4e:	68fb      	ldr	r3, [r7, #12]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8011b54:	68fb      	ldr	r3, [r7, #12]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d106      	bne.n	8011b68 <pbuf_realloc+0x70>
 8011b5a:	4b26      	ldr	r3, [pc, #152]	; (8011bf4 <pbuf_realloc+0xfc>)
 8011b5c:	f240 12af 	movw	r2, #431	; 0x1af
 8011b60:	4927      	ldr	r1, [pc, #156]	; (8011c00 <pbuf_realloc+0x108>)
 8011b62:	4826      	ldr	r0, [pc, #152]	; (8011bfc <pbuf_realloc+0x104>)
 8011b64:	f009 fd16 	bl	801b594 <iprintf>
  while (rem_len > q->len) {
 8011b68:	68fb      	ldr	r3, [r7, #12]
 8011b6a:	895b      	ldrh	r3, [r3, #10]
 8011b6c:	897a      	ldrh	r2, [r7, #10]
 8011b6e:	429a      	cmp	r2, r3
 8011b70:	d8e1      	bhi.n	8011b36 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	7b1b      	ldrb	r3, [r3, #12]
 8011b76:	f003 030f 	and.w	r3, r3, #15
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d121      	bne.n	8011bc2 <pbuf_realloc+0xca>
 8011b7e:	68fb      	ldr	r3, [r7, #12]
 8011b80:	895b      	ldrh	r3, [r3, #10]
 8011b82:	897a      	ldrh	r2, [r7, #10]
 8011b84:	429a      	cmp	r2, r3
 8011b86:	d01c      	beq.n	8011bc2 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	7b5b      	ldrb	r3, [r3, #13]
 8011b8c:	f003 0302 	and.w	r3, r3, #2
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d116      	bne.n	8011bc2 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	685a      	ldr	r2, [r3, #4]
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	1ad3      	subs	r3, r2, r3
 8011b9c:	b29a      	uxth	r2, r3
 8011b9e:	897b      	ldrh	r3, [r7, #10]
 8011ba0:	4413      	add	r3, r2
 8011ba2:	b29b      	uxth	r3, r3
 8011ba4:	4619      	mov	r1, r3
 8011ba6:	68f8      	ldr	r0, [r7, #12]
 8011ba8:	f7fe ff64 	bl	8010a74 <mem_trim>
 8011bac:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d106      	bne.n	8011bc2 <pbuf_realloc+0xca>
 8011bb4:	4b0f      	ldr	r3, [pc, #60]	; (8011bf4 <pbuf_realloc+0xfc>)
 8011bb6:	f240 12bd 	movw	r2, #445	; 0x1bd
 8011bba:	4912      	ldr	r1, [pc, #72]	; (8011c04 <pbuf_realloc+0x10c>)
 8011bbc:	480f      	ldr	r0, [pc, #60]	; (8011bfc <pbuf_realloc+0x104>)
 8011bbe:	f009 fce9 	bl	801b594 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	897a      	ldrh	r2, [r7, #10]
 8011bc6:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8011bc8:	68fb      	ldr	r3, [r7, #12]
 8011bca:	895a      	ldrh	r2, [r3, #10]
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8011bd0:	68fb      	ldr	r3, [r7, #12]
 8011bd2:	681b      	ldr	r3, [r3, #0]
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d004      	beq.n	8011be2 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	681b      	ldr	r3, [r3, #0]
 8011bdc:	4618      	mov	r0, r3
 8011bde:	f000 f943 	bl	8011e68 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	2200      	movs	r2, #0
 8011be6:	601a      	str	r2, [r3, #0]
 8011be8:	e000      	b.n	8011bec <pbuf_realloc+0xf4>
    return;
 8011bea:	bf00      	nop

}
 8011bec:	3710      	adds	r7, #16
 8011bee:	46bd      	mov	sp, r7
 8011bf0:	bd80      	pop	{r7, pc}
 8011bf2:	bf00      	nop
 8011bf4:	0801ddac 	.word	0x0801ddac
 8011bf8:	0801dec4 	.word	0x0801dec4
 8011bfc:	0801de0c 	.word	0x0801de0c
 8011c00:	0801dedc 	.word	0x0801dedc
 8011c04:	0801def4 	.word	0x0801def4

08011c08 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8011c08:	b580      	push	{r7, lr}
 8011c0a:	b086      	sub	sp, #24
 8011c0c:	af00      	add	r7, sp, #0
 8011c0e:	60f8      	str	r0, [r7, #12]
 8011c10:	60b9      	str	r1, [r7, #8]
 8011c12:	4613      	mov	r3, r2
 8011c14:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8011c16:	68fb      	ldr	r3, [r7, #12]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	d106      	bne.n	8011c2a <pbuf_add_header_impl+0x22>
 8011c1c:	4b2b      	ldr	r3, [pc, #172]	; (8011ccc <pbuf_add_header_impl+0xc4>)
 8011c1e:	f240 12df 	movw	r2, #479	; 0x1df
 8011c22:	492b      	ldr	r1, [pc, #172]	; (8011cd0 <pbuf_add_header_impl+0xc8>)
 8011c24:	482b      	ldr	r0, [pc, #172]	; (8011cd4 <pbuf_add_header_impl+0xcc>)
 8011c26:	f009 fcb5 	bl	801b594 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d003      	beq.n	8011c38 <pbuf_add_header_impl+0x30>
 8011c30:	68bb      	ldr	r3, [r7, #8]
 8011c32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011c36:	d301      	bcc.n	8011c3c <pbuf_add_header_impl+0x34>
    return 1;
 8011c38:	2301      	movs	r3, #1
 8011c3a:	e043      	b.n	8011cc4 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8011c3c:	68bb      	ldr	r3, [r7, #8]
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d101      	bne.n	8011c46 <pbuf_add_header_impl+0x3e>
    return 0;
 8011c42:	2300      	movs	r3, #0
 8011c44:	e03e      	b.n	8011cc4 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8011c46:	68bb      	ldr	r3, [r7, #8]
 8011c48:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	891a      	ldrh	r2, [r3, #8]
 8011c4e:	8a7b      	ldrh	r3, [r7, #18]
 8011c50:	4413      	add	r3, r2
 8011c52:	b29b      	uxth	r3, r3
 8011c54:	8a7a      	ldrh	r2, [r7, #18]
 8011c56:	429a      	cmp	r2, r3
 8011c58:	d901      	bls.n	8011c5e <pbuf_add_header_impl+0x56>
    return 1;
 8011c5a:	2301      	movs	r3, #1
 8011c5c:	e032      	b.n	8011cc4 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	7b1b      	ldrb	r3, [r3, #12]
 8011c62:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8011c64:	8a3b      	ldrh	r3, [r7, #16]
 8011c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d00c      	beq.n	8011c88 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	685a      	ldr	r2, [r3, #4]
 8011c72:	68bb      	ldr	r3, [r7, #8]
 8011c74:	425b      	negs	r3, r3
 8011c76:	4413      	add	r3, r2
 8011c78:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	3310      	adds	r3, #16
 8011c7e:	697a      	ldr	r2, [r7, #20]
 8011c80:	429a      	cmp	r2, r3
 8011c82:	d20d      	bcs.n	8011ca0 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8011c84:	2301      	movs	r3, #1
 8011c86:	e01d      	b.n	8011cc4 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8011c88:	79fb      	ldrb	r3, [r7, #7]
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d006      	beq.n	8011c9c <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	685a      	ldr	r2, [r3, #4]
 8011c92:	68bb      	ldr	r3, [r7, #8]
 8011c94:	425b      	negs	r3, r3
 8011c96:	4413      	add	r3, r2
 8011c98:	617b      	str	r3, [r7, #20]
 8011c9a:	e001      	b.n	8011ca0 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8011c9c:	2301      	movs	r3, #1
 8011c9e:	e011      	b.n	8011cc4 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8011ca0:	68fb      	ldr	r3, [r7, #12]
 8011ca2:	697a      	ldr	r2, [r7, #20]
 8011ca4:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	895a      	ldrh	r2, [r3, #10]
 8011caa:	8a7b      	ldrh	r3, [r7, #18]
 8011cac:	4413      	add	r3, r2
 8011cae:	b29a      	uxth	r2, r3
 8011cb0:	68fb      	ldr	r3, [r7, #12]
 8011cb2:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8011cb4:	68fb      	ldr	r3, [r7, #12]
 8011cb6:	891a      	ldrh	r2, [r3, #8]
 8011cb8:	8a7b      	ldrh	r3, [r7, #18]
 8011cba:	4413      	add	r3, r2
 8011cbc:	b29a      	uxth	r2, r3
 8011cbe:	68fb      	ldr	r3, [r7, #12]
 8011cc0:	811a      	strh	r2, [r3, #8]


  return 0;
 8011cc2:	2300      	movs	r3, #0
}
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	3718      	adds	r7, #24
 8011cc8:	46bd      	mov	sp, r7
 8011cca:	bd80      	pop	{r7, pc}
 8011ccc:	0801ddac 	.word	0x0801ddac
 8011cd0:	0801df10 	.word	0x0801df10
 8011cd4:	0801de0c 	.word	0x0801de0c

08011cd8 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b082      	sub	sp, #8
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	6078      	str	r0, [r7, #4]
 8011ce0:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8011ce2:	2200      	movs	r2, #0
 8011ce4:	6839      	ldr	r1, [r7, #0]
 8011ce6:	6878      	ldr	r0, [r7, #4]
 8011ce8:	f7ff ff8e 	bl	8011c08 <pbuf_add_header_impl>
 8011cec:	4603      	mov	r3, r0
}
 8011cee:	4618      	mov	r0, r3
 8011cf0:	3708      	adds	r7, #8
 8011cf2:	46bd      	mov	sp, r7
 8011cf4:	bd80      	pop	{r7, pc}
	...

08011cf8 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8011cf8:	b580      	push	{r7, lr}
 8011cfa:	b084      	sub	sp, #16
 8011cfc:	af00      	add	r7, sp, #0
 8011cfe:	6078      	str	r0, [r7, #4]
 8011d00:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8011d02:	687b      	ldr	r3, [r7, #4]
 8011d04:	2b00      	cmp	r3, #0
 8011d06:	d106      	bne.n	8011d16 <pbuf_remove_header+0x1e>
 8011d08:	4b20      	ldr	r3, [pc, #128]	; (8011d8c <pbuf_remove_header+0x94>)
 8011d0a:	f240 224b 	movw	r2, #587	; 0x24b
 8011d0e:	4920      	ldr	r1, [pc, #128]	; (8011d90 <pbuf_remove_header+0x98>)
 8011d10:	4820      	ldr	r0, [pc, #128]	; (8011d94 <pbuf_remove_header+0x9c>)
 8011d12:	f009 fc3f 	bl	801b594 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d003      	beq.n	8011d24 <pbuf_remove_header+0x2c>
 8011d1c:	683b      	ldr	r3, [r7, #0]
 8011d1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011d22:	d301      	bcc.n	8011d28 <pbuf_remove_header+0x30>
    return 1;
 8011d24:	2301      	movs	r3, #1
 8011d26:	e02c      	b.n	8011d82 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8011d28:	683b      	ldr	r3, [r7, #0]
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d101      	bne.n	8011d32 <pbuf_remove_header+0x3a>
    return 0;
 8011d2e:	2300      	movs	r3, #0
 8011d30:	e027      	b.n	8011d82 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8011d32:	683b      	ldr	r3, [r7, #0]
 8011d34:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	895b      	ldrh	r3, [r3, #10]
 8011d3a:	89fa      	ldrh	r2, [r7, #14]
 8011d3c:	429a      	cmp	r2, r3
 8011d3e:	d908      	bls.n	8011d52 <pbuf_remove_header+0x5a>
 8011d40:	4b12      	ldr	r3, [pc, #72]	; (8011d8c <pbuf_remove_header+0x94>)
 8011d42:	f240 2255 	movw	r2, #597	; 0x255
 8011d46:	4914      	ldr	r1, [pc, #80]	; (8011d98 <pbuf_remove_header+0xa0>)
 8011d48:	4812      	ldr	r0, [pc, #72]	; (8011d94 <pbuf_remove_header+0x9c>)
 8011d4a:	f009 fc23 	bl	801b594 <iprintf>
 8011d4e:	2301      	movs	r3, #1
 8011d50:	e017      	b.n	8011d82 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	685b      	ldr	r3, [r3, #4]
 8011d56:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	685a      	ldr	r2, [r3, #4]
 8011d5c:	683b      	ldr	r3, [r7, #0]
 8011d5e:	441a      	add	r2, r3
 8011d60:	687b      	ldr	r3, [r7, #4]
 8011d62:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8011d64:	687b      	ldr	r3, [r7, #4]
 8011d66:	895a      	ldrh	r2, [r3, #10]
 8011d68:	89fb      	ldrh	r3, [r7, #14]
 8011d6a:	1ad3      	subs	r3, r2, r3
 8011d6c:	b29a      	uxth	r2, r3
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8011d72:	687b      	ldr	r3, [r7, #4]
 8011d74:	891a      	ldrh	r2, [r3, #8]
 8011d76:	89fb      	ldrh	r3, [r7, #14]
 8011d78:	1ad3      	subs	r3, r2, r3
 8011d7a:	b29a      	uxth	r2, r3
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8011d80:	2300      	movs	r3, #0
}
 8011d82:	4618      	mov	r0, r3
 8011d84:	3710      	adds	r7, #16
 8011d86:	46bd      	mov	sp, r7
 8011d88:	bd80      	pop	{r7, pc}
 8011d8a:	bf00      	nop
 8011d8c:	0801ddac 	.word	0x0801ddac
 8011d90:	0801df10 	.word	0x0801df10
 8011d94:	0801de0c 	.word	0x0801de0c
 8011d98:	0801df1c 	.word	0x0801df1c

08011d9c <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b082      	sub	sp, #8
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]
 8011da4:	460b      	mov	r3, r1
 8011da6:	807b      	strh	r3, [r7, #2]
 8011da8:	4613      	mov	r3, r2
 8011daa:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8011dac:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	da08      	bge.n	8011dc6 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8011db4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011db8:	425b      	negs	r3, r3
 8011dba:	4619      	mov	r1, r3
 8011dbc:	6878      	ldr	r0, [r7, #4]
 8011dbe:	f7ff ff9b 	bl	8011cf8 <pbuf_remove_header>
 8011dc2:	4603      	mov	r3, r0
 8011dc4:	e007      	b.n	8011dd6 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8011dc6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011dca:	787a      	ldrb	r2, [r7, #1]
 8011dcc:	4619      	mov	r1, r3
 8011dce:	6878      	ldr	r0, [r7, #4]
 8011dd0:	f7ff ff1a 	bl	8011c08 <pbuf_add_header_impl>
 8011dd4:	4603      	mov	r3, r0
  }
}
 8011dd6:	4618      	mov	r0, r3
 8011dd8:	3708      	adds	r7, #8
 8011dda:	46bd      	mov	sp, r7
 8011ddc:	bd80      	pop	{r7, pc}

08011dde <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8011dde:	b580      	push	{r7, lr}
 8011de0:	b082      	sub	sp, #8
 8011de2:	af00      	add	r7, sp, #0
 8011de4:	6078      	str	r0, [r7, #4]
 8011de6:	460b      	mov	r3, r1
 8011de8:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8011dea:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011dee:	2201      	movs	r2, #1
 8011df0:	4619      	mov	r1, r3
 8011df2:	6878      	ldr	r0, [r7, #4]
 8011df4:	f7ff ffd2 	bl	8011d9c <pbuf_header_impl>
 8011df8:	4603      	mov	r3, r0
}
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	3708      	adds	r7, #8
 8011dfe:	46bd      	mov	sp, r7
 8011e00:	bd80      	pop	{r7, pc}

08011e02 <pbuf_free_header>:
 *                   takes an u16_t not s16_t!
 * @return the new head pbuf
 */
struct pbuf *
pbuf_free_header(struct pbuf *q, u16_t size)
{
 8011e02:	b580      	push	{r7, lr}
 8011e04:	b086      	sub	sp, #24
 8011e06:	af00      	add	r7, sp, #0
 8011e08:	6078      	str	r0, [r7, #4]
 8011e0a:	460b      	mov	r3, r1
 8011e0c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p = q;
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	617b      	str	r3, [r7, #20]
  u16_t free_left = size;
 8011e12:	887b      	ldrh	r3, [r7, #2]
 8011e14:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 8011e16:	e01c      	b.n	8011e52 <pbuf_free_header+0x50>
    if (free_left >= p->len) {
 8011e18:	697b      	ldr	r3, [r7, #20]
 8011e1a:	895b      	ldrh	r3, [r3, #10]
 8011e1c:	8a7a      	ldrh	r2, [r7, #18]
 8011e1e:	429a      	cmp	r2, r3
 8011e20:	d310      	bcc.n	8011e44 <pbuf_free_header+0x42>
      struct pbuf *f = p;
 8011e22:	697b      	ldr	r3, [r7, #20]
 8011e24:	60fb      	str	r3, [r7, #12]
      free_left = (u16_t)(free_left - p->len);
 8011e26:	697b      	ldr	r3, [r7, #20]
 8011e28:	895b      	ldrh	r3, [r3, #10]
 8011e2a:	8a7a      	ldrh	r2, [r7, #18]
 8011e2c:	1ad3      	subs	r3, r2, r3
 8011e2e:	827b      	strh	r3, [r7, #18]
      p = p->next;
 8011e30:	697b      	ldr	r3, [r7, #20]
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	617b      	str	r3, [r7, #20]
      f->next = 0;
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	2200      	movs	r2, #0
 8011e3a:	601a      	str	r2, [r3, #0]
      pbuf_free(f);
 8011e3c:	68f8      	ldr	r0, [r7, #12]
 8011e3e:	f000 f813 	bl	8011e68 <pbuf_free>
 8011e42:	e006      	b.n	8011e52 <pbuf_free_header+0x50>
    } else {
      pbuf_remove_header(p, free_left);
 8011e44:	8a7b      	ldrh	r3, [r7, #18]
 8011e46:	4619      	mov	r1, r3
 8011e48:	6978      	ldr	r0, [r7, #20]
 8011e4a:	f7ff ff55 	bl	8011cf8 <pbuf_remove_header>
      free_left = 0;
 8011e4e:	2300      	movs	r3, #0
 8011e50:	827b      	strh	r3, [r7, #18]
  while (free_left && p) {
 8011e52:	8a7b      	ldrh	r3, [r7, #18]
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	d002      	beq.n	8011e5e <pbuf_free_header+0x5c>
 8011e58:	697b      	ldr	r3, [r7, #20]
 8011e5a:	2b00      	cmp	r3, #0
 8011e5c:	d1dc      	bne.n	8011e18 <pbuf_free_header+0x16>
    }
  }
  return p;
 8011e5e:	697b      	ldr	r3, [r7, #20]
}
 8011e60:	4618      	mov	r0, r3
 8011e62:	3718      	adds	r7, #24
 8011e64:	46bd      	mov	sp, r7
 8011e66:	bd80      	pop	{r7, pc}

08011e68 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b088      	sub	sp, #32
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d10b      	bne.n	8011e8e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d106      	bne.n	8011e8a <pbuf_free+0x22>
 8011e7c:	4b3b      	ldr	r3, [pc, #236]	; (8011f6c <pbuf_free+0x104>)
 8011e7e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8011e82:	493b      	ldr	r1, [pc, #236]	; (8011f70 <pbuf_free+0x108>)
 8011e84:	483b      	ldr	r0, [pc, #236]	; (8011f74 <pbuf_free+0x10c>)
 8011e86:	f009 fb85 	bl	801b594 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	e069      	b.n	8011f62 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8011e8e:	2300      	movs	r3, #0
 8011e90:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8011e92:	e062      	b.n	8011f5a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8011e94:	f009 fb16 	bl	801b4c4 <sys_arch_protect>
 8011e98:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	7b9b      	ldrb	r3, [r3, #14]
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d106      	bne.n	8011eb0 <pbuf_free+0x48>
 8011ea2:	4b32      	ldr	r3, [pc, #200]	; (8011f6c <pbuf_free+0x104>)
 8011ea4:	f240 22f1 	movw	r2, #753	; 0x2f1
 8011ea8:	4933      	ldr	r1, [pc, #204]	; (8011f78 <pbuf_free+0x110>)
 8011eaa:	4832      	ldr	r0, [pc, #200]	; (8011f74 <pbuf_free+0x10c>)
 8011eac:	f009 fb72 	bl	801b594 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	7b9b      	ldrb	r3, [r3, #14]
 8011eb4:	3b01      	subs	r3, #1
 8011eb6:	b2da      	uxtb	r2, r3
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	739a      	strb	r2, [r3, #14]
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	7b9b      	ldrb	r3, [r3, #14]
 8011ec0:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8011ec2:	69b8      	ldr	r0, [r7, #24]
 8011ec4:	f009 fb0c 	bl	801b4e0 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011ec8:	7dfb      	ldrb	r3, [r7, #23]
 8011eca:	2b00      	cmp	r3, #0
 8011ecc:	d143      	bne.n	8011f56 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8011ece:	687b      	ldr	r3, [r7, #4]
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8011ed4:	687b      	ldr	r3, [r7, #4]
 8011ed6:	7b1b      	ldrb	r3, [r3, #12]
 8011ed8:	f003 030f 	and.w	r3, r3, #15
 8011edc:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	7b5b      	ldrb	r3, [r3, #13]
 8011ee2:	f003 0302 	and.w	r3, r3, #2
 8011ee6:	2b00      	cmp	r3, #0
 8011ee8:	d011      	beq.n	8011f0e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8011eea:	687b      	ldr	r3, [r7, #4]
 8011eec:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8011eee:	68bb      	ldr	r3, [r7, #8]
 8011ef0:	691b      	ldr	r3, [r3, #16]
 8011ef2:	2b00      	cmp	r3, #0
 8011ef4:	d106      	bne.n	8011f04 <pbuf_free+0x9c>
 8011ef6:	4b1d      	ldr	r3, [pc, #116]	; (8011f6c <pbuf_free+0x104>)
 8011ef8:	f240 22ff 	movw	r2, #767	; 0x2ff
 8011efc:	491f      	ldr	r1, [pc, #124]	; (8011f7c <pbuf_free+0x114>)
 8011efe:	481d      	ldr	r0, [pc, #116]	; (8011f74 <pbuf_free+0x10c>)
 8011f00:	f009 fb48 	bl	801b594 <iprintf>
        pc->custom_free_function(p);
 8011f04:	68bb      	ldr	r3, [r7, #8]
 8011f06:	691b      	ldr	r3, [r3, #16]
 8011f08:	6878      	ldr	r0, [r7, #4]
 8011f0a:	4798      	blx	r3
 8011f0c:	e01d      	b.n	8011f4a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8011f0e:	7bfb      	ldrb	r3, [r7, #15]
 8011f10:	2b02      	cmp	r3, #2
 8011f12:	d104      	bne.n	8011f1e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8011f14:	6879      	ldr	r1, [r7, #4]
 8011f16:	200c      	movs	r0, #12
 8011f18:	f7ff f8d0 	bl	80110bc <memp_free>
 8011f1c:	e015      	b.n	8011f4a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8011f1e:	7bfb      	ldrb	r3, [r7, #15]
 8011f20:	2b01      	cmp	r3, #1
 8011f22:	d104      	bne.n	8011f2e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8011f24:	6879      	ldr	r1, [r7, #4]
 8011f26:	200b      	movs	r0, #11
 8011f28:	f7ff f8c8 	bl	80110bc <memp_free>
 8011f2c:	e00d      	b.n	8011f4a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8011f2e:	7bfb      	ldrb	r3, [r7, #15]
 8011f30:	2b00      	cmp	r3, #0
 8011f32:	d103      	bne.n	8011f3c <pbuf_free+0xd4>
          mem_free(p);
 8011f34:	6878      	ldr	r0, [r7, #4]
 8011f36:	f7fe fd0d 	bl	8010954 <mem_free>
 8011f3a:	e006      	b.n	8011f4a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8011f3c:	4b0b      	ldr	r3, [pc, #44]	; (8011f6c <pbuf_free+0x104>)
 8011f3e:	f240 320f 	movw	r2, #783	; 0x30f
 8011f42:	490f      	ldr	r1, [pc, #60]	; (8011f80 <pbuf_free+0x118>)
 8011f44:	480b      	ldr	r0, [pc, #44]	; (8011f74 <pbuf_free+0x10c>)
 8011f46:	f009 fb25 	bl	801b594 <iprintf>
        }
      }
      count++;
 8011f4a:	7ffb      	ldrb	r3, [r7, #31]
 8011f4c:	3301      	adds	r3, #1
 8011f4e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8011f50:	693b      	ldr	r3, [r7, #16]
 8011f52:	607b      	str	r3, [r7, #4]
 8011f54:	e001      	b.n	8011f5a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8011f56:	2300      	movs	r3, #0
 8011f58:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	2b00      	cmp	r3, #0
 8011f5e:	d199      	bne.n	8011e94 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8011f60:	7ffb      	ldrb	r3, [r7, #31]
}
 8011f62:	4618      	mov	r0, r3
 8011f64:	3720      	adds	r7, #32
 8011f66:	46bd      	mov	sp, r7
 8011f68:	bd80      	pop	{r7, pc}
 8011f6a:	bf00      	nop
 8011f6c:	0801ddac 	.word	0x0801ddac
 8011f70:	0801df10 	.word	0x0801df10
 8011f74:	0801de0c 	.word	0x0801de0c
 8011f78:	0801df3c 	.word	0x0801df3c
 8011f7c:	0801df54 	.word	0x0801df54
 8011f80:	0801df78 	.word	0x0801df78

08011f84 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8011f84:	b480      	push	{r7}
 8011f86:	b085      	sub	sp, #20
 8011f88:	af00      	add	r7, sp, #0
 8011f8a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8011f8c:	2300      	movs	r3, #0
 8011f8e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8011f90:	e005      	b.n	8011f9e <pbuf_clen+0x1a>
    ++len;
 8011f92:	89fb      	ldrh	r3, [r7, #14]
 8011f94:	3301      	adds	r3, #1
 8011f96:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	d1f6      	bne.n	8011f92 <pbuf_clen+0xe>
  }
  return len;
 8011fa4:	89fb      	ldrh	r3, [r7, #14]
}
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	3714      	adds	r7, #20
 8011faa:	46bd      	mov	sp, r7
 8011fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fb0:	4770      	bx	lr
	...

08011fb4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b084      	sub	sp, #16
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d016      	beq.n	8011ff0 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8011fc2:	f009 fa7f 	bl	801b4c4 <sys_arch_protect>
 8011fc6:	60f8      	str	r0, [r7, #12]
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	7b9b      	ldrb	r3, [r3, #14]
 8011fcc:	3301      	adds	r3, #1
 8011fce:	b2da      	uxtb	r2, r3
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	739a      	strb	r2, [r3, #14]
 8011fd4:	68f8      	ldr	r0, [r7, #12]
 8011fd6:	f009 fa83 	bl	801b4e0 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	7b9b      	ldrb	r3, [r3, #14]
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	d106      	bne.n	8011ff0 <pbuf_ref+0x3c>
 8011fe2:	4b05      	ldr	r3, [pc, #20]	; (8011ff8 <pbuf_ref+0x44>)
 8011fe4:	f240 3242 	movw	r2, #834	; 0x342
 8011fe8:	4904      	ldr	r1, [pc, #16]	; (8011ffc <pbuf_ref+0x48>)
 8011fea:	4805      	ldr	r0, [pc, #20]	; (8012000 <pbuf_ref+0x4c>)
 8011fec:	f009 fad2 	bl	801b594 <iprintf>
  }
}
 8011ff0:	bf00      	nop
 8011ff2:	3710      	adds	r7, #16
 8011ff4:	46bd      	mov	sp, r7
 8011ff6:	bd80      	pop	{r7, pc}
 8011ff8:	0801ddac 	.word	0x0801ddac
 8011ffc:	0801df8c 	.word	0x0801df8c
 8012000:	0801de0c 	.word	0x0801de0c

08012004 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8012004:	b580      	push	{r7, lr}
 8012006:	b084      	sub	sp, #16
 8012008:	af00      	add	r7, sp, #0
 801200a:	6078      	str	r0, [r7, #4]
 801200c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d002      	beq.n	801201a <pbuf_cat+0x16>
 8012014:	683b      	ldr	r3, [r7, #0]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d107      	bne.n	801202a <pbuf_cat+0x26>
 801201a:	4b20      	ldr	r3, [pc, #128]	; (801209c <pbuf_cat+0x98>)
 801201c:	f240 3259 	movw	r2, #857	; 0x359
 8012020:	491f      	ldr	r1, [pc, #124]	; (80120a0 <pbuf_cat+0x9c>)
 8012022:	4820      	ldr	r0, [pc, #128]	; (80120a4 <pbuf_cat+0xa0>)
 8012024:	f009 fab6 	bl	801b594 <iprintf>
 8012028:	e034      	b.n	8012094 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 801202a:	687b      	ldr	r3, [r7, #4]
 801202c:	60fb      	str	r3, [r7, #12]
 801202e:	e00a      	b.n	8012046 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	891a      	ldrh	r2, [r3, #8]
 8012034:	683b      	ldr	r3, [r7, #0]
 8012036:	891b      	ldrh	r3, [r3, #8]
 8012038:	4413      	add	r3, r2
 801203a:	b29a      	uxth	r2, r3
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8012040:	68fb      	ldr	r3, [r7, #12]
 8012042:	681b      	ldr	r3, [r3, #0]
 8012044:	60fb      	str	r3, [r7, #12]
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	2b00      	cmp	r3, #0
 801204c:	d1f0      	bne.n	8012030 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	891a      	ldrh	r2, [r3, #8]
 8012052:	68fb      	ldr	r3, [r7, #12]
 8012054:	895b      	ldrh	r3, [r3, #10]
 8012056:	429a      	cmp	r2, r3
 8012058:	d006      	beq.n	8012068 <pbuf_cat+0x64>
 801205a:	4b10      	ldr	r3, [pc, #64]	; (801209c <pbuf_cat+0x98>)
 801205c:	f240 3262 	movw	r2, #866	; 0x362
 8012060:	4911      	ldr	r1, [pc, #68]	; (80120a8 <pbuf_cat+0xa4>)
 8012062:	4810      	ldr	r0, [pc, #64]	; (80120a4 <pbuf_cat+0xa0>)
 8012064:	f009 fa96 	bl	801b594 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	2b00      	cmp	r3, #0
 801206e:	d006      	beq.n	801207e <pbuf_cat+0x7a>
 8012070:	4b0a      	ldr	r3, [pc, #40]	; (801209c <pbuf_cat+0x98>)
 8012072:	f240 3263 	movw	r2, #867	; 0x363
 8012076:	490d      	ldr	r1, [pc, #52]	; (80120ac <pbuf_cat+0xa8>)
 8012078:	480a      	ldr	r0, [pc, #40]	; (80120a4 <pbuf_cat+0xa0>)
 801207a:	f009 fa8b 	bl	801b594 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	891a      	ldrh	r2, [r3, #8]
 8012082:	683b      	ldr	r3, [r7, #0]
 8012084:	891b      	ldrh	r3, [r3, #8]
 8012086:	4413      	add	r3, r2
 8012088:	b29a      	uxth	r2, r3
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 801208e:	68fb      	ldr	r3, [r7, #12]
 8012090:	683a      	ldr	r2, [r7, #0]
 8012092:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8012094:	3710      	adds	r7, #16
 8012096:	46bd      	mov	sp, r7
 8012098:	bd80      	pop	{r7, pc}
 801209a:	bf00      	nop
 801209c:	0801ddac 	.word	0x0801ddac
 80120a0:	0801dfa0 	.word	0x0801dfa0
 80120a4:	0801de0c 	.word	0x0801de0c
 80120a8:	0801dfd8 	.word	0x0801dfd8
 80120ac:	0801e008 	.word	0x0801e008

080120b0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 80120b0:	b580      	push	{r7, lr}
 80120b2:	b086      	sub	sp, #24
 80120b4:	af00      	add	r7, sp, #0
 80120b6:	6078      	str	r0, [r7, #4]
 80120b8:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 80120ba:	2300      	movs	r3, #0
 80120bc:	617b      	str	r3, [r7, #20]
 80120be:	2300      	movs	r3, #0
 80120c0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 80120c2:	687b      	ldr	r3, [r7, #4]
 80120c4:	2b00      	cmp	r3, #0
 80120c6:	d008      	beq.n	80120da <pbuf_copy+0x2a>
 80120c8:	683b      	ldr	r3, [r7, #0]
 80120ca:	2b00      	cmp	r3, #0
 80120cc:	d005      	beq.n	80120da <pbuf_copy+0x2a>
 80120ce:	687b      	ldr	r3, [r7, #4]
 80120d0:	891a      	ldrh	r2, [r3, #8]
 80120d2:	683b      	ldr	r3, [r7, #0]
 80120d4:	891b      	ldrh	r3, [r3, #8]
 80120d6:	429a      	cmp	r2, r3
 80120d8:	d209      	bcs.n	80120ee <pbuf_copy+0x3e>
 80120da:	4b57      	ldr	r3, [pc, #348]	; (8012238 <pbuf_copy+0x188>)
 80120dc:	f240 32c9 	movw	r2, #969	; 0x3c9
 80120e0:	4956      	ldr	r1, [pc, #344]	; (801223c <pbuf_copy+0x18c>)
 80120e2:	4857      	ldr	r0, [pc, #348]	; (8012240 <pbuf_copy+0x190>)
 80120e4:	f009 fa56 	bl	801b594 <iprintf>
 80120e8:	f06f 030f 	mvn.w	r3, #15
 80120ec:	e09f      	b.n	801222e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 80120ee:	687b      	ldr	r3, [r7, #4]
 80120f0:	895b      	ldrh	r3, [r3, #10]
 80120f2:	461a      	mov	r2, r3
 80120f4:	697b      	ldr	r3, [r7, #20]
 80120f6:	1ad2      	subs	r2, r2, r3
 80120f8:	683b      	ldr	r3, [r7, #0]
 80120fa:	895b      	ldrh	r3, [r3, #10]
 80120fc:	4619      	mov	r1, r3
 80120fe:	693b      	ldr	r3, [r7, #16]
 8012100:	1acb      	subs	r3, r1, r3
 8012102:	429a      	cmp	r2, r3
 8012104:	d306      	bcc.n	8012114 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	895b      	ldrh	r3, [r3, #10]
 801210a:	461a      	mov	r2, r3
 801210c:	693b      	ldr	r3, [r7, #16]
 801210e:	1ad3      	subs	r3, r2, r3
 8012110:	60fb      	str	r3, [r7, #12]
 8012112:	e005      	b.n	8012120 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	895b      	ldrh	r3, [r3, #10]
 8012118:	461a      	mov	r2, r3
 801211a:	697b      	ldr	r3, [r7, #20]
 801211c:	1ad3      	subs	r3, r2, r3
 801211e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	685a      	ldr	r2, [r3, #4]
 8012124:	697b      	ldr	r3, [r7, #20]
 8012126:	18d0      	adds	r0, r2, r3
 8012128:	683b      	ldr	r3, [r7, #0]
 801212a:	685a      	ldr	r2, [r3, #4]
 801212c:	693b      	ldr	r3, [r7, #16]
 801212e:	4413      	add	r3, r2
 8012130:	68fa      	ldr	r2, [r7, #12]
 8012132:	4619      	mov	r1, r3
 8012134:	f009 fa18 	bl	801b568 <memcpy>
    offset_to += len;
 8012138:	697a      	ldr	r2, [r7, #20]
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	4413      	add	r3, r2
 801213e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8012140:	693a      	ldr	r2, [r7, #16]
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	4413      	add	r3, r2
 8012146:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	895b      	ldrh	r3, [r3, #10]
 801214c:	461a      	mov	r2, r3
 801214e:	697b      	ldr	r3, [r7, #20]
 8012150:	4293      	cmp	r3, r2
 8012152:	d906      	bls.n	8012162 <pbuf_copy+0xb2>
 8012154:	4b38      	ldr	r3, [pc, #224]	; (8012238 <pbuf_copy+0x188>)
 8012156:	f240 32d9 	movw	r2, #985	; 0x3d9
 801215a:	493a      	ldr	r1, [pc, #232]	; (8012244 <pbuf_copy+0x194>)
 801215c:	4838      	ldr	r0, [pc, #224]	; (8012240 <pbuf_copy+0x190>)
 801215e:	f009 fa19 	bl	801b594 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8012162:	683b      	ldr	r3, [r7, #0]
 8012164:	895b      	ldrh	r3, [r3, #10]
 8012166:	461a      	mov	r2, r3
 8012168:	693b      	ldr	r3, [r7, #16]
 801216a:	4293      	cmp	r3, r2
 801216c:	d906      	bls.n	801217c <pbuf_copy+0xcc>
 801216e:	4b32      	ldr	r3, [pc, #200]	; (8012238 <pbuf_copy+0x188>)
 8012170:	f240 32da 	movw	r2, #986	; 0x3da
 8012174:	4934      	ldr	r1, [pc, #208]	; (8012248 <pbuf_copy+0x198>)
 8012176:	4832      	ldr	r0, [pc, #200]	; (8012240 <pbuf_copy+0x190>)
 8012178:	f009 fa0c 	bl	801b594 <iprintf>
    if (offset_from >= p_from->len) {
 801217c:	683b      	ldr	r3, [r7, #0]
 801217e:	895b      	ldrh	r3, [r3, #10]
 8012180:	461a      	mov	r2, r3
 8012182:	693b      	ldr	r3, [r7, #16]
 8012184:	4293      	cmp	r3, r2
 8012186:	d304      	bcc.n	8012192 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8012188:	2300      	movs	r3, #0
 801218a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 801218c:	683b      	ldr	r3, [r7, #0]
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	895b      	ldrh	r3, [r3, #10]
 8012196:	461a      	mov	r2, r3
 8012198:	697b      	ldr	r3, [r7, #20]
 801219a:	4293      	cmp	r3, r2
 801219c:	d114      	bne.n	80121c8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 801219e:	2300      	movs	r3, #0
 80121a0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	2b00      	cmp	r3, #0
 80121ac:	d10c      	bne.n	80121c8 <pbuf_copy+0x118>
 80121ae:	683b      	ldr	r3, [r7, #0]
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d009      	beq.n	80121c8 <pbuf_copy+0x118>
 80121b4:	4b20      	ldr	r3, [pc, #128]	; (8012238 <pbuf_copy+0x188>)
 80121b6:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 80121ba:	4924      	ldr	r1, [pc, #144]	; (801224c <pbuf_copy+0x19c>)
 80121bc:	4820      	ldr	r0, [pc, #128]	; (8012240 <pbuf_copy+0x190>)
 80121be:	f009 f9e9 	bl	801b594 <iprintf>
 80121c2:	f06f 030f 	mvn.w	r3, #15
 80121c6:	e032      	b.n	801222e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 80121c8:	683b      	ldr	r3, [r7, #0]
 80121ca:	2b00      	cmp	r3, #0
 80121cc:	d013      	beq.n	80121f6 <pbuf_copy+0x146>
 80121ce:	683b      	ldr	r3, [r7, #0]
 80121d0:	895a      	ldrh	r2, [r3, #10]
 80121d2:	683b      	ldr	r3, [r7, #0]
 80121d4:	891b      	ldrh	r3, [r3, #8]
 80121d6:	429a      	cmp	r2, r3
 80121d8:	d10d      	bne.n	80121f6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 80121da:	683b      	ldr	r3, [r7, #0]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d009      	beq.n	80121f6 <pbuf_copy+0x146>
 80121e2:	4b15      	ldr	r3, [pc, #84]	; (8012238 <pbuf_copy+0x188>)
 80121e4:	f240 32e9 	movw	r2, #1001	; 0x3e9
 80121e8:	4919      	ldr	r1, [pc, #100]	; (8012250 <pbuf_copy+0x1a0>)
 80121ea:	4815      	ldr	r0, [pc, #84]	; (8012240 <pbuf_copy+0x190>)
 80121ec:	f009 f9d2 	bl	801b594 <iprintf>
 80121f0:	f06f 0305 	mvn.w	r3, #5
 80121f4:	e01b      	b.n	801222e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d013      	beq.n	8012224 <pbuf_copy+0x174>
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	895a      	ldrh	r2, [r3, #10]
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	891b      	ldrh	r3, [r3, #8]
 8012204:	429a      	cmp	r2, r3
 8012206:	d10d      	bne.n	8012224 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	681b      	ldr	r3, [r3, #0]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d009      	beq.n	8012224 <pbuf_copy+0x174>
 8012210:	4b09      	ldr	r3, [pc, #36]	; (8012238 <pbuf_copy+0x188>)
 8012212:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8012216:	490e      	ldr	r1, [pc, #56]	; (8012250 <pbuf_copy+0x1a0>)
 8012218:	4809      	ldr	r0, [pc, #36]	; (8012240 <pbuf_copy+0x190>)
 801221a:	f009 f9bb 	bl	801b594 <iprintf>
 801221e:	f06f 0305 	mvn.w	r3, #5
 8012222:	e004      	b.n	801222e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8012224:	683b      	ldr	r3, [r7, #0]
 8012226:	2b00      	cmp	r3, #0
 8012228:	f47f af61 	bne.w	80120ee <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801222c:	2300      	movs	r3, #0
}
 801222e:	4618      	mov	r0, r3
 8012230:	3718      	adds	r7, #24
 8012232:	46bd      	mov	sp, r7
 8012234:	bd80      	pop	{r7, pc}
 8012236:	bf00      	nop
 8012238:	0801ddac 	.word	0x0801ddac
 801223c:	0801e054 	.word	0x0801e054
 8012240:	0801de0c 	.word	0x0801de0c
 8012244:	0801e084 	.word	0x0801e084
 8012248:	0801e09c 	.word	0x0801e09c
 801224c:	0801e0b8 	.word	0x0801e0b8
 8012250:	0801e0c8 	.word	0x0801e0c8

08012254 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b088      	sub	sp, #32
 8012258:	af00      	add	r7, sp, #0
 801225a:	60f8      	str	r0, [r7, #12]
 801225c:	60b9      	str	r1, [r7, #8]
 801225e:	4611      	mov	r1, r2
 8012260:	461a      	mov	r2, r3
 8012262:	460b      	mov	r3, r1
 8012264:	80fb      	strh	r3, [r7, #6]
 8012266:	4613      	mov	r3, r2
 8012268:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801226a:	2300      	movs	r3, #0
 801226c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801226e:	2300      	movs	r3, #0
 8012270:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8012272:	68fb      	ldr	r3, [r7, #12]
 8012274:	2b00      	cmp	r3, #0
 8012276:	d108      	bne.n	801228a <pbuf_copy_partial+0x36>
 8012278:	4b2b      	ldr	r3, [pc, #172]	; (8012328 <pbuf_copy_partial+0xd4>)
 801227a:	f240 420a 	movw	r2, #1034	; 0x40a
 801227e:	492b      	ldr	r1, [pc, #172]	; (801232c <pbuf_copy_partial+0xd8>)
 8012280:	482b      	ldr	r0, [pc, #172]	; (8012330 <pbuf_copy_partial+0xdc>)
 8012282:	f009 f987 	bl	801b594 <iprintf>
 8012286:	2300      	movs	r3, #0
 8012288:	e04a      	b.n	8012320 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801228a:	68bb      	ldr	r3, [r7, #8]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d108      	bne.n	80122a2 <pbuf_copy_partial+0x4e>
 8012290:	4b25      	ldr	r3, [pc, #148]	; (8012328 <pbuf_copy_partial+0xd4>)
 8012292:	f240 420b 	movw	r2, #1035	; 0x40b
 8012296:	4927      	ldr	r1, [pc, #156]	; (8012334 <pbuf_copy_partial+0xe0>)
 8012298:	4825      	ldr	r0, [pc, #148]	; (8012330 <pbuf_copy_partial+0xdc>)
 801229a:	f009 f97b 	bl	801b594 <iprintf>
 801229e:	2300      	movs	r3, #0
 80122a0:	e03e      	b.n	8012320 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80122a2:	68fb      	ldr	r3, [r7, #12]
 80122a4:	61fb      	str	r3, [r7, #28]
 80122a6:	e034      	b.n	8012312 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80122a8:	88bb      	ldrh	r3, [r7, #4]
 80122aa:	2b00      	cmp	r3, #0
 80122ac:	d00a      	beq.n	80122c4 <pbuf_copy_partial+0x70>
 80122ae:	69fb      	ldr	r3, [r7, #28]
 80122b0:	895b      	ldrh	r3, [r3, #10]
 80122b2:	88ba      	ldrh	r2, [r7, #4]
 80122b4:	429a      	cmp	r2, r3
 80122b6:	d305      	bcc.n	80122c4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80122b8:	69fb      	ldr	r3, [r7, #28]
 80122ba:	895b      	ldrh	r3, [r3, #10]
 80122bc:	88ba      	ldrh	r2, [r7, #4]
 80122be:	1ad3      	subs	r3, r2, r3
 80122c0:	80bb      	strh	r3, [r7, #4]
 80122c2:	e023      	b.n	801230c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80122c4:	69fb      	ldr	r3, [r7, #28]
 80122c6:	895a      	ldrh	r2, [r3, #10]
 80122c8:	88bb      	ldrh	r3, [r7, #4]
 80122ca:	1ad3      	subs	r3, r2, r3
 80122cc:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80122ce:	8b3a      	ldrh	r2, [r7, #24]
 80122d0:	88fb      	ldrh	r3, [r7, #6]
 80122d2:	429a      	cmp	r2, r3
 80122d4:	d901      	bls.n	80122da <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80122d6:	88fb      	ldrh	r3, [r7, #6]
 80122d8:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80122da:	8b7b      	ldrh	r3, [r7, #26]
 80122dc:	68ba      	ldr	r2, [r7, #8]
 80122de:	18d0      	adds	r0, r2, r3
 80122e0:	69fb      	ldr	r3, [r7, #28]
 80122e2:	685a      	ldr	r2, [r3, #4]
 80122e4:	88bb      	ldrh	r3, [r7, #4]
 80122e6:	4413      	add	r3, r2
 80122e8:	8b3a      	ldrh	r2, [r7, #24]
 80122ea:	4619      	mov	r1, r3
 80122ec:	f009 f93c 	bl	801b568 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80122f0:	8afa      	ldrh	r2, [r7, #22]
 80122f2:	8b3b      	ldrh	r3, [r7, #24]
 80122f4:	4413      	add	r3, r2
 80122f6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80122f8:	8b7a      	ldrh	r2, [r7, #26]
 80122fa:	8b3b      	ldrh	r3, [r7, #24]
 80122fc:	4413      	add	r3, r2
 80122fe:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8012300:	88fa      	ldrh	r2, [r7, #6]
 8012302:	8b3b      	ldrh	r3, [r7, #24]
 8012304:	1ad3      	subs	r3, r2, r3
 8012306:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8012308:	2300      	movs	r3, #0
 801230a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801230c:	69fb      	ldr	r3, [r7, #28]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	61fb      	str	r3, [r7, #28]
 8012312:	88fb      	ldrh	r3, [r7, #6]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d002      	beq.n	801231e <pbuf_copy_partial+0xca>
 8012318:	69fb      	ldr	r3, [r7, #28]
 801231a:	2b00      	cmp	r3, #0
 801231c:	d1c4      	bne.n	80122a8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801231e:	8afb      	ldrh	r3, [r7, #22]
}
 8012320:	4618      	mov	r0, r3
 8012322:	3720      	adds	r7, #32
 8012324:	46bd      	mov	sp, r7
 8012326:	bd80      	pop	{r7, pc}
 8012328:	0801ddac 	.word	0x0801ddac
 801232c:	0801e0f4 	.word	0x0801e0f4
 8012330:	0801de0c 	.word	0x0801de0c
 8012334:	0801e114 	.word	0x0801e114

08012338 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8012338:	b580      	push	{r7, lr}
 801233a:	b084      	sub	sp, #16
 801233c:	af00      	add	r7, sp, #0
 801233e:	4603      	mov	r3, r0
 8012340:	603a      	str	r2, [r7, #0]
 8012342:	71fb      	strb	r3, [r7, #7]
 8012344:	460b      	mov	r3, r1
 8012346:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8012348:	683b      	ldr	r3, [r7, #0]
 801234a:	8919      	ldrh	r1, [r3, #8]
 801234c:	88ba      	ldrh	r2, [r7, #4]
 801234e:	79fb      	ldrb	r3, [r7, #7]
 8012350:	4618      	mov	r0, r3
 8012352:	f7ff fa73 	bl	801183c <pbuf_alloc>
 8012356:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8012358:	68fb      	ldr	r3, [r7, #12]
 801235a:	2b00      	cmp	r3, #0
 801235c:	d101      	bne.n	8012362 <pbuf_clone+0x2a>
    return NULL;
 801235e:	2300      	movs	r3, #0
 8012360:	e011      	b.n	8012386 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8012362:	6839      	ldr	r1, [r7, #0]
 8012364:	68f8      	ldr	r0, [r7, #12]
 8012366:	f7ff fea3 	bl	80120b0 <pbuf_copy>
 801236a:	4603      	mov	r3, r0
 801236c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801236e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8012372:	2b00      	cmp	r3, #0
 8012374:	d006      	beq.n	8012384 <pbuf_clone+0x4c>
 8012376:	4b06      	ldr	r3, [pc, #24]	; (8012390 <pbuf_clone+0x58>)
 8012378:	f240 5224 	movw	r2, #1316	; 0x524
 801237c:	4905      	ldr	r1, [pc, #20]	; (8012394 <pbuf_clone+0x5c>)
 801237e:	4806      	ldr	r0, [pc, #24]	; (8012398 <pbuf_clone+0x60>)
 8012380:	f009 f908 	bl	801b594 <iprintf>
  return q;
 8012384:	68fb      	ldr	r3, [r7, #12]
}
 8012386:	4618      	mov	r0, r3
 8012388:	3710      	adds	r7, #16
 801238a:	46bd      	mov	sp, r7
 801238c:	bd80      	pop	{r7, pc}
 801238e:	bf00      	nop
 8012390:	0801ddac 	.word	0x0801ddac
 8012394:	0801e220 	.word	0x0801e220
 8012398:	0801de0c 	.word	0x0801de0c

0801239c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 801239c:	b580      	push	{r7, lr}
 801239e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80123a0:	f009 f99c 	bl	801b6dc <rand>
 80123a4:	4603      	mov	r3, r0
 80123a6:	b29b      	uxth	r3, r3
 80123a8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80123ac:	b29b      	uxth	r3, r3
 80123ae:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80123b2:	b29a      	uxth	r2, r3
 80123b4:	4b01      	ldr	r3, [pc, #4]	; (80123bc <tcp_init+0x20>)
 80123b6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80123b8:	bf00      	nop
 80123ba:	bd80      	pop	{r7, pc}
 80123bc:	20000024 	.word	0x20000024

080123c0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b082      	sub	sp, #8
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	7d1b      	ldrb	r3, [r3, #20]
 80123cc:	2b01      	cmp	r3, #1
 80123ce:	d105      	bne.n	80123dc <tcp_free+0x1c>
 80123d0:	4b06      	ldr	r3, [pc, #24]	; (80123ec <tcp_free+0x2c>)
 80123d2:	22d4      	movs	r2, #212	; 0xd4
 80123d4:	4906      	ldr	r1, [pc, #24]	; (80123f0 <tcp_free+0x30>)
 80123d6:	4807      	ldr	r0, [pc, #28]	; (80123f4 <tcp_free+0x34>)
 80123d8:	f009 f8dc 	bl	801b594 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80123dc:	6879      	ldr	r1, [r7, #4]
 80123de:	2001      	movs	r0, #1
 80123e0:	f7fe fe6c 	bl	80110bc <memp_free>
}
 80123e4:	bf00      	nop
 80123e6:	3708      	adds	r7, #8
 80123e8:	46bd      	mov	sp, r7
 80123ea:	bd80      	pop	{r7, pc}
 80123ec:	0801e2ac 	.word	0x0801e2ac
 80123f0:	0801e2dc 	.word	0x0801e2dc
 80123f4:	0801e2f0 	.word	0x0801e2f0

080123f8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80123f8:	b580      	push	{r7, lr}
 80123fa:	b082      	sub	sp, #8
 80123fc:	af00      	add	r7, sp, #0
 80123fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	7d1b      	ldrb	r3, [r3, #20]
 8012404:	2b01      	cmp	r3, #1
 8012406:	d105      	bne.n	8012414 <tcp_free_listen+0x1c>
 8012408:	4b06      	ldr	r3, [pc, #24]	; (8012424 <tcp_free_listen+0x2c>)
 801240a:	22df      	movs	r2, #223	; 0xdf
 801240c:	4906      	ldr	r1, [pc, #24]	; (8012428 <tcp_free_listen+0x30>)
 801240e:	4807      	ldr	r0, [pc, #28]	; (801242c <tcp_free_listen+0x34>)
 8012410:	f009 f8c0 	bl	801b594 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8012414:	6879      	ldr	r1, [r7, #4]
 8012416:	2002      	movs	r0, #2
 8012418:	f7fe fe50 	bl	80110bc <memp_free>
}
 801241c:	bf00      	nop
 801241e:	3708      	adds	r7, #8
 8012420:	46bd      	mov	sp, r7
 8012422:	bd80      	pop	{r7, pc}
 8012424:	0801e2ac 	.word	0x0801e2ac
 8012428:	0801e318 	.word	0x0801e318
 801242c:	0801e2f0 	.word	0x0801e2f0

08012430 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8012430:	b580      	push	{r7, lr}
 8012432:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8012434:	f000 ffdc 	bl	80133f0 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8012438:	4b07      	ldr	r3, [pc, #28]	; (8012458 <tcp_tmr+0x28>)
 801243a:	781b      	ldrb	r3, [r3, #0]
 801243c:	3301      	adds	r3, #1
 801243e:	b2da      	uxtb	r2, r3
 8012440:	4b05      	ldr	r3, [pc, #20]	; (8012458 <tcp_tmr+0x28>)
 8012442:	701a      	strb	r2, [r3, #0]
 8012444:	4b04      	ldr	r3, [pc, #16]	; (8012458 <tcp_tmr+0x28>)
 8012446:	781b      	ldrb	r3, [r3, #0]
 8012448:	f003 0301 	and.w	r3, r3, #1
 801244c:	2b00      	cmp	r3, #0
 801244e:	d001      	beq.n	8012454 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8012450:	f000 fc8e 	bl	8012d70 <tcp_slowtmr>
  }
}
 8012454:	bf00      	nop
 8012456:	bd80      	pop	{r7, pc}
 8012458:	2001109d 	.word	0x2001109d

0801245c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801245c:	b580      	push	{r7, lr}
 801245e:	b084      	sub	sp, #16
 8012460:	af00      	add	r7, sp, #0
 8012462:	6078      	str	r0, [r7, #4]
 8012464:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8012466:	683b      	ldr	r3, [r7, #0]
 8012468:	2b00      	cmp	r3, #0
 801246a:	d105      	bne.n	8012478 <tcp_remove_listener+0x1c>
 801246c:	4b0d      	ldr	r3, [pc, #52]	; (80124a4 <tcp_remove_listener+0x48>)
 801246e:	22ff      	movs	r2, #255	; 0xff
 8012470:	490d      	ldr	r1, [pc, #52]	; (80124a8 <tcp_remove_listener+0x4c>)
 8012472:	480e      	ldr	r0, [pc, #56]	; (80124ac <tcp_remove_listener+0x50>)
 8012474:	f009 f88e 	bl	801b594 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	60fb      	str	r3, [r7, #12]
 801247c:	e00a      	b.n	8012494 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801247e:	68fb      	ldr	r3, [r7, #12]
 8012480:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012482:	683a      	ldr	r2, [r7, #0]
 8012484:	429a      	cmp	r2, r3
 8012486:	d102      	bne.n	801248e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8012488:	68fb      	ldr	r3, [r7, #12]
 801248a:	2200      	movs	r2, #0
 801248c:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801248e:	68fb      	ldr	r3, [r7, #12]
 8012490:	68db      	ldr	r3, [r3, #12]
 8012492:	60fb      	str	r3, [r7, #12]
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	2b00      	cmp	r3, #0
 8012498:	d1f1      	bne.n	801247e <tcp_remove_listener+0x22>
    }
  }
}
 801249a:	bf00      	nop
 801249c:	bf00      	nop
 801249e:	3710      	adds	r7, #16
 80124a0:	46bd      	mov	sp, r7
 80124a2:	bd80      	pop	{r7, pc}
 80124a4:	0801e2ac 	.word	0x0801e2ac
 80124a8:	0801e334 	.word	0x0801e334
 80124ac:	0801e2f0 	.word	0x0801e2f0

080124b0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80124b0:	b580      	push	{r7, lr}
 80124b2:	b084      	sub	sp, #16
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d106      	bne.n	80124cc <tcp_listen_closed+0x1c>
 80124be:	4b14      	ldr	r3, [pc, #80]	; (8012510 <tcp_listen_closed+0x60>)
 80124c0:	f240 1211 	movw	r2, #273	; 0x111
 80124c4:	4913      	ldr	r1, [pc, #76]	; (8012514 <tcp_listen_closed+0x64>)
 80124c6:	4814      	ldr	r0, [pc, #80]	; (8012518 <tcp_listen_closed+0x68>)
 80124c8:	f009 f864 	bl	801b594 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	7d1b      	ldrb	r3, [r3, #20]
 80124d0:	2b01      	cmp	r3, #1
 80124d2:	d006      	beq.n	80124e2 <tcp_listen_closed+0x32>
 80124d4:	4b0e      	ldr	r3, [pc, #56]	; (8012510 <tcp_listen_closed+0x60>)
 80124d6:	f44f 7289 	mov.w	r2, #274	; 0x112
 80124da:	4910      	ldr	r1, [pc, #64]	; (801251c <tcp_listen_closed+0x6c>)
 80124dc:	480e      	ldr	r0, [pc, #56]	; (8012518 <tcp_listen_closed+0x68>)
 80124de:	f009 f859 	bl	801b594 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80124e2:	2301      	movs	r3, #1
 80124e4:	60fb      	str	r3, [r7, #12]
 80124e6:	e00b      	b.n	8012500 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80124e8:	4a0d      	ldr	r2, [pc, #52]	; (8012520 <tcp_listen_closed+0x70>)
 80124ea:	68fb      	ldr	r3, [r7, #12]
 80124ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	6879      	ldr	r1, [r7, #4]
 80124f4:	4618      	mov	r0, r3
 80124f6:	f7ff ffb1 	bl	801245c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	3301      	adds	r3, #1
 80124fe:	60fb      	str	r3, [r7, #12]
 8012500:	68fb      	ldr	r3, [r7, #12]
 8012502:	2b03      	cmp	r3, #3
 8012504:	d9f0      	bls.n	80124e8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8012506:	bf00      	nop
 8012508:	bf00      	nop
 801250a:	3710      	adds	r7, #16
 801250c:	46bd      	mov	sp, r7
 801250e:	bd80      	pop	{r7, pc}
 8012510:	0801e2ac 	.word	0x0801e2ac
 8012514:	0801e35c 	.word	0x0801e35c
 8012518:	0801e2f0 	.word	0x0801e2f0
 801251c:	0801e368 	.word	0x0801e368
 8012520:	08020388 	.word	0x08020388

08012524 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8012524:	b5b0      	push	{r4, r5, r7, lr}
 8012526:	b088      	sub	sp, #32
 8012528:	af04      	add	r7, sp, #16
 801252a:	6078      	str	r0, [r7, #4]
 801252c:	460b      	mov	r3, r1
 801252e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	2b00      	cmp	r3, #0
 8012534:	d106      	bne.n	8012544 <tcp_close_shutdown+0x20>
 8012536:	4b63      	ldr	r3, [pc, #396]	; (80126c4 <tcp_close_shutdown+0x1a0>)
 8012538:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801253c:	4962      	ldr	r1, [pc, #392]	; (80126c8 <tcp_close_shutdown+0x1a4>)
 801253e:	4863      	ldr	r0, [pc, #396]	; (80126cc <tcp_close_shutdown+0x1a8>)
 8012540:	f009 f828 	bl	801b594 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8012544:	78fb      	ldrb	r3, [r7, #3]
 8012546:	2b00      	cmp	r3, #0
 8012548:	d066      	beq.n	8012618 <tcp_close_shutdown+0xf4>
 801254a:	687b      	ldr	r3, [r7, #4]
 801254c:	7d1b      	ldrb	r3, [r3, #20]
 801254e:	2b04      	cmp	r3, #4
 8012550:	d003      	beq.n	801255a <tcp_close_shutdown+0x36>
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	7d1b      	ldrb	r3, [r3, #20]
 8012556:	2b07      	cmp	r3, #7
 8012558:	d15e      	bne.n	8012618 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801255e:	2b00      	cmp	r3, #0
 8012560:	d104      	bne.n	801256c <tcp_close_shutdown+0x48>
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012566:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801256a:	d055      	beq.n	8012618 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	8b5b      	ldrh	r3, [r3, #26]
 8012570:	f003 0310 	and.w	r3, r3, #16
 8012574:	2b00      	cmp	r3, #0
 8012576:	d106      	bne.n	8012586 <tcp_close_shutdown+0x62>
 8012578:	4b52      	ldr	r3, [pc, #328]	; (80126c4 <tcp_close_shutdown+0x1a0>)
 801257a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801257e:	4954      	ldr	r1, [pc, #336]	; (80126d0 <tcp_close_shutdown+0x1ac>)
 8012580:	4852      	ldr	r0, [pc, #328]	; (80126cc <tcp_close_shutdown+0x1a8>)
 8012582:	f009 f807 	bl	801b594 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801258e:	687d      	ldr	r5, [r7, #4]
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	3304      	adds	r3, #4
 8012594:	687a      	ldr	r2, [r7, #4]
 8012596:	8ad2      	ldrh	r2, [r2, #22]
 8012598:	6879      	ldr	r1, [r7, #4]
 801259a:	8b09      	ldrh	r1, [r1, #24]
 801259c:	9102      	str	r1, [sp, #8]
 801259e:	9201      	str	r2, [sp, #4]
 80125a0:	9300      	str	r3, [sp, #0]
 80125a2:	462b      	mov	r3, r5
 80125a4:	4622      	mov	r2, r4
 80125a6:	4601      	mov	r1, r0
 80125a8:	6878      	ldr	r0, [r7, #4]
 80125aa:	f005 fcf1 	bl	8017f90 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80125ae:	6878      	ldr	r0, [r7, #4]
 80125b0:	f001 face 	bl	8013b50 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80125b4:	4b47      	ldr	r3, [pc, #284]	; (80126d4 <tcp_close_shutdown+0x1b0>)
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	687a      	ldr	r2, [r7, #4]
 80125ba:	429a      	cmp	r2, r3
 80125bc:	d105      	bne.n	80125ca <tcp_close_shutdown+0xa6>
 80125be:	4b45      	ldr	r3, [pc, #276]	; (80126d4 <tcp_close_shutdown+0x1b0>)
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	68db      	ldr	r3, [r3, #12]
 80125c4:	4a43      	ldr	r2, [pc, #268]	; (80126d4 <tcp_close_shutdown+0x1b0>)
 80125c6:	6013      	str	r3, [r2, #0]
 80125c8:	e013      	b.n	80125f2 <tcp_close_shutdown+0xce>
 80125ca:	4b42      	ldr	r3, [pc, #264]	; (80126d4 <tcp_close_shutdown+0x1b0>)
 80125cc:	681b      	ldr	r3, [r3, #0]
 80125ce:	60fb      	str	r3, [r7, #12]
 80125d0:	e00c      	b.n	80125ec <tcp_close_shutdown+0xc8>
 80125d2:	68fb      	ldr	r3, [r7, #12]
 80125d4:	68db      	ldr	r3, [r3, #12]
 80125d6:	687a      	ldr	r2, [r7, #4]
 80125d8:	429a      	cmp	r2, r3
 80125da:	d104      	bne.n	80125e6 <tcp_close_shutdown+0xc2>
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	68da      	ldr	r2, [r3, #12]
 80125e0:	68fb      	ldr	r3, [r7, #12]
 80125e2:	60da      	str	r2, [r3, #12]
 80125e4:	e005      	b.n	80125f2 <tcp_close_shutdown+0xce>
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	68db      	ldr	r3, [r3, #12]
 80125ea:	60fb      	str	r3, [r7, #12]
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d1ef      	bne.n	80125d2 <tcp_close_shutdown+0xae>
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	2200      	movs	r2, #0
 80125f6:	60da      	str	r2, [r3, #12]
 80125f8:	4b37      	ldr	r3, [pc, #220]	; (80126d8 <tcp_close_shutdown+0x1b4>)
 80125fa:	2201      	movs	r2, #1
 80125fc:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80125fe:	4b37      	ldr	r3, [pc, #220]	; (80126dc <tcp_close_shutdown+0x1b8>)
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	687a      	ldr	r2, [r7, #4]
 8012604:	429a      	cmp	r2, r3
 8012606:	d102      	bne.n	801260e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8012608:	f003 ff66 	bl	80164d8 <tcp_trigger_input_pcb_close>
 801260c:	e002      	b.n	8012614 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801260e:	6878      	ldr	r0, [r7, #4]
 8012610:	f7ff fed6 	bl	80123c0 <tcp_free>
      }
      return ERR_OK;
 8012614:	2300      	movs	r3, #0
 8012616:	e050      	b.n	80126ba <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	7d1b      	ldrb	r3, [r3, #20]
 801261c:	2b02      	cmp	r3, #2
 801261e:	d03b      	beq.n	8012698 <tcp_close_shutdown+0x174>
 8012620:	2b02      	cmp	r3, #2
 8012622:	dc44      	bgt.n	80126ae <tcp_close_shutdown+0x18a>
 8012624:	2b00      	cmp	r3, #0
 8012626:	d002      	beq.n	801262e <tcp_close_shutdown+0x10a>
 8012628:	2b01      	cmp	r3, #1
 801262a:	d02a      	beq.n	8012682 <tcp_close_shutdown+0x15e>
 801262c:	e03f      	b.n	80126ae <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801262e:	687b      	ldr	r3, [r7, #4]
 8012630:	8adb      	ldrh	r3, [r3, #22]
 8012632:	2b00      	cmp	r3, #0
 8012634:	d021      	beq.n	801267a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012636:	4b2a      	ldr	r3, [pc, #168]	; (80126e0 <tcp_close_shutdown+0x1bc>)
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	687a      	ldr	r2, [r7, #4]
 801263c:	429a      	cmp	r2, r3
 801263e:	d105      	bne.n	801264c <tcp_close_shutdown+0x128>
 8012640:	4b27      	ldr	r3, [pc, #156]	; (80126e0 <tcp_close_shutdown+0x1bc>)
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	68db      	ldr	r3, [r3, #12]
 8012646:	4a26      	ldr	r2, [pc, #152]	; (80126e0 <tcp_close_shutdown+0x1bc>)
 8012648:	6013      	str	r3, [r2, #0]
 801264a:	e013      	b.n	8012674 <tcp_close_shutdown+0x150>
 801264c:	4b24      	ldr	r3, [pc, #144]	; (80126e0 <tcp_close_shutdown+0x1bc>)
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	60bb      	str	r3, [r7, #8]
 8012652:	e00c      	b.n	801266e <tcp_close_shutdown+0x14a>
 8012654:	68bb      	ldr	r3, [r7, #8]
 8012656:	68db      	ldr	r3, [r3, #12]
 8012658:	687a      	ldr	r2, [r7, #4]
 801265a:	429a      	cmp	r2, r3
 801265c:	d104      	bne.n	8012668 <tcp_close_shutdown+0x144>
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	68da      	ldr	r2, [r3, #12]
 8012662:	68bb      	ldr	r3, [r7, #8]
 8012664:	60da      	str	r2, [r3, #12]
 8012666:	e005      	b.n	8012674 <tcp_close_shutdown+0x150>
 8012668:	68bb      	ldr	r3, [r7, #8]
 801266a:	68db      	ldr	r3, [r3, #12]
 801266c:	60bb      	str	r3, [r7, #8]
 801266e:	68bb      	ldr	r3, [r7, #8]
 8012670:	2b00      	cmp	r3, #0
 8012672:	d1ef      	bne.n	8012654 <tcp_close_shutdown+0x130>
 8012674:	687b      	ldr	r3, [r7, #4]
 8012676:	2200      	movs	r2, #0
 8012678:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 801267a:	6878      	ldr	r0, [r7, #4]
 801267c:	f7ff fea0 	bl	80123c0 <tcp_free>
      break;
 8012680:	e01a      	b.n	80126b8 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8012682:	6878      	ldr	r0, [r7, #4]
 8012684:	f7ff ff14 	bl	80124b0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8012688:	6879      	ldr	r1, [r7, #4]
 801268a:	4816      	ldr	r0, [pc, #88]	; (80126e4 <tcp_close_shutdown+0x1c0>)
 801268c:	f001 fab0 	bl	8013bf0 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8012690:	6878      	ldr	r0, [r7, #4]
 8012692:	f7ff feb1 	bl	80123f8 <tcp_free_listen>
      break;
 8012696:	e00f      	b.n	80126b8 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012698:	6879      	ldr	r1, [r7, #4]
 801269a:	480e      	ldr	r0, [pc, #56]	; (80126d4 <tcp_close_shutdown+0x1b0>)
 801269c:	f001 faa8 	bl	8013bf0 <tcp_pcb_remove>
 80126a0:	4b0d      	ldr	r3, [pc, #52]	; (80126d8 <tcp_close_shutdown+0x1b4>)
 80126a2:	2201      	movs	r2, #1
 80126a4:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80126a6:	6878      	ldr	r0, [r7, #4]
 80126a8:	f7ff fe8a 	bl	80123c0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80126ac:	e004      	b.n	80126b8 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 80126ae:	6878      	ldr	r0, [r7, #4]
 80126b0:	f000 f81a 	bl	80126e8 <tcp_close_shutdown_fin>
 80126b4:	4603      	mov	r3, r0
 80126b6:	e000      	b.n	80126ba <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 80126b8:	2300      	movs	r3, #0
}
 80126ba:	4618      	mov	r0, r3
 80126bc:	3710      	adds	r7, #16
 80126be:	46bd      	mov	sp, r7
 80126c0:	bdb0      	pop	{r4, r5, r7, pc}
 80126c2:	bf00      	nop
 80126c4:	0801e2ac 	.word	0x0801e2ac
 80126c8:	0801e380 	.word	0x0801e380
 80126cc:	0801e2f0 	.word	0x0801e2f0
 80126d0:	0801e3a0 	.word	0x0801e3a0
 80126d4:	20011094 	.word	0x20011094
 80126d8:	2001109c 	.word	0x2001109c
 80126dc:	200110d4 	.word	0x200110d4
 80126e0:	2001108c 	.word	0x2001108c
 80126e4:	20011090 	.word	0x20011090

080126e8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	b084      	sub	sp, #16
 80126ec:	af00      	add	r7, sp, #0
 80126ee:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d106      	bne.n	8012704 <tcp_close_shutdown_fin+0x1c>
 80126f6:	4b2e      	ldr	r3, [pc, #184]	; (80127b0 <tcp_close_shutdown_fin+0xc8>)
 80126f8:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80126fc:	492d      	ldr	r1, [pc, #180]	; (80127b4 <tcp_close_shutdown_fin+0xcc>)
 80126fe:	482e      	ldr	r0, [pc, #184]	; (80127b8 <tcp_close_shutdown_fin+0xd0>)
 8012700:	f008 ff48 	bl	801b594 <iprintf>

  switch (pcb->state) {
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	7d1b      	ldrb	r3, [r3, #20]
 8012708:	2b07      	cmp	r3, #7
 801270a:	d020      	beq.n	801274e <tcp_close_shutdown_fin+0x66>
 801270c:	2b07      	cmp	r3, #7
 801270e:	dc2b      	bgt.n	8012768 <tcp_close_shutdown_fin+0x80>
 8012710:	2b03      	cmp	r3, #3
 8012712:	d002      	beq.n	801271a <tcp_close_shutdown_fin+0x32>
 8012714:	2b04      	cmp	r3, #4
 8012716:	d00d      	beq.n	8012734 <tcp_close_shutdown_fin+0x4c>
 8012718:	e026      	b.n	8012768 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801271a:	6878      	ldr	r0, [r7, #4]
 801271c:	f004 fd46 	bl	80171ac <tcp_send_fin>
 8012720:	4603      	mov	r3, r0
 8012722:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8012724:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d11f      	bne.n	801276c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	2205      	movs	r2, #5
 8012730:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012732:	e01b      	b.n	801276c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8012734:	6878      	ldr	r0, [r7, #4]
 8012736:	f004 fd39 	bl	80171ac <tcp_send_fin>
 801273a:	4603      	mov	r3, r0
 801273c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801273e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d114      	bne.n	8012770 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8012746:	687b      	ldr	r3, [r7, #4]
 8012748:	2205      	movs	r2, #5
 801274a:	751a      	strb	r2, [r3, #20]
      }
      break;
 801274c:	e010      	b.n	8012770 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801274e:	6878      	ldr	r0, [r7, #4]
 8012750:	f004 fd2c 	bl	80171ac <tcp_send_fin>
 8012754:	4603      	mov	r3, r0
 8012756:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8012758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d109      	bne.n	8012774 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8012760:	687b      	ldr	r3, [r7, #4]
 8012762:	2209      	movs	r2, #9
 8012764:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012766:	e005      	b.n	8012774 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8012768:	2300      	movs	r3, #0
 801276a:	e01c      	b.n	80127a6 <tcp_close_shutdown_fin+0xbe>
      break;
 801276c:	bf00      	nop
 801276e:	e002      	b.n	8012776 <tcp_close_shutdown_fin+0x8e>
      break;
 8012770:	bf00      	nop
 8012772:	e000      	b.n	8012776 <tcp_close_shutdown_fin+0x8e>
      break;
 8012774:	bf00      	nop
  }

  if (err == ERR_OK) {
 8012776:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d103      	bne.n	8012786 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 801277e:	6878      	ldr	r0, [r7, #4]
 8012780:	f004 fe52 	bl	8017428 <tcp_output>
 8012784:	e00d      	b.n	80127a2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8012786:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801278a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801278e:	d108      	bne.n	80127a2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	8b5b      	ldrh	r3, [r3, #26]
 8012794:	f043 0308 	orr.w	r3, r3, #8
 8012798:	b29a      	uxth	r2, r3
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801279e:	2300      	movs	r3, #0
 80127a0:	e001      	b.n	80127a6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80127a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80127a6:	4618      	mov	r0, r3
 80127a8:	3710      	adds	r7, #16
 80127aa:	46bd      	mov	sp, r7
 80127ac:	bd80      	pop	{r7, pc}
 80127ae:	bf00      	nop
 80127b0:	0801e2ac 	.word	0x0801e2ac
 80127b4:	0801e35c 	.word	0x0801e35c
 80127b8:	0801e2f0 	.word	0x0801e2f0

080127bc <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80127bc:	b580      	push	{r7, lr}
 80127be:	b082      	sub	sp, #8
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	2b00      	cmp	r3, #0
 80127c8:	d109      	bne.n	80127de <tcp_close+0x22>
 80127ca:	4b0f      	ldr	r3, [pc, #60]	; (8012808 <tcp_close+0x4c>)
 80127cc:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80127d0:	490e      	ldr	r1, [pc, #56]	; (801280c <tcp_close+0x50>)
 80127d2:	480f      	ldr	r0, [pc, #60]	; (8012810 <tcp_close+0x54>)
 80127d4:	f008 fede 	bl	801b594 <iprintf>
 80127d8:	f06f 030f 	mvn.w	r3, #15
 80127dc:	e00f      	b.n	80127fe <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	7d1b      	ldrb	r3, [r3, #20]
 80127e2:	2b01      	cmp	r3, #1
 80127e4:	d006      	beq.n	80127f4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80127e6:	687b      	ldr	r3, [r7, #4]
 80127e8:	8b5b      	ldrh	r3, [r3, #26]
 80127ea:	f043 0310 	orr.w	r3, r3, #16
 80127ee:	b29a      	uxth	r2, r3
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80127f4:	2101      	movs	r1, #1
 80127f6:	6878      	ldr	r0, [r7, #4]
 80127f8:	f7ff fe94 	bl	8012524 <tcp_close_shutdown>
 80127fc:	4603      	mov	r3, r0
}
 80127fe:	4618      	mov	r0, r3
 8012800:	3708      	adds	r7, #8
 8012802:	46bd      	mov	sp, r7
 8012804:	bd80      	pop	{r7, pc}
 8012806:	bf00      	nop
 8012808:	0801e2ac 	.word	0x0801e2ac
 801280c:	0801e3bc 	.word	0x0801e3bc
 8012810:	0801e2f0 	.word	0x0801e2f0

08012814 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8012814:	b580      	push	{r7, lr}
 8012816:	b084      	sub	sp, #16
 8012818:	af00      	add	r7, sp, #0
 801281a:	60f8      	str	r0, [r7, #12]
 801281c:	60b9      	str	r1, [r7, #8]
 801281e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 8012820:	68fb      	ldr	r3, [r7, #12]
 8012822:	2b00      	cmp	r3, #0
 8012824:	d109      	bne.n	801283a <tcp_shutdown+0x26>
 8012826:	4b26      	ldr	r3, [pc, #152]	; (80128c0 <tcp_shutdown+0xac>)
 8012828:	f240 2207 	movw	r2, #519	; 0x207
 801282c:	4925      	ldr	r1, [pc, #148]	; (80128c4 <tcp_shutdown+0xb0>)
 801282e:	4826      	ldr	r0, [pc, #152]	; (80128c8 <tcp_shutdown+0xb4>)
 8012830:	f008 feb0 	bl	801b594 <iprintf>
 8012834:	f06f 030f 	mvn.w	r3, #15
 8012838:	e03d      	b.n	80128b6 <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 801283a:	68fb      	ldr	r3, [r7, #12]
 801283c:	7d1b      	ldrb	r3, [r3, #20]
 801283e:	2b01      	cmp	r3, #1
 8012840:	d102      	bne.n	8012848 <tcp_shutdown+0x34>
    return ERR_CONN;
 8012842:	f06f 030a 	mvn.w	r3, #10
 8012846:	e036      	b.n	80128b6 <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8012848:	68bb      	ldr	r3, [r7, #8]
 801284a:	2b00      	cmp	r3, #0
 801284c:	d01b      	beq.n	8012886 <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	8b5b      	ldrh	r3, [r3, #26]
 8012852:	f043 0310 	orr.w	r3, r3, #16
 8012856:	b29a      	uxth	r2, r3
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	2b00      	cmp	r3, #0
 8012860:	d005      	beq.n	801286e <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 8012862:	2101      	movs	r1, #1
 8012864:	68f8      	ldr	r0, [r7, #12]
 8012866:	f7ff fe5d 	bl	8012524 <tcp_close_shutdown>
 801286a:	4603      	mov	r3, r0
 801286c:	e023      	b.n	80128b6 <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 801286e:	68fb      	ldr	r3, [r7, #12]
 8012870:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012872:	2b00      	cmp	r3, #0
 8012874:	d007      	beq.n	8012886 <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8012876:	68fb      	ldr	r3, [r7, #12]
 8012878:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801287a:	4618      	mov	r0, r3
 801287c:	f7ff faf4 	bl	8011e68 <pbuf_free>
      pcb->refused_data = NULL;
 8012880:	68fb      	ldr	r3, [r7, #12]
 8012882:	2200      	movs	r2, #0
 8012884:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d013      	beq.n	80128b4 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 801288c:	68fb      	ldr	r3, [r7, #12]
 801288e:	7d1b      	ldrb	r3, [r3, #20]
 8012890:	2b04      	cmp	r3, #4
 8012892:	dc02      	bgt.n	801289a <tcp_shutdown+0x86>
 8012894:	2b03      	cmp	r3, #3
 8012896:	da02      	bge.n	801289e <tcp_shutdown+0x8a>
 8012898:	e009      	b.n	80128ae <tcp_shutdown+0x9a>
 801289a:	2b07      	cmp	r3, #7
 801289c:	d107      	bne.n	80128ae <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 801289e:	68bb      	ldr	r3, [r7, #8]
 80128a0:	b2db      	uxtb	r3, r3
 80128a2:	4619      	mov	r1, r3
 80128a4:	68f8      	ldr	r0, [r7, #12]
 80128a6:	f7ff fe3d 	bl	8012524 <tcp_close_shutdown>
 80128aa:	4603      	mov	r3, r0
 80128ac:	e003      	b.n	80128b6 <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 80128ae:	f06f 030a 	mvn.w	r3, #10
 80128b2:	e000      	b.n	80128b6 <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 80128b4:	2300      	movs	r3, #0
}
 80128b6:	4618      	mov	r0, r3
 80128b8:	3710      	adds	r7, #16
 80128ba:	46bd      	mov	sp, r7
 80128bc:	bd80      	pop	{r7, pc}
 80128be:	bf00      	nop
 80128c0:	0801e2ac 	.word	0x0801e2ac
 80128c4:	0801e3d4 	.word	0x0801e3d4
 80128c8:	0801e2f0 	.word	0x0801e2f0

080128cc <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80128cc:	b580      	push	{r7, lr}
 80128ce:	b08e      	sub	sp, #56	; 0x38
 80128d0:	af04      	add	r7, sp, #16
 80128d2:	6078      	str	r0, [r7, #4]
 80128d4:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d107      	bne.n	80128ec <tcp_abandon+0x20>
 80128dc:	4b52      	ldr	r3, [pc, #328]	; (8012a28 <tcp_abandon+0x15c>)
 80128de:	f240 223d 	movw	r2, #573	; 0x23d
 80128e2:	4952      	ldr	r1, [pc, #328]	; (8012a2c <tcp_abandon+0x160>)
 80128e4:	4852      	ldr	r0, [pc, #328]	; (8012a30 <tcp_abandon+0x164>)
 80128e6:	f008 fe55 	bl	801b594 <iprintf>
 80128ea:	e099      	b.n	8012a20 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80128ec:	687b      	ldr	r3, [r7, #4]
 80128ee:	7d1b      	ldrb	r3, [r3, #20]
 80128f0:	2b01      	cmp	r3, #1
 80128f2:	d106      	bne.n	8012902 <tcp_abandon+0x36>
 80128f4:	4b4c      	ldr	r3, [pc, #304]	; (8012a28 <tcp_abandon+0x15c>)
 80128f6:	f44f 7210 	mov.w	r2, #576	; 0x240
 80128fa:	494e      	ldr	r1, [pc, #312]	; (8012a34 <tcp_abandon+0x168>)
 80128fc:	484c      	ldr	r0, [pc, #304]	; (8012a30 <tcp_abandon+0x164>)
 80128fe:	f008 fe49 	bl	801b594 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	7d1b      	ldrb	r3, [r3, #20]
 8012906:	2b0a      	cmp	r3, #10
 8012908:	d107      	bne.n	801291a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801290a:	6879      	ldr	r1, [r7, #4]
 801290c:	484a      	ldr	r0, [pc, #296]	; (8012a38 <tcp_abandon+0x16c>)
 801290e:	f001 f96f 	bl	8013bf0 <tcp_pcb_remove>
    tcp_free(pcb);
 8012912:	6878      	ldr	r0, [r7, #4]
 8012914:	f7ff fd54 	bl	80123c0 <tcp_free>
 8012918:	e082      	b.n	8012a20 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801291a:	2300      	movs	r3, #0
 801291c:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801291e:	2300      	movs	r3, #0
 8012920:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 8012922:	687b      	ldr	r3, [r7, #4]
 8012924:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012926:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801292c:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801292e:	687b      	ldr	r3, [r7, #4]
 8012930:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012934:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	691b      	ldr	r3, [r3, #16]
 801293a:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	7d1b      	ldrb	r3, [r3, #20]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d126      	bne.n	8012992 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	8adb      	ldrh	r3, [r3, #22]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d02e      	beq.n	80129aa <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 801294c:	4b3b      	ldr	r3, [pc, #236]	; (8012a3c <tcp_abandon+0x170>)
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	687a      	ldr	r2, [r7, #4]
 8012952:	429a      	cmp	r2, r3
 8012954:	d105      	bne.n	8012962 <tcp_abandon+0x96>
 8012956:	4b39      	ldr	r3, [pc, #228]	; (8012a3c <tcp_abandon+0x170>)
 8012958:	681b      	ldr	r3, [r3, #0]
 801295a:	68db      	ldr	r3, [r3, #12]
 801295c:	4a37      	ldr	r2, [pc, #220]	; (8012a3c <tcp_abandon+0x170>)
 801295e:	6013      	str	r3, [r2, #0]
 8012960:	e013      	b.n	801298a <tcp_abandon+0xbe>
 8012962:	4b36      	ldr	r3, [pc, #216]	; (8012a3c <tcp_abandon+0x170>)
 8012964:	681b      	ldr	r3, [r3, #0]
 8012966:	61fb      	str	r3, [r7, #28]
 8012968:	e00c      	b.n	8012984 <tcp_abandon+0xb8>
 801296a:	69fb      	ldr	r3, [r7, #28]
 801296c:	68db      	ldr	r3, [r3, #12]
 801296e:	687a      	ldr	r2, [r7, #4]
 8012970:	429a      	cmp	r2, r3
 8012972:	d104      	bne.n	801297e <tcp_abandon+0xb2>
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	68da      	ldr	r2, [r3, #12]
 8012978:	69fb      	ldr	r3, [r7, #28]
 801297a:	60da      	str	r2, [r3, #12]
 801297c:	e005      	b.n	801298a <tcp_abandon+0xbe>
 801297e:	69fb      	ldr	r3, [r7, #28]
 8012980:	68db      	ldr	r3, [r3, #12]
 8012982:	61fb      	str	r3, [r7, #28]
 8012984:	69fb      	ldr	r3, [r7, #28]
 8012986:	2b00      	cmp	r3, #0
 8012988:	d1ef      	bne.n	801296a <tcp_abandon+0x9e>
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	2200      	movs	r2, #0
 801298e:	60da      	str	r2, [r3, #12]
 8012990:	e00b      	b.n	80129aa <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8012992:	683b      	ldr	r3, [r7, #0]
 8012994:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	8adb      	ldrh	r3, [r3, #22]
 801299a:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801299c:	6879      	ldr	r1, [r7, #4]
 801299e:	4828      	ldr	r0, [pc, #160]	; (8012a40 <tcp_abandon+0x174>)
 80129a0:	f001 f926 	bl	8013bf0 <tcp_pcb_remove>
 80129a4:	4b27      	ldr	r3, [pc, #156]	; (8012a44 <tcp_abandon+0x178>)
 80129a6:	2201      	movs	r2, #1
 80129a8:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80129aa:	687b      	ldr	r3, [r7, #4]
 80129ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d004      	beq.n	80129bc <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80129b2:	687b      	ldr	r3, [r7, #4]
 80129b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80129b6:	4618      	mov	r0, r3
 80129b8:	f000 fdfa 	bl	80135b0 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d004      	beq.n	80129ce <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80129c8:	4618      	mov	r0, r3
 80129ca:	f000 fdf1 	bl	80135b0 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80129d2:	2b00      	cmp	r3, #0
 80129d4:	d004      	beq.n	80129e0 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80129da:	4618      	mov	r0, r3
 80129dc:	f000 fde8 	bl	80135b0 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80129e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80129e2:	2b00      	cmp	r3, #0
 80129e4:	d00e      	beq.n	8012a04 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80129e6:	6879      	ldr	r1, [r7, #4]
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	3304      	adds	r3, #4
 80129ec:	687a      	ldr	r2, [r7, #4]
 80129ee:	8b12      	ldrh	r2, [r2, #24]
 80129f0:	9202      	str	r2, [sp, #8]
 80129f2:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80129f4:	9201      	str	r2, [sp, #4]
 80129f6:	9300      	str	r3, [sp, #0]
 80129f8:	460b      	mov	r3, r1
 80129fa:	697a      	ldr	r2, [r7, #20]
 80129fc:	69b9      	ldr	r1, [r7, #24]
 80129fe:	6878      	ldr	r0, [r7, #4]
 8012a00:	f005 fac6 	bl	8017f90 <tcp_rst>
    }
    last_state = pcb->state;
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	7d1b      	ldrb	r3, [r3, #20]
 8012a08:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8012a0a:	6878      	ldr	r0, [r7, #4]
 8012a0c:	f7ff fcd8 	bl	80123c0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8012a10:	693b      	ldr	r3, [r7, #16]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d004      	beq.n	8012a20 <tcp_abandon+0x154>
 8012a16:	693b      	ldr	r3, [r7, #16]
 8012a18:	f06f 010c 	mvn.w	r1, #12
 8012a1c:	68f8      	ldr	r0, [r7, #12]
 8012a1e:	4798      	blx	r3
  }
}
 8012a20:	3728      	adds	r7, #40	; 0x28
 8012a22:	46bd      	mov	sp, r7
 8012a24:	bd80      	pop	{r7, pc}
 8012a26:	bf00      	nop
 8012a28:	0801e2ac 	.word	0x0801e2ac
 8012a2c:	0801e3f0 	.word	0x0801e3f0
 8012a30:	0801e2f0 	.word	0x0801e2f0
 8012a34:	0801e40c 	.word	0x0801e40c
 8012a38:	20011098 	.word	0x20011098
 8012a3c:	2001108c 	.word	0x2001108c
 8012a40:	20011094 	.word	0x20011094
 8012a44:	2001109c 	.word	0x2001109c

08012a48 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8012a48:	b580      	push	{r7, lr}
 8012a4a:	b082      	sub	sp, #8
 8012a4c:	af00      	add	r7, sp, #0
 8012a4e:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8012a50:	2101      	movs	r1, #1
 8012a52:	6878      	ldr	r0, [r7, #4]
 8012a54:	f7ff ff3a 	bl	80128cc <tcp_abandon>
}
 8012a58:	bf00      	nop
 8012a5a:	3708      	adds	r7, #8
 8012a5c:	46bd      	mov	sp, r7
 8012a5e:	bd80      	pop	{r7, pc}

08012a60 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b088      	sub	sp, #32
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	60f8      	str	r0, [r7, #12]
 8012a68:	60b9      	str	r1, [r7, #8]
 8012a6a:	4613      	mov	r3, r2
 8012a6c:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 8012a6e:	2304      	movs	r3, #4
 8012a70:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8012a72:	68bb      	ldr	r3, [r7, #8]
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d101      	bne.n	8012a7c <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8012a78:	4b3e      	ldr	r3, [pc, #248]	; (8012b74 <tcp_bind+0x114>)
 8012a7a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d109      	bne.n	8012a96 <tcp_bind+0x36>
 8012a82:	4b3d      	ldr	r3, [pc, #244]	; (8012b78 <tcp_bind+0x118>)
 8012a84:	f240 22a9 	movw	r2, #681	; 0x2a9
 8012a88:	493c      	ldr	r1, [pc, #240]	; (8012b7c <tcp_bind+0x11c>)
 8012a8a:	483d      	ldr	r0, [pc, #244]	; (8012b80 <tcp_bind+0x120>)
 8012a8c:	f008 fd82 	bl	801b594 <iprintf>
 8012a90:	f06f 030f 	mvn.w	r3, #15
 8012a94:	e06a      	b.n	8012b6c <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	7d1b      	ldrb	r3, [r3, #20]
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d009      	beq.n	8012ab2 <tcp_bind+0x52>
 8012a9e:	4b36      	ldr	r3, [pc, #216]	; (8012b78 <tcp_bind+0x118>)
 8012aa0:	f240 22ab 	movw	r2, #683	; 0x2ab
 8012aa4:	4937      	ldr	r1, [pc, #220]	; (8012b84 <tcp_bind+0x124>)
 8012aa6:	4836      	ldr	r0, [pc, #216]	; (8012b80 <tcp_bind+0x120>)
 8012aa8:	f008 fd74 	bl	801b594 <iprintf>
 8012aac:	f06f 0305 	mvn.w	r3, #5
 8012ab0:	e05c      	b.n	8012b6c <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8012ab2:	88fb      	ldrh	r3, [r7, #6]
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d109      	bne.n	8012acc <tcp_bind+0x6c>
    port = tcp_new_port();
 8012ab8:	f000 f914 	bl	8012ce4 <tcp_new_port>
 8012abc:	4603      	mov	r3, r0
 8012abe:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8012ac0:	88fb      	ldrh	r3, [r7, #6]
 8012ac2:	2b00      	cmp	r3, #0
 8012ac4:	d135      	bne.n	8012b32 <tcp_bind+0xd2>
      return ERR_BUF;
 8012ac6:	f06f 0301 	mvn.w	r3, #1
 8012aca:	e04f      	b.n	8012b6c <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8012acc:	2300      	movs	r3, #0
 8012ace:	61fb      	str	r3, [r7, #28]
 8012ad0:	e02b      	b.n	8012b2a <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8012ad2:	4a2d      	ldr	r2, [pc, #180]	; (8012b88 <tcp_bind+0x128>)
 8012ad4:	69fb      	ldr	r3, [r7, #28]
 8012ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012ada:	681b      	ldr	r3, [r3, #0]
 8012adc:	61bb      	str	r3, [r7, #24]
 8012ade:	e01e      	b.n	8012b1e <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8012ae0:	69bb      	ldr	r3, [r7, #24]
 8012ae2:	8adb      	ldrh	r3, [r3, #22]
 8012ae4:	88fa      	ldrh	r2, [r7, #6]
 8012ae6:	429a      	cmp	r2, r3
 8012ae8:	d116      	bne.n	8012b18 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8012aea:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8012aec:	2b00      	cmp	r3, #0
 8012aee:	d010      	beq.n	8012b12 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8012af0:	69bb      	ldr	r3, [r7, #24]
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d00c      	beq.n	8012b12 <tcp_bind+0xb2>
 8012af8:	68bb      	ldr	r3, [r7, #8]
 8012afa:	2b00      	cmp	r3, #0
 8012afc:	d009      	beq.n	8012b12 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8012afe:	68bb      	ldr	r3, [r7, #8]
 8012b00:	681b      	ldr	r3, [r3, #0]
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d005      	beq.n	8012b12 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8012b06:	69bb      	ldr	r3, [r7, #24]
 8012b08:	681a      	ldr	r2, [r3, #0]
 8012b0a:	68bb      	ldr	r3, [r7, #8]
 8012b0c:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8012b0e:	429a      	cmp	r2, r3
 8012b10:	d102      	bne.n	8012b18 <tcp_bind+0xb8>
              return ERR_USE;
 8012b12:	f06f 0307 	mvn.w	r3, #7
 8012b16:	e029      	b.n	8012b6c <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8012b18:	69bb      	ldr	r3, [r7, #24]
 8012b1a:	68db      	ldr	r3, [r3, #12]
 8012b1c:	61bb      	str	r3, [r7, #24]
 8012b1e:	69bb      	ldr	r3, [r7, #24]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d1dd      	bne.n	8012ae0 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8012b24:	69fb      	ldr	r3, [r7, #28]
 8012b26:	3301      	adds	r3, #1
 8012b28:	61fb      	str	r3, [r7, #28]
 8012b2a:	69fa      	ldr	r2, [r7, #28]
 8012b2c:	697b      	ldr	r3, [r7, #20]
 8012b2e:	429a      	cmp	r2, r3
 8012b30:	dbcf      	blt.n	8012ad2 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 8012b32:	68bb      	ldr	r3, [r7, #8]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d00c      	beq.n	8012b52 <tcp_bind+0xf2>
 8012b38:	68bb      	ldr	r3, [r7, #8]
 8012b3a:	681b      	ldr	r3, [r3, #0]
 8012b3c:	2b00      	cmp	r3, #0
 8012b3e:	d008      	beq.n	8012b52 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8012b40:	68bb      	ldr	r3, [r7, #8]
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d002      	beq.n	8012b4c <tcp_bind+0xec>
 8012b46:	68bb      	ldr	r3, [r7, #8]
 8012b48:	681b      	ldr	r3, [r3, #0]
 8012b4a:	e000      	b.n	8012b4e <tcp_bind+0xee>
 8012b4c:	2300      	movs	r3, #0
 8012b4e:	68fa      	ldr	r2, [r7, #12]
 8012b50:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 8012b52:	68fb      	ldr	r3, [r7, #12]
 8012b54:	88fa      	ldrh	r2, [r7, #6]
 8012b56:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8012b58:	4b0c      	ldr	r3, [pc, #48]	; (8012b8c <tcp_bind+0x12c>)
 8012b5a:	681a      	ldr	r2, [r3, #0]
 8012b5c:	68fb      	ldr	r3, [r7, #12]
 8012b5e:	60da      	str	r2, [r3, #12]
 8012b60:	4a0a      	ldr	r2, [pc, #40]	; (8012b8c <tcp_bind+0x12c>)
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	6013      	str	r3, [r2, #0]
 8012b66:	f005 fbd5 	bl	8018314 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8012b6a:	2300      	movs	r3, #0
}
 8012b6c:	4618      	mov	r0, r3
 8012b6e:	3720      	adds	r7, #32
 8012b70:	46bd      	mov	sp, r7
 8012b72:	bd80      	pop	{r7, pc}
 8012b74:	080203b0 	.word	0x080203b0
 8012b78:	0801e2ac 	.word	0x0801e2ac
 8012b7c:	0801e440 	.word	0x0801e440
 8012b80:	0801e2f0 	.word	0x0801e2f0
 8012b84:	0801e458 	.word	0x0801e458
 8012b88:	08020388 	.word	0x08020388
 8012b8c:	2001108c 	.word	0x2001108c

08012b90 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8012b90:	b580      	push	{r7, lr}
 8012b92:	b084      	sub	sp, #16
 8012b94:	af00      	add	r7, sp, #0
 8012b96:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8012b98:	687b      	ldr	r3, [r7, #4]
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d106      	bne.n	8012bac <tcp_update_rcv_ann_wnd+0x1c>
 8012b9e:	4b25      	ldr	r3, [pc, #148]	; (8012c34 <tcp_update_rcv_ann_wnd+0xa4>)
 8012ba0:	f240 32a6 	movw	r2, #934	; 0x3a6
 8012ba4:	4924      	ldr	r1, [pc, #144]	; (8012c38 <tcp_update_rcv_ann_wnd+0xa8>)
 8012ba6:	4825      	ldr	r0, [pc, #148]	; (8012c3c <tcp_update_rcv_ann_wnd+0xac>)
 8012ba8:	f008 fcf4 	bl	801b594 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012bb0:	687a      	ldr	r2, [r7, #4]
 8012bb2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8012bb4:	4413      	add	r3, r2
 8012bb6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bbc:	687a      	ldr	r2, [r7, #4]
 8012bbe:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8012bc0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8012bc4:	bf28      	it	cs
 8012bc6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8012bca:	b292      	uxth	r2, r2
 8012bcc:	4413      	add	r3, r2
 8012bce:	68fa      	ldr	r2, [r7, #12]
 8012bd0:	1ad3      	subs	r3, r2, r3
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	db08      	blt.n	8012be8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012be2:	68fa      	ldr	r2, [r7, #12]
 8012be4:	1ad3      	subs	r3, r2, r3
 8012be6:	e020      	b.n	8012c2a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012bf0:	1ad3      	subs	r3, r2, r3
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	dd03      	ble.n	8012bfe <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	2200      	movs	r2, #0
 8012bfa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8012bfc:	e014      	b.n	8012c28 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8012bfe:	687b      	ldr	r3, [r7, #4]
 8012c00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c06:	1ad3      	subs	r3, r2, r3
 8012c08:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8012c0a:	68bb      	ldr	r3, [r7, #8]
 8012c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012c10:	d306      	bcc.n	8012c20 <tcp_update_rcv_ann_wnd+0x90>
 8012c12:	4b08      	ldr	r3, [pc, #32]	; (8012c34 <tcp_update_rcv_ann_wnd+0xa4>)
 8012c14:	f240 32b6 	movw	r2, #950	; 0x3b6
 8012c18:	4909      	ldr	r1, [pc, #36]	; (8012c40 <tcp_update_rcv_ann_wnd+0xb0>)
 8012c1a:	4808      	ldr	r0, [pc, #32]	; (8012c3c <tcp_update_rcv_ann_wnd+0xac>)
 8012c1c:	f008 fcba 	bl	801b594 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8012c20:	68bb      	ldr	r3, [r7, #8]
 8012c22:	b29a      	uxth	r2, r3
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8012c28:	2300      	movs	r3, #0
  }
}
 8012c2a:	4618      	mov	r0, r3
 8012c2c:	3710      	adds	r7, #16
 8012c2e:	46bd      	mov	sp, r7
 8012c30:	bd80      	pop	{r7, pc}
 8012c32:	bf00      	nop
 8012c34:	0801e2ac 	.word	0x0801e2ac
 8012c38:	0801e508 	.word	0x0801e508
 8012c3c:	0801e2f0 	.word	0x0801e2f0
 8012c40:	0801e52c 	.word	0x0801e52c

08012c44 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8012c44:	b580      	push	{r7, lr}
 8012c46:	b084      	sub	sp, #16
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
 8012c4c:	460b      	mov	r3, r1
 8012c4e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	2b00      	cmp	r3, #0
 8012c54:	d107      	bne.n	8012c66 <tcp_recved+0x22>
 8012c56:	4b1f      	ldr	r3, [pc, #124]	; (8012cd4 <tcp_recved+0x90>)
 8012c58:	f240 32cf 	movw	r2, #975	; 0x3cf
 8012c5c:	491e      	ldr	r1, [pc, #120]	; (8012cd8 <tcp_recved+0x94>)
 8012c5e:	481f      	ldr	r0, [pc, #124]	; (8012cdc <tcp_recved+0x98>)
 8012c60:	f008 fc98 	bl	801b594 <iprintf>
 8012c64:	e032      	b.n	8012ccc <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	7d1b      	ldrb	r3, [r3, #20]
 8012c6a:	2b01      	cmp	r3, #1
 8012c6c:	d106      	bne.n	8012c7c <tcp_recved+0x38>
 8012c6e:	4b19      	ldr	r3, [pc, #100]	; (8012cd4 <tcp_recved+0x90>)
 8012c70:	f240 32d2 	movw	r2, #978	; 0x3d2
 8012c74:	491a      	ldr	r1, [pc, #104]	; (8012ce0 <tcp_recved+0x9c>)
 8012c76:	4819      	ldr	r0, [pc, #100]	; (8012cdc <tcp_recved+0x98>)
 8012c78:	f008 fc8c 	bl	801b594 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8012c80:	887b      	ldrh	r3, [r7, #2]
 8012c82:	4413      	add	r3, r2
 8012c84:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8012c86:	89fb      	ldrh	r3, [r7, #14]
 8012c88:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012c8c:	d804      	bhi.n	8012c98 <tcp_recved+0x54>
 8012c8e:	687b      	ldr	r3, [r7, #4]
 8012c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012c92:	89fa      	ldrh	r2, [r7, #14]
 8012c94:	429a      	cmp	r2, r3
 8012c96:	d204      	bcs.n	8012ca2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8012c98:	687b      	ldr	r3, [r7, #4]
 8012c9a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8012c9e:	851a      	strh	r2, [r3, #40]	; 0x28
 8012ca0:	e002      	b.n	8012ca8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8012ca2:	687b      	ldr	r3, [r7, #4]
 8012ca4:	89fa      	ldrh	r2, [r7, #14]
 8012ca6:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8012ca8:	6878      	ldr	r0, [r7, #4]
 8012caa:	f7ff ff71 	bl	8012b90 <tcp_update_rcv_ann_wnd>
 8012cae:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8012cb0:	68bb      	ldr	r3, [r7, #8]
 8012cb2:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8012cb6:	d309      	bcc.n	8012ccc <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	8b5b      	ldrh	r3, [r3, #26]
 8012cbc:	f043 0302 	orr.w	r3, r3, #2
 8012cc0:	b29a      	uxth	r2, r3
 8012cc2:	687b      	ldr	r3, [r7, #4]
 8012cc4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8012cc6:	6878      	ldr	r0, [r7, #4]
 8012cc8:	f004 fbae 	bl	8017428 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8012ccc:	3710      	adds	r7, #16
 8012cce:	46bd      	mov	sp, r7
 8012cd0:	bd80      	pop	{r7, pc}
 8012cd2:	bf00      	nop
 8012cd4:	0801e2ac 	.word	0x0801e2ac
 8012cd8:	0801e548 	.word	0x0801e548
 8012cdc:	0801e2f0 	.word	0x0801e2f0
 8012ce0:	0801e560 	.word	0x0801e560

08012ce4 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8012ce4:	b480      	push	{r7}
 8012ce6:	b083      	sub	sp, #12
 8012ce8:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8012cea:	2300      	movs	r3, #0
 8012cec:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8012cee:	4b1e      	ldr	r3, [pc, #120]	; (8012d68 <tcp_new_port+0x84>)
 8012cf0:	881b      	ldrh	r3, [r3, #0]
 8012cf2:	3301      	adds	r3, #1
 8012cf4:	b29a      	uxth	r2, r3
 8012cf6:	4b1c      	ldr	r3, [pc, #112]	; (8012d68 <tcp_new_port+0x84>)
 8012cf8:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8012cfa:	4b1b      	ldr	r3, [pc, #108]	; (8012d68 <tcp_new_port+0x84>)
 8012cfc:	881b      	ldrh	r3, [r3, #0]
 8012cfe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8012d02:	4293      	cmp	r3, r2
 8012d04:	d103      	bne.n	8012d0e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8012d06:	4b18      	ldr	r3, [pc, #96]	; (8012d68 <tcp_new_port+0x84>)
 8012d08:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8012d0c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8012d0e:	2300      	movs	r3, #0
 8012d10:	71fb      	strb	r3, [r7, #7]
 8012d12:	e01e      	b.n	8012d52 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8012d14:	79fb      	ldrb	r3, [r7, #7]
 8012d16:	4a15      	ldr	r2, [pc, #84]	; (8012d6c <tcp_new_port+0x88>)
 8012d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d1c:	681b      	ldr	r3, [r3, #0]
 8012d1e:	603b      	str	r3, [r7, #0]
 8012d20:	e011      	b.n	8012d46 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8012d22:	683b      	ldr	r3, [r7, #0]
 8012d24:	8ada      	ldrh	r2, [r3, #22]
 8012d26:	4b10      	ldr	r3, [pc, #64]	; (8012d68 <tcp_new_port+0x84>)
 8012d28:	881b      	ldrh	r3, [r3, #0]
 8012d2a:	429a      	cmp	r2, r3
 8012d2c:	d108      	bne.n	8012d40 <tcp_new_port+0x5c>
        n++;
 8012d2e:	88bb      	ldrh	r3, [r7, #4]
 8012d30:	3301      	adds	r3, #1
 8012d32:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8012d34:	88bb      	ldrh	r3, [r7, #4]
 8012d36:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012d3a:	d3d8      	bcc.n	8012cee <tcp_new_port+0xa>
          return 0;
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	e00d      	b.n	8012d5c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8012d40:	683b      	ldr	r3, [r7, #0]
 8012d42:	68db      	ldr	r3, [r3, #12]
 8012d44:	603b      	str	r3, [r7, #0]
 8012d46:	683b      	ldr	r3, [r7, #0]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d1ea      	bne.n	8012d22 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8012d4c:	79fb      	ldrb	r3, [r7, #7]
 8012d4e:	3301      	adds	r3, #1
 8012d50:	71fb      	strb	r3, [r7, #7]
 8012d52:	79fb      	ldrb	r3, [r7, #7]
 8012d54:	2b03      	cmp	r3, #3
 8012d56:	d9dd      	bls.n	8012d14 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8012d58:	4b03      	ldr	r3, [pc, #12]	; (8012d68 <tcp_new_port+0x84>)
 8012d5a:	881b      	ldrh	r3, [r3, #0]
}
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	370c      	adds	r7, #12
 8012d60:	46bd      	mov	sp, r7
 8012d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d66:	4770      	bx	lr
 8012d68:	20000024 	.word	0x20000024
 8012d6c:	08020388 	.word	0x08020388

08012d70 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8012d70:	b5b0      	push	{r4, r5, r7, lr}
 8012d72:	b090      	sub	sp, #64	; 0x40
 8012d74:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8012d76:	2300      	movs	r3, #0
 8012d78:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8012d7c:	4b94      	ldr	r3, [pc, #592]	; (8012fd0 <tcp_slowtmr+0x260>)
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	3301      	adds	r3, #1
 8012d82:	4a93      	ldr	r2, [pc, #588]	; (8012fd0 <tcp_slowtmr+0x260>)
 8012d84:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8012d86:	4b93      	ldr	r3, [pc, #588]	; (8012fd4 <tcp_slowtmr+0x264>)
 8012d88:	781b      	ldrb	r3, [r3, #0]
 8012d8a:	3301      	adds	r3, #1
 8012d8c:	b2da      	uxtb	r2, r3
 8012d8e:	4b91      	ldr	r3, [pc, #580]	; (8012fd4 <tcp_slowtmr+0x264>)
 8012d90:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8012d92:	2300      	movs	r3, #0
 8012d94:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8012d96:	4b90      	ldr	r3, [pc, #576]	; (8012fd8 <tcp_slowtmr+0x268>)
 8012d98:	681b      	ldr	r3, [r3, #0]
 8012d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8012d9c:	e29d      	b.n	80132da <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8012d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012da0:	7d1b      	ldrb	r3, [r3, #20]
 8012da2:	2b00      	cmp	r3, #0
 8012da4:	d106      	bne.n	8012db4 <tcp_slowtmr+0x44>
 8012da6:	4b8d      	ldr	r3, [pc, #564]	; (8012fdc <tcp_slowtmr+0x26c>)
 8012da8:	f240 42be 	movw	r2, #1214	; 0x4be
 8012dac:	498c      	ldr	r1, [pc, #560]	; (8012fe0 <tcp_slowtmr+0x270>)
 8012dae:	488d      	ldr	r0, [pc, #564]	; (8012fe4 <tcp_slowtmr+0x274>)
 8012db0:	f008 fbf0 	bl	801b594 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8012db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012db6:	7d1b      	ldrb	r3, [r3, #20]
 8012db8:	2b01      	cmp	r3, #1
 8012dba:	d106      	bne.n	8012dca <tcp_slowtmr+0x5a>
 8012dbc:	4b87      	ldr	r3, [pc, #540]	; (8012fdc <tcp_slowtmr+0x26c>)
 8012dbe:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8012dc2:	4989      	ldr	r1, [pc, #548]	; (8012fe8 <tcp_slowtmr+0x278>)
 8012dc4:	4887      	ldr	r0, [pc, #540]	; (8012fe4 <tcp_slowtmr+0x274>)
 8012dc6:	f008 fbe5 	bl	801b594 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8012dca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dcc:	7d1b      	ldrb	r3, [r3, #20]
 8012dce:	2b0a      	cmp	r3, #10
 8012dd0:	d106      	bne.n	8012de0 <tcp_slowtmr+0x70>
 8012dd2:	4b82      	ldr	r3, [pc, #520]	; (8012fdc <tcp_slowtmr+0x26c>)
 8012dd4:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8012dd8:	4984      	ldr	r1, [pc, #528]	; (8012fec <tcp_slowtmr+0x27c>)
 8012dda:	4882      	ldr	r0, [pc, #520]	; (8012fe4 <tcp_slowtmr+0x274>)
 8012ddc:	f008 fbda 	bl	801b594 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8012de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012de2:	7f9a      	ldrb	r2, [r3, #30]
 8012de4:	4b7b      	ldr	r3, [pc, #492]	; (8012fd4 <tcp_slowtmr+0x264>)
 8012de6:	781b      	ldrb	r3, [r3, #0]
 8012de8:	429a      	cmp	r2, r3
 8012dea:	d105      	bne.n	8012df8 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8012dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dee:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012df2:	68db      	ldr	r3, [r3, #12]
 8012df4:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8012df6:	e270      	b.n	80132da <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8012df8:	4b76      	ldr	r3, [pc, #472]	; (8012fd4 <tcp_slowtmr+0x264>)
 8012dfa:	781a      	ldrb	r2, [r3, #0]
 8012dfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dfe:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8012e00:	2300      	movs	r3, #0
 8012e02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8012e06:	2300      	movs	r3, #0
 8012e08:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8012e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e0e:	7d1b      	ldrb	r3, [r3, #20]
 8012e10:	2b02      	cmp	r3, #2
 8012e12:	d10a      	bne.n	8012e2a <tcp_slowtmr+0xba>
 8012e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012e1a:	2b05      	cmp	r3, #5
 8012e1c:	d905      	bls.n	8012e2a <tcp_slowtmr+0xba>
      ++pcb_remove;
 8012e1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012e22:	3301      	adds	r3, #1
 8012e24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012e28:	e11e      	b.n	8013068 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8012e2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012e30:	2b0b      	cmp	r3, #11
 8012e32:	d905      	bls.n	8012e40 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8012e34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012e38:	3301      	adds	r3, #1
 8012e3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012e3e:	e113      	b.n	8013068 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8012e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e42:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	d075      	beq.n	8012f36 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8012e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012e4e:	2b00      	cmp	r3, #0
 8012e50:	d006      	beq.n	8012e60 <tcp_slowtmr+0xf0>
 8012e52:	4b62      	ldr	r3, [pc, #392]	; (8012fdc <tcp_slowtmr+0x26c>)
 8012e54:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8012e58:	4965      	ldr	r1, [pc, #404]	; (8012ff0 <tcp_slowtmr+0x280>)
 8012e5a:	4862      	ldr	r0, [pc, #392]	; (8012fe4 <tcp_slowtmr+0x274>)
 8012e5c:	f008 fb9a 	bl	801b594 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8012e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d106      	bne.n	8012e76 <tcp_slowtmr+0x106>
 8012e68:	4b5c      	ldr	r3, [pc, #368]	; (8012fdc <tcp_slowtmr+0x26c>)
 8012e6a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8012e6e:	4961      	ldr	r1, [pc, #388]	; (8012ff4 <tcp_slowtmr+0x284>)
 8012e70:	485c      	ldr	r0, [pc, #368]	; (8012fe4 <tcp_slowtmr+0x274>)
 8012e72:	f008 fb8f 	bl	801b594 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8012e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e78:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012e7c:	2b0b      	cmp	r3, #11
 8012e7e:	d905      	bls.n	8012e8c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8012e80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012e84:	3301      	adds	r3, #1
 8012e86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012e8a:	e0ed      	b.n	8013068 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8012e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e8e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012e92:	3b01      	subs	r3, #1
 8012e94:	4a58      	ldr	r2, [pc, #352]	; (8012ff8 <tcp_slowtmr+0x288>)
 8012e96:	5cd3      	ldrb	r3, [r2, r3]
 8012e98:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8012e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e9c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012ea0:	7c7a      	ldrb	r2, [r7, #17]
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d907      	bls.n	8012eb6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8012ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ea8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012eac:	3301      	adds	r3, #1
 8012eae:	b2da      	uxtb	r2, r3
 8012eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012eb2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8012eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012eb8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012ebc:	7c7a      	ldrb	r2, [r7, #17]
 8012ebe:	429a      	cmp	r2, r3
 8012ec0:	f200 80d2 	bhi.w	8013068 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8012ec4:	2301      	movs	r3, #1
 8012ec6:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8012ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012eca:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d108      	bne.n	8012ee4 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8012ed2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012ed4:	f005 f950 	bl	8018178 <tcp_zero_window_probe>
 8012ed8:	4603      	mov	r3, r0
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d014      	beq.n	8012f08 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8012ede:	2300      	movs	r3, #0
 8012ee0:	623b      	str	r3, [r7, #32]
 8012ee2:	e011      	b.n	8012f08 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8012ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ee6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012eea:	4619      	mov	r1, r3
 8012eec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012eee:	f004 f815 	bl	8016f1c <tcp_split_unsent_seg>
 8012ef2:	4603      	mov	r3, r0
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	d107      	bne.n	8012f08 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8012ef8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012efa:	f004 fa95 	bl	8017428 <tcp_output>
 8012efe:	4603      	mov	r3, r0
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d101      	bne.n	8012f08 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8012f04:	2300      	movs	r3, #0
 8012f06:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8012f08:	6a3b      	ldr	r3, [r7, #32]
 8012f0a:	2b00      	cmp	r3, #0
 8012f0c:	f000 80ac 	beq.w	8013068 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8012f10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f12:	2200      	movs	r2, #0
 8012f14:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8012f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f1a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012f1e:	2b06      	cmp	r3, #6
 8012f20:	f200 80a2 	bhi.w	8013068 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8012f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f26:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012f2a:	3301      	adds	r3, #1
 8012f2c:	b2da      	uxtb	r2, r3
 8012f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f30:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8012f34:	e098      	b.n	8013068 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8012f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f38:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	db0f      	blt.n	8012f60 <tcp_slowtmr+0x1f0>
 8012f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f42:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012f46:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8012f4a:	4293      	cmp	r3, r2
 8012f4c:	d008      	beq.n	8012f60 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8012f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f50:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012f54:	b29b      	uxth	r3, r3
 8012f56:	3301      	adds	r3, #1
 8012f58:	b29b      	uxth	r3, r3
 8012f5a:	b21a      	sxth	r2, r3
 8012f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f5e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8012f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f62:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8012f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f68:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012f6c:	429a      	cmp	r2, r3
 8012f6e:	db7b      	blt.n	8013068 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8012f70:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012f72:	f004 fd4b 	bl	8017a0c <tcp_rexmit_rto_prepare>
 8012f76:	4603      	mov	r3, r0
 8012f78:	2b00      	cmp	r3, #0
 8012f7a:	d007      	beq.n	8012f8c <tcp_slowtmr+0x21c>
 8012f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d171      	bne.n	8013068 <tcp_slowtmr+0x2f8>
 8012f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012f88:	2b00      	cmp	r3, #0
 8012f8a:	d06d      	beq.n	8013068 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8012f8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f8e:	7d1b      	ldrb	r3, [r3, #20]
 8012f90:	2b02      	cmp	r3, #2
 8012f92:	d03a      	beq.n	801300a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8012f94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f96:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012f9a:	2b0c      	cmp	r3, #12
 8012f9c:	bf28      	it	cs
 8012f9e:	230c      	movcs	r3, #12
 8012fa0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8012fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fa4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012fa8:	10db      	asrs	r3, r3, #3
 8012faa:	b21b      	sxth	r3, r3
 8012fac:	461a      	mov	r2, r3
 8012fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fb0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012fb4:	4413      	add	r3, r2
 8012fb6:	7efa      	ldrb	r2, [r7, #27]
 8012fb8:	4910      	ldr	r1, [pc, #64]	; (8012ffc <tcp_slowtmr+0x28c>)
 8012fba:	5c8a      	ldrb	r2, [r1, r2]
 8012fbc:	4093      	lsls	r3, r2
 8012fbe:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8012fc0:	697b      	ldr	r3, [r7, #20]
 8012fc2:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8012fc6:	4293      	cmp	r3, r2
 8012fc8:	dc1a      	bgt.n	8013000 <tcp_slowtmr+0x290>
 8012fca:	697b      	ldr	r3, [r7, #20]
 8012fcc:	b21a      	sxth	r2, r3
 8012fce:	e019      	b.n	8013004 <tcp_slowtmr+0x294>
 8012fd0:	20011088 	.word	0x20011088
 8012fd4:	2001109e 	.word	0x2001109e
 8012fd8:	20011094 	.word	0x20011094
 8012fdc:	0801e2ac 	.word	0x0801e2ac
 8012fe0:	0801e5f0 	.word	0x0801e5f0
 8012fe4:	0801e2f0 	.word	0x0801e2f0
 8012fe8:	0801e61c 	.word	0x0801e61c
 8012fec:	0801e648 	.word	0x0801e648
 8012ff0:	0801e678 	.word	0x0801e678
 8012ff4:	0801e6ac 	.word	0x0801e6ac
 8012ff8:	08020380 	.word	0x08020380
 8012ffc:	08020370 	.word	0x08020370
 8013000:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8013004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013006:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 801300a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801300c:	2200      	movs	r2, #0
 801300e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8013010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013012:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8013016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013018:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801301c:	4293      	cmp	r3, r2
 801301e:	bf28      	it	cs
 8013020:	4613      	movcs	r3, r2
 8013022:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8013024:	8a7b      	ldrh	r3, [r7, #18]
 8013026:	085b      	lsrs	r3, r3, #1
 8013028:	b29a      	uxth	r2, r3
 801302a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801302c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8013030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013032:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8013036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013038:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801303a:	005b      	lsls	r3, r3, #1
 801303c:	b29b      	uxth	r3, r3
 801303e:	429a      	cmp	r2, r3
 8013040:	d206      	bcs.n	8013050 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8013042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013044:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8013046:	005b      	lsls	r3, r3, #1
 8013048:	b29a      	uxth	r2, r3
 801304a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801304c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8013050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013052:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8013054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013056:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 801305a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801305c:	2200      	movs	r2, #0
 801305e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8013062:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013064:	f004 fd42 	bl	8017aec <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8013068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801306a:	7d1b      	ldrb	r3, [r3, #20]
 801306c:	2b06      	cmp	r3, #6
 801306e:	d111      	bne.n	8013094 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8013070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013072:	8b5b      	ldrh	r3, [r3, #26]
 8013074:	f003 0310 	and.w	r3, r3, #16
 8013078:	2b00      	cmp	r3, #0
 801307a:	d00b      	beq.n	8013094 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 801307c:	4b9c      	ldr	r3, [pc, #624]	; (80132f0 <tcp_slowtmr+0x580>)
 801307e:	681a      	ldr	r2, [r3, #0]
 8013080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013082:	6a1b      	ldr	r3, [r3, #32]
 8013084:	1ad3      	subs	r3, r2, r3
 8013086:	2b28      	cmp	r3, #40	; 0x28
 8013088:	d904      	bls.n	8013094 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 801308a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801308e:	3301      	adds	r3, #1
 8013090:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8013094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013096:	7a5b      	ldrb	r3, [r3, #9]
 8013098:	f003 0308 	and.w	r3, r3, #8
 801309c:	2b00      	cmp	r3, #0
 801309e:	d04a      	beq.n	8013136 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 80130a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130a2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 80130a4:	2b04      	cmp	r3, #4
 80130a6:	d003      	beq.n	80130b0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 80130a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130aa:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 80130ac:	2b07      	cmp	r3, #7
 80130ae:	d142      	bne.n	8013136 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80130b0:	4b8f      	ldr	r3, [pc, #572]	; (80132f0 <tcp_slowtmr+0x580>)
 80130b2:	681a      	ldr	r2, [r3, #0]
 80130b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130b6:	6a1b      	ldr	r3, [r3, #32]
 80130b8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 80130ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130bc:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80130c0:	4b8c      	ldr	r3, [pc, #560]	; (80132f4 <tcp_slowtmr+0x584>)
 80130c2:	440b      	add	r3, r1
 80130c4:	498c      	ldr	r1, [pc, #560]	; (80132f8 <tcp_slowtmr+0x588>)
 80130c6:	fba1 1303 	umull	r1, r3, r1, r3
 80130ca:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 80130cc:	429a      	cmp	r2, r3
 80130ce:	d90a      	bls.n	80130e6 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 80130d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80130d4:	3301      	adds	r3, #1
 80130d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 80130da:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80130de:	3301      	adds	r3, #1
 80130e0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80130e4:	e027      	b.n	8013136 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 80130e6:	4b82      	ldr	r3, [pc, #520]	; (80132f0 <tcp_slowtmr+0x580>)
 80130e8:	681a      	ldr	r2, [r3, #0]
 80130ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130ec:	6a1b      	ldr	r3, [r3, #32]
 80130ee:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 80130f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130f2:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 80130f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130f8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 80130fc:	4618      	mov	r0, r3
 80130fe:	4b7f      	ldr	r3, [pc, #508]	; (80132fc <tcp_slowtmr+0x58c>)
 8013100:	fb00 f303 	mul.w	r3, r0, r3
 8013104:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8013106:	497c      	ldr	r1, [pc, #496]	; (80132f8 <tcp_slowtmr+0x588>)
 8013108:	fba1 1303 	umull	r1, r3, r1, r3
 801310c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 801310e:	429a      	cmp	r2, r3
 8013110:	d911      	bls.n	8013136 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8013112:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013114:	f004 fff0 	bl	80180f8 <tcp_keepalive>
 8013118:	4603      	mov	r3, r0
 801311a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 801311e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8013122:	2b00      	cmp	r3, #0
 8013124:	d107      	bne.n	8013136 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8013126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013128:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801312c:	3301      	adds	r3, #1
 801312e:	b2da      	uxtb	r2, r3
 8013130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013132:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8013136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013138:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801313a:	2b00      	cmp	r3, #0
 801313c:	d011      	beq.n	8013162 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801313e:	4b6c      	ldr	r3, [pc, #432]	; (80132f0 <tcp_slowtmr+0x580>)
 8013140:	681a      	ldr	r2, [r3, #0]
 8013142:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013144:	6a1b      	ldr	r3, [r3, #32]
 8013146:	1ad2      	subs	r2, r2, r3
 8013148:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801314a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801314e:	4619      	mov	r1, r3
 8013150:	460b      	mov	r3, r1
 8013152:	005b      	lsls	r3, r3, #1
 8013154:	440b      	add	r3, r1
 8013156:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8013158:	429a      	cmp	r2, r3
 801315a:	d302      	bcc.n	8013162 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801315c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801315e:	f000 feab 	bl	8013eb8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8013162:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013164:	7d1b      	ldrb	r3, [r3, #20]
 8013166:	2b03      	cmp	r3, #3
 8013168:	d10b      	bne.n	8013182 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801316a:	4b61      	ldr	r3, [pc, #388]	; (80132f0 <tcp_slowtmr+0x580>)
 801316c:	681a      	ldr	r2, [r3, #0]
 801316e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013170:	6a1b      	ldr	r3, [r3, #32]
 8013172:	1ad3      	subs	r3, r2, r3
 8013174:	2b28      	cmp	r3, #40	; 0x28
 8013176:	d904      	bls.n	8013182 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8013178:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801317c:	3301      	adds	r3, #1
 801317e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8013182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013184:	7d1b      	ldrb	r3, [r3, #20]
 8013186:	2b09      	cmp	r3, #9
 8013188:	d10b      	bne.n	80131a2 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801318a:	4b59      	ldr	r3, [pc, #356]	; (80132f0 <tcp_slowtmr+0x580>)
 801318c:	681a      	ldr	r2, [r3, #0]
 801318e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013190:	6a1b      	ldr	r3, [r3, #32]
 8013192:	1ad3      	subs	r3, r2, r3
 8013194:	2bf0      	cmp	r3, #240	; 0xf0
 8013196:	d904      	bls.n	80131a2 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8013198:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801319c:	3301      	adds	r3, #1
 801319e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 80131a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d060      	beq.n	801326c <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 80131aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80131b0:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80131b2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80131b4:	f000 fccc 	bl	8013b50 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80131b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d010      	beq.n	80131e0 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80131be:	4b50      	ldr	r3, [pc, #320]	; (8013300 <tcp_slowtmr+0x590>)
 80131c0:	681b      	ldr	r3, [r3, #0]
 80131c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80131c4:	429a      	cmp	r2, r3
 80131c6:	d106      	bne.n	80131d6 <tcp_slowtmr+0x466>
 80131c8:	4b4e      	ldr	r3, [pc, #312]	; (8013304 <tcp_slowtmr+0x594>)
 80131ca:	f240 526d 	movw	r2, #1389	; 0x56d
 80131ce:	494e      	ldr	r1, [pc, #312]	; (8013308 <tcp_slowtmr+0x598>)
 80131d0:	484e      	ldr	r0, [pc, #312]	; (801330c <tcp_slowtmr+0x59c>)
 80131d2:	f008 f9df 	bl	801b594 <iprintf>
        prev->next = pcb->next;
 80131d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131d8:	68da      	ldr	r2, [r3, #12]
 80131da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80131dc:	60da      	str	r2, [r3, #12]
 80131de:	e00f      	b.n	8013200 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80131e0:	4b47      	ldr	r3, [pc, #284]	; (8013300 <tcp_slowtmr+0x590>)
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80131e6:	429a      	cmp	r2, r3
 80131e8:	d006      	beq.n	80131f8 <tcp_slowtmr+0x488>
 80131ea:	4b46      	ldr	r3, [pc, #280]	; (8013304 <tcp_slowtmr+0x594>)
 80131ec:	f240 5271 	movw	r2, #1393	; 0x571
 80131f0:	4947      	ldr	r1, [pc, #284]	; (8013310 <tcp_slowtmr+0x5a0>)
 80131f2:	4846      	ldr	r0, [pc, #280]	; (801330c <tcp_slowtmr+0x59c>)
 80131f4:	f008 f9ce 	bl	801b594 <iprintf>
        tcp_active_pcbs = pcb->next;
 80131f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80131fa:	68db      	ldr	r3, [r3, #12]
 80131fc:	4a40      	ldr	r2, [pc, #256]	; (8013300 <tcp_slowtmr+0x590>)
 80131fe:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8013200:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013204:	2b00      	cmp	r3, #0
 8013206:	d013      	beq.n	8013230 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8013208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801320a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801320c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801320e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013210:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8013212:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013214:	3304      	adds	r3, #4
 8013216:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013218:	8ad2      	ldrh	r2, [r2, #22]
 801321a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801321c:	8b09      	ldrh	r1, [r1, #24]
 801321e:	9102      	str	r1, [sp, #8]
 8013220:	9201      	str	r2, [sp, #4]
 8013222:	9300      	str	r3, [sp, #0]
 8013224:	462b      	mov	r3, r5
 8013226:	4622      	mov	r2, r4
 8013228:	4601      	mov	r1, r0
 801322a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801322c:	f004 feb0 	bl	8017f90 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8013230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013232:	691b      	ldr	r3, [r3, #16]
 8013234:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8013236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013238:	7d1b      	ldrb	r3, [r3, #20]
 801323a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801323c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801323e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8013240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013242:	68db      	ldr	r3, [r3, #12]
 8013244:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8013246:	6838      	ldr	r0, [r7, #0]
 8013248:	f7ff f8ba 	bl	80123c0 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801324c:	4b31      	ldr	r3, [pc, #196]	; (8013314 <tcp_slowtmr+0x5a4>)
 801324e:	2200      	movs	r2, #0
 8013250:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8013252:	68fb      	ldr	r3, [r7, #12]
 8013254:	2b00      	cmp	r3, #0
 8013256:	d004      	beq.n	8013262 <tcp_slowtmr+0x4f2>
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	f06f 010c 	mvn.w	r1, #12
 801325e:	68b8      	ldr	r0, [r7, #8]
 8013260:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8013262:	4b2c      	ldr	r3, [pc, #176]	; (8013314 <tcp_slowtmr+0x5a4>)
 8013264:	781b      	ldrb	r3, [r3, #0]
 8013266:	2b00      	cmp	r3, #0
 8013268:	d037      	beq.n	80132da <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 801326a:	e592      	b.n	8012d92 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801326c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801326e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8013270:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013272:	68db      	ldr	r3, [r3, #12]
 8013274:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8013276:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013278:	7f1b      	ldrb	r3, [r3, #28]
 801327a:	3301      	adds	r3, #1
 801327c:	b2da      	uxtb	r2, r3
 801327e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013280:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8013282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013284:	7f1a      	ldrb	r2, [r3, #28]
 8013286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013288:	7f5b      	ldrb	r3, [r3, #29]
 801328a:	429a      	cmp	r2, r3
 801328c:	d325      	bcc.n	80132da <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 801328e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013290:	2200      	movs	r2, #0
 8013292:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8013294:	4b1f      	ldr	r3, [pc, #124]	; (8013314 <tcp_slowtmr+0x5a4>)
 8013296:	2200      	movs	r2, #0
 8013298:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801329a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801329c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d00b      	beq.n	80132bc <tcp_slowtmr+0x54c>
 80132a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80132a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80132aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80132ac:	6912      	ldr	r2, [r2, #16]
 80132ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80132b0:	4610      	mov	r0, r2
 80132b2:	4798      	blx	r3
 80132b4:	4603      	mov	r3, r0
 80132b6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80132ba:	e002      	b.n	80132c2 <tcp_slowtmr+0x552>
 80132bc:	2300      	movs	r3, #0
 80132be:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80132c2:	4b14      	ldr	r3, [pc, #80]	; (8013314 <tcp_slowtmr+0x5a4>)
 80132c4:	781b      	ldrb	r3, [r3, #0]
 80132c6:	2b00      	cmp	r3, #0
 80132c8:	d000      	beq.n	80132cc <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 80132ca:	e562      	b.n	8012d92 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80132cc:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d102      	bne.n	80132da <tcp_slowtmr+0x56a>
          tcp_output(prev);
 80132d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80132d6:	f004 f8a7 	bl	8017428 <tcp_output>
  while (pcb != NULL) {
 80132da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80132dc:	2b00      	cmp	r3, #0
 80132de:	f47f ad5e 	bne.w	8012d9e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80132e2:	2300      	movs	r3, #0
 80132e4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80132e6:	4b0c      	ldr	r3, [pc, #48]	; (8013318 <tcp_slowtmr+0x5a8>)
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80132ec:	e069      	b.n	80133c2 <tcp_slowtmr+0x652>
 80132ee:	bf00      	nop
 80132f0:	20011088 	.word	0x20011088
 80132f4:	000a4cb8 	.word	0x000a4cb8
 80132f8:	10624dd3 	.word	0x10624dd3
 80132fc:	000124f8 	.word	0x000124f8
 8013300:	20011094 	.word	0x20011094
 8013304:	0801e2ac 	.word	0x0801e2ac
 8013308:	0801e6e4 	.word	0x0801e6e4
 801330c:	0801e2f0 	.word	0x0801e2f0
 8013310:	0801e710 	.word	0x0801e710
 8013314:	2001109c 	.word	0x2001109c
 8013318:	20011098 	.word	0x20011098
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801331c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801331e:	7d1b      	ldrb	r3, [r3, #20]
 8013320:	2b0a      	cmp	r3, #10
 8013322:	d006      	beq.n	8013332 <tcp_slowtmr+0x5c2>
 8013324:	4b2b      	ldr	r3, [pc, #172]	; (80133d4 <tcp_slowtmr+0x664>)
 8013326:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801332a:	492b      	ldr	r1, [pc, #172]	; (80133d8 <tcp_slowtmr+0x668>)
 801332c:	482b      	ldr	r0, [pc, #172]	; (80133dc <tcp_slowtmr+0x66c>)
 801332e:	f008 f931 	bl	801b594 <iprintf>
    pcb_remove = 0;
 8013332:	2300      	movs	r3, #0
 8013334:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8013338:	4b29      	ldr	r3, [pc, #164]	; (80133e0 <tcp_slowtmr+0x670>)
 801333a:	681a      	ldr	r2, [r3, #0]
 801333c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801333e:	6a1b      	ldr	r3, [r3, #32]
 8013340:	1ad3      	subs	r3, r2, r3
 8013342:	2bf0      	cmp	r3, #240	; 0xf0
 8013344:	d904      	bls.n	8013350 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8013346:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801334a:	3301      	adds	r3, #1
 801334c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8013350:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013354:	2b00      	cmp	r3, #0
 8013356:	d02f      	beq.n	80133b8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8013358:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801335a:	f000 fbf9 	bl	8013b50 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801335e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013360:	2b00      	cmp	r3, #0
 8013362:	d010      	beq.n	8013386 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8013364:	4b1f      	ldr	r3, [pc, #124]	; (80133e4 <tcp_slowtmr+0x674>)
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801336a:	429a      	cmp	r2, r3
 801336c:	d106      	bne.n	801337c <tcp_slowtmr+0x60c>
 801336e:	4b19      	ldr	r3, [pc, #100]	; (80133d4 <tcp_slowtmr+0x664>)
 8013370:	f240 52af 	movw	r2, #1455	; 0x5af
 8013374:	491c      	ldr	r1, [pc, #112]	; (80133e8 <tcp_slowtmr+0x678>)
 8013376:	4819      	ldr	r0, [pc, #100]	; (80133dc <tcp_slowtmr+0x66c>)
 8013378:	f008 f90c 	bl	801b594 <iprintf>
        prev->next = pcb->next;
 801337c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801337e:	68da      	ldr	r2, [r3, #12]
 8013380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013382:	60da      	str	r2, [r3, #12]
 8013384:	e00f      	b.n	80133a6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8013386:	4b17      	ldr	r3, [pc, #92]	; (80133e4 <tcp_slowtmr+0x674>)
 8013388:	681b      	ldr	r3, [r3, #0]
 801338a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801338c:	429a      	cmp	r2, r3
 801338e:	d006      	beq.n	801339e <tcp_slowtmr+0x62e>
 8013390:	4b10      	ldr	r3, [pc, #64]	; (80133d4 <tcp_slowtmr+0x664>)
 8013392:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8013396:	4915      	ldr	r1, [pc, #84]	; (80133ec <tcp_slowtmr+0x67c>)
 8013398:	4810      	ldr	r0, [pc, #64]	; (80133dc <tcp_slowtmr+0x66c>)
 801339a:	f008 f8fb 	bl	801b594 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801339e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133a0:	68db      	ldr	r3, [r3, #12]
 80133a2:	4a10      	ldr	r2, [pc, #64]	; (80133e4 <tcp_slowtmr+0x674>)
 80133a4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80133a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133a8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80133aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133ac:	68db      	ldr	r3, [r3, #12]
 80133ae:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80133b0:	69f8      	ldr	r0, [r7, #28]
 80133b2:	f7ff f805 	bl	80123c0 <tcp_free>
 80133b6:	e004      	b.n	80133c2 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80133b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133ba:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80133bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133be:	68db      	ldr	r3, [r3, #12]
 80133c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80133c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d1a9      	bne.n	801331c <tcp_slowtmr+0x5ac>
    }
  }
}
 80133c8:	bf00      	nop
 80133ca:	bf00      	nop
 80133cc:	3730      	adds	r7, #48	; 0x30
 80133ce:	46bd      	mov	sp, r7
 80133d0:	bdb0      	pop	{r4, r5, r7, pc}
 80133d2:	bf00      	nop
 80133d4:	0801e2ac 	.word	0x0801e2ac
 80133d8:	0801e73c 	.word	0x0801e73c
 80133dc:	0801e2f0 	.word	0x0801e2f0
 80133e0:	20011088 	.word	0x20011088
 80133e4:	20011098 	.word	0x20011098
 80133e8:	0801e76c 	.word	0x0801e76c
 80133ec:	0801e794 	.word	0x0801e794

080133f0 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80133f0:	b580      	push	{r7, lr}
 80133f2:	b082      	sub	sp, #8
 80133f4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80133f6:	4b2d      	ldr	r3, [pc, #180]	; (80134ac <tcp_fasttmr+0xbc>)
 80133f8:	781b      	ldrb	r3, [r3, #0]
 80133fa:	3301      	adds	r3, #1
 80133fc:	b2da      	uxtb	r2, r3
 80133fe:	4b2b      	ldr	r3, [pc, #172]	; (80134ac <tcp_fasttmr+0xbc>)
 8013400:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8013402:	4b2b      	ldr	r3, [pc, #172]	; (80134b0 <tcp_fasttmr+0xc0>)
 8013404:	681b      	ldr	r3, [r3, #0]
 8013406:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013408:	e048      	b.n	801349c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	7f9a      	ldrb	r2, [r3, #30]
 801340e:	4b27      	ldr	r3, [pc, #156]	; (80134ac <tcp_fasttmr+0xbc>)
 8013410:	781b      	ldrb	r3, [r3, #0]
 8013412:	429a      	cmp	r2, r3
 8013414:	d03f      	beq.n	8013496 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8013416:	4b25      	ldr	r3, [pc, #148]	; (80134ac <tcp_fasttmr+0xbc>)
 8013418:	781a      	ldrb	r2, [r3, #0]
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801341e:	687b      	ldr	r3, [r7, #4]
 8013420:	8b5b      	ldrh	r3, [r3, #26]
 8013422:	f003 0301 	and.w	r3, r3, #1
 8013426:	2b00      	cmp	r3, #0
 8013428:	d010      	beq.n	801344c <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	8b5b      	ldrh	r3, [r3, #26]
 801342e:	f043 0302 	orr.w	r3, r3, #2
 8013432:	b29a      	uxth	r2, r3
 8013434:	687b      	ldr	r3, [r7, #4]
 8013436:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8013438:	6878      	ldr	r0, [r7, #4]
 801343a:	f003 fff5 	bl	8017428 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801343e:	687b      	ldr	r3, [r7, #4]
 8013440:	8b5b      	ldrh	r3, [r3, #26]
 8013442:	f023 0303 	bic.w	r3, r3, #3
 8013446:	b29a      	uxth	r2, r3
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	8b5b      	ldrh	r3, [r3, #26]
 8013450:	f003 0308 	and.w	r3, r3, #8
 8013454:	2b00      	cmp	r3, #0
 8013456:	d009      	beq.n	801346c <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	8b5b      	ldrh	r3, [r3, #26]
 801345c:	f023 0308 	bic.w	r3, r3, #8
 8013460:	b29a      	uxth	r2, r3
 8013462:	687b      	ldr	r3, [r7, #4]
 8013464:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8013466:	6878      	ldr	r0, [r7, #4]
 8013468:	f7ff f93e 	bl	80126e8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	68db      	ldr	r3, [r3, #12]
 8013470:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013476:	2b00      	cmp	r3, #0
 8013478:	d00a      	beq.n	8013490 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 801347a:	4b0e      	ldr	r3, [pc, #56]	; (80134b4 <tcp_fasttmr+0xc4>)
 801347c:	2200      	movs	r2, #0
 801347e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8013480:	6878      	ldr	r0, [r7, #4]
 8013482:	f000 f819 	bl	80134b8 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8013486:	4b0b      	ldr	r3, [pc, #44]	; (80134b4 <tcp_fasttmr+0xc4>)
 8013488:	781b      	ldrb	r3, [r3, #0]
 801348a:	2b00      	cmp	r3, #0
 801348c:	d000      	beq.n	8013490 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801348e:	e7b8      	b.n	8013402 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8013490:	683b      	ldr	r3, [r7, #0]
 8013492:	607b      	str	r3, [r7, #4]
 8013494:	e002      	b.n	801349c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	68db      	ldr	r3, [r3, #12]
 801349a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	d1b3      	bne.n	801340a <tcp_fasttmr+0x1a>
    }
  }
}
 80134a2:	bf00      	nop
 80134a4:	bf00      	nop
 80134a6:	3708      	adds	r7, #8
 80134a8:	46bd      	mov	sp, r7
 80134aa:	bd80      	pop	{r7, pc}
 80134ac:	2001109e 	.word	0x2001109e
 80134b0:	20011094 	.word	0x20011094
 80134b4:	2001109c 	.word	0x2001109c

080134b8 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80134b8:	b590      	push	{r4, r7, lr}
 80134ba:	b085      	sub	sp, #20
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d109      	bne.n	80134da <tcp_process_refused_data+0x22>
 80134c6:	4b37      	ldr	r3, [pc, #220]	; (80135a4 <tcp_process_refused_data+0xec>)
 80134c8:	f240 6209 	movw	r2, #1545	; 0x609
 80134cc:	4936      	ldr	r1, [pc, #216]	; (80135a8 <tcp_process_refused_data+0xf0>)
 80134ce:	4837      	ldr	r0, [pc, #220]	; (80135ac <tcp_process_refused_data+0xf4>)
 80134d0:	f008 f860 	bl	801b594 <iprintf>
 80134d4:	f06f 030f 	mvn.w	r3, #15
 80134d8:	e060      	b.n	801359c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80134de:	7b5b      	ldrb	r3, [r3, #13]
 80134e0:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80134e6:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	2200      	movs	r2, #0
 80134ec:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d00b      	beq.n	8013510 <tcp_process_refused_data+0x58>
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80134fe:	687b      	ldr	r3, [r7, #4]
 8013500:	6918      	ldr	r0, [r3, #16]
 8013502:	2300      	movs	r3, #0
 8013504:	68ba      	ldr	r2, [r7, #8]
 8013506:	6879      	ldr	r1, [r7, #4]
 8013508:	47a0      	blx	r4
 801350a:	4603      	mov	r3, r0
 801350c:	73fb      	strb	r3, [r7, #15]
 801350e:	e007      	b.n	8013520 <tcp_process_refused_data+0x68>
 8013510:	2300      	movs	r3, #0
 8013512:	68ba      	ldr	r2, [r7, #8]
 8013514:	6879      	ldr	r1, [r7, #4]
 8013516:	2000      	movs	r0, #0
 8013518:	f000 f8a4 	bl	8013664 <tcp_recv_null>
 801351c:	4603      	mov	r3, r0
 801351e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8013520:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013524:	2b00      	cmp	r3, #0
 8013526:	d12a      	bne.n	801357e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8013528:	7bbb      	ldrb	r3, [r7, #14]
 801352a:	f003 0320 	and.w	r3, r3, #32
 801352e:	2b00      	cmp	r3, #0
 8013530:	d033      	beq.n	801359a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013536:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801353a:	d005      	beq.n	8013548 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 801353c:	687b      	ldr	r3, [r7, #4]
 801353e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013540:	3301      	adds	r3, #1
 8013542:	b29a      	uxth	r2, r3
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8013548:	687b      	ldr	r3, [r7, #4]
 801354a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801354e:	2b00      	cmp	r3, #0
 8013550:	d00b      	beq.n	801356a <tcp_process_refused_data+0xb2>
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	6918      	ldr	r0, [r3, #16]
 801355c:	2300      	movs	r3, #0
 801355e:	2200      	movs	r2, #0
 8013560:	6879      	ldr	r1, [r7, #4]
 8013562:	47a0      	blx	r4
 8013564:	4603      	mov	r3, r0
 8013566:	73fb      	strb	r3, [r7, #15]
 8013568:	e001      	b.n	801356e <tcp_process_refused_data+0xb6>
 801356a:	2300      	movs	r3, #0
 801356c:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801356e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013572:	f113 0f0d 	cmn.w	r3, #13
 8013576:	d110      	bne.n	801359a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8013578:	f06f 030c 	mvn.w	r3, #12
 801357c:	e00e      	b.n	801359c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801357e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013582:	f113 0f0d 	cmn.w	r3, #13
 8013586:	d102      	bne.n	801358e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8013588:	f06f 030c 	mvn.w	r3, #12
 801358c:	e006      	b.n	801359c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	68ba      	ldr	r2, [r7, #8]
 8013592:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8013594:	f06f 0304 	mvn.w	r3, #4
 8013598:	e000      	b.n	801359c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 801359a:	2300      	movs	r3, #0
}
 801359c:	4618      	mov	r0, r3
 801359e:	3714      	adds	r7, #20
 80135a0:	46bd      	mov	sp, r7
 80135a2:	bd90      	pop	{r4, r7, pc}
 80135a4:	0801e2ac 	.word	0x0801e2ac
 80135a8:	0801e7bc 	.word	0x0801e7bc
 80135ac:	0801e2f0 	.word	0x0801e2f0

080135b0 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80135b0:	b580      	push	{r7, lr}
 80135b2:	b084      	sub	sp, #16
 80135b4:	af00      	add	r7, sp, #0
 80135b6:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80135b8:	e007      	b.n	80135ca <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	681b      	ldr	r3, [r3, #0]
 80135be:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80135c0:	6878      	ldr	r0, [r7, #4]
 80135c2:	f000 f80a 	bl	80135da <tcp_seg_free>
    seg = next;
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d1f4      	bne.n	80135ba <tcp_segs_free+0xa>
  }
}
 80135d0:	bf00      	nop
 80135d2:	bf00      	nop
 80135d4:	3710      	adds	r7, #16
 80135d6:	46bd      	mov	sp, r7
 80135d8:	bd80      	pop	{r7, pc}

080135da <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80135da:	b580      	push	{r7, lr}
 80135dc:	b082      	sub	sp, #8
 80135de:	af00      	add	r7, sp, #0
 80135e0:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80135e2:	687b      	ldr	r3, [r7, #4]
 80135e4:	2b00      	cmp	r3, #0
 80135e6:	d00c      	beq.n	8013602 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	685b      	ldr	r3, [r3, #4]
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d004      	beq.n	80135fa <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	685b      	ldr	r3, [r3, #4]
 80135f4:	4618      	mov	r0, r3
 80135f6:	f7fe fc37 	bl	8011e68 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80135fa:	6879      	ldr	r1, [r7, #4]
 80135fc:	2003      	movs	r0, #3
 80135fe:	f7fd fd5d 	bl	80110bc <memp_free>
  }
}
 8013602:	bf00      	nop
 8013604:	3708      	adds	r7, #8
 8013606:	46bd      	mov	sp, r7
 8013608:	bd80      	pop	{r7, pc}
	...

0801360c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 801360c:	b580      	push	{r7, lr}
 801360e:	b084      	sub	sp, #16
 8013610:	af00      	add	r7, sp, #0
 8013612:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	2b00      	cmp	r3, #0
 8013618:	d106      	bne.n	8013628 <tcp_seg_copy+0x1c>
 801361a:	4b0f      	ldr	r3, [pc, #60]	; (8013658 <tcp_seg_copy+0x4c>)
 801361c:	f240 6282 	movw	r2, #1666	; 0x682
 8013620:	490e      	ldr	r1, [pc, #56]	; (801365c <tcp_seg_copy+0x50>)
 8013622:	480f      	ldr	r0, [pc, #60]	; (8013660 <tcp_seg_copy+0x54>)
 8013624:	f007 ffb6 	bl	801b594 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8013628:	2003      	movs	r0, #3
 801362a:	f7fd fcd1 	bl	8010fd0 <memp_malloc>
 801362e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	2b00      	cmp	r3, #0
 8013634:	d101      	bne.n	801363a <tcp_seg_copy+0x2e>
    return NULL;
 8013636:	2300      	movs	r3, #0
 8013638:	e00a      	b.n	8013650 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801363a:	2210      	movs	r2, #16
 801363c:	6879      	ldr	r1, [r7, #4]
 801363e:	68f8      	ldr	r0, [r7, #12]
 8013640:	f007 ff92 	bl	801b568 <memcpy>
  pbuf_ref(cseg->p);
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	685b      	ldr	r3, [r3, #4]
 8013648:	4618      	mov	r0, r3
 801364a:	f7fe fcb3 	bl	8011fb4 <pbuf_ref>
  return cseg;
 801364e:	68fb      	ldr	r3, [r7, #12]
}
 8013650:	4618      	mov	r0, r3
 8013652:	3710      	adds	r7, #16
 8013654:	46bd      	mov	sp, r7
 8013656:	bd80      	pop	{r7, pc}
 8013658:	0801e2ac 	.word	0x0801e2ac
 801365c:	0801e800 	.word	0x0801e800
 8013660:	0801e2f0 	.word	0x0801e2f0

08013664 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8013664:	b580      	push	{r7, lr}
 8013666:	b084      	sub	sp, #16
 8013668:	af00      	add	r7, sp, #0
 801366a:	60f8      	str	r0, [r7, #12]
 801366c:	60b9      	str	r1, [r7, #8]
 801366e:	607a      	str	r2, [r7, #4]
 8013670:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8013672:	68bb      	ldr	r3, [r7, #8]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d109      	bne.n	801368c <tcp_recv_null+0x28>
 8013678:	4b12      	ldr	r3, [pc, #72]	; (80136c4 <tcp_recv_null+0x60>)
 801367a:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801367e:	4912      	ldr	r1, [pc, #72]	; (80136c8 <tcp_recv_null+0x64>)
 8013680:	4812      	ldr	r0, [pc, #72]	; (80136cc <tcp_recv_null+0x68>)
 8013682:	f007 ff87 	bl	801b594 <iprintf>
 8013686:	f06f 030f 	mvn.w	r3, #15
 801368a:	e016      	b.n	80136ba <tcp_recv_null+0x56>

  if (p != NULL) {
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	2b00      	cmp	r3, #0
 8013690:	d009      	beq.n	80136a6 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	891b      	ldrh	r3, [r3, #8]
 8013696:	4619      	mov	r1, r3
 8013698:	68b8      	ldr	r0, [r7, #8]
 801369a:	f7ff fad3 	bl	8012c44 <tcp_recved>
    pbuf_free(p);
 801369e:	6878      	ldr	r0, [r7, #4]
 80136a0:	f7fe fbe2 	bl	8011e68 <pbuf_free>
 80136a4:	e008      	b.n	80136b8 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80136a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d104      	bne.n	80136b8 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80136ae:	68b8      	ldr	r0, [r7, #8]
 80136b0:	f7ff f884 	bl	80127bc <tcp_close>
 80136b4:	4603      	mov	r3, r0
 80136b6:	e000      	b.n	80136ba <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80136b8:	2300      	movs	r3, #0
}
 80136ba:	4618      	mov	r0, r3
 80136bc:	3710      	adds	r7, #16
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}
 80136c2:	bf00      	nop
 80136c4:	0801e2ac 	.word	0x0801e2ac
 80136c8:	0801e81c 	.word	0x0801e81c
 80136cc:	0801e2f0 	.word	0x0801e2f0

080136d0 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80136d0:	b580      	push	{r7, lr}
 80136d2:	b086      	sub	sp, #24
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	4603      	mov	r3, r0
 80136d8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80136da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	db01      	blt.n	80136e6 <tcp_kill_prio+0x16>
 80136e2:	79fb      	ldrb	r3, [r7, #7]
 80136e4:	e000      	b.n	80136e8 <tcp_kill_prio+0x18>
 80136e6:	237f      	movs	r3, #127	; 0x7f
 80136e8:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80136ea:	7afb      	ldrb	r3, [r7, #11]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	d034      	beq.n	801375a <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80136f0:	7afb      	ldrb	r3, [r7, #11]
 80136f2:	3b01      	subs	r3, #1
 80136f4:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80136f6:	2300      	movs	r3, #0
 80136f8:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80136fa:	2300      	movs	r3, #0
 80136fc:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80136fe:	4b19      	ldr	r3, [pc, #100]	; (8013764 <tcp_kill_prio+0x94>)
 8013700:	681b      	ldr	r3, [r3, #0]
 8013702:	617b      	str	r3, [r7, #20]
 8013704:	e01f      	b.n	8013746 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8013706:	697b      	ldr	r3, [r7, #20]
 8013708:	7d5b      	ldrb	r3, [r3, #21]
 801370a:	7afa      	ldrb	r2, [r7, #11]
 801370c:	429a      	cmp	r2, r3
 801370e:	d80c      	bhi.n	801372a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8013710:	697b      	ldr	r3, [r7, #20]
 8013712:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8013714:	7afa      	ldrb	r2, [r7, #11]
 8013716:	429a      	cmp	r2, r3
 8013718:	d112      	bne.n	8013740 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801371a:	4b13      	ldr	r3, [pc, #76]	; (8013768 <tcp_kill_prio+0x98>)
 801371c:	681a      	ldr	r2, [r3, #0]
 801371e:	697b      	ldr	r3, [r7, #20]
 8013720:	6a1b      	ldr	r3, [r3, #32]
 8013722:	1ad3      	subs	r3, r2, r3
 8013724:	68fa      	ldr	r2, [r7, #12]
 8013726:	429a      	cmp	r2, r3
 8013728:	d80a      	bhi.n	8013740 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801372a:	4b0f      	ldr	r3, [pc, #60]	; (8013768 <tcp_kill_prio+0x98>)
 801372c:	681a      	ldr	r2, [r3, #0]
 801372e:	697b      	ldr	r3, [r7, #20]
 8013730:	6a1b      	ldr	r3, [r3, #32]
 8013732:	1ad3      	subs	r3, r2, r3
 8013734:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8013736:	697b      	ldr	r3, [r7, #20]
 8013738:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801373a:	697b      	ldr	r3, [r7, #20]
 801373c:	7d5b      	ldrb	r3, [r3, #21]
 801373e:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013740:	697b      	ldr	r3, [r7, #20]
 8013742:	68db      	ldr	r3, [r3, #12]
 8013744:	617b      	str	r3, [r7, #20]
 8013746:	697b      	ldr	r3, [r7, #20]
 8013748:	2b00      	cmp	r3, #0
 801374a:	d1dc      	bne.n	8013706 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 801374c:	693b      	ldr	r3, [r7, #16]
 801374e:	2b00      	cmp	r3, #0
 8013750:	d004      	beq.n	801375c <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8013752:	6938      	ldr	r0, [r7, #16]
 8013754:	f7ff f978 	bl	8012a48 <tcp_abort>
 8013758:	e000      	b.n	801375c <tcp_kill_prio+0x8c>
    return;
 801375a:	bf00      	nop
  }
}
 801375c:	3718      	adds	r7, #24
 801375e:	46bd      	mov	sp, r7
 8013760:	bd80      	pop	{r7, pc}
 8013762:	bf00      	nop
 8013764:	20011094 	.word	0x20011094
 8013768:	20011088 	.word	0x20011088

0801376c <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 801376c:	b580      	push	{r7, lr}
 801376e:	b086      	sub	sp, #24
 8013770:	af00      	add	r7, sp, #0
 8013772:	4603      	mov	r3, r0
 8013774:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8013776:	79fb      	ldrb	r3, [r7, #7]
 8013778:	2b08      	cmp	r3, #8
 801377a:	d009      	beq.n	8013790 <tcp_kill_state+0x24>
 801377c:	79fb      	ldrb	r3, [r7, #7]
 801377e:	2b09      	cmp	r3, #9
 8013780:	d006      	beq.n	8013790 <tcp_kill_state+0x24>
 8013782:	4b1a      	ldr	r3, [pc, #104]	; (80137ec <tcp_kill_state+0x80>)
 8013784:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8013788:	4919      	ldr	r1, [pc, #100]	; (80137f0 <tcp_kill_state+0x84>)
 801378a:	481a      	ldr	r0, [pc, #104]	; (80137f4 <tcp_kill_state+0x88>)
 801378c:	f007 ff02 	bl	801b594 <iprintf>

  inactivity = 0;
 8013790:	2300      	movs	r3, #0
 8013792:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8013794:	2300      	movs	r3, #0
 8013796:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013798:	4b17      	ldr	r3, [pc, #92]	; (80137f8 <tcp_kill_state+0x8c>)
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	617b      	str	r3, [r7, #20]
 801379e:	e017      	b.n	80137d0 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80137a0:	697b      	ldr	r3, [r7, #20]
 80137a2:	7d1b      	ldrb	r3, [r3, #20]
 80137a4:	79fa      	ldrb	r2, [r7, #7]
 80137a6:	429a      	cmp	r2, r3
 80137a8:	d10f      	bne.n	80137ca <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80137aa:	4b14      	ldr	r3, [pc, #80]	; (80137fc <tcp_kill_state+0x90>)
 80137ac:	681a      	ldr	r2, [r3, #0]
 80137ae:	697b      	ldr	r3, [r7, #20]
 80137b0:	6a1b      	ldr	r3, [r3, #32]
 80137b2:	1ad3      	subs	r3, r2, r3
 80137b4:	68fa      	ldr	r2, [r7, #12]
 80137b6:	429a      	cmp	r2, r3
 80137b8:	d807      	bhi.n	80137ca <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80137ba:	4b10      	ldr	r3, [pc, #64]	; (80137fc <tcp_kill_state+0x90>)
 80137bc:	681a      	ldr	r2, [r3, #0]
 80137be:	697b      	ldr	r3, [r7, #20]
 80137c0:	6a1b      	ldr	r3, [r3, #32]
 80137c2:	1ad3      	subs	r3, r2, r3
 80137c4:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80137c6:	697b      	ldr	r3, [r7, #20]
 80137c8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80137ca:	697b      	ldr	r3, [r7, #20]
 80137cc:	68db      	ldr	r3, [r3, #12]
 80137ce:	617b      	str	r3, [r7, #20]
 80137d0:	697b      	ldr	r3, [r7, #20]
 80137d2:	2b00      	cmp	r3, #0
 80137d4:	d1e4      	bne.n	80137a0 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80137d6:	693b      	ldr	r3, [r7, #16]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d003      	beq.n	80137e4 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80137dc:	2100      	movs	r1, #0
 80137de:	6938      	ldr	r0, [r7, #16]
 80137e0:	f7ff f874 	bl	80128cc <tcp_abandon>
  }
}
 80137e4:	bf00      	nop
 80137e6:	3718      	adds	r7, #24
 80137e8:	46bd      	mov	sp, r7
 80137ea:	bd80      	pop	{r7, pc}
 80137ec:	0801e2ac 	.word	0x0801e2ac
 80137f0:	0801e838 	.word	0x0801e838
 80137f4:	0801e2f0 	.word	0x0801e2f0
 80137f8:	20011094 	.word	0x20011094
 80137fc:	20011088 	.word	0x20011088

08013800 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8013800:	b580      	push	{r7, lr}
 8013802:	b084      	sub	sp, #16
 8013804:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8013806:	2300      	movs	r3, #0
 8013808:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801380a:	2300      	movs	r3, #0
 801380c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801380e:	4b12      	ldr	r3, [pc, #72]	; (8013858 <tcp_kill_timewait+0x58>)
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	60fb      	str	r3, [r7, #12]
 8013814:	e012      	b.n	801383c <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8013816:	4b11      	ldr	r3, [pc, #68]	; (801385c <tcp_kill_timewait+0x5c>)
 8013818:	681a      	ldr	r2, [r3, #0]
 801381a:	68fb      	ldr	r3, [r7, #12]
 801381c:	6a1b      	ldr	r3, [r3, #32]
 801381e:	1ad3      	subs	r3, r2, r3
 8013820:	687a      	ldr	r2, [r7, #4]
 8013822:	429a      	cmp	r2, r3
 8013824:	d807      	bhi.n	8013836 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8013826:	4b0d      	ldr	r3, [pc, #52]	; (801385c <tcp_kill_timewait+0x5c>)
 8013828:	681a      	ldr	r2, [r3, #0]
 801382a:	68fb      	ldr	r3, [r7, #12]
 801382c:	6a1b      	ldr	r3, [r3, #32]
 801382e:	1ad3      	subs	r3, r2, r3
 8013830:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8013832:	68fb      	ldr	r3, [r7, #12]
 8013834:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013836:	68fb      	ldr	r3, [r7, #12]
 8013838:	68db      	ldr	r3, [r3, #12]
 801383a:	60fb      	str	r3, [r7, #12]
 801383c:	68fb      	ldr	r3, [r7, #12]
 801383e:	2b00      	cmp	r3, #0
 8013840:	d1e9      	bne.n	8013816 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8013842:	68bb      	ldr	r3, [r7, #8]
 8013844:	2b00      	cmp	r3, #0
 8013846:	d002      	beq.n	801384e <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8013848:	68b8      	ldr	r0, [r7, #8]
 801384a:	f7ff f8fd 	bl	8012a48 <tcp_abort>
  }
}
 801384e:	bf00      	nop
 8013850:	3710      	adds	r7, #16
 8013852:	46bd      	mov	sp, r7
 8013854:	bd80      	pop	{r7, pc}
 8013856:	bf00      	nop
 8013858:	20011098 	.word	0x20011098
 801385c:	20011088 	.word	0x20011088

08013860 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8013860:	b580      	push	{r7, lr}
 8013862:	b082      	sub	sp, #8
 8013864:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8013866:	4b10      	ldr	r3, [pc, #64]	; (80138a8 <tcp_handle_closepend+0x48>)
 8013868:	681b      	ldr	r3, [r3, #0]
 801386a:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 801386c:	e014      	b.n	8013898 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	68db      	ldr	r3, [r3, #12]
 8013872:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	8b5b      	ldrh	r3, [r3, #26]
 8013878:	f003 0308 	and.w	r3, r3, #8
 801387c:	2b00      	cmp	r3, #0
 801387e:	d009      	beq.n	8013894 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	8b5b      	ldrh	r3, [r3, #26]
 8013884:	f023 0308 	bic.w	r3, r3, #8
 8013888:	b29a      	uxth	r2, r3
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801388e:	6878      	ldr	r0, [r7, #4]
 8013890:	f7fe ff2a 	bl	80126e8 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8013894:	683b      	ldr	r3, [r7, #0]
 8013896:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	2b00      	cmp	r3, #0
 801389c:	d1e7      	bne.n	801386e <tcp_handle_closepend+0xe>
  }
}
 801389e:	bf00      	nop
 80138a0:	bf00      	nop
 80138a2:	3708      	adds	r7, #8
 80138a4:	46bd      	mov	sp, r7
 80138a6:	bd80      	pop	{r7, pc}
 80138a8:	20011094 	.word	0x20011094

080138ac <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80138ac:	b580      	push	{r7, lr}
 80138ae:	b084      	sub	sp, #16
 80138b0:	af00      	add	r7, sp, #0
 80138b2:	4603      	mov	r3, r0
 80138b4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80138b6:	2001      	movs	r0, #1
 80138b8:	f7fd fb8a 	bl	8010fd0 <memp_malloc>
 80138bc:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d126      	bne.n	8013912 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80138c4:	f7ff ffcc 	bl	8013860 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80138c8:	f7ff ff9a 	bl	8013800 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80138cc:	2001      	movs	r0, #1
 80138ce:	f7fd fb7f 	bl	8010fd0 <memp_malloc>
 80138d2:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	d11b      	bne.n	8013912 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80138da:	2009      	movs	r0, #9
 80138dc:	f7ff ff46 	bl	801376c <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80138e0:	2001      	movs	r0, #1
 80138e2:	f7fd fb75 	bl	8010fd0 <memp_malloc>
 80138e6:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d111      	bne.n	8013912 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80138ee:	2008      	movs	r0, #8
 80138f0:	f7ff ff3c 	bl	801376c <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80138f4:	2001      	movs	r0, #1
 80138f6:	f7fd fb6b 	bl	8010fd0 <memp_malloc>
 80138fa:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	2b00      	cmp	r3, #0
 8013900:	d107      	bne.n	8013912 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8013902:	79fb      	ldrb	r3, [r7, #7]
 8013904:	4618      	mov	r0, r3
 8013906:	f7ff fee3 	bl	80136d0 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801390a:	2001      	movs	r0, #1
 801390c:	f7fd fb60 	bl	8010fd0 <memp_malloc>
 8013910:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	2b00      	cmp	r3, #0
 8013916:	d03f      	beq.n	8013998 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8013918:	229c      	movs	r2, #156	; 0x9c
 801391a:	2100      	movs	r1, #0
 801391c:	68f8      	ldr	r0, [r7, #12]
 801391e:	f007 fe31 	bl	801b584 <memset>
    pcb->prio = prio;
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	79fa      	ldrb	r2, [r7, #7]
 8013926:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8013928:	68fb      	ldr	r3, [r7, #12]
 801392a:	f44f 6286 	mov.w	r2, #1072	; 0x430
 801392e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8013932:	68fb      	ldr	r3, [r7, #12]
 8013934:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8013938:	855a      	strh	r2, [r3, #42]	; 0x2a
 801393a:	68fb      	ldr	r3, [r7, #12]
 801393c:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8013942:	68fb      	ldr	r3, [r7, #12]
 8013944:	22ff      	movs	r2, #255	; 0xff
 8013946:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8013948:	68fb      	ldr	r3, [r7, #12]
 801394a:	f44f 7206 	mov.w	r2, #536	; 0x218
 801394e:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	2206      	movs	r2, #6
 8013954:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	2206      	movs	r2, #6
 801395c:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013964:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8013966:	68fb      	ldr	r3, [r7, #12]
 8013968:	2201      	movs	r2, #1
 801396a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 801396e:	4b0d      	ldr	r3, [pc, #52]	; (80139a4 <tcp_alloc+0xf8>)
 8013970:	681a      	ldr	r2, [r3, #0]
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8013976:	4b0c      	ldr	r3, [pc, #48]	; (80139a8 <tcp_alloc+0xfc>)
 8013978:	781a      	ldrb	r2, [r3, #0]
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8013984:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	4a08      	ldr	r2, [pc, #32]	; (80139ac <tcp_alloc+0x100>)
 801398c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	4a07      	ldr	r2, [pc, #28]	; (80139b0 <tcp_alloc+0x104>)
 8013994:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8013998:	68fb      	ldr	r3, [r7, #12]
}
 801399a:	4618      	mov	r0, r3
 801399c:	3710      	adds	r7, #16
 801399e:	46bd      	mov	sp, r7
 80139a0:	bd80      	pop	{r7, pc}
 80139a2:	bf00      	nop
 80139a4:	20011088 	.word	0x20011088
 80139a8:	2001109e 	.word	0x2001109e
 80139ac:	08013665 	.word	0x08013665
 80139b0:	006ddd00 	.word	0x006ddd00

080139b4 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80139b4:	b580      	push	{r7, lr}
 80139b6:	b084      	sub	sp, #16
 80139b8:	af00      	add	r7, sp, #0
 80139ba:	4603      	mov	r3, r0
 80139bc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80139be:	2040      	movs	r0, #64	; 0x40
 80139c0:	f7ff ff74 	bl	80138ac <tcp_alloc>
 80139c4:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80139c6:	68fb      	ldr	r3, [r7, #12]
}
 80139c8:	4618      	mov	r0, r3
 80139ca:	3710      	adds	r7, #16
 80139cc:	46bd      	mov	sp, r7
 80139ce:	bd80      	pop	{r7, pc}

080139d0 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80139d0:	b480      	push	{r7}
 80139d2:	b083      	sub	sp, #12
 80139d4:	af00      	add	r7, sp, #0
 80139d6:	6078      	str	r0, [r7, #4]
 80139d8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d002      	beq.n	80139e6 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80139e0:	687b      	ldr	r3, [r7, #4]
 80139e2:	683a      	ldr	r2, [r7, #0]
 80139e4:	611a      	str	r2, [r3, #16]
  }
}
 80139e6:	bf00      	nop
 80139e8:	370c      	adds	r7, #12
 80139ea:	46bd      	mov	sp, r7
 80139ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139f0:	4770      	bx	lr
	...

080139f4 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 80139f4:	b580      	push	{r7, lr}
 80139f6:	b082      	sub	sp, #8
 80139f8:	af00      	add	r7, sp, #0
 80139fa:	6078      	str	r0, [r7, #4]
 80139fc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	d00e      	beq.n	8013a22 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	7d1b      	ldrb	r3, [r3, #20]
 8013a08:	2b01      	cmp	r3, #1
 8013a0a:	d106      	bne.n	8013a1a <tcp_recv+0x26>
 8013a0c:	4b07      	ldr	r3, [pc, #28]	; (8013a2c <tcp_recv+0x38>)
 8013a0e:	f240 72df 	movw	r2, #2015	; 0x7df
 8013a12:	4907      	ldr	r1, [pc, #28]	; (8013a30 <tcp_recv+0x3c>)
 8013a14:	4807      	ldr	r0, [pc, #28]	; (8013a34 <tcp_recv+0x40>)
 8013a16:	f007 fdbd 	bl	801b594 <iprintf>
    pcb->recv = recv;
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	683a      	ldr	r2, [r7, #0]
 8013a1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8013a22:	bf00      	nop
 8013a24:	3708      	adds	r7, #8
 8013a26:	46bd      	mov	sp, r7
 8013a28:	bd80      	pop	{r7, pc}
 8013a2a:	bf00      	nop
 8013a2c:	0801e2ac 	.word	0x0801e2ac
 8013a30:	0801e848 	.word	0x0801e848
 8013a34:	0801e2f0 	.word	0x0801e2f0

08013a38 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8013a38:	b580      	push	{r7, lr}
 8013a3a:	b082      	sub	sp, #8
 8013a3c:	af00      	add	r7, sp, #0
 8013a3e:	6078      	str	r0, [r7, #4]
 8013a40:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	2b00      	cmp	r3, #0
 8013a46:	d00e      	beq.n	8013a66 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8013a48:	687b      	ldr	r3, [r7, #4]
 8013a4a:	7d1b      	ldrb	r3, [r3, #20]
 8013a4c:	2b01      	cmp	r3, #1
 8013a4e:	d106      	bne.n	8013a5e <tcp_sent+0x26>
 8013a50:	4b07      	ldr	r3, [pc, #28]	; (8013a70 <tcp_sent+0x38>)
 8013a52:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8013a56:	4907      	ldr	r1, [pc, #28]	; (8013a74 <tcp_sent+0x3c>)
 8013a58:	4807      	ldr	r0, [pc, #28]	; (8013a78 <tcp_sent+0x40>)
 8013a5a:	f007 fd9b 	bl	801b594 <iprintf>
    pcb->sent = sent;
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	683a      	ldr	r2, [r7, #0]
 8013a62:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8013a66:	bf00      	nop
 8013a68:	3708      	adds	r7, #8
 8013a6a:	46bd      	mov	sp, r7
 8013a6c:	bd80      	pop	{r7, pc}
 8013a6e:	bf00      	nop
 8013a70:	0801e2ac 	.word	0x0801e2ac
 8013a74:	0801e870 	.word	0x0801e870
 8013a78:	0801e2f0 	.word	0x0801e2f0

08013a7c <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8013a7c:	b580      	push	{r7, lr}
 8013a7e:	b082      	sub	sp, #8
 8013a80:	af00      	add	r7, sp, #0
 8013a82:	6078      	str	r0, [r7, #4]
 8013a84:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d00e      	beq.n	8013aaa <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	7d1b      	ldrb	r3, [r3, #20]
 8013a90:	2b01      	cmp	r3, #1
 8013a92:	d106      	bne.n	8013aa2 <tcp_err+0x26>
 8013a94:	4b07      	ldr	r3, [pc, #28]	; (8013ab4 <tcp_err+0x38>)
 8013a96:	f640 020d 	movw	r2, #2061	; 0x80d
 8013a9a:	4907      	ldr	r1, [pc, #28]	; (8013ab8 <tcp_err+0x3c>)
 8013a9c:	4807      	ldr	r0, [pc, #28]	; (8013abc <tcp_err+0x40>)
 8013a9e:	f007 fd79 	bl	801b594 <iprintf>
    pcb->errf = err;
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	683a      	ldr	r2, [r7, #0]
 8013aa6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 8013aaa:	bf00      	nop
 8013aac:	3708      	adds	r7, #8
 8013aae:	46bd      	mov	sp, r7
 8013ab0:	bd80      	pop	{r7, pc}
 8013ab2:	bf00      	nop
 8013ab4:	0801e2ac 	.word	0x0801e2ac
 8013ab8:	0801e898 	.word	0x0801e898
 8013abc:	0801e2f0 	.word	0x0801e2f0

08013ac0 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8013ac0:	b480      	push	{r7}
 8013ac2:	b085      	sub	sp, #20
 8013ac4:	af00      	add	r7, sp, #0
 8013ac6:	6078      	str	r0, [r7, #4]
 8013ac8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	2b00      	cmp	r3, #0
 8013ace:	d008      	beq.n	8013ae2 <tcp_accept+0x22>
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	7d1b      	ldrb	r3, [r3, #20]
 8013ad4:	2b01      	cmp	r3, #1
 8013ad6:	d104      	bne.n	8013ae2 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8013adc:	68fb      	ldr	r3, [r7, #12]
 8013ade:	683a      	ldr	r2, [r7, #0]
 8013ae0:	619a      	str	r2, [r3, #24]
  }
}
 8013ae2:	bf00      	nop
 8013ae4:	3714      	adds	r7, #20
 8013ae6:	46bd      	mov	sp, r7
 8013ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aec:	4770      	bx	lr
	...

08013af0 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8013af0:	b580      	push	{r7, lr}
 8013af2:	b084      	sub	sp, #16
 8013af4:	af00      	add	r7, sp, #0
 8013af6:	60f8      	str	r0, [r7, #12]
 8013af8:	60b9      	str	r1, [r7, #8]
 8013afa:	4613      	mov	r3, r2
 8013afc:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8013afe:	68fb      	ldr	r3, [r7, #12]
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	d107      	bne.n	8013b14 <tcp_poll+0x24>
 8013b04:	4b0e      	ldr	r3, [pc, #56]	; (8013b40 <tcp_poll+0x50>)
 8013b06:	f640 023d 	movw	r2, #2109	; 0x83d
 8013b0a:	490e      	ldr	r1, [pc, #56]	; (8013b44 <tcp_poll+0x54>)
 8013b0c:	480e      	ldr	r0, [pc, #56]	; (8013b48 <tcp_poll+0x58>)
 8013b0e:	f007 fd41 	bl	801b594 <iprintf>
 8013b12:	e011      	b.n	8013b38 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8013b14:	68fb      	ldr	r3, [r7, #12]
 8013b16:	7d1b      	ldrb	r3, [r3, #20]
 8013b18:	2b01      	cmp	r3, #1
 8013b1a:	d106      	bne.n	8013b2a <tcp_poll+0x3a>
 8013b1c:	4b08      	ldr	r3, [pc, #32]	; (8013b40 <tcp_poll+0x50>)
 8013b1e:	f640 023e 	movw	r2, #2110	; 0x83e
 8013b22:	490a      	ldr	r1, [pc, #40]	; (8013b4c <tcp_poll+0x5c>)
 8013b24:	4808      	ldr	r0, [pc, #32]	; (8013b48 <tcp_poll+0x58>)
 8013b26:	f007 fd35 	bl	801b594 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	68ba      	ldr	r2, [r7, #8]
 8013b2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	79fa      	ldrb	r2, [r7, #7]
 8013b36:	775a      	strb	r2, [r3, #29]
}
 8013b38:	3710      	adds	r7, #16
 8013b3a:	46bd      	mov	sp, r7
 8013b3c:	bd80      	pop	{r7, pc}
 8013b3e:	bf00      	nop
 8013b40:	0801e2ac 	.word	0x0801e2ac
 8013b44:	0801e8c0 	.word	0x0801e8c0
 8013b48:	0801e2f0 	.word	0x0801e2f0
 8013b4c:	0801e8d8 	.word	0x0801e8d8

08013b50 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8013b50:	b580      	push	{r7, lr}
 8013b52:	b082      	sub	sp, #8
 8013b54:	af00      	add	r7, sp, #0
 8013b56:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d107      	bne.n	8013b6e <tcp_pcb_purge+0x1e>
 8013b5e:	4b21      	ldr	r3, [pc, #132]	; (8013be4 <tcp_pcb_purge+0x94>)
 8013b60:	f640 0251 	movw	r2, #2129	; 0x851
 8013b64:	4920      	ldr	r1, [pc, #128]	; (8013be8 <tcp_pcb_purge+0x98>)
 8013b66:	4821      	ldr	r0, [pc, #132]	; (8013bec <tcp_pcb_purge+0x9c>)
 8013b68:	f007 fd14 	bl	801b594 <iprintf>
 8013b6c:	e037      	b.n	8013bde <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8013b6e:	687b      	ldr	r3, [r7, #4]
 8013b70:	7d1b      	ldrb	r3, [r3, #20]
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d033      	beq.n	8013bde <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8013b7a:	2b0a      	cmp	r3, #10
 8013b7c:	d02f      	beq.n	8013bde <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8013b82:	2b01      	cmp	r3, #1
 8013b84:	d02b      	beq.n	8013bde <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013b8a:	2b00      	cmp	r3, #0
 8013b8c:	d007      	beq.n	8013b9e <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013b92:	4618      	mov	r0, r3
 8013b94:	f7fe f968 	bl	8011e68 <pbuf_free>
      pcb->refused_data = NULL;
 8013b98:	687b      	ldr	r3, [r7, #4]
 8013b9a:	2200      	movs	r2, #0
 8013b9c:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	d002      	beq.n	8013bac <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8013ba6:	6878      	ldr	r0, [r7, #4]
 8013ba8:	f000 f986 	bl	8013eb8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013bb2:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013bb8:	4618      	mov	r0, r3
 8013bba:	f7ff fcf9 	bl	80135b0 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013bc2:	4618      	mov	r0, r3
 8013bc4:	f7ff fcf4 	bl	80135b0 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	2200      	movs	r2, #0
 8013bcc:	66da      	str	r2, [r3, #108]	; 0x6c
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8013bd2:	687b      	ldr	r3, [r7, #4]
 8013bd4:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	2200      	movs	r2, #0
 8013bda:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8013bde:	3708      	adds	r7, #8
 8013be0:	46bd      	mov	sp, r7
 8013be2:	bd80      	pop	{r7, pc}
 8013be4:	0801e2ac 	.word	0x0801e2ac
 8013be8:	0801e8f8 	.word	0x0801e8f8
 8013bec:	0801e2f0 	.word	0x0801e2f0

08013bf0 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8013bf0:	b580      	push	{r7, lr}
 8013bf2:	b084      	sub	sp, #16
 8013bf4:	af00      	add	r7, sp, #0
 8013bf6:	6078      	str	r0, [r7, #4]
 8013bf8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8013bfa:	683b      	ldr	r3, [r7, #0]
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d106      	bne.n	8013c0e <tcp_pcb_remove+0x1e>
 8013c00:	4b3e      	ldr	r3, [pc, #248]	; (8013cfc <tcp_pcb_remove+0x10c>)
 8013c02:	f640 0283 	movw	r2, #2179	; 0x883
 8013c06:	493e      	ldr	r1, [pc, #248]	; (8013d00 <tcp_pcb_remove+0x110>)
 8013c08:	483e      	ldr	r0, [pc, #248]	; (8013d04 <tcp_pcb_remove+0x114>)
 8013c0a:	f007 fcc3 	bl	801b594 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d106      	bne.n	8013c22 <tcp_pcb_remove+0x32>
 8013c14:	4b39      	ldr	r3, [pc, #228]	; (8013cfc <tcp_pcb_remove+0x10c>)
 8013c16:	f640 0284 	movw	r2, #2180	; 0x884
 8013c1a:	493b      	ldr	r1, [pc, #236]	; (8013d08 <tcp_pcb_remove+0x118>)
 8013c1c:	4839      	ldr	r0, [pc, #228]	; (8013d04 <tcp_pcb_remove+0x114>)
 8013c1e:	f007 fcb9 	bl	801b594 <iprintf>

  TCP_RMV(pcblist, pcb);
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	683a      	ldr	r2, [r7, #0]
 8013c28:	429a      	cmp	r2, r3
 8013c2a:	d105      	bne.n	8013c38 <tcp_pcb_remove+0x48>
 8013c2c:	687b      	ldr	r3, [r7, #4]
 8013c2e:	681b      	ldr	r3, [r3, #0]
 8013c30:	68da      	ldr	r2, [r3, #12]
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	601a      	str	r2, [r3, #0]
 8013c36:	e013      	b.n	8013c60 <tcp_pcb_remove+0x70>
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	681b      	ldr	r3, [r3, #0]
 8013c3c:	60fb      	str	r3, [r7, #12]
 8013c3e:	e00c      	b.n	8013c5a <tcp_pcb_remove+0x6a>
 8013c40:	68fb      	ldr	r3, [r7, #12]
 8013c42:	68db      	ldr	r3, [r3, #12]
 8013c44:	683a      	ldr	r2, [r7, #0]
 8013c46:	429a      	cmp	r2, r3
 8013c48:	d104      	bne.n	8013c54 <tcp_pcb_remove+0x64>
 8013c4a:	683b      	ldr	r3, [r7, #0]
 8013c4c:	68da      	ldr	r2, [r3, #12]
 8013c4e:	68fb      	ldr	r3, [r7, #12]
 8013c50:	60da      	str	r2, [r3, #12]
 8013c52:	e005      	b.n	8013c60 <tcp_pcb_remove+0x70>
 8013c54:	68fb      	ldr	r3, [r7, #12]
 8013c56:	68db      	ldr	r3, [r3, #12]
 8013c58:	60fb      	str	r3, [r7, #12]
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	2b00      	cmp	r3, #0
 8013c5e:	d1ef      	bne.n	8013c40 <tcp_pcb_remove+0x50>
 8013c60:	683b      	ldr	r3, [r7, #0]
 8013c62:	2200      	movs	r2, #0
 8013c64:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8013c66:	6838      	ldr	r0, [r7, #0]
 8013c68:	f7ff ff72 	bl	8013b50 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8013c6c:	683b      	ldr	r3, [r7, #0]
 8013c6e:	7d1b      	ldrb	r3, [r3, #20]
 8013c70:	2b0a      	cmp	r3, #10
 8013c72:	d013      	beq.n	8013c9c <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8013c74:	683b      	ldr	r3, [r7, #0]
 8013c76:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8013c78:	2b01      	cmp	r3, #1
 8013c7a:	d00f      	beq.n	8013c9c <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8013c7c:	683b      	ldr	r3, [r7, #0]
 8013c7e:	8b5b      	ldrh	r3, [r3, #26]
 8013c80:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d009      	beq.n	8013c9c <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8013c88:	683b      	ldr	r3, [r7, #0]
 8013c8a:	8b5b      	ldrh	r3, [r3, #26]
 8013c8c:	f043 0302 	orr.w	r3, r3, #2
 8013c90:	b29a      	uxth	r2, r3
 8013c92:	683b      	ldr	r3, [r7, #0]
 8013c94:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013c96:	6838      	ldr	r0, [r7, #0]
 8013c98:	f003 fbc6 	bl	8017428 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8013c9c:	683b      	ldr	r3, [r7, #0]
 8013c9e:	7d1b      	ldrb	r3, [r3, #20]
 8013ca0:	2b01      	cmp	r3, #1
 8013ca2:	d020      	beq.n	8013ce6 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8013ca4:	683b      	ldr	r3, [r7, #0]
 8013ca6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d006      	beq.n	8013cba <tcp_pcb_remove+0xca>
 8013cac:	4b13      	ldr	r3, [pc, #76]	; (8013cfc <tcp_pcb_remove+0x10c>)
 8013cae:	f640 0293 	movw	r2, #2195	; 0x893
 8013cb2:	4916      	ldr	r1, [pc, #88]	; (8013d0c <tcp_pcb_remove+0x11c>)
 8013cb4:	4813      	ldr	r0, [pc, #76]	; (8013d04 <tcp_pcb_remove+0x114>)
 8013cb6:	f007 fc6d 	bl	801b594 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8013cba:	683b      	ldr	r3, [r7, #0]
 8013cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	d006      	beq.n	8013cd0 <tcp_pcb_remove+0xe0>
 8013cc2:	4b0e      	ldr	r3, [pc, #56]	; (8013cfc <tcp_pcb_remove+0x10c>)
 8013cc4:	f640 0294 	movw	r2, #2196	; 0x894
 8013cc8:	4911      	ldr	r1, [pc, #68]	; (8013d10 <tcp_pcb_remove+0x120>)
 8013cca:	480e      	ldr	r0, [pc, #56]	; (8013d04 <tcp_pcb_remove+0x114>)
 8013ccc:	f007 fc62 	bl	801b594 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8013cd0:	683b      	ldr	r3, [r7, #0]
 8013cd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	d006      	beq.n	8013ce6 <tcp_pcb_remove+0xf6>
 8013cd8:	4b08      	ldr	r3, [pc, #32]	; (8013cfc <tcp_pcb_remove+0x10c>)
 8013cda:	f640 0296 	movw	r2, #2198	; 0x896
 8013cde:	490d      	ldr	r1, [pc, #52]	; (8013d14 <tcp_pcb_remove+0x124>)
 8013ce0:	4808      	ldr	r0, [pc, #32]	; (8013d04 <tcp_pcb_remove+0x114>)
 8013ce2:	f007 fc57 	bl	801b594 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8013ce6:	683b      	ldr	r3, [r7, #0]
 8013ce8:	2200      	movs	r2, #0
 8013cea:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8013cec:	683b      	ldr	r3, [r7, #0]
 8013cee:	2200      	movs	r2, #0
 8013cf0:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8013cf2:	bf00      	nop
 8013cf4:	3710      	adds	r7, #16
 8013cf6:	46bd      	mov	sp, r7
 8013cf8:	bd80      	pop	{r7, pc}
 8013cfa:	bf00      	nop
 8013cfc:	0801e2ac 	.word	0x0801e2ac
 8013d00:	0801e914 	.word	0x0801e914
 8013d04:	0801e2f0 	.word	0x0801e2f0
 8013d08:	0801e930 	.word	0x0801e930
 8013d0c:	0801e950 	.word	0x0801e950
 8013d10:	0801e968 	.word	0x0801e968
 8013d14:	0801e984 	.word	0x0801e984

08013d18 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8013d18:	b580      	push	{r7, lr}
 8013d1a:	b082      	sub	sp, #8
 8013d1c:	af00      	add	r7, sp, #0
 8013d1e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d106      	bne.n	8013d34 <tcp_next_iss+0x1c>
 8013d26:	4b0a      	ldr	r3, [pc, #40]	; (8013d50 <tcp_next_iss+0x38>)
 8013d28:	f640 02af 	movw	r2, #2223	; 0x8af
 8013d2c:	4909      	ldr	r1, [pc, #36]	; (8013d54 <tcp_next_iss+0x3c>)
 8013d2e:	480a      	ldr	r0, [pc, #40]	; (8013d58 <tcp_next_iss+0x40>)
 8013d30:	f007 fc30 	bl	801b594 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8013d34:	4b09      	ldr	r3, [pc, #36]	; (8013d5c <tcp_next_iss+0x44>)
 8013d36:	681a      	ldr	r2, [r3, #0]
 8013d38:	4b09      	ldr	r3, [pc, #36]	; (8013d60 <tcp_next_iss+0x48>)
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	4413      	add	r3, r2
 8013d3e:	4a07      	ldr	r2, [pc, #28]	; (8013d5c <tcp_next_iss+0x44>)
 8013d40:	6013      	str	r3, [r2, #0]
  return iss;
 8013d42:	4b06      	ldr	r3, [pc, #24]	; (8013d5c <tcp_next_iss+0x44>)
 8013d44:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8013d46:	4618      	mov	r0, r3
 8013d48:	3708      	adds	r7, #8
 8013d4a:	46bd      	mov	sp, r7
 8013d4c:	bd80      	pop	{r7, pc}
 8013d4e:	bf00      	nop
 8013d50:	0801e2ac 	.word	0x0801e2ac
 8013d54:	0801e99c 	.word	0x0801e99c
 8013d58:	0801e2f0 	.word	0x0801e2f0
 8013d5c:	20000028 	.word	0x20000028
 8013d60:	20011088 	.word	0x20011088

08013d64 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b086      	sub	sp, #24
 8013d68:	af00      	add	r7, sp, #0
 8013d6a:	4603      	mov	r3, r0
 8013d6c:	60b9      	str	r1, [r7, #8]
 8013d6e:	607a      	str	r2, [r7, #4]
 8013d70:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d106      	bne.n	8013d86 <tcp_eff_send_mss_netif+0x22>
 8013d78:	4b14      	ldr	r3, [pc, #80]	; (8013dcc <tcp_eff_send_mss_netif+0x68>)
 8013d7a:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8013d7e:	4914      	ldr	r1, [pc, #80]	; (8013dd0 <tcp_eff_send_mss_netif+0x6c>)
 8013d80:	4814      	ldr	r0, [pc, #80]	; (8013dd4 <tcp_eff_send_mss_netif+0x70>)
 8013d82:	f007 fc07 	bl	801b594 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8013d86:	68bb      	ldr	r3, [r7, #8]
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	d101      	bne.n	8013d90 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8013d8c:	89fb      	ldrh	r3, [r7, #14]
 8013d8e:	e019      	b.n	8013dc4 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8013d90:	68bb      	ldr	r3, [r7, #8]
 8013d92:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013d94:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8013d96:	8afb      	ldrh	r3, [r7, #22]
 8013d98:	2b00      	cmp	r3, #0
 8013d9a:	d012      	beq.n	8013dc2 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8013d9c:	2328      	movs	r3, #40	; 0x28
 8013d9e:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8013da0:	8afa      	ldrh	r2, [r7, #22]
 8013da2:	8abb      	ldrh	r3, [r7, #20]
 8013da4:	429a      	cmp	r2, r3
 8013da6:	d904      	bls.n	8013db2 <tcp_eff_send_mss_netif+0x4e>
 8013da8:	8afa      	ldrh	r2, [r7, #22]
 8013daa:	8abb      	ldrh	r3, [r7, #20]
 8013dac:	1ad3      	subs	r3, r2, r3
 8013dae:	b29b      	uxth	r3, r3
 8013db0:	e000      	b.n	8013db4 <tcp_eff_send_mss_netif+0x50>
 8013db2:	2300      	movs	r3, #0
 8013db4:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8013db6:	8a7a      	ldrh	r2, [r7, #18]
 8013db8:	89fb      	ldrh	r3, [r7, #14]
 8013dba:	4293      	cmp	r3, r2
 8013dbc:	bf28      	it	cs
 8013dbe:	4613      	movcs	r3, r2
 8013dc0:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8013dc2:	89fb      	ldrh	r3, [r7, #14]
}
 8013dc4:	4618      	mov	r0, r3
 8013dc6:	3718      	adds	r7, #24
 8013dc8:	46bd      	mov	sp, r7
 8013dca:	bd80      	pop	{r7, pc}
 8013dcc:	0801e2ac 	.word	0x0801e2ac
 8013dd0:	0801e9b8 	.word	0x0801e9b8
 8013dd4:	0801e2f0 	.word	0x0801e2f0

08013dd8 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8013dd8:	b580      	push	{r7, lr}
 8013dda:	b084      	sub	sp, #16
 8013ddc:	af00      	add	r7, sp, #0
 8013dde:	6078      	str	r0, [r7, #4]
 8013de0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8013de2:	683b      	ldr	r3, [r7, #0]
 8013de4:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d119      	bne.n	8013e20 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013dec:	4b10      	ldr	r3, [pc, #64]	; (8013e30 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8013dee:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8013df2:	4910      	ldr	r1, [pc, #64]	; (8013e34 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8013df4:	4810      	ldr	r0, [pc, #64]	; (8013e38 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8013df6:	f007 fbcd 	bl	801b594 <iprintf>

  while (pcb != NULL) {
 8013dfa:	e011      	b.n	8013e20 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013dfc:	68fb      	ldr	r3, [r7, #12]
 8013dfe:	681a      	ldr	r2, [r3, #0]
 8013e00:	687b      	ldr	r3, [r7, #4]
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	429a      	cmp	r2, r3
 8013e06:	d108      	bne.n	8013e1a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	68db      	ldr	r3, [r3, #12]
 8013e0c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8013e0e:	68f8      	ldr	r0, [r7, #12]
 8013e10:	f7fe fe1a 	bl	8012a48 <tcp_abort>
      pcb = next;
 8013e14:	68bb      	ldr	r3, [r7, #8]
 8013e16:	60fb      	str	r3, [r7, #12]
 8013e18:	e002      	b.n	8013e20 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8013e1a:	68fb      	ldr	r3, [r7, #12]
 8013e1c:	68db      	ldr	r3, [r3, #12]
 8013e1e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d1ea      	bne.n	8013dfc <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8013e26:	bf00      	nop
 8013e28:	bf00      	nop
 8013e2a:	3710      	adds	r7, #16
 8013e2c:	46bd      	mov	sp, r7
 8013e2e:	bd80      	pop	{r7, pc}
 8013e30:	0801e2ac 	.word	0x0801e2ac
 8013e34:	0801e9e0 	.word	0x0801e9e0
 8013e38:	0801e2f0 	.word	0x0801e2f0

08013e3c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013e3c:	b580      	push	{r7, lr}
 8013e3e:	b084      	sub	sp, #16
 8013e40:	af00      	add	r7, sp, #0
 8013e42:	6078      	str	r0, [r7, #4]
 8013e44:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d02a      	beq.n	8013ea2 <tcp_netif_ip_addr_changed+0x66>
 8013e4c:	687b      	ldr	r3, [r7, #4]
 8013e4e:	681b      	ldr	r3, [r3, #0]
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d026      	beq.n	8013ea2 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8013e54:	4b15      	ldr	r3, [pc, #84]	; (8013eac <tcp_netif_ip_addr_changed+0x70>)
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	4619      	mov	r1, r3
 8013e5a:	6878      	ldr	r0, [r7, #4]
 8013e5c:	f7ff ffbc 	bl	8013dd8 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8013e60:	4b13      	ldr	r3, [pc, #76]	; (8013eb0 <tcp_netif_ip_addr_changed+0x74>)
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	4619      	mov	r1, r3
 8013e66:	6878      	ldr	r0, [r7, #4]
 8013e68:	f7ff ffb6 	bl	8013dd8 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8013e6c:	683b      	ldr	r3, [r7, #0]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d017      	beq.n	8013ea2 <tcp_netif_ip_addr_changed+0x66>
 8013e72:	683b      	ldr	r3, [r7, #0]
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d013      	beq.n	8013ea2 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013e7a:	4b0e      	ldr	r3, [pc, #56]	; (8013eb4 <tcp_netif_ip_addr_changed+0x78>)
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	60fb      	str	r3, [r7, #12]
 8013e80:	e00c      	b.n	8013e9c <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	681a      	ldr	r2, [r3, #0]
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	429a      	cmp	r2, r3
 8013e8c:	d103      	bne.n	8013e96 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8013e8e:	683b      	ldr	r3, [r7, #0]
 8013e90:	681a      	ldr	r2, [r3, #0]
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013e96:	68fb      	ldr	r3, [r7, #12]
 8013e98:	68db      	ldr	r3, [r3, #12]
 8013e9a:	60fb      	str	r3, [r7, #12]
 8013e9c:	68fb      	ldr	r3, [r7, #12]
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d1ef      	bne.n	8013e82 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8013ea2:	bf00      	nop
 8013ea4:	3710      	adds	r7, #16
 8013ea6:	46bd      	mov	sp, r7
 8013ea8:	bd80      	pop	{r7, pc}
 8013eaa:	bf00      	nop
 8013eac:	20011094 	.word	0x20011094
 8013eb0:	2001108c 	.word	0x2001108c
 8013eb4:	20011090 	.word	0x20011090

08013eb8 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8013eb8:	b580      	push	{r7, lr}
 8013eba:	b082      	sub	sp, #8
 8013ebc:	af00      	add	r7, sp, #0
 8013ebe:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013ec4:	2b00      	cmp	r3, #0
 8013ec6:	d007      	beq.n	8013ed8 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013ecc:	4618      	mov	r0, r3
 8013ece:	f7ff fb6f 	bl	80135b0 <tcp_segs_free>
    pcb->ooseq = NULL;
 8013ed2:	687b      	ldr	r3, [r7, #4]
 8013ed4:	2200      	movs	r2, #0
 8013ed6:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8013ed8:	bf00      	nop
 8013eda:	3708      	adds	r7, #8
 8013edc:	46bd      	mov	sp, r7
 8013ede:	bd80      	pop	{r7, pc}

08013ee0 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8013ee0:	b590      	push	{r4, r7, lr}
 8013ee2:	b08d      	sub	sp, #52	; 0x34
 8013ee4:	af04      	add	r7, sp, #16
 8013ee6:	6078      	str	r0, [r7, #4]
 8013ee8:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	2b00      	cmp	r3, #0
 8013eee:	d105      	bne.n	8013efc <tcp_input+0x1c>
 8013ef0:	4b9b      	ldr	r3, [pc, #620]	; (8014160 <tcp_input+0x280>)
 8013ef2:	2283      	movs	r2, #131	; 0x83
 8013ef4:	499b      	ldr	r1, [pc, #620]	; (8014164 <tcp_input+0x284>)
 8013ef6:	489c      	ldr	r0, [pc, #624]	; (8014168 <tcp_input+0x288>)
 8013ef8:	f007 fb4c 	bl	801b594 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	685b      	ldr	r3, [r3, #4]
 8013f00:	4a9a      	ldr	r2, [pc, #616]	; (801416c <tcp_input+0x28c>)
 8013f02:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8013f04:	687b      	ldr	r3, [r7, #4]
 8013f06:	895b      	ldrh	r3, [r3, #10]
 8013f08:	2b13      	cmp	r3, #19
 8013f0a:	f240 83d1 	bls.w	80146b0 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013f0e:	4b98      	ldr	r3, [pc, #608]	; (8014170 <tcp_input+0x290>)
 8013f10:	695b      	ldr	r3, [r3, #20]
 8013f12:	4a97      	ldr	r2, [pc, #604]	; (8014170 <tcp_input+0x290>)
 8013f14:	6812      	ldr	r2, [r2, #0]
 8013f16:	4611      	mov	r1, r2
 8013f18:	4618      	mov	r0, r3
 8013f1a:	f006 f9e5 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 8013f1e:	4603      	mov	r3, r0
 8013f20:	2b00      	cmp	r3, #0
 8013f22:	f040 83c7 	bne.w	80146b4 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8013f26:	4b92      	ldr	r3, [pc, #584]	; (8014170 <tcp_input+0x290>)
 8013f28:	695b      	ldr	r3, [r3, #20]
 8013f2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013f2e:	2be0      	cmp	r3, #224	; 0xe0
 8013f30:	f000 83c0 	beq.w	80146b4 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8013f34:	4b8d      	ldr	r3, [pc, #564]	; (801416c <tcp_input+0x28c>)
 8013f36:	681b      	ldr	r3, [r3, #0]
 8013f38:	899b      	ldrh	r3, [r3, #12]
 8013f3a:	b29b      	uxth	r3, r3
 8013f3c:	4618      	mov	r0, r3
 8013f3e:	f7fc fb6f 	bl	8010620 <lwip_htons>
 8013f42:	4603      	mov	r3, r0
 8013f44:	0b1b      	lsrs	r3, r3, #12
 8013f46:	b29b      	uxth	r3, r3
 8013f48:	b2db      	uxtb	r3, r3
 8013f4a:	009b      	lsls	r3, r3, #2
 8013f4c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8013f4e:	7cbb      	ldrb	r3, [r7, #18]
 8013f50:	2b13      	cmp	r3, #19
 8013f52:	f240 83b1 	bls.w	80146b8 <tcp_input+0x7d8>
 8013f56:	7cbb      	ldrb	r3, [r7, #18]
 8013f58:	b29a      	uxth	r2, r3
 8013f5a:	687b      	ldr	r3, [r7, #4]
 8013f5c:	891b      	ldrh	r3, [r3, #8]
 8013f5e:	429a      	cmp	r2, r3
 8013f60:	f200 83aa 	bhi.w	80146b8 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8013f64:	7cbb      	ldrb	r3, [r7, #18]
 8013f66:	b29b      	uxth	r3, r3
 8013f68:	3b14      	subs	r3, #20
 8013f6a:	b29a      	uxth	r2, r3
 8013f6c:	4b81      	ldr	r3, [pc, #516]	; (8014174 <tcp_input+0x294>)
 8013f6e:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8013f70:	4b81      	ldr	r3, [pc, #516]	; (8014178 <tcp_input+0x298>)
 8013f72:	2200      	movs	r2, #0
 8013f74:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	895a      	ldrh	r2, [r3, #10]
 8013f7a:	7cbb      	ldrb	r3, [r7, #18]
 8013f7c:	b29b      	uxth	r3, r3
 8013f7e:	429a      	cmp	r2, r3
 8013f80:	d309      	bcc.n	8013f96 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8013f82:	4b7c      	ldr	r3, [pc, #496]	; (8014174 <tcp_input+0x294>)
 8013f84:	881a      	ldrh	r2, [r3, #0]
 8013f86:	4b7d      	ldr	r3, [pc, #500]	; (801417c <tcp_input+0x29c>)
 8013f88:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8013f8a:	7cbb      	ldrb	r3, [r7, #18]
 8013f8c:	4619      	mov	r1, r3
 8013f8e:	6878      	ldr	r0, [r7, #4]
 8013f90:	f7fd feb2 	bl	8011cf8 <pbuf_remove_header>
 8013f94:	e04e      	b.n	8014034 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	2b00      	cmp	r3, #0
 8013f9c:	d105      	bne.n	8013faa <tcp_input+0xca>
 8013f9e:	4b70      	ldr	r3, [pc, #448]	; (8014160 <tcp_input+0x280>)
 8013fa0:	22c2      	movs	r2, #194	; 0xc2
 8013fa2:	4977      	ldr	r1, [pc, #476]	; (8014180 <tcp_input+0x2a0>)
 8013fa4:	4870      	ldr	r0, [pc, #448]	; (8014168 <tcp_input+0x288>)
 8013fa6:	f007 faf5 	bl	801b594 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8013faa:	2114      	movs	r1, #20
 8013fac:	6878      	ldr	r0, [r7, #4]
 8013fae:	f7fd fea3 	bl	8011cf8 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	895a      	ldrh	r2, [r3, #10]
 8013fb6:	4b71      	ldr	r3, [pc, #452]	; (801417c <tcp_input+0x29c>)
 8013fb8:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8013fba:	4b6e      	ldr	r3, [pc, #440]	; (8014174 <tcp_input+0x294>)
 8013fbc:	881a      	ldrh	r2, [r3, #0]
 8013fbe:	4b6f      	ldr	r3, [pc, #444]	; (801417c <tcp_input+0x29c>)
 8013fc0:	881b      	ldrh	r3, [r3, #0]
 8013fc2:	1ad3      	subs	r3, r2, r3
 8013fc4:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8013fc6:	4b6d      	ldr	r3, [pc, #436]	; (801417c <tcp_input+0x29c>)
 8013fc8:	881b      	ldrh	r3, [r3, #0]
 8013fca:	4619      	mov	r1, r3
 8013fcc:	6878      	ldr	r0, [r7, #4]
 8013fce:	f7fd fe93 	bl	8011cf8 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	895b      	ldrh	r3, [r3, #10]
 8013fd8:	8a3a      	ldrh	r2, [r7, #16]
 8013fda:	429a      	cmp	r2, r3
 8013fdc:	f200 836e 	bhi.w	80146bc <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8013fe0:	687b      	ldr	r3, [r7, #4]
 8013fe2:	681b      	ldr	r3, [r3, #0]
 8013fe4:	685b      	ldr	r3, [r3, #4]
 8013fe6:	4a64      	ldr	r2, [pc, #400]	; (8014178 <tcp_input+0x298>)
 8013fe8:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	681b      	ldr	r3, [r3, #0]
 8013fee:	8a3a      	ldrh	r2, [r7, #16]
 8013ff0:	4611      	mov	r1, r2
 8013ff2:	4618      	mov	r0, r3
 8013ff4:	f7fd fe80 	bl	8011cf8 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	891a      	ldrh	r2, [r3, #8]
 8013ffc:	8a3b      	ldrh	r3, [r7, #16]
 8013ffe:	1ad3      	subs	r3, r2, r3
 8014000:	b29a      	uxth	r2, r3
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8014006:	687b      	ldr	r3, [r7, #4]
 8014008:	895b      	ldrh	r3, [r3, #10]
 801400a:	2b00      	cmp	r3, #0
 801400c:	d005      	beq.n	801401a <tcp_input+0x13a>
 801400e:	4b54      	ldr	r3, [pc, #336]	; (8014160 <tcp_input+0x280>)
 8014010:	22df      	movs	r2, #223	; 0xdf
 8014012:	495c      	ldr	r1, [pc, #368]	; (8014184 <tcp_input+0x2a4>)
 8014014:	4854      	ldr	r0, [pc, #336]	; (8014168 <tcp_input+0x288>)
 8014016:	f007 fabd 	bl	801b594 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801401a:	687b      	ldr	r3, [r7, #4]
 801401c:	891a      	ldrh	r2, [r3, #8]
 801401e:	687b      	ldr	r3, [r7, #4]
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	891b      	ldrh	r3, [r3, #8]
 8014024:	429a      	cmp	r2, r3
 8014026:	d005      	beq.n	8014034 <tcp_input+0x154>
 8014028:	4b4d      	ldr	r3, [pc, #308]	; (8014160 <tcp_input+0x280>)
 801402a:	22e0      	movs	r2, #224	; 0xe0
 801402c:	4956      	ldr	r1, [pc, #344]	; (8014188 <tcp_input+0x2a8>)
 801402e:	484e      	ldr	r0, [pc, #312]	; (8014168 <tcp_input+0x288>)
 8014030:	f007 fab0 	bl	801b594 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8014034:	4b4d      	ldr	r3, [pc, #308]	; (801416c <tcp_input+0x28c>)
 8014036:	681b      	ldr	r3, [r3, #0]
 8014038:	881b      	ldrh	r3, [r3, #0]
 801403a:	b29b      	uxth	r3, r3
 801403c:	4a4b      	ldr	r2, [pc, #300]	; (801416c <tcp_input+0x28c>)
 801403e:	6814      	ldr	r4, [r2, #0]
 8014040:	4618      	mov	r0, r3
 8014042:	f7fc faed 	bl	8010620 <lwip_htons>
 8014046:	4603      	mov	r3, r0
 8014048:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801404a:	4b48      	ldr	r3, [pc, #288]	; (801416c <tcp_input+0x28c>)
 801404c:	681b      	ldr	r3, [r3, #0]
 801404e:	885b      	ldrh	r3, [r3, #2]
 8014050:	b29b      	uxth	r3, r3
 8014052:	4a46      	ldr	r2, [pc, #280]	; (801416c <tcp_input+0x28c>)
 8014054:	6814      	ldr	r4, [r2, #0]
 8014056:	4618      	mov	r0, r3
 8014058:	f7fc fae2 	bl	8010620 <lwip_htons>
 801405c:	4603      	mov	r3, r0
 801405e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8014060:	4b42      	ldr	r3, [pc, #264]	; (801416c <tcp_input+0x28c>)
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	685b      	ldr	r3, [r3, #4]
 8014066:	4a41      	ldr	r2, [pc, #260]	; (801416c <tcp_input+0x28c>)
 8014068:	6814      	ldr	r4, [r2, #0]
 801406a:	4618      	mov	r0, r3
 801406c:	f7fc faed 	bl	801064a <lwip_htonl>
 8014070:	4603      	mov	r3, r0
 8014072:	6063      	str	r3, [r4, #4]
 8014074:	6863      	ldr	r3, [r4, #4]
 8014076:	4a45      	ldr	r2, [pc, #276]	; (801418c <tcp_input+0x2ac>)
 8014078:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 801407a:	4b3c      	ldr	r3, [pc, #240]	; (801416c <tcp_input+0x28c>)
 801407c:	681b      	ldr	r3, [r3, #0]
 801407e:	689b      	ldr	r3, [r3, #8]
 8014080:	4a3a      	ldr	r2, [pc, #232]	; (801416c <tcp_input+0x28c>)
 8014082:	6814      	ldr	r4, [r2, #0]
 8014084:	4618      	mov	r0, r3
 8014086:	f7fc fae0 	bl	801064a <lwip_htonl>
 801408a:	4603      	mov	r3, r0
 801408c:	60a3      	str	r3, [r4, #8]
 801408e:	68a3      	ldr	r3, [r4, #8]
 8014090:	4a3f      	ldr	r2, [pc, #252]	; (8014190 <tcp_input+0x2b0>)
 8014092:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8014094:	4b35      	ldr	r3, [pc, #212]	; (801416c <tcp_input+0x28c>)
 8014096:	681b      	ldr	r3, [r3, #0]
 8014098:	89db      	ldrh	r3, [r3, #14]
 801409a:	b29b      	uxth	r3, r3
 801409c:	4a33      	ldr	r2, [pc, #204]	; (801416c <tcp_input+0x28c>)
 801409e:	6814      	ldr	r4, [r2, #0]
 80140a0:	4618      	mov	r0, r3
 80140a2:	f7fc fabd 	bl	8010620 <lwip_htons>
 80140a6:	4603      	mov	r3, r0
 80140a8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80140aa:	4b30      	ldr	r3, [pc, #192]	; (801416c <tcp_input+0x28c>)
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	899b      	ldrh	r3, [r3, #12]
 80140b0:	b29b      	uxth	r3, r3
 80140b2:	4618      	mov	r0, r3
 80140b4:	f7fc fab4 	bl	8010620 <lwip_htons>
 80140b8:	4603      	mov	r3, r0
 80140ba:	b2db      	uxtb	r3, r3
 80140bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80140c0:	b2da      	uxtb	r2, r3
 80140c2:	4b34      	ldr	r3, [pc, #208]	; (8014194 <tcp_input+0x2b4>)
 80140c4:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	891a      	ldrh	r2, [r3, #8]
 80140ca:	4b33      	ldr	r3, [pc, #204]	; (8014198 <tcp_input+0x2b8>)
 80140cc:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 80140ce:	4b31      	ldr	r3, [pc, #196]	; (8014194 <tcp_input+0x2b4>)
 80140d0:	781b      	ldrb	r3, [r3, #0]
 80140d2:	f003 0303 	and.w	r3, r3, #3
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d00c      	beq.n	80140f4 <tcp_input+0x214>
    tcplen++;
 80140da:	4b2f      	ldr	r3, [pc, #188]	; (8014198 <tcp_input+0x2b8>)
 80140dc:	881b      	ldrh	r3, [r3, #0]
 80140de:	3301      	adds	r3, #1
 80140e0:	b29a      	uxth	r2, r3
 80140e2:	4b2d      	ldr	r3, [pc, #180]	; (8014198 <tcp_input+0x2b8>)
 80140e4:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	891a      	ldrh	r2, [r3, #8]
 80140ea:	4b2b      	ldr	r3, [pc, #172]	; (8014198 <tcp_input+0x2b8>)
 80140ec:	881b      	ldrh	r3, [r3, #0]
 80140ee:	429a      	cmp	r2, r3
 80140f0:	f200 82e6 	bhi.w	80146c0 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 80140f4:	2300      	movs	r3, #0
 80140f6:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80140f8:	4b28      	ldr	r3, [pc, #160]	; (801419c <tcp_input+0x2bc>)
 80140fa:	681b      	ldr	r3, [r3, #0]
 80140fc:	61fb      	str	r3, [r7, #28]
 80140fe:	e09d      	b.n	801423c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8014100:	69fb      	ldr	r3, [r7, #28]
 8014102:	7d1b      	ldrb	r3, [r3, #20]
 8014104:	2b00      	cmp	r3, #0
 8014106:	d105      	bne.n	8014114 <tcp_input+0x234>
 8014108:	4b15      	ldr	r3, [pc, #84]	; (8014160 <tcp_input+0x280>)
 801410a:	22fb      	movs	r2, #251	; 0xfb
 801410c:	4924      	ldr	r1, [pc, #144]	; (80141a0 <tcp_input+0x2c0>)
 801410e:	4816      	ldr	r0, [pc, #88]	; (8014168 <tcp_input+0x288>)
 8014110:	f007 fa40 	bl	801b594 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8014114:	69fb      	ldr	r3, [r7, #28]
 8014116:	7d1b      	ldrb	r3, [r3, #20]
 8014118:	2b0a      	cmp	r3, #10
 801411a:	d105      	bne.n	8014128 <tcp_input+0x248>
 801411c:	4b10      	ldr	r3, [pc, #64]	; (8014160 <tcp_input+0x280>)
 801411e:	22fc      	movs	r2, #252	; 0xfc
 8014120:	4920      	ldr	r1, [pc, #128]	; (80141a4 <tcp_input+0x2c4>)
 8014122:	4811      	ldr	r0, [pc, #68]	; (8014168 <tcp_input+0x288>)
 8014124:	f007 fa36 	bl	801b594 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8014128:	69fb      	ldr	r3, [r7, #28]
 801412a:	7d1b      	ldrb	r3, [r3, #20]
 801412c:	2b01      	cmp	r3, #1
 801412e:	d105      	bne.n	801413c <tcp_input+0x25c>
 8014130:	4b0b      	ldr	r3, [pc, #44]	; (8014160 <tcp_input+0x280>)
 8014132:	22fd      	movs	r2, #253	; 0xfd
 8014134:	491c      	ldr	r1, [pc, #112]	; (80141a8 <tcp_input+0x2c8>)
 8014136:	480c      	ldr	r0, [pc, #48]	; (8014168 <tcp_input+0x288>)
 8014138:	f007 fa2c 	bl	801b594 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801413c:	69fb      	ldr	r3, [r7, #28]
 801413e:	7a1b      	ldrb	r3, [r3, #8]
 8014140:	2b00      	cmp	r3, #0
 8014142:	d033      	beq.n	80141ac <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8014144:	69fb      	ldr	r3, [r7, #28]
 8014146:	7a1a      	ldrb	r2, [r3, #8]
 8014148:	4b09      	ldr	r3, [pc, #36]	; (8014170 <tcp_input+0x290>)
 801414a:	685b      	ldr	r3, [r3, #4]
 801414c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8014150:	3301      	adds	r3, #1
 8014152:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014154:	429a      	cmp	r2, r3
 8014156:	d029      	beq.n	80141ac <tcp_input+0x2cc>
      prev = pcb;
 8014158:	69fb      	ldr	r3, [r7, #28]
 801415a:	61bb      	str	r3, [r7, #24]
      continue;
 801415c:	e06b      	b.n	8014236 <tcp_input+0x356>
 801415e:	bf00      	nop
 8014160:	0801ea14 	.word	0x0801ea14
 8014164:	0801ea48 	.word	0x0801ea48
 8014168:	0801ea60 	.word	0x0801ea60
 801416c:	200110b0 	.word	0x200110b0
 8014170:	2000d934 	.word	0x2000d934
 8014174:	200110b4 	.word	0x200110b4
 8014178:	200110b8 	.word	0x200110b8
 801417c:	200110b6 	.word	0x200110b6
 8014180:	0801ea88 	.word	0x0801ea88
 8014184:	0801ea98 	.word	0x0801ea98
 8014188:	0801eaa4 	.word	0x0801eaa4
 801418c:	200110c0 	.word	0x200110c0
 8014190:	200110c4 	.word	0x200110c4
 8014194:	200110cc 	.word	0x200110cc
 8014198:	200110ca 	.word	0x200110ca
 801419c:	20011094 	.word	0x20011094
 80141a0:	0801eac4 	.word	0x0801eac4
 80141a4:	0801eaec 	.word	0x0801eaec
 80141a8:	0801eb18 	.word	0x0801eb18
    }

    if (pcb->remote_port == tcphdr->src &&
 80141ac:	69fb      	ldr	r3, [r7, #28]
 80141ae:	8b1a      	ldrh	r2, [r3, #24]
 80141b0:	4b72      	ldr	r3, [pc, #456]	; (801437c <tcp_input+0x49c>)
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	881b      	ldrh	r3, [r3, #0]
 80141b6:	b29b      	uxth	r3, r3
 80141b8:	429a      	cmp	r2, r3
 80141ba:	d13a      	bne.n	8014232 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80141bc:	69fb      	ldr	r3, [r7, #28]
 80141be:	8ada      	ldrh	r2, [r3, #22]
 80141c0:	4b6e      	ldr	r3, [pc, #440]	; (801437c <tcp_input+0x49c>)
 80141c2:	681b      	ldr	r3, [r3, #0]
 80141c4:	885b      	ldrh	r3, [r3, #2]
 80141c6:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80141c8:	429a      	cmp	r2, r3
 80141ca:	d132      	bne.n	8014232 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80141cc:	69fb      	ldr	r3, [r7, #28]
 80141ce:	685a      	ldr	r2, [r3, #4]
 80141d0:	4b6b      	ldr	r3, [pc, #428]	; (8014380 <tcp_input+0x4a0>)
 80141d2:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 80141d4:	429a      	cmp	r2, r3
 80141d6:	d12c      	bne.n	8014232 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80141d8:	69fb      	ldr	r3, [r7, #28]
 80141da:	681a      	ldr	r2, [r3, #0]
 80141dc:	4b68      	ldr	r3, [pc, #416]	; (8014380 <tcp_input+0x4a0>)
 80141de:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80141e0:	429a      	cmp	r2, r3
 80141e2:	d126      	bne.n	8014232 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 80141e4:	69fb      	ldr	r3, [r7, #28]
 80141e6:	68db      	ldr	r3, [r3, #12]
 80141e8:	69fa      	ldr	r2, [r7, #28]
 80141ea:	429a      	cmp	r2, r3
 80141ec:	d106      	bne.n	80141fc <tcp_input+0x31c>
 80141ee:	4b65      	ldr	r3, [pc, #404]	; (8014384 <tcp_input+0x4a4>)
 80141f0:	f240 120d 	movw	r2, #269	; 0x10d
 80141f4:	4964      	ldr	r1, [pc, #400]	; (8014388 <tcp_input+0x4a8>)
 80141f6:	4865      	ldr	r0, [pc, #404]	; (801438c <tcp_input+0x4ac>)
 80141f8:	f007 f9cc 	bl	801b594 <iprintf>
      if (prev != NULL) {
 80141fc:	69bb      	ldr	r3, [r7, #24]
 80141fe:	2b00      	cmp	r3, #0
 8014200:	d00a      	beq.n	8014218 <tcp_input+0x338>
        prev->next = pcb->next;
 8014202:	69fb      	ldr	r3, [r7, #28]
 8014204:	68da      	ldr	r2, [r3, #12]
 8014206:	69bb      	ldr	r3, [r7, #24]
 8014208:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801420a:	4b61      	ldr	r3, [pc, #388]	; (8014390 <tcp_input+0x4b0>)
 801420c:	681a      	ldr	r2, [r3, #0]
 801420e:	69fb      	ldr	r3, [r7, #28]
 8014210:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8014212:	4a5f      	ldr	r2, [pc, #380]	; (8014390 <tcp_input+0x4b0>)
 8014214:	69fb      	ldr	r3, [r7, #28]
 8014216:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8014218:	69fb      	ldr	r3, [r7, #28]
 801421a:	68db      	ldr	r3, [r3, #12]
 801421c:	69fa      	ldr	r2, [r7, #28]
 801421e:	429a      	cmp	r2, r3
 8014220:	d111      	bne.n	8014246 <tcp_input+0x366>
 8014222:	4b58      	ldr	r3, [pc, #352]	; (8014384 <tcp_input+0x4a4>)
 8014224:	f240 1215 	movw	r2, #277	; 0x115
 8014228:	495a      	ldr	r1, [pc, #360]	; (8014394 <tcp_input+0x4b4>)
 801422a:	4858      	ldr	r0, [pc, #352]	; (801438c <tcp_input+0x4ac>)
 801422c:	f007 f9b2 	bl	801b594 <iprintf>
      break;
 8014230:	e009      	b.n	8014246 <tcp_input+0x366>
    }
    prev = pcb;
 8014232:	69fb      	ldr	r3, [r7, #28]
 8014234:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8014236:	69fb      	ldr	r3, [r7, #28]
 8014238:	68db      	ldr	r3, [r3, #12]
 801423a:	61fb      	str	r3, [r7, #28]
 801423c:	69fb      	ldr	r3, [r7, #28]
 801423e:	2b00      	cmp	r3, #0
 8014240:	f47f af5e 	bne.w	8014100 <tcp_input+0x220>
 8014244:	e000      	b.n	8014248 <tcp_input+0x368>
      break;
 8014246:	bf00      	nop
  }

  if (pcb == NULL) {
 8014248:	69fb      	ldr	r3, [r7, #28]
 801424a:	2b00      	cmp	r3, #0
 801424c:	f040 80aa 	bne.w	80143a4 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8014250:	4b51      	ldr	r3, [pc, #324]	; (8014398 <tcp_input+0x4b8>)
 8014252:	681b      	ldr	r3, [r3, #0]
 8014254:	61fb      	str	r3, [r7, #28]
 8014256:	e03f      	b.n	80142d8 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8014258:	69fb      	ldr	r3, [r7, #28]
 801425a:	7d1b      	ldrb	r3, [r3, #20]
 801425c:	2b0a      	cmp	r3, #10
 801425e:	d006      	beq.n	801426e <tcp_input+0x38e>
 8014260:	4b48      	ldr	r3, [pc, #288]	; (8014384 <tcp_input+0x4a4>)
 8014262:	f240 121f 	movw	r2, #287	; 0x11f
 8014266:	494d      	ldr	r1, [pc, #308]	; (801439c <tcp_input+0x4bc>)
 8014268:	4848      	ldr	r0, [pc, #288]	; (801438c <tcp_input+0x4ac>)
 801426a:	f007 f993 	bl	801b594 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801426e:	69fb      	ldr	r3, [r7, #28]
 8014270:	7a1b      	ldrb	r3, [r3, #8]
 8014272:	2b00      	cmp	r3, #0
 8014274:	d009      	beq.n	801428a <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8014276:	69fb      	ldr	r3, [r7, #28]
 8014278:	7a1a      	ldrb	r2, [r3, #8]
 801427a:	4b41      	ldr	r3, [pc, #260]	; (8014380 <tcp_input+0x4a0>)
 801427c:	685b      	ldr	r3, [r3, #4]
 801427e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8014282:	3301      	adds	r3, #1
 8014284:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8014286:	429a      	cmp	r2, r3
 8014288:	d122      	bne.n	80142d0 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801428a:	69fb      	ldr	r3, [r7, #28]
 801428c:	8b1a      	ldrh	r2, [r3, #24]
 801428e:	4b3b      	ldr	r3, [pc, #236]	; (801437c <tcp_input+0x49c>)
 8014290:	681b      	ldr	r3, [r3, #0]
 8014292:	881b      	ldrh	r3, [r3, #0]
 8014294:	b29b      	uxth	r3, r3
 8014296:	429a      	cmp	r2, r3
 8014298:	d11b      	bne.n	80142d2 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801429a:	69fb      	ldr	r3, [r7, #28]
 801429c:	8ada      	ldrh	r2, [r3, #22]
 801429e:	4b37      	ldr	r3, [pc, #220]	; (801437c <tcp_input+0x49c>)
 80142a0:	681b      	ldr	r3, [r3, #0]
 80142a2:	885b      	ldrh	r3, [r3, #2]
 80142a4:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80142a6:	429a      	cmp	r2, r3
 80142a8:	d113      	bne.n	80142d2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80142aa:	69fb      	ldr	r3, [r7, #28]
 80142ac:	685a      	ldr	r2, [r3, #4]
 80142ae:	4b34      	ldr	r3, [pc, #208]	; (8014380 <tcp_input+0x4a0>)
 80142b0:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80142b2:	429a      	cmp	r2, r3
 80142b4:	d10d      	bne.n	80142d2 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80142b6:	69fb      	ldr	r3, [r7, #28]
 80142b8:	681a      	ldr	r2, [r3, #0]
 80142ba:	4b31      	ldr	r3, [pc, #196]	; (8014380 <tcp_input+0x4a0>)
 80142bc:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80142be:	429a      	cmp	r2, r3
 80142c0:	d107      	bne.n	80142d2 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80142c2:	69f8      	ldr	r0, [r7, #28]
 80142c4:	f000 fb56 	bl	8014974 <tcp_timewait_input>
        }
        pbuf_free(p);
 80142c8:	6878      	ldr	r0, [r7, #4]
 80142ca:	f7fd fdcd 	bl	8011e68 <pbuf_free>
        return;
 80142ce:	e1fd      	b.n	80146cc <tcp_input+0x7ec>
        continue;
 80142d0:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80142d2:	69fb      	ldr	r3, [r7, #28]
 80142d4:	68db      	ldr	r3, [r3, #12]
 80142d6:	61fb      	str	r3, [r7, #28]
 80142d8:	69fb      	ldr	r3, [r7, #28]
 80142da:	2b00      	cmp	r3, #0
 80142dc:	d1bc      	bne.n	8014258 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 80142de:	2300      	movs	r3, #0
 80142e0:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80142e2:	4b2f      	ldr	r3, [pc, #188]	; (80143a0 <tcp_input+0x4c0>)
 80142e4:	681b      	ldr	r3, [r3, #0]
 80142e6:	617b      	str	r3, [r7, #20]
 80142e8:	e02a      	b.n	8014340 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 80142ea:	697b      	ldr	r3, [r7, #20]
 80142ec:	7a1b      	ldrb	r3, [r3, #8]
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d00c      	beq.n	801430c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80142f2:	697b      	ldr	r3, [r7, #20]
 80142f4:	7a1a      	ldrb	r2, [r3, #8]
 80142f6:	4b22      	ldr	r3, [pc, #136]	; (8014380 <tcp_input+0x4a0>)
 80142f8:	685b      	ldr	r3, [r3, #4]
 80142fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80142fe:	3301      	adds	r3, #1
 8014300:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8014302:	429a      	cmp	r2, r3
 8014304:	d002      	beq.n	801430c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8014306:	697b      	ldr	r3, [r7, #20]
 8014308:	61bb      	str	r3, [r7, #24]
        continue;
 801430a:	e016      	b.n	801433a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 801430c:	697b      	ldr	r3, [r7, #20]
 801430e:	8ada      	ldrh	r2, [r3, #22]
 8014310:	4b1a      	ldr	r3, [pc, #104]	; (801437c <tcp_input+0x49c>)
 8014312:	681b      	ldr	r3, [r3, #0]
 8014314:	885b      	ldrh	r3, [r3, #2]
 8014316:	b29b      	uxth	r3, r3
 8014318:	429a      	cmp	r2, r3
 801431a:	d10c      	bne.n	8014336 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 801431c:	697b      	ldr	r3, [r7, #20]
 801431e:	681a      	ldr	r2, [r3, #0]
 8014320:	4b17      	ldr	r3, [pc, #92]	; (8014380 <tcp_input+0x4a0>)
 8014322:	695b      	ldr	r3, [r3, #20]
 8014324:	429a      	cmp	r2, r3
 8014326:	d00f      	beq.n	8014348 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8014328:	697b      	ldr	r3, [r7, #20]
 801432a:	2b00      	cmp	r3, #0
 801432c:	d00d      	beq.n	801434a <tcp_input+0x46a>
 801432e:	697b      	ldr	r3, [r7, #20]
 8014330:	681b      	ldr	r3, [r3, #0]
 8014332:	2b00      	cmp	r3, #0
 8014334:	d009      	beq.n	801434a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8014336:	697b      	ldr	r3, [r7, #20]
 8014338:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801433a:	697b      	ldr	r3, [r7, #20]
 801433c:	68db      	ldr	r3, [r3, #12]
 801433e:	617b      	str	r3, [r7, #20]
 8014340:	697b      	ldr	r3, [r7, #20]
 8014342:	2b00      	cmp	r3, #0
 8014344:	d1d1      	bne.n	80142ea <tcp_input+0x40a>
 8014346:	e000      	b.n	801434a <tcp_input+0x46a>
            break;
 8014348:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801434a:	697b      	ldr	r3, [r7, #20]
 801434c:	2b00      	cmp	r3, #0
 801434e:	d029      	beq.n	80143a4 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8014350:	69bb      	ldr	r3, [r7, #24]
 8014352:	2b00      	cmp	r3, #0
 8014354:	d00a      	beq.n	801436c <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8014356:	697b      	ldr	r3, [r7, #20]
 8014358:	68da      	ldr	r2, [r3, #12]
 801435a:	69bb      	ldr	r3, [r7, #24]
 801435c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801435e:	4b10      	ldr	r3, [pc, #64]	; (80143a0 <tcp_input+0x4c0>)
 8014360:	681a      	ldr	r2, [r3, #0]
 8014362:	697b      	ldr	r3, [r7, #20]
 8014364:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8014366:	4a0e      	ldr	r2, [pc, #56]	; (80143a0 <tcp_input+0x4c0>)
 8014368:	697b      	ldr	r3, [r7, #20]
 801436a:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 801436c:	6978      	ldr	r0, [r7, #20]
 801436e:	f000 fa03 	bl	8014778 <tcp_listen_input>
      }
      pbuf_free(p);
 8014372:	6878      	ldr	r0, [r7, #4]
 8014374:	f7fd fd78 	bl	8011e68 <pbuf_free>
      return;
 8014378:	e1a8      	b.n	80146cc <tcp_input+0x7ec>
 801437a:	bf00      	nop
 801437c:	200110b0 	.word	0x200110b0
 8014380:	2000d934 	.word	0x2000d934
 8014384:	0801ea14 	.word	0x0801ea14
 8014388:	0801eb40 	.word	0x0801eb40
 801438c:	0801ea60 	.word	0x0801ea60
 8014390:	20011094 	.word	0x20011094
 8014394:	0801eb6c 	.word	0x0801eb6c
 8014398:	20011098 	.word	0x20011098
 801439c:	0801eb98 	.word	0x0801eb98
 80143a0:	20011090 	.word	0x20011090
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80143a4:	69fb      	ldr	r3, [r7, #28]
 80143a6:	2b00      	cmp	r3, #0
 80143a8:	f000 8158 	beq.w	801465c <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80143ac:	4b95      	ldr	r3, [pc, #596]	; (8014604 <tcp_input+0x724>)
 80143ae:	2200      	movs	r2, #0
 80143b0:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80143b2:	687b      	ldr	r3, [r7, #4]
 80143b4:	891a      	ldrh	r2, [r3, #8]
 80143b6:	4b93      	ldr	r3, [pc, #588]	; (8014604 <tcp_input+0x724>)
 80143b8:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80143ba:	4a92      	ldr	r2, [pc, #584]	; (8014604 <tcp_input+0x724>)
 80143bc:	687b      	ldr	r3, [r7, #4]
 80143be:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80143c0:	4b91      	ldr	r3, [pc, #580]	; (8014608 <tcp_input+0x728>)
 80143c2:	681b      	ldr	r3, [r3, #0]
 80143c4:	4a8f      	ldr	r2, [pc, #572]	; (8014604 <tcp_input+0x724>)
 80143c6:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80143c8:	4b90      	ldr	r3, [pc, #576]	; (801460c <tcp_input+0x72c>)
 80143ca:	2200      	movs	r2, #0
 80143cc:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80143ce:	4b90      	ldr	r3, [pc, #576]	; (8014610 <tcp_input+0x730>)
 80143d0:	2200      	movs	r2, #0
 80143d2:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80143d4:	4b8f      	ldr	r3, [pc, #572]	; (8014614 <tcp_input+0x734>)
 80143d6:	2200      	movs	r2, #0
 80143d8:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80143da:	4b8f      	ldr	r3, [pc, #572]	; (8014618 <tcp_input+0x738>)
 80143dc:	781b      	ldrb	r3, [r3, #0]
 80143de:	f003 0308 	and.w	r3, r3, #8
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d006      	beq.n	80143f4 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 80143e6:	687b      	ldr	r3, [r7, #4]
 80143e8:	7b5b      	ldrb	r3, [r3, #13]
 80143ea:	f043 0301 	orr.w	r3, r3, #1
 80143ee:	b2da      	uxtb	r2, r3
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80143f4:	69fb      	ldr	r3, [r7, #28]
 80143f6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d017      	beq.n	801442c <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80143fc:	69f8      	ldr	r0, [r7, #28]
 80143fe:	f7ff f85b 	bl	80134b8 <tcp_process_refused_data>
 8014402:	4603      	mov	r3, r0
 8014404:	f113 0f0d 	cmn.w	r3, #13
 8014408:	d007      	beq.n	801441a <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801440a:	69fb      	ldr	r3, [r7, #28]
 801440c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 801440e:	2b00      	cmp	r3, #0
 8014410:	d00c      	beq.n	801442c <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8014412:	4b82      	ldr	r3, [pc, #520]	; (801461c <tcp_input+0x73c>)
 8014414:	881b      	ldrh	r3, [r3, #0]
 8014416:	2b00      	cmp	r3, #0
 8014418:	d008      	beq.n	801442c <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 801441a:	69fb      	ldr	r3, [r7, #28]
 801441c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801441e:	2b00      	cmp	r3, #0
 8014420:	f040 80e3 	bne.w	80145ea <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8014424:	69f8      	ldr	r0, [r7, #28]
 8014426:	f003 fe05 	bl	8018034 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 801442a:	e0de      	b.n	80145ea <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 801442c:	4a7c      	ldr	r2, [pc, #496]	; (8014620 <tcp_input+0x740>)
 801442e:	69fb      	ldr	r3, [r7, #28]
 8014430:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8014432:	69f8      	ldr	r0, [r7, #28]
 8014434:	f000 fb18 	bl	8014a68 <tcp_process>
 8014438:	4603      	mov	r3, r0
 801443a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 801443c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014440:	f113 0f0d 	cmn.w	r3, #13
 8014444:	f000 80d3 	beq.w	80145ee <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8014448:	4b71      	ldr	r3, [pc, #452]	; (8014610 <tcp_input+0x730>)
 801444a:	781b      	ldrb	r3, [r3, #0]
 801444c:	f003 0308 	and.w	r3, r3, #8
 8014450:	2b00      	cmp	r3, #0
 8014452:	d015      	beq.n	8014480 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8014454:	69fb      	ldr	r3, [r7, #28]
 8014456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801445a:	2b00      	cmp	r3, #0
 801445c:	d008      	beq.n	8014470 <tcp_input+0x590>
 801445e:	69fb      	ldr	r3, [r7, #28]
 8014460:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014464:	69fa      	ldr	r2, [r7, #28]
 8014466:	6912      	ldr	r2, [r2, #16]
 8014468:	f06f 010d 	mvn.w	r1, #13
 801446c:	4610      	mov	r0, r2
 801446e:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8014470:	69f9      	ldr	r1, [r7, #28]
 8014472:	486c      	ldr	r0, [pc, #432]	; (8014624 <tcp_input+0x744>)
 8014474:	f7ff fbbc 	bl	8013bf0 <tcp_pcb_remove>
        tcp_free(pcb);
 8014478:	69f8      	ldr	r0, [r7, #28]
 801447a:	f7fd ffa1 	bl	80123c0 <tcp_free>
 801447e:	e0da      	b.n	8014636 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8014480:	2300      	movs	r3, #0
 8014482:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8014484:	4b63      	ldr	r3, [pc, #396]	; (8014614 <tcp_input+0x734>)
 8014486:	881b      	ldrh	r3, [r3, #0]
 8014488:	2b00      	cmp	r3, #0
 801448a:	d01d      	beq.n	80144c8 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 801448c:	4b61      	ldr	r3, [pc, #388]	; (8014614 <tcp_input+0x734>)
 801448e:	881b      	ldrh	r3, [r3, #0]
 8014490:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8014492:	69fb      	ldr	r3, [r7, #28]
 8014494:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8014498:	2b00      	cmp	r3, #0
 801449a:	d00a      	beq.n	80144b2 <tcp_input+0x5d2>
 801449c:	69fb      	ldr	r3, [r7, #28]
 801449e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80144a2:	69fa      	ldr	r2, [r7, #28]
 80144a4:	6910      	ldr	r0, [r2, #16]
 80144a6:	89fa      	ldrh	r2, [r7, #14]
 80144a8:	69f9      	ldr	r1, [r7, #28]
 80144aa:	4798      	blx	r3
 80144ac:	4603      	mov	r3, r0
 80144ae:	74fb      	strb	r3, [r7, #19]
 80144b0:	e001      	b.n	80144b6 <tcp_input+0x5d6>
 80144b2:	2300      	movs	r3, #0
 80144b4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80144b6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80144ba:	f113 0f0d 	cmn.w	r3, #13
 80144be:	f000 8098 	beq.w	80145f2 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 80144c2:	4b54      	ldr	r3, [pc, #336]	; (8014614 <tcp_input+0x734>)
 80144c4:	2200      	movs	r2, #0
 80144c6:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80144c8:	69f8      	ldr	r0, [r7, #28]
 80144ca:	f000 f915 	bl	80146f8 <tcp_input_delayed_close>
 80144ce:	4603      	mov	r3, r0
 80144d0:	2b00      	cmp	r3, #0
 80144d2:	f040 8090 	bne.w	80145f6 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80144d6:	4b4d      	ldr	r3, [pc, #308]	; (801460c <tcp_input+0x72c>)
 80144d8:	681b      	ldr	r3, [r3, #0]
 80144da:	2b00      	cmp	r3, #0
 80144dc:	d041      	beq.n	8014562 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80144de:	69fb      	ldr	r3, [r7, #28]
 80144e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d006      	beq.n	80144f4 <tcp_input+0x614>
 80144e6:	4b50      	ldr	r3, [pc, #320]	; (8014628 <tcp_input+0x748>)
 80144e8:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80144ec:	494f      	ldr	r1, [pc, #316]	; (801462c <tcp_input+0x74c>)
 80144ee:	4850      	ldr	r0, [pc, #320]	; (8014630 <tcp_input+0x750>)
 80144f0:	f007 f850 	bl	801b594 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 80144f4:	69fb      	ldr	r3, [r7, #28]
 80144f6:	8b5b      	ldrh	r3, [r3, #26]
 80144f8:	f003 0310 	and.w	r3, r3, #16
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d008      	beq.n	8014512 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8014500:	4b42      	ldr	r3, [pc, #264]	; (801460c <tcp_input+0x72c>)
 8014502:	681b      	ldr	r3, [r3, #0]
 8014504:	4618      	mov	r0, r3
 8014506:	f7fd fcaf 	bl	8011e68 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801450a:	69f8      	ldr	r0, [r7, #28]
 801450c:	f7fe fa9c 	bl	8012a48 <tcp_abort>
            goto aborted;
 8014510:	e091      	b.n	8014636 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8014512:	69fb      	ldr	r3, [r7, #28]
 8014514:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8014518:	2b00      	cmp	r3, #0
 801451a:	d00c      	beq.n	8014536 <tcp_input+0x656>
 801451c:	69fb      	ldr	r3, [r7, #28]
 801451e:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014522:	69fb      	ldr	r3, [r7, #28]
 8014524:	6918      	ldr	r0, [r3, #16]
 8014526:	4b39      	ldr	r3, [pc, #228]	; (801460c <tcp_input+0x72c>)
 8014528:	681a      	ldr	r2, [r3, #0]
 801452a:	2300      	movs	r3, #0
 801452c:	69f9      	ldr	r1, [r7, #28]
 801452e:	47a0      	blx	r4
 8014530:	4603      	mov	r3, r0
 8014532:	74fb      	strb	r3, [r7, #19]
 8014534:	e008      	b.n	8014548 <tcp_input+0x668>
 8014536:	4b35      	ldr	r3, [pc, #212]	; (801460c <tcp_input+0x72c>)
 8014538:	681a      	ldr	r2, [r3, #0]
 801453a:	2300      	movs	r3, #0
 801453c:	69f9      	ldr	r1, [r7, #28]
 801453e:	2000      	movs	r0, #0
 8014540:	f7ff f890 	bl	8013664 <tcp_recv_null>
 8014544:	4603      	mov	r3, r0
 8014546:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8014548:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801454c:	f113 0f0d 	cmn.w	r3, #13
 8014550:	d053      	beq.n	80145fa <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8014552:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014556:	2b00      	cmp	r3, #0
 8014558:	d003      	beq.n	8014562 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801455a:	4b2c      	ldr	r3, [pc, #176]	; (801460c <tcp_input+0x72c>)
 801455c:	681a      	ldr	r2, [r3, #0]
 801455e:	69fb      	ldr	r3, [r7, #28]
 8014560:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8014562:	4b2b      	ldr	r3, [pc, #172]	; (8014610 <tcp_input+0x730>)
 8014564:	781b      	ldrb	r3, [r3, #0]
 8014566:	f003 0320 	and.w	r3, r3, #32
 801456a:	2b00      	cmp	r3, #0
 801456c:	d030      	beq.n	80145d0 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 801456e:	69fb      	ldr	r3, [r7, #28]
 8014570:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014572:	2b00      	cmp	r3, #0
 8014574:	d009      	beq.n	801458a <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8014576:	69fb      	ldr	r3, [r7, #28]
 8014578:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801457a:	7b5a      	ldrb	r2, [r3, #13]
 801457c:	69fb      	ldr	r3, [r7, #28]
 801457e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014580:	f042 0220 	orr.w	r2, r2, #32
 8014584:	b2d2      	uxtb	r2, r2
 8014586:	735a      	strb	r2, [r3, #13]
 8014588:	e022      	b.n	80145d0 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801458a:	69fb      	ldr	r3, [r7, #28]
 801458c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801458e:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8014592:	d005      	beq.n	80145a0 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8014594:	69fb      	ldr	r3, [r7, #28]
 8014596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014598:	3301      	adds	r3, #1
 801459a:	b29a      	uxth	r2, r3
 801459c:	69fb      	ldr	r3, [r7, #28]
 801459e:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80145a0:	69fb      	ldr	r3, [r7, #28]
 80145a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d00b      	beq.n	80145c2 <tcp_input+0x6e2>
 80145aa:	69fb      	ldr	r3, [r7, #28]
 80145ac:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80145b0:	69fb      	ldr	r3, [r7, #28]
 80145b2:	6918      	ldr	r0, [r3, #16]
 80145b4:	2300      	movs	r3, #0
 80145b6:	2200      	movs	r2, #0
 80145b8:	69f9      	ldr	r1, [r7, #28]
 80145ba:	47a0      	blx	r4
 80145bc:	4603      	mov	r3, r0
 80145be:	74fb      	strb	r3, [r7, #19]
 80145c0:	e001      	b.n	80145c6 <tcp_input+0x6e6>
 80145c2:	2300      	movs	r3, #0
 80145c4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80145c6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80145ca:	f113 0f0d 	cmn.w	r3, #13
 80145ce:	d016      	beq.n	80145fe <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80145d0:	4b13      	ldr	r3, [pc, #76]	; (8014620 <tcp_input+0x740>)
 80145d2:	2200      	movs	r2, #0
 80145d4:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80145d6:	69f8      	ldr	r0, [r7, #28]
 80145d8:	f000 f88e 	bl	80146f8 <tcp_input_delayed_close>
 80145dc:	4603      	mov	r3, r0
 80145de:	2b00      	cmp	r3, #0
 80145e0:	d128      	bne.n	8014634 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80145e2:	69f8      	ldr	r0, [r7, #28]
 80145e4:	f002 ff20 	bl	8017428 <tcp_output>
 80145e8:	e025      	b.n	8014636 <tcp_input+0x756>
        goto aborted;
 80145ea:	bf00      	nop
 80145ec:	e023      	b.n	8014636 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 80145ee:	bf00      	nop
 80145f0:	e021      	b.n	8014636 <tcp_input+0x756>
              goto aborted;
 80145f2:	bf00      	nop
 80145f4:	e01f      	b.n	8014636 <tcp_input+0x756>
          goto aborted;
 80145f6:	bf00      	nop
 80145f8:	e01d      	b.n	8014636 <tcp_input+0x756>
            goto aborted;
 80145fa:	bf00      	nop
 80145fc:	e01b      	b.n	8014636 <tcp_input+0x756>
              goto aborted;
 80145fe:	bf00      	nop
 8014600:	e019      	b.n	8014636 <tcp_input+0x756>
 8014602:	bf00      	nop
 8014604:	200110a0 	.word	0x200110a0
 8014608:	200110b0 	.word	0x200110b0
 801460c:	200110d0 	.word	0x200110d0
 8014610:	200110cd 	.word	0x200110cd
 8014614:	200110c8 	.word	0x200110c8
 8014618:	200110cc 	.word	0x200110cc
 801461c:	200110ca 	.word	0x200110ca
 8014620:	200110d4 	.word	0x200110d4
 8014624:	20011094 	.word	0x20011094
 8014628:	0801ea14 	.word	0x0801ea14
 801462c:	0801ebc8 	.word	0x0801ebc8
 8014630:	0801ea60 	.word	0x0801ea60
          goto aborted;
 8014634:	bf00      	nop
    tcp_input_pcb = NULL;
 8014636:	4b27      	ldr	r3, [pc, #156]	; (80146d4 <tcp_input+0x7f4>)
 8014638:	2200      	movs	r2, #0
 801463a:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801463c:	4b26      	ldr	r3, [pc, #152]	; (80146d8 <tcp_input+0x7f8>)
 801463e:	2200      	movs	r2, #0
 8014640:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8014642:	4b26      	ldr	r3, [pc, #152]	; (80146dc <tcp_input+0x7fc>)
 8014644:	685b      	ldr	r3, [r3, #4]
 8014646:	2b00      	cmp	r3, #0
 8014648:	d03f      	beq.n	80146ca <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 801464a:	4b24      	ldr	r3, [pc, #144]	; (80146dc <tcp_input+0x7fc>)
 801464c:	685b      	ldr	r3, [r3, #4]
 801464e:	4618      	mov	r0, r3
 8014650:	f7fd fc0a 	bl	8011e68 <pbuf_free>
      inseg.p = NULL;
 8014654:	4b21      	ldr	r3, [pc, #132]	; (80146dc <tcp_input+0x7fc>)
 8014656:	2200      	movs	r2, #0
 8014658:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801465a:	e036      	b.n	80146ca <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801465c:	4b20      	ldr	r3, [pc, #128]	; (80146e0 <tcp_input+0x800>)
 801465e:	681b      	ldr	r3, [r3, #0]
 8014660:	899b      	ldrh	r3, [r3, #12]
 8014662:	b29b      	uxth	r3, r3
 8014664:	4618      	mov	r0, r3
 8014666:	f7fb ffdb 	bl	8010620 <lwip_htons>
 801466a:	4603      	mov	r3, r0
 801466c:	b2db      	uxtb	r3, r3
 801466e:	f003 0304 	and.w	r3, r3, #4
 8014672:	2b00      	cmp	r3, #0
 8014674:	d118      	bne.n	80146a8 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014676:	4b1b      	ldr	r3, [pc, #108]	; (80146e4 <tcp_input+0x804>)
 8014678:	6819      	ldr	r1, [r3, #0]
 801467a:	4b1b      	ldr	r3, [pc, #108]	; (80146e8 <tcp_input+0x808>)
 801467c:	881b      	ldrh	r3, [r3, #0]
 801467e:	461a      	mov	r2, r3
 8014680:	4b1a      	ldr	r3, [pc, #104]	; (80146ec <tcp_input+0x80c>)
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014686:	4b16      	ldr	r3, [pc, #88]	; (80146e0 <tcp_input+0x800>)
 8014688:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801468a:	885b      	ldrh	r3, [r3, #2]
 801468c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801468e:	4a14      	ldr	r2, [pc, #80]	; (80146e0 <tcp_input+0x800>)
 8014690:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014692:	8812      	ldrh	r2, [r2, #0]
 8014694:	b292      	uxth	r2, r2
 8014696:	9202      	str	r2, [sp, #8]
 8014698:	9301      	str	r3, [sp, #4]
 801469a:	4b15      	ldr	r3, [pc, #84]	; (80146f0 <tcp_input+0x810>)
 801469c:	9300      	str	r3, [sp, #0]
 801469e:	4b15      	ldr	r3, [pc, #84]	; (80146f4 <tcp_input+0x814>)
 80146a0:	4602      	mov	r2, r0
 80146a2:	2000      	movs	r0, #0
 80146a4:	f003 fc74 	bl	8017f90 <tcp_rst>
    pbuf_free(p);
 80146a8:	6878      	ldr	r0, [r7, #4]
 80146aa:	f7fd fbdd 	bl	8011e68 <pbuf_free>
  return;
 80146ae:	e00c      	b.n	80146ca <tcp_input+0x7ea>
    goto dropped;
 80146b0:	bf00      	nop
 80146b2:	e006      	b.n	80146c2 <tcp_input+0x7e2>
    goto dropped;
 80146b4:	bf00      	nop
 80146b6:	e004      	b.n	80146c2 <tcp_input+0x7e2>
    goto dropped;
 80146b8:	bf00      	nop
 80146ba:	e002      	b.n	80146c2 <tcp_input+0x7e2>
      goto dropped;
 80146bc:	bf00      	nop
 80146be:	e000      	b.n	80146c2 <tcp_input+0x7e2>
      goto dropped;
 80146c0:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80146c2:	6878      	ldr	r0, [r7, #4]
 80146c4:	f7fd fbd0 	bl	8011e68 <pbuf_free>
 80146c8:	e000      	b.n	80146cc <tcp_input+0x7ec>
  return;
 80146ca:	bf00      	nop
}
 80146cc:	3724      	adds	r7, #36	; 0x24
 80146ce:	46bd      	mov	sp, r7
 80146d0:	bd90      	pop	{r4, r7, pc}
 80146d2:	bf00      	nop
 80146d4:	200110d4 	.word	0x200110d4
 80146d8:	200110d0 	.word	0x200110d0
 80146dc:	200110a0 	.word	0x200110a0
 80146e0:	200110b0 	.word	0x200110b0
 80146e4:	200110c4 	.word	0x200110c4
 80146e8:	200110ca 	.word	0x200110ca
 80146ec:	200110c0 	.word	0x200110c0
 80146f0:	2000d944 	.word	0x2000d944
 80146f4:	2000d948 	.word	0x2000d948

080146f8 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80146f8:	b580      	push	{r7, lr}
 80146fa:	b082      	sub	sp, #8
 80146fc:	af00      	add	r7, sp, #0
 80146fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	2b00      	cmp	r3, #0
 8014704:	d106      	bne.n	8014714 <tcp_input_delayed_close+0x1c>
 8014706:	4b17      	ldr	r3, [pc, #92]	; (8014764 <tcp_input_delayed_close+0x6c>)
 8014708:	f240 225a 	movw	r2, #602	; 0x25a
 801470c:	4916      	ldr	r1, [pc, #88]	; (8014768 <tcp_input_delayed_close+0x70>)
 801470e:	4817      	ldr	r0, [pc, #92]	; (801476c <tcp_input_delayed_close+0x74>)
 8014710:	f006 ff40 	bl	801b594 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8014714:	4b16      	ldr	r3, [pc, #88]	; (8014770 <tcp_input_delayed_close+0x78>)
 8014716:	781b      	ldrb	r3, [r3, #0]
 8014718:	f003 0310 	and.w	r3, r3, #16
 801471c:	2b00      	cmp	r3, #0
 801471e:	d01c      	beq.n	801475a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8014720:	687b      	ldr	r3, [r7, #4]
 8014722:	8b5b      	ldrh	r3, [r3, #26]
 8014724:	f003 0310 	and.w	r3, r3, #16
 8014728:	2b00      	cmp	r3, #0
 801472a:	d10d      	bne.n	8014748 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801472c:	687b      	ldr	r3, [r7, #4]
 801472e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014732:	2b00      	cmp	r3, #0
 8014734:	d008      	beq.n	8014748 <tcp_input_delayed_close+0x50>
 8014736:	687b      	ldr	r3, [r7, #4]
 8014738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801473c:	687a      	ldr	r2, [r7, #4]
 801473e:	6912      	ldr	r2, [r2, #16]
 8014740:	f06f 010e 	mvn.w	r1, #14
 8014744:	4610      	mov	r0, r2
 8014746:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8014748:	6879      	ldr	r1, [r7, #4]
 801474a:	480a      	ldr	r0, [pc, #40]	; (8014774 <tcp_input_delayed_close+0x7c>)
 801474c:	f7ff fa50 	bl	8013bf0 <tcp_pcb_remove>
    tcp_free(pcb);
 8014750:	6878      	ldr	r0, [r7, #4]
 8014752:	f7fd fe35 	bl	80123c0 <tcp_free>
    return 1;
 8014756:	2301      	movs	r3, #1
 8014758:	e000      	b.n	801475c <tcp_input_delayed_close+0x64>
  }
  return 0;
 801475a:	2300      	movs	r3, #0
}
 801475c:	4618      	mov	r0, r3
 801475e:	3708      	adds	r7, #8
 8014760:	46bd      	mov	sp, r7
 8014762:	bd80      	pop	{r7, pc}
 8014764:	0801ea14 	.word	0x0801ea14
 8014768:	0801ebe4 	.word	0x0801ebe4
 801476c:	0801ea60 	.word	0x0801ea60
 8014770:	200110cd 	.word	0x200110cd
 8014774:	20011094 	.word	0x20011094

08014778 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8014778:	b590      	push	{r4, r7, lr}
 801477a:	b08b      	sub	sp, #44	; 0x2c
 801477c:	af04      	add	r7, sp, #16
 801477e:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8014780:	4b6f      	ldr	r3, [pc, #444]	; (8014940 <tcp_listen_input+0x1c8>)
 8014782:	781b      	ldrb	r3, [r3, #0]
 8014784:	f003 0304 	and.w	r3, r3, #4
 8014788:	2b00      	cmp	r3, #0
 801478a:	f040 80d2 	bne.w	8014932 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	2b00      	cmp	r3, #0
 8014792:	d106      	bne.n	80147a2 <tcp_listen_input+0x2a>
 8014794:	4b6b      	ldr	r3, [pc, #428]	; (8014944 <tcp_listen_input+0x1cc>)
 8014796:	f240 2281 	movw	r2, #641	; 0x281
 801479a:	496b      	ldr	r1, [pc, #428]	; (8014948 <tcp_listen_input+0x1d0>)
 801479c:	486b      	ldr	r0, [pc, #428]	; (801494c <tcp_listen_input+0x1d4>)
 801479e:	f006 fef9 	bl	801b594 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80147a2:	4b67      	ldr	r3, [pc, #412]	; (8014940 <tcp_listen_input+0x1c8>)
 80147a4:	781b      	ldrb	r3, [r3, #0]
 80147a6:	f003 0310 	and.w	r3, r3, #16
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d019      	beq.n	80147e2 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80147ae:	4b68      	ldr	r3, [pc, #416]	; (8014950 <tcp_listen_input+0x1d8>)
 80147b0:	6819      	ldr	r1, [r3, #0]
 80147b2:	4b68      	ldr	r3, [pc, #416]	; (8014954 <tcp_listen_input+0x1dc>)
 80147b4:	881b      	ldrh	r3, [r3, #0]
 80147b6:	461a      	mov	r2, r3
 80147b8:	4b67      	ldr	r3, [pc, #412]	; (8014958 <tcp_listen_input+0x1e0>)
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80147be:	4b67      	ldr	r3, [pc, #412]	; (801495c <tcp_listen_input+0x1e4>)
 80147c0:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80147c2:	885b      	ldrh	r3, [r3, #2]
 80147c4:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80147c6:	4a65      	ldr	r2, [pc, #404]	; (801495c <tcp_listen_input+0x1e4>)
 80147c8:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80147ca:	8812      	ldrh	r2, [r2, #0]
 80147cc:	b292      	uxth	r2, r2
 80147ce:	9202      	str	r2, [sp, #8]
 80147d0:	9301      	str	r3, [sp, #4]
 80147d2:	4b63      	ldr	r3, [pc, #396]	; (8014960 <tcp_listen_input+0x1e8>)
 80147d4:	9300      	str	r3, [sp, #0]
 80147d6:	4b63      	ldr	r3, [pc, #396]	; (8014964 <tcp_listen_input+0x1ec>)
 80147d8:	4602      	mov	r2, r0
 80147da:	6878      	ldr	r0, [r7, #4]
 80147dc:	f003 fbd8 	bl	8017f90 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80147e0:	e0a9      	b.n	8014936 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80147e2:	4b57      	ldr	r3, [pc, #348]	; (8014940 <tcp_listen_input+0x1c8>)
 80147e4:	781b      	ldrb	r3, [r3, #0]
 80147e6:	f003 0302 	and.w	r3, r3, #2
 80147ea:	2b00      	cmp	r3, #0
 80147ec:	f000 80a3 	beq.w	8014936 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 80147f0:	687b      	ldr	r3, [r7, #4]
 80147f2:	7d5b      	ldrb	r3, [r3, #21]
 80147f4:	4618      	mov	r0, r3
 80147f6:	f7ff f859 	bl	80138ac <tcp_alloc>
 80147fa:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80147fc:	697b      	ldr	r3, [r7, #20]
 80147fe:	2b00      	cmp	r3, #0
 8014800:	d111      	bne.n	8014826 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8014802:	687b      	ldr	r3, [r7, #4]
 8014804:	699b      	ldr	r3, [r3, #24]
 8014806:	2b00      	cmp	r3, #0
 8014808:	d00a      	beq.n	8014820 <tcp_listen_input+0xa8>
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	699b      	ldr	r3, [r3, #24]
 801480e:	687a      	ldr	r2, [r7, #4]
 8014810:	6910      	ldr	r0, [r2, #16]
 8014812:	f04f 32ff 	mov.w	r2, #4294967295
 8014816:	2100      	movs	r1, #0
 8014818:	4798      	blx	r3
 801481a:	4603      	mov	r3, r0
 801481c:	73bb      	strb	r3, [r7, #14]
      return;
 801481e:	e08b      	b.n	8014938 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8014820:	23f0      	movs	r3, #240	; 0xf0
 8014822:	73bb      	strb	r3, [r7, #14]
      return;
 8014824:	e088      	b.n	8014938 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8014826:	4b50      	ldr	r3, [pc, #320]	; (8014968 <tcp_listen_input+0x1f0>)
 8014828:	695a      	ldr	r2, [r3, #20]
 801482a:	697b      	ldr	r3, [r7, #20]
 801482c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801482e:	4b4e      	ldr	r3, [pc, #312]	; (8014968 <tcp_listen_input+0x1f0>)
 8014830:	691a      	ldr	r2, [r3, #16]
 8014832:	697b      	ldr	r3, [r7, #20]
 8014834:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8014836:	687b      	ldr	r3, [r7, #4]
 8014838:	8ada      	ldrh	r2, [r3, #22]
 801483a:	697b      	ldr	r3, [r7, #20]
 801483c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801483e:	4b47      	ldr	r3, [pc, #284]	; (801495c <tcp_listen_input+0x1e4>)
 8014840:	681b      	ldr	r3, [r3, #0]
 8014842:	881b      	ldrh	r3, [r3, #0]
 8014844:	b29a      	uxth	r2, r3
 8014846:	697b      	ldr	r3, [r7, #20]
 8014848:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801484a:	697b      	ldr	r3, [r7, #20]
 801484c:	2203      	movs	r2, #3
 801484e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8014850:	4b41      	ldr	r3, [pc, #260]	; (8014958 <tcp_listen_input+0x1e0>)
 8014852:	681b      	ldr	r3, [r3, #0]
 8014854:	1c5a      	adds	r2, r3, #1
 8014856:	697b      	ldr	r3, [r7, #20]
 8014858:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801485a:	697b      	ldr	r3, [r7, #20]
 801485c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801485e:	697b      	ldr	r3, [r7, #20]
 8014860:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 8014862:	6978      	ldr	r0, [r7, #20]
 8014864:	f7ff fa58 	bl	8013d18 <tcp_next_iss>
 8014868:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 801486a:	697b      	ldr	r3, [r7, #20]
 801486c:	693a      	ldr	r2, [r7, #16]
 801486e:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8014870:	697b      	ldr	r3, [r7, #20]
 8014872:	693a      	ldr	r2, [r7, #16]
 8014874:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 8014876:	697b      	ldr	r3, [r7, #20]
 8014878:	693a      	ldr	r2, [r7, #16]
 801487a:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 801487c:	697b      	ldr	r3, [r7, #20]
 801487e:	693a      	ldr	r2, [r7, #16]
 8014880:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 8014882:	4b35      	ldr	r3, [pc, #212]	; (8014958 <tcp_listen_input+0x1e0>)
 8014884:	681b      	ldr	r3, [r3, #0]
 8014886:	1e5a      	subs	r2, r3, #1
 8014888:	697b      	ldr	r3, [r7, #20]
 801488a:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 801488c:	687b      	ldr	r3, [r7, #4]
 801488e:	691a      	ldr	r2, [r3, #16]
 8014890:	697b      	ldr	r3, [r7, #20]
 8014892:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8014894:	697b      	ldr	r3, [r7, #20]
 8014896:	687a      	ldr	r2, [r7, #4]
 8014898:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 801489a:	687b      	ldr	r3, [r7, #4]
 801489c:	7a5b      	ldrb	r3, [r3, #9]
 801489e:	f003 030c 	and.w	r3, r3, #12
 80148a2:	b2da      	uxtb	r2, r3
 80148a4:	697b      	ldr	r3, [r7, #20]
 80148a6:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	7a1a      	ldrb	r2, [r3, #8]
 80148ac:	697b      	ldr	r3, [r7, #20]
 80148ae:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80148b0:	4b2e      	ldr	r3, [pc, #184]	; (801496c <tcp_listen_input+0x1f4>)
 80148b2:	681a      	ldr	r2, [r3, #0]
 80148b4:	697b      	ldr	r3, [r7, #20]
 80148b6:	60da      	str	r2, [r3, #12]
 80148b8:	4a2c      	ldr	r2, [pc, #176]	; (801496c <tcp_listen_input+0x1f4>)
 80148ba:	697b      	ldr	r3, [r7, #20]
 80148bc:	6013      	str	r3, [r2, #0]
 80148be:	f003 fd29 	bl	8018314 <tcp_timer_needed>
 80148c2:	4b2b      	ldr	r3, [pc, #172]	; (8014970 <tcp_listen_input+0x1f8>)
 80148c4:	2201      	movs	r2, #1
 80148c6:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80148c8:	6978      	ldr	r0, [r7, #20]
 80148ca:	f001 fd8f 	bl	80163ec <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80148ce:	4b23      	ldr	r3, [pc, #140]	; (801495c <tcp_listen_input+0x1e4>)
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	89db      	ldrh	r3, [r3, #14]
 80148d4:	b29a      	uxth	r2, r3
 80148d6:	697b      	ldr	r3, [r7, #20]
 80148d8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80148dc:	697b      	ldr	r3, [r7, #20]
 80148de:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80148e2:	697b      	ldr	r3, [r7, #20]
 80148e4:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80148e8:	697b      	ldr	r3, [r7, #20]
 80148ea:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80148ec:	697b      	ldr	r3, [r7, #20]
 80148ee:	3304      	adds	r3, #4
 80148f0:	4618      	mov	r0, r3
 80148f2:	f005 fa63 	bl	8019dbc <ip4_route>
 80148f6:	4601      	mov	r1, r0
 80148f8:	697b      	ldr	r3, [r7, #20]
 80148fa:	3304      	adds	r3, #4
 80148fc:	461a      	mov	r2, r3
 80148fe:	4620      	mov	r0, r4
 8014900:	f7ff fa30 	bl	8013d64 <tcp_eff_send_mss_netif>
 8014904:	4603      	mov	r3, r0
 8014906:	461a      	mov	r2, r3
 8014908:	697b      	ldr	r3, [r7, #20]
 801490a:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801490c:	2112      	movs	r1, #18
 801490e:	6978      	ldr	r0, [r7, #20]
 8014910:	f002 fc9c 	bl	801724c <tcp_enqueue_flags>
 8014914:	4603      	mov	r3, r0
 8014916:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8014918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801491c:	2b00      	cmp	r3, #0
 801491e:	d004      	beq.n	801492a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8014920:	2100      	movs	r1, #0
 8014922:	6978      	ldr	r0, [r7, #20]
 8014924:	f7fd ffd2 	bl	80128cc <tcp_abandon>
      return;
 8014928:	e006      	b.n	8014938 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801492a:	6978      	ldr	r0, [r7, #20]
 801492c:	f002 fd7c 	bl	8017428 <tcp_output>
  return;
 8014930:	e001      	b.n	8014936 <tcp_listen_input+0x1be>
    return;
 8014932:	bf00      	nop
 8014934:	e000      	b.n	8014938 <tcp_listen_input+0x1c0>
  return;
 8014936:	bf00      	nop
}
 8014938:	371c      	adds	r7, #28
 801493a:	46bd      	mov	sp, r7
 801493c:	bd90      	pop	{r4, r7, pc}
 801493e:	bf00      	nop
 8014940:	200110cc 	.word	0x200110cc
 8014944:	0801ea14 	.word	0x0801ea14
 8014948:	0801ec0c 	.word	0x0801ec0c
 801494c:	0801ea60 	.word	0x0801ea60
 8014950:	200110c4 	.word	0x200110c4
 8014954:	200110ca 	.word	0x200110ca
 8014958:	200110c0 	.word	0x200110c0
 801495c:	200110b0 	.word	0x200110b0
 8014960:	2000d944 	.word	0x2000d944
 8014964:	2000d948 	.word	0x2000d948
 8014968:	2000d934 	.word	0x2000d934
 801496c:	20011094 	.word	0x20011094
 8014970:	2001109c 	.word	0x2001109c

08014974 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 8014974:	b580      	push	{r7, lr}
 8014976:	b086      	sub	sp, #24
 8014978:	af04      	add	r7, sp, #16
 801497a:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 801497c:	4b2f      	ldr	r3, [pc, #188]	; (8014a3c <tcp_timewait_input+0xc8>)
 801497e:	781b      	ldrb	r3, [r3, #0]
 8014980:	f003 0304 	and.w	r3, r3, #4
 8014984:	2b00      	cmp	r3, #0
 8014986:	d153      	bne.n	8014a30 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d106      	bne.n	801499c <tcp_timewait_input+0x28>
 801498e:	4b2c      	ldr	r3, [pc, #176]	; (8014a40 <tcp_timewait_input+0xcc>)
 8014990:	f240 22ee 	movw	r2, #750	; 0x2ee
 8014994:	492b      	ldr	r1, [pc, #172]	; (8014a44 <tcp_timewait_input+0xd0>)
 8014996:	482c      	ldr	r0, [pc, #176]	; (8014a48 <tcp_timewait_input+0xd4>)
 8014998:	f006 fdfc 	bl	801b594 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 801499c:	4b27      	ldr	r3, [pc, #156]	; (8014a3c <tcp_timewait_input+0xc8>)
 801499e:	781b      	ldrb	r3, [r3, #0]
 80149a0:	f003 0302 	and.w	r3, r3, #2
 80149a4:	2b00      	cmp	r3, #0
 80149a6:	d02a      	beq.n	80149fe <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80149a8:	4b28      	ldr	r3, [pc, #160]	; (8014a4c <tcp_timewait_input+0xd8>)
 80149aa:	681a      	ldr	r2, [r3, #0]
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80149b0:	1ad3      	subs	r3, r2, r3
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	db2d      	blt.n	8014a12 <tcp_timewait_input+0x9e>
 80149b6:	4b25      	ldr	r3, [pc, #148]	; (8014a4c <tcp_timewait_input+0xd8>)
 80149b8:	681a      	ldr	r2, [r3, #0]
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80149be:	6879      	ldr	r1, [r7, #4]
 80149c0:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80149c2:	440b      	add	r3, r1
 80149c4:	1ad3      	subs	r3, r2, r3
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	dc23      	bgt.n	8014a12 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80149ca:	4b21      	ldr	r3, [pc, #132]	; (8014a50 <tcp_timewait_input+0xdc>)
 80149cc:	6819      	ldr	r1, [r3, #0]
 80149ce:	4b21      	ldr	r3, [pc, #132]	; (8014a54 <tcp_timewait_input+0xe0>)
 80149d0:	881b      	ldrh	r3, [r3, #0]
 80149d2:	461a      	mov	r2, r3
 80149d4:	4b1d      	ldr	r3, [pc, #116]	; (8014a4c <tcp_timewait_input+0xd8>)
 80149d6:	681b      	ldr	r3, [r3, #0]
 80149d8:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80149da:	4b1f      	ldr	r3, [pc, #124]	; (8014a58 <tcp_timewait_input+0xe4>)
 80149dc:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80149de:	885b      	ldrh	r3, [r3, #2]
 80149e0:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80149e2:	4a1d      	ldr	r2, [pc, #116]	; (8014a58 <tcp_timewait_input+0xe4>)
 80149e4:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80149e6:	8812      	ldrh	r2, [r2, #0]
 80149e8:	b292      	uxth	r2, r2
 80149ea:	9202      	str	r2, [sp, #8]
 80149ec:	9301      	str	r3, [sp, #4]
 80149ee:	4b1b      	ldr	r3, [pc, #108]	; (8014a5c <tcp_timewait_input+0xe8>)
 80149f0:	9300      	str	r3, [sp, #0]
 80149f2:	4b1b      	ldr	r3, [pc, #108]	; (8014a60 <tcp_timewait_input+0xec>)
 80149f4:	4602      	mov	r2, r0
 80149f6:	6878      	ldr	r0, [r7, #4]
 80149f8:	f003 faca 	bl	8017f90 <tcp_rst>
      return;
 80149fc:	e01b      	b.n	8014a36 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80149fe:	4b0f      	ldr	r3, [pc, #60]	; (8014a3c <tcp_timewait_input+0xc8>)
 8014a00:	781b      	ldrb	r3, [r3, #0]
 8014a02:	f003 0301 	and.w	r3, r3, #1
 8014a06:	2b00      	cmp	r3, #0
 8014a08:	d003      	beq.n	8014a12 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8014a0a:	4b16      	ldr	r3, [pc, #88]	; (8014a64 <tcp_timewait_input+0xf0>)
 8014a0c:	681a      	ldr	r2, [r3, #0]
 8014a0e:	687b      	ldr	r3, [r7, #4]
 8014a10:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8014a12:	4b10      	ldr	r3, [pc, #64]	; (8014a54 <tcp_timewait_input+0xe0>)
 8014a14:	881b      	ldrh	r3, [r3, #0]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d00c      	beq.n	8014a34 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	8b5b      	ldrh	r3, [r3, #26]
 8014a1e:	f043 0302 	orr.w	r3, r3, #2
 8014a22:	b29a      	uxth	r2, r3
 8014a24:	687b      	ldr	r3, [r7, #4]
 8014a26:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014a28:	6878      	ldr	r0, [r7, #4]
 8014a2a:	f002 fcfd 	bl	8017428 <tcp_output>
  }
  return;
 8014a2e:	e001      	b.n	8014a34 <tcp_timewait_input+0xc0>
    return;
 8014a30:	bf00      	nop
 8014a32:	e000      	b.n	8014a36 <tcp_timewait_input+0xc2>
  return;
 8014a34:	bf00      	nop
}
 8014a36:	3708      	adds	r7, #8
 8014a38:	46bd      	mov	sp, r7
 8014a3a:	bd80      	pop	{r7, pc}
 8014a3c:	200110cc 	.word	0x200110cc
 8014a40:	0801ea14 	.word	0x0801ea14
 8014a44:	0801ec2c 	.word	0x0801ec2c
 8014a48:	0801ea60 	.word	0x0801ea60
 8014a4c:	200110c0 	.word	0x200110c0
 8014a50:	200110c4 	.word	0x200110c4
 8014a54:	200110ca 	.word	0x200110ca
 8014a58:	200110b0 	.word	0x200110b0
 8014a5c:	2000d944 	.word	0x2000d944
 8014a60:	2000d948 	.word	0x2000d948
 8014a64:	20011088 	.word	0x20011088

08014a68 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8014a68:	b590      	push	{r4, r7, lr}
 8014a6a:	b08d      	sub	sp, #52	; 0x34
 8014a6c:	af04      	add	r7, sp, #16
 8014a6e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8014a70:	2300      	movs	r3, #0
 8014a72:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 8014a74:	2300      	movs	r3, #0
 8014a76:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	2b00      	cmp	r3, #0
 8014a7c:	d106      	bne.n	8014a8c <tcp_process+0x24>
 8014a7e:	4b9d      	ldr	r3, [pc, #628]	; (8014cf4 <tcp_process+0x28c>)
 8014a80:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8014a84:	499c      	ldr	r1, [pc, #624]	; (8014cf8 <tcp_process+0x290>)
 8014a86:	489d      	ldr	r0, [pc, #628]	; (8014cfc <tcp_process+0x294>)
 8014a88:	f006 fd84 	bl	801b594 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8014a8c:	4b9c      	ldr	r3, [pc, #624]	; (8014d00 <tcp_process+0x298>)
 8014a8e:	781b      	ldrb	r3, [r3, #0]
 8014a90:	f003 0304 	and.w	r3, r3, #4
 8014a94:	2b00      	cmp	r3, #0
 8014a96:	d04e      	beq.n	8014b36 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8014a98:	687b      	ldr	r3, [r7, #4]
 8014a9a:	7d1b      	ldrb	r3, [r3, #20]
 8014a9c:	2b02      	cmp	r3, #2
 8014a9e:	d108      	bne.n	8014ab2 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014aa4:	4b97      	ldr	r3, [pc, #604]	; (8014d04 <tcp_process+0x29c>)
 8014aa6:	681b      	ldr	r3, [r3, #0]
 8014aa8:	429a      	cmp	r2, r3
 8014aaa:	d123      	bne.n	8014af4 <tcp_process+0x8c>
        acceptable = 1;
 8014aac:	2301      	movs	r3, #1
 8014aae:	76fb      	strb	r3, [r7, #27]
 8014ab0:	e020      	b.n	8014af4 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014ab6:	4b94      	ldr	r3, [pc, #592]	; (8014d08 <tcp_process+0x2a0>)
 8014ab8:	681b      	ldr	r3, [r3, #0]
 8014aba:	429a      	cmp	r2, r3
 8014abc:	d102      	bne.n	8014ac4 <tcp_process+0x5c>
        acceptable = 1;
 8014abe:	2301      	movs	r3, #1
 8014ac0:	76fb      	strb	r3, [r7, #27]
 8014ac2:	e017      	b.n	8014af4 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8014ac4:	4b90      	ldr	r3, [pc, #576]	; (8014d08 <tcp_process+0x2a0>)
 8014ac6:	681a      	ldr	r2, [r3, #0]
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014acc:	1ad3      	subs	r3, r2, r3
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	db10      	blt.n	8014af4 <tcp_process+0x8c>
 8014ad2:	4b8d      	ldr	r3, [pc, #564]	; (8014d08 <tcp_process+0x2a0>)
 8014ad4:	681a      	ldr	r2, [r3, #0]
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014ada:	6879      	ldr	r1, [r7, #4]
 8014adc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8014ade:	440b      	add	r3, r1
 8014ae0:	1ad3      	subs	r3, r2, r3
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	dc06      	bgt.n	8014af4 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	8b5b      	ldrh	r3, [r3, #26]
 8014aea:	f043 0302 	orr.w	r3, r3, #2
 8014aee:	b29a      	uxth	r2, r3
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8014af4:	7efb      	ldrb	r3, [r7, #27]
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d01b      	beq.n	8014b32 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	7d1b      	ldrb	r3, [r3, #20]
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d106      	bne.n	8014b10 <tcp_process+0xa8>
 8014b02:	4b7c      	ldr	r3, [pc, #496]	; (8014cf4 <tcp_process+0x28c>)
 8014b04:	f44f 724e 	mov.w	r2, #824	; 0x338
 8014b08:	4980      	ldr	r1, [pc, #512]	; (8014d0c <tcp_process+0x2a4>)
 8014b0a:	487c      	ldr	r0, [pc, #496]	; (8014cfc <tcp_process+0x294>)
 8014b0c:	f006 fd42 	bl	801b594 <iprintf>
      recv_flags |= TF_RESET;
 8014b10:	4b7f      	ldr	r3, [pc, #508]	; (8014d10 <tcp_process+0x2a8>)
 8014b12:	781b      	ldrb	r3, [r3, #0]
 8014b14:	f043 0308 	orr.w	r3, r3, #8
 8014b18:	b2da      	uxtb	r2, r3
 8014b1a:	4b7d      	ldr	r3, [pc, #500]	; (8014d10 <tcp_process+0x2a8>)
 8014b1c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	8b5b      	ldrh	r3, [r3, #26]
 8014b22:	f023 0301 	bic.w	r3, r3, #1
 8014b26:	b29a      	uxth	r2, r3
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8014b2c:	f06f 030d 	mvn.w	r3, #13
 8014b30:	e37a      	b.n	8015228 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8014b32:	2300      	movs	r3, #0
 8014b34:	e378      	b.n	8015228 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8014b36:	4b72      	ldr	r3, [pc, #456]	; (8014d00 <tcp_process+0x298>)
 8014b38:	781b      	ldrb	r3, [r3, #0]
 8014b3a:	f003 0302 	and.w	r3, r3, #2
 8014b3e:	2b00      	cmp	r3, #0
 8014b40:	d010      	beq.n	8014b64 <tcp_process+0xfc>
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	7d1b      	ldrb	r3, [r3, #20]
 8014b46:	2b02      	cmp	r3, #2
 8014b48:	d00c      	beq.n	8014b64 <tcp_process+0xfc>
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	7d1b      	ldrb	r3, [r3, #20]
 8014b4e:	2b03      	cmp	r3, #3
 8014b50:	d008      	beq.n	8014b64 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	8b5b      	ldrh	r3, [r3, #26]
 8014b56:	f043 0302 	orr.w	r3, r3, #2
 8014b5a:	b29a      	uxth	r2, r3
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8014b60:	2300      	movs	r3, #0
 8014b62:	e361      	b.n	8015228 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	8b5b      	ldrh	r3, [r3, #26]
 8014b68:	f003 0310 	and.w	r3, r3, #16
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	d103      	bne.n	8014b78 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8014b70:	4b68      	ldr	r3, [pc, #416]	; (8014d14 <tcp_process+0x2ac>)
 8014b72:	681a      	ldr	r2, [r3, #0]
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	2200      	movs	r2, #0
 8014b7c:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	2200      	movs	r2, #0
 8014b84:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8014b88:	6878      	ldr	r0, [r7, #4]
 8014b8a:	f001 fc2f 	bl	80163ec <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8014b8e:	687b      	ldr	r3, [r7, #4]
 8014b90:	7d1b      	ldrb	r3, [r3, #20]
 8014b92:	3b02      	subs	r3, #2
 8014b94:	2b07      	cmp	r3, #7
 8014b96:	f200 8337 	bhi.w	8015208 <tcp_process+0x7a0>
 8014b9a:	a201      	add	r2, pc, #4	; (adr r2, 8014ba0 <tcp_process+0x138>)
 8014b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014ba0:	08014bc1 	.word	0x08014bc1
 8014ba4:	08014df1 	.word	0x08014df1
 8014ba8:	08014f69 	.word	0x08014f69
 8014bac:	08014f93 	.word	0x08014f93
 8014bb0:	080150b7 	.word	0x080150b7
 8014bb4:	08014f69 	.word	0x08014f69
 8014bb8:	08015143 	.word	0x08015143
 8014bbc:	080151d3 	.word	0x080151d3
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8014bc0:	4b4f      	ldr	r3, [pc, #316]	; (8014d00 <tcp_process+0x298>)
 8014bc2:	781b      	ldrb	r3, [r3, #0]
 8014bc4:	f003 0310 	and.w	r3, r3, #16
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	f000 80e4 	beq.w	8014d96 <tcp_process+0x32e>
 8014bce:	4b4c      	ldr	r3, [pc, #304]	; (8014d00 <tcp_process+0x298>)
 8014bd0:	781b      	ldrb	r3, [r3, #0]
 8014bd2:	f003 0302 	and.w	r3, r3, #2
 8014bd6:	2b00      	cmp	r3, #0
 8014bd8:	f000 80dd 	beq.w	8014d96 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8014bdc:	687b      	ldr	r3, [r7, #4]
 8014bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014be0:	1c5a      	adds	r2, r3, #1
 8014be2:	4b48      	ldr	r3, [pc, #288]	; (8014d04 <tcp_process+0x29c>)
 8014be4:	681b      	ldr	r3, [r3, #0]
 8014be6:	429a      	cmp	r2, r3
 8014be8:	f040 80d5 	bne.w	8014d96 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8014bec:	4b46      	ldr	r3, [pc, #280]	; (8014d08 <tcp_process+0x2a0>)
 8014bee:	681b      	ldr	r3, [r3, #0]
 8014bf0:	1c5a      	adds	r2, r3, #1
 8014bf2:	687b      	ldr	r3, [r7, #4]
 8014bf4:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8014bfe:	4b41      	ldr	r3, [pc, #260]	; (8014d04 <tcp_process+0x29c>)
 8014c00:	681a      	ldr	r2, [r3, #0]
 8014c02:	687b      	ldr	r3, [r7, #4]
 8014c04:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8014c06:	4b44      	ldr	r3, [pc, #272]	; (8014d18 <tcp_process+0x2b0>)
 8014c08:	681b      	ldr	r3, [r3, #0]
 8014c0a:	89db      	ldrh	r3, [r3, #14]
 8014c0c:	b29a      	uxth	r2, r3
 8014c0e:	687b      	ldr	r3, [r7, #4]
 8014c10:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8014c14:	687b      	ldr	r3, [r7, #4]
 8014c16:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8014c20:	4b39      	ldr	r3, [pc, #228]	; (8014d08 <tcp_process+0x2a0>)
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	1e5a      	subs	r2, r3, #1
 8014c26:	687b      	ldr	r3, [r7, #4]
 8014c28:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8014c2a:	687b      	ldr	r3, [r7, #4]
 8014c2c:	2204      	movs	r2, #4
 8014c2e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8014c30:	687b      	ldr	r3, [r7, #4]
 8014c32:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	3304      	adds	r3, #4
 8014c38:	4618      	mov	r0, r3
 8014c3a:	f005 f8bf 	bl	8019dbc <ip4_route>
 8014c3e:	4601      	mov	r1, r0
 8014c40:	687b      	ldr	r3, [r7, #4]
 8014c42:	3304      	adds	r3, #4
 8014c44:	461a      	mov	r2, r3
 8014c46:	4620      	mov	r0, r4
 8014c48:	f7ff f88c 	bl	8013d64 <tcp_eff_send_mss_netif>
 8014c4c:	4603      	mov	r3, r0
 8014c4e:	461a      	mov	r2, r3
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014c58:	009a      	lsls	r2, r3, #2
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014c5e:	005b      	lsls	r3, r3, #1
 8014c60:	f241 111c 	movw	r1, #4380	; 0x111c
 8014c64:	428b      	cmp	r3, r1
 8014c66:	bf38      	it	cc
 8014c68:	460b      	movcc	r3, r1
 8014c6a:	429a      	cmp	r2, r3
 8014c6c:	d204      	bcs.n	8014c78 <tcp_process+0x210>
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014c72:	009b      	lsls	r3, r3, #2
 8014c74:	b29b      	uxth	r3, r3
 8014c76:	e00d      	b.n	8014c94 <tcp_process+0x22c>
 8014c78:	687b      	ldr	r3, [r7, #4]
 8014c7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014c7c:	005b      	lsls	r3, r3, #1
 8014c7e:	f241 121c 	movw	r2, #4380	; 0x111c
 8014c82:	4293      	cmp	r3, r2
 8014c84:	d904      	bls.n	8014c90 <tcp_process+0x228>
 8014c86:	687b      	ldr	r3, [r7, #4]
 8014c88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014c8a:	005b      	lsls	r3, r3, #1
 8014c8c:	b29b      	uxth	r3, r3
 8014c8e:	e001      	b.n	8014c94 <tcp_process+0x22c>
 8014c90:	f241 131c 	movw	r3, #4380	; 0x111c
 8014c94:	687a      	ldr	r2, [r7, #4]
 8014c96:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	d106      	bne.n	8014cb2 <tcp_process+0x24a>
 8014ca4:	4b13      	ldr	r3, [pc, #76]	; (8014cf4 <tcp_process+0x28c>)
 8014ca6:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8014caa:	491c      	ldr	r1, [pc, #112]	; (8014d1c <tcp_process+0x2b4>)
 8014cac:	4813      	ldr	r0, [pc, #76]	; (8014cfc <tcp_process+0x294>)
 8014cae:	f006 fc71 	bl	801b594 <iprintf>
        --pcb->snd_queuelen;
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014cb8:	3b01      	subs	r3, #1
 8014cba:	b29a      	uxth	r2, r3
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014cc6:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8014cc8:	69fb      	ldr	r3, [r7, #28]
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	d12a      	bne.n	8014d24 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014cd2:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8014cd4:	69fb      	ldr	r3, [r7, #28]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d106      	bne.n	8014ce8 <tcp_process+0x280>
 8014cda:	4b06      	ldr	r3, [pc, #24]	; (8014cf4 <tcp_process+0x28c>)
 8014cdc:	f44f 725d 	mov.w	r2, #884	; 0x374
 8014ce0:	490f      	ldr	r1, [pc, #60]	; (8014d20 <tcp_process+0x2b8>)
 8014ce2:	4806      	ldr	r0, [pc, #24]	; (8014cfc <tcp_process+0x294>)
 8014ce4:	f006 fc56 	bl	801b594 <iprintf>
          pcb->unsent = rseg->next;
 8014ce8:	69fb      	ldr	r3, [r7, #28]
 8014cea:	681a      	ldr	r2, [r3, #0]
 8014cec:	687b      	ldr	r3, [r7, #4]
 8014cee:	66da      	str	r2, [r3, #108]	; 0x6c
 8014cf0:	e01c      	b.n	8014d2c <tcp_process+0x2c4>
 8014cf2:	bf00      	nop
 8014cf4:	0801ea14 	.word	0x0801ea14
 8014cf8:	0801ec4c 	.word	0x0801ec4c
 8014cfc:	0801ea60 	.word	0x0801ea60
 8014d00:	200110cc 	.word	0x200110cc
 8014d04:	200110c4 	.word	0x200110c4
 8014d08:	200110c0 	.word	0x200110c0
 8014d0c:	0801ec68 	.word	0x0801ec68
 8014d10:	200110cd 	.word	0x200110cd
 8014d14:	20011088 	.word	0x20011088
 8014d18:	200110b0 	.word	0x200110b0
 8014d1c:	0801ec88 	.word	0x0801ec88
 8014d20:	0801eca0 	.word	0x0801eca0
        } else {
          pcb->unacked = rseg->next;
 8014d24:	69fb      	ldr	r3, [r7, #28]
 8014d26:	681a      	ldr	r2, [r3, #0]
 8014d28:	687b      	ldr	r3, [r7, #4]
 8014d2a:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8014d2c:	69f8      	ldr	r0, [r7, #28]
 8014d2e:	f7fe fc54 	bl	80135da <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8014d32:	687b      	ldr	r3, [r7, #4]
 8014d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d104      	bne.n	8014d44 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014d40:	861a      	strh	r2, [r3, #48]	; 0x30
 8014d42:	e006      	b.n	8014d52 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	2200      	movs	r2, #0
 8014d48:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	2200      	movs	r2, #0
 8014d4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8014d52:	687b      	ldr	r3, [r7, #4]
 8014d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014d58:	2b00      	cmp	r3, #0
 8014d5a:	d00a      	beq.n	8014d72 <tcp_process+0x30a>
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014d62:	687a      	ldr	r2, [r7, #4]
 8014d64:	6910      	ldr	r0, [r2, #16]
 8014d66:	2200      	movs	r2, #0
 8014d68:	6879      	ldr	r1, [r7, #4]
 8014d6a:	4798      	blx	r3
 8014d6c:	4603      	mov	r3, r0
 8014d6e:	76bb      	strb	r3, [r7, #26]
 8014d70:	e001      	b.n	8014d76 <tcp_process+0x30e>
 8014d72:	2300      	movs	r3, #0
 8014d74:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8014d76:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014d7a:	f113 0f0d 	cmn.w	r3, #13
 8014d7e:	d102      	bne.n	8014d86 <tcp_process+0x31e>
          return ERR_ABRT;
 8014d80:	f06f 030c 	mvn.w	r3, #12
 8014d84:	e250      	b.n	8015228 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8014d86:	687b      	ldr	r3, [r7, #4]
 8014d88:	8b5b      	ldrh	r3, [r3, #26]
 8014d8a:	f043 0302 	orr.w	r3, r3, #2
 8014d8e:	b29a      	uxth	r2, r3
 8014d90:	687b      	ldr	r3, [r7, #4]
 8014d92:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8014d94:	e23a      	b.n	801520c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8014d96:	4b98      	ldr	r3, [pc, #608]	; (8014ff8 <tcp_process+0x590>)
 8014d98:	781b      	ldrb	r3, [r3, #0]
 8014d9a:	f003 0310 	and.w	r3, r3, #16
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	f000 8234 	beq.w	801520c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014da4:	4b95      	ldr	r3, [pc, #596]	; (8014ffc <tcp_process+0x594>)
 8014da6:	6819      	ldr	r1, [r3, #0]
 8014da8:	4b95      	ldr	r3, [pc, #596]	; (8015000 <tcp_process+0x598>)
 8014daa:	881b      	ldrh	r3, [r3, #0]
 8014dac:	461a      	mov	r2, r3
 8014dae:	4b95      	ldr	r3, [pc, #596]	; (8015004 <tcp_process+0x59c>)
 8014db0:	681b      	ldr	r3, [r3, #0]
 8014db2:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014db4:	4b94      	ldr	r3, [pc, #592]	; (8015008 <tcp_process+0x5a0>)
 8014db6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014db8:	885b      	ldrh	r3, [r3, #2]
 8014dba:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014dbc:	4a92      	ldr	r2, [pc, #584]	; (8015008 <tcp_process+0x5a0>)
 8014dbe:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014dc0:	8812      	ldrh	r2, [r2, #0]
 8014dc2:	b292      	uxth	r2, r2
 8014dc4:	9202      	str	r2, [sp, #8]
 8014dc6:	9301      	str	r3, [sp, #4]
 8014dc8:	4b90      	ldr	r3, [pc, #576]	; (801500c <tcp_process+0x5a4>)
 8014dca:	9300      	str	r3, [sp, #0]
 8014dcc:	4b90      	ldr	r3, [pc, #576]	; (8015010 <tcp_process+0x5a8>)
 8014dce:	4602      	mov	r2, r0
 8014dd0:	6878      	ldr	r0, [r7, #4]
 8014dd2:	f003 f8dd 	bl	8017f90 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014ddc:	2b05      	cmp	r3, #5
 8014dde:	f200 8215 	bhi.w	801520c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	2200      	movs	r2, #0
 8014de6:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8014de8:	6878      	ldr	r0, [r7, #4]
 8014dea:	f002 fea7 	bl	8017b3c <tcp_rexmit_rto>
      break;
 8014dee:	e20d      	b.n	801520c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8014df0:	4b81      	ldr	r3, [pc, #516]	; (8014ff8 <tcp_process+0x590>)
 8014df2:	781b      	ldrb	r3, [r3, #0]
 8014df4:	f003 0310 	and.w	r3, r3, #16
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	f000 80a1 	beq.w	8014f40 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014dfe:	4b7f      	ldr	r3, [pc, #508]	; (8014ffc <tcp_process+0x594>)
 8014e00:	681a      	ldr	r2, [r3, #0]
 8014e02:	687b      	ldr	r3, [r7, #4]
 8014e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014e06:	1ad3      	subs	r3, r2, r3
 8014e08:	3b01      	subs	r3, #1
 8014e0a:	2b00      	cmp	r3, #0
 8014e0c:	db7e      	blt.n	8014f0c <tcp_process+0x4a4>
 8014e0e:	4b7b      	ldr	r3, [pc, #492]	; (8014ffc <tcp_process+0x594>)
 8014e10:	681a      	ldr	r2, [r3, #0]
 8014e12:	687b      	ldr	r3, [r7, #4]
 8014e14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014e16:	1ad3      	subs	r3, r2, r3
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	dc77      	bgt.n	8014f0c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8014e1c:	687b      	ldr	r3, [r7, #4]
 8014e1e:	2204      	movs	r2, #4
 8014e20:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d102      	bne.n	8014e30 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8014e2a:	23fa      	movs	r3, #250	; 0xfa
 8014e2c:	76bb      	strb	r3, [r7, #26]
 8014e2e:	e01d      	b.n	8014e6c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014e34:	699b      	ldr	r3, [r3, #24]
 8014e36:	2b00      	cmp	r3, #0
 8014e38:	d106      	bne.n	8014e48 <tcp_process+0x3e0>
 8014e3a:	4b76      	ldr	r3, [pc, #472]	; (8015014 <tcp_process+0x5ac>)
 8014e3c:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8014e40:	4975      	ldr	r1, [pc, #468]	; (8015018 <tcp_process+0x5b0>)
 8014e42:	4876      	ldr	r0, [pc, #472]	; (801501c <tcp_process+0x5b4>)
 8014e44:	f006 fba6 	bl	801b594 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014e4c:	699b      	ldr	r3, [r3, #24]
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d00a      	beq.n	8014e68 <tcp_process+0x400>
 8014e52:	687b      	ldr	r3, [r7, #4]
 8014e54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014e56:	699b      	ldr	r3, [r3, #24]
 8014e58:	687a      	ldr	r2, [r7, #4]
 8014e5a:	6910      	ldr	r0, [r2, #16]
 8014e5c:	2200      	movs	r2, #0
 8014e5e:	6879      	ldr	r1, [r7, #4]
 8014e60:	4798      	blx	r3
 8014e62:	4603      	mov	r3, r0
 8014e64:	76bb      	strb	r3, [r7, #26]
 8014e66:	e001      	b.n	8014e6c <tcp_process+0x404>
 8014e68:	23f0      	movs	r3, #240	; 0xf0
 8014e6a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8014e6c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014e70:	2b00      	cmp	r3, #0
 8014e72:	d00a      	beq.n	8014e8a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8014e74:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014e78:	f113 0f0d 	cmn.w	r3, #13
 8014e7c:	d002      	beq.n	8014e84 <tcp_process+0x41c>
              tcp_abort(pcb);
 8014e7e:	6878      	ldr	r0, [r7, #4]
 8014e80:	f7fd fde2 	bl	8012a48 <tcp_abort>
            }
            return ERR_ABRT;
 8014e84:	f06f 030c 	mvn.w	r3, #12
 8014e88:	e1ce      	b.n	8015228 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8014e8a:	6878      	ldr	r0, [r7, #4]
 8014e8c:	f000 fae0 	bl	8015450 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8014e90:	4b63      	ldr	r3, [pc, #396]	; (8015020 <tcp_process+0x5b8>)
 8014e92:	881b      	ldrh	r3, [r3, #0]
 8014e94:	2b00      	cmp	r3, #0
 8014e96:	d005      	beq.n	8014ea4 <tcp_process+0x43c>
            recv_acked--;
 8014e98:	4b61      	ldr	r3, [pc, #388]	; (8015020 <tcp_process+0x5b8>)
 8014e9a:	881b      	ldrh	r3, [r3, #0]
 8014e9c:	3b01      	subs	r3, #1
 8014e9e:	b29a      	uxth	r2, r3
 8014ea0:	4b5f      	ldr	r3, [pc, #380]	; (8015020 <tcp_process+0x5b8>)
 8014ea2:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014ea8:	009a      	lsls	r2, r3, #2
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014eae:	005b      	lsls	r3, r3, #1
 8014eb0:	f241 111c 	movw	r1, #4380	; 0x111c
 8014eb4:	428b      	cmp	r3, r1
 8014eb6:	bf38      	it	cc
 8014eb8:	460b      	movcc	r3, r1
 8014eba:	429a      	cmp	r2, r3
 8014ebc:	d204      	bcs.n	8014ec8 <tcp_process+0x460>
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014ec2:	009b      	lsls	r3, r3, #2
 8014ec4:	b29b      	uxth	r3, r3
 8014ec6:	e00d      	b.n	8014ee4 <tcp_process+0x47c>
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014ecc:	005b      	lsls	r3, r3, #1
 8014ece:	f241 121c 	movw	r2, #4380	; 0x111c
 8014ed2:	4293      	cmp	r3, r2
 8014ed4:	d904      	bls.n	8014ee0 <tcp_process+0x478>
 8014ed6:	687b      	ldr	r3, [r7, #4]
 8014ed8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014eda:	005b      	lsls	r3, r3, #1
 8014edc:	b29b      	uxth	r3, r3
 8014ede:	e001      	b.n	8014ee4 <tcp_process+0x47c>
 8014ee0:	f241 131c 	movw	r3, #4380	; 0x111c
 8014ee4:	687a      	ldr	r2, [r7, #4]
 8014ee6:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8014eea:	4b4e      	ldr	r3, [pc, #312]	; (8015024 <tcp_process+0x5bc>)
 8014eec:	781b      	ldrb	r3, [r3, #0]
 8014eee:	f003 0320 	and.w	r3, r3, #32
 8014ef2:	2b00      	cmp	r3, #0
 8014ef4:	d037      	beq.n	8014f66 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	8b5b      	ldrh	r3, [r3, #26]
 8014efa:	f043 0302 	orr.w	r3, r3, #2
 8014efe:	b29a      	uxth	r2, r3
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8014f04:	687b      	ldr	r3, [r7, #4]
 8014f06:	2207      	movs	r2, #7
 8014f08:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8014f0a:	e02c      	b.n	8014f66 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014f0c:	4b3b      	ldr	r3, [pc, #236]	; (8014ffc <tcp_process+0x594>)
 8014f0e:	6819      	ldr	r1, [r3, #0]
 8014f10:	4b3b      	ldr	r3, [pc, #236]	; (8015000 <tcp_process+0x598>)
 8014f12:	881b      	ldrh	r3, [r3, #0]
 8014f14:	461a      	mov	r2, r3
 8014f16:	4b3b      	ldr	r3, [pc, #236]	; (8015004 <tcp_process+0x59c>)
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014f1c:	4b3a      	ldr	r3, [pc, #232]	; (8015008 <tcp_process+0x5a0>)
 8014f1e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014f20:	885b      	ldrh	r3, [r3, #2]
 8014f22:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014f24:	4a38      	ldr	r2, [pc, #224]	; (8015008 <tcp_process+0x5a0>)
 8014f26:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014f28:	8812      	ldrh	r2, [r2, #0]
 8014f2a:	b292      	uxth	r2, r2
 8014f2c:	9202      	str	r2, [sp, #8]
 8014f2e:	9301      	str	r3, [sp, #4]
 8014f30:	4b36      	ldr	r3, [pc, #216]	; (801500c <tcp_process+0x5a4>)
 8014f32:	9300      	str	r3, [sp, #0]
 8014f34:	4b36      	ldr	r3, [pc, #216]	; (8015010 <tcp_process+0x5a8>)
 8014f36:	4602      	mov	r2, r0
 8014f38:	6878      	ldr	r0, [r7, #4]
 8014f3a:	f003 f829 	bl	8017f90 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8014f3e:	e167      	b.n	8015210 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8014f40:	4b2d      	ldr	r3, [pc, #180]	; (8014ff8 <tcp_process+0x590>)
 8014f42:	781b      	ldrb	r3, [r3, #0]
 8014f44:	f003 0302 	and.w	r3, r3, #2
 8014f48:	2b00      	cmp	r3, #0
 8014f4a:	f000 8161 	beq.w	8015210 <tcp_process+0x7a8>
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014f52:	1e5a      	subs	r2, r3, #1
 8014f54:	4b2b      	ldr	r3, [pc, #172]	; (8015004 <tcp_process+0x59c>)
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	429a      	cmp	r2, r3
 8014f5a:	f040 8159 	bne.w	8015210 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8014f5e:	6878      	ldr	r0, [r7, #4]
 8014f60:	f002 fe0e 	bl	8017b80 <tcp_rexmit>
      break;
 8014f64:	e154      	b.n	8015210 <tcp_process+0x7a8>
 8014f66:	e153      	b.n	8015210 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8014f68:	6878      	ldr	r0, [r7, #4]
 8014f6a:	f000 fa71 	bl	8015450 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8014f6e:	4b2d      	ldr	r3, [pc, #180]	; (8015024 <tcp_process+0x5bc>)
 8014f70:	781b      	ldrb	r3, [r3, #0]
 8014f72:	f003 0320 	and.w	r3, r3, #32
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	f000 814c 	beq.w	8015214 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	8b5b      	ldrh	r3, [r3, #26]
 8014f80:	f043 0302 	orr.w	r3, r3, #2
 8014f84:	b29a      	uxth	r2, r3
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8014f8a:	687b      	ldr	r3, [r7, #4]
 8014f8c:	2207      	movs	r2, #7
 8014f8e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014f90:	e140      	b.n	8015214 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8014f92:	6878      	ldr	r0, [r7, #4]
 8014f94:	f000 fa5c 	bl	8015450 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014f98:	4b22      	ldr	r3, [pc, #136]	; (8015024 <tcp_process+0x5bc>)
 8014f9a:	781b      	ldrb	r3, [r3, #0]
 8014f9c:	f003 0320 	and.w	r3, r3, #32
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d071      	beq.n	8015088 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014fa4:	4b14      	ldr	r3, [pc, #80]	; (8014ff8 <tcp_process+0x590>)
 8014fa6:	781b      	ldrb	r3, [r3, #0]
 8014fa8:	f003 0310 	and.w	r3, r3, #16
 8014fac:	2b00      	cmp	r3, #0
 8014fae:	d060      	beq.n	8015072 <tcp_process+0x60a>
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014fb4:	4b11      	ldr	r3, [pc, #68]	; (8014ffc <tcp_process+0x594>)
 8014fb6:	681b      	ldr	r3, [r3, #0]
 8014fb8:	429a      	cmp	r2, r3
 8014fba:	d15a      	bne.n	8015072 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014fc0:	2b00      	cmp	r3, #0
 8014fc2:	d156      	bne.n	8015072 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	8b5b      	ldrh	r3, [r3, #26]
 8014fc8:	f043 0302 	orr.w	r3, r3, #2
 8014fcc:	b29a      	uxth	r2, r3
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8014fd2:	6878      	ldr	r0, [r7, #4]
 8014fd4:	f7fe fdbc 	bl	8013b50 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8014fd8:	4b13      	ldr	r3, [pc, #76]	; (8015028 <tcp_process+0x5c0>)
 8014fda:	681b      	ldr	r3, [r3, #0]
 8014fdc:	687a      	ldr	r2, [r7, #4]
 8014fde:	429a      	cmp	r2, r3
 8014fe0:	d105      	bne.n	8014fee <tcp_process+0x586>
 8014fe2:	4b11      	ldr	r3, [pc, #68]	; (8015028 <tcp_process+0x5c0>)
 8014fe4:	681b      	ldr	r3, [r3, #0]
 8014fe6:	68db      	ldr	r3, [r3, #12]
 8014fe8:	4a0f      	ldr	r2, [pc, #60]	; (8015028 <tcp_process+0x5c0>)
 8014fea:	6013      	str	r3, [r2, #0]
 8014fec:	e02e      	b.n	801504c <tcp_process+0x5e4>
 8014fee:	4b0e      	ldr	r3, [pc, #56]	; (8015028 <tcp_process+0x5c0>)
 8014ff0:	681b      	ldr	r3, [r3, #0]
 8014ff2:	617b      	str	r3, [r7, #20]
 8014ff4:	e027      	b.n	8015046 <tcp_process+0x5de>
 8014ff6:	bf00      	nop
 8014ff8:	200110cc 	.word	0x200110cc
 8014ffc:	200110c4 	.word	0x200110c4
 8015000:	200110ca 	.word	0x200110ca
 8015004:	200110c0 	.word	0x200110c0
 8015008:	200110b0 	.word	0x200110b0
 801500c:	2000d944 	.word	0x2000d944
 8015010:	2000d948 	.word	0x2000d948
 8015014:	0801ea14 	.word	0x0801ea14
 8015018:	0801ecb4 	.word	0x0801ecb4
 801501c:	0801ea60 	.word	0x0801ea60
 8015020:	200110c8 	.word	0x200110c8
 8015024:	200110cd 	.word	0x200110cd
 8015028:	20011094 	.word	0x20011094
 801502c:	697b      	ldr	r3, [r7, #20]
 801502e:	68db      	ldr	r3, [r3, #12]
 8015030:	687a      	ldr	r2, [r7, #4]
 8015032:	429a      	cmp	r2, r3
 8015034:	d104      	bne.n	8015040 <tcp_process+0x5d8>
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	68da      	ldr	r2, [r3, #12]
 801503a:	697b      	ldr	r3, [r7, #20]
 801503c:	60da      	str	r2, [r3, #12]
 801503e:	e005      	b.n	801504c <tcp_process+0x5e4>
 8015040:	697b      	ldr	r3, [r7, #20]
 8015042:	68db      	ldr	r3, [r3, #12]
 8015044:	617b      	str	r3, [r7, #20]
 8015046:	697b      	ldr	r3, [r7, #20]
 8015048:	2b00      	cmp	r3, #0
 801504a:	d1ef      	bne.n	801502c <tcp_process+0x5c4>
 801504c:	687b      	ldr	r3, [r7, #4]
 801504e:	2200      	movs	r2, #0
 8015050:	60da      	str	r2, [r3, #12]
 8015052:	4b77      	ldr	r3, [pc, #476]	; (8015230 <tcp_process+0x7c8>)
 8015054:	2201      	movs	r2, #1
 8015056:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8015058:	687b      	ldr	r3, [r7, #4]
 801505a:	220a      	movs	r2, #10
 801505c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801505e:	4b75      	ldr	r3, [pc, #468]	; (8015234 <tcp_process+0x7cc>)
 8015060:	681a      	ldr	r2, [r3, #0]
 8015062:	687b      	ldr	r3, [r7, #4]
 8015064:	60da      	str	r2, [r3, #12]
 8015066:	4a73      	ldr	r2, [pc, #460]	; (8015234 <tcp_process+0x7cc>)
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	6013      	str	r3, [r2, #0]
 801506c:	f003 f952 	bl	8018314 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8015070:	e0d2      	b.n	8015218 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	8b5b      	ldrh	r3, [r3, #26]
 8015076:	f043 0302 	orr.w	r3, r3, #2
 801507a:	b29a      	uxth	r2, r3
 801507c:	687b      	ldr	r3, [r7, #4]
 801507e:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	2208      	movs	r2, #8
 8015084:	751a      	strb	r2, [r3, #20]
      break;
 8015086:	e0c7      	b.n	8015218 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8015088:	4b6b      	ldr	r3, [pc, #428]	; (8015238 <tcp_process+0x7d0>)
 801508a:	781b      	ldrb	r3, [r3, #0]
 801508c:	f003 0310 	and.w	r3, r3, #16
 8015090:	2b00      	cmp	r3, #0
 8015092:	f000 80c1 	beq.w	8015218 <tcp_process+0x7b0>
 8015096:	687b      	ldr	r3, [r7, #4]
 8015098:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801509a:	4b68      	ldr	r3, [pc, #416]	; (801523c <tcp_process+0x7d4>)
 801509c:	681b      	ldr	r3, [r3, #0]
 801509e:	429a      	cmp	r2, r3
 80150a0:	f040 80ba 	bne.w	8015218 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	f040 80b5 	bne.w	8015218 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80150ae:	687b      	ldr	r3, [r7, #4]
 80150b0:	2206      	movs	r2, #6
 80150b2:	751a      	strb	r2, [r3, #20]
      break;
 80150b4:	e0b0      	b.n	8015218 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80150b6:	6878      	ldr	r0, [r7, #4]
 80150b8:	f000 f9ca 	bl	8015450 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80150bc:	4b60      	ldr	r3, [pc, #384]	; (8015240 <tcp_process+0x7d8>)
 80150be:	781b      	ldrb	r3, [r3, #0]
 80150c0:	f003 0320 	and.w	r3, r3, #32
 80150c4:	2b00      	cmp	r3, #0
 80150c6:	f000 80a9 	beq.w	801521c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	8b5b      	ldrh	r3, [r3, #26]
 80150ce:	f043 0302 	orr.w	r3, r3, #2
 80150d2:	b29a      	uxth	r2, r3
 80150d4:	687b      	ldr	r3, [r7, #4]
 80150d6:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 80150d8:	6878      	ldr	r0, [r7, #4]
 80150da:	f7fe fd39 	bl	8013b50 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 80150de:	4b59      	ldr	r3, [pc, #356]	; (8015244 <tcp_process+0x7dc>)
 80150e0:	681b      	ldr	r3, [r3, #0]
 80150e2:	687a      	ldr	r2, [r7, #4]
 80150e4:	429a      	cmp	r2, r3
 80150e6:	d105      	bne.n	80150f4 <tcp_process+0x68c>
 80150e8:	4b56      	ldr	r3, [pc, #344]	; (8015244 <tcp_process+0x7dc>)
 80150ea:	681b      	ldr	r3, [r3, #0]
 80150ec:	68db      	ldr	r3, [r3, #12]
 80150ee:	4a55      	ldr	r2, [pc, #340]	; (8015244 <tcp_process+0x7dc>)
 80150f0:	6013      	str	r3, [r2, #0]
 80150f2:	e013      	b.n	801511c <tcp_process+0x6b4>
 80150f4:	4b53      	ldr	r3, [pc, #332]	; (8015244 <tcp_process+0x7dc>)
 80150f6:	681b      	ldr	r3, [r3, #0]
 80150f8:	613b      	str	r3, [r7, #16]
 80150fa:	e00c      	b.n	8015116 <tcp_process+0x6ae>
 80150fc:	693b      	ldr	r3, [r7, #16]
 80150fe:	68db      	ldr	r3, [r3, #12]
 8015100:	687a      	ldr	r2, [r7, #4]
 8015102:	429a      	cmp	r2, r3
 8015104:	d104      	bne.n	8015110 <tcp_process+0x6a8>
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	68da      	ldr	r2, [r3, #12]
 801510a:	693b      	ldr	r3, [r7, #16]
 801510c:	60da      	str	r2, [r3, #12]
 801510e:	e005      	b.n	801511c <tcp_process+0x6b4>
 8015110:	693b      	ldr	r3, [r7, #16]
 8015112:	68db      	ldr	r3, [r3, #12]
 8015114:	613b      	str	r3, [r7, #16]
 8015116:	693b      	ldr	r3, [r7, #16]
 8015118:	2b00      	cmp	r3, #0
 801511a:	d1ef      	bne.n	80150fc <tcp_process+0x694>
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	2200      	movs	r2, #0
 8015120:	60da      	str	r2, [r3, #12]
 8015122:	4b43      	ldr	r3, [pc, #268]	; (8015230 <tcp_process+0x7c8>)
 8015124:	2201      	movs	r2, #1
 8015126:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8015128:	687b      	ldr	r3, [r7, #4]
 801512a:	220a      	movs	r2, #10
 801512c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801512e:	4b41      	ldr	r3, [pc, #260]	; (8015234 <tcp_process+0x7cc>)
 8015130:	681a      	ldr	r2, [r3, #0]
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	60da      	str	r2, [r3, #12]
 8015136:	4a3f      	ldr	r2, [pc, #252]	; (8015234 <tcp_process+0x7cc>)
 8015138:	687b      	ldr	r3, [r7, #4]
 801513a:	6013      	str	r3, [r2, #0]
 801513c:	f003 f8ea 	bl	8018314 <tcp_timer_needed>
      }
      break;
 8015140:	e06c      	b.n	801521c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8015142:	6878      	ldr	r0, [r7, #4]
 8015144:	f000 f984 	bl	8015450 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8015148:	4b3b      	ldr	r3, [pc, #236]	; (8015238 <tcp_process+0x7d0>)
 801514a:	781b      	ldrb	r3, [r3, #0]
 801514c:	f003 0310 	and.w	r3, r3, #16
 8015150:	2b00      	cmp	r3, #0
 8015152:	d065      	beq.n	8015220 <tcp_process+0x7b8>
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8015158:	4b38      	ldr	r3, [pc, #224]	; (801523c <tcp_process+0x7d4>)
 801515a:	681b      	ldr	r3, [r3, #0]
 801515c:	429a      	cmp	r2, r3
 801515e:	d15f      	bne.n	8015220 <tcp_process+0x7b8>
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015164:	2b00      	cmp	r3, #0
 8015166:	d15b      	bne.n	8015220 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8015168:	6878      	ldr	r0, [r7, #4]
 801516a:	f7fe fcf1 	bl	8013b50 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801516e:	4b35      	ldr	r3, [pc, #212]	; (8015244 <tcp_process+0x7dc>)
 8015170:	681b      	ldr	r3, [r3, #0]
 8015172:	687a      	ldr	r2, [r7, #4]
 8015174:	429a      	cmp	r2, r3
 8015176:	d105      	bne.n	8015184 <tcp_process+0x71c>
 8015178:	4b32      	ldr	r3, [pc, #200]	; (8015244 <tcp_process+0x7dc>)
 801517a:	681b      	ldr	r3, [r3, #0]
 801517c:	68db      	ldr	r3, [r3, #12]
 801517e:	4a31      	ldr	r2, [pc, #196]	; (8015244 <tcp_process+0x7dc>)
 8015180:	6013      	str	r3, [r2, #0]
 8015182:	e013      	b.n	80151ac <tcp_process+0x744>
 8015184:	4b2f      	ldr	r3, [pc, #188]	; (8015244 <tcp_process+0x7dc>)
 8015186:	681b      	ldr	r3, [r3, #0]
 8015188:	60fb      	str	r3, [r7, #12]
 801518a:	e00c      	b.n	80151a6 <tcp_process+0x73e>
 801518c:	68fb      	ldr	r3, [r7, #12]
 801518e:	68db      	ldr	r3, [r3, #12]
 8015190:	687a      	ldr	r2, [r7, #4]
 8015192:	429a      	cmp	r2, r3
 8015194:	d104      	bne.n	80151a0 <tcp_process+0x738>
 8015196:	687b      	ldr	r3, [r7, #4]
 8015198:	68da      	ldr	r2, [r3, #12]
 801519a:	68fb      	ldr	r3, [r7, #12]
 801519c:	60da      	str	r2, [r3, #12]
 801519e:	e005      	b.n	80151ac <tcp_process+0x744>
 80151a0:	68fb      	ldr	r3, [r7, #12]
 80151a2:	68db      	ldr	r3, [r3, #12]
 80151a4:	60fb      	str	r3, [r7, #12]
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d1ef      	bne.n	801518c <tcp_process+0x724>
 80151ac:	687b      	ldr	r3, [r7, #4]
 80151ae:	2200      	movs	r2, #0
 80151b0:	60da      	str	r2, [r3, #12]
 80151b2:	4b1f      	ldr	r3, [pc, #124]	; (8015230 <tcp_process+0x7c8>)
 80151b4:	2201      	movs	r2, #1
 80151b6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80151b8:	687b      	ldr	r3, [r7, #4]
 80151ba:	220a      	movs	r2, #10
 80151bc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80151be:	4b1d      	ldr	r3, [pc, #116]	; (8015234 <tcp_process+0x7cc>)
 80151c0:	681a      	ldr	r2, [r3, #0]
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	60da      	str	r2, [r3, #12]
 80151c6:	4a1b      	ldr	r2, [pc, #108]	; (8015234 <tcp_process+0x7cc>)
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	6013      	str	r3, [r2, #0]
 80151cc:	f003 f8a2 	bl	8018314 <tcp_timer_needed>
      }
      break;
 80151d0:	e026      	b.n	8015220 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 80151d2:	6878      	ldr	r0, [r7, #4]
 80151d4:	f000 f93c 	bl	8015450 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 80151d8:	4b17      	ldr	r3, [pc, #92]	; (8015238 <tcp_process+0x7d0>)
 80151da:	781b      	ldrb	r3, [r3, #0]
 80151dc:	f003 0310 	and.w	r3, r3, #16
 80151e0:	2b00      	cmp	r3, #0
 80151e2:	d01f      	beq.n	8015224 <tcp_process+0x7bc>
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80151e8:	4b14      	ldr	r3, [pc, #80]	; (801523c <tcp_process+0x7d4>)
 80151ea:	681b      	ldr	r3, [r3, #0]
 80151ec:	429a      	cmp	r2, r3
 80151ee:	d119      	bne.n	8015224 <tcp_process+0x7bc>
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	d115      	bne.n	8015224 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 80151f8:	4b11      	ldr	r3, [pc, #68]	; (8015240 <tcp_process+0x7d8>)
 80151fa:	781b      	ldrb	r3, [r3, #0]
 80151fc:	f043 0310 	orr.w	r3, r3, #16
 8015200:	b2da      	uxtb	r2, r3
 8015202:	4b0f      	ldr	r3, [pc, #60]	; (8015240 <tcp_process+0x7d8>)
 8015204:	701a      	strb	r2, [r3, #0]
      }
      break;
 8015206:	e00d      	b.n	8015224 <tcp_process+0x7bc>
    default:
      break;
 8015208:	bf00      	nop
 801520a:	e00c      	b.n	8015226 <tcp_process+0x7be>
      break;
 801520c:	bf00      	nop
 801520e:	e00a      	b.n	8015226 <tcp_process+0x7be>
      break;
 8015210:	bf00      	nop
 8015212:	e008      	b.n	8015226 <tcp_process+0x7be>
      break;
 8015214:	bf00      	nop
 8015216:	e006      	b.n	8015226 <tcp_process+0x7be>
      break;
 8015218:	bf00      	nop
 801521a:	e004      	b.n	8015226 <tcp_process+0x7be>
      break;
 801521c:	bf00      	nop
 801521e:	e002      	b.n	8015226 <tcp_process+0x7be>
      break;
 8015220:	bf00      	nop
 8015222:	e000      	b.n	8015226 <tcp_process+0x7be>
      break;
 8015224:	bf00      	nop
  }
  return ERR_OK;
 8015226:	2300      	movs	r3, #0
}
 8015228:	4618      	mov	r0, r3
 801522a:	3724      	adds	r7, #36	; 0x24
 801522c:	46bd      	mov	sp, r7
 801522e:	bd90      	pop	{r4, r7, pc}
 8015230:	2001109c 	.word	0x2001109c
 8015234:	20011098 	.word	0x20011098
 8015238:	200110cc 	.word	0x200110cc
 801523c:	200110c4 	.word	0x200110c4
 8015240:	200110cd 	.word	0x200110cd
 8015244:	20011094 	.word	0x20011094

08015248 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8015248:	b590      	push	{r4, r7, lr}
 801524a:	b085      	sub	sp, #20
 801524c:	af00      	add	r7, sp, #0
 801524e:	6078      	str	r0, [r7, #4]
 8015250:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	2b00      	cmp	r3, #0
 8015256:	d106      	bne.n	8015266 <tcp_oos_insert_segment+0x1e>
 8015258:	4b3b      	ldr	r3, [pc, #236]	; (8015348 <tcp_oos_insert_segment+0x100>)
 801525a:	f240 421f 	movw	r2, #1055	; 0x41f
 801525e:	493b      	ldr	r1, [pc, #236]	; (801534c <tcp_oos_insert_segment+0x104>)
 8015260:	483b      	ldr	r0, [pc, #236]	; (8015350 <tcp_oos_insert_segment+0x108>)
 8015262:	f006 f997 	bl	801b594 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	68db      	ldr	r3, [r3, #12]
 801526a:	899b      	ldrh	r3, [r3, #12]
 801526c:	b29b      	uxth	r3, r3
 801526e:	4618      	mov	r0, r3
 8015270:	f7fb f9d6 	bl	8010620 <lwip_htons>
 8015274:	4603      	mov	r3, r0
 8015276:	b2db      	uxtb	r3, r3
 8015278:	f003 0301 	and.w	r3, r3, #1
 801527c:	2b00      	cmp	r3, #0
 801527e:	d028      	beq.n	80152d2 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8015280:	6838      	ldr	r0, [r7, #0]
 8015282:	f7fe f995 	bl	80135b0 <tcp_segs_free>
    next = NULL;
 8015286:	2300      	movs	r3, #0
 8015288:	603b      	str	r3, [r7, #0]
 801528a:	e056      	b.n	801533a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801528c:	683b      	ldr	r3, [r7, #0]
 801528e:	68db      	ldr	r3, [r3, #12]
 8015290:	899b      	ldrh	r3, [r3, #12]
 8015292:	b29b      	uxth	r3, r3
 8015294:	4618      	mov	r0, r3
 8015296:	f7fb f9c3 	bl	8010620 <lwip_htons>
 801529a:	4603      	mov	r3, r0
 801529c:	b2db      	uxtb	r3, r3
 801529e:	f003 0301 	and.w	r3, r3, #1
 80152a2:	2b00      	cmp	r3, #0
 80152a4:	d00d      	beq.n	80152c2 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	68db      	ldr	r3, [r3, #12]
 80152aa:	899b      	ldrh	r3, [r3, #12]
 80152ac:	b29c      	uxth	r4, r3
 80152ae:	2001      	movs	r0, #1
 80152b0:	f7fb f9b6 	bl	8010620 <lwip_htons>
 80152b4:	4603      	mov	r3, r0
 80152b6:	461a      	mov	r2, r3
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	68db      	ldr	r3, [r3, #12]
 80152bc:	4322      	orrs	r2, r4
 80152be:	b292      	uxth	r2, r2
 80152c0:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80152c2:	683b      	ldr	r3, [r7, #0]
 80152c4:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80152c6:	683b      	ldr	r3, [r7, #0]
 80152c8:	681b      	ldr	r3, [r3, #0]
 80152ca:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80152cc:	68f8      	ldr	r0, [r7, #12]
 80152ce:	f7fe f984 	bl	80135da <tcp_seg_free>
    while (next &&
 80152d2:	683b      	ldr	r3, [r7, #0]
 80152d4:	2b00      	cmp	r3, #0
 80152d6:	d00e      	beq.n	80152f6 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	891b      	ldrh	r3, [r3, #8]
 80152dc:	461a      	mov	r2, r3
 80152de:	4b1d      	ldr	r3, [pc, #116]	; (8015354 <tcp_oos_insert_segment+0x10c>)
 80152e0:	681b      	ldr	r3, [r3, #0]
 80152e2:	441a      	add	r2, r3
 80152e4:	683b      	ldr	r3, [r7, #0]
 80152e6:	68db      	ldr	r3, [r3, #12]
 80152e8:	685b      	ldr	r3, [r3, #4]
 80152ea:	6839      	ldr	r1, [r7, #0]
 80152ec:	8909      	ldrh	r1, [r1, #8]
 80152ee:	440b      	add	r3, r1
 80152f0:	1ad3      	subs	r3, r2, r3
    while (next &&
 80152f2:	2b00      	cmp	r3, #0
 80152f4:	daca      	bge.n	801528c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 80152f6:	683b      	ldr	r3, [r7, #0]
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	d01e      	beq.n	801533a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	891b      	ldrh	r3, [r3, #8]
 8015300:	461a      	mov	r2, r3
 8015302:	4b14      	ldr	r3, [pc, #80]	; (8015354 <tcp_oos_insert_segment+0x10c>)
 8015304:	681b      	ldr	r3, [r3, #0]
 8015306:	441a      	add	r2, r3
 8015308:	683b      	ldr	r3, [r7, #0]
 801530a:	68db      	ldr	r3, [r3, #12]
 801530c:	685b      	ldr	r3, [r3, #4]
 801530e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8015310:	2b00      	cmp	r3, #0
 8015312:	dd12      	ble.n	801533a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8015314:	683b      	ldr	r3, [r7, #0]
 8015316:	68db      	ldr	r3, [r3, #12]
 8015318:	685b      	ldr	r3, [r3, #4]
 801531a:	b29a      	uxth	r2, r3
 801531c:	4b0d      	ldr	r3, [pc, #52]	; (8015354 <tcp_oos_insert_segment+0x10c>)
 801531e:	681b      	ldr	r3, [r3, #0]
 8015320:	b29b      	uxth	r3, r3
 8015322:	1ad3      	subs	r3, r2, r3
 8015324:	b29a      	uxth	r2, r3
 8015326:	687b      	ldr	r3, [r7, #4]
 8015328:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	685a      	ldr	r2, [r3, #4]
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	891b      	ldrh	r3, [r3, #8]
 8015332:	4619      	mov	r1, r3
 8015334:	4610      	mov	r0, r2
 8015336:	f7fc fbdf 	bl	8011af8 <pbuf_realloc>
    }
  }
  cseg->next = next;
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	683a      	ldr	r2, [r7, #0]
 801533e:	601a      	str	r2, [r3, #0]
}
 8015340:	bf00      	nop
 8015342:	3714      	adds	r7, #20
 8015344:	46bd      	mov	sp, r7
 8015346:	bd90      	pop	{r4, r7, pc}
 8015348:	0801ea14 	.word	0x0801ea14
 801534c:	0801ecd4 	.word	0x0801ecd4
 8015350:	0801ea60 	.word	0x0801ea60
 8015354:	200110c0 	.word	0x200110c0

08015358 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8015358:	b5b0      	push	{r4, r5, r7, lr}
 801535a:	b086      	sub	sp, #24
 801535c:	af00      	add	r7, sp, #0
 801535e:	60f8      	str	r0, [r7, #12]
 8015360:	60b9      	str	r1, [r7, #8]
 8015362:	607a      	str	r2, [r7, #4]
 8015364:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8015366:	e03e      	b.n	80153e6 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8015368:	68bb      	ldr	r3, [r7, #8]
 801536a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801536c:	68bb      	ldr	r3, [r7, #8]
 801536e:	681b      	ldr	r3, [r3, #0]
 8015370:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8015372:	697b      	ldr	r3, [r7, #20]
 8015374:	685b      	ldr	r3, [r3, #4]
 8015376:	4618      	mov	r0, r3
 8015378:	f7fc fe04 	bl	8011f84 <pbuf_clen>
 801537c:	4603      	mov	r3, r0
 801537e:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8015380:	68fb      	ldr	r3, [r7, #12]
 8015382:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8015386:	8a7a      	ldrh	r2, [r7, #18]
 8015388:	429a      	cmp	r2, r3
 801538a:	d906      	bls.n	801539a <tcp_free_acked_segments+0x42>
 801538c:	4b2a      	ldr	r3, [pc, #168]	; (8015438 <tcp_free_acked_segments+0xe0>)
 801538e:	f240 4257 	movw	r2, #1111	; 0x457
 8015392:	492a      	ldr	r1, [pc, #168]	; (801543c <tcp_free_acked_segments+0xe4>)
 8015394:	482a      	ldr	r0, [pc, #168]	; (8015440 <tcp_free_acked_segments+0xe8>)
 8015396:	f006 f8fd 	bl	801b594 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801539a:	68fb      	ldr	r3, [r7, #12]
 801539c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80153a0:	8a7b      	ldrh	r3, [r7, #18]
 80153a2:	1ad3      	subs	r3, r2, r3
 80153a4:	b29a      	uxth	r2, r3
 80153a6:	68fb      	ldr	r3, [r7, #12]
 80153a8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80153ac:	697b      	ldr	r3, [r7, #20]
 80153ae:	891a      	ldrh	r2, [r3, #8]
 80153b0:	4b24      	ldr	r3, [pc, #144]	; (8015444 <tcp_free_acked_segments+0xec>)
 80153b2:	881b      	ldrh	r3, [r3, #0]
 80153b4:	4413      	add	r3, r2
 80153b6:	b29a      	uxth	r2, r3
 80153b8:	4b22      	ldr	r3, [pc, #136]	; (8015444 <tcp_free_acked_segments+0xec>)
 80153ba:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80153bc:	6978      	ldr	r0, [r7, #20]
 80153be:	f7fe f90c 	bl	80135da <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80153c2:	68fb      	ldr	r3, [r7, #12]
 80153c4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80153c8:	2b00      	cmp	r3, #0
 80153ca:	d00c      	beq.n	80153e6 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80153cc:	68bb      	ldr	r3, [r7, #8]
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	d109      	bne.n	80153e6 <tcp_free_acked_segments+0x8e>
 80153d2:	683b      	ldr	r3, [r7, #0]
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d106      	bne.n	80153e6 <tcp_free_acked_segments+0x8e>
 80153d8:	4b17      	ldr	r3, [pc, #92]	; (8015438 <tcp_free_acked_segments+0xe0>)
 80153da:	f240 4261 	movw	r2, #1121	; 0x461
 80153de:	491a      	ldr	r1, [pc, #104]	; (8015448 <tcp_free_acked_segments+0xf0>)
 80153e0:	4817      	ldr	r0, [pc, #92]	; (8015440 <tcp_free_acked_segments+0xe8>)
 80153e2:	f006 f8d7 	bl	801b594 <iprintf>
  while (seg_list != NULL &&
 80153e6:	68bb      	ldr	r3, [r7, #8]
 80153e8:	2b00      	cmp	r3, #0
 80153ea:	d020      	beq.n	801542e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80153ec:	68bb      	ldr	r3, [r7, #8]
 80153ee:	68db      	ldr	r3, [r3, #12]
 80153f0:	685b      	ldr	r3, [r3, #4]
 80153f2:	4618      	mov	r0, r3
 80153f4:	f7fb f929 	bl	801064a <lwip_htonl>
 80153f8:	4604      	mov	r4, r0
 80153fa:	68bb      	ldr	r3, [r7, #8]
 80153fc:	891b      	ldrh	r3, [r3, #8]
 80153fe:	461d      	mov	r5, r3
 8015400:	68bb      	ldr	r3, [r7, #8]
 8015402:	68db      	ldr	r3, [r3, #12]
 8015404:	899b      	ldrh	r3, [r3, #12]
 8015406:	b29b      	uxth	r3, r3
 8015408:	4618      	mov	r0, r3
 801540a:	f7fb f909 	bl	8010620 <lwip_htons>
 801540e:	4603      	mov	r3, r0
 8015410:	b2db      	uxtb	r3, r3
 8015412:	f003 0303 	and.w	r3, r3, #3
 8015416:	2b00      	cmp	r3, #0
 8015418:	d001      	beq.n	801541e <tcp_free_acked_segments+0xc6>
 801541a:	2301      	movs	r3, #1
 801541c:	e000      	b.n	8015420 <tcp_free_acked_segments+0xc8>
 801541e:	2300      	movs	r3, #0
 8015420:	442b      	add	r3, r5
 8015422:	18e2      	adds	r2, r4, r3
 8015424:	4b09      	ldr	r3, [pc, #36]	; (801544c <tcp_free_acked_segments+0xf4>)
 8015426:	681b      	ldr	r3, [r3, #0]
 8015428:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801542a:	2b00      	cmp	r3, #0
 801542c:	dd9c      	ble.n	8015368 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801542e:	68bb      	ldr	r3, [r7, #8]
}
 8015430:	4618      	mov	r0, r3
 8015432:	3718      	adds	r7, #24
 8015434:	46bd      	mov	sp, r7
 8015436:	bdb0      	pop	{r4, r5, r7, pc}
 8015438:	0801ea14 	.word	0x0801ea14
 801543c:	0801ecfc 	.word	0x0801ecfc
 8015440:	0801ea60 	.word	0x0801ea60
 8015444:	200110c8 	.word	0x200110c8
 8015448:	0801ed24 	.word	0x0801ed24
 801544c:	200110c4 	.word	0x200110c4

08015450 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8015450:	b5b0      	push	{r4, r5, r7, lr}
 8015452:	b094      	sub	sp, #80	; 0x50
 8015454:	af00      	add	r7, sp, #0
 8015456:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8015458:	2300      	movs	r3, #0
 801545a:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	2b00      	cmp	r3, #0
 8015460:	d106      	bne.n	8015470 <tcp_receive+0x20>
 8015462:	4b91      	ldr	r3, [pc, #580]	; (80156a8 <tcp_receive+0x258>)
 8015464:	f240 427b 	movw	r2, #1147	; 0x47b
 8015468:	4990      	ldr	r1, [pc, #576]	; (80156ac <tcp_receive+0x25c>)
 801546a:	4891      	ldr	r0, [pc, #580]	; (80156b0 <tcp_receive+0x260>)
 801546c:	f006 f892 	bl	801b594 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8015470:	687b      	ldr	r3, [r7, #4]
 8015472:	7d1b      	ldrb	r3, [r3, #20]
 8015474:	2b03      	cmp	r3, #3
 8015476:	d806      	bhi.n	8015486 <tcp_receive+0x36>
 8015478:	4b8b      	ldr	r3, [pc, #556]	; (80156a8 <tcp_receive+0x258>)
 801547a:	f240 427c 	movw	r2, #1148	; 0x47c
 801547e:	498d      	ldr	r1, [pc, #564]	; (80156b4 <tcp_receive+0x264>)
 8015480:	488b      	ldr	r0, [pc, #556]	; (80156b0 <tcp_receive+0x260>)
 8015482:	f006 f887 	bl	801b594 <iprintf>

  if (flags & TCP_ACK) {
 8015486:	4b8c      	ldr	r3, [pc, #560]	; (80156b8 <tcp_receive+0x268>)
 8015488:	781b      	ldrb	r3, [r3, #0]
 801548a:	f003 0310 	and.w	r3, r3, #16
 801548e:	2b00      	cmp	r3, #0
 8015490:	f000 8264 	beq.w	801595c <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801549a:	461a      	mov	r2, r3
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80154a0:	4413      	add	r3, r2
 80154a2:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80154a8:	4b84      	ldr	r3, [pc, #528]	; (80156bc <tcp_receive+0x26c>)
 80154aa:	681b      	ldr	r3, [r3, #0]
 80154ac:	1ad3      	subs	r3, r2, r3
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	db1b      	blt.n	80154ea <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80154b2:	687b      	ldr	r3, [r7, #4]
 80154b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80154b6:	4b81      	ldr	r3, [pc, #516]	; (80156bc <tcp_receive+0x26c>)
 80154b8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80154ba:	429a      	cmp	r2, r3
 80154bc:	d106      	bne.n	80154cc <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80154be:	687b      	ldr	r3, [r7, #4]
 80154c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80154c2:	4b7f      	ldr	r3, [pc, #508]	; (80156c0 <tcp_receive+0x270>)
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	1ad3      	subs	r3, r2, r3
 80154c8:	2b00      	cmp	r3, #0
 80154ca:	db0e      	blt.n	80154ea <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80154cc:	687b      	ldr	r3, [r7, #4]
 80154ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80154d0:	4b7b      	ldr	r3, [pc, #492]	; (80156c0 <tcp_receive+0x270>)
 80154d2:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80154d4:	429a      	cmp	r2, r3
 80154d6:	d125      	bne.n	8015524 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80154d8:	4b7a      	ldr	r3, [pc, #488]	; (80156c4 <tcp_receive+0x274>)
 80154da:	681b      	ldr	r3, [r3, #0]
 80154dc:	89db      	ldrh	r3, [r3, #14]
 80154de:	b29a      	uxth	r2, r3
 80154e0:	687b      	ldr	r3, [r7, #4]
 80154e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80154e6:	429a      	cmp	r2, r3
 80154e8:	d91c      	bls.n	8015524 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80154ea:	4b76      	ldr	r3, [pc, #472]	; (80156c4 <tcp_receive+0x274>)
 80154ec:	681b      	ldr	r3, [r3, #0]
 80154ee:	89db      	ldrh	r3, [r3, #14]
 80154f0:	b29a      	uxth	r2, r3
 80154f2:	687b      	ldr	r3, [r7, #4]
 80154f4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80154fe:	687b      	ldr	r3, [r7, #4]
 8015500:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015504:	429a      	cmp	r2, r3
 8015506:	d205      	bcs.n	8015514 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8015508:	687b      	ldr	r3, [r7, #4]
 801550a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8015514:	4b69      	ldr	r3, [pc, #420]	; (80156bc <tcp_receive+0x26c>)
 8015516:	681a      	ldr	r2, [r3, #0]
 8015518:	687b      	ldr	r3, [r7, #4]
 801551a:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 801551c:	4b68      	ldr	r3, [pc, #416]	; (80156c0 <tcp_receive+0x270>)
 801551e:	681a      	ldr	r2, [r3, #0]
 8015520:	687b      	ldr	r3, [r7, #4]
 8015522:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8015524:	4b66      	ldr	r3, [pc, #408]	; (80156c0 <tcp_receive+0x270>)
 8015526:	681a      	ldr	r2, [r3, #0]
 8015528:	687b      	ldr	r3, [r7, #4]
 801552a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801552c:	1ad3      	subs	r3, r2, r3
 801552e:	2b00      	cmp	r3, #0
 8015530:	dc58      	bgt.n	80155e4 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8015532:	4b65      	ldr	r3, [pc, #404]	; (80156c8 <tcp_receive+0x278>)
 8015534:	881b      	ldrh	r3, [r3, #0]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d14b      	bne.n	80155d2 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801553a:	687b      	ldr	r3, [r7, #4]
 801553c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801553e:	687a      	ldr	r2, [r7, #4]
 8015540:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8015544:	4413      	add	r3, r2
 8015546:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015548:	429a      	cmp	r2, r3
 801554a:	d142      	bne.n	80155d2 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801554c:	687b      	ldr	r3, [r7, #4]
 801554e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015552:	2b00      	cmp	r3, #0
 8015554:	db3d      	blt.n	80155d2 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8015556:	687b      	ldr	r3, [r7, #4]
 8015558:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801555a:	4b59      	ldr	r3, [pc, #356]	; (80156c0 <tcp_receive+0x270>)
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	429a      	cmp	r2, r3
 8015560:	d137      	bne.n	80155d2 <tcp_receive+0x182>
              found_dupack = 1;
 8015562:	2301      	movs	r3, #1
 8015564:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801556c:	2bff      	cmp	r3, #255	; 0xff
 801556e:	d007      	beq.n	8015580 <tcp_receive+0x130>
                ++pcb->dupacks;
 8015570:	687b      	ldr	r3, [r7, #4]
 8015572:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8015576:	3301      	adds	r3, #1
 8015578:	b2da      	uxtb	r2, r3
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8015580:	687b      	ldr	r3, [r7, #4]
 8015582:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8015586:	2b03      	cmp	r3, #3
 8015588:	d91b      	bls.n	80155c2 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015590:	687b      	ldr	r3, [r7, #4]
 8015592:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015594:	4413      	add	r3, r2
 8015596:	b29a      	uxth	r2, r3
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801559e:	429a      	cmp	r2, r3
 80155a0:	d30a      	bcc.n	80155b8 <tcp_receive+0x168>
 80155a2:	687b      	ldr	r3, [r7, #4]
 80155a4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80155a8:	687b      	ldr	r3, [r7, #4]
 80155aa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80155ac:	4413      	add	r3, r2
 80155ae:	b29a      	uxth	r2, r3
 80155b0:	687b      	ldr	r3, [r7, #4]
 80155b2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80155b6:	e004      	b.n	80155c2 <tcp_receive+0x172>
 80155b8:	687b      	ldr	r3, [r7, #4]
 80155ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80155be:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80155c2:	687b      	ldr	r3, [r7, #4]
 80155c4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80155c8:	2b02      	cmp	r3, #2
 80155ca:	d902      	bls.n	80155d2 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80155cc:	6878      	ldr	r0, [r7, #4]
 80155ce:	f002 fb43 	bl	8017c58 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80155d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80155d4:	2b00      	cmp	r3, #0
 80155d6:	f040 8161 	bne.w	801589c <tcp_receive+0x44c>
        pcb->dupacks = 0;
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	2200      	movs	r2, #0
 80155de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80155e2:	e15b      	b.n	801589c <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80155e4:	4b36      	ldr	r3, [pc, #216]	; (80156c0 <tcp_receive+0x270>)
 80155e6:	681a      	ldr	r2, [r3, #0]
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80155ec:	1ad3      	subs	r3, r2, r3
 80155ee:	3b01      	subs	r3, #1
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	f2c0 814e 	blt.w	8015892 <tcp_receive+0x442>
 80155f6:	4b32      	ldr	r3, [pc, #200]	; (80156c0 <tcp_receive+0x270>)
 80155f8:	681a      	ldr	r2, [r3, #0]
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80155fe:	1ad3      	subs	r3, r2, r3
 8015600:	2b00      	cmp	r3, #0
 8015602:	f300 8146 	bgt.w	8015892 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8015606:	687b      	ldr	r3, [r7, #4]
 8015608:	8b5b      	ldrh	r3, [r3, #26]
 801560a:	f003 0304 	and.w	r3, r3, #4
 801560e:	2b00      	cmp	r3, #0
 8015610:	d010      	beq.n	8015634 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	8b5b      	ldrh	r3, [r3, #26]
 8015616:	f023 0304 	bic.w	r3, r3, #4
 801561a:	b29a      	uxth	r2, r3
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	2200      	movs	r2, #0
 8015630:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	2200      	movs	r2, #0
 8015638:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015642:	10db      	asrs	r3, r3, #3
 8015644:	b21b      	sxth	r3, r3
 8015646:	b29a      	uxth	r2, r3
 8015648:	687b      	ldr	r3, [r7, #4]
 801564a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801564e:	b29b      	uxth	r3, r3
 8015650:	4413      	add	r3, r2
 8015652:	b29b      	uxth	r3, r3
 8015654:	b21a      	sxth	r2, r3
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801565c:	4b18      	ldr	r3, [pc, #96]	; (80156c0 <tcp_receive+0x270>)
 801565e:	681b      	ldr	r3, [r3, #0]
 8015660:	b29a      	uxth	r2, r3
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015666:	b29b      	uxth	r3, r3
 8015668:	1ad3      	subs	r3, r2, r3
 801566a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801566c:	687b      	ldr	r3, [r7, #4]
 801566e:	2200      	movs	r2, #0
 8015670:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 8015674:	4b12      	ldr	r3, [pc, #72]	; (80156c0 <tcp_receive+0x270>)
 8015676:	681a      	ldr	r2, [r3, #0]
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	7d1b      	ldrb	r3, [r3, #20]
 8015680:	2b03      	cmp	r3, #3
 8015682:	f240 8097 	bls.w	80157b4 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8015686:	687b      	ldr	r3, [r7, #4]
 8015688:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8015692:	429a      	cmp	r2, r3
 8015694:	d245      	bcs.n	8015722 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8015696:	687b      	ldr	r3, [r7, #4]
 8015698:	8b5b      	ldrh	r3, [r3, #26]
 801569a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801569e:	2b00      	cmp	r3, #0
 80156a0:	d014      	beq.n	80156cc <tcp_receive+0x27c>
 80156a2:	2301      	movs	r3, #1
 80156a4:	e013      	b.n	80156ce <tcp_receive+0x27e>
 80156a6:	bf00      	nop
 80156a8:	0801ea14 	.word	0x0801ea14
 80156ac:	0801ed44 	.word	0x0801ed44
 80156b0:	0801ea60 	.word	0x0801ea60
 80156b4:	0801ed60 	.word	0x0801ed60
 80156b8:	200110cc 	.word	0x200110cc
 80156bc:	200110c0 	.word	0x200110c0
 80156c0:	200110c4 	.word	0x200110c4
 80156c4:	200110b0 	.word	0x200110b0
 80156c8:	200110ca 	.word	0x200110ca
 80156cc:	2302      	movs	r3, #2
 80156ce:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80156d2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80156d6:	b29a      	uxth	r2, r3
 80156d8:	687b      	ldr	r3, [r7, #4]
 80156da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80156dc:	fb12 f303 	smulbb	r3, r2, r3
 80156e0:	b29b      	uxth	r3, r3
 80156e2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80156e4:	4293      	cmp	r3, r2
 80156e6:	bf28      	it	cs
 80156e8:	4613      	movcs	r3, r2
 80156ea:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80156ec:	687b      	ldr	r3, [r7, #4]
 80156ee:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80156f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80156f4:	4413      	add	r3, r2
 80156f6:	b29a      	uxth	r2, r3
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80156fe:	429a      	cmp	r2, r3
 8015700:	d309      	bcc.n	8015716 <tcp_receive+0x2c6>
 8015702:	687b      	ldr	r3, [r7, #4]
 8015704:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015708:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801570a:	4413      	add	r3, r2
 801570c:	b29a      	uxth	r2, r3
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8015714:	e04e      	b.n	80157b4 <tcp_receive+0x364>
 8015716:	687b      	ldr	r3, [r7, #4]
 8015718:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801571c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8015720:	e048      	b.n	80157b4 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8015722:	687b      	ldr	r3, [r7, #4]
 8015724:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8015728:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801572a:	4413      	add	r3, r2
 801572c:	b29a      	uxth	r2, r3
 801572e:	687b      	ldr	r3, [r7, #4]
 8015730:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8015734:	429a      	cmp	r2, r3
 8015736:	d309      	bcc.n	801574c <tcp_receive+0x2fc>
 8015738:	687b      	ldr	r3, [r7, #4]
 801573a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801573e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8015740:	4413      	add	r3, r2
 8015742:	b29a      	uxth	r2, r3
 8015744:	687b      	ldr	r3, [r7, #4]
 8015746:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 801574a:	e004      	b.n	8015756 <tcp_receive+0x306>
 801574c:	687b      	ldr	r3, [r7, #4]
 801574e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015752:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8015756:	687b      	ldr	r3, [r7, #4]
 8015758:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015762:	429a      	cmp	r2, r3
 8015764:	d326      	bcc.n	80157b4 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8015766:	687b      	ldr	r3, [r7, #4]
 8015768:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015772:	1ad3      	subs	r3, r2, r3
 8015774:	b29a      	uxth	r2, r3
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801577c:	687b      	ldr	r3, [r7, #4]
 801577e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015782:	687b      	ldr	r3, [r7, #4]
 8015784:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015786:	4413      	add	r3, r2
 8015788:	b29a      	uxth	r2, r3
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015790:	429a      	cmp	r2, r3
 8015792:	d30a      	bcc.n	80157aa <tcp_receive+0x35a>
 8015794:	687b      	ldr	r3, [r7, #4]
 8015796:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801579a:	687b      	ldr	r3, [r7, #4]
 801579c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801579e:	4413      	add	r3, r2
 80157a0:	b29a      	uxth	r2, r3
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80157a8:	e004      	b.n	80157b4 <tcp_receive+0x364>
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80157b0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80157bc:	4a98      	ldr	r2, [pc, #608]	; (8015a20 <tcp_receive+0x5d0>)
 80157be:	6878      	ldr	r0, [r7, #4]
 80157c0:	f7ff fdca 	bl	8015358 <tcp_free_acked_segments>
 80157c4:	4602      	mov	r2, r0
 80157c6:	687b      	ldr	r3, [r7, #4]
 80157c8:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80157ce:	687b      	ldr	r3, [r7, #4]
 80157d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80157d2:	4a94      	ldr	r2, [pc, #592]	; (8015a24 <tcp_receive+0x5d4>)
 80157d4:	6878      	ldr	r0, [r7, #4]
 80157d6:	f7ff fdbf 	bl	8015358 <tcp_free_acked_segments>
 80157da:	4602      	mov	r2, r0
 80157dc:	687b      	ldr	r3, [r7, #4]
 80157de:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80157e0:	687b      	ldr	r3, [r7, #4]
 80157e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	d104      	bne.n	80157f2 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80157ee:	861a      	strh	r2, [r3, #48]	; 0x30
 80157f0:	e002      	b.n	80157f8 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 80157f2:	687b      	ldr	r3, [r7, #4]
 80157f4:	2200      	movs	r2, #0
 80157f6:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 80157f8:	687b      	ldr	r3, [r7, #4]
 80157fa:	2200      	movs	r2, #0
 80157fc:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015802:	2b00      	cmp	r3, #0
 8015804:	d103      	bne.n	801580e <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 8015806:	687b      	ldr	r3, [r7, #4]
 8015808:	2200      	movs	r2, #0
 801580a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801580e:	687b      	ldr	r3, [r7, #4]
 8015810:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8015814:	4b84      	ldr	r3, [pc, #528]	; (8015a28 <tcp_receive+0x5d8>)
 8015816:	881b      	ldrh	r3, [r3, #0]
 8015818:	4413      	add	r3, r2
 801581a:	b29a      	uxth	r2, r3
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8015822:	687b      	ldr	r3, [r7, #4]
 8015824:	8b5b      	ldrh	r3, [r3, #26]
 8015826:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801582a:	2b00      	cmp	r3, #0
 801582c:	d035      	beq.n	801589a <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801582e:	687b      	ldr	r3, [r7, #4]
 8015830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015832:	2b00      	cmp	r3, #0
 8015834:	d118      	bne.n	8015868 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 8015836:	687b      	ldr	r3, [r7, #4]
 8015838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801583a:	2b00      	cmp	r3, #0
 801583c:	d00c      	beq.n	8015858 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801583e:	687b      	ldr	r3, [r7, #4]
 8015840:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015846:	68db      	ldr	r3, [r3, #12]
 8015848:	685b      	ldr	r3, [r3, #4]
 801584a:	4618      	mov	r0, r3
 801584c:	f7fa fefd 	bl	801064a <lwip_htonl>
 8015850:	4603      	mov	r3, r0
 8015852:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8015854:	2b00      	cmp	r3, #0
 8015856:	dc20      	bgt.n	801589a <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8015858:	687b      	ldr	r3, [r7, #4]
 801585a:	8b5b      	ldrh	r3, [r3, #26]
 801585c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8015860:	b29a      	uxth	r2, r3
 8015862:	687b      	ldr	r3, [r7, #4]
 8015864:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015866:	e018      	b.n	801589a <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801586c:	687b      	ldr	r3, [r7, #4]
 801586e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015870:	68db      	ldr	r3, [r3, #12]
 8015872:	685b      	ldr	r3, [r3, #4]
 8015874:	4618      	mov	r0, r3
 8015876:	f7fa fee8 	bl	801064a <lwip_htonl>
 801587a:	4603      	mov	r3, r0
 801587c:	1ae3      	subs	r3, r4, r3
 801587e:	2b00      	cmp	r3, #0
 8015880:	dc0b      	bgt.n	801589a <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	8b5b      	ldrh	r3, [r3, #26]
 8015886:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801588a:	b29a      	uxth	r2, r3
 801588c:	687b      	ldr	r3, [r7, #4]
 801588e:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015890:	e003      	b.n	801589a <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8015892:	6878      	ldr	r0, [r7, #4]
 8015894:	f002 fbce 	bl	8018034 <tcp_send_empty_ack>
 8015898:	e000      	b.n	801589c <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801589a:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	d05b      	beq.n	801595c <tcp_receive+0x50c>
 80158a4:	687b      	ldr	r3, [r7, #4]
 80158a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80158a8:	4b60      	ldr	r3, [pc, #384]	; (8015a2c <tcp_receive+0x5dc>)
 80158aa:	681b      	ldr	r3, [r3, #0]
 80158ac:	1ad3      	subs	r3, r2, r3
 80158ae:	2b00      	cmp	r3, #0
 80158b0:	da54      	bge.n	801595c <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80158b2:	4b5f      	ldr	r3, [pc, #380]	; (8015a30 <tcp_receive+0x5e0>)
 80158b4:	681b      	ldr	r3, [r3, #0]
 80158b6:	b29a      	uxth	r2, r3
 80158b8:	687b      	ldr	r3, [r7, #4]
 80158ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80158bc:	b29b      	uxth	r3, r3
 80158be:	1ad3      	subs	r3, r2, r3
 80158c0:	b29b      	uxth	r3, r3
 80158c2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80158c6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80158d0:	10db      	asrs	r3, r3, #3
 80158d2:	b21b      	sxth	r3, r3
 80158d4:	b29b      	uxth	r3, r3
 80158d6:	1ad3      	subs	r3, r2, r3
 80158d8:	b29b      	uxth	r3, r3
 80158da:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80158e4:	b29a      	uxth	r2, r3
 80158e6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80158ea:	4413      	add	r3, r2
 80158ec:	b29b      	uxth	r3, r3
 80158ee:	b21a      	sxth	r2, r3
 80158f0:	687b      	ldr	r3, [r7, #4]
 80158f2:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 80158f4:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	da05      	bge.n	8015908 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 80158fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8015900:	425b      	negs	r3, r3
 8015902:	b29b      	uxth	r3, r3
 8015904:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8015908:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801590c:	687b      	ldr	r3, [r7, #4]
 801590e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015912:	109b      	asrs	r3, r3, #2
 8015914:	b21b      	sxth	r3, r3
 8015916:	b29b      	uxth	r3, r3
 8015918:	1ad3      	subs	r3, r2, r3
 801591a:	b29b      	uxth	r3, r3
 801591c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015926:	b29a      	uxth	r2, r3
 8015928:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801592c:	4413      	add	r3, r2
 801592e:	b29b      	uxth	r3, r3
 8015930:	b21a      	sxth	r2, r3
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801593c:	10db      	asrs	r3, r3, #3
 801593e:	b21b      	sxth	r3, r3
 8015940:	b29a      	uxth	r2, r3
 8015942:	687b      	ldr	r3, [r7, #4]
 8015944:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015948:	b29b      	uxth	r3, r3
 801594a:	4413      	add	r3, r2
 801594c:	b29b      	uxth	r3, r3
 801594e:	b21a      	sxth	r2, r3
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8015956:	687b      	ldr	r3, [r7, #4]
 8015958:	2200      	movs	r2, #0
 801595a:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801595c:	4b35      	ldr	r3, [pc, #212]	; (8015a34 <tcp_receive+0x5e4>)
 801595e:	881b      	ldrh	r3, [r3, #0]
 8015960:	2b00      	cmp	r3, #0
 8015962:	f000 84e2 	beq.w	801632a <tcp_receive+0xeda>
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	7d1b      	ldrb	r3, [r3, #20]
 801596a:	2b06      	cmp	r3, #6
 801596c:	f200 84dd 	bhi.w	801632a <tcp_receive+0xeda>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015974:	4b30      	ldr	r3, [pc, #192]	; (8015a38 <tcp_receive+0x5e8>)
 8015976:	681b      	ldr	r3, [r3, #0]
 8015978:	1ad3      	subs	r3, r2, r3
 801597a:	3b01      	subs	r3, #1
 801597c:	2b00      	cmp	r3, #0
 801597e:	f2c0 808f 	blt.w	8015aa0 <tcp_receive+0x650>
 8015982:	687b      	ldr	r3, [r7, #4]
 8015984:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015986:	4b2b      	ldr	r3, [pc, #172]	; (8015a34 <tcp_receive+0x5e4>)
 8015988:	881b      	ldrh	r3, [r3, #0]
 801598a:	4619      	mov	r1, r3
 801598c:	4b2a      	ldr	r3, [pc, #168]	; (8015a38 <tcp_receive+0x5e8>)
 801598e:	681b      	ldr	r3, [r3, #0]
 8015990:	440b      	add	r3, r1
 8015992:	1ad3      	subs	r3, r2, r3
 8015994:	3301      	adds	r3, #1
 8015996:	2b00      	cmp	r3, #0
 8015998:	f300 8082 	bgt.w	8015aa0 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801599c:	4b27      	ldr	r3, [pc, #156]	; (8015a3c <tcp_receive+0x5ec>)
 801599e:	685b      	ldr	r3, [r3, #4]
 80159a0:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80159a2:	687b      	ldr	r3, [r7, #4]
 80159a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80159a6:	4b24      	ldr	r3, [pc, #144]	; (8015a38 <tcp_receive+0x5e8>)
 80159a8:	681b      	ldr	r3, [r3, #0]
 80159aa:	1ad3      	subs	r3, r2, r3
 80159ac:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80159ae:	4b23      	ldr	r3, [pc, #140]	; (8015a3c <tcp_receive+0x5ec>)
 80159b0:	685b      	ldr	r3, [r3, #4]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d106      	bne.n	80159c4 <tcp_receive+0x574>
 80159b6:	4b22      	ldr	r3, [pc, #136]	; (8015a40 <tcp_receive+0x5f0>)
 80159b8:	f240 5294 	movw	r2, #1428	; 0x594
 80159bc:	4921      	ldr	r1, [pc, #132]	; (8015a44 <tcp_receive+0x5f4>)
 80159be:	4822      	ldr	r0, [pc, #136]	; (8015a48 <tcp_receive+0x5f8>)
 80159c0:	f005 fde8 	bl	801b594 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80159c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159c6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80159ca:	4293      	cmp	r3, r2
 80159cc:	d906      	bls.n	80159dc <tcp_receive+0x58c>
 80159ce:	4b1c      	ldr	r3, [pc, #112]	; (8015a40 <tcp_receive+0x5f0>)
 80159d0:	f240 5295 	movw	r2, #1429	; 0x595
 80159d4:	491d      	ldr	r1, [pc, #116]	; (8015a4c <tcp_receive+0x5fc>)
 80159d6:	481c      	ldr	r0, [pc, #112]	; (8015a48 <tcp_receive+0x5f8>)
 80159d8:	f005 fddc 	bl	801b594 <iprintf>
      off = (u16_t)off32;
 80159dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80159de:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80159e2:	4b16      	ldr	r3, [pc, #88]	; (8015a3c <tcp_receive+0x5ec>)
 80159e4:	685b      	ldr	r3, [r3, #4]
 80159e6:	891b      	ldrh	r3, [r3, #8]
 80159e8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80159ec:	429a      	cmp	r2, r3
 80159ee:	d906      	bls.n	80159fe <tcp_receive+0x5ae>
 80159f0:	4b13      	ldr	r3, [pc, #76]	; (8015a40 <tcp_receive+0x5f0>)
 80159f2:	f240 5297 	movw	r2, #1431	; 0x597
 80159f6:	4916      	ldr	r1, [pc, #88]	; (8015a50 <tcp_receive+0x600>)
 80159f8:	4813      	ldr	r0, [pc, #76]	; (8015a48 <tcp_receive+0x5f8>)
 80159fa:	f005 fdcb 	bl	801b594 <iprintf>
      inseg.len -= off;
 80159fe:	4b0f      	ldr	r3, [pc, #60]	; (8015a3c <tcp_receive+0x5ec>)
 8015a00:	891a      	ldrh	r2, [r3, #8]
 8015a02:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015a06:	1ad3      	subs	r3, r2, r3
 8015a08:	b29a      	uxth	r2, r3
 8015a0a:	4b0c      	ldr	r3, [pc, #48]	; (8015a3c <tcp_receive+0x5ec>)
 8015a0c:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8015a0e:	4b0b      	ldr	r3, [pc, #44]	; (8015a3c <tcp_receive+0x5ec>)
 8015a10:	685b      	ldr	r3, [r3, #4]
 8015a12:	891a      	ldrh	r2, [r3, #8]
 8015a14:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015a18:	1ad3      	subs	r3, r2, r3
 8015a1a:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8015a1c:	e02a      	b.n	8015a74 <tcp_receive+0x624>
 8015a1e:	bf00      	nop
 8015a20:	0801ed7c 	.word	0x0801ed7c
 8015a24:	0801ed84 	.word	0x0801ed84
 8015a28:	200110c8 	.word	0x200110c8
 8015a2c:	200110c4 	.word	0x200110c4
 8015a30:	20011088 	.word	0x20011088
 8015a34:	200110ca 	.word	0x200110ca
 8015a38:	200110c0 	.word	0x200110c0
 8015a3c:	200110a0 	.word	0x200110a0
 8015a40:	0801ea14 	.word	0x0801ea14
 8015a44:	0801ed8c 	.word	0x0801ed8c
 8015a48:	0801ea60 	.word	0x0801ea60
 8015a4c:	0801ed9c 	.word	0x0801ed9c
 8015a50:	0801edac 	.word	0x0801edac
        off -= p->len;
 8015a54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a56:	895b      	ldrh	r3, [r3, #10]
 8015a58:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015a5c:	1ad3      	subs	r3, r2, r3
 8015a5e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8015a62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a64:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8015a66:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8015a68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a6a:	2200      	movs	r2, #0
 8015a6c:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8015a6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a70:	681b      	ldr	r3, [r3, #0]
 8015a72:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8015a74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015a76:	895b      	ldrh	r3, [r3, #10]
 8015a78:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015a7c:	429a      	cmp	r2, r3
 8015a7e:	d8e9      	bhi.n	8015a54 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8015a80:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015a84:	4619      	mov	r1, r3
 8015a86:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8015a88:	f7fc f936 	bl	8011cf8 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8015a8c:	687b      	ldr	r3, [r7, #4]
 8015a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015a90:	4a91      	ldr	r2, [pc, #580]	; (8015cd8 <tcp_receive+0x888>)
 8015a92:	6013      	str	r3, [r2, #0]
 8015a94:	4b91      	ldr	r3, [pc, #580]	; (8015cdc <tcp_receive+0x88c>)
 8015a96:	68db      	ldr	r3, [r3, #12]
 8015a98:	4a8f      	ldr	r2, [pc, #572]	; (8015cd8 <tcp_receive+0x888>)
 8015a9a:	6812      	ldr	r2, [r2, #0]
 8015a9c:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8015a9e:	e00d      	b.n	8015abc <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8015aa0:	4b8d      	ldr	r3, [pc, #564]	; (8015cd8 <tcp_receive+0x888>)
 8015aa2:	681a      	ldr	r2, [r3, #0]
 8015aa4:	687b      	ldr	r3, [r7, #4]
 8015aa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015aa8:	1ad3      	subs	r3, r2, r3
 8015aaa:	2b00      	cmp	r3, #0
 8015aac:	da06      	bge.n	8015abc <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	8b5b      	ldrh	r3, [r3, #26]
 8015ab2:	f043 0302 	orr.w	r3, r3, #2
 8015ab6:	b29a      	uxth	r2, r3
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8015abc:	4b86      	ldr	r3, [pc, #536]	; (8015cd8 <tcp_receive+0x888>)
 8015abe:	681a      	ldr	r2, [r3, #0]
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ac4:	1ad3      	subs	r3, r2, r3
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	f2c0 842a 	blt.w	8016320 <tcp_receive+0xed0>
 8015acc:	4b82      	ldr	r3, [pc, #520]	; (8015cd8 <tcp_receive+0x888>)
 8015ace:	681a      	ldr	r2, [r3, #0]
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ad4:	6879      	ldr	r1, [r7, #4]
 8015ad6:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015ad8:	440b      	add	r3, r1
 8015ada:	1ad3      	subs	r3, r2, r3
 8015adc:	3301      	adds	r3, #1
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	f300 841e 	bgt.w	8016320 <tcp_receive+0xed0>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8015ae4:	687b      	ldr	r3, [r7, #4]
 8015ae6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015ae8:	4b7b      	ldr	r3, [pc, #492]	; (8015cd8 <tcp_receive+0x888>)
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	429a      	cmp	r2, r3
 8015aee:	f040 829a 	bne.w	8016026 <tcp_receive+0xbd6>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8015af2:	4b7a      	ldr	r3, [pc, #488]	; (8015cdc <tcp_receive+0x88c>)
 8015af4:	891c      	ldrh	r4, [r3, #8]
 8015af6:	4b79      	ldr	r3, [pc, #484]	; (8015cdc <tcp_receive+0x88c>)
 8015af8:	68db      	ldr	r3, [r3, #12]
 8015afa:	899b      	ldrh	r3, [r3, #12]
 8015afc:	b29b      	uxth	r3, r3
 8015afe:	4618      	mov	r0, r3
 8015b00:	f7fa fd8e 	bl	8010620 <lwip_htons>
 8015b04:	4603      	mov	r3, r0
 8015b06:	b2db      	uxtb	r3, r3
 8015b08:	f003 0303 	and.w	r3, r3, #3
 8015b0c:	2b00      	cmp	r3, #0
 8015b0e:	d001      	beq.n	8015b14 <tcp_receive+0x6c4>
 8015b10:	2301      	movs	r3, #1
 8015b12:	e000      	b.n	8015b16 <tcp_receive+0x6c6>
 8015b14:	2300      	movs	r3, #0
 8015b16:	4423      	add	r3, r4
 8015b18:	b29a      	uxth	r2, r3
 8015b1a:	4b71      	ldr	r3, [pc, #452]	; (8015ce0 <tcp_receive+0x890>)
 8015b1c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8015b1e:	687b      	ldr	r3, [r7, #4]
 8015b20:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015b22:	4b6f      	ldr	r3, [pc, #444]	; (8015ce0 <tcp_receive+0x890>)
 8015b24:	881b      	ldrh	r3, [r3, #0]
 8015b26:	429a      	cmp	r2, r3
 8015b28:	d275      	bcs.n	8015c16 <tcp_receive+0x7c6>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015b2a:	4b6c      	ldr	r3, [pc, #432]	; (8015cdc <tcp_receive+0x88c>)
 8015b2c:	68db      	ldr	r3, [r3, #12]
 8015b2e:	899b      	ldrh	r3, [r3, #12]
 8015b30:	b29b      	uxth	r3, r3
 8015b32:	4618      	mov	r0, r3
 8015b34:	f7fa fd74 	bl	8010620 <lwip_htons>
 8015b38:	4603      	mov	r3, r0
 8015b3a:	b2db      	uxtb	r3, r3
 8015b3c:	f003 0301 	and.w	r3, r3, #1
 8015b40:	2b00      	cmp	r3, #0
 8015b42:	d01f      	beq.n	8015b84 <tcp_receive+0x734>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8015b44:	4b65      	ldr	r3, [pc, #404]	; (8015cdc <tcp_receive+0x88c>)
 8015b46:	68db      	ldr	r3, [r3, #12]
 8015b48:	899b      	ldrh	r3, [r3, #12]
 8015b4a:	b29b      	uxth	r3, r3
 8015b4c:	b21b      	sxth	r3, r3
 8015b4e:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015b52:	b21c      	sxth	r4, r3
 8015b54:	4b61      	ldr	r3, [pc, #388]	; (8015cdc <tcp_receive+0x88c>)
 8015b56:	68db      	ldr	r3, [r3, #12]
 8015b58:	899b      	ldrh	r3, [r3, #12]
 8015b5a:	b29b      	uxth	r3, r3
 8015b5c:	4618      	mov	r0, r3
 8015b5e:	f7fa fd5f 	bl	8010620 <lwip_htons>
 8015b62:	4603      	mov	r3, r0
 8015b64:	b2db      	uxtb	r3, r3
 8015b66:	b29b      	uxth	r3, r3
 8015b68:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8015b6c:	b29b      	uxth	r3, r3
 8015b6e:	4618      	mov	r0, r3
 8015b70:	f7fa fd56 	bl	8010620 <lwip_htons>
 8015b74:	4603      	mov	r3, r0
 8015b76:	b21b      	sxth	r3, r3
 8015b78:	4323      	orrs	r3, r4
 8015b7a:	b21a      	sxth	r2, r3
 8015b7c:	4b57      	ldr	r3, [pc, #348]	; (8015cdc <tcp_receive+0x88c>)
 8015b7e:	68db      	ldr	r3, [r3, #12]
 8015b80:	b292      	uxth	r2, r2
 8015b82:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015b88:	4b54      	ldr	r3, [pc, #336]	; (8015cdc <tcp_receive+0x88c>)
 8015b8a:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8015b8c:	4b53      	ldr	r3, [pc, #332]	; (8015cdc <tcp_receive+0x88c>)
 8015b8e:	68db      	ldr	r3, [r3, #12]
 8015b90:	899b      	ldrh	r3, [r3, #12]
 8015b92:	b29b      	uxth	r3, r3
 8015b94:	4618      	mov	r0, r3
 8015b96:	f7fa fd43 	bl	8010620 <lwip_htons>
 8015b9a:	4603      	mov	r3, r0
 8015b9c:	b2db      	uxtb	r3, r3
 8015b9e:	f003 0302 	and.w	r3, r3, #2
 8015ba2:	2b00      	cmp	r3, #0
 8015ba4:	d005      	beq.n	8015bb2 <tcp_receive+0x762>
            inseg.len -= 1;
 8015ba6:	4b4d      	ldr	r3, [pc, #308]	; (8015cdc <tcp_receive+0x88c>)
 8015ba8:	891b      	ldrh	r3, [r3, #8]
 8015baa:	3b01      	subs	r3, #1
 8015bac:	b29a      	uxth	r2, r3
 8015bae:	4b4b      	ldr	r3, [pc, #300]	; (8015cdc <tcp_receive+0x88c>)
 8015bb0:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8015bb2:	4b4a      	ldr	r3, [pc, #296]	; (8015cdc <tcp_receive+0x88c>)
 8015bb4:	685b      	ldr	r3, [r3, #4]
 8015bb6:	4a49      	ldr	r2, [pc, #292]	; (8015cdc <tcp_receive+0x88c>)
 8015bb8:	8912      	ldrh	r2, [r2, #8]
 8015bba:	4611      	mov	r1, r2
 8015bbc:	4618      	mov	r0, r3
 8015bbe:	f7fb ff9b 	bl	8011af8 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8015bc2:	4b46      	ldr	r3, [pc, #280]	; (8015cdc <tcp_receive+0x88c>)
 8015bc4:	891c      	ldrh	r4, [r3, #8]
 8015bc6:	4b45      	ldr	r3, [pc, #276]	; (8015cdc <tcp_receive+0x88c>)
 8015bc8:	68db      	ldr	r3, [r3, #12]
 8015bca:	899b      	ldrh	r3, [r3, #12]
 8015bcc:	b29b      	uxth	r3, r3
 8015bce:	4618      	mov	r0, r3
 8015bd0:	f7fa fd26 	bl	8010620 <lwip_htons>
 8015bd4:	4603      	mov	r3, r0
 8015bd6:	b2db      	uxtb	r3, r3
 8015bd8:	f003 0303 	and.w	r3, r3, #3
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d001      	beq.n	8015be4 <tcp_receive+0x794>
 8015be0:	2301      	movs	r3, #1
 8015be2:	e000      	b.n	8015be6 <tcp_receive+0x796>
 8015be4:	2300      	movs	r3, #0
 8015be6:	4423      	add	r3, r4
 8015be8:	b29a      	uxth	r2, r3
 8015bea:	4b3d      	ldr	r3, [pc, #244]	; (8015ce0 <tcp_receive+0x890>)
 8015bec:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015bee:	4b3c      	ldr	r3, [pc, #240]	; (8015ce0 <tcp_receive+0x890>)
 8015bf0:	881b      	ldrh	r3, [r3, #0]
 8015bf2:	461a      	mov	r2, r3
 8015bf4:	4b38      	ldr	r3, [pc, #224]	; (8015cd8 <tcp_receive+0x888>)
 8015bf6:	681b      	ldr	r3, [r3, #0]
 8015bf8:	441a      	add	r2, r3
 8015bfa:	687b      	ldr	r3, [r7, #4]
 8015bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015bfe:	6879      	ldr	r1, [r7, #4]
 8015c00:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015c02:	440b      	add	r3, r1
 8015c04:	429a      	cmp	r2, r3
 8015c06:	d006      	beq.n	8015c16 <tcp_receive+0x7c6>
 8015c08:	4b36      	ldr	r3, [pc, #216]	; (8015ce4 <tcp_receive+0x894>)
 8015c0a:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8015c0e:	4936      	ldr	r1, [pc, #216]	; (8015ce8 <tcp_receive+0x898>)
 8015c10:	4836      	ldr	r0, [pc, #216]	; (8015cec <tcp_receive+0x89c>)
 8015c12:	f005 fcbf 	bl	801b594 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8015c16:	687b      	ldr	r3, [r7, #4]
 8015c18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	f000 80e7 	beq.w	8015dee <tcp_receive+0x99e>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015c20:	4b2e      	ldr	r3, [pc, #184]	; (8015cdc <tcp_receive+0x88c>)
 8015c22:	68db      	ldr	r3, [r3, #12]
 8015c24:	899b      	ldrh	r3, [r3, #12]
 8015c26:	b29b      	uxth	r3, r3
 8015c28:	4618      	mov	r0, r3
 8015c2a:	f7fa fcf9 	bl	8010620 <lwip_htons>
 8015c2e:	4603      	mov	r3, r0
 8015c30:	b2db      	uxtb	r3, r3
 8015c32:	f003 0301 	and.w	r3, r3, #1
 8015c36:	2b00      	cmp	r3, #0
 8015c38:	d010      	beq.n	8015c5c <tcp_receive+0x80c>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8015c3a:	e00a      	b.n	8015c52 <tcp_receive+0x802>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015c40:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8015c42:	687b      	ldr	r3, [r7, #4]
 8015c44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015c46:	681a      	ldr	r2, [r3, #0]
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8015c4c:	68f8      	ldr	r0, [r7, #12]
 8015c4e:	f7fd fcc4 	bl	80135da <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8015c52:	687b      	ldr	r3, [r7, #4]
 8015c54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d1f0      	bne.n	8015c3c <tcp_receive+0x7ec>
 8015c5a:	e0c8      	b.n	8015dee <tcp_receive+0x99e>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8015c5c:	687b      	ldr	r3, [r7, #4]
 8015c5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015c60:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8015c62:	e052      	b.n	8015d0a <tcp_receive+0x8ba>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8015c64:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015c66:	68db      	ldr	r3, [r3, #12]
 8015c68:	899b      	ldrh	r3, [r3, #12]
 8015c6a:	b29b      	uxth	r3, r3
 8015c6c:	4618      	mov	r0, r3
 8015c6e:	f7fa fcd7 	bl	8010620 <lwip_htons>
 8015c72:	4603      	mov	r3, r0
 8015c74:	b2db      	uxtb	r3, r3
 8015c76:	f003 0301 	and.w	r3, r3, #1
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	d03d      	beq.n	8015cfa <tcp_receive+0x8aa>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8015c7e:	4b17      	ldr	r3, [pc, #92]	; (8015cdc <tcp_receive+0x88c>)
 8015c80:	68db      	ldr	r3, [r3, #12]
 8015c82:	899b      	ldrh	r3, [r3, #12]
 8015c84:	b29b      	uxth	r3, r3
 8015c86:	4618      	mov	r0, r3
 8015c88:	f7fa fcca 	bl	8010620 <lwip_htons>
 8015c8c:	4603      	mov	r3, r0
 8015c8e:	b2db      	uxtb	r3, r3
 8015c90:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	d130      	bne.n	8015cfa <tcp_receive+0x8aa>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8015c98:	4b10      	ldr	r3, [pc, #64]	; (8015cdc <tcp_receive+0x88c>)
 8015c9a:	68db      	ldr	r3, [r3, #12]
 8015c9c:	899b      	ldrh	r3, [r3, #12]
 8015c9e:	b29c      	uxth	r4, r3
 8015ca0:	2001      	movs	r0, #1
 8015ca2:	f7fa fcbd 	bl	8010620 <lwip_htons>
 8015ca6:	4603      	mov	r3, r0
 8015ca8:	461a      	mov	r2, r3
 8015caa:	4b0c      	ldr	r3, [pc, #48]	; (8015cdc <tcp_receive+0x88c>)
 8015cac:	68db      	ldr	r3, [r3, #12]
 8015cae:	4322      	orrs	r2, r4
 8015cb0:	b292      	uxth	r2, r2
 8015cb2:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8015cb4:	4b09      	ldr	r3, [pc, #36]	; (8015cdc <tcp_receive+0x88c>)
 8015cb6:	891c      	ldrh	r4, [r3, #8]
 8015cb8:	4b08      	ldr	r3, [pc, #32]	; (8015cdc <tcp_receive+0x88c>)
 8015cba:	68db      	ldr	r3, [r3, #12]
 8015cbc:	899b      	ldrh	r3, [r3, #12]
 8015cbe:	b29b      	uxth	r3, r3
 8015cc0:	4618      	mov	r0, r3
 8015cc2:	f7fa fcad 	bl	8010620 <lwip_htons>
 8015cc6:	4603      	mov	r3, r0
 8015cc8:	b2db      	uxtb	r3, r3
 8015cca:	f003 0303 	and.w	r3, r3, #3
 8015cce:	2b00      	cmp	r3, #0
 8015cd0:	d00e      	beq.n	8015cf0 <tcp_receive+0x8a0>
 8015cd2:	2301      	movs	r3, #1
 8015cd4:	e00d      	b.n	8015cf2 <tcp_receive+0x8a2>
 8015cd6:	bf00      	nop
 8015cd8:	200110c0 	.word	0x200110c0
 8015cdc:	200110a0 	.word	0x200110a0
 8015ce0:	200110ca 	.word	0x200110ca
 8015ce4:	0801ea14 	.word	0x0801ea14
 8015ce8:	0801edbc 	.word	0x0801edbc
 8015cec:	0801ea60 	.word	0x0801ea60
 8015cf0:	2300      	movs	r3, #0
 8015cf2:	4423      	add	r3, r4
 8015cf4:	b29a      	uxth	r2, r3
 8015cf6:	4b98      	ldr	r3, [pc, #608]	; (8015f58 <tcp_receive+0xb08>)
 8015cf8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8015cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015cfc:	613b      	str	r3, [r7, #16]
              next = next->next;
 8015cfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015d00:	681b      	ldr	r3, [r3, #0]
 8015d02:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8015d04:	6938      	ldr	r0, [r7, #16]
 8015d06:	f7fd fc68 	bl	80135da <tcp_seg_free>
            while (next &&
 8015d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015d0c:	2b00      	cmp	r3, #0
 8015d0e:	d00e      	beq.n	8015d2e <tcp_receive+0x8de>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8015d10:	4b91      	ldr	r3, [pc, #580]	; (8015f58 <tcp_receive+0xb08>)
 8015d12:	881b      	ldrh	r3, [r3, #0]
 8015d14:	461a      	mov	r2, r3
 8015d16:	4b91      	ldr	r3, [pc, #580]	; (8015f5c <tcp_receive+0xb0c>)
 8015d18:	681b      	ldr	r3, [r3, #0]
 8015d1a:	441a      	add	r2, r3
 8015d1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015d1e:	68db      	ldr	r3, [r3, #12]
 8015d20:	685b      	ldr	r3, [r3, #4]
 8015d22:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8015d24:	8909      	ldrh	r1, [r1, #8]
 8015d26:	440b      	add	r3, r1
 8015d28:	1ad3      	subs	r3, r2, r3
            while (next &&
 8015d2a:	2b00      	cmp	r3, #0
 8015d2c:	da9a      	bge.n	8015c64 <tcp_receive+0x814>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8015d2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	d059      	beq.n	8015de8 <tcp_receive+0x998>
                TCP_SEQ_GT(seqno + tcplen,
 8015d34:	4b88      	ldr	r3, [pc, #544]	; (8015f58 <tcp_receive+0xb08>)
 8015d36:	881b      	ldrh	r3, [r3, #0]
 8015d38:	461a      	mov	r2, r3
 8015d3a:	4b88      	ldr	r3, [pc, #544]	; (8015f5c <tcp_receive+0xb0c>)
 8015d3c:	681b      	ldr	r3, [r3, #0]
 8015d3e:	441a      	add	r2, r3
 8015d40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015d42:	68db      	ldr	r3, [r3, #12]
 8015d44:	685b      	ldr	r3, [r3, #4]
 8015d46:	1ad3      	subs	r3, r2, r3
            if (next &&
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	dd4d      	ble.n	8015de8 <tcp_receive+0x998>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8015d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015d4e:	68db      	ldr	r3, [r3, #12]
 8015d50:	685b      	ldr	r3, [r3, #4]
 8015d52:	b29a      	uxth	r2, r3
 8015d54:	4b81      	ldr	r3, [pc, #516]	; (8015f5c <tcp_receive+0xb0c>)
 8015d56:	681b      	ldr	r3, [r3, #0]
 8015d58:	b29b      	uxth	r3, r3
 8015d5a:	1ad3      	subs	r3, r2, r3
 8015d5c:	b29a      	uxth	r2, r3
 8015d5e:	4b80      	ldr	r3, [pc, #512]	; (8015f60 <tcp_receive+0xb10>)
 8015d60:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8015d62:	4b7f      	ldr	r3, [pc, #508]	; (8015f60 <tcp_receive+0xb10>)
 8015d64:	68db      	ldr	r3, [r3, #12]
 8015d66:	899b      	ldrh	r3, [r3, #12]
 8015d68:	b29b      	uxth	r3, r3
 8015d6a:	4618      	mov	r0, r3
 8015d6c:	f7fa fc58 	bl	8010620 <lwip_htons>
 8015d70:	4603      	mov	r3, r0
 8015d72:	b2db      	uxtb	r3, r3
 8015d74:	f003 0302 	and.w	r3, r3, #2
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d005      	beq.n	8015d88 <tcp_receive+0x938>
                inseg.len -= 1;
 8015d7c:	4b78      	ldr	r3, [pc, #480]	; (8015f60 <tcp_receive+0xb10>)
 8015d7e:	891b      	ldrh	r3, [r3, #8]
 8015d80:	3b01      	subs	r3, #1
 8015d82:	b29a      	uxth	r2, r3
 8015d84:	4b76      	ldr	r3, [pc, #472]	; (8015f60 <tcp_receive+0xb10>)
 8015d86:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8015d88:	4b75      	ldr	r3, [pc, #468]	; (8015f60 <tcp_receive+0xb10>)
 8015d8a:	685b      	ldr	r3, [r3, #4]
 8015d8c:	4a74      	ldr	r2, [pc, #464]	; (8015f60 <tcp_receive+0xb10>)
 8015d8e:	8912      	ldrh	r2, [r2, #8]
 8015d90:	4611      	mov	r1, r2
 8015d92:	4618      	mov	r0, r3
 8015d94:	f7fb feb0 	bl	8011af8 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8015d98:	4b71      	ldr	r3, [pc, #452]	; (8015f60 <tcp_receive+0xb10>)
 8015d9a:	891c      	ldrh	r4, [r3, #8]
 8015d9c:	4b70      	ldr	r3, [pc, #448]	; (8015f60 <tcp_receive+0xb10>)
 8015d9e:	68db      	ldr	r3, [r3, #12]
 8015da0:	899b      	ldrh	r3, [r3, #12]
 8015da2:	b29b      	uxth	r3, r3
 8015da4:	4618      	mov	r0, r3
 8015da6:	f7fa fc3b 	bl	8010620 <lwip_htons>
 8015daa:	4603      	mov	r3, r0
 8015dac:	b2db      	uxtb	r3, r3
 8015dae:	f003 0303 	and.w	r3, r3, #3
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	d001      	beq.n	8015dba <tcp_receive+0x96a>
 8015db6:	2301      	movs	r3, #1
 8015db8:	e000      	b.n	8015dbc <tcp_receive+0x96c>
 8015dba:	2300      	movs	r3, #0
 8015dbc:	4423      	add	r3, r4
 8015dbe:	b29a      	uxth	r2, r3
 8015dc0:	4b65      	ldr	r3, [pc, #404]	; (8015f58 <tcp_receive+0xb08>)
 8015dc2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8015dc4:	4b64      	ldr	r3, [pc, #400]	; (8015f58 <tcp_receive+0xb08>)
 8015dc6:	881b      	ldrh	r3, [r3, #0]
 8015dc8:	461a      	mov	r2, r3
 8015dca:	4b64      	ldr	r3, [pc, #400]	; (8015f5c <tcp_receive+0xb0c>)
 8015dcc:	681b      	ldr	r3, [r3, #0]
 8015dce:	441a      	add	r2, r3
 8015dd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015dd2:	68db      	ldr	r3, [r3, #12]
 8015dd4:	685b      	ldr	r3, [r3, #4]
 8015dd6:	429a      	cmp	r2, r3
 8015dd8:	d006      	beq.n	8015de8 <tcp_receive+0x998>
 8015dda:	4b62      	ldr	r3, [pc, #392]	; (8015f64 <tcp_receive+0xb14>)
 8015ddc:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8015de0:	4961      	ldr	r1, [pc, #388]	; (8015f68 <tcp_receive+0xb18>)
 8015de2:	4862      	ldr	r0, [pc, #392]	; (8015f6c <tcp_receive+0xb1c>)
 8015de4:	f005 fbd6 	bl	801b594 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015de8:	687b      	ldr	r3, [r7, #4]
 8015dea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8015dec:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8015dee:	4b5a      	ldr	r3, [pc, #360]	; (8015f58 <tcp_receive+0xb08>)
 8015df0:	881b      	ldrh	r3, [r3, #0]
 8015df2:	461a      	mov	r2, r3
 8015df4:	4b59      	ldr	r3, [pc, #356]	; (8015f5c <tcp_receive+0xb0c>)
 8015df6:	681b      	ldr	r3, [r3, #0]
 8015df8:	441a      	add	r2, r3
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015e02:	4b55      	ldr	r3, [pc, #340]	; (8015f58 <tcp_receive+0xb08>)
 8015e04:	881b      	ldrh	r3, [r3, #0]
 8015e06:	429a      	cmp	r2, r3
 8015e08:	d206      	bcs.n	8015e18 <tcp_receive+0x9c8>
 8015e0a:	4b56      	ldr	r3, [pc, #344]	; (8015f64 <tcp_receive+0xb14>)
 8015e0c:	f240 6207 	movw	r2, #1543	; 0x607
 8015e10:	4957      	ldr	r1, [pc, #348]	; (8015f70 <tcp_receive+0xb20>)
 8015e12:	4856      	ldr	r0, [pc, #344]	; (8015f6c <tcp_receive+0xb1c>)
 8015e14:	f005 fbbe 	bl	801b594 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015e1c:	4b4e      	ldr	r3, [pc, #312]	; (8015f58 <tcp_receive+0xb08>)
 8015e1e:	881b      	ldrh	r3, [r3, #0]
 8015e20:	1ad3      	subs	r3, r2, r3
 8015e22:	b29a      	uxth	r2, r3
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8015e28:	6878      	ldr	r0, [r7, #4]
 8015e2a:	f7fc feb1 	bl	8012b90 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8015e2e:	4b4c      	ldr	r3, [pc, #304]	; (8015f60 <tcp_receive+0xb10>)
 8015e30:	685b      	ldr	r3, [r3, #4]
 8015e32:	891b      	ldrh	r3, [r3, #8]
 8015e34:	2b00      	cmp	r3, #0
 8015e36:	d006      	beq.n	8015e46 <tcp_receive+0x9f6>
          recv_data = inseg.p;
 8015e38:	4b49      	ldr	r3, [pc, #292]	; (8015f60 <tcp_receive+0xb10>)
 8015e3a:	685b      	ldr	r3, [r3, #4]
 8015e3c:	4a4d      	ldr	r2, [pc, #308]	; (8015f74 <tcp_receive+0xb24>)
 8015e3e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8015e40:	4b47      	ldr	r3, [pc, #284]	; (8015f60 <tcp_receive+0xb10>)
 8015e42:	2200      	movs	r2, #0
 8015e44:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015e46:	4b46      	ldr	r3, [pc, #280]	; (8015f60 <tcp_receive+0xb10>)
 8015e48:	68db      	ldr	r3, [r3, #12]
 8015e4a:	899b      	ldrh	r3, [r3, #12]
 8015e4c:	b29b      	uxth	r3, r3
 8015e4e:	4618      	mov	r0, r3
 8015e50:	f7fa fbe6 	bl	8010620 <lwip_htons>
 8015e54:	4603      	mov	r3, r0
 8015e56:	b2db      	uxtb	r3, r3
 8015e58:	f003 0301 	and.w	r3, r3, #1
 8015e5c:	2b00      	cmp	r3, #0
 8015e5e:	f000 80b8 	beq.w	8015fd2 <tcp_receive+0xb82>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8015e62:	4b45      	ldr	r3, [pc, #276]	; (8015f78 <tcp_receive+0xb28>)
 8015e64:	781b      	ldrb	r3, [r3, #0]
 8015e66:	f043 0320 	orr.w	r3, r3, #32
 8015e6a:	b2da      	uxtb	r2, r3
 8015e6c:	4b42      	ldr	r3, [pc, #264]	; (8015f78 <tcp_receive+0xb28>)
 8015e6e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8015e70:	e0af      	b.n	8015fd2 <tcp_receive+0xb82>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8015e72:	687b      	ldr	r3, [r7, #4]
 8015e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015e76:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8015e78:	687b      	ldr	r3, [r7, #4]
 8015e7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015e7c:	68db      	ldr	r3, [r3, #12]
 8015e7e:	685b      	ldr	r3, [r3, #4]
 8015e80:	4a36      	ldr	r2, [pc, #216]	; (8015f5c <tcp_receive+0xb0c>)
 8015e82:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8015e84:	68bb      	ldr	r3, [r7, #8]
 8015e86:	891b      	ldrh	r3, [r3, #8]
 8015e88:	461c      	mov	r4, r3
 8015e8a:	68bb      	ldr	r3, [r7, #8]
 8015e8c:	68db      	ldr	r3, [r3, #12]
 8015e8e:	899b      	ldrh	r3, [r3, #12]
 8015e90:	b29b      	uxth	r3, r3
 8015e92:	4618      	mov	r0, r3
 8015e94:	f7fa fbc4 	bl	8010620 <lwip_htons>
 8015e98:	4603      	mov	r3, r0
 8015e9a:	b2db      	uxtb	r3, r3
 8015e9c:	f003 0303 	and.w	r3, r3, #3
 8015ea0:	2b00      	cmp	r3, #0
 8015ea2:	d001      	beq.n	8015ea8 <tcp_receive+0xa58>
 8015ea4:	2301      	movs	r3, #1
 8015ea6:	e000      	b.n	8015eaa <tcp_receive+0xa5a>
 8015ea8:	2300      	movs	r3, #0
 8015eaa:	191a      	adds	r2, r3, r4
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015eb0:	441a      	add	r2, r3
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015eba:	461c      	mov	r4, r3
 8015ebc:	68bb      	ldr	r3, [r7, #8]
 8015ebe:	891b      	ldrh	r3, [r3, #8]
 8015ec0:	461d      	mov	r5, r3
 8015ec2:	68bb      	ldr	r3, [r7, #8]
 8015ec4:	68db      	ldr	r3, [r3, #12]
 8015ec6:	899b      	ldrh	r3, [r3, #12]
 8015ec8:	b29b      	uxth	r3, r3
 8015eca:	4618      	mov	r0, r3
 8015ecc:	f7fa fba8 	bl	8010620 <lwip_htons>
 8015ed0:	4603      	mov	r3, r0
 8015ed2:	b2db      	uxtb	r3, r3
 8015ed4:	f003 0303 	and.w	r3, r3, #3
 8015ed8:	2b00      	cmp	r3, #0
 8015eda:	d001      	beq.n	8015ee0 <tcp_receive+0xa90>
 8015edc:	2301      	movs	r3, #1
 8015ede:	e000      	b.n	8015ee2 <tcp_receive+0xa92>
 8015ee0:	2300      	movs	r3, #0
 8015ee2:	442b      	add	r3, r5
 8015ee4:	429c      	cmp	r4, r3
 8015ee6:	d206      	bcs.n	8015ef6 <tcp_receive+0xaa6>
 8015ee8:	4b1e      	ldr	r3, [pc, #120]	; (8015f64 <tcp_receive+0xb14>)
 8015eea:	f240 622b 	movw	r2, #1579	; 0x62b
 8015eee:	4923      	ldr	r1, [pc, #140]	; (8015f7c <tcp_receive+0xb2c>)
 8015ef0:	481e      	ldr	r0, [pc, #120]	; (8015f6c <tcp_receive+0xb1c>)
 8015ef2:	f005 fb4f 	bl	801b594 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8015ef6:	68bb      	ldr	r3, [r7, #8]
 8015ef8:	891b      	ldrh	r3, [r3, #8]
 8015efa:	461c      	mov	r4, r3
 8015efc:	68bb      	ldr	r3, [r7, #8]
 8015efe:	68db      	ldr	r3, [r3, #12]
 8015f00:	899b      	ldrh	r3, [r3, #12]
 8015f02:	b29b      	uxth	r3, r3
 8015f04:	4618      	mov	r0, r3
 8015f06:	f7fa fb8b 	bl	8010620 <lwip_htons>
 8015f0a:	4603      	mov	r3, r0
 8015f0c:	b2db      	uxtb	r3, r3
 8015f0e:	f003 0303 	and.w	r3, r3, #3
 8015f12:	2b00      	cmp	r3, #0
 8015f14:	d001      	beq.n	8015f1a <tcp_receive+0xaca>
 8015f16:	2301      	movs	r3, #1
 8015f18:	e000      	b.n	8015f1c <tcp_receive+0xacc>
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	1919      	adds	r1, r3, r4
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015f22:	b28b      	uxth	r3, r1
 8015f24:	1ad3      	subs	r3, r2, r3
 8015f26:	b29a      	uxth	r2, r3
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8015f2c:	6878      	ldr	r0, [r7, #4]
 8015f2e:	f7fc fe2f 	bl	8012b90 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8015f32:	68bb      	ldr	r3, [r7, #8]
 8015f34:	685b      	ldr	r3, [r3, #4]
 8015f36:	891b      	ldrh	r3, [r3, #8]
 8015f38:	2b00      	cmp	r3, #0
 8015f3a:	d028      	beq.n	8015f8e <tcp_receive+0xb3e>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8015f3c:	4b0d      	ldr	r3, [pc, #52]	; (8015f74 <tcp_receive+0xb24>)
 8015f3e:	681b      	ldr	r3, [r3, #0]
 8015f40:	2b00      	cmp	r3, #0
 8015f42:	d01d      	beq.n	8015f80 <tcp_receive+0xb30>
              pbuf_cat(recv_data, cseg->p);
 8015f44:	4b0b      	ldr	r3, [pc, #44]	; (8015f74 <tcp_receive+0xb24>)
 8015f46:	681a      	ldr	r2, [r3, #0]
 8015f48:	68bb      	ldr	r3, [r7, #8]
 8015f4a:	685b      	ldr	r3, [r3, #4]
 8015f4c:	4619      	mov	r1, r3
 8015f4e:	4610      	mov	r0, r2
 8015f50:	f7fc f858 	bl	8012004 <pbuf_cat>
 8015f54:	e018      	b.n	8015f88 <tcp_receive+0xb38>
 8015f56:	bf00      	nop
 8015f58:	200110ca 	.word	0x200110ca
 8015f5c:	200110c0 	.word	0x200110c0
 8015f60:	200110a0 	.word	0x200110a0
 8015f64:	0801ea14 	.word	0x0801ea14
 8015f68:	0801edf4 	.word	0x0801edf4
 8015f6c:	0801ea60 	.word	0x0801ea60
 8015f70:	0801ee30 	.word	0x0801ee30
 8015f74:	200110d0 	.word	0x200110d0
 8015f78:	200110cd 	.word	0x200110cd
 8015f7c:	0801ee50 	.word	0x0801ee50
            } else {
              recv_data = cseg->p;
 8015f80:	68bb      	ldr	r3, [r7, #8]
 8015f82:	685b      	ldr	r3, [r3, #4]
 8015f84:	4a70      	ldr	r2, [pc, #448]	; (8016148 <tcp_receive+0xcf8>)
 8015f86:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8015f88:	68bb      	ldr	r3, [r7, #8]
 8015f8a:	2200      	movs	r2, #0
 8015f8c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8015f8e:	68bb      	ldr	r3, [r7, #8]
 8015f90:	68db      	ldr	r3, [r3, #12]
 8015f92:	899b      	ldrh	r3, [r3, #12]
 8015f94:	b29b      	uxth	r3, r3
 8015f96:	4618      	mov	r0, r3
 8015f98:	f7fa fb42 	bl	8010620 <lwip_htons>
 8015f9c:	4603      	mov	r3, r0
 8015f9e:	b2db      	uxtb	r3, r3
 8015fa0:	f003 0301 	and.w	r3, r3, #1
 8015fa4:	2b00      	cmp	r3, #0
 8015fa6:	d00d      	beq.n	8015fc4 <tcp_receive+0xb74>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8015fa8:	4b68      	ldr	r3, [pc, #416]	; (801614c <tcp_receive+0xcfc>)
 8015faa:	781b      	ldrb	r3, [r3, #0]
 8015fac:	f043 0320 	orr.w	r3, r3, #32
 8015fb0:	b2da      	uxtb	r2, r3
 8015fb2:	4b66      	ldr	r3, [pc, #408]	; (801614c <tcp_receive+0xcfc>)
 8015fb4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	7d1b      	ldrb	r3, [r3, #20]
 8015fba:	2b04      	cmp	r3, #4
 8015fbc:	d102      	bne.n	8015fc4 <tcp_receive+0xb74>
              pcb->state = CLOSE_WAIT;
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	2207      	movs	r2, #7
 8015fc2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8015fc4:	68bb      	ldr	r3, [r7, #8]
 8015fc6:	681a      	ldr	r2, [r3, #0]
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8015fcc:	68b8      	ldr	r0, [r7, #8]
 8015fce:	f7fd fb04 	bl	80135da <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8015fd2:	687b      	ldr	r3, [r7, #4]
 8015fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d008      	beq.n	8015fec <tcp_receive+0xb9c>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8015fda:	687b      	ldr	r3, [r7, #4]
 8015fdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015fde:	68db      	ldr	r3, [r3, #12]
 8015fe0:	685a      	ldr	r2, [r3, #4]
 8015fe2:	687b      	ldr	r3, [r7, #4]
 8015fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8015fe6:	429a      	cmp	r2, r3
 8015fe8:	f43f af43 	beq.w	8015e72 <tcp_receive+0xa22>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8015fec:	687b      	ldr	r3, [r7, #4]
 8015fee:	8b5b      	ldrh	r3, [r3, #26]
 8015ff0:	f003 0301 	and.w	r3, r3, #1
 8015ff4:	2b00      	cmp	r3, #0
 8015ff6:	d00e      	beq.n	8016016 <tcp_receive+0xbc6>
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	8b5b      	ldrh	r3, [r3, #26]
 8015ffc:	f023 0301 	bic.w	r3, r3, #1
 8016000:	b29a      	uxth	r2, r3
 8016002:	687b      	ldr	r3, [r7, #4]
 8016004:	835a      	strh	r2, [r3, #26]
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	8b5b      	ldrh	r3, [r3, #26]
 801600a:	f043 0302 	orr.w	r3, r3, #2
 801600e:	b29a      	uxth	r2, r3
 8016010:	687b      	ldr	r3, [r7, #4]
 8016012:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8016014:	e188      	b.n	8016328 <tcp_receive+0xed8>
        tcp_ack(pcb);
 8016016:	687b      	ldr	r3, [r7, #4]
 8016018:	8b5b      	ldrh	r3, [r3, #26]
 801601a:	f043 0301 	orr.w	r3, r3, #1
 801601e:	b29a      	uxth	r2, r3
 8016020:	687b      	ldr	r3, [r7, #4]
 8016022:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8016024:	e180      	b.n	8016328 <tcp_receive+0xed8>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801602a:	2b00      	cmp	r3, #0
 801602c:	d106      	bne.n	801603c <tcp_receive+0xbec>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801602e:	4848      	ldr	r0, [pc, #288]	; (8016150 <tcp_receive+0xd00>)
 8016030:	f7fd faec 	bl	801360c <tcp_seg_copy>
 8016034:	4602      	mov	r2, r0
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	675a      	str	r2, [r3, #116]	; 0x74
 801603a:	e16d      	b.n	8016318 <tcp_receive+0xec8>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801603c:	2300      	movs	r3, #0
 801603e:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8016040:	687b      	ldr	r3, [r7, #4]
 8016042:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016044:	63bb      	str	r3, [r7, #56]	; 0x38
 8016046:	e157      	b.n	80162f8 <tcp_receive+0xea8>
            if (seqno == next->tcphdr->seqno) {
 8016048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801604a:	68db      	ldr	r3, [r3, #12]
 801604c:	685a      	ldr	r2, [r3, #4]
 801604e:	4b41      	ldr	r3, [pc, #260]	; (8016154 <tcp_receive+0xd04>)
 8016050:	681b      	ldr	r3, [r3, #0]
 8016052:	429a      	cmp	r2, r3
 8016054:	d11d      	bne.n	8016092 <tcp_receive+0xc42>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8016056:	4b3e      	ldr	r3, [pc, #248]	; (8016150 <tcp_receive+0xd00>)
 8016058:	891a      	ldrh	r2, [r3, #8]
 801605a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801605c:	891b      	ldrh	r3, [r3, #8]
 801605e:	429a      	cmp	r2, r3
 8016060:	f240 814f 	bls.w	8016302 <tcp_receive+0xeb2>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8016064:	483a      	ldr	r0, [pc, #232]	; (8016150 <tcp_receive+0xd00>)
 8016066:	f7fd fad1 	bl	801360c <tcp_seg_copy>
 801606a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801606c:	697b      	ldr	r3, [r7, #20]
 801606e:	2b00      	cmp	r3, #0
 8016070:	f000 8149 	beq.w	8016306 <tcp_receive+0xeb6>
                  if (prev != NULL) {
 8016074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016076:	2b00      	cmp	r3, #0
 8016078:	d003      	beq.n	8016082 <tcp_receive+0xc32>
                    prev->next = cseg;
 801607a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801607c:	697a      	ldr	r2, [r7, #20]
 801607e:	601a      	str	r2, [r3, #0]
 8016080:	e002      	b.n	8016088 <tcp_receive+0xc38>
                  } else {
                    pcb->ooseq = cseg;
 8016082:	687b      	ldr	r3, [r7, #4]
 8016084:	697a      	ldr	r2, [r7, #20]
 8016086:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8016088:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801608a:	6978      	ldr	r0, [r7, #20]
 801608c:	f7ff f8dc 	bl	8015248 <tcp_oos_insert_segment>
                }
                break;
 8016090:	e139      	b.n	8016306 <tcp_receive+0xeb6>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8016092:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016094:	2b00      	cmp	r3, #0
 8016096:	d117      	bne.n	80160c8 <tcp_receive+0xc78>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8016098:	4b2e      	ldr	r3, [pc, #184]	; (8016154 <tcp_receive+0xd04>)
 801609a:	681a      	ldr	r2, [r3, #0]
 801609c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801609e:	68db      	ldr	r3, [r3, #12]
 80160a0:	685b      	ldr	r3, [r3, #4]
 80160a2:	1ad3      	subs	r3, r2, r3
 80160a4:	2b00      	cmp	r3, #0
 80160a6:	da57      	bge.n	8016158 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80160a8:	4829      	ldr	r0, [pc, #164]	; (8016150 <tcp_receive+0xd00>)
 80160aa:	f7fd faaf 	bl	801360c <tcp_seg_copy>
 80160ae:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80160b0:	69bb      	ldr	r3, [r7, #24]
 80160b2:	2b00      	cmp	r3, #0
 80160b4:	f000 8129 	beq.w	801630a <tcp_receive+0xeba>
                    pcb->ooseq = cseg;
 80160b8:	687b      	ldr	r3, [r7, #4]
 80160ba:	69ba      	ldr	r2, [r7, #24]
 80160bc:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 80160be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80160c0:	69b8      	ldr	r0, [r7, #24]
 80160c2:	f7ff f8c1 	bl	8015248 <tcp_oos_insert_segment>
                  }
                  break;
 80160c6:	e120      	b.n	801630a <tcp_receive+0xeba>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80160c8:	4b22      	ldr	r3, [pc, #136]	; (8016154 <tcp_receive+0xd04>)
 80160ca:	681a      	ldr	r2, [r3, #0]
 80160cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160ce:	68db      	ldr	r3, [r3, #12]
 80160d0:	685b      	ldr	r3, [r3, #4]
 80160d2:	1ad3      	subs	r3, r2, r3
 80160d4:	3b01      	subs	r3, #1
 80160d6:	2b00      	cmp	r3, #0
 80160d8:	db3e      	blt.n	8016158 <tcp_receive+0xd08>
 80160da:	4b1e      	ldr	r3, [pc, #120]	; (8016154 <tcp_receive+0xd04>)
 80160dc:	681a      	ldr	r2, [r3, #0]
 80160de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80160e0:	68db      	ldr	r3, [r3, #12]
 80160e2:	685b      	ldr	r3, [r3, #4]
 80160e4:	1ad3      	subs	r3, r2, r3
 80160e6:	3301      	adds	r3, #1
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	dc35      	bgt.n	8016158 <tcp_receive+0xd08>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80160ec:	4818      	ldr	r0, [pc, #96]	; (8016150 <tcp_receive+0xd00>)
 80160ee:	f7fd fa8d 	bl	801360c <tcp_seg_copy>
 80160f2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80160f4:	69fb      	ldr	r3, [r7, #28]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	f000 8109 	beq.w	801630e <tcp_receive+0xebe>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80160fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80160fe:	68db      	ldr	r3, [r3, #12]
 8016100:	685b      	ldr	r3, [r3, #4]
 8016102:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016104:	8912      	ldrh	r2, [r2, #8]
 8016106:	441a      	add	r2, r3
 8016108:	4b12      	ldr	r3, [pc, #72]	; (8016154 <tcp_receive+0xd04>)
 801610a:	681b      	ldr	r3, [r3, #0]
 801610c:	1ad3      	subs	r3, r2, r3
 801610e:	2b00      	cmp	r3, #0
 8016110:	dd12      	ble.n	8016138 <tcp_receive+0xce8>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8016112:	4b10      	ldr	r3, [pc, #64]	; (8016154 <tcp_receive+0xd04>)
 8016114:	681b      	ldr	r3, [r3, #0]
 8016116:	b29a      	uxth	r2, r3
 8016118:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801611a:	68db      	ldr	r3, [r3, #12]
 801611c:	685b      	ldr	r3, [r3, #4]
 801611e:	b29b      	uxth	r3, r3
 8016120:	1ad3      	subs	r3, r2, r3
 8016122:	b29a      	uxth	r2, r3
 8016124:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016126:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8016128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801612a:	685a      	ldr	r2, [r3, #4]
 801612c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801612e:	891b      	ldrh	r3, [r3, #8]
 8016130:	4619      	mov	r1, r3
 8016132:	4610      	mov	r0, r2
 8016134:	f7fb fce0 	bl	8011af8 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8016138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801613a:	69fa      	ldr	r2, [r7, #28]
 801613c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801613e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8016140:	69f8      	ldr	r0, [r7, #28]
 8016142:	f7ff f881 	bl	8015248 <tcp_oos_insert_segment>
                  }
                  break;
 8016146:	e0e2      	b.n	801630e <tcp_receive+0xebe>
 8016148:	200110d0 	.word	0x200110d0
 801614c:	200110cd 	.word	0x200110cd
 8016150:	200110a0 	.word	0x200110a0
 8016154:	200110c0 	.word	0x200110c0
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8016158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801615a:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801615c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801615e:	681b      	ldr	r3, [r3, #0]
 8016160:	2b00      	cmp	r3, #0
 8016162:	f040 80c6 	bne.w	80162f2 <tcp_receive+0xea2>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8016166:	4b80      	ldr	r3, [pc, #512]	; (8016368 <tcp_receive+0xf18>)
 8016168:	681a      	ldr	r2, [r3, #0]
 801616a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801616c:	68db      	ldr	r3, [r3, #12]
 801616e:	685b      	ldr	r3, [r3, #4]
 8016170:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8016172:	2b00      	cmp	r3, #0
 8016174:	f340 80bd 	ble.w	80162f2 <tcp_receive+0xea2>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016178:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801617a:	68db      	ldr	r3, [r3, #12]
 801617c:	899b      	ldrh	r3, [r3, #12]
 801617e:	b29b      	uxth	r3, r3
 8016180:	4618      	mov	r0, r3
 8016182:	f7fa fa4d 	bl	8010620 <lwip_htons>
 8016186:	4603      	mov	r3, r0
 8016188:	b2db      	uxtb	r3, r3
 801618a:	f003 0301 	and.w	r3, r3, #1
 801618e:	2b00      	cmp	r3, #0
 8016190:	f040 80bf 	bne.w	8016312 <tcp_receive+0xec2>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8016194:	4875      	ldr	r0, [pc, #468]	; (801636c <tcp_receive+0xf1c>)
 8016196:	f7fd fa39 	bl	801360c <tcp_seg_copy>
 801619a:	4602      	mov	r2, r0
 801619c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801619e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80161a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161a2:	681b      	ldr	r3, [r3, #0]
 80161a4:	2b00      	cmp	r3, #0
 80161a6:	f000 80b6 	beq.w	8016316 <tcp_receive+0xec6>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80161aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161ac:	68db      	ldr	r3, [r3, #12]
 80161ae:	685b      	ldr	r3, [r3, #4]
 80161b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80161b2:	8912      	ldrh	r2, [r2, #8]
 80161b4:	441a      	add	r2, r3
 80161b6:	4b6c      	ldr	r3, [pc, #432]	; (8016368 <tcp_receive+0xf18>)
 80161b8:	681b      	ldr	r3, [r3, #0]
 80161ba:	1ad3      	subs	r3, r2, r3
 80161bc:	2b00      	cmp	r3, #0
 80161be:	dd12      	ble.n	80161e6 <tcp_receive+0xd96>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80161c0:	4b69      	ldr	r3, [pc, #420]	; (8016368 <tcp_receive+0xf18>)
 80161c2:	681b      	ldr	r3, [r3, #0]
 80161c4:	b29a      	uxth	r2, r3
 80161c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161c8:	68db      	ldr	r3, [r3, #12]
 80161ca:	685b      	ldr	r3, [r3, #4]
 80161cc:	b29b      	uxth	r3, r3
 80161ce:	1ad3      	subs	r3, r2, r3
 80161d0:	b29a      	uxth	r2, r3
 80161d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161d4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80161d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161d8:	685a      	ldr	r2, [r3, #4]
 80161da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161dc:	891b      	ldrh	r3, [r3, #8]
 80161de:	4619      	mov	r1, r3
 80161e0:	4610      	mov	r0, r2
 80161e2:	f7fb fc89 	bl	8011af8 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80161e6:	4b62      	ldr	r3, [pc, #392]	; (8016370 <tcp_receive+0xf20>)
 80161e8:	881b      	ldrh	r3, [r3, #0]
 80161ea:	461a      	mov	r2, r3
 80161ec:	4b5e      	ldr	r3, [pc, #376]	; (8016368 <tcp_receive+0xf18>)
 80161ee:	681b      	ldr	r3, [r3, #0]
 80161f0:	441a      	add	r2, r3
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80161f6:	6879      	ldr	r1, [r7, #4]
 80161f8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80161fa:	440b      	add	r3, r1
 80161fc:	1ad3      	subs	r3, r2, r3
 80161fe:	2b00      	cmp	r3, #0
 8016200:	f340 8089 	ble.w	8016316 <tcp_receive+0xec6>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8016204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016206:	681b      	ldr	r3, [r3, #0]
 8016208:	68db      	ldr	r3, [r3, #12]
 801620a:	899b      	ldrh	r3, [r3, #12]
 801620c:	b29b      	uxth	r3, r3
 801620e:	4618      	mov	r0, r3
 8016210:	f7fa fa06 	bl	8010620 <lwip_htons>
 8016214:	4603      	mov	r3, r0
 8016216:	b2db      	uxtb	r3, r3
 8016218:	f003 0301 	and.w	r3, r3, #1
 801621c:	2b00      	cmp	r3, #0
 801621e:	d022      	beq.n	8016266 <tcp_receive+0xe16>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8016220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016222:	681b      	ldr	r3, [r3, #0]
 8016224:	68db      	ldr	r3, [r3, #12]
 8016226:	899b      	ldrh	r3, [r3, #12]
 8016228:	b29b      	uxth	r3, r3
 801622a:	b21b      	sxth	r3, r3
 801622c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8016230:	b21c      	sxth	r4, r3
 8016232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	68db      	ldr	r3, [r3, #12]
 8016238:	899b      	ldrh	r3, [r3, #12]
 801623a:	b29b      	uxth	r3, r3
 801623c:	4618      	mov	r0, r3
 801623e:	f7fa f9ef 	bl	8010620 <lwip_htons>
 8016242:	4603      	mov	r3, r0
 8016244:	b2db      	uxtb	r3, r3
 8016246:	b29b      	uxth	r3, r3
 8016248:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 801624c:	b29b      	uxth	r3, r3
 801624e:	4618      	mov	r0, r3
 8016250:	f7fa f9e6 	bl	8010620 <lwip_htons>
 8016254:	4603      	mov	r3, r0
 8016256:	b21b      	sxth	r3, r3
 8016258:	4323      	orrs	r3, r4
 801625a:	b21a      	sxth	r2, r3
 801625c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801625e:	681b      	ldr	r3, [r3, #0]
 8016260:	68db      	ldr	r3, [r3, #12]
 8016262:	b292      	uxth	r2, r2
 8016264:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8016266:	687b      	ldr	r3, [r7, #4]
 8016268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801626a:	b29a      	uxth	r2, r3
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016270:	4413      	add	r3, r2
 8016272:	b299      	uxth	r1, r3
 8016274:	4b3c      	ldr	r3, [pc, #240]	; (8016368 <tcp_receive+0xf18>)
 8016276:	681b      	ldr	r3, [r3, #0]
 8016278:	b29a      	uxth	r2, r3
 801627a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	1a8a      	subs	r2, r1, r2
 8016280:	b292      	uxth	r2, r2
 8016282:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8016284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016286:	681b      	ldr	r3, [r3, #0]
 8016288:	685a      	ldr	r2, [r3, #4]
 801628a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801628c:	681b      	ldr	r3, [r3, #0]
 801628e:	891b      	ldrh	r3, [r3, #8]
 8016290:	4619      	mov	r1, r3
 8016292:	4610      	mov	r0, r2
 8016294:	f7fb fc30 	bl	8011af8 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8016298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801629a:	681b      	ldr	r3, [r3, #0]
 801629c:	891c      	ldrh	r4, [r3, #8]
 801629e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	68db      	ldr	r3, [r3, #12]
 80162a4:	899b      	ldrh	r3, [r3, #12]
 80162a6:	b29b      	uxth	r3, r3
 80162a8:	4618      	mov	r0, r3
 80162aa:	f7fa f9b9 	bl	8010620 <lwip_htons>
 80162ae:	4603      	mov	r3, r0
 80162b0:	b2db      	uxtb	r3, r3
 80162b2:	f003 0303 	and.w	r3, r3, #3
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	d001      	beq.n	80162be <tcp_receive+0xe6e>
 80162ba:	2301      	movs	r3, #1
 80162bc:	e000      	b.n	80162c0 <tcp_receive+0xe70>
 80162be:	2300      	movs	r3, #0
 80162c0:	4423      	add	r3, r4
 80162c2:	b29a      	uxth	r2, r3
 80162c4:	4b2a      	ldr	r3, [pc, #168]	; (8016370 <tcp_receive+0xf20>)
 80162c6:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80162c8:	4b29      	ldr	r3, [pc, #164]	; (8016370 <tcp_receive+0xf20>)
 80162ca:	881b      	ldrh	r3, [r3, #0]
 80162cc:	461a      	mov	r2, r3
 80162ce:	4b26      	ldr	r3, [pc, #152]	; (8016368 <tcp_receive+0xf18>)
 80162d0:	681b      	ldr	r3, [r3, #0]
 80162d2:	441a      	add	r2, r3
 80162d4:	687b      	ldr	r3, [r7, #4]
 80162d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80162d8:	6879      	ldr	r1, [r7, #4]
 80162da:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80162dc:	440b      	add	r3, r1
 80162de:	429a      	cmp	r2, r3
 80162e0:	d019      	beq.n	8016316 <tcp_receive+0xec6>
 80162e2:	4b24      	ldr	r3, [pc, #144]	; (8016374 <tcp_receive+0xf24>)
 80162e4:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 80162e8:	4923      	ldr	r1, [pc, #140]	; (8016378 <tcp_receive+0xf28>)
 80162ea:	4824      	ldr	r0, [pc, #144]	; (801637c <tcp_receive+0xf2c>)
 80162ec:	f005 f952 	bl	801b594 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80162f0:	e011      	b.n	8016316 <tcp_receive+0xec6>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80162f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80162f4:	681b      	ldr	r3, [r3, #0]
 80162f6:	63bb      	str	r3, [r7, #56]	; 0x38
 80162f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80162fa:	2b00      	cmp	r3, #0
 80162fc:	f47f aea4 	bne.w	8016048 <tcp_receive+0xbf8>
 8016300:	e00a      	b.n	8016318 <tcp_receive+0xec8>
                break;
 8016302:	bf00      	nop
 8016304:	e008      	b.n	8016318 <tcp_receive+0xec8>
                break;
 8016306:	bf00      	nop
 8016308:	e006      	b.n	8016318 <tcp_receive+0xec8>
                  break;
 801630a:	bf00      	nop
 801630c:	e004      	b.n	8016318 <tcp_receive+0xec8>
                  break;
 801630e:	bf00      	nop
 8016310:	e002      	b.n	8016318 <tcp_receive+0xec8>
                  break;
 8016312:	bf00      	nop
 8016314:	e000      	b.n	8016318 <tcp_receive+0xec8>
                break;
 8016316:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8016318:	6878      	ldr	r0, [r7, #4]
 801631a:	f001 fe8b 	bl	8018034 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801631e:	e003      	b.n	8016328 <tcp_receive+0xed8>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8016320:	6878      	ldr	r0, [r7, #4]
 8016322:	f001 fe87 	bl	8018034 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016326:	e01a      	b.n	801635e <tcp_receive+0xf0e>
 8016328:	e019      	b.n	801635e <tcp_receive+0xf0e>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801632a:	4b0f      	ldr	r3, [pc, #60]	; (8016368 <tcp_receive+0xf18>)
 801632c:	681a      	ldr	r2, [r3, #0]
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016332:	1ad3      	subs	r3, r2, r3
 8016334:	2b00      	cmp	r3, #0
 8016336:	db0a      	blt.n	801634e <tcp_receive+0xefe>
 8016338:	4b0b      	ldr	r3, [pc, #44]	; (8016368 <tcp_receive+0xf18>)
 801633a:	681a      	ldr	r2, [r3, #0]
 801633c:	687b      	ldr	r3, [r7, #4]
 801633e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016340:	6879      	ldr	r1, [r7, #4]
 8016342:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8016344:	440b      	add	r3, r1
 8016346:	1ad3      	subs	r3, r2, r3
 8016348:	3301      	adds	r3, #1
 801634a:	2b00      	cmp	r3, #0
 801634c:	dd07      	ble.n	801635e <tcp_receive+0xf0e>
      tcp_ack_now(pcb);
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	8b5b      	ldrh	r3, [r3, #26]
 8016352:	f043 0302 	orr.w	r3, r3, #2
 8016356:	b29a      	uxth	r2, r3
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801635c:	e7ff      	b.n	801635e <tcp_receive+0xf0e>
 801635e:	bf00      	nop
 8016360:	3750      	adds	r7, #80	; 0x50
 8016362:	46bd      	mov	sp, r7
 8016364:	bdb0      	pop	{r4, r5, r7, pc}
 8016366:	bf00      	nop
 8016368:	200110c0 	.word	0x200110c0
 801636c:	200110a0 	.word	0x200110a0
 8016370:	200110ca 	.word	0x200110ca
 8016374:	0801ea14 	.word	0x0801ea14
 8016378:	0801edbc 	.word	0x0801edbc
 801637c:	0801ea60 	.word	0x0801ea60

08016380 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8016380:	b480      	push	{r7}
 8016382:	b083      	sub	sp, #12
 8016384:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8016386:	4b15      	ldr	r3, [pc, #84]	; (80163dc <tcp_get_next_optbyte+0x5c>)
 8016388:	881b      	ldrh	r3, [r3, #0]
 801638a:	1c5a      	adds	r2, r3, #1
 801638c:	b291      	uxth	r1, r2
 801638e:	4a13      	ldr	r2, [pc, #76]	; (80163dc <tcp_get_next_optbyte+0x5c>)
 8016390:	8011      	strh	r1, [r2, #0]
 8016392:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8016394:	4b12      	ldr	r3, [pc, #72]	; (80163e0 <tcp_get_next_optbyte+0x60>)
 8016396:	681b      	ldr	r3, [r3, #0]
 8016398:	2b00      	cmp	r3, #0
 801639a:	d004      	beq.n	80163a6 <tcp_get_next_optbyte+0x26>
 801639c:	4b11      	ldr	r3, [pc, #68]	; (80163e4 <tcp_get_next_optbyte+0x64>)
 801639e:	881b      	ldrh	r3, [r3, #0]
 80163a0:	88fa      	ldrh	r2, [r7, #6]
 80163a2:	429a      	cmp	r2, r3
 80163a4:	d208      	bcs.n	80163b8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80163a6:	4b10      	ldr	r3, [pc, #64]	; (80163e8 <tcp_get_next_optbyte+0x68>)
 80163a8:	681b      	ldr	r3, [r3, #0]
 80163aa:	3314      	adds	r3, #20
 80163ac:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80163ae:	88fb      	ldrh	r3, [r7, #6]
 80163b0:	683a      	ldr	r2, [r7, #0]
 80163b2:	4413      	add	r3, r2
 80163b4:	781b      	ldrb	r3, [r3, #0]
 80163b6:	e00b      	b.n	80163d0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80163b8:	88fb      	ldrh	r3, [r7, #6]
 80163ba:	b2da      	uxtb	r2, r3
 80163bc:	4b09      	ldr	r3, [pc, #36]	; (80163e4 <tcp_get_next_optbyte+0x64>)
 80163be:	881b      	ldrh	r3, [r3, #0]
 80163c0:	b2db      	uxtb	r3, r3
 80163c2:	1ad3      	subs	r3, r2, r3
 80163c4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80163c6:	4b06      	ldr	r3, [pc, #24]	; (80163e0 <tcp_get_next_optbyte+0x60>)
 80163c8:	681a      	ldr	r2, [r3, #0]
 80163ca:	797b      	ldrb	r3, [r7, #5]
 80163cc:	4413      	add	r3, r2
 80163ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 80163d0:	4618      	mov	r0, r3
 80163d2:	370c      	adds	r7, #12
 80163d4:	46bd      	mov	sp, r7
 80163d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80163da:	4770      	bx	lr
 80163dc:	200110bc 	.word	0x200110bc
 80163e0:	200110b8 	.word	0x200110b8
 80163e4:	200110b6 	.word	0x200110b6
 80163e8:	200110b0 	.word	0x200110b0

080163ec <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80163ec:	b580      	push	{r7, lr}
 80163ee:	b084      	sub	sp, #16
 80163f0:	af00      	add	r7, sp, #0
 80163f2:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80163f4:	687b      	ldr	r3, [r7, #4]
 80163f6:	2b00      	cmp	r3, #0
 80163f8:	d106      	bne.n	8016408 <tcp_parseopt+0x1c>
 80163fa:	4b32      	ldr	r3, [pc, #200]	; (80164c4 <tcp_parseopt+0xd8>)
 80163fc:	f240 727d 	movw	r2, #1917	; 0x77d
 8016400:	4931      	ldr	r1, [pc, #196]	; (80164c8 <tcp_parseopt+0xdc>)
 8016402:	4832      	ldr	r0, [pc, #200]	; (80164cc <tcp_parseopt+0xe0>)
 8016404:	f005 f8c6 	bl	801b594 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8016408:	4b31      	ldr	r3, [pc, #196]	; (80164d0 <tcp_parseopt+0xe4>)
 801640a:	881b      	ldrh	r3, [r3, #0]
 801640c:	2b00      	cmp	r3, #0
 801640e:	d055      	beq.n	80164bc <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8016410:	4b30      	ldr	r3, [pc, #192]	; (80164d4 <tcp_parseopt+0xe8>)
 8016412:	2200      	movs	r2, #0
 8016414:	801a      	strh	r2, [r3, #0]
 8016416:	e045      	b.n	80164a4 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 8016418:	f7ff ffb2 	bl	8016380 <tcp_get_next_optbyte>
 801641c:	4603      	mov	r3, r0
 801641e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8016420:	7bfb      	ldrb	r3, [r7, #15]
 8016422:	2b02      	cmp	r3, #2
 8016424:	d006      	beq.n	8016434 <tcp_parseopt+0x48>
 8016426:	2b02      	cmp	r3, #2
 8016428:	dc2b      	bgt.n	8016482 <tcp_parseopt+0x96>
 801642a:	2b00      	cmp	r3, #0
 801642c:	d041      	beq.n	80164b2 <tcp_parseopt+0xc6>
 801642e:	2b01      	cmp	r3, #1
 8016430:	d127      	bne.n	8016482 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8016432:	e037      	b.n	80164a4 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8016434:	f7ff ffa4 	bl	8016380 <tcp_get_next_optbyte>
 8016438:	4603      	mov	r3, r0
 801643a:	2b04      	cmp	r3, #4
 801643c:	d13b      	bne.n	80164b6 <tcp_parseopt+0xca>
 801643e:	4b25      	ldr	r3, [pc, #148]	; (80164d4 <tcp_parseopt+0xe8>)
 8016440:	881b      	ldrh	r3, [r3, #0]
 8016442:	3301      	adds	r3, #1
 8016444:	4a22      	ldr	r2, [pc, #136]	; (80164d0 <tcp_parseopt+0xe4>)
 8016446:	8812      	ldrh	r2, [r2, #0]
 8016448:	4293      	cmp	r3, r2
 801644a:	da34      	bge.n	80164b6 <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801644c:	f7ff ff98 	bl	8016380 <tcp_get_next_optbyte>
 8016450:	4603      	mov	r3, r0
 8016452:	b29b      	uxth	r3, r3
 8016454:	021b      	lsls	r3, r3, #8
 8016456:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8016458:	f7ff ff92 	bl	8016380 <tcp_get_next_optbyte>
 801645c:	4603      	mov	r3, r0
 801645e:	b29a      	uxth	r2, r3
 8016460:	89bb      	ldrh	r3, [r7, #12]
 8016462:	4313      	orrs	r3, r2
 8016464:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8016466:	89bb      	ldrh	r3, [r7, #12]
 8016468:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 801646c:	d804      	bhi.n	8016478 <tcp_parseopt+0x8c>
 801646e:	89bb      	ldrh	r3, [r7, #12]
 8016470:	2b00      	cmp	r3, #0
 8016472:	d001      	beq.n	8016478 <tcp_parseopt+0x8c>
 8016474:	89ba      	ldrh	r2, [r7, #12]
 8016476:	e001      	b.n	801647c <tcp_parseopt+0x90>
 8016478:	f44f 7206 	mov.w	r2, #536	; 0x218
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8016480:	e010      	b.n	80164a4 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8016482:	f7ff ff7d 	bl	8016380 <tcp_get_next_optbyte>
 8016486:	4603      	mov	r3, r0
 8016488:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801648a:	7afb      	ldrb	r3, [r7, #11]
 801648c:	2b01      	cmp	r3, #1
 801648e:	d914      	bls.n	80164ba <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8016490:	7afb      	ldrb	r3, [r7, #11]
 8016492:	b29a      	uxth	r2, r3
 8016494:	4b0f      	ldr	r3, [pc, #60]	; (80164d4 <tcp_parseopt+0xe8>)
 8016496:	881b      	ldrh	r3, [r3, #0]
 8016498:	4413      	add	r3, r2
 801649a:	b29b      	uxth	r3, r3
 801649c:	3b02      	subs	r3, #2
 801649e:	b29a      	uxth	r2, r3
 80164a0:	4b0c      	ldr	r3, [pc, #48]	; (80164d4 <tcp_parseopt+0xe8>)
 80164a2:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80164a4:	4b0b      	ldr	r3, [pc, #44]	; (80164d4 <tcp_parseopt+0xe8>)
 80164a6:	881a      	ldrh	r2, [r3, #0]
 80164a8:	4b09      	ldr	r3, [pc, #36]	; (80164d0 <tcp_parseopt+0xe4>)
 80164aa:	881b      	ldrh	r3, [r3, #0]
 80164ac:	429a      	cmp	r2, r3
 80164ae:	d3b3      	bcc.n	8016418 <tcp_parseopt+0x2c>
 80164b0:	e004      	b.n	80164bc <tcp_parseopt+0xd0>
          return;
 80164b2:	bf00      	nop
 80164b4:	e002      	b.n	80164bc <tcp_parseopt+0xd0>
            return;
 80164b6:	bf00      	nop
 80164b8:	e000      	b.n	80164bc <tcp_parseopt+0xd0>
            return;
 80164ba:	bf00      	nop
      }
    }
  }
}
 80164bc:	3710      	adds	r7, #16
 80164be:	46bd      	mov	sp, r7
 80164c0:	bd80      	pop	{r7, pc}
 80164c2:	bf00      	nop
 80164c4:	0801ea14 	.word	0x0801ea14
 80164c8:	0801ee78 	.word	0x0801ee78
 80164cc:	0801ea60 	.word	0x0801ea60
 80164d0:	200110b4 	.word	0x200110b4
 80164d4:	200110bc 	.word	0x200110bc

080164d8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80164d8:	b480      	push	{r7}
 80164da:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80164dc:	4b05      	ldr	r3, [pc, #20]	; (80164f4 <tcp_trigger_input_pcb_close+0x1c>)
 80164de:	781b      	ldrb	r3, [r3, #0]
 80164e0:	f043 0310 	orr.w	r3, r3, #16
 80164e4:	b2da      	uxtb	r2, r3
 80164e6:	4b03      	ldr	r3, [pc, #12]	; (80164f4 <tcp_trigger_input_pcb_close+0x1c>)
 80164e8:	701a      	strb	r2, [r3, #0]
}
 80164ea:	bf00      	nop
 80164ec:	46bd      	mov	sp, r7
 80164ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164f2:	4770      	bx	lr
 80164f4:	200110cd 	.word	0x200110cd

080164f8 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80164f8:	b580      	push	{r7, lr}
 80164fa:	b084      	sub	sp, #16
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	60f8      	str	r0, [r7, #12]
 8016500:	60b9      	str	r1, [r7, #8]
 8016502:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8016504:	68fb      	ldr	r3, [r7, #12]
 8016506:	2b00      	cmp	r3, #0
 8016508:	d00a      	beq.n	8016520 <tcp_route+0x28>
 801650a:	68fb      	ldr	r3, [r7, #12]
 801650c:	7a1b      	ldrb	r3, [r3, #8]
 801650e:	2b00      	cmp	r3, #0
 8016510:	d006      	beq.n	8016520 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8016512:	68fb      	ldr	r3, [r7, #12]
 8016514:	7a1b      	ldrb	r3, [r3, #8]
 8016516:	4618      	mov	r0, r3
 8016518:	f7fb f8e6 	bl	80116e8 <netif_get_by_index>
 801651c:	4603      	mov	r3, r0
 801651e:	e003      	b.n	8016528 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8016520:	6878      	ldr	r0, [r7, #4]
 8016522:	f003 fc4b 	bl	8019dbc <ip4_route>
 8016526:	4603      	mov	r3, r0
  }
}
 8016528:	4618      	mov	r0, r3
 801652a:	3710      	adds	r7, #16
 801652c:	46bd      	mov	sp, r7
 801652e:	bd80      	pop	{r7, pc}

08016530 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8016530:	b590      	push	{r4, r7, lr}
 8016532:	b087      	sub	sp, #28
 8016534:	af00      	add	r7, sp, #0
 8016536:	60f8      	str	r0, [r7, #12]
 8016538:	60b9      	str	r1, [r7, #8]
 801653a:	603b      	str	r3, [r7, #0]
 801653c:	4613      	mov	r3, r2
 801653e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	2b00      	cmp	r3, #0
 8016544:	d105      	bne.n	8016552 <tcp_create_segment+0x22>
 8016546:	4b44      	ldr	r3, [pc, #272]	; (8016658 <tcp_create_segment+0x128>)
 8016548:	22a3      	movs	r2, #163	; 0xa3
 801654a:	4944      	ldr	r1, [pc, #272]	; (801665c <tcp_create_segment+0x12c>)
 801654c:	4844      	ldr	r0, [pc, #272]	; (8016660 <tcp_create_segment+0x130>)
 801654e:	f005 f821 	bl	801b594 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8016552:	68bb      	ldr	r3, [r7, #8]
 8016554:	2b00      	cmp	r3, #0
 8016556:	d105      	bne.n	8016564 <tcp_create_segment+0x34>
 8016558:	4b3f      	ldr	r3, [pc, #252]	; (8016658 <tcp_create_segment+0x128>)
 801655a:	22a4      	movs	r2, #164	; 0xa4
 801655c:	4941      	ldr	r1, [pc, #260]	; (8016664 <tcp_create_segment+0x134>)
 801655e:	4840      	ldr	r0, [pc, #256]	; (8016660 <tcp_create_segment+0x130>)
 8016560:	f005 f818 	bl	801b594 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016564:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016568:	009b      	lsls	r3, r3, #2
 801656a:	b2db      	uxtb	r3, r3
 801656c:	f003 0304 	and.w	r3, r3, #4
 8016570:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8016572:	2003      	movs	r0, #3
 8016574:	f7fa fd2c 	bl	8010fd0 <memp_malloc>
 8016578:	6138      	str	r0, [r7, #16]
 801657a:	693b      	ldr	r3, [r7, #16]
 801657c:	2b00      	cmp	r3, #0
 801657e:	d104      	bne.n	801658a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8016580:	68b8      	ldr	r0, [r7, #8]
 8016582:	f7fb fc71 	bl	8011e68 <pbuf_free>
    return NULL;
 8016586:	2300      	movs	r3, #0
 8016588:	e061      	b.n	801664e <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801658a:	693b      	ldr	r3, [r7, #16]
 801658c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8016590:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8016592:	693b      	ldr	r3, [r7, #16]
 8016594:	2200      	movs	r2, #0
 8016596:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8016598:	693b      	ldr	r3, [r7, #16]
 801659a:	68ba      	ldr	r2, [r7, #8]
 801659c:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801659e:	68bb      	ldr	r3, [r7, #8]
 80165a0:	891a      	ldrh	r2, [r3, #8]
 80165a2:	7dfb      	ldrb	r3, [r7, #23]
 80165a4:	b29b      	uxth	r3, r3
 80165a6:	429a      	cmp	r2, r3
 80165a8:	d205      	bcs.n	80165b6 <tcp_create_segment+0x86>
 80165aa:	4b2b      	ldr	r3, [pc, #172]	; (8016658 <tcp_create_segment+0x128>)
 80165ac:	22b0      	movs	r2, #176	; 0xb0
 80165ae:	492e      	ldr	r1, [pc, #184]	; (8016668 <tcp_create_segment+0x138>)
 80165b0:	482b      	ldr	r0, [pc, #172]	; (8016660 <tcp_create_segment+0x130>)
 80165b2:	f004 ffef 	bl	801b594 <iprintf>
  seg->len = p->tot_len - optlen;
 80165b6:	68bb      	ldr	r3, [r7, #8]
 80165b8:	891a      	ldrh	r2, [r3, #8]
 80165ba:	7dfb      	ldrb	r3, [r7, #23]
 80165bc:	b29b      	uxth	r3, r3
 80165be:	1ad3      	subs	r3, r2, r3
 80165c0:	b29a      	uxth	r2, r3
 80165c2:	693b      	ldr	r3, [r7, #16]
 80165c4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80165c6:	2114      	movs	r1, #20
 80165c8:	68b8      	ldr	r0, [r7, #8]
 80165ca:	f7fb fb85 	bl	8011cd8 <pbuf_add_header>
 80165ce:	4603      	mov	r3, r0
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d004      	beq.n	80165de <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80165d4:	6938      	ldr	r0, [r7, #16]
 80165d6:	f7fd f800 	bl	80135da <tcp_seg_free>
    return NULL;
 80165da:	2300      	movs	r3, #0
 80165dc:	e037      	b.n	801664e <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80165de:	693b      	ldr	r3, [r7, #16]
 80165e0:	685b      	ldr	r3, [r3, #4]
 80165e2:	685a      	ldr	r2, [r3, #4]
 80165e4:	693b      	ldr	r3, [r7, #16]
 80165e6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80165e8:	68fb      	ldr	r3, [r7, #12]
 80165ea:	8ada      	ldrh	r2, [r3, #22]
 80165ec:	693b      	ldr	r3, [r7, #16]
 80165ee:	68dc      	ldr	r4, [r3, #12]
 80165f0:	4610      	mov	r0, r2
 80165f2:	f7fa f815 	bl	8010620 <lwip_htons>
 80165f6:	4603      	mov	r3, r0
 80165f8:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80165fa:	68fb      	ldr	r3, [r7, #12]
 80165fc:	8b1a      	ldrh	r2, [r3, #24]
 80165fe:	693b      	ldr	r3, [r7, #16]
 8016600:	68dc      	ldr	r4, [r3, #12]
 8016602:	4610      	mov	r0, r2
 8016604:	f7fa f80c 	bl	8010620 <lwip_htons>
 8016608:	4603      	mov	r3, r0
 801660a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801660c:	693b      	ldr	r3, [r7, #16]
 801660e:	68dc      	ldr	r4, [r3, #12]
 8016610:	6838      	ldr	r0, [r7, #0]
 8016612:	f7fa f81a 	bl	801064a <lwip_htonl>
 8016616:	4603      	mov	r3, r0
 8016618:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801661a:	7dfb      	ldrb	r3, [r7, #23]
 801661c:	089b      	lsrs	r3, r3, #2
 801661e:	b2db      	uxtb	r3, r3
 8016620:	b29b      	uxth	r3, r3
 8016622:	3305      	adds	r3, #5
 8016624:	b29b      	uxth	r3, r3
 8016626:	031b      	lsls	r3, r3, #12
 8016628:	b29a      	uxth	r2, r3
 801662a:	79fb      	ldrb	r3, [r7, #7]
 801662c:	b29b      	uxth	r3, r3
 801662e:	4313      	orrs	r3, r2
 8016630:	b29a      	uxth	r2, r3
 8016632:	693b      	ldr	r3, [r7, #16]
 8016634:	68dc      	ldr	r4, [r3, #12]
 8016636:	4610      	mov	r0, r2
 8016638:	f7f9 fff2 	bl	8010620 <lwip_htons>
 801663c:	4603      	mov	r3, r0
 801663e:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8016640:	693b      	ldr	r3, [r7, #16]
 8016642:	68db      	ldr	r3, [r3, #12]
 8016644:	2200      	movs	r2, #0
 8016646:	749a      	strb	r2, [r3, #18]
 8016648:	2200      	movs	r2, #0
 801664a:	74da      	strb	r2, [r3, #19]
  return seg;
 801664c:	693b      	ldr	r3, [r7, #16]
}
 801664e:	4618      	mov	r0, r3
 8016650:	371c      	adds	r7, #28
 8016652:	46bd      	mov	sp, r7
 8016654:	bd90      	pop	{r4, r7, pc}
 8016656:	bf00      	nop
 8016658:	0801ee94 	.word	0x0801ee94
 801665c:	0801eec8 	.word	0x0801eec8
 8016660:	0801eee8 	.word	0x0801eee8
 8016664:	0801ef10 	.word	0x0801ef10
 8016668:	0801ef34 	.word	0x0801ef34

0801666c <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 801666c:	b580      	push	{r7, lr}
 801666e:	b086      	sub	sp, #24
 8016670:	af00      	add	r7, sp, #0
 8016672:	607b      	str	r3, [r7, #4]
 8016674:	4603      	mov	r3, r0
 8016676:	73fb      	strb	r3, [r7, #15]
 8016678:	460b      	mov	r3, r1
 801667a:	81bb      	strh	r3, [r7, #12]
 801667c:	4613      	mov	r3, r2
 801667e:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8016680:	89bb      	ldrh	r3, [r7, #12]
 8016682:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	2b00      	cmp	r3, #0
 8016688:	d105      	bne.n	8016696 <tcp_pbuf_prealloc+0x2a>
 801668a:	4b30      	ldr	r3, [pc, #192]	; (801674c <tcp_pbuf_prealloc+0xe0>)
 801668c:	22e8      	movs	r2, #232	; 0xe8
 801668e:	4930      	ldr	r1, [pc, #192]	; (8016750 <tcp_pbuf_prealloc+0xe4>)
 8016690:	4830      	ldr	r0, [pc, #192]	; (8016754 <tcp_pbuf_prealloc+0xe8>)
 8016692:	f004 ff7f 	bl	801b594 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 8016696:	6a3b      	ldr	r3, [r7, #32]
 8016698:	2b00      	cmp	r3, #0
 801669a:	d105      	bne.n	80166a8 <tcp_pbuf_prealloc+0x3c>
 801669c:	4b2b      	ldr	r3, [pc, #172]	; (801674c <tcp_pbuf_prealloc+0xe0>)
 801669e:	22e9      	movs	r2, #233	; 0xe9
 80166a0:	492d      	ldr	r1, [pc, #180]	; (8016758 <tcp_pbuf_prealloc+0xec>)
 80166a2:	482c      	ldr	r0, [pc, #176]	; (8016754 <tcp_pbuf_prealloc+0xe8>)
 80166a4:	f004 ff76 	bl	801b594 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80166a8:	89ba      	ldrh	r2, [r7, #12]
 80166aa:	897b      	ldrh	r3, [r7, #10]
 80166ac:	429a      	cmp	r2, r3
 80166ae:	d221      	bcs.n	80166f4 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80166b0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80166b4:	f003 0302 	and.w	r3, r3, #2
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	d111      	bne.n	80166e0 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80166bc:	6a3b      	ldr	r3, [r7, #32]
 80166be:	8b5b      	ldrh	r3, [r3, #26]
 80166c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80166c4:	2b00      	cmp	r3, #0
 80166c6:	d115      	bne.n	80166f4 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80166c8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d007      	beq.n	80166e0 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80166d0:	6a3b      	ldr	r3, [r7, #32]
 80166d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d103      	bne.n	80166e0 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80166d8:	6a3b      	ldr	r3, [r7, #32]
 80166da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d009      	beq.n	80166f4 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80166e0:	89bb      	ldrh	r3, [r7, #12]
 80166e2:	f203 231b 	addw	r3, r3, #539	; 0x21b
 80166e6:	f023 0203 	bic.w	r2, r3, #3
 80166ea:	897b      	ldrh	r3, [r7, #10]
 80166ec:	4293      	cmp	r3, r2
 80166ee:	bf28      	it	cs
 80166f0:	4613      	movcs	r3, r2
 80166f2:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80166f4:	8af9      	ldrh	r1, [r7, #22]
 80166f6:	7bfb      	ldrb	r3, [r7, #15]
 80166f8:	f44f 7220 	mov.w	r2, #640	; 0x280
 80166fc:	4618      	mov	r0, r3
 80166fe:	f7fb f89d 	bl	801183c <pbuf_alloc>
 8016702:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016704:	693b      	ldr	r3, [r7, #16]
 8016706:	2b00      	cmp	r3, #0
 8016708:	d101      	bne.n	801670e <tcp_pbuf_prealloc+0xa2>
    return NULL;
 801670a:	2300      	movs	r3, #0
 801670c:	e019      	b.n	8016742 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801670e:	693b      	ldr	r3, [r7, #16]
 8016710:	681b      	ldr	r3, [r3, #0]
 8016712:	2b00      	cmp	r3, #0
 8016714:	d006      	beq.n	8016724 <tcp_pbuf_prealloc+0xb8>
 8016716:	4b0d      	ldr	r3, [pc, #52]	; (801674c <tcp_pbuf_prealloc+0xe0>)
 8016718:	f240 120b 	movw	r2, #267	; 0x10b
 801671c:	490f      	ldr	r1, [pc, #60]	; (801675c <tcp_pbuf_prealloc+0xf0>)
 801671e:	480d      	ldr	r0, [pc, #52]	; (8016754 <tcp_pbuf_prealloc+0xe8>)
 8016720:	f004 ff38 	bl	801b594 <iprintf>
  *oversize = p->len - length;
 8016724:	693b      	ldr	r3, [r7, #16]
 8016726:	895a      	ldrh	r2, [r3, #10]
 8016728:	89bb      	ldrh	r3, [r7, #12]
 801672a:	1ad3      	subs	r3, r2, r3
 801672c:	b29a      	uxth	r2, r3
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8016732:	693b      	ldr	r3, [r7, #16]
 8016734:	89ba      	ldrh	r2, [r7, #12]
 8016736:	811a      	strh	r2, [r3, #8]
 8016738:	693b      	ldr	r3, [r7, #16]
 801673a:	891a      	ldrh	r2, [r3, #8]
 801673c:	693b      	ldr	r3, [r7, #16]
 801673e:	815a      	strh	r2, [r3, #10]
  return p;
 8016740:	693b      	ldr	r3, [r7, #16]
}
 8016742:	4618      	mov	r0, r3
 8016744:	3718      	adds	r7, #24
 8016746:	46bd      	mov	sp, r7
 8016748:	bd80      	pop	{r7, pc}
 801674a:	bf00      	nop
 801674c:	0801ee94 	.word	0x0801ee94
 8016750:	0801ef4c 	.word	0x0801ef4c
 8016754:	0801eee8 	.word	0x0801eee8
 8016758:	0801ef70 	.word	0x0801ef70
 801675c:	0801ef90 	.word	0x0801ef90

08016760 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8016760:	b580      	push	{r7, lr}
 8016762:	b082      	sub	sp, #8
 8016764:	af00      	add	r7, sp, #0
 8016766:	6078      	str	r0, [r7, #4]
 8016768:	460b      	mov	r3, r1
 801676a:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 801676c:	687b      	ldr	r3, [r7, #4]
 801676e:	2b00      	cmp	r3, #0
 8016770:	d106      	bne.n	8016780 <tcp_write_checks+0x20>
 8016772:	4b33      	ldr	r3, [pc, #204]	; (8016840 <tcp_write_checks+0xe0>)
 8016774:	f240 1233 	movw	r2, #307	; 0x133
 8016778:	4932      	ldr	r1, [pc, #200]	; (8016844 <tcp_write_checks+0xe4>)
 801677a:	4833      	ldr	r0, [pc, #204]	; (8016848 <tcp_write_checks+0xe8>)
 801677c:	f004 ff0a 	bl	801b594 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	7d1b      	ldrb	r3, [r3, #20]
 8016784:	2b04      	cmp	r3, #4
 8016786:	d00e      	beq.n	80167a6 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 801678c:	2b07      	cmp	r3, #7
 801678e:	d00a      	beq.n	80167a6 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8016794:	2b02      	cmp	r3, #2
 8016796:	d006      	beq.n	80167a6 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 801679c:	2b03      	cmp	r3, #3
 801679e:	d002      	beq.n	80167a6 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80167a0:	f06f 030a 	mvn.w	r3, #10
 80167a4:	e048      	b.n	8016838 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80167a6:	887b      	ldrh	r3, [r7, #2]
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d101      	bne.n	80167b0 <tcp_write_checks+0x50>
    return ERR_OK;
 80167ac:	2300      	movs	r3, #0
 80167ae:	e043      	b.n	8016838 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80167b6:	887a      	ldrh	r2, [r7, #2]
 80167b8:	429a      	cmp	r2, r3
 80167ba:	d909      	bls.n	80167d0 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	8b5b      	ldrh	r3, [r3, #26]
 80167c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80167c4:	b29a      	uxth	r2, r3
 80167c6:	687b      	ldr	r3, [r7, #4]
 80167c8:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80167ca:	f04f 33ff 	mov.w	r3, #4294967295
 80167ce:	e033      	b.n	8016838 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80167d6:	2b08      	cmp	r3, #8
 80167d8:	d909      	bls.n	80167ee <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80167da:	687b      	ldr	r3, [r7, #4]
 80167dc:	8b5b      	ldrh	r3, [r3, #26]
 80167de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80167e2:	b29a      	uxth	r2, r3
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80167e8:	f04f 33ff 	mov.w	r3, #4294967295
 80167ec:	e024      	b.n	8016838 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80167f4:	2b00      	cmp	r3, #0
 80167f6:	d00f      	beq.n	8016818 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80167f8:	687b      	ldr	r3, [r7, #4]
 80167fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80167fc:	2b00      	cmp	r3, #0
 80167fe:	d11a      	bne.n	8016836 <tcp_write_checks+0xd6>
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016804:	2b00      	cmp	r3, #0
 8016806:	d116      	bne.n	8016836 <tcp_write_checks+0xd6>
 8016808:	4b0d      	ldr	r3, [pc, #52]	; (8016840 <tcp_write_checks+0xe0>)
 801680a:	f240 1255 	movw	r2, #341	; 0x155
 801680e:	490f      	ldr	r1, [pc, #60]	; (801684c <tcp_write_checks+0xec>)
 8016810:	480d      	ldr	r0, [pc, #52]	; (8016848 <tcp_write_checks+0xe8>)
 8016812:	f004 febf 	bl	801b594 <iprintf>
 8016816:	e00e      	b.n	8016836 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801681c:	2b00      	cmp	r3, #0
 801681e:	d103      	bne.n	8016828 <tcp_write_checks+0xc8>
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016824:	2b00      	cmp	r3, #0
 8016826:	d006      	beq.n	8016836 <tcp_write_checks+0xd6>
 8016828:	4b05      	ldr	r3, [pc, #20]	; (8016840 <tcp_write_checks+0xe0>)
 801682a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 801682e:	4908      	ldr	r1, [pc, #32]	; (8016850 <tcp_write_checks+0xf0>)
 8016830:	4805      	ldr	r0, [pc, #20]	; (8016848 <tcp_write_checks+0xe8>)
 8016832:	f004 feaf 	bl	801b594 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8016836:	2300      	movs	r3, #0
}
 8016838:	4618      	mov	r0, r3
 801683a:	3708      	adds	r7, #8
 801683c:	46bd      	mov	sp, r7
 801683e:	bd80      	pop	{r7, pc}
 8016840:	0801ee94 	.word	0x0801ee94
 8016844:	0801efa4 	.word	0x0801efa4
 8016848:	0801eee8 	.word	0x0801eee8
 801684c:	0801efc4 	.word	0x0801efc4
 8016850:	0801f000 	.word	0x0801f000

08016854 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8016854:	b590      	push	{r4, r7, lr}
 8016856:	b09b      	sub	sp, #108	; 0x6c
 8016858:	af04      	add	r7, sp, #16
 801685a:	60f8      	str	r0, [r7, #12]
 801685c:	60b9      	str	r1, [r7, #8]
 801685e:	4611      	mov	r1, r2
 8016860:	461a      	mov	r2, r3
 8016862:	460b      	mov	r3, r1
 8016864:	80fb      	strh	r3, [r7, #6]
 8016866:	4613      	mov	r3, r2
 8016868:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801686a:	2300      	movs	r3, #0
 801686c:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801686e:	2300      	movs	r3, #0
 8016870:	653b      	str	r3, [r7, #80]	; 0x50
 8016872:	2300      	movs	r3, #0
 8016874:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016876:	2300      	movs	r3, #0
 8016878:	64bb      	str	r3, [r7, #72]	; 0x48
 801687a:	2300      	movs	r3, #0
 801687c:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801687e:	2300      	movs	r3, #0
 8016880:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8016884:	2300      	movs	r3, #0
 8016886:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801688a:	2300      	movs	r3, #0
 801688c:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801688e:	2300      	movs	r3, #0
 8016890:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8016892:	2300      	movs	r3, #0
 8016894:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 8016896:	68fb      	ldr	r3, [r7, #12]
 8016898:	2b00      	cmp	r3, #0
 801689a:	d109      	bne.n	80168b0 <tcp_write+0x5c>
 801689c:	4ba4      	ldr	r3, [pc, #656]	; (8016b30 <tcp_write+0x2dc>)
 801689e:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80168a2:	49a4      	ldr	r1, [pc, #656]	; (8016b34 <tcp_write+0x2e0>)
 80168a4:	48a4      	ldr	r0, [pc, #656]	; (8016b38 <tcp_write+0x2e4>)
 80168a6:	f004 fe75 	bl	801b594 <iprintf>
 80168aa:	f06f 030f 	mvn.w	r3, #15
 80168ae:	e32a      	b.n	8016f06 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80168b0:	68fb      	ldr	r3, [r7, #12]
 80168b2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80168b6:	085b      	lsrs	r3, r3, #1
 80168b8:	b29a      	uxth	r2, r3
 80168ba:	68fb      	ldr	r3, [r7, #12]
 80168bc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80168be:	4293      	cmp	r3, r2
 80168c0:	bf28      	it	cs
 80168c2:	4613      	movcs	r3, r2
 80168c4:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80168c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80168c8:	2b00      	cmp	r3, #0
 80168ca:	d102      	bne.n	80168d2 <tcp_write+0x7e>
 80168cc:	68fb      	ldr	r3, [r7, #12]
 80168ce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80168d0:	e000      	b.n	80168d4 <tcp_write+0x80>
 80168d2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80168d4:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80168d6:	68bb      	ldr	r3, [r7, #8]
 80168d8:	2b00      	cmp	r3, #0
 80168da:	d109      	bne.n	80168f0 <tcp_write+0x9c>
 80168dc:	4b94      	ldr	r3, [pc, #592]	; (8016b30 <tcp_write+0x2dc>)
 80168de:	f240 12ad 	movw	r2, #429	; 0x1ad
 80168e2:	4996      	ldr	r1, [pc, #600]	; (8016b3c <tcp_write+0x2e8>)
 80168e4:	4894      	ldr	r0, [pc, #592]	; (8016b38 <tcp_write+0x2e4>)
 80168e6:	f004 fe55 	bl	801b594 <iprintf>
 80168ea:	f06f 030f 	mvn.w	r3, #15
 80168ee:	e30a      	b.n	8016f06 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80168f0:	88fb      	ldrh	r3, [r7, #6]
 80168f2:	4619      	mov	r1, r3
 80168f4:	68f8      	ldr	r0, [r7, #12]
 80168f6:	f7ff ff33 	bl	8016760 <tcp_write_checks>
 80168fa:	4603      	mov	r3, r0
 80168fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8016900:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8016904:	2b00      	cmp	r3, #0
 8016906:	d002      	beq.n	801690e <tcp_write+0xba>
    return err;
 8016908:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801690c:	e2fb      	b.n	8016f06 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 801690e:	68fb      	ldr	r3, [r7, #12]
 8016910:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016914:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8016918:	2300      	movs	r3, #0
 801691a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801691e:	68fb      	ldr	r3, [r7, #12]
 8016920:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016922:	2b00      	cmp	r3, #0
 8016924:	f000 80f6 	beq.w	8016b14 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016928:	68fb      	ldr	r3, [r7, #12]
 801692a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801692c:	653b      	str	r3, [r7, #80]	; 0x50
 801692e:	e002      	b.n	8016936 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8016930:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016932:	681b      	ldr	r3, [r3, #0]
 8016934:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016936:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016938:	681b      	ldr	r3, [r3, #0]
 801693a:	2b00      	cmp	r3, #0
 801693c:	d1f8      	bne.n	8016930 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801693e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016940:	7a9b      	ldrb	r3, [r3, #10]
 8016942:	009b      	lsls	r3, r3, #2
 8016944:	b29b      	uxth	r3, r3
 8016946:	f003 0304 	and.w	r3, r3, #4
 801694a:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 801694c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801694e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016950:	891b      	ldrh	r3, [r3, #8]
 8016952:	4619      	mov	r1, r3
 8016954:	8c3b      	ldrh	r3, [r7, #32]
 8016956:	440b      	add	r3, r1
 8016958:	429a      	cmp	r2, r3
 801695a:	da06      	bge.n	801696a <tcp_write+0x116>
 801695c:	4b74      	ldr	r3, [pc, #464]	; (8016b30 <tcp_write+0x2dc>)
 801695e:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8016962:	4977      	ldr	r1, [pc, #476]	; (8016b40 <tcp_write+0x2ec>)
 8016964:	4874      	ldr	r0, [pc, #464]	; (8016b38 <tcp_write+0x2e4>)
 8016966:	f004 fe15 	bl	801b594 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801696a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801696c:	891a      	ldrh	r2, [r3, #8]
 801696e:	8c3b      	ldrh	r3, [r7, #32]
 8016970:	4413      	add	r3, r2
 8016972:	b29b      	uxth	r3, r3
 8016974:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016976:	1ad3      	subs	r3, r2, r3
 8016978:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801697a:	68fb      	ldr	r3, [r7, #12]
 801697c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016980:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8016982:	8a7b      	ldrh	r3, [r7, #18]
 8016984:	2b00      	cmp	r3, #0
 8016986:	d026      	beq.n	80169d6 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8016988:	8a7b      	ldrh	r3, [r7, #18]
 801698a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801698c:	429a      	cmp	r2, r3
 801698e:	d206      	bcs.n	801699e <tcp_write+0x14a>
 8016990:	4b67      	ldr	r3, [pc, #412]	; (8016b30 <tcp_write+0x2dc>)
 8016992:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 8016996:	496b      	ldr	r1, [pc, #428]	; (8016b44 <tcp_write+0x2f0>)
 8016998:	4867      	ldr	r0, [pc, #412]	; (8016b38 <tcp_write+0x2e4>)
 801699a:	f004 fdfb 	bl	801b594 <iprintf>
      seg = last_unsent;
 801699e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80169a0:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80169a2:	8a7b      	ldrh	r3, [r7, #18]
 80169a4:	88fa      	ldrh	r2, [r7, #6]
 80169a6:	4293      	cmp	r3, r2
 80169a8:	bf28      	it	cs
 80169aa:	4613      	movcs	r3, r2
 80169ac:	b29b      	uxth	r3, r3
 80169ae:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80169b0:	4293      	cmp	r3, r2
 80169b2:	bf28      	it	cs
 80169b4:	4613      	movcs	r3, r2
 80169b6:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80169b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80169bc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80169be:	4413      	add	r3, r2
 80169c0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80169c4:	8a7a      	ldrh	r2, [r7, #18]
 80169c6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80169c8:	1ad3      	subs	r3, r2, r3
 80169ca:	b29b      	uxth	r3, r3
 80169cc:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80169ce:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80169d0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80169d2:	1ad3      	subs	r3, r2, r3
 80169d4:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80169d6:	8a7b      	ldrh	r3, [r7, #18]
 80169d8:	2b00      	cmp	r3, #0
 80169da:	d00b      	beq.n	80169f4 <tcp_write+0x1a0>
 80169dc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80169e0:	88fb      	ldrh	r3, [r7, #6]
 80169e2:	429a      	cmp	r2, r3
 80169e4:	d006      	beq.n	80169f4 <tcp_write+0x1a0>
 80169e6:	4b52      	ldr	r3, [pc, #328]	; (8016b30 <tcp_write+0x2dc>)
 80169e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80169ec:	4956      	ldr	r1, [pc, #344]	; (8016b48 <tcp_write+0x2f4>)
 80169ee:	4852      	ldr	r0, [pc, #328]	; (8016b38 <tcp_write+0x2e4>)
 80169f0:	f004 fdd0 	bl	801b594 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80169f4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80169f8:	88fb      	ldrh	r3, [r7, #6]
 80169fa:	429a      	cmp	r2, r3
 80169fc:	f080 8167 	bcs.w	8016cce <tcp_write+0x47a>
 8016a00:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8016a02:	2b00      	cmp	r3, #0
 8016a04:	f000 8163 	beq.w	8016cce <tcp_write+0x47a>
 8016a08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a0a:	891b      	ldrh	r3, [r3, #8]
 8016a0c:	2b00      	cmp	r3, #0
 8016a0e:	f000 815e 	beq.w	8016cce <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8016a12:	88fa      	ldrh	r2, [r7, #6]
 8016a14:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016a18:	1ad2      	subs	r2, r2, r3
 8016a1a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8016a1c:	4293      	cmp	r3, r2
 8016a1e:	bfa8      	it	ge
 8016a20:	4613      	movge	r3, r2
 8016a22:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8016a24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a26:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8016a28:	797b      	ldrb	r3, [r7, #5]
 8016a2a:	f003 0301 	and.w	r3, r3, #1
 8016a2e:	2b00      	cmp	r3, #0
 8016a30:	d027      	beq.n	8016a82 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8016a32:	f107 0012 	add.w	r0, r7, #18
 8016a36:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8016a38:	8bf9      	ldrh	r1, [r7, #30]
 8016a3a:	2301      	movs	r3, #1
 8016a3c:	9302      	str	r3, [sp, #8]
 8016a3e:	797b      	ldrb	r3, [r7, #5]
 8016a40:	9301      	str	r3, [sp, #4]
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	9300      	str	r3, [sp, #0]
 8016a46:	4603      	mov	r3, r0
 8016a48:	2000      	movs	r0, #0
 8016a4a:	f7ff fe0f 	bl	801666c <tcp_pbuf_prealloc>
 8016a4e:	6578      	str	r0, [r7, #84]	; 0x54
 8016a50:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	f000 8225 	beq.w	8016ea2 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8016a58:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a5a:	6858      	ldr	r0, [r3, #4]
 8016a5c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016a60:	68ba      	ldr	r2, [r7, #8]
 8016a62:	4413      	add	r3, r2
 8016a64:	8bfa      	ldrh	r2, [r7, #30]
 8016a66:	4619      	mov	r1, r3
 8016a68:	f004 fd7e 	bl	801b568 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8016a6c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016a6e:	f7fb fa89 	bl	8011f84 <pbuf_clen>
 8016a72:	4603      	mov	r3, r0
 8016a74:	461a      	mov	r2, r3
 8016a76:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016a7a:	4413      	add	r3, r2
 8016a7c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8016a80:	e041      	b.n	8016b06 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8016a82:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a84:	685b      	ldr	r3, [r3, #4]
 8016a86:	637b      	str	r3, [r7, #52]	; 0x34
 8016a88:	e002      	b.n	8016a90 <tcp_write+0x23c>
 8016a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	637b      	str	r3, [r7, #52]	; 0x34
 8016a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016a92:	681b      	ldr	r3, [r3, #0]
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d1f8      	bne.n	8016a8a <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8016a98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016a9a:	7b1b      	ldrb	r3, [r3, #12]
 8016a9c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8016aa0:	2b00      	cmp	r3, #0
 8016aa2:	d115      	bne.n	8016ad0 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8016aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016aa6:	685b      	ldr	r3, [r3, #4]
 8016aa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8016aaa:	8952      	ldrh	r2, [r2, #10]
 8016aac:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8016aae:	68ba      	ldr	r2, [r7, #8]
 8016ab0:	429a      	cmp	r2, r3
 8016ab2:	d10d      	bne.n	8016ad0 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 8016ab4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016ab8:	2b00      	cmp	r3, #0
 8016aba:	d006      	beq.n	8016aca <tcp_write+0x276>
 8016abc:	4b1c      	ldr	r3, [pc, #112]	; (8016b30 <tcp_write+0x2dc>)
 8016abe:	f240 2231 	movw	r2, #561	; 0x231
 8016ac2:	4922      	ldr	r1, [pc, #136]	; (8016b4c <tcp_write+0x2f8>)
 8016ac4:	481c      	ldr	r0, [pc, #112]	; (8016b38 <tcp_write+0x2e4>)
 8016ac6:	f004 fd65 	bl	801b594 <iprintf>
          extendlen = seglen;
 8016aca:	8bfb      	ldrh	r3, [r7, #30]
 8016acc:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8016ace:	e01a      	b.n	8016b06 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 8016ad0:	8bfb      	ldrh	r3, [r7, #30]
 8016ad2:	2201      	movs	r2, #1
 8016ad4:	4619      	mov	r1, r3
 8016ad6:	2000      	movs	r0, #0
 8016ad8:	f7fa feb0 	bl	801183c <pbuf_alloc>
 8016adc:	6578      	str	r0, [r7, #84]	; 0x54
 8016ade:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	f000 81e0 	beq.w	8016ea6 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8016ae6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016aea:	68ba      	ldr	r2, [r7, #8]
 8016aec:	441a      	add	r2, r3
 8016aee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016af0:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8016af2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016af4:	f7fb fa46 	bl	8011f84 <pbuf_clen>
 8016af8:	4603      	mov	r3, r0
 8016afa:	461a      	mov	r2, r3
 8016afc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016b00:	4413      	add	r3, r2
 8016b02:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8016b06:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016b0a:	8bfb      	ldrh	r3, [r7, #30]
 8016b0c:	4413      	add	r3, r2
 8016b0e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8016b12:	e0dc      	b.n	8016cce <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8016b14:	68fb      	ldr	r3, [r7, #12]
 8016b16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	f000 80d7 	beq.w	8016cce <tcp_write+0x47a>
 8016b20:	4b03      	ldr	r3, [pc, #12]	; (8016b30 <tcp_write+0x2dc>)
 8016b22:	f240 224a 	movw	r2, #586	; 0x24a
 8016b26:	490a      	ldr	r1, [pc, #40]	; (8016b50 <tcp_write+0x2fc>)
 8016b28:	4803      	ldr	r0, [pc, #12]	; (8016b38 <tcp_write+0x2e4>)
 8016b2a:	f004 fd33 	bl	801b594 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8016b2e:	e0ce      	b.n	8016cce <tcp_write+0x47a>
 8016b30:	0801ee94 	.word	0x0801ee94
 8016b34:	0801f034 	.word	0x0801f034
 8016b38:	0801eee8 	.word	0x0801eee8
 8016b3c:	0801f04c 	.word	0x0801f04c
 8016b40:	0801f080 	.word	0x0801f080
 8016b44:	0801f098 	.word	0x0801f098
 8016b48:	0801f0b8 	.word	0x0801f0b8
 8016b4c:	0801f0d8 	.word	0x0801f0d8
 8016b50:	0801f104 	.word	0x0801f104
    struct pbuf *p;
    u16_t left = len - pos;
 8016b54:	88fa      	ldrh	r2, [r7, #6]
 8016b56:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016b5a:	1ad3      	subs	r3, r2, r3
 8016b5c:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8016b5e:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016b62:	b29b      	uxth	r3, r3
 8016b64:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016b66:	1ad3      	subs	r3, r2, r3
 8016b68:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8016b6a:	8b7a      	ldrh	r2, [r7, #26]
 8016b6c:	8bbb      	ldrh	r3, [r7, #28]
 8016b6e:	4293      	cmp	r3, r2
 8016b70:	bf28      	it	cs
 8016b72:	4613      	movcs	r3, r2
 8016b74:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8016b76:	797b      	ldrb	r3, [r7, #5]
 8016b78:	f003 0301 	and.w	r3, r3, #1
 8016b7c:	2b00      	cmp	r3, #0
 8016b7e:	d036      	beq.n	8016bee <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8016b80:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016b84:	b29a      	uxth	r2, r3
 8016b86:	8b3b      	ldrh	r3, [r7, #24]
 8016b88:	4413      	add	r3, r2
 8016b8a:	b299      	uxth	r1, r3
 8016b8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016b8e:	2b00      	cmp	r3, #0
 8016b90:	bf0c      	ite	eq
 8016b92:	2301      	moveq	r3, #1
 8016b94:	2300      	movne	r3, #0
 8016b96:	b2db      	uxtb	r3, r3
 8016b98:	f107 0012 	add.w	r0, r7, #18
 8016b9c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016b9e:	9302      	str	r3, [sp, #8]
 8016ba0:	797b      	ldrb	r3, [r7, #5]
 8016ba2:	9301      	str	r3, [sp, #4]
 8016ba4:	68fb      	ldr	r3, [r7, #12]
 8016ba6:	9300      	str	r3, [sp, #0]
 8016ba8:	4603      	mov	r3, r0
 8016baa:	2036      	movs	r0, #54	; 0x36
 8016bac:	f7ff fd5e 	bl	801666c <tcp_pbuf_prealloc>
 8016bb0:	6338      	str	r0, [r7, #48]	; 0x30
 8016bb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bb4:	2b00      	cmp	r3, #0
 8016bb6:	f000 8178 	beq.w	8016eaa <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8016bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bbc:	895b      	ldrh	r3, [r3, #10]
 8016bbe:	8b3a      	ldrh	r2, [r7, #24]
 8016bc0:	429a      	cmp	r2, r3
 8016bc2:	d906      	bls.n	8016bd2 <tcp_write+0x37e>
 8016bc4:	4b8c      	ldr	r3, [pc, #560]	; (8016df8 <tcp_write+0x5a4>)
 8016bc6:	f240 2266 	movw	r2, #614	; 0x266
 8016bca:	498c      	ldr	r1, [pc, #560]	; (8016dfc <tcp_write+0x5a8>)
 8016bcc:	488c      	ldr	r0, [pc, #560]	; (8016e00 <tcp_write+0x5ac>)
 8016bce:	f004 fce1 	bl	801b594 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8016bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016bd4:	685a      	ldr	r2, [r3, #4]
 8016bd6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016bda:	18d0      	adds	r0, r2, r3
 8016bdc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016be0:	68ba      	ldr	r2, [r7, #8]
 8016be2:	4413      	add	r3, r2
 8016be4:	8b3a      	ldrh	r2, [r7, #24]
 8016be6:	4619      	mov	r1, r3
 8016be8:	f004 fcbe 	bl	801b568 <memcpy>
 8016bec:	e02f      	b.n	8016c4e <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8016bee:	8a7b      	ldrh	r3, [r7, #18]
 8016bf0:	2b00      	cmp	r3, #0
 8016bf2:	d006      	beq.n	8016c02 <tcp_write+0x3ae>
 8016bf4:	4b80      	ldr	r3, [pc, #512]	; (8016df8 <tcp_write+0x5a4>)
 8016bf6:	f240 2271 	movw	r2, #625	; 0x271
 8016bfa:	4982      	ldr	r1, [pc, #520]	; (8016e04 <tcp_write+0x5b0>)
 8016bfc:	4880      	ldr	r0, [pc, #512]	; (8016e00 <tcp_write+0x5ac>)
 8016bfe:	f004 fcc9 	bl	801b594 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8016c02:	8b3b      	ldrh	r3, [r7, #24]
 8016c04:	2201      	movs	r2, #1
 8016c06:	4619      	mov	r1, r3
 8016c08:	2036      	movs	r0, #54	; 0x36
 8016c0a:	f7fa fe17 	bl	801183c <pbuf_alloc>
 8016c0e:	6178      	str	r0, [r7, #20]
 8016c10:	697b      	ldr	r3, [r7, #20]
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	f000 814b 	beq.w	8016eae <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8016c18:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016c1c:	68ba      	ldr	r2, [r7, #8]
 8016c1e:	441a      	add	r2, r3
 8016c20:	697b      	ldr	r3, [r7, #20]
 8016c22:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8016c24:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016c28:	b29b      	uxth	r3, r3
 8016c2a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016c2e:	4619      	mov	r1, r3
 8016c30:	2036      	movs	r0, #54	; 0x36
 8016c32:	f7fa fe03 	bl	801183c <pbuf_alloc>
 8016c36:	6338      	str	r0, [r7, #48]	; 0x30
 8016c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016c3a:	2b00      	cmp	r3, #0
 8016c3c:	d103      	bne.n	8016c46 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8016c3e:	6978      	ldr	r0, [r7, #20]
 8016c40:	f7fb f912 	bl	8011e68 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8016c44:	e136      	b.n	8016eb4 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8016c46:	6979      	ldr	r1, [r7, #20]
 8016c48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016c4a:	f7fb f9db 	bl	8012004 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8016c4e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016c50:	f7fb f998 	bl	8011f84 <pbuf_clen>
 8016c54:	4603      	mov	r3, r0
 8016c56:	461a      	mov	r2, r3
 8016c58:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016c5c:	4413      	add	r3, r2
 8016c5e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8016c62:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016c66:	2b09      	cmp	r3, #9
 8016c68:	d903      	bls.n	8016c72 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8016c6a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016c6c:	f7fb f8fc 	bl	8011e68 <pbuf_free>
      goto memerr;
 8016c70:	e120      	b.n	8016eb4 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8016c72:	68fb      	ldr	r3, [r7, #12]
 8016c74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8016c76:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016c7a:	441a      	add	r2, r3
 8016c7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016c80:	9300      	str	r3, [sp, #0]
 8016c82:	4613      	mov	r3, r2
 8016c84:	2200      	movs	r2, #0
 8016c86:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8016c88:	68f8      	ldr	r0, [r7, #12]
 8016c8a:	f7ff fc51 	bl	8016530 <tcp_create_segment>
 8016c8e:	64f8      	str	r0, [r7, #76]	; 0x4c
 8016c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	f000 810d 	beq.w	8016eb2 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8016c98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016c9a:	2b00      	cmp	r3, #0
 8016c9c:	d102      	bne.n	8016ca4 <tcp_write+0x450>
      queue = seg;
 8016c9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016ca0:	647b      	str	r3, [r7, #68]	; 0x44
 8016ca2:	e00c      	b.n	8016cbe <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8016ca4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d106      	bne.n	8016cb8 <tcp_write+0x464>
 8016caa:	4b53      	ldr	r3, [pc, #332]	; (8016df8 <tcp_write+0x5a4>)
 8016cac:	f240 22ab 	movw	r2, #683	; 0x2ab
 8016cb0:	4955      	ldr	r1, [pc, #340]	; (8016e08 <tcp_write+0x5b4>)
 8016cb2:	4853      	ldr	r0, [pc, #332]	; (8016e00 <tcp_write+0x5ac>)
 8016cb4:	f004 fc6e 	bl	801b594 <iprintf>
      prev_seg->next = seg;
 8016cb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8016cba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016cbc:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8016cbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016cc0:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8016cc2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016cc6:	8b3b      	ldrh	r3, [r7, #24]
 8016cc8:	4413      	add	r3, r2
 8016cca:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8016cce:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8016cd2:	88fb      	ldrh	r3, [r7, #6]
 8016cd4:	429a      	cmp	r2, r3
 8016cd6:	f4ff af3d 	bcc.w	8016b54 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8016cda:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016cdc:	2b00      	cmp	r3, #0
 8016cde:	d02c      	beq.n	8016d3a <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8016ce0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016ce2:	685b      	ldr	r3, [r3, #4]
 8016ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016ce6:	e01e      	b.n	8016d26 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 8016ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cea:	891a      	ldrh	r2, [r3, #8]
 8016cec:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016cee:	4413      	add	r3, r2
 8016cf0:	b29a      	uxth	r2, r3
 8016cf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cf4:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8016cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cf8:	681b      	ldr	r3, [r3, #0]
 8016cfa:	2b00      	cmp	r3, #0
 8016cfc:	d110      	bne.n	8016d20 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8016cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d00:	685b      	ldr	r3, [r3, #4]
 8016d02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016d04:	8952      	ldrh	r2, [r2, #10]
 8016d06:	4413      	add	r3, r2
 8016d08:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8016d0a:	68b9      	ldr	r1, [r7, #8]
 8016d0c:	4618      	mov	r0, r3
 8016d0e:	f004 fc2b 	bl	801b568 <memcpy>
        p->len += oversize_used;
 8016d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d14:	895a      	ldrh	r2, [r3, #10]
 8016d16:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016d18:	4413      	add	r3, r2
 8016d1a:	b29a      	uxth	r2, r3
 8016d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d1e:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8016d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d22:	681b      	ldr	r3, [r3, #0]
 8016d24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d28:	2b00      	cmp	r3, #0
 8016d2a:	d1dd      	bne.n	8016ce8 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8016d2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d2e:	891a      	ldrh	r2, [r3, #8]
 8016d30:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016d32:	4413      	add	r3, r2
 8016d34:	b29a      	uxth	r2, r3
 8016d36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d38:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8016d3a:	8a7a      	ldrh	r2, [r7, #18]
 8016d3c:	68fb      	ldr	r3, [r7, #12]
 8016d3e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8016d42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016d44:	2b00      	cmp	r3, #0
 8016d46:	d018      	beq.n	8016d7a <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8016d48:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d106      	bne.n	8016d5c <tcp_write+0x508>
 8016d4e:	4b2a      	ldr	r3, [pc, #168]	; (8016df8 <tcp_write+0x5a4>)
 8016d50:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8016d54:	492d      	ldr	r1, [pc, #180]	; (8016e0c <tcp_write+0x5b8>)
 8016d56:	482a      	ldr	r0, [pc, #168]	; (8016e00 <tcp_write+0x5ac>)
 8016d58:	f004 fc1c 	bl	801b594 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8016d5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d5e:	685b      	ldr	r3, [r3, #4]
 8016d60:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016d62:	4618      	mov	r0, r3
 8016d64:	f7fb f94e 	bl	8012004 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8016d68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d6a:	891a      	ldrh	r2, [r3, #8]
 8016d6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016d6e:	891b      	ldrh	r3, [r3, #8]
 8016d70:	4413      	add	r3, r2
 8016d72:	b29a      	uxth	r2, r3
 8016d74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d76:	811a      	strh	r2, [r3, #8]
 8016d78:	e037      	b.n	8016dea <tcp_write+0x596>
  } else if (extendlen > 0) {
 8016d7a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016d7c:	2b00      	cmp	r3, #0
 8016d7e:	d034      	beq.n	8016dea <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8016d80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	d003      	beq.n	8016d8e <tcp_write+0x53a>
 8016d86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d88:	685b      	ldr	r3, [r3, #4]
 8016d8a:	2b00      	cmp	r3, #0
 8016d8c:	d106      	bne.n	8016d9c <tcp_write+0x548>
 8016d8e:	4b1a      	ldr	r3, [pc, #104]	; (8016df8 <tcp_write+0x5a4>)
 8016d90:	f240 22e6 	movw	r2, #742	; 0x2e6
 8016d94:	491e      	ldr	r1, [pc, #120]	; (8016e10 <tcp_write+0x5bc>)
 8016d96:	481a      	ldr	r0, [pc, #104]	; (8016e00 <tcp_write+0x5ac>)
 8016d98:	f004 fbfc 	bl	801b594 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8016d9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016d9e:	685b      	ldr	r3, [r3, #4]
 8016da0:	62bb      	str	r3, [r7, #40]	; 0x28
 8016da2:	e009      	b.n	8016db8 <tcp_write+0x564>
      p->tot_len += extendlen;
 8016da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016da6:	891a      	ldrh	r2, [r3, #8]
 8016da8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016daa:	4413      	add	r3, r2
 8016dac:	b29a      	uxth	r2, r3
 8016dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016db0:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8016db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016db4:	681b      	ldr	r3, [r3, #0]
 8016db6:	62bb      	str	r3, [r7, #40]	; 0x28
 8016db8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016dba:	681b      	ldr	r3, [r3, #0]
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d1f1      	bne.n	8016da4 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8016dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016dc2:	891a      	ldrh	r2, [r3, #8]
 8016dc4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016dc6:	4413      	add	r3, r2
 8016dc8:	b29a      	uxth	r2, r3
 8016dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016dcc:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8016dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016dd0:	895a      	ldrh	r2, [r3, #10]
 8016dd2:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016dd4:	4413      	add	r3, r2
 8016dd6:	b29a      	uxth	r2, r3
 8016dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016dda:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8016ddc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016dde:	891a      	ldrh	r2, [r3, #8]
 8016de0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016de2:	4413      	add	r3, r2
 8016de4:	b29a      	uxth	r2, r3
 8016de6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016de8:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8016dea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016dec:	2b00      	cmp	r3, #0
 8016dee:	d111      	bne.n	8016e14 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8016df0:	68fb      	ldr	r3, [r7, #12]
 8016df2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016df4:	66da      	str	r2, [r3, #108]	; 0x6c
 8016df6:	e010      	b.n	8016e1a <tcp_write+0x5c6>
 8016df8:	0801ee94 	.word	0x0801ee94
 8016dfc:	0801f134 	.word	0x0801f134
 8016e00:	0801eee8 	.word	0x0801eee8
 8016e04:	0801f174 	.word	0x0801f174
 8016e08:	0801f184 	.word	0x0801f184
 8016e0c:	0801f198 	.word	0x0801f198
 8016e10:	0801f1d0 	.word	0x0801f1d0
  } else {
    last_unsent->next = queue;
 8016e14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016e16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016e18:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8016e1a:	68fb      	ldr	r3, [r7, #12]
 8016e1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8016e1e:	88fb      	ldrh	r3, [r7, #6]
 8016e20:	441a      	add	r2, r3
 8016e22:	68fb      	ldr	r3, [r7, #12]
 8016e24:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8016e26:	68fb      	ldr	r3, [r7, #12]
 8016e28:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8016e2c:	88fb      	ldrh	r3, [r7, #6]
 8016e2e:	1ad3      	subs	r3, r2, r3
 8016e30:	b29a      	uxth	r2, r3
 8016e32:	68fb      	ldr	r3, [r7, #12]
 8016e34:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8016e38:	68fb      	ldr	r3, [r7, #12]
 8016e3a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8016e3e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8016e42:	68fb      	ldr	r3, [r7, #12]
 8016e44:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016e48:	2b00      	cmp	r3, #0
 8016e4a:	d00e      	beq.n	8016e6a <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8016e4c:	68fb      	ldr	r3, [r7, #12]
 8016e4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016e50:	2b00      	cmp	r3, #0
 8016e52:	d10a      	bne.n	8016e6a <tcp_write+0x616>
 8016e54:	68fb      	ldr	r3, [r7, #12]
 8016e56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016e58:	2b00      	cmp	r3, #0
 8016e5a:	d106      	bne.n	8016e6a <tcp_write+0x616>
 8016e5c:	4b2c      	ldr	r3, [pc, #176]	; (8016f10 <tcp_write+0x6bc>)
 8016e5e:	f240 3212 	movw	r2, #786	; 0x312
 8016e62:	492c      	ldr	r1, [pc, #176]	; (8016f14 <tcp_write+0x6c0>)
 8016e64:	482c      	ldr	r0, [pc, #176]	; (8016f18 <tcp_write+0x6c4>)
 8016e66:	f004 fb95 	bl	801b594 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8016e6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016e6c:	2b00      	cmp	r3, #0
 8016e6e:	d016      	beq.n	8016e9e <tcp_write+0x64a>
 8016e70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016e72:	68db      	ldr	r3, [r3, #12]
 8016e74:	2b00      	cmp	r3, #0
 8016e76:	d012      	beq.n	8016e9e <tcp_write+0x64a>
 8016e78:	797b      	ldrb	r3, [r7, #5]
 8016e7a:	f003 0302 	and.w	r3, r3, #2
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d10d      	bne.n	8016e9e <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8016e82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016e84:	68db      	ldr	r3, [r3, #12]
 8016e86:	899b      	ldrh	r3, [r3, #12]
 8016e88:	b29c      	uxth	r4, r3
 8016e8a:	2008      	movs	r0, #8
 8016e8c:	f7f9 fbc8 	bl	8010620 <lwip_htons>
 8016e90:	4603      	mov	r3, r0
 8016e92:	461a      	mov	r2, r3
 8016e94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016e96:	68db      	ldr	r3, [r3, #12]
 8016e98:	4322      	orrs	r2, r4
 8016e9a:	b292      	uxth	r2, r2
 8016e9c:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8016e9e:	2300      	movs	r3, #0
 8016ea0:	e031      	b.n	8016f06 <tcp_write+0x6b2>
          goto memerr;
 8016ea2:	bf00      	nop
 8016ea4:	e006      	b.n	8016eb4 <tcp_write+0x660>
            goto memerr;
 8016ea6:	bf00      	nop
 8016ea8:	e004      	b.n	8016eb4 <tcp_write+0x660>
        goto memerr;
 8016eaa:	bf00      	nop
 8016eac:	e002      	b.n	8016eb4 <tcp_write+0x660>
        goto memerr;
 8016eae:	bf00      	nop
 8016eb0:	e000      	b.n	8016eb4 <tcp_write+0x660>
      goto memerr;
 8016eb2:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016eb4:	68fb      	ldr	r3, [r7, #12]
 8016eb6:	8b5b      	ldrh	r3, [r3, #26]
 8016eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016ebc:	b29a      	uxth	r2, r3
 8016ebe:	68fb      	ldr	r3, [r7, #12]
 8016ec0:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8016ec2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016ec4:	2b00      	cmp	r3, #0
 8016ec6:	d002      	beq.n	8016ece <tcp_write+0x67a>
    pbuf_free(concat_p);
 8016ec8:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016eca:	f7fa ffcd 	bl	8011e68 <pbuf_free>
  }
  if (queue != NULL) {
 8016ece:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d002      	beq.n	8016eda <tcp_write+0x686>
    tcp_segs_free(queue);
 8016ed4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8016ed6:	f7fc fb6b 	bl	80135b0 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8016eda:	68fb      	ldr	r3, [r7, #12]
 8016edc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	d00e      	beq.n	8016f02 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016ee8:	2b00      	cmp	r3, #0
 8016eea:	d10a      	bne.n	8016f02 <tcp_write+0x6ae>
 8016eec:	68fb      	ldr	r3, [r7, #12]
 8016eee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d106      	bne.n	8016f02 <tcp_write+0x6ae>
 8016ef4:	4b06      	ldr	r3, [pc, #24]	; (8016f10 <tcp_write+0x6bc>)
 8016ef6:	f240 3227 	movw	r2, #807	; 0x327
 8016efa:	4906      	ldr	r1, [pc, #24]	; (8016f14 <tcp_write+0x6c0>)
 8016efc:	4806      	ldr	r0, [pc, #24]	; (8016f18 <tcp_write+0x6c4>)
 8016efe:	f004 fb49 	bl	801b594 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8016f02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016f06:	4618      	mov	r0, r3
 8016f08:	375c      	adds	r7, #92	; 0x5c
 8016f0a:	46bd      	mov	sp, r7
 8016f0c:	bd90      	pop	{r4, r7, pc}
 8016f0e:	bf00      	nop
 8016f10:	0801ee94 	.word	0x0801ee94
 8016f14:	0801f208 	.word	0x0801f208
 8016f18:	0801eee8 	.word	0x0801eee8

08016f1c <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8016f1c:	b590      	push	{r4, r7, lr}
 8016f1e:	b08b      	sub	sp, #44	; 0x2c
 8016f20:	af02      	add	r7, sp, #8
 8016f22:	6078      	str	r0, [r7, #4]
 8016f24:	460b      	mov	r3, r1
 8016f26:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8016f28:	2300      	movs	r3, #0
 8016f2a:	61fb      	str	r3, [r7, #28]
 8016f2c:	2300      	movs	r3, #0
 8016f2e:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8016f30:	2300      	movs	r3, #0
 8016f32:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8016f34:	687b      	ldr	r3, [r7, #4]
 8016f36:	2b00      	cmp	r3, #0
 8016f38:	d106      	bne.n	8016f48 <tcp_split_unsent_seg+0x2c>
 8016f3a:	4b95      	ldr	r3, [pc, #596]	; (8017190 <tcp_split_unsent_seg+0x274>)
 8016f3c:	f240 324b 	movw	r2, #843	; 0x34b
 8016f40:	4994      	ldr	r1, [pc, #592]	; (8017194 <tcp_split_unsent_seg+0x278>)
 8016f42:	4895      	ldr	r0, [pc, #596]	; (8017198 <tcp_split_unsent_seg+0x27c>)
 8016f44:	f004 fb26 	bl	801b594 <iprintf>

  useg = pcb->unsent;
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016f4c:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8016f4e:	697b      	ldr	r3, [r7, #20]
 8016f50:	2b00      	cmp	r3, #0
 8016f52:	d102      	bne.n	8016f5a <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8016f54:	f04f 33ff 	mov.w	r3, #4294967295
 8016f58:	e116      	b.n	8017188 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8016f5a:	887b      	ldrh	r3, [r7, #2]
 8016f5c:	2b00      	cmp	r3, #0
 8016f5e:	d109      	bne.n	8016f74 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8016f60:	4b8b      	ldr	r3, [pc, #556]	; (8017190 <tcp_split_unsent_seg+0x274>)
 8016f62:	f240 3253 	movw	r2, #851	; 0x353
 8016f66:	498d      	ldr	r1, [pc, #564]	; (801719c <tcp_split_unsent_seg+0x280>)
 8016f68:	488b      	ldr	r0, [pc, #556]	; (8017198 <tcp_split_unsent_seg+0x27c>)
 8016f6a:	f004 fb13 	bl	801b594 <iprintf>
    return ERR_VAL;
 8016f6e:	f06f 0305 	mvn.w	r3, #5
 8016f72:	e109      	b.n	8017188 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8016f74:	697b      	ldr	r3, [r7, #20]
 8016f76:	891b      	ldrh	r3, [r3, #8]
 8016f78:	887a      	ldrh	r2, [r7, #2]
 8016f7a:	429a      	cmp	r2, r3
 8016f7c:	d301      	bcc.n	8016f82 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8016f7e:	2300      	movs	r3, #0
 8016f80:	e102      	b.n	8017188 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8016f82:	687b      	ldr	r3, [r7, #4]
 8016f84:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016f86:	887a      	ldrh	r2, [r7, #2]
 8016f88:	429a      	cmp	r2, r3
 8016f8a:	d906      	bls.n	8016f9a <tcp_split_unsent_seg+0x7e>
 8016f8c:	4b80      	ldr	r3, [pc, #512]	; (8017190 <tcp_split_unsent_seg+0x274>)
 8016f8e:	f240 325b 	movw	r2, #859	; 0x35b
 8016f92:	4983      	ldr	r1, [pc, #524]	; (80171a0 <tcp_split_unsent_seg+0x284>)
 8016f94:	4880      	ldr	r0, [pc, #512]	; (8017198 <tcp_split_unsent_seg+0x27c>)
 8016f96:	f004 fafd 	bl	801b594 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8016f9a:	697b      	ldr	r3, [r7, #20]
 8016f9c:	891b      	ldrh	r3, [r3, #8]
 8016f9e:	2b00      	cmp	r3, #0
 8016fa0:	d106      	bne.n	8016fb0 <tcp_split_unsent_seg+0x94>
 8016fa2:	4b7b      	ldr	r3, [pc, #492]	; (8017190 <tcp_split_unsent_seg+0x274>)
 8016fa4:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8016fa8:	497e      	ldr	r1, [pc, #504]	; (80171a4 <tcp_split_unsent_seg+0x288>)
 8016faa:	487b      	ldr	r0, [pc, #492]	; (8017198 <tcp_split_unsent_seg+0x27c>)
 8016fac:	f004 faf2 	bl	801b594 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8016fb0:	697b      	ldr	r3, [r7, #20]
 8016fb2:	7a9b      	ldrb	r3, [r3, #10]
 8016fb4:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8016fb6:	7bfb      	ldrb	r3, [r7, #15]
 8016fb8:	009b      	lsls	r3, r3, #2
 8016fba:	b2db      	uxtb	r3, r3
 8016fbc:	f003 0304 	and.w	r3, r3, #4
 8016fc0:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8016fc2:	697b      	ldr	r3, [r7, #20]
 8016fc4:	891a      	ldrh	r2, [r3, #8]
 8016fc6:	887b      	ldrh	r3, [r7, #2]
 8016fc8:	1ad3      	subs	r3, r2, r3
 8016fca:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8016fcc:	7bbb      	ldrb	r3, [r7, #14]
 8016fce:	b29a      	uxth	r2, r3
 8016fd0:	89bb      	ldrh	r3, [r7, #12]
 8016fd2:	4413      	add	r3, r2
 8016fd4:	b29b      	uxth	r3, r3
 8016fd6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016fda:	4619      	mov	r1, r3
 8016fdc:	2036      	movs	r0, #54	; 0x36
 8016fde:	f7fa fc2d 	bl	801183c <pbuf_alloc>
 8016fe2:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016fe4:	693b      	ldr	r3, [r7, #16]
 8016fe6:	2b00      	cmp	r3, #0
 8016fe8:	f000 80b7 	beq.w	801715a <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8016fec:	697b      	ldr	r3, [r7, #20]
 8016fee:	685b      	ldr	r3, [r3, #4]
 8016ff0:	891a      	ldrh	r2, [r3, #8]
 8016ff2:	697b      	ldr	r3, [r7, #20]
 8016ff4:	891b      	ldrh	r3, [r3, #8]
 8016ff6:	1ad3      	subs	r3, r2, r3
 8016ff8:	b29a      	uxth	r2, r3
 8016ffa:	887b      	ldrh	r3, [r7, #2]
 8016ffc:	4413      	add	r3, r2
 8016ffe:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8017000:	697b      	ldr	r3, [r7, #20]
 8017002:	6858      	ldr	r0, [r3, #4]
 8017004:	693b      	ldr	r3, [r7, #16]
 8017006:	685a      	ldr	r2, [r3, #4]
 8017008:	7bbb      	ldrb	r3, [r7, #14]
 801700a:	18d1      	adds	r1, r2, r3
 801700c:	897b      	ldrh	r3, [r7, #10]
 801700e:	89ba      	ldrh	r2, [r7, #12]
 8017010:	f7fb f920 	bl	8012254 <pbuf_copy_partial>
 8017014:	4603      	mov	r3, r0
 8017016:	461a      	mov	r2, r3
 8017018:	89bb      	ldrh	r3, [r7, #12]
 801701a:	4293      	cmp	r3, r2
 801701c:	f040 809f 	bne.w	801715e <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8017020:	697b      	ldr	r3, [r7, #20]
 8017022:	68db      	ldr	r3, [r3, #12]
 8017024:	899b      	ldrh	r3, [r3, #12]
 8017026:	b29b      	uxth	r3, r3
 8017028:	4618      	mov	r0, r3
 801702a:	f7f9 faf9 	bl	8010620 <lwip_htons>
 801702e:	4603      	mov	r3, r0
 8017030:	b2db      	uxtb	r3, r3
 8017032:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8017036:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8017038:	2300      	movs	r3, #0
 801703a:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801703c:	7efb      	ldrb	r3, [r7, #27]
 801703e:	f003 0308 	and.w	r3, r3, #8
 8017042:	2b00      	cmp	r3, #0
 8017044:	d007      	beq.n	8017056 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8017046:	7efb      	ldrb	r3, [r7, #27]
 8017048:	f023 0308 	bic.w	r3, r3, #8
 801704c:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801704e:	7ebb      	ldrb	r3, [r7, #26]
 8017050:	f043 0308 	orr.w	r3, r3, #8
 8017054:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8017056:	7efb      	ldrb	r3, [r7, #27]
 8017058:	f003 0301 	and.w	r3, r3, #1
 801705c:	2b00      	cmp	r3, #0
 801705e:	d007      	beq.n	8017070 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8017060:	7efb      	ldrb	r3, [r7, #27]
 8017062:	f023 0301 	bic.w	r3, r3, #1
 8017066:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8017068:	7ebb      	ldrb	r3, [r7, #26]
 801706a:	f043 0301 	orr.w	r3, r3, #1
 801706e:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8017070:	697b      	ldr	r3, [r7, #20]
 8017072:	68db      	ldr	r3, [r3, #12]
 8017074:	685b      	ldr	r3, [r3, #4]
 8017076:	4618      	mov	r0, r3
 8017078:	f7f9 fae7 	bl	801064a <lwip_htonl>
 801707c:	4602      	mov	r2, r0
 801707e:	887b      	ldrh	r3, [r7, #2]
 8017080:	18d1      	adds	r1, r2, r3
 8017082:	7eba      	ldrb	r2, [r7, #26]
 8017084:	7bfb      	ldrb	r3, [r7, #15]
 8017086:	9300      	str	r3, [sp, #0]
 8017088:	460b      	mov	r3, r1
 801708a:	6939      	ldr	r1, [r7, #16]
 801708c:	6878      	ldr	r0, [r7, #4]
 801708e:	f7ff fa4f 	bl	8016530 <tcp_create_segment>
 8017092:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8017094:	69fb      	ldr	r3, [r7, #28]
 8017096:	2b00      	cmp	r3, #0
 8017098:	d063      	beq.n	8017162 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801709a:	697b      	ldr	r3, [r7, #20]
 801709c:	685b      	ldr	r3, [r3, #4]
 801709e:	4618      	mov	r0, r3
 80170a0:	f7fa ff70 	bl	8011f84 <pbuf_clen>
 80170a4:	4603      	mov	r3, r0
 80170a6:	461a      	mov	r2, r3
 80170a8:	687b      	ldr	r3, [r7, #4]
 80170aa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80170ae:	1a9b      	subs	r3, r3, r2
 80170b0:	b29a      	uxth	r2, r3
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 80170b8:	697b      	ldr	r3, [r7, #20]
 80170ba:	6858      	ldr	r0, [r3, #4]
 80170bc:	697b      	ldr	r3, [r7, #20]
 80170be:	685b      	ldr	r3, [r3, #4]
 80170c0:	891a      	ldrh	r2, [r3, #8]
 80170c2:	89bb      	ldrh	r3, [r7, #12]
 80170c4:	1ad3      	subs	r3, r2, r3
 80170c6:	b29b      	uxth	r3, r3
 80170c8:	4619      	mov	r1, r3
 80170ca:	f7fa fd15 	bl	8011af8 <pbuf_realloc>
  useg->len -= remainder;
 80170ce:	697b      	ldr	r3, [r7, #20]
 80170d0:	891a      	ldrh	r2, [r3, #8]
 80170d2:	89bb      	ldrh	r3, [r7, #12]
 80170d4:	1ad3      	subs	r3, r2, r3
 80170d6:	b29a      	uxth	r2, r3
 80170d8:	697b      	ldr	r3, [r7, #20]
 80170da:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 80170dc:	697b      	ldr	r3, [r7, #20]
 80170de:	68db      	ldr	r3, [r3, #12]
 80170e0:	899b      	ldrh	r3, [r3, #12]
 80170e2:	b29c      	uxth	r4, r3
 80170e4:	7efb      	ldrb	r3, [r7, #27]
 80170e6:	b29b      	uxth	r3, r3
 80170e8:	4618      	mov	r0, r3
 80170ea:	f7f9 fa99 	bl	8010620 <lwip_htons>
 80170ee:	4603      	mov	r3, r0
 80170f0:	461a      	mov	r2, r3
 80170f2:	697b      	ldr	r3, [r7, #20]
 80170f4:	68db      	ldr	r3, [r3, #12]
 80170f6:	4322      	orrs	r2, r4
 80170f8:	b292      	uxth	r2, r2
 80170fa:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 80170fc:	697b      	ldr	r3, [r7, #20]
 80170fe:	685b      	ldr	r3, [r3, #4]
 8017100:	4618      	mov	r0, r3
 8017102:	f7fa ff3f 	bl	8011f84 <pbuf_clen>
 8017106:	4603      	mov	r3, r0
 8017108:	461a      	mov	r2, r3
 801710a:	687b      	ldr	r3, [r7, #4]
 801710c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017110:	4413      	add	r3, r2
 8017112:	b29a      	uxth	r2, r3
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801711a:	69fb      	ldr	r3, [r7, #28]
 801711c:	685b      	ldr	r3, [r3, #4]
 801711e:	4618      	mov	r0, r3
 8017120:	f7fa ff30 	bl	8011f84 <pbuf_clen>
 8017124:	4603      	mov	r3, r0
 8017126:	461a      	mov	r2, r3
 8017128:	687b      	ldr	r3, [r7, #4]
 801712a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801712e:	4413      	add	r3, r2
 8017130:	b29a      	uxth	r2, r3
 8017132:	687b      	ldr	r3, [r7, #4]
 8017134:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8017138:	697b      	ldr	r3, [r7, #20]
 801713a:	681a      	ldr	r2, [r3, #0]
 801713c:	69fb      	ldr	r3, [r7, #28]
 801713e:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8017140:	697b      	ldr	r3, [r7, #20]
 8017142:	69fa      	ldr	r2, [r7, #28]
 8017144:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8017146:	69fb      	ldr	r3, [r7, #28]
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	2b00      	cmp	r3, #0
 801714c:	d103      	bne.n	8017156 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	2200      	movs	r2, #0
 8017152:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8017156:	2300      	movs	r3, #0
 8017158:	e016      	b.n	8017188 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801715a:	bf00      	nop
 801715c:	e002      	b.n	8017164 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801715e:	bf00      	nop
 8017160:	e000      	b.n	8017164 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8017162:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8017164:	69fb      	ldr	r3, [r7, #28]
 8017166:	2b00      	cmp	r3, #0
 8017168:	d006      	beq.n	8017178 <tcp_split_unsent_seg+0x25c>
 801716a:	4b09      	ldr	r3, [pc, #36]	; (8017190 <tcp_split_unsent_seg+0x274>)
 801716c:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8017170:	490d      	ldr	r1, [pc, #52]	; (80171a8 <tcp_split_unsent_seg+0x28c>)
 8017172:	4809      	ldr	r0, [pc, #36]	; (8017198 <tcp_split_unsent_seg+0x27c>)
 8017174:	f004 fa0e 	bl	801b594 <iprintf>
  if (p != NULL) {
 8017178:	693b      	ldr	r3, [r7, #16]
 801717a:	2b00      	cmp	r3, #0
 801717c:	d002      	beq.n	8017184 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801717e:	6938      	ldr	r0, [r7, #16]
 8017180:	f7fa fe72 	bl	8011e68 <pbuf_free>
  }

  return ERR_MEM;
 8017184:	f04f 33ff 	mov.w	r3, #4294967295
}
 8017188:	4618      	mov	r0, r3
 801718a:	3724      	adds	r7, #36	; 0x24
 801718c:	46bd      	mov	sp, r7
 801718e:	bd90      	pop	{r4, r7, pc}
 8017190:	0801ee94 	.word	0x0801ee94
 8017194:	0801f228 	.word	0x0801f228
 8017198:	0801eee8 	.word	0x0801eee8
 801719c:	0801f24c 	.word	0x0801f24c
 80171a0:	0801f270 	.word	0x0801f270
 80171a4:	0801f280 	.word	0x0801f280
 80171a8:	0801f290 	.word	0x0801f290

080171ac <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80171ac:	b590      	push	{r4, r7, lr}
 80171ae:	b085      	sub	sp, #20
 80171b0:	af00      	add	r7, sp, #0
 80171b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80171b4:	687b      	ldr	r3, [r7, #4]
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d106      	bne.n	80171c8 <tcp_send_fin+0x1c>
 80171ba:	4b21      	ldr	r3, [pc, #132]	; (8017240 <tcp_send_fin+0x94>)
 80171bc:	f240 32eb 	movw	r2, #1003	; 0x3eb
 80171c0:	4920      	ldr	r1, [pc, #128]	; (8017244 <tcp_send_fin+0x98>)
 80171c2:	4821      	ldr	r0, [pc, #132]	; (8017248 <tcp_send_fin+0x9c>)
 80171c4:	f004 f9e6 	bl	801b594 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 80171c8:	687b      	ldr	r3, [r7, #4]
 80171ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80171cc:	2b00      	cmp	r3, #0
 80171ce:	d02e      	beq.n	801722e <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80171d0:	687b      	ldr	r3, [r7, #4]
 80171d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80171d4:	60fb      	str	r3, [r7, #12]
 80171d6:	e002      	b.n	80171de <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 80171d8:	68fb      	ldr	r3, [r7, #12]
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80171de:	68fb      	ldr	r3, [r7, #12]
 80171e0:	681b      	ldr	r3, [r3, #0]
 80171e2:	2b00      	cmp	r3, #0
 80171e4:	d1f8      	bne.n	80171d8 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 80171e6:	68fb      	ldr	r3, [r7, #12]
 80171e8:	68db      	ldr	r3, [r3, #12]
 80171ea:	899b      	ldrh	r3, [r3, #12]
 80171ec:	b29b      	uxth	r3, r3
 80171ee:	4618      	mov	r0, r3
 80171f0:	f7f9 fa16 	bl	8010620 <lwip_htons>
 80171f4:	4603      	mov	r3, r0
 80171f6:	b2db      	uxtb	r3, r3
 80171f8:	f003 0307 	and.w	r3, r3, #7
 80171fc:	2b00      	cmp	r3, #0
 80171fe:	d116      	bne.n	801722e <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	68db      	ldr	r3, [r3, #12]
 8017204:	899b      	ldrh	r3, [r3, #12]
 8017206:	b29c      	uxth	r4, r3
 8017208:	2001      	movs	r0, #1
 801720a:	f7f9 fa09 	bl	8010620 <lwip_htons>
 801720e:	4603      	mov	r3, r0
 8017210:	461a      	mov	r2, r3
 8017212:	68fb      	ldr	r3, [r7, #12]
 8017214:	68db      	ldr	r3, [r3, #12]
 8017216:	4322      	orrs	r2, r4
 8017218:	b292      	uxth	r2, r2
 801721a:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801721c:	687b      	ldr	r3, [r7, #4]
 801721e:	8b5b      	ldrh	r3, [r3, #26]
 8017220:	f043 0320 	orr.w	r3, r3, #32
 8017224:	b29a      	uxth	r2, r3
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801722a:	2300      	movs	r3, #0
 801722c:	e004      	b.n	8017238 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801722e:	2101      	movs	r1, #1
 8017230:	6878      	ldr	r0, [r7, #4]
 8017232:	f000 f80b 	bl	801724c <tcp_enqueue_flags>
 8017236:	4603      	mov	r3, r0
}
 8017238:	4618      	mov	r0, r3
 801723a:	3714      	adds	r7, #20
 801723c:	46bd      	mov	sp, r7
 801723e:	bd90      	pop	{r4, r7, pc}
 8017240:	0801ee94 	.word	0x0801ee94
 8017244:	0801f29c 	.word	0x0801f29c
 8017248:	0801eee8 	.word	0x0801eee8

0801724c <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801724c:	b580      	push	{r7, lr}
 801724e:	b08a      	sub	sp, #40	; 0x28
 8017250:	af02      	add	r7, sp, #8
 8017252:	6078      	str	r0, [r7, #4]
 8017254:	460b      	mov	r3, r1
 8017256:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8017258:	2300      	movs	r3, #0
 801725a:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801725c:	2300      	movs	r3, #0
 801725e:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8017260:	78fb      	ldrb	r3, [r7, #3]
 8017262:	f003 0303 	and.w	r3, r3, #3
 8017266:	2b00      	cmp	r3, #0
 8017268:	d106      	bne.n	8017278 <tcp_enqueue_flags+0x2c>
 801726a:	4b67      	ldr	r3, [pc, #412]	; (8017408 <tcp_enqueue_flags+0x1bc>)
 801726c:	f240 4211 	movw	r2, #1041	; 0x411
 8017270:	4966      	ldr	r1, [pc, #408]	; (801740c <tcp_enqueue_flags+0x1c0>)
 8017272:	4867      	ldr	r0, [pc, #412]	; (8017410 <tcp_enqueue_flags+0x1c4>)
 8017274:	f004 f98e 	bl	801b594 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8017278:	687b      	ldr	r3, [r7, #4]
 801727a:	2b00      	cmp	r3, #0
 801727c:	d106      	bne.n	801728c <tcp_enqueue_flags+0x40>
 801727e:	4b62      	ldr	r3, [pc, #392]	; (8017408 <tcp_enqueue_flags+0x1bc>)
 8017280:	f240 4213 	movw	r2, #1043	; 0x413
 8017284:	4963      	ldr	r1, [pc, #396]	; (8017414 <tcp_enqueue_flags+0x1c8>)
 8017286:	4862      	ldr	r0, [pc, #392]	; (8017410 <tcp_enqueue_flags+0x1c4>)
 8017288:	f004 f984 	bl	801b594 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801728c:	78fb      	ldrb	r3, [r7, #3]
 801728e:	f003 0302 	and.w	r3, r3, #2
 8017292:	2b00      	cmp	r3, #0
 8017294:	d001      	beq.n	801729a <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8017296:	2301      	movs	r3, #1
 8017298:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801729a:	7ffb      	ldrb	r3, [r7, #31]
 801729c:	009b      	lsls	r3, r3, #2
 801729e:	b2db      	uxtb	r3, r3
 80172a0:	f003 0304 	and.w	r3, r3, #4
 80172a4:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80172a6:	7dfb      	ldrb	r3, [r7, #23]
 80172a8:	b29b      	uxth	r3, r3
 80172aa:	f44f 7220 	mov.w	r2, #640	; 0x280
 80172ae:	4619      	mov	r1, r3
 80172b0:	2036      	movs	r0, #54	; 0x36
 80172b2:	f7fa fac3 	bl	801183c <pbuf_alloc>
 80172b6:	6138      	str	r0, [r7, #16]
 80172b8:	693b      	ldr	r3, [r7, #16]
 80172ba:	2b00      	cmp	r3, #0
 80172bc:	d109      	bne.n	80172d2 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80172be:	687b      	ldr	r3, [r7, #4]
 80172c0:	8b5b      	ldrh	r3, [r3, #26]
 80172c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80172c6:	b29a      	uxth	r2, r3
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 80172cc:	f04f 33ff 	mov.w	r3, #4294967295
 80172d0:	e095      	b.n	80173fe <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 80172d2:	693b      	ldr	r3, [r7, #16]
 80172d4:	895a      	ldrh	r2, [r3, #10]
 80172d6:	7dfb      	ldrb	r3, [r7, #23]
 80172d8:	b29b      	uxth	r3, r3
 80172da:	429a      	cmp	r2, r3
 80172dc:	d206      	bcs.n	80172ec <tcp_enqueue_flags+0xa0>
 80172de:	4b4a      	ldr	r3, [pc, #296]	; (8017408 <tcp_enqueue_flags+0x1bc>)
 80172e0:	f240 4239 	movw	r2, #1081	; 0x439
 80172e4:	494c      	ldr	r1, [pc, #304]	; (8017418 <tcp_enqueue_flags+0x1cc>)
 80172e6:	484a      	ldr	r0, [pc, #296]	; (8017410 <tcp_enqueue_flags+0x1c4>)
 80172e8:	f004 f954 	bl	801b594 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 80172ec:	687b      	ldr	r3, [r7, #4]
 80172ee:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 80172f0:	78fa      	ldrb	r2, [r7, #3]
 80172f2:	7ffb      	ldrb	r3, [r7, #31]
 80172f4:	9300      	str	r3, [sp, #0]
 80172f6:	460b      	mov	r3, r1
 80172f8:	6939      	ldr	r1, [r7, #16]
 80172fa:	6878      	ldr	r0, [r7, #4]
 80172fc:	f7ff f918 	bl	8016530 <tcp_create_segment>
 8017300:	60f8      	str	r0, [r7, #12]
 8017302:	68fb      	ldr	r3, [r7, #12]
 8017304:	2b00      	cmp	r3, #0
 8017306:	d109      	bne.n	801731c <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8017308:	687b      	ldr	r3, [r7, #4]
 801730a:	8b5b      	ldrh	r3, [r3, #26]
 801730c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017310:	b29a      	uxth	r2, r3
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8017316:	f04f 33ff 	mov.w	r3, #4294967295
 801731a:	e070      	b.n	80173fe <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801731c:	68fb      	ldr	r3, [r7, #12]
 801731e:	68db      	ldr	r3, [r3, #12]
 8017320:	f003 0303 	and.w	r3, r3, #3
 8017324:	2b00      	cmp	r3, #0
 8017326:	d006      	beq.n	8017336 <tcp_enqueue_flags+0xea>
 8017328:	4b37      	ldr	r3, [pc, #220]	; (8017408 <tcp_enqueue_flags+0x1bc>)
 801732a:	f240 4242 	movw	r2, #1090	; 0x442
 801732e:	493b      	ldr	r1, [pc, #236]	; (801741c <tcp_enqueue_flags+0x1d0>)
 8017330:	4837      	ldr	r0, [pc, #220]	; (8017410 <tcp_enqueue_flags+0x1c4>)
 8017332:	f004 f92f 	bl	801b594 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8017336:	68fb      	ldr	r3, [r7, #12]
 8017338:	891b      	ldrh	r3, [r3, #8]
 801733a:	2b00      	cmp	r3, #0
 801733c:	d006      	beq.n	801734c <tcp_enqueue_flags+0x100>
 801733e:	4b32      	ldr	r3, [pc, #200]	; (8017408 <tcp_enqueue_flags+0x1bc>)
 8017340:	f240 4243 	movw	r2, #1091	; 0x443
 8017344:	4936      	ldr	r1, [pc, #216]	; (8017420 <tcp_enqueue_flags+0x1d4>)
 8017346:	4832      	ldr	r0, [pc, #200]	; (8017410 <tcp_enqueue_flags+0x1c4>)
 8017348:	f004 f924 	bl	801b594 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017350:	2b00      	cmp	r3, #0
 8017352:	d103      	bne.n	801735c <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	68fa      	ldr	r2, [r7, #12]
 8017358:	66da      	str	r2, [r3, #108]	; 0x6c
 801735a:	e00d      	b.n	8017378 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017360:	61bb      	str	r3, [r7, #24]
 8017362:	e002      	b.n	801736a <tcp_enqueue_flags+0x11e>
 8017364:	69bb      	ldr	r3, [r7, #24]
 8017366:	681b      	ldr	r3, [r3, #0]
 8017368:	61bb      	str	r3, [r7, #24]
 801736a:	69bb      	ldr	r3, [r7, #24]
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	2b00      	cmp	r3, #0
 8017370:	d1f8      	bne.n	8017364 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8017372:	69bb      	ldr	r3, [r7, #24]
 8017374:	68fa      	ldr	r2, [r7, #12]
 8017376:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	2200      	movs	r2, #0
 801737c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8017380:	78fb      	ldrb	r3, [r7, #3]
 8017382:	f003 0302 	and.w	r3, r3, #2
 8017386:	2b00      	cmp	r3, #0
 8017388:	d104      	bne.n	8017394 <tcp_enqueue_flags+0x148>
 801738a:	78fb      	ldrb	r3, [r7, #3]
 801738c:	f003 0301 	and.w	r3, r3, #1
 8017390:	2b00      	cmp	r3, #0
 8017392:	d004      	beq.n	801739e <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8017398:	1c5a      	adds	r2, r3, #1
 801739a:	687b      	ldr	r3, [r7, #4]
 801739c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801739e:	78fb      	ldrb	r3, [r7, #3]
 80173a0:	f003 0301 	and.w	r3, r3, #1
 80173a4:	2b00      	cmp	r3, #0
 80173a6:	d006      	beq.n	80173b6 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	8b5b      	ldrh	r3, [r3, #26]
 80173ac:	f043 0320 	orr.w	r3, r3, #32
 80173b0:	b29a      	uxth	r2, r3
 80173b2:	687b      	ldr	r3, [r7, #4]
 80173b4:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80173b6:	68fb      	ldr	r3, [r7, #12]
 80173b8:	685b      	ldr	r3, [r3, #4]
 80173ba:	4618      	mov	r0, r3
 80173bc:	f7fa fde2 	bl	8011f84 <pbuf_clen>
 80173c0:	4603      	mov	r3, r0
 80173c2:	461a      	mov	r2, r3
 80173c4:	687b      	ldr	r3, [r7, #4]
 80173c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80173ca:	4413      	add	r3, r2
 80173cc:	b29a      	uxth	r2, r3
 80173ce:	687b      	ldr	r3, [r7, #4]
 80173d0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80173d4:	687b      	ldr	r3, [r7, #4]
 80173d6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80173da:	2b00      	cmp	r3, #0
 80173dc:	d00e      	beq.n	80173fc <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80173e2:	2b00      	cmp	r3, #0
 80173e4:	d10a      	bne.n	80173fc <tcp_enqueue_flags+0x1b0>
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80173ea:	2b00      	cmp	r3, #0
 80173ec:	d106      	bne.n	80173fc <tcp_enqueue_flags+0x1b0>
 80173ee:	4b06      	ldr	r3, [pc, #24]	; (8017408 <tcp_enqueue_flags+0x1bc>)
 80173f0:	f240 4265 	movw	r2, #1125	; 0x465
 80173f4:	490b      	ldr	r1, [pc, #44]	; (8017424 <tcp_enqueue_flags+0x1d8>)
 80173f6:	4806      	ldr	r0, [pc, #24]	; (8017410 <tcp_enqueue_flags+0x1c4>)
 80173f8:	f004 f8cc 	bl	801b594 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80173fc:	2300      	movs	r3, #0
}
 80173fe:	4618      	mov	r0, r3
 8017400:	3720      	adds	r7, #32
 8017402:	46bd      	mov	sp, r7
 8017404:	bd80      	pop	{r7, pc}
 8017406:	bf00      	nop
 8017408:	0801ee94 	.word	0x0801ee94
 801740c:	0801f2b8 	.word	0x0801f2b8
 8017410:	0801eee8 	.word	0x0801eee8
 8017414:	0801f310 	.word	0x0801f310
 8017418:	0801f330 	.word	0x0801f330
 801741c:	0801f36c 	.word	0x0801f36c
 8017420:	0801f384 	.word	0x0801f384
 8017424:	0801f3b0 	.word	0x0801f3b0

08017428 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8017428:	b5b0      	push	{r4, r5, r7, lr}
 801742a:	b08a      	sub	sp, #40	; 0x28
 801742c:	af00      	add	r7, sp, #0
 801742e:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	2b00      	cmp	r3, #0
 8017434:	d106      	bne.n	8017444 <tcp_output+0x1c>
 8017436:	4b8a      	ldr	r3, [pc, #552]	; (8017660 <tcp_output+0x238>)
 8017438:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801743c:	4989      	ldr	r1, [pc, #548]	; (8017664 <tcp_output+0x23c>)
 801743e:	488a      	ldr	r0, [pc, #552]	; (8017668 <tcp_output+0x240>)
 8017440:	f004 f8a8 	bl	801b594 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	7d1b      	ldrb	r3, [r3, #20]
 8017448:	2b01      	cmp	r3, #1
 801744a:	d106      	bne.n	801745a <tcp_output+0x32>
 801744c:	4b84      	ldr	r3, [pc, #528]	; (8017660 <tcp_output+0x238>)
 801744e:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8017452:	4986      	ldr	r1, [pc, #536]	; (801766c <tcp_output+0x244>)
 8017454:	4884      	ldr	r0, [pc, #528]	; (8017668 <tcp_output+0x240>)
 8017456:	f004 f89d 	bl	801b594 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801745a:	4b85      	ldr	r3, [pc, #532]	; (8017670 <tcp_output+0x248>)
 801745c:	681b      	ldr	r3, [r3, #0]
 801745e:	687a      	ldr	r2, [r7, #4]
 8017460:	429a      	cmp	r2, r3
 8017462:	d101      	bne.n	8017468 <tcp_output+0x40>
    return ERR_OK;
 8017464:	2300      	movs	r3, #0
 8017466:	e1ce      	b.n	8017806 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8017468:	687b      	ldr	r3, [r7, #4]
 801746a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017474:	4293      	cmp	r3, r2
 8017476:	bf28      	it	cs
 8017478:	4613      	movcs	r3, r2
 801747a:	b29b      	uxth	r3, r3
 801747c:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017482:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8017484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017486:	2b00      	cmp	r3, #0
 8017488:	d10b      	bne.n	80174a2 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801748a:	687b      	ldr	r3, [r7, #4]
 801748c:	8b5b      	ldrh	r3, [r3, #26]
 801748e:	f003 0302 	and.w	r3, r3, #2
 8017492:	2b00      	cmp	r3, #0
 8017494:	f000 81aa 	beq.w	80177ec <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8017498:	6878      	ldr	r0, [r7, #4]
 801749a:	f000 fdcb 	bl	8018034 <tcp_send_empty_ack>
 801749e:	4603      	mov	r3, r0
 80174a0:	e1b1      	b.n	8017806 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80174a2:	6879      	ldr	r1, [r7, #4]
 80174a4:	687b      	ldr	r3, [r7, #4]
 80174a6:	3304      	adds	r3, #4
 80174a8:	461a      	mov	r2, r3
 80174aa:	6878      	ldr	r0, [r7, #4]
 80174ac:	f7ff f824 	bl	80164f8 <tcp_route>
 80174b0:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80174b2:	697b      	ldr	r3, [r7, #20]
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d102      	bne.n	80174be <tcp_output+0x96>
    return ERR_RTE;
 80174b8:	f06f 0303 	mvn.w	r3, #3
 80174bc:	e1a3      	b.n	8017806 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	2b00      	cmp	r3, #0
 80174c2:	d003      	beq.n	80174cc <tcp_output+0xa4>
 80174c4:	687b      	ldr	r3, [r7, #4]
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	2b00      	cmp	r3, #0
 80174ca:	d111      	bne.n	80174f0 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80174cc:	697b      	ldr	r3, [r7, #20]
 80174ce:	2b00      	cmp	r3, #0
 80174d0:	d002      	beq.n	80174d8 <tcp_output+0xb0>
 80174d2:	697b      	ldr	r3, [r7, #20]
 80174d4:	3304      	adds	r3, #4
 80174d6:	e000      	b.n	80174da <tcp_output+0xb2>
 80174d8:	2300      	movs	r3, #0
 80174da:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80174dc:	693b      	ldr	r3, [r7, #16]
 80174de:	2b00      	cmp	r3, #0
 80174e0:	d102      	bne.n	80174e8 <tcp_output+0xc0>
      return ERR_RTE;
 80174e2:	f06f 0303 	mvn.w	r3, #3
 80174e6:	e18e      	b.n	8017806 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80174e8:	693b      	ldr	r3, [r7, #16]
 80174ea:	681a      	ldr	r2, [r3, #0]
 80174ec:	687b      	ldr	r3, [r7, #4]
 80174ee:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80174f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80174f2:	68db      	ldr	r3, [r3, #12]
 80174f4:	685b      	ldr	r3, [r3, #4]
 80174f6:	4618      	mov	r0, r3
 80174f8:	f7f9 f8a7 	bl	801064a <lwip_htonl>
 80174fc:	4602      	mov	r2, r0
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017502:	1ad3      	subs	r3, r2, r3
 8017504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017506:	8912      	ldrh	r2, [r2, #8]
 8017508:	4413      	add	r3, r2
 801750a:	69ba      	ldr	r2, [r7, #24]
 801750c:	429a      	cmp	r2, r3
 801750e:	d227      	bcs.n	8017560 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017516:	461a      	mov	r2, r3
 8017518:	69bb      	ldr	r3, [r7, #24]
 801751a:	4293      	cmp	r3, r2
 801751c:	d114      	bne.n	8017548 <tcp_output+0x120>
 801751e:	687b      	ldr	r3, [r7, #4]
 8017520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017522:	2b00      	cmp	r3, #0
 8017524:	d110      	bne.n	8017548 <tcp_output+0x120>
 8017526:	687b      	ldr	r3, [r7, #4]
 8017528:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801752c:	2b00      	cmp	r3, #0
 801752e:	d10b      	bne.n	8017548 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8017530:	687b      	ldr	r3, [r7, #4]
 8017532:	2200      	movs	r2, #0
 8017534:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 8017538:	687b      	ldr	r3, [r7, #4]
 801753a:	2201      	movs	r2, #1
 801753c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	2200      	movs	r2, #0
 8017544:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8017548:	687b      	ldr	r3, [r7, #4]
 801754a:	8b5b      	ldrh	r3, [r3, #26]
 801754c:	f003 0302 	and.w	r3, r3, #2
 8017550:	2b00      	cmp	r3, #0
 8017552:	f000 814d 	beq.w	80177f0 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8017556:	6878      	ldr	r0, [r7, #4]
 8017558:	f000 fd6c 	bl	8018034 <tcp_send_empty_ack>
 801755c:	4603      	mov	r3, r0
 801755e:	e152      	b.n	8017806 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8017560:	687b      	ldr	r3, [r7, #4]
 8017562:	2200      	movs	r2, #0
 8017564:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8017568:	687b      	ldr	r3, [r7, #4]
 801756a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801756c:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801756e:	6a3b      	ldr	r3, [r7, #32]
 8017570:	2b00      	cmp	r3, #0
 8017572:	f000 811c 	beq.w	80177ae <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8017576:	e002      	b.n	801757e <tcp_output+0x156>
 8017578:	6a3b      	ldr	r3, [r7, #32]
 801757a:	681b      	ldr	r3, [r3, #0]
 801757c:	623b      	str	r3, [r7, #32]
 801757e:	6a3b      	ldr	r3, [r7, #32]
 8017580:	681b      	ldr	r3, [r3, #0]
 8017582:	2b00      	cmp	r3, #0
 8017584:	d1f8      	bne.n	8017578 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8017586:	e112      	b.n	80177ae <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8017588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801758a:	68db      	ldr	r3, [r3, #12]
 801758c:	899b      	ldrh	r3, [r3, #12]
 801758e:	b29b      	uxth	r3, r3
 8017590:	4618      	mov	r0, r3
 8017592:	f7f9 f845 	bl	8010620 <lwip_htons>
 8017596:	4603      	mov	r3, r0
 8017598:	b2db      	uxtb	r3, r3
 801759a:	f003 0304 	and.w	r3, r3, #4
 801759e:	2b00      	cmp	r3, #0
 80175a0:	d006      	beq.n	80175b0 <tcp_output+0x188>
 80175a2:	4b2f      	ldr	r3, [pc, #188]	; (8017660 <tcp_output+0x238>)
 80175a4:	f240 5236 	movw	r2, #1334	; 0x536
 80175a8:	4932      	ldr	r1, [pc, #200]	; (8017674 <tcp_output+0x24c>)
 80175aa:	482f      	ldr	r0, [pc, #188]	; (8017668 <tcp_output+0x240>)
 80175ac:	f003 fff2 	bl	801b594 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80175b0:	687b      	ldr	r3, [r7, #4]
 80175b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80175b4:	2b00      	cmp	r3, #0
 80175b6:	d01f      	beq.n	80175f8 <tcp_output+0x1d0>
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	8b5b      	ldrh	r3, [r3, #26]
 80175bc:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80175c0:	2b00      	cmp	r3, #0
 80175c2:	d119      	bne.n	80175f8 <tcp_output+0x1d0>
 80175c4:	687b      	ldr	r3, [r7, #4]
 80175c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80175c8:	2b00      	cmp	r3, #0
 80175ca:	d00b      	beq.n	80175e4 <tcp_output+0x1bc>
 80175cc:	687b      	ldr	r3, [r7, #4]
 80175ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80175d0:	681b      	ldr	r3, [r3, #0]
 80175d2:	2b00      	cmp	r3, #0
 80175d4:	d110      	bne.n	80175f8 <tcp_output+0x1d0>
 80175d6:	687b      	ldr	r3, [r7, #4]
 80175d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80175da:	891a      	ldrh	r2, [r3, #8]
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80175e0:	429a      	cmp	r2, r3
 80175e2:	d209      	bcs.n	80175f8 <tcp_output+0x1d0>
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80175ea:	2b00      	cmp	r3, #0
 80175ec:	d004      	beq.n	80175f8 <tcp_output+0x1d0>
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80175f4:	2b08      	cmp	r3, #8
 80175f6:	d901      	bls.n	80175fc <tcp_output+0x1d4>
 80175f8:	2301      	movs	r3, #1
 80175fa:	e000      	b.n	80175fe <tcp_output+0x1d6>
 80175fc:	2300      	movs	r3, #0
 80175fe:	2b00      	cmp	r3, #0
 8017600:	d106      	bne.n	8017610 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8017602:	687b      	ldr	r3, [r7, #4]
 8017604:	8b5b      	ldrh	r3, [r3, #26]
 8017606:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801760a:	2b00      	cmp	r3, #0
 801760c:	f000 80e4 	beq.w	80177d8 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	7d1b      	ldrb	r3, [r3, #20]
 8017614:	2b02      	cmp	r3, #2
 8017616:	d00d      	beq.n	8017634 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8017618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801761a:	68db      	ldr	r3, [r3, #12]
 801761c:	899b      	ldrh	r3, [r3, #12]
 801761e:	b29c      	uxth	r4, r3
 8017620:	2010      	movs	r0, #16
 8017622:	f7f8 fffd 	bl	8010620 <lwip_htons>
 8017626:	4603      	mov	r3, r0
 8017628:	461a      	mov	r2, r3
 801762a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801762c:	68db      	ldr	r3, [r3, #12]
 801762e:	4322      	orrs	r2, r4
 8017630:	b292      	uxth	r2, r2
 8017632:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8017634:	697a      	ldr	r2, [r7, #20]
 8017636:	6879      	ldr	r1, [r7, #4]
 8017638:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801763a:	f000 f909 	bl	8017850 <tcp_output_segment>
 801763e:	4603      	mov	r3, r0
 8017640:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8017642:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017646:	2b00      	cmp	r3, #0
 8017648:	d016      	beq.n	8017678 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	8b5b      	ldrh	r3, [r3, #26]
 801764e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017652:	b29a      	uxth	r2, r3
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	835a      	strh	r2, [r3, #26]
      return err;
 8017658:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801765c:	e0d3      	b.n	8017806 <tcp_output+0x3de>
 801765e:	bf00      	nop
 8017660:	0801ee94 	.word	0x0801ee94
 8017664:	0801f3d8 	.word	0x0801f3d8
 8017668:	0801eee8 	.word	0x0801eee8
 801766c:	0801f3f0 	.word	0x0801f3f0
 8017670:	200110d4 	.word	0x200110d4
 8017674:	0801f418 	.word	0x0801f418
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8017678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801767a:	681a      	ldr	r2, [r3, #0]
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 8017680:	687b      	ldr	r3, [r7, #4]
 8017682:	7d1b      	ldrb	r3, [r3, #20]
 8017684:	2b02      	cmp	r3, #2
 8017686:	d006      	beq.n	8017696 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	8b5b      	ldrh	r3, [r3, #26]
 801768c:	f023 0303 	bic.w	r3, r3, #3
 8017690:	b29a      	uxth	r2, r3
 8017692:	687b      	ldr	r3, [r7, #4]
 8017694:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8017696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017698:	68db      	ldr	r3, [r3, #12]
 801769a:	685b      	ldr	r3, [r3, #4]
 801769c:	4618      	mov	r0, r3
 801769e:	f7f8 ffd4 	bl	801064a <lwip_htonl>
 80176a2:	4604      	mov	r4, r0
 80176a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80176a6:	891b      	ldrh	r3, [r3, #8]
 80176a8:	461d      	mov	r5, r3
 80176aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80176ac:	68db      	ldr	r3, [r3, #12]
 80176ae:	899b      	ldrh	r3, [r3, #12]
 80176b0:	b29b      	uxth	r3, r3
 80176b2:	4618      	mov	r0, r3
 80176b4:	f7f8 ffb4 	bl	8010620 <lwip_htons>
 80176b8:	4603      	mov	r3, r0
 80176ba:	b2db      	uxtb	r3, r3
 80176bc:	f003 0303 	and.w	r3, r3, #3
 80176c0:	2b00      	cmp	r3, #0
 80176c2:	d001      	beq.n	80176c8 <tcp_output+0x2a0>
 80176c4:	2301      	movs	r3, #1
 80176c6:	e000      	b.n	80176ca <tcp_output+0x2a2>
 80176c8:	2300      	movs	r3, #0
 80176ca:	442b      	add	r3, r5
 80176cc:	4423      	add	r3, r4
 80176ce:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80176d0:	687b      	ldr	r3, [r7, #4]
 80176d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80176d4:	68bb      	ldr	r3, [r7, #8]
 80176d6:	1ad3      	subs	r3, r2, r3
 80176d8:	2b00      	cmp	r3, #0
 80176da:	da02      	bge.n	80176e2 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80176dc:	687b      	ldr	r3, [r7, #4]
 80176de:	68ba      	ldr	r2, [r7, #8]
 80176e0:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80176e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80176e4:	891b      	ldrh	r3, [r3, #8]
 80176e6:	461c      	mov	r4, r3
 80176e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80176ea:	68db      	ldr	r3, [r3, #12]
 80176ec:	899b      	ldrh	r3, [r3, #12]
 80176ee:	b29b      	uxth	r3, r3
 80176f0:	4618      	mov	r0, r3
 80176f2:	f7f8 ff95 	bl	8010620 <lwip_htons>
 80176f6:	4603      	mov	r3, r0
 80176f8:	b2db      	uxtb	r3, r3
 80176fa:	f003 0303 	and.w	r3, r3, #3
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d001      	beq.n	8017706 <tcp_output+0x2de>
 8017702:	2301      	movs	r3, #1
 8017704:	e000      	b.n	8017708 <tcp_output+0x2e0>
 8017706:	2300      	movs	r3, #0
 8017708:	4423      	add	r3, r4
 801770a:	2b00      	cmp	r3, #0
 801770c:	d049      	beq.n	80177a2 <tcp_output+0x37a>
      seg->next = NULL;
 801770e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017710:	2200      	movs	r2, #0
 8017712:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8017714:	687b      	ldr	r3, [r7, #4]
 8017716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017718:	2b00      	cmp	r3, #0
 801771a:	d105      	bne.n	8017728 <tcp_output+0x300>
        pcb->unacked = seg;
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017720:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8017722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017724:	623b      	str	r3, [r7, #32]
 8017726:	e03f      	b.n	80177a8 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8017728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801772a:	68db      	ldr	r3, [r3, #12]
 801772c:	685b      	ldr	r3, [r3, #4]
 801772e:	4618      	mov	r0, r3
 8017730:	f7f8 ff8b 	bl	801064a <lwip_htonl>
 8017734:	4604      	mov	r4, r0
 8017736:	6a3b      	ldr	r3, [r7, #32]
 8017738:	68db      	ldr	r3, [r3, #12]
 801773a:	685b      	ldr	r3, [r3, #4]
 801773c:	4618      	mov	r0, r3
 801773e:	f7f8 ff84 	bl	801064a <lwip_htonl>
 8017742:	4603      	mov	r3, r0
 8017744:	1ae3      	subs	r3, r4, r3
 8017746:	2b00      	cmp	r3, #0
 8017748:	da24      	bge.n	8017794 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801774a:	687b      	ldr	r3, [r7, #4]
 801774c:	3370      	adds	r3, #112	; 0x70
 801774e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8017750:	e002      	b.n	8017758 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8017752:	69fb      	ldr	r3, [r7, #28]
 8017754:	681b      	ldr	r3, [r3, #0]
 8017756:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8017758:	69fb      	ldr	r3, [r7, #28]
 801775a:	681b      	ldr	r3, [r3, #0]
 801775c:	2b00      	cmp	r3, #0
 801775e:	d011      	beq.n	8017784 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8017760:	69fb      	ldr	r3, [r7, #28]
 8017762:	681b      	ldr	r3, [r3, #0]
 8017764:	68db      	ldr	r3, [r3, #12]
 8017766:	685b      	ldr	r3, [r3, #4]
 8017768:	4618      	mov	r0, r3
 801776a:	f7f8 ff6e 	bl	801064a <lwip_htonl>
 801776e:	4604      	mov	r4, r0
 8017770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017772:	68db      	ldr	r3, [r3, #12]
 8017774:	685b      	ldr	r3, [r3, #4]
 8017776:	4618      	mov	r0, r3
 8017778:	f7f8 ff67 	bl	801064a <lwip_htonl>
 801777c:	4603      	mov	r3, r0
 801777e:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8017780:	2b00      	cmp	r3, #0
 8017782:	dbe6      	blt.n	8017752 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8017784:	69fb      	ldr	r3, [r7, #28]
 8017786:	681a      	ldr	r2, [r3, #0]
 8017788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801778a:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801778c:	69fb      	ldr	r3, [r7, #28]
 801778e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017790:	601a      	str	r2, [r3, #0]
 8017792:	e009      	b.n	80177a8 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8017794:	6a3b      	ldr	r3, [r7, #32]
 8017796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017798:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801779a:	6a3b      	ldr	r3, [r7, #32]
 801779c:	681b      	ldr	r3, [r3, #0]
 801779e:	623b      	str	r3, [r7, #32]
 80177a0:	e002      	b.n	80177a8 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80177a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80177a4:	f7fb ff19 	bl	80135da <tcp_seg_free>
    }
    seg = pcb->unsent;
 80177a8:	687b      	ldr	r3, [r7, #4]
 80177aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80177ac:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80177ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177b0:	2b00      	cmp	r3, #0
 80177b2:	d012      	beq.n	80177da <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80177b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80177b6:	68db      	ldr	r3, [r3, #12]
 80177b8:	685b      	ldr	r3, [r3, #4]
 80177ba:	4618      	mov	r0, r3
 80177bc:	f7f8 ff45 	bl	801064a <lwip_htonl>
 80177c0:	4602      	mov	r2, r0
 80177c2:	687b      	ldr	r3, [r7, #4]
 80177c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80177c6:	1ad3      	subs	r3, r2, r3
 80177c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80177ca:	8912      	ldrh	r2, [r2, #8]
 80177cc:	4413      	add	r3, r2
  while (seg != NULL &&
 80177ce:	69ba      	ldr	r2, [r7, #24]
 80177d0:	429a      	cmp	r2, r3
 80177d2:	f4bf aed9 	bcs.w	8017588 <tcp_output+0x160>
 80177d6:	e000      	b.n	80177da <tcp_output+0x3b2>
      break;
 80177d8:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80177da:	687b      	ldr	r3, [r7, #4]
 80177dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d108      	bne.n	80177f4 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80177e2:	687b      	ldr	r3, [r7, #4]
 80177e4:	2200      	movs	r2, #0
 80177e6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80177ea:	e004      	b.n	80177f6 <tcp_output+0x3ce>
    goto output_done;
 80177ec:	bf00      	nop
 80177ee:	e002      	b.n	80177f6 <tcp_output+0x3ce>
    goto output_done;
 80177f0:	bf00      	nop
 80177f2:	e000      	b.n	80177f6 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80177f4:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80177f6:	687b      	ldr	r3, [r7, #4]
 80177f8:	8b5b      	ldrh	r3, [r3, #26]
 80177fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80177fe:	b29a      	uxth	r2, r3
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8017804:	2300      	movs	r3, #0
}
 8017806:	4618      	mov	r0, r3
 8017808:	3728      	adds	r7, #40	; 0x28
 801780a:	46bd      	mov	sp, r7
 801780c:	bdb0      	pop	{r4, r5, r7, pc}
 801780e:	bf00      	nop

08017810 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8017810:	b580      	push	{r7, lr}
 8017812:	b082      	sub	sp, #8
 8017814:	af00      	add	r7, sp, #0
 8017816:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8017818:	687b      	ldr	r3, [r7, #4]
 801781a:	2b00      	cmp	r3, #0
 801781c:	d106      	bne.n	801782c <tcp_output_segment_busy+0x1c>
 801781e:	4b09      	ldr	r3, [pc, #36]	; (8017844 <tcp_output_segment_busy+0x34>)
 8017820:	f240 529a 	movw	r2, #1434	; 0x59a
 8017824:	4908      	ldr	r1, [pc, #32]	; (8017848 <tcp_output_segment_busy+0x38>)
 8017826:	4809      	ldr	r0, [pc, #36]	; (801784c <tcp_output_segment_busy+0x3c>)
 8017828:	f003 feb4 	bl	801b594 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	685b      	ldr	r3, [r3, #4]
 8017830:	7b9b      	ldrb	r3, [r3, #14]
 8017832:	2b01      	cmp	r3, #1
 8017834:	d001      	beq.n	801783a <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8017836:	2301      	movs	r3, #1
 8017838:	e000      	b.n	801783c <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801783a:	2300      	movs	r3, #0
}
 801783c:	4618      	mov	r0, r3
 801783e:	3708      	adds	r7, #8
 8017840:	46bd      	mov	sp, r7
 8017842:	bd80      	pop	{r7, pc}
 8017844:	0801ee94 	.word	0x0801ee94
 8017848:	0801f430 	.word	0x0801f430
 801784c:	0801eee8 	.word	0x0801eee8

08017850 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8017850:	b5b0      	push	{r4, r5, r7, lr}
 8017852:	b08c      	sub	sp, #48	; 0x30
 8017854:	af04      	add	r7, sp, #16
 8017856:	60f8      	str	r0, [r7, #12]
 8017858:	60b9      	str	r1, [r7, #8]
 801785a:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801785c:	68fb      	ldr	r3, [r7, #12]
 801785e:	2b00      	cmp	r3, #0
 8017860:	d106      	bne.n	8017870 <tcp_output_segment+0x20>
 8017862:	4b63      	ldr	r3, [pc, #396]	; (80179f0 <tcp_output_segment+0x1a0>)
 8017864:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 8017868:	4962      	ldr	r1, [pc, #392]	; (80179f4 <tcp_output_segment+0x1a4>)
 801786a:	4863      	ldr	r0, [pc, #396]	; (80179f8 <tcp_output_segment+0x1a8>)
 801786c:	f003 fe92 	bl	801b594 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8017870:	68bb      	ldr	r3, [r7, #8]
 8017872:	2b00      	cmp	r3, #0
 8017874:	d106      	bne.n	8017884 <tcp_output_segment+0x34>
 8017876:	4b5e      	ldr	r3, [pc, #376]	; (80179f0 <tcp_output_segment+0x1a0>)
 8017878:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801787c:	495f      	ldr	r1, [pc, #380]	; (80179fc <tcp_output_segment+0x1ac>)
 801787e:	485e      	ldr	r0, [pc, #376]	; (80179f8 <tcp_output_segment+0x1a8>)
 8017880:	f003 fe88 	bl	801b594 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8017884:	687b      	ldr	r3, [r7, #4]
 8017886:	2b00      	cmp	r3, #0
 8017888:	d106      	bne.n	8017898 <tcp_output_segment+0x48>
 801788a:	4b59      	ldr	r3, [pc, #356]	; (80179f0 <tcp_output_segment+0x1a0>)
 801788c:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8017890:	495b      	ldr	r1, [pc, #364]	; (8017a00 <tcp_output_segment+0x1b0>)
 8017892:	4859      	ldr	r0, [pc, #356]	; (80179f8 <tcp_output_segment+0x1a8>)
 8017894:	f003 fe7e 	bl	801b594 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 8017898:	68f8      	ldr	r0, [r7, #12]
 801789a:	f7ff ffb9 	bl	8017810 <tcp_output_segment_busy>
 801789e:	4603      	mov	r3, r0
 80178a0:	2b00      	cmp	r3, #0
 80178a2:	d001      	beq.n	80178a8 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80178a4:	2300      	movs	r3, #0
 80178a6:	e09f      	b.n	80179e8 <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80178a8:	68bb      	ldr	r3, [r7, #8]
 80178aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80178ac:	68fb      	ldr	r3, [r7, #12]
 80178ae:	68dc      	ldr	r4, [r3, #12]
 80178b0:	4610      	mov	r0, r2
 80178b2:	f7f8 feca 	bl	801064a <lwip_htonl>
 80178b6:	4603      	mov	r3, r0
 80178b8:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80178ba:	68bb      	ldr	r3, [r7, #8]
 80178bc:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80178be:	68fb      	ldr	r3, [r7, #12]
 80178c0:	68dc      	ldr	r4, [r3, #12]
 80178c2:	4610      	mov	r0, r2
 80178c4:	f7f8 feac 	bl	8010620 <lwip_htons>
 80178c8:	4603      	mov	r3, r0
 80178ca:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80178cc:	68bb      	ldr	r3, [r7, #8]
 80178ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80178d0:	68ba      	ldr	r2, [r7, #8]
 80178d2:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80178d4:	441a      	add	r2, r3
 80178d6:	68bb      	ldr	r3, [r7, #8]
 80178d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80178da:	68fb      	ldr	r3, [r7, #12]
 80178dc:	68db      	ldr	r3, [r3, #12]
 80178de:	3314      	adds	r3, #20
 80178e0:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80178e2:	68fb      	ldr	r3, [r7, #12]
 80178e4:	7a9b      	ldrb	r3, [r3, #10]
 80178e6:	f003 0301 	and.w	r3, r3, #1
 80178ea:	2b00      	cmp	r3, #0
 80178ec:	d015      	beq.n	801791a <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80178ee:	68bb      	ldr	r3, [r7, #8]
 80178f0:	3304      	adds	r3, #4
 80178f2:	461a      	mov	r2, r3
 80178f4:	6879      	ldr	r1, [r7, #4]
 80178f6:	f44f 7006 	mov.w	r0, #536	; 0x218
 80178fa:	f7fc fa33 	bl	8013d64 <tcp_eff_send_mss_netif>
 80178fe:	4603      	mov	r3, r0
 8017900:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8017902:	8b7b      	ldrh	r3, [r7, #26]
 8017904:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 8017908:	4618      	mov	r0, r3
 801790a:	f7f8 fe9e 	bl	801064a <lwip_htonl>
 801790e:	4602      	mov	r2, r0
 8017910:	69fb      	ldr	r3, [r7, #28]
 8017912:	601a      	str	r2, [r3, #0]
    opts += 1;
 8017914:	69fb      	ldr	r3, [r7, #28]
 8017916:	3304      	adds	r3, #4
 8017918:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801791a:	68bb      	ldr	r3, [r7, #8]
 801791c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8017920:	2b00      	cmp	r3, #0
 8017922:	da02      	bge.n	801792a <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8017924:	68bb      	ldr	r3, [r7, #8]
 8017926:	2200      	movs	r2, #0
 8017928:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801792a:	68bb      	ldr	r3, [r7, #8]
 801792c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801792e:	2b00      	cmp	r3, #0
 8017930:	d10c      	bne.n	801794c <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8017932:	4b34      	ldr	r3, [pc, #208]	; (8017a04 <tcp_output_segment+0x1b4>)
 8017934:	681a      	ldr	r2, [r3, #0]
 8017936:	68bb      	ldr	r3, [r7, #8]
 8017938:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801793a:	68fb      	ldr	r3, [r7, #12]
 801793c:	68db      	ldr	r3, [r3, #12]
 801793e:	685b      	ldr	r3, [r3, #4]
 8017940:	4618      	mov	r0, r3
 8017942:	f7f8 fe82 	bl	801064a <lwip_htonl>
 8017946:	4602      	mov	r2, r0
 8017948:	68bb      	ldr	r3, [r7, #8]
 801794a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801794c:	68fb      	ldr	r3, [r7, #12]
 801794e:	68da      	ldr	r2, [r3, #12]
 8017950:	68fb      	ldr	r3, [r7, #12]
 8017952:	685b      	ldr	r3, [r3, #4]
 8017954:	685b      	ldr	r3, [r3, #4]
 8017956:	1ad3      	subs	r3, r2, r3
 8017958:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801795a:	68fb      	ldr	r3, [r7, #12]
 801795c:	685b      	ldr	r3, [r3, #4]
 801795e:	8959      	ldrh	r1, [r3, #10]
 8017960:	68fb      	ldr	r3, [r7, #12]
 8017962:	685b      	ldr	r3, [r3, #4]
 8017964:	8b3a      	ldrh	r2, [r7, #24]
 8017966:	1a8a      	subs	r2, r1, r2
 8017968:	b292      	uxth	r2, r2
 801796a:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801796c:	68fb      	ldr	r3, [r7, #12]
 801796e:	685b      	ldr	r3, [r3, #4]
 8017970:	8919      	ldrh	r1, [r3, #8]
 8017972:	68fb      	ldr	r3, [r7, #12]
 8017974:	685b      	ldr	r3, [r3, #4]
 8017976:	8b3a      	ldrh	r2, [r7, #24]
 8017978:	1a8a      	subs	r2, r1, r2
 801797a:	b292      	uxth	r2, r2
 801797c:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801797e:	68fb      	ldr	r3, [r7, #12]
 8017980:	685b      	ldr	r3, [r3, #4]
 8017982:	68fa      	ldr	r2, [r7, #12]
 8017984:	68d2      	ldr	r2, [r2, #12]
 8017986:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8017988:	68fb      	ldr	r3, [r7, #12]
 801798a:	68db      	ldr	r3, [r3, #12]
 801798c:	2200      	movs	r2, #0
 801798e:	741a      	strb	r2, [r3, #16]
 8017990:	2200      	movs	r2, #0
 8017992:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8017994:	68fb      	ldr	r3, [r7, #12]
 8017996:	68db      	ldr	r3, [r3, #12]
 8017998:	f103 0214 	add.w	r2, r3, #20
 801799c:	68fb      	ldr	r3, [r7, #12]
 801799e:	7a9b      	ldrb	r3, [r3, #10]
 80179a0:	009b      	lsls	r3, r3, #2
 80179a2:	f003 0304 	and.w	r3, r3, #4
 80179a6:	4413      	add	r3, r2
 80179a8:	69fa      	ldr	r2, [r7, #28]
 80179aa:	429a      	cmp	r2, r3
 80179ac:	d006      	beq.n	80179bc <tcp_output_segment+0x16c>
 80179ae:	4b10      	ldr	r3, [pc, #64]	; (80179f0 <tcp_output_segment+0x1a0>)
 80179b0:	f240 621c 	movw	r2, #1564	; 0x61c
 80179b4:	4914      	ldr	r1, [pc, #80]	; (8017a08 <tcp_output_segment+0x1b8>)
 80179b6:	4810      	ldr	r0, [pc, #64]	; (80179f8 <tcp_output_segment+0x1a8>)
 80179b8:	f003 fdec 	bl	801b594 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80179bc:	68fb      	ldr	r3, [r7, #12]
 80179be:	6858      	ldr	r0, [r3, #4]
 80179c0:	68b9      	ldr	r1, [r7, #8]
 80179c2:	68bb      	ldr	r3, [r7, #8]
 80179c4:	1d1c      	adds	r4, r3, #4
 80179c6:	68bb      	ldr	r3, [r7, #8]
 80179c8:	7add      	ldrb	r5, [r3, #11]
 80179ca:	68bb      	ldr	r3, [r7, #8]
 80179cc:	7a9b      	ldrb	r3, [r3, #10]
 80179ce:	687a      	ldr	r2, [r7, #4]
 80179d0:	9202      	str	r2, [sp, #8]
 80179d2:	2206      	movs	r2, #6
 80179d4:	9201      	str	r2, [sp, #4]
 80179d6:	9300      	str	r3, [sp, #0]
 80179d8:	462b      	mov	r3, r5
 80179da:	4622      	mov	r2, r4
 80179dc:	f002 fbac 	bl	801a138 <ip4_output_if>
 80179e0:	4603      	mov	r3, r0
 80179e2:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80179e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80179e8:	4618      	mov	r0, r3
 80179ea:	3720      	adds	r7, #32
 80179ec:	46bd      	mov	sp, r7
 80179ee:	bdb0      	pop	{r4, r5, r7, pc}
 80179f0:	0801ee94 	.word	0x0801ee94
 80179f4:	0801f458 	.word	0x0801f458
 80179f8:	0801eee8 	.word	0x0801eee8
 80179fc:	0801f478 	.word	0x0801f478
 8017a00:	0801f498 	.word	0x0801f498
 8017a04:	20011088 	.word	0x20011088
 8017a08:	0801f4bc 	.word	0x0801f4bc

08017a0c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8017a0c:	b5b0      	push	{r4, r5, r7, lr}
 8017a0e:	b084      	sub	sp, #16
 8017a10:	af00      	add	r7, sp, #0
 8017a12:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	2b00      	cmp	r3, #0
 8017a18:	d106      	bne.n	8017a28 <tcp_rexmit_rto_prepare+0x1c>
 8017a1a:	4b31      	ldr	r3, [pc, #196]	; (8017ae0 <tcp_rexmit_rto_prepare+0xd4>)
 8017a1c:	f240 6263 	movw	r2, #1635	; 0x663
 8017a20:	4930      	ldr	r1, [pc, #192]	; (8017ae4 <tcp_rexmit_rto_prepare+0xd8>)
 8017a22:	4831      	ldr	r0, [pc, #196]	; (8017ae8 <tcp_rexmit_rto_prepare+0xdc>)
 8017a24:	f003 fdb6 	bl	801b594 <iprintf>

  if (pcb->unacked == NULL) {
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017a2c:	2b00      	cmp	r3, #0
 8017a2e:	d102      	bne.n	8017a36 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8017a30:	f06f 0305 	mvn.w	r3, #5
 8017a34:	e050      	b.n	8017ad8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017a3a:	60fb      	str	r3, [r7, #12]
 8017a3c:	e00b      	b.n	8017a56 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8017a3e:	68f8      	ldr	r0, [r7, #12]
 8017a40:	f7ff fee6 	bl	8017810 <tcp_output_segment_busy>
 8017a44:	4603      	mov	r3, r0
 8017a46:	2b00      	cmp	r3, #0
 8017a48:	d002      	beq.n	8017a50 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8017a4a:	f06f 0305 	mvn.w	r3, #5
 8017a4e:	e043      	b.n	8017ad8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8017a50:	68fb      	ldr	r3, [r7, #12]
 8017a52:	681b      	ldr	r3, [r3, #0]
 8017a54:	60fb      	str	r3, [r7, #12]
 8017a56:	68fb      	ldr	r3, [r7, #12]
 8017a58:	681b      	ldr	r3, [r3, #0]
 8017a5a:	2b00      	cmp	r3, #0
 8017a5c:	d1ef      	bne.n	8017a3e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8017a5e:	68f8      	ldr	r0, [r7, #12]
 8017a60:	f7ff fed6 	bl	8017810 <tcp_output_segment_busy>
 8017a64:	4603      	mov	r3, r0
 8017a66:	2b00      	cmp	r3, #0
 8017a68:	d002      	beq.n	8017a70 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8017a6a:	f06f 0305 	mvn.w	r3, #5
 8017a6e:	e033      	b.n	8017ad8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8017a70:	687b      	ldr	r3, [r7, #4]
 8017a72:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8017a74:	68fb      	ldr	r3, [r7, #12]
 8017a76:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8017a78:	687b      	ldr	r3, [r7, #4]
 8017a7a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8017a80:	687b      	ldr	r3, [r7, #4]
 8017a82:	2200      	movs	r2, #0
 8017a84:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	8b5b      	ldrh	r3, [r3, #26]
 8017a8a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8017a8e:	b29a      	uxth	r2, r3
 8017a90:	687b      	ldr	r3, [r7, #4]
 8017a92:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8017a94:	68fb      	ldr	r3, [r7, #12]
 8017a96:	68db      	ldr	r3, [r3, #12]
 8017a98:	685b      	ldr	r3, [r3, #4]
 8017a9a:	4618      	mov	r0, r3
 8017a9c:	f7f8 fdd5 	bl	801064a <lwip_htonl>
 8017aa0:	4604      	mov	r4, r0
 8017aa2:	68fb      	ldr	r3, [r7, #12]
 8017aa4:	891b      	ldrh	r3, [r3, #8]
 8017aa6:	461d      	mov	r5, r3
 8017aa8:	68fb      	ldr	r3, [r7, #12]
 8017aaa:	68db      	ldr	r3, [r3, #12]
 8017aac:	899b      	ldrh	r3, [r3, #12]
 8017aae:	b29b      	uxth	r3, r3
 8017ab0:	4618      	mov	r0, r3
 8017ab2:	f7f8 fdb5 	bl	8010620 <lwip_htons>
 8017ab6:	4603      	mov	r3, r0
 8017ab8:	b2db      	uxtb	r3, r3
 8017aba:	f003 0303 	and.w	r3, r3, #3
 8017abe:	2b00      	cmp	r3, #0
 8017ac0:	d001      	beq.n	8017ac6 <tcp_rexmit_rto_prepare+0xba>
 8017ac2:	2301      	movs	r3, #1
 8017ac4:	e000      	b.n	8017ac8 <tcp_rexmit_rto_prepare+0xbc>
 8017ac6:	2300      	movs	r3, #0
 8017ac8:	442b      	add	r3, r5
 8017aca:	18e2      	adds	r2, r4, r3
 8017acc:	687b      	ldr	r3, [r7, #4]
 8017ace:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8017ad0:	687b      	ldr	r3, [r7, #4]
 8017ad2:	2200      	movs	r2, #0
 8017ad4:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 8017ad6:	2300      	movs	r3, #0
}
 8017ad8:	4618      	mov	r0, r3
 8017ada:	3710      	adds	r7, #16
 8017adc:	46bd      	mov	sp, r7
 8017ade:	bdb0      	pop	{r4, r5, r7, pc}
 8017ae0:	0801ee94 	.word	0x0801ee94
 8017ae4:	0801f4d0 	.word	0x0801f4d0
 8017ae8:	0801eee8 	.word	0x0801eee8

08017aec <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8017aec:	b580      	push	{r7, lr}
 8017aee:	b082      	sub	sp, #8
 8017af0:	af00      	add	r7, sp, #0
 8017af2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8017af4:	687b      	ldr	r3, [r7, #4]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d106      	bne.n	8017b08 <tcp_rexmit_rto_commit+0x1c>
 8017afa:	4b0d      	ldr	r3, [pc, #52]	; (8017b30 <tcp_rexmit_rto_commit+0x44>)
 8017afc:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8017b00:	490c      	ldr	r1, [pc, #48]	; (8017b34 <tcp_rexmit_rto_commit+0x48>)
 8017b02:	480d      	ldr	r0, [pc, #52]	; (8017b38 <tcp_rexmit_rto_commit+0x4c>)
 8017b04:	f003 fd46 	bl	801b594 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017b0e:	2bff      	cmp	r3, #255	; 0xff
 8017b10:	d007      	beq.n	8017b22 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8017b12:	687b      	ldr	r3, [r7, #4]
 8017b14:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017b18:	3301      	adds	r3, #1
 8017b1a:	b2da      	uxtb	r2, r3
 8017b1c:	687b      	ldr	r3, [r7, #4]
 8017b1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8017b22:	6878      	ldr	r0, [r7, #4]
 8017b24:	f7ff fc80 	bl	8017428 <tcp_output>
}
 8017b28:	bf00      	nop
 8017b2a:	3708      	adds	r7, #8
 8017b2c:	46bd      	mov	sp, r7
 8017b2e:	bd80      	pop	{r7, pc}
 8017b30:	0801ee94 	.word	0x0801ee94
 8017b34:	0801f4f4 	.word	0x0801f4f4
 8017b38:	0801eee8 	.word	0x0801eee8

08017b3c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8017b3c:	b580      	push	{r7, lr}
 8017b3e:	b082      	sub	sp, #8
 8017b40:	af00      	add	r7, sp, #0
 8017b42:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8017b44:	687b      	ldr	r3, [r7, #4]
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d106      	bne.n	8017b58 <tcp_rexmit_rto+0x1c>
 8017b4a:	4b0a      	ldr	r3, [pc, #40]	; (8017b74 <tcp_rexmit_rto+0x38>)
 8017b4c:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8017b50:	4909      	ldr	r1, [pc, #36]	; (8017b78 <tcp_rexmit_rto+0x3c>)
 8017b52:	480a      	ldr	r0, [pc, #40]	; (8017b7c <tcp_rexmit_rto+0x40>)
 8017b54:	f003 fd1e 	bl	801b594 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8017b58:	6878      	ldr	r0, [r7, #4]
 8017b5a:	f7ff ff57 	bl	8017a0c <tcp_rexmit_rto_prepare>
 8017b5e:	4603      	mov	r3, r0
 8017b60:	2b00      	cmp	r3, #0
 8017b62:	d102      	bne.n	8017b6a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8017b64:	6878      	ldr	r0, [r7, #4]
 8017b66:	f7ff ffc1 	bl	8017aec <tcp_rexmit_rto_commit>
  }
}
 8017b6a:	bf00      	nop
 8017b6c:	3708      	adds	r7, #8
 8017b6e:	46bd      	mov	sp, r7
 8017b70:	bd80      	pop	{r7, pc}
 8017b72:	bf00      	nop
 8017b74:	0801ee94 	.word	0x0801ee94
 8017b78:	0801f518 	.word	0x0801f518
 8017b7c:	0801eee8 	.word	0x0801eee8

08017b80 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8017b80:	b590      	push	{r4, r7, lr}
 8017b82:	b085      	sub	sp, #20
 8017b84:	af00      	add	r7, sp, #0
 8017b86:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8017b88:	687b      	ldr	r3, [r7, #4]
 8017b8a:	2b00      	cmp	r3, #0
 8017b8c:	d106      	bne.n	8017b9c <tcp_rexmit+0x1c>
 8017b8e:	4b2f      	ldr	r3, [pc, #188]	; (8017c4c <tcp_rexmit+0xcc>)
 8017b90:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8017b94:	492e      	ldr	r1, [pc, #184]	; (8017c50 <tcp_rexmit+0xd0>)
 8017b96:	482f      	ldr	r0, [pc, #188]	; (8017c54 <tcp_rexmit+0xd4>)
 8017b98:	f003 fcfc 	bl	801b594 <iprintf>

  if (pcb->unacked == NULL) {
 8017b9c:	687b      	ldr	r3, [r7, #4]
 8017b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017ba0:	2b00      	cmp	r3, #0
 8017ba2:	d102      	bne.n	8017baa <tcp_rexmit+0x2a>
    return ERR_VAL;
 8017ba4:	f06f 0305 	mvn.w	r3, #5
 8017ba8:	e04c      	b.n	8017c44 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8017baa:	687b      	ldr	r3, [r7, #4]
 8017bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017bae:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8017bb0:	68b8      	ldr	r0, [r7, #8]
 8017bb2:	f7ff fe2d 	bl	8017810 <tcp_output_segment_busy>
 8017bb6:	4603      	mov	r3, r0
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	d002      	beq.n	8017bc2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8017bbc:	f06f 0305 	mvn.w	r3, #5
 8017bc0:	e040      	b.n	8017c44 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8017bc2:	68bb      	ldr	r3, [r7, #8]
 8017bc4:	681a      	ldr	r2, [r3, #0]
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	336c      	adds	r3, #108	; 0x6c
 8017bce:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8017bd0:	e002      	b.n	8017bd8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8017bd2:	68fb      	ldr	r3, [r7, #12]
 8017bd4:	681b      	ldr	r3, [r3, #0]
 8017bd6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8017bd8:	68fb      	ldr	r3, [r7, #12]
 8017bda:	681b      	ldr	r3, [r3, #0]
 8017bdc:	2b00      	cmp	r3, #0
 8017bde:	d011      	beq.n	8017c04 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8017be0:	68fb      	ldr	r3, [r7, #12]
 8017be2:	681b      	ldr	r3, [r3, #0]
 8017be4:	68db      	ldr	r3, [r3, #12]
 8017be6:	685b      	ldr	r3, [r3, #4]
 8017be8:	4618      	mov	r0, r3
 8017bea:	f7f8 fd2e 	bl	801064a <lwip_htonl>
 8017bee:	4604      	mov	r4, r0
 8017bf0:	68bb      	ldr	r3, [r7, #8]
 8017bf2:	68db      	ldr	r3, [r3, #12]
 8017bf4:	685b      	ldr	r3, [r3, #4]
 8017bf6:	4618      	mov	r0, r3
 8017bf8:	f7f8 fd27 	bl	801064a <lwip_htonl>
 8017bfc:	4603      	mov	r3, r0
 8017bfe:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	dbe6      	blt.n	8017bd2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8017c04:	68fb      	ldr	r3, [r7, #12]
 8017c06:	681a      	ldr	r2, [r3, #0]
 8017c08:	68bb      	ldr	r3, [r7, #8]
 8017c0a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8017c0c:	68fb      	ldr	r3, [r7, #12]
 8017c0e:	68ba      	ldr	r2, [r7, #8]
 8017c10:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8017c12:	68bb      	ldr	r3, [r7, #8]
 8017c14:	681b      	ldr	r3, [r3, #0]
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	d103      	bne.n	8017c22 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8017c1a:	687b      	ldr	r3, [r7, #4]
 8017c1c:	2200      	movs	r2, #0
 8017c1e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017c28:	2bff      	cmp	r3, #255	; 0xff
 8017c2a:	d007      	beq.n	8017c3c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8017c2c:	687b      	ldr	r3, [r7, #4]
 8017c2e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017c32:	3301      	adds	r3, #1
 8017c34:	b2da      	uxtb	r2, r3
 8017c36:	687b      	ldr	r3, [r7, #4]
 8017c38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	2200      	movs	r2, #0
 8017c40:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8017c42:	2300      	movs	r3, #0
}
 8017c44:	4618      	mov	r0, r3
 8017c46:	3714      	adds	r7, #20
 8017c48:	46bd      	mov	sp, r7
 8017c4a:	bd90      	pop	{r4, r7, pc}
 8017c4c:	0801ee94 	.word	0x0801ee94
 8017c50:	0801f534 	.word	0x0801f534
 8017c54:	0801eee8 	.word	0x0801eee8

08017c58 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8017c58:	b580      	push	{r7, lr}
 8017c5a:	b082      	sub	sp, #8
 8017c5c:	af00      	add	r7, sp, #0
 8017c5e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	2b00      	cmp	r3, #0
 8017c64:	d106      	bne.n	8017c74 <tcp_rexmit_fast+0x1c>
 8017c66:	4b2a      	ldr	r3, [pc, #168]	; (8017d10 <tcp_rexmit_fast+0xb8>)
 8017c68:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8017c6c:	4929      	ldr	r1, [pc, #164]	; (8017d14 <tcp_rexmit_fast+0xbc>)
 8017c6e:	482a      	ldr	r0, [pc, #168]	; (8017d18 <tcp_rexmit_fast+0xc0>)
 8017c70:	f003 fc90 	bl	801b594 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017c78:	2b00      	cmp	r3, #0
 8017c7a:	d045      	beq.n	8017d08 <tcp_rexmit_fast+0xb0>
 8017c7c:	687b      	ldr	r3, [r7, #4]
 8017c7e:	8b5b      	ldrh	r3, [r3, #26]
 8017c80:	f003 0304 	and.w	r3, r3, #4
 8017c84:	2b00      	cmp	r3, #0
 8017c86:	d13f      	bne.n	8017d08 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8017c88:	6878      	ldr	r0, [r7, #4]
 8017c8a:	f7ff ff79 	bl	8017b80 <tcp_rexmit>
 8017c8e:	4603      	mov	r3, r0
 8017c90:	2b00      	cmp	r3, #0
 8017c92:	d139      	bne.n	8017d08 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8017c9a:	687b      	ldr	r3, [r7, #4]
 8017c9c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017ca0:	4293      	cmp	r3, r2
 8017ca2:	bf28      	it	cs
 8017ca4:	4613      	movcs	r3, r2
 8017ca6:	b29b      	uxth	r3, r3
 8017ca8:	2b00      	cmp	r3, #0
 8017caa:	da00      	bge.n	8017cae <tcp_rexmit_fast+0x56>
 8017cac:	3301      	adds	r3, #1
 8017cae:	105b      	asrs	r3, r3, #1
 8017cb0:	b29a      	uxth	r2, r3
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8017cbe:	461a      	mov	r2, r3
 8017cc0:	687b      	ldr	r3, [r7, #4]
 8017cc2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017cc4:	005b      	lsls	r3, r3, #1
 8017cc6:	429a      	cmp	r2, r3
 8017cc8:	d206      	bcs.n	8017cd8 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017cce:	005b      	lsls	r3, r3, #1
 8017cd0:	b29a      	uxth	r2, r3
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8017cd8:	687b      	ldr	r3, [r7, #4]
 8017cda:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8017cde:	687b      	ldr	r3, [r7, #4]
 8017ce0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017ce2:	4619      	mov	r1, r3
 8017ce4:	0049      	lsls	r1, r1, #1
 8017ce6:	440b      	add	r3, r1
 8017ce8:	b29b      	uxth	r3, r3
 8017cea:	4413      	add	r3, r2
 8017cec:	b29a      	uxth	r2, r3
 8017cee:	687b      	ldr	r3, [r7, #4]
 8017cf0:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	8b5b      	ldrh	r3, [r3, #26]
 8017cf8:	f043 0304 	orr.w	r3, r3, #4
 8017cfc:	b29a      	uxth	r2, r3
 8017cfe:	687b      	ldr	r3, [r7, #4]
 8017d00:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	2200      	movs	r2, #0
 8017d06:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8017d08:	bf00      	nop
 8017d0a:	3708      	adds	r7, #8
 8017d0c:	46bd      	mov	sp, r7
 8017d0e:	bd80      	pop	{r7, pc}
 8017d10:	0801ee94 	.word	0x0801ee94
 8017d14:	0801f54c 	.word	0x0801f54c
 8017d18:	0801eee8 	.word	0x0801eee8

08017d1c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8017d1c:	b580      	push	{r7, lr}
 8017d1e:	b086      	sub	sp, #24
 8017d20:	af00      	add	r7, sp, #0
 8017d22:	60f8      	str	r0, [r7, #12]
 8017d24:	607b      	str	r3, [r7, #4]
 8017d26:	460b      	mov	r3, r1
 8017d28:	817b      	strh	r3, [r7, #10]
 8017d2a:	4613      	mov	r3, r2
 8017d2c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8017d2e:	897a      	ldrh	r2, [r7, #10]
 8017d30:	893b      	ldrh	r3, [r7, #8]
 8017d32:	4413      	add	r3, r2
 8017d34:	b29b      	uxth	r3, r3
 8017d36:	3314      	adds	r3, #20
 8017d38:	b29b      	uxth	r3, r3
 8017d3a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017d3e:	4619      	mov	r1, r3
 8017d40:	2022      	movs	r0, #34	; 0x22
 8017d42:	f7f9 fd7b 	bl	801183c <pbuf_alloc>
 8017d46:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8017d48:	697b      	ldr	r3, [r7, #20]
 8017d4a:	2b00      	cmp	r3, #0
 8017d4c:	d04d      	beq.n	8017dea <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8017d4e:	897b      	ldrh	r3, [r7, #10]
 8017d50:	3313      	adds	r3, #19
 8017d52:	697a      	ldr	r2, [r7, #20]
 8017d54:	8952      	ldrh	r2, [r2, #10]
 8017d56:	4293      	cmp	r3, r2
 8017d58:	db06      	blt.n	8017d68 <tcp_output_alloc_header_common+0x4c>
 8017d5a:	4b26      	ldr	r3, [pc, #152]	; (8017df4 <tcp_output_alloc_header_common+0xd8>)
 8017d5c:	f240 7223 	movw	r2, #1827	; 0x723
 8017d60:	4925      	ldr	r1, [pc, #148]	; (8017df8 <tcp_output_alloc_header_common+0xdc>)
 8017d62:	4826      	ldr	r0, [pc, #152]	; (8017dfc <tcp_output_alloc_header_common+0xe0>)
 8017d64:	f003 fc16 	bl	801b594 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8017d68:	697b      	ldr	r3, [r7, #20]
 8017d6a:	685b      	ldr	r3, [r3, #4]
 8017d6c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8017d6e:	8c3b      	ldrh	r3, [r7, #32]
 8017d70:	4618      	mov	r0, r3
 8017d72:	f7f8 fc55 	bl	8010620 <lwip_htons>
 8017d76:	4603      	mov	r3, r0
 8017d78:	461a      	mov	r2, r3
 8017d7a:	693b      	ldr	r3, [r7, #16]
 8017d7c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8017d7e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017d80:	4618      	mov	r0, r3
 8017d82:	f7f8 fc4d 	bl	8010620 <lwip_htons>
 8017d86:	4603      	mov	r3, r0
 8017d88:	461a      	mov	r2, r3
 8017d8a:	693b      	ldr	r3, [r7, #16]
 8017d8c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8017d8e:	693b      	ldr	r3, [r7, #16]
 8017d90:	687a      	ldr	r2, [r7, #4]
 8017d92:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8017d94:	68f8      	ldr	r0, [r7, #12]
 8017d96:	f7f8 fc58 	bl	801064a <lwip_htonl>
 8017d9a:	4602      	mov	r2, r0
 8017d9c:	693b      	ldr	r3, [r7, #16]
 8017d9e:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8017da0:	897b      	ldrh	r3, [r7, #10]
 8017da2:	089b      	lsrs	r3, r3, #2
 8017da4:	b29b      	uxth	r3, r3
 8017da6:	3305      	adds	r3, #5
 8017da8:	b29b      	uxth	r3, r3
 8017daa:	031b      	lsls	r3, r3, #12
 8017dac:	b29a      	uxth	r2, r3
 8017dae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017db2:	b29b      	uxth	r3, r3
 8017db4:	4313      	orrs	r3, r2
 8017db6:	b29b      	uxth	r3, r3
 8017db8:	4618      	mov	r0, r3
 8017dba:	f7f8 fc31 	bl	8010620 <lwip_htons>
 8017dbe:	4603      	mov	r3, r0
 8017dc0:	461a      	mov	r2, r3
 8017dc2:	693b      	ldr	r3, [r7, #16]
 8017dc4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8017dc6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8017dc8:	4618      	mov	r0, r3
 8017dca:	f7f8 fc29 	bl	8010620 <lwip_htons>
 8017dce:	4603      	mov	r3, r0
 8017dd0:	461a      	mov	r2, r3
 8017dd2:	693b      	ldr	r3, [r7, #16]
 8017dd4:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8017dd6:	693b      	ldr	r3, [r7, #16]
 8017dd8:	2200      	movs	r2, #0
 8017dda:	741a      	strb	r2, [r3, #16]
 8017ddc:	2200      	movs	r2, #0
 8017dde:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8017de0:	693b      	ldr	r3, [r7, #16]
 8017de2:	2200      	movs	r2, #0
 8017de4:	749a      	strb	r2, [r3, #18]
 8017de6:	2200      	movs	r2, #0
 8017de8:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8017dea:	697b      	ldr	r3, [r7, #20]
}
 8017dec:	4618      	mov	r0, r3
 8017dee:	3718      	adds	r7, #24
 8017df0:	46bd      	mov	sp, r7
 8017df2:	bd80      	pop	{r7, pc}
 8017df4:	0801ee94 	.word	0x0801ee94
 8017df8:	0801f56c 	.word	0x0801f56c
 8017dfc:	0801eee8 	.word	0x0801eee8

08017e00 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8017e00:	b5b0      	push	{r4, r5, r7, lr}
 8017e02:	b08a      	sub	sp, #40	; 0x28
 8017e04:	af04      	add	r7, sp, #16
 8017e06:	60f8      	str	r0, [r7, #12]
 8017e08:	607b      	str	r3, [r7, #4]
 8017e0a:	460b      	mov	r3, r1
 8017e0c:	817b      	strh	r3, [r7, #10]
 8017e0e:	4613      	mov	r3, r2
 8017e10:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8017e12:	68fb      	ldr	r3, [r7, #12]
 8017e14:	2b00      	cmp	r3, #0
 8017e16:	d106      	bne.n	8017e26 <tcp_output_alloc_header+0x26>
 8017e18:	4b15      	ldr	r3, [pc, #84]	; (8017e70 <tcp_output_alloc_header+0x70>)
 8017e1a:	f240 7242 	movw	r2, #1858	; 0x742
 8017e1e:	4915      	ldr	r1, [pc, #84]	; (8017e74 <tcp_output_alloc_header+0x74>)
 8017e20:	4815      	ldr	r0, [pc, #84]	; (8017e78 <tcp_output_alloc_header+0x78>)
 8017e22:	f003 fbb7 	bl	801b594 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8017e26:	68fb      	ldr	r3, [r7, #12]
 8017e28:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8017e2a:	68fb      	ldr	r3, [r7, #12]
 8017e2c:	8adb      	ldrh	r3, [r3, #22]
 8017e2e:	68fa      	ldr	r2, [r7, #12]
 8017e30:	8b12      	ldrh	r2, [r2, #24]
 8017e32:	68f9      	ldr	r1, [r7, #12]
 8017e34:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8017e36:	893d      	ldrh	r5, [r7, #8]
 8017e38:	897c      	ldrh	r4, [r7, #10]
 8017e3a:	9103      	str	r1, [sp, #12]
 8017e3c:	2110      	movs	r1, #16
 8017e3e:	9102      	str	r1, [sp, #8]
 8017e40:	9201      	str	r2, [sp, #4]
 8017e42:	9300      	str	r3, [sp, #0]
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	462a      	mov	r2, r5
 8017e48:	4621      	mov	r1, r4
 8017e4a:	f7ff ff67 	bl	8017d1c <tcp_output_alloc_header_common>
 8017e4e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8017e50:	697b      	ldr	r3, [r7, #20]
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d006      	beq.n	8017e64 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8017e56:	68fb      	ldr	r3, [r7, #12]
 8017e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017e5a:	68fa      	ldr	r2, [r7, #12]
 8017e5c:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8017e5e:	441a      	add	r2, r3
 8017e60:	68fb      	ldr	r3, [r7, #12]
 8017e62:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8017e64:	697b      	ldr	r3, [r7, #20]
}
 8017e66:	4618      	mov	r0, r3
 8017e68:	3718      	adds	r7, #24
 8017e6a:	46bd      	mov	sp, r7
 8017e6c:	bdb0      	pop	{r4, r5, r7, pc}
 8017e6e:	bf00      	nop
 8017e70:	0801ee94 	.word	0x0801ee94
 8017e74:	0801f59c 	.word	0x0801f59c
 8017e78:	0801eee8 	.word	0x0801eee8

08017e7c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8017e7c:	b580      	push	{r7, lr}
 8017e7e:	b088      	sub	sp, #32
 8017e80:	af00      	add	r7, sp, #0
 8017e82:	60f8      	str	r0, [r7, #12]
 8017e84:	60b9      	str	r1, [r7, #8]
 8017e86:	4611      	mov	r1, r2
 8017e88:	461a      	mov	r2, r3
 8017e8a:	460b      	mov	r3, r1
 8017e8c:	71fb      	strb	r3, [r7, #7]
 8017e8e:	4613      	mov	r3, r2
 8017e90:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8017e92:	2300      	movs	r3, #0
 8017e94:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8017e96:	68bb      	ldr	r3, [r7, #8]
 8017e98:	2b00      	cmp	r3, #0
 8017e9a:	d106      	bne.n	8017eaa <tcp_output_fill_options+0x2e>
 8017e9c:	4b13      	ldr	r3, [pc, #76]	; (8017eec <tcp_output_fill_options+0x70>)
 8017e9e:	f240 7256 	movw	r2, #1878	; 0x756
 8017ea2:	4913      	ldr	r1, [pc, #76]	; (8017ef0 <tcp_output_fill_options+0x74>)
 8017ea4:	4813      	ldr	r0, [pc, #76]	; (8017ef4 <tcp_output_fill_options+0x78>)
 8017ea6:	f003 fb75 	bl	801b594 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8017eaa:	68bb      	ldr	r3, [r7, #8]
 8017eac:	685b      	ldr	r3, [r3, #4]
 8017eae:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8017eb0:	69bb      	ldr	r3, [r7, #24]
 8017eb2:	3314      	adds	r3, #20
 8017eb4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8017eb6:	69bb      	ldr	r3, [r7, #24]
 8017eb8:	f103 0214 	add.w	r2, r3, #20
 8017ebc:	8bfb      	ldrh	r3, [r7, #30]
 8017ebe:	009b      	lsls	r3, r3, #2
 8017ec0:	4619      	mov	r1, r3
 8017ec2:	79fb      	ldrb	r3, [r7, #7]
 8017ec4:	009b      	lsls	r3, r3, #2
 8017ec6:	f003 0304 	and.w	r3, r3, #4
 8017eca:	440b      	add	r3, r1
 8017ecc:	4413      	add	r3, r2
 8017ece:	697a      	ldr	r2, [r7, #20]
 8017ed0:	429a      	cmp	r2, r3
 8017ed2:	d006      	beq.n	8017ee2 <tcp_output_fill_options+0x66>
 8017ed4:	4b05      	ldr	r3, [pc, #20]	; (8017eec <tcp_output_fill_options+0x70>)
 8017ed6:	f240 7275 	movw	r2, #1909	; 0x775
 8017eda:	4907      	ldr	r1, [pc, #28]	; (8017ef8 <tcp_output_fill_options+0x7c>)
 8017edc:	4805      	ldr	r0, [pc, #20]	; (8017ef4 <tcp_output_fill_options+0x78>)
 8017ede:	f003 fb59 	bl	801b594 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8017ee2:	bf00      	nop
 8017ee4:	3720      	adds	r7, #32
 8017ee6:	46bd      	mov	sp, r7
 8017ee8:	bd80      	pop	{r7, pc}
 8017eea:	bf00      	nop
 8017eec:	0801ee94 	.word	0x0801ee94
 8017ef0:	0801f5c4 	.word	0x0801f5c4
 8017ef4:	0801eee8 	.word	0x0801eee8
 8017ef8:	0801f4bc 	.word	0x0801f4bc

08017efc <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8017efc:	b580      	push	{r7, lr}
 8017efe:	b08a      	sub	sp, #40	; 0x28
 8017f00:	af04      	add	r7, sp, #16
 8017f02:	60f8      	str	r0, [r7, #12]
 8017f04:	60b9      	str	r1, [r7, #8]
 8017f06:	607a      	str	r2, [r7, #4]
 8017f08:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8017f0a:	68bb      	ldr	r3, [r7, #8]
 8017f0c:	2b00      	cmp	r3, #0
 8017f0e:	d106      	bne.n	8017f1e <tcp_output_control_segment+0x22>
 8017f10:	4b1c      	ldr	r3, [pc, #112]	; (8017f84 <tcp_output_control_segment+0x88>)
 8017f12:	f240 7287 	movw	r2, #1927	; 0x787
 8017f16:	491c      	ldr	r1, [pc, #112]	; (8017f88 <tcp_output_control_segment+0x8c>)
 8017f18:	481c      	ldr	r0, [pc, #112]	; (8017f8c <tcp_output_control_segment+0x90>)
 8017f1a:	f003 fb3b 	bl	801b594 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8017f1e:	683a      	ldr	r2, [r7, #0]
 8017f20:	6879      	ldr	r1, [r7, #4]
 8017f22:	68f8      	ldr	r0, [r7, #12]
 8017f24:	f7fe fae8 	bl	80164f8 <tcp_route>
 8017f28:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8017f2a:	693b      	ldr	r3, [r7, #16]
 8017f2c:	2b00      	cmp	r3, #0
 8017f2e:	d102      	bne.n	8017f36 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8017f30:	23fc      	movs	r3, #252	; 0xfc
 8017f32:	75fb      	strb	r3, [r7, #23]
 8017f34:	e01c      	b.n	8017f70 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8017f36:	68fb      	ldr	r3, [r7, #12]
 8017f38:	2b00      	cmp	r3, #0
 8017f3a:	d006      	beq.n	8017f4a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8017f3c:	68fb      	ldr	r3, [r7, #12]
 8017f3e:	7adb      	ldrb	r3, [r3, #11]
 8017f40:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8017f42:	68fb      	ldr	r3, [r7, #12]
 8017f44:	7a9b      	ldrb	r3, [r3, #10]
 8017f46:	757b      	strb	r3, [r7, #21]
 8017f48:	e003      	b.n	8017f52 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8017f4a:	23ff      	movs	r3, #255	; 0xff
 8017f4c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8017f4e:	2300      	movs	r3, #0
 8017f50:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8017f52:	7dba      	ldrb	r2, [r7, #22]
 8017f54:	693b      	ldr	r3, [r7, #16]
 8017f56:	9302      	str	r3, [sp, #8]
 8017f58:	2306      	movs	r3, #6
 8017f5a:	9301      	str	r3, [sp, #4]
 8017f5c:	7d7b      	ldrb	r3, [r7, #21]
 8017f5e:	9300      	str	r3, [sp, #0]
 8017f60:	4613      	mov	r3, r2
 8017f62:	683a      	ldr	r2, [r7, #0]
 8017f64:	6879      	ldr	r1, [r7, #4]
 8017f66:	68b8      	ldr	r0, [r7, #8]
 8017f68:	f002 f8e6 	bl	801a138 <ip4_output_if>
 8017f6c:	4603      	mov	r3, r0
 8017f6e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8017f70:	68b8      	ldr	r0, [r7, #8]
 8017f72:	f7f9 ff79 	bl	8011e68 <pbuf_free>
  return err;
 8017f76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017f7a:	4618      	mov	r0, r3
 8017f7c:	3718      	adds	r7, #24
 8017f7e:	46bd      	mov	sp, r7
 8017f80:	bd80      	pop	{r7, pc}
 8017f82:	bf00      	nop
 8017f84:	0801ee94 	.word	0x0801ee94
 8017f88:	0801f5ec 	.word	0x0801f5ec
 8017f8c:	0801eee8 	.word	0x0801eee8

08017f90 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8017f90:	b590      	push	{r4, r7, lr}
 8017f92:	b08b      	sub	sp, #44	; 0x2c
 8017f94:	af04      	add	r7, sp, #16
 8017f96:	60f8      	str	r0, [r7, #12]
 8017f98:	60b9      	str	r1, [r7, #8]
 8017f9a:	607a      	str	r2, [r7, #4]
 8017f9c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8017f9e:	683b      	ldr	r3, [r7, #0]
 8017fa0:	2b00      	cmp	r3, #0
 8017fa2:	d106      	bne.n	8017fb2 <tcp_rst+0x22>
 8017fa4:	4b1f      	ldr	r3, [pc, #124]	; (8018024 <tcp_rst+0x94>)
 8017fa6:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8017faa:	491f      	ldr	r1, [pc, #124]	; (8018028 <tcp_rst+0x98>)
 8017fac:	481f      	ldr	r0, [pc, #124]	; (801802c <tcp_rst+0x9c>)
 8017fae:	f003 faf1 	bl	801b594 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8017fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017fb4:	2b00      	cmp	r3, #0
 8017fb6:	d106      	bne.n	8017fc6 <tcp_rst+0x36>
 8017fb8:	4b1a      	ldr	r3, [pc, #104]	; (8018024 <tcp_rst+0x94>)
 8017fba:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8017fbe:	491c      	ldr	r1, [pc, #112]	; (8018030 <tcp_rst+0xa0>)
 8017fc0:	481a      	ldr	r0, [pc, #104]	; (801802c <tcp_rst+0x9c>)
 8017fc2:	f003 fae7 	bl	801b594 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017fc6:	2300      	movs	r3, #0
 8017fc8:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8017fca:	f246 0308 	movw	r3, #24584	; 0x6008
 8017fce:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8017fd0:	7dfb      	ldrb	r3, [r7, #23]
 8017fd2:	b29c      	uxth	r4, r3
 8017fd4:	68b8      	ldr	r0, [r7, #8]
 8017fd6:	f7f8 fb38 	bl	801064a <lwip_htonl>
 8017fda:	4602      	mov	r2, r0
 8017fdc:	8abb      	ldrh	r3, [r7, #20]
 8017fde:	9303      	str	r3, [sp, #12]
 8017fe0:	2314      	movs	r3, #20
 8017fe2:	9302      	str	r3, [sp, #8]
 8017fe4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8017fe6:	9301      	str	r3, [sp, #4]
 8017fe8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8017fea:	9300      	str	r3, [sp, #0]
 8017fec:	4613      	mov	r3, r2
 8017fee:	2200      	movs	r2, #0
 8017ff0:	4621      	mov	r1, r4
 8017ff2:	6878      	ldr	r0, [r7, #4]
 8017ff4:	f7ff fe92 	bl	8017d1c <tcp_output_alloc_header_common>
 8017ff8:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8017ffa:	693b      	ldr	r3, [r7, #16]
 8017ffc:	2b00      	cmp	r3, #0
 8017ffe:	d00c      	beq.n	801801a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018000:	7dfb      	ldrb	r3, [r7, #23]
 8018002:	2200      	movs	r2, #0
 8018004:	6939      	ldr	r1, [r7, #16]
 8018006:	68f8      	ldr	r0, [r7, #12]
 8018008:	f7ff ff38 	bl	8017e7c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801800c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801800e:	683a      	ldr	r2, [r7, #0]
 8018010:	6939      	ldr	r1, [r7, #16]
 8018012:	68f8      	ldr	r0, [r7, #12]
 8018014:	f7ff ff72 	bl	8017efc <tcp_output_control_segment>
 8018018:	e000      	b.n	801801c <tcp_rst+0x8c>
    return;
 801801a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801801c:	371c      	adds	r7, #28
 801801e:	46bd      	mov	sp, r7
 8018020:	bd90      	pop	{r4, r7, pc}
 8018022:	bf00      	nop
 8018024:	0801ee94 	.word	0x0801ee94
 8018028:	0801f618 	.word	0x0801f618
 801802c:	0801eee8 	.word	0x0801eee8
 8018030:	0801f634 	.word	0x0801f634

08018034 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8018034:	b590      	push	{r4, r7, lr}
 8018036:	b087      	sub	sp, #28
 8018038:	af00      	add	r7, sp, #0
 801803a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801803c:	2300      	movs	r3, #0
 801803e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8018040:	2300      	movs	r3, #0
 8018042:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8018044:	687b      	ldr	r3, [r7, #4]
 8018046:	2b00      	cmp	r3, #0
 8018048:	d106      	bne.n	8018058 <tcp_send_empty_ack+0x24>
 801804a:	4b28      	ldr	r3, [pc, #160]	; (80180ec <tcp_send_empty_ack+0xb8>)
 801804c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8018050:	4927      	ldr	r1, [pc, #156]	; (80180f0 <tcp_send_empty_ack+0xbc>)
 8018052:	4828      	ldr	r0, [pc, #160]	; (80180f4 <tcp_send_empty_ack+0xc0>)
 8018054:	f003 fa9e 	bl	801b594 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018058:	7dfb      	ldrb	r3, [r7, #23]
 801805a:	009b      	lsls	r3, r3, #2
 801805c:	b2db      	uxtb	r3, r3
 801805e:	f003 0304 	and.w	r3, r3, #4
 8018062:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8018064:	7d7b      	ldrb	r3, [r7, #21]
 8018066:	b29c      	uxth	r4, r3
 8018068:	687b      	ldr	r3, [r7, #4]
 801806a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801806c:	4618      	mov	r0, r3
 801806e:	f7f8 faec 	bl	801064a <lwip_htonl>
 8018072:	4603      	mov	r3, r0
 8018074:	2200      	movs	r2, #0
 8018076:	4621      	mov	r1, r4
 8018078:	6878      	ldr	r0, [r7, #4]
 801807a:	f7ff fec1 	bl	8017e00 <tcp_output_alloc_header>
 801807e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018080:	693b      	ldr	r3, [r7, #16]
 8018082:	2b00      	cmp	r3, #0
 8018084:	d109      	bne.n	801809a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8018086:	687b      	ldr	r3, [r7, #4]
 8018088:	8b5b      	ldrh	r3, [r3, #26]
 801808a:	f043 0303 	orr.w	r3, r3, #3
 801808e:	b29a      	uxth	r2, r3
 8018090:	687b      	ldr	r3, [r7, #4]
 8018092:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8018094:	f06f 0301 	mvn.w	r3, #1
 8018098:	e023      	b.n	80180e2 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801809a:	7dbb      	ldrb	r3, [r7, #22]
 801809c:	7dfa      	ldrb	r2, [r7, #23]
 801809e:	6939      	ldr	r1, [r7, #16]
 80180a0:	6878      	ldr	r0, [r7, #4]
 80180a2:	f7ff feeb 	bl	8017e7c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80180a6:	687a      	ldr	r2, [r7, #4]
 80180a8:	687b      	ldr	r3, [r7, #4]
 80180aa:	3304      	adds	r3, #4
 80180ac:	6939      	ldr	r1, [r7, #16]
 80180ae:	6878      	ldr	r0, [r7, #4]
 80180b0:	f7ff ff24 	bl	8017efc <tcp_output_control_segment>
 80180b4:	4603      	mov	r3, r0
 80180b6:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 80180b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80180bc:	2b00      	cmp	r3, #0
 80180be:	d007      	beq.n	80180d0 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80180c0:	687b      	ldr	r3, [r7, #4]
 80180c2:	8b5b      	ldrh	r3, [r3, #26]
 80180c4:	f043 0303 	orr.w	r3, r3, #3
 80180c8:	b29a      	uxth	r2, r3
 80180ca:	687b      	ldr	r3, [r7, #4]
 80180cc:	835a      	strh	r2, [r3, #26]
 80180ce:	e006      	b.n	80180de <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80180d0:	687b      	ldr	r3, [r7, #4]
 80180d2:	8b5b      	ldrh	r3, [r3, #26]
 80180d4:	f023 0303 	bic.w	r3, r3, #3
 80180d8:	b29a      	uxth	r2, r3
 80180da:	687b      	ldr	r3, [r7, #4]
 80180dc:	835a      	strh	r2, [r3, #26]
  }

  return err;
 80180de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80180e2:	4618      	mov	r0, r3
 80180e4:	371c      	adds	r7, #28
 80180e6:	46bd      	mov	sp, r7
 80180e8:	bd90      	pop	{r4, r7, pc}
 80180ea:	bf00      	nop
 80180ec:	0801ee94 	.word	0x0801ee94
 80180f0:	0801f650 	.word	0x0801f650
 80180f4:	0801eee8 	.word	0x0801eee8

080180f8 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 80180f8:	b590      	push	{r4, r7, lr}
 80180fa:	b087      	sub	sp, #28
 80180fc:	af00      	add	r7, sp, #0
 80180fe:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018100:	2300      	movs	r3, #0
 8018102:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8018104:	687b      	ldr	r3, [r7, #4]
 8018106:	2b00      	cmp	r3, #0
 8018108:	d106      	bne.n	8018118 <tcp_keepalive+0x20>
 801810a:	4b18      	ldr	r3, [pc, #96]	; (801816c <tcp_keepalive+0x74>)
 801810c:	f640 0224 	movw	r2, #2084	; 0x824
 8018110:	4917      	ldr	r1, [pc, #92]	; (8018170 <tcp_keepalive+0x78>)
 8018112:	4818      	ldr	r0, [pc, #96]	; (8018174 <tcp_keepalive+0x7c>)
 8018114:	f003 fa3e 	bl	801b594 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8018118:	7dfb      	ldrb	r3, [r7, #23]
 801811a:	b29c      	uxth	r4, r3
 801811c:	687b      	ldr	r3, [r7, #4]
 801811e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018120:	3b01      	subs	r3, #1
 8018122:	4618      	mov	r0, r3
 8018124:	f7f8 fa91 	bl	801064a <lwip_htonl>
 8018128:	4603      	mov	r3, r0
 801812a:	2200      	movs	r2, #0
 801812c:	4621      	mov	r1, r4
 801812e:	6878      	ldr	r0, [r7, #4]
 8018130:	f7ff fe66 	bl	8017e00 <tcp_output_alloc_header>
 8018134:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018136:	693b      	ldr	r3, [r7, #16]
 8018138:	2b00      	cmp	r3, #0
 801813a:	d102      	bne.n	8018142 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801813c:	f04f 33ff 	mov.w	r3, #4294967295
 8018140:	e010      	b.n	8018164 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018142:	7dfb      	ldrb	r3, [r7, #23]
 8018144:	2200      	movs	r2, #0
 8018146:	6939      	ldr	r1, [r7, #16]
 8018148:	6878      	ldr	r0, [r7, #4]
 801814a:	f7ff fe97 	bl	8017e7c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801814e:	687a      	ldr	r2, [r7, #4]
 8018150:	687b      	ldr	r3, [r7, #4]
 8018152:	3304      	adds	r3, #4
 8018154:	6939      	ldr	r1, [r7, #16]
 8018156:	6878      	ldr	r0, [r7, #4]
 8018158:	f7ff fed0 	bl	8017efc <tcp_output_control_segment>
 801815c:	4603      	mov	r3, r0
 801815e:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8018160:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8018164:	4618      	mov	r0, r3
 8018166:	371c      	adds	r7, #28
 8018168:	46bd      	mov	sp, r7
 801816a:	bd90      	pop	{r4, r7, pc}
 801816c:	0801ee94 	.word	0x0801ee94
 8018170:	0801f670 	.word	0x0801f670
 8018174:	0801eee8 	.word	0x0801eee8

08018178 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8018178:	b590      	push	{r4, r7, lr}
 801817a:	b08b      	sub	sp, #44	; 0x2c
 801817c:	af00      	add	r7, sp, #0
 801817e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018180:	2300      	movs	r3, #0
 8018182:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8018186:	687b      	ldr	r3, [r7, #4]
 8018188:	2b00      	cmp	r3, #0
 801818a:	d106      	bne.n	801819a <tcp_zero_window_probe+0x22>
 801818c:	4b4c      	ldr	r3, [pc, #304]	; (80182c0 <tcp_zero_window_probe+0x148>)
 801818e:	f640 024f 	movw	r2, #2127	; 0x84f
 8018192:	494c      	ldr	r1, [pc, #304]	; (80182c4 <tcp_zero_window_probe+0x14c>)
 8018194:	484c      	ldr	r0, [pc, #304]	; (80182c8 <tcp_zero_window_probe+0x150>)
 8018196:	f003 f9fd 	bl	801b594 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801819a:	687b      	ldr	r3, [r7, #4]
 801819c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801819e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80181a0:	6a3b      	ldr	r3, [r7, #32]
 80181a2:	2b00      	cmp	r3, #0
 80181a4:	d101      	bne.n	80181aa <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80181a6:	2300      	movs	r3, #0
 80181a8:	e086      	b.n	80182b8 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80181b0:	2bff      	cmp	r3, #255	; 0xff
 80181b2:	d007      	beq.n	80181c4 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80181b4:	687b      	ldr	r3, [r7, #4]
 80181b6:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 80181ba:	3301      	adds	r3, #1
 80181bc:	b2da      	uxtb	r2, r3
 80181be:	687b      	ldr	r3, [r7, #4]
 80181c0:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80181c4:	6a3b      	ldr	r3, [r7, #32]
 80181c6:	68db      	ldr	r3, [r3, #12]
 80181c8:	899b      	ldrh	r3, [r3, #12]
 80181ca:	b29b      	uxth	r3, r3
 80181cc:	4618      	mov	r0, r3
 80181ce:	f7f8 fa27 	bl	8010620 <lwip_htons>
 80181d2:	4603      	mov	r3, r0
 80181d4:	b2db      	uxtb	r3, r3
 80181d6:	f003 0301 	and.w	r3, r3, #1
 80181da:	2b00      	cmp	r3, #0
 80181dc:	d005      	beq.n	80181ea <tcp_zero_window_probe+0x72>
 80181de:	6a3b      	ldr	r3, [r7, #32]
 80181e0:	891b      	ldrh	r3, [r3, #8]
 80181e2:	2b00      	cmp	r3, #0
 80181e4:	d101      	bne.n	80181ea <tcp_zero_window_probe+0x72>
 80181e6:	2301      	movs	r3, #1
 80181e8:	e000      	b.n	80181ec <tcp_zero_window_probe+0x74>
 80181ea:	2300      	movs	r3, #0
 80181ec:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 80181ee:	7ffb      	ldrb	r3, [r7, #31]
 80181f0:	2b00      	cmp	r3, #0
 80181f2:	bf0c      	ite	eq
 80181f4:	2301      	moveq	r3, #1
 80181f6:	2300      	movne	r3, #0
 80181f8:	b2db      	uxtb	r3, r3
 80181fa:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 80181fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018200:	b299      	uxth	r1, r3
 8018202:	6a3b      	ldr	r3, [r7, #32]
 8018204:	68db      	ldr	r3, [r3, #12]
 8018206:	685b      	ldr	r3, [r3, #4]
 8018208:	8bba      	ldrh	r2, [r7, #28]
 801820a:	6878      	ldr	r0, [r7, #4]
 801820c:	f7ff fdf8 	bl	8017e00 <tcp_output_alloc_header>
 8018210:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8018212:	69bb      	ldr	r3, [r7, #24]
 8018214:	2b00      	cmp	r3, #0
 8018216:	d102      	bne.n	801821e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8018218:	f04f 33ff 	mov.w	r3, #4294967295
 801821c:	e04c      	b.n	80182b8 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801821e:	69bb      	ldr	r3, [r7, #24]
 8018220:	685b      	ldr	r3, [r3, #4]
 8018222:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8018224:	7ffb      	ldrb	r3, [r7, #31]
 8018226:	2b00      	cmp	r3, #0
 8018228:	d011      	beq.n	801824e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801822a:	697b      	ldr	r3, [r7, #20]
 801822c:	899b      	ldrh	r3, [r3, #12]
 801822e:	b29b      	uxth	r3, r3
 8018230:	b21b      	sxth	r3, r3
 8018232:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8018236:	b21c      	sxth	r4, r3
 8018238:	2011      	movs	r0, #17
 801823a:	f7f8 f9f1 	bl	8010620 <lwip_htons>
 801823e:	4603      	mov	r3, r0
 8018240:	b21b      	sxth	r3, r3
 8018242:	4323      	orrs	r3, r4
 8018244:	b21b      	sxth	r3, r3
 8018246:	b29a      	uxth	r2, r3
 8018248:	697b      	ldr	r3, [r7, #20]
 801824a:	819a      	strh	r2, [r3, #12]
 801824c:	e010      	b.n	8018270 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801824e:	69bb      	ldr	r3, [r7, #24]
 8018250:	685b      	ldr	r3, [r3, #4]
 8018252:	3314      	adds	r3, #20
 8018254:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8018256:	6a3b      	ldr	r3, [r7, #32]
 8018258:	6858      	ldr	r0, [r3, #4]
 801825a:	6a3b      	ldr	r3, [r7, #32]
 801825c:	685b      	ldr	r3, [r3, #4]
 801825e:	891a      	ldrh	r2, [r3, #8]
 8018260:	6a3b      	ldr	r3, [r7, #32]
 8018262:	891b      	ldrh	r3, [r3, #8]
 8018264:	1ad3      	subs	r3, r2, r3
 8018266:	b29b      	uxth	r3, r3
 8018268:	2201      	movs	r2, #1
 801826a:	6939      	ldr	r1, [r7, #16]
 801826c:	f7f9 fff2 	bl	8012254 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8018270:	6a3b      	ldr	r3, [r7, #32]
 8018272:	68db      	ldr	r3, [r3, #12]
 8018274:	685b      	ldr	r3, [r3, #4]
 8018276:	4618      	mov	r0, r3
 8018278:	f7f8 f9e7 	bl	801064a <lwip_htonl>
 801827c:	4603      	mov	r3, r0
 801827e:	3301      	adds	r3, #1
 8018280:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8018282:	687b      	ldr	r3, [r7, #4]
 8018284:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018286:	68fb      	ldr	r3, [r7, #12]
 8018288:	1ad3      	subs	r3, r2, r3
 801828a:	2b00      	cmp	r3, #0
 801828c:	da02      	bge.n	8018294 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801828e:	687b      	ldr	r3, [r7, #4]
 8018290:	68fa      	ldr	r2, [r7, #12]
 8018292:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8018294:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018298:	2200      	movs	r2, #0
 801829a:	69b9      	ldr	r1, [r7, #24]
 801829c:	6878      	ldr	r0, [r7, #4]
 801829e:	f7ff fded 	bl	8017e7c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80182a2:	687a      	ldr	r2, [r7, #4]
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	3304      	adds	r3, #4
 80182a8:	69b9      	ldr	r1, [r7, #24]
 80182aa:	6878      	ldr	r0, [r7, #4]
 80182ac:	f7ff fe26 	bl	8017efc <tcp_output_control_segment>
 80182b0:	4603      	mov	r3, r0
 80182b2:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80182b4:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80182b8:	4618      	mov	r0, r3
 80182ba:	372c      	adds	r7, #44	; 0x2c
 80182bc:	46bd      	mov	sp, r7
 80182be:	bd90      	pop	{r4, r7, pc}
 80182c0:	0801ee94 	.word	0x0801ee94
 80182c4:	0801f68c 	.word	0x0801f68c
 80182c8:	0801eee8 	.word	0x0801eee8

080182cc <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 80182cc:	b580      	push	{r7, lr}
 80182ce:	b082      	sub	sp, #8
 80182d0:	af00      	add	r7, sp, #0
 80182d2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 80182d4:	f7fa f8ac 	bl	8012430 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 80182d8:	4b0a      	ldr	r3, [pc, #40]	; (8018304 <tcpip_tcp_timer+0x38>)
 80182da:	681b      	ldr	r3, [r3, #0]
 80182dc:	2b00      	cmp	r3, #0
 80182de:	d103      	bne.n	80182e8 <tcpip_tcp_timer+0x1c>
 80182e0:	4b09      	ldr	r3, [pc, #36]	; (8018308 <tcpip_tcp_timer+0x3c>)
 80182e2:	681b      	ldr	r3, [r3, #0]
 80182e4:	2b00      	cmp	r3, #0
 80182e6:	d005      	beq.n	80182f4 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 80182e8:	2200      	movs	r2, #0
 80182ea:	4908      	ldr	r1, [pc, #32]	; (801830c <tcpip_tcp_timer+0x40>)
 80182ec:	20fa      	movs	r0, #250	; 0xfa
 80182ee:	f000 f8f3 	bl	80184d8 <sys_timeout>
 80182f2:	e003      	b.n	80182fc <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 80182f4:	4b06      	ldr	r3, [pc, #24]	; (8018310 <tcpip_tcp_timer+0x44>)
 80182f6:	2200      	movs	r2, #0
 80182f8:	601a      	str	r2, [r3, #0]
  }
}
 80182fa:	bf00      	nop
 80182fc:	bf00      	nop
 80182fe:	3708      	adds	r7, #8
 8018300:	46bd      	mov	sp, r7
 8018302:	bd80      	pop	{r7, pc}
 8018304:	20011094 	.word	0x20011094
 8018308:	20011098 	.word	0x20011098
 801830c:	080182cd 	.word	0x080182cd
 8018310:	200110e0 	.word	0x200110e0

08018314 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8018314:	b580      	push	{r7, lr}
 8018316:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8018318:	4b0a      	ldr	r3, [pc, #40]	; (8018344 <tcp_timer_needed+0x30>)
 801831a:	681b      	ldr	r3, [r3, #0]
 801831c:	2b00      	cmp	r3, #0
 801831e:	d10f      	bne.n	8018340 <tcp_timer_needed+0x2c>
 8018320:	4b09      	ldr	r3, [pc, #36]	; (8018348 <tcp_timer_needed+0x34>)
 8018322:	681b      	ldr	r3, [r3, #0]
 8018324:	2b00      	cmp	r3, #0
 8018326:	d103      	bne.n	8018330 <tcp_timer_needed+0x1c>
 8018328:	4b08      	ldr	r3, [pc, #32]	; (801834c <tcp_timer_needed+0x38>)
 801832a:	681b      	ldr	r3, [r3, #0]
 801832c:	2b00      	cmp	r3, #0
 801832e:	d007      	beq.n	8018340 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8018330:	4b04      	ldr	r3, [pc, #16]	; (8018344 <tcp_timer_needed+0x30>)
 8018332:	2201      	movs	r2, #1
 8018334:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8018336:	2200      	movs	r2, #0
 8018338:	4905      	ldr	r1, [pc, #20]	; (8018350 <tcp_timer_needed+0x3c>)
 801833a:	20fa      	movs	r0, #250	; 0xfa
 801833c:	f000 f8cc 	bl	80184d8 <sys_timeout>
  }
}
 8018340:	bf00      	nop
 8018342:	bd80      	pop	{r7, pc}
 8018344:	200110e0 	.word	0x200110e0
 8018348:	20011094 	.word	0x20011094
 801834c:	20011098 	.word	0x20011098
 8018350:	080182cd 	.word	0x080182cd

08018354 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8018354:	b580      	push	{r7, lr}
 8018356:	b086      	sub	sp, #24
 8018358:	af00      	add	r7, sp, #0
 801835a:	60f8      	str	r0, [r7, #12]
 801835c:	60b9      	str	r1, [r7, #8]
 801835e:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8018360:	200a      	movs	r0, #10
 8018362:	f7f8 fe35 	bl	8010fd0 <memp_malloc>
 8018366:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8018368:	693b      	ldr	r3, [r7, #16]
 801836a:	2b00      	cmp	r3, #0
 801836c:	d109      	bne.n	8018382 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801836e:	693b      	ldr	r3, [r7, #16]
 8018370:	2b00      	cmp	r3, #0
 8018372:	d151      	bne.n	8018418 <sys_timeout_abs+0xc4>
 8018374:	4b2a      	ldr	r3, [pc, #168]	; (8018420 <sys_timeout_abs+0xcc>)
 8018376:	22be      	movs	r2, #190	; 0xbe
 8018378:	492a      	ldr	r1, [pc, #168]	; (8018424 <sys_timeout_abs+0xd0>)
 801837a:	482b      	ldr	r0, [pc, #172]	; (8018428 <sys_timeout_abs+0xd4>)
 801837c:	f003 f90a 	bl	801b594 <iprintf>
    return;
 8018380:	e04a      	b.n	8018418 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8018382:	693b      	ldr	r3, [r7, #16]
 8018384:	2200      	movs	r2, #0
 8018386:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8018388:	693b      	ldr	r3, [r7, #16]
 801838a:	68ba      	ldr	r2, [r7, #8]
 801838c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801838e:	693b      	ldr	r3, [r7, #16]
 8018390:	687a      	ldr	r2, [r7, #4]
 8018392:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8018394:	693b      	ldr	r3, [r7, #16]
 8018396:	68fa      	ldr	r2, [r7, #12]
 8018398:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801839a:	4b24      	ldr	r3, [pc, #144]	; (801842c <sys_timeout_abs+0xd8>)
 801839c:	681b      	ldr	r3, [r3, #0]
 801839e:	2b00      	cmp	r3, #0
 80183a0:	d103      	bne.n	80183aa <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80183a2:	4a22      	ldr	r2, [pc, #136]	; (801842c <sys_timeout_abs+0xd8>)
 80183a4:	693b      	ldr	r3, [r7, #16]
 80183a6:	6013      	str	r3, [r2, #0]
    return;
 80183a8:	e037      	b.n	801841a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80183aa:	693b      	ldr	r3, [r7, #16]
 80183ac:	685a      	ldr	r2, [r3, #4]
 80183ae:	4b1f      	ldr	r3, [pc, #124]	; (801842c <sys_timeout_abs+0xd8>)
 80183b0:	681b      	ldr	r3, [r3, #0]
 80183b2:	685b      	ldr	r3, [r3, #4]
 80183b4:	1ad3      	subs	r3, r2, r3
 80183b6:	0fdb      	lsrs	r3, r3, #31
 80183b8:	f003 0301 	and.w	r3, r3, #1
 80183bc:	b2db      	uxtb	r3, r3
 80183be:	2b00      	cmp	r3, #0
 80183c0:	d007      	beq.n	80183d2 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80183c2:	4b1a      	ldr	r3, [pc, #104]	; (801842c <sys_timeout_abs+0xd8>)
 80183c4:	681a      	ldr	r2, [r3, #0]
 80183c6:	693b      	ldr	r3, [r7, #16]
 80183c8:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80183ca:	4a18      	ldr	r2, [pc, #96]	; (801842c <sys_timeout_abs+0xd8>)
 80183cc:	693b      	ldr	r3, [r7, #16]
 80183ce:	6013      	str	r3, [r2, #0]
 80183d0:	e023      	b.n	801841a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80183d2:	4b16      	ldr	r3, [pc, #88]	; (801842c <sys_timeout_abs+0xd8>)
 80183d4:	681b      	ldr	r3, [r3, #0]
 80183d6:	617b      	str	r3, [r7, #20]
 80183d8:	e01a      	b.n	8018410 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80183da:	697b      	ldr	r3, [r7, #20]
 80183dc:	681b      	ldr	r3, [r3, #0]
 80183de:	2b00      	cmp	r3, #0
 80183e0:	d00b      	beq.n	80183fa <sys_timeout_abs+0xa6>
 80183e2:	693b      	ldr	r3, [r7, #16]
 80183e4:	685a      	ldr	r2, [r3, #4]
 80183e6:	697b      	ldr	r3, [r7, #20]
 80183e8:	681b      	ldr	r3, [r3, #0]
 80183ea:	685b      	ldr	r3, [r3, #4]
 80183ec:	1ad3      	subs	r3, r2, r3
 80183ee:	0fdb      	lsrs	r3, r3, #31
 80183f0:	f003 0301 	and.w	r3, r3, #1
 80183f4:	b2db      	uxtb	r3, r3
 80183f6:	2b00      	cmp	r3, #0
 80183f8:	d007      	beq.n	801840a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80183fa:	697b      	ldr	r3, [r7, #20]
 80183fc:	681a      	ldr	r2, [r3, #0]
 80183fe:	693b      	ldr	r3, [r7, #16]
 8018400:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8018402:	697b      	ldr	r3, [r7, #20]
 8018404:	693a      	ldr	r2, [r7, #16]
 8018406:	601a      	str	r2, [r3, #0]
        break;
 8018408:	e007      	b.n	801841a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801840a:	697b      	ldr	r3, [r7, #20]
 801840c:	681b      	ldr	r3, [r3, #0]
 801840e:	617b      	str	r3, [r7, #20]
 8018410:	697b      	ldr	r3, [r7, #20]
 8018412:	2b00      	cmp	r3, #0
 8018414:	d1e1      	bne.n	80183da <sys_timeout_abs+0x86>
 8018416:	e000      	b.n	801841a <sys_timeout_abs+0xc6>
    return;
 8018418:	bf00      	nop
      }
    }
  }
}
 801841a:	3718      	adds	r7, #24
 801841c:	46bd      	mov	sp, r7
 801841e:	bd80      	pop	{r7, pc}
 8018420:	0801f6b0 	.word	0x0801f6b0
 8018424:	0801f6e4 	.word	0x0801f6e4
 8018428:	0801f724 	.word	0x0801f724
 801842c:	200110d8 	.word	0x200110d8

08018430 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8018430:	b580      	push	{r7, lr}
 8018432:	b086      	sub	sp, #24
 8018434:	af00      	add	r7, sp, #0
 8018436:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801843c:	697b      	ldr	r3, [r7, #20]
 801843e:	685b      	ldr	r3, [r3, #4]
 8018440:	4798      	blx	r3

  now = sys_now();
 8018442:	f7f0 fb89 	bl	8008b58 <sys_now>
 8018446:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8018448:	697b      	ldr	r3, [r7, #20]
 801844a:	681a      	ldr	r2, [r3, #0]
 801844c:	4b0f      	ldr	r3, [pc, #60]	; (801848c <lwip_cyclic_timer+0x5c>)
 801844e:	681b      	ldr	r3, [r3, #0]
 8018450:	4413      	add	r3, r2
 8018452:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8018454:	68fa      	ldr	r2, [r7, #12]
 8018456:	693b      	ldr	r3, [r7, #16]
 8018458:	1ad3      	subs	r3, r2, r3
 801845a:	0fdb      	lsrs	r3, r3, #31
 801845c:	f003 0301 	and.w	r3, r3, #1
 8018460:	b2db      	uxtb	r3, r3
 8018462:	2b00      	cmp	r3, #0
 8018464:	d009      	beq.n	801847a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8018466:	697b      	ldr	r3, [r7, #20]
 8018468:	681a      	ldr	r2, [r3, #0]
 801846a:	693b      	ldr	r3, [r7, #16]
 801846c:	4413      	add	r3, r2
 801846e:	687a      	ldr	r2, [r7, #4]
 8018470:	4907      	ldr	r1, [pc, #28]	; (8018490 <lwip_cyclic_timer+0x60>)
 8018472:	4618      	mov	r0, r3
 8018474:	f7ff ff6e 	bl	8018354 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8018478:	e004      	b.n	8018484 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801847a:	687a      	ldr	r2, [r7, #4]
 801847c:	4904      	ldr	r1, [pc, #16]	; (8018490 <lwip_cyclic_timer+0x60>)
 801847e:	68f8      	ldr	r0, [r7, #12]
 8018480:	f7ff ff68 	bl	8018354 <sys_timeout_abs>
}
 8018484:	bf00      	nop
 8018486:	3718      	adds	r7, #24
 8018488:	46bd      	mov	sp, r7
 801848a:	bd80      	pop	{r7, pc}
 801848c:	200110dc 	.word	0x200110dc
 8018490:	08018431 	.word	0x08018431

08018494 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8018494:	b580      	push	{r7, lr}
 8018496:	b082      	sub	sp, #8
 8018498:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801849a:	2301      	movs	r3, #1
 801849c:	607b      	str	r3, [r7, #4]
 801849e:	e00e      	b.n	80184be <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80184a0:	4a0b      	ldr	r2, [pc, #44]	; (80184d0 <sys_timeouts_init+0x3c>)
 80184a2:	687b      	ldr	r3, [r7, #4]
 80184a4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80184a8:	687b      	ldr	r3, [r7, #4]
 80184aa:	00db      	lsls	r3, r3, #3
 80184ac:	4a08      	ldr	r2, [pc, #32]	; (80184d0 <sys_timeouts_init+0x3c>)
 80184ae:	4413      	add	r3, r2
 80184b0:	461a      	mov	r2, r3
 80184b2:	4908      	ldr	r1, [pc, #32]	; (80184d4 <sys_timeouts_init+0x40>)
 80184b4:	f000 f810 	bl	80184d8 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80184b8:	687b      	ldr	r3, [r7, #4]
 80184ba:	3301      	adds	r3, #1
 80184bc:	607b      	str	r3, [r7, #4]
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	2b02      	cmp	r3, #2
 80184c2:	d9ed      	bls.n	80184a0 <sys_timeouts_init+0xc>
  }
}
 80184c4:	bf00      	nop
 80184c6:	bf00      	nop
 80184c8:	3708      	adds	r7, #8
 80184ca:	46bd      	mov	sp, r7
 80184cc:	bd80      	pop	{r7, pc}
 80184ce:	bf00      	nop
 80184d0:	08020398 	.word	0x08020398
 80184d4:	08018431 	.word	0x08018431

080184d8 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80184d8:	b580      	push	{r7, lr}
 80184da:	b086      	sub	sp, #24
 80184dc:	af00      	add	r7, sp, #0
 80184de:	60f8      	str	r0, [r7, #12]
 80184e0:	60b9      	str	r1, [r7, #8]
 80184e2:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80184e4:	68fb      	ldr	r3, [r7, #12]
 80184e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80184ea:	d306      	bcc.n	80184fa <sys_timeout+0x22>
 80184ec:	4b0a      	ldr	r3, [pc, #40]	; (8018518 <sys_timeout+0x40>)
 80184ee:	f240 1229 	movw	r2, #297	; 0x129
 80184f2:	490a      	ldr	r1, [pc, #40]	; (801851c <sys_timeout+0x44>)
 80184f4:	480a      	ldr	r0, [pc, #40]	; (8018520 <sys_timeout+0x48>)
 80184f6:	f003 f84d 	bl	801b594 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80184fa:	f7f0 fb2d 	bl	8008b58 <sys_now>
 80184fe:	4602      	mov	r2, r0
 8018500:	68fb      	ldr	r3, [r7, #12]
 8018502:	4413      	add	r3, r2
 8018504:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 8018506:	687a      	ldr	r2, [r7, #4]
 8018508:	68b9      	ldr	r1, [r7, #8]
 801850a:	6978      	ldr	r0, [r7, #20]
 801850c:	f7ff ff22 	bl	8018354 <sys_timeout_abs>
#endif
}
 8018510:	bf00      	nop
 8018512:	3718      	adds	r7, #24
 8018514:	46bd      	mov	sp, r7
 8018516:	bd80      	pop	{r7, pc}
 8018518:	0801f6b0 	.word	0x0801f6b0
 801851c:	0801f74c 	.word	0x0801f74c
 8018520:	0801f724 	.word	0x0801f724

08018524 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8018524:	b580      	push	{r7, lr}
 8018526:	b084      	sub	sp, #16
 8018528:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801852a:	f7f0 fb15 	bl	8008b58 <sys_now>
 801852e:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8018530:	4b17      	ldr	r3, [pc, #92]	; (8018590 <sys_check_timeouts+0x6c>)
 8018532:	681b      	ldr	r3, [r3, #0]
 8018534:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 8018536:	68bb      	ldr	r3, [r7, #8]
 8018538:	2b00      	cmp	r3, #0
 801853a:	d022      	beq.n	8018582 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801853c:	68bb      	ldr	r3, [r7, #8]
 801853e:	685b      	ldr	r3, [r3, #4]
 8018540:	68fa      	ldr	r2, [r7, #12]
 8018542:	1ad3      	subs	r3, r2, r3
 8018544:	0fdb      	lsrs	r3, r3, #31
 8018546:	f003 0301 	and.w	r3, r3, #1
 801854a:	b2db      	uxtb	r3, r3
 801854c:	2b00      	cmp	r3, #0
 801854e:	d11a      	bne.n	8018586 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8018550:	68bb      	ldr	r3, [r7, #8]
 8018552:	681b      	ldr	r3, [r3, #0]
 8018554:	4a0e      	ldr	r2, [pc, #56]	; (8018590 <sys_check_timeouts+0x6c>)
 8018556:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8018558:	68bb      	ldr	r3, [r7, #8]
 801855a:	689b      	ldr	r3, [r3, #8]
 801855c:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801855e:	68bb      	ldr	r3, [r7, #8]
 8018560:	68db      	ldr	r3, [r3, #12]
 8018562:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8018564:	68bb      	ldr	r3, [r7, #8]
 8018566:	685b      	ldr	r3, [r3, #4]
 8018568:	4a0a      	ldr	r2, [pc, #40]	; (8018594 <sys_check_timeouts+0x70>)
 801856a:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801856c:	68b9      	ldr	r1, [r7, #8]
 801856e:	200a      	movs	r0, #10
 8018570:	f7f8 fda4 	bl	80110bc <memp_free>
    if (handler != NULL) {
 8018574:	687b      	ldr	r3, [r7, #4]
 8018576:	2b00      	cmp	r3, #0
 8018578:	d0da      	beq.n	8018530 <sys_check_timeouts+0xc>
      handler(arg);
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	6838      	ldr	r0, [r7, #0]
 801857e:	4798      	blx	r3
  do {
 8018580:	e7d6      	b.n	8018530 <sys_check_timeouts+0xc>
      return;
 8018582:	bf00      	nop
 8018584:	e000      	b.n	8018588 <sys_check_timeouts+0x64>
      return;
 8018586:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 8018588:	3710      	adds	r7, #16
 801858a:	46bd      	mov	sp, r7
 801858c:	bd80      	pop	{r7, pc}
 801858e:	bf00      	nop
 8018590:	200110d8 	.word	0x200110d8
 8018594:	200110dc 	.word	0x200110dc

08018598 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 8018598:	b580      	push	{r7, lr}
 801859a:	b082      	sub	sp, #8
 801859c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801859e:	4b16      	ldr	r3, [pc, #88]	; (80185f8 <sys_timeouts_sleeptime+0x60>)
 80185a0:	681b      	ldr	r3, [r3, #0]
 80185a2:	2b00      	cmp	r3, #0
 80185a4:	d102      	bne.n	80185ac <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80185a6:	f04f 33ff 	mov.w	r3, #4294967295
 80185aa:	e020      	b.n	80185ee <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80185ac:	f7f0 fad4 	bl	8008b58 <sys_now>
 80185b0:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80185b2:	4b11      	ldr	r3, [pc, #68]	; (80185f8 <sys_timeouts_sleeptime+0x60>)
 80185b4:	681b      	ldr	r3, [r3, #0]
 80185b6:	685a      	ldr	r2, [r3, #4]
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	1ad3      	subs	r3, r2, r3
 80185bc:	0fdb      	lsrs	r3, r3, #31
 80185be:	f003 0301 	and.w	r3, r3, #1
 80185c2:	b2db      	uxtb	r3, r3
 80185c4:	2b00      	cmp	r3, #0
 80185c6:	d001      	beq.n	80185cc <sys_timeouts_sleeptime+0x34>
    return 0;
 80185c8:	2300      	movs	r3, #0
 80185ca:	e010      	b.n	80185ee <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80185cc:	4b0a      	ldr	r3, [pc, #40]	; (80185f8 <sys_timeouts_sleeptime+0x60>)
 80185ce:	681b      	ldr	r3, [r3, #0]
 80185d0:	685a      	ldr	r2, [r3, #4]
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	1ad3      	subs	r3, r2, r3
 80185d6:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80185d8:	683b      	ldr	r3, [r7, #0]
 80185da:	2b00      	cmp	r3, #0
 80185dc:	da06      	bge.n	80185ec <sys_timeouts_sleeptime+0x54>
 80185de:	4b07      	ldr	r3, [pc, #28]	; (80185fc <sys_timeouts_sleeptime+0x64>)
 80185e0:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80185e4:	4906      	ldr	r1, [pc, #24]	; (8018600 <sys_timeouts_sleeptime+0x68>)
 80185e6:	4807      	ldr	r0, [pc, #28]	; (8018604 <sys_timeouts_sleeptime+0x6c>)
 80185e8:	f002 ffd4 	bl	801b594 <iprintf>
    return ret;
 80185ec:	683b      	ldr	r3, [r7, #0]
  }
}
 80185ee:	4618      	mov	r0, r3
 80185f0:	3708      	adds	r7, #8
 80185f2:	46bd      	mov	sp, r7
 80185f4:	bd80      	pop	{r7, pc}
 80185f6:	bf00      	nop
 80185f8:	200110d8 	.word	0x200110d8
 80185fc:	0801f6b0 	.word	0x0801f6b0
 8018600:	0801f784 	.word	0x0801f784
 8018604:	0801f724 	.word	0x0801f724

08018608 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8018608:	b580      	push	{r7, lr}
 801860a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801860c:	f003 f866 	bl	801b6dc <rand>
 8018610:	4603      	mov	r3, r0
 8018612:	b29b      	uxth	r3, r3
 8018614:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8018618:	b29b      	uxth	r3, r3
 801861a:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801861e:	b29a      	uxth	r2, r3
 8018620:	4b01      	ldr	r3, [pc, #4]	; (8018628 <udp_init+0x20>)
 8018622:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8018624:	bf00      	nop
 8018626:	bd80      	pop	{r7, pc}
 8018628:	2000002c 	.word	0x2000002c

0801862c <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801862c:	b480      	push	{r7}
 801862e:	b083      	sub	sp, #12
 8018630:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8018632:	2300      	movs	r3, #0
 8018634:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 8018636:	4b17      	ldr	r3, [pc, #92]	; (8018694 <udp_new_port+0x68>)
 8018638:	881b      	ldrh	r3, [r3, #0]
 801863a:	1c5a      	adds	r2, r3, #1
 801863c:	b291      	uxth	r1, r2
 801863e:	4a15      	ldr	r2, [pc, #84]	; (8018694 <udp_new_port+0x68>)
 8018640:	8011      	strh	r1, [r2, #0]
 8018642:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018646:	4293      	cmp	r3, r2
 8018648:	d103      	bne.n	8018652 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801864a:	4b12      	ldr	r3, [pc, #72]	; (8018694 <udp_new_port+0x68>)
 801864c:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8018650:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8018652:	4b11      	ldr	r3, [pc, #68]	; (8018698 <udp_new_port+0x6c>)
 8018654:	681b      	ldr	r3, [r3, #0]
 8018656:	603b      	str	r3, [r7, #0]
 8018658:	e011      	b.n	801867e <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801865a:	683b      	ldr	r3, [r7, #0]
 801865c:	8a5a      	ldrh	r2, [r3, #18]
 801865e:	4b0d      	ldr	r3, [pc, #52]	; (8018694 <udp_new_port+0x68>)
 8018660:	881b      	ldrh	r3, [r3, #0]
 8018662:	429a      	cmp	r2, r3
 8018664:	d108      	bne.n	8018678 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 8018666:	88fb      	ldrh	r3, [r7, #6]
 8018668:	3301      	adds	r3, #1
 801866a:	80fb      	strh	r3, [r7, #6]
 801866c:	88fb      	ldrh	r3, [r7, #6]
 801866e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8018672:	d3e0      	bcc.n	8018636 <udp_new_port+0xa>
        return 0;
 8018674:	2300      	movs	r3, #0
 8018676:	e007      	b.n	8018688 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8018678:	683b      	ldr	r3, [r7, #0]
 801867a:	68db      	ldr	r3, [r3, #12]
 801867c:	603b      	str	r3, [r7, #0]
 801867e:	683b      	ldr	r3, [r7, #0]
 8018680:	2b00      	cmp	r3, #0
 8018682:	d1ea      	bne.n	801865a <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8018684:	4b03      	ldr	r3, [pc, #12]	; (8018694 <udp_new_port+0x68>)
 8018686:	881b      	ldrh	r3, [r3, #0]
}
 8018688:	4618      	mov	r0, r3
 801868a:	370c      	adds	r7, #12
 801868c:	46bd      	mov	sp, r7
 801868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018692:	4770      	bx	lr
 8018694:	2000002c 	.word	0x2000002c
 8018698:	200110e4 	.word	0x200110e4

0801869c <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801869c:	b580      	push	{r7, lr}
 801869e:	b084      	sub	sp, #16
 80186a0:	af00      	add	r7, sp, #0
 80186a2:	60f8      	str	r0, [r7, #12]
 80186a4:	60b9      	str	r1, [r7, #8]
 80186a6:	4613      	mov	r3, r2
 80186a8:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 80186aa:	68fb      	ldr	r3, [r7, #12]
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	d105      	bne.n	80186bc <udp_input_local_match+0x20>
 80186b0:	4b27      	ldr	r3, [pc, #156]	; (8018750 <udp_input_local_match+0xb4>)
 80186b2:	2287      	movs	r2, #135	; 0x87
 80186b4:	4927      	ldr	r1, [pc, #156]	; (8018754 <udp_input_local_match+0xb8>)
 80186b6:	4828      	ldr	r0, [pc, #160]	; (8018758 <udp_input_local_match+0xbc>)
 80186b8:	f002 ff6c 	bl	801b594 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80186bc:	68bb      	ldr	r3, [r7, #8]
 80186be:	2b00      	cmp	r3, #0
 80186c0:	d105      	bne.n	80186ce <udp_input_local_match+0x32>
 80186c2:	4b23      	ldr	r3, [pc, #140]	; (8018750 <udp_input_local_match+0xb4>)
 80186c4:	2288      	movs	r2, #136	; 0x88
 80186c6:	4925      	ldr	r1, [pc, #148]	; (801875c <udp_input_local_match+0xc0>)
 80186c8:	4823      	ldr	r0, [pc, #140]	; (8018758 <udp_input_local_match+0xbc>)
 80186ca:	f002 ff63 	bl	801b594 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80186ce:	68fb      	ldr	r3, [r7, #12]
 80186d0:	7a1b      	ldrb	r3, [r3, #8]
 80186d2:	2b00      	cmp	r3, #0
 80186d4:	d00b      	beq.n	80186ee <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80186d6:	68fb      	ldr	r3, [r7, #12]
 80186d8:	7a1a      	ldrb	r2, [r3, #8]
 80186da:	4b21      	ldr	r3, [pc, #132]	; (8018760 <udp_input_local_match+0xc4>)
 80186dc:	685b      	ldr	r3, [r3, #4]
 80186de:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80186e2:	3301      	adds	r3, #1
 80186e4:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80186e6:	429a      	cmp	r2, r3
 80186e8:	d001      	beq.n	80186ee <udp_input_local_match+0x52>
    return 0;
 80186ea:	2300      	movs	r3, #0
 80186ec:	e02b      	b.n	8018746 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80186ee:	79fb      	ldrb	r3, [r7, #7]
 80186f0:	2b00      	cmp	r3, #0
 80186f2:	d018      	beq.n	8018726 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80186f4:	68fb      	ldr	r3, [r7, #12]
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	d013      	beq.n	8018722 <udp_input_local_match+0x86>
 80186fa:	68fb      	ldr	r3, [r7, #12]
 80186fc:	681b      	ldr	r3, [r3, #0]
 80186fe:	2b00      	cmp	r3, #0
 8018700:	d00f      	beq.n	8018722 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8018702:	4b17      	ldr	r3, [pc, #92]	; (8018760 <udp_input_local_match+0xc4>)
 8018704:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8018706:	f1b3 3fff 	cmp.w	r3, #4294967295
 801870a:	d00a      	beq.n	8018722 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801870c:	68fb      	ldr	r3, [r7, #12]
 801870e:	681a      	ldr	r2, [r3, #0]
 8018710:	4b13      	ldr	r3, [pc, #76]	; (8018760 <udp_input_local_match+0xc4>)
 8018712:	695b      	ldr	r3, [r3, #20]
 8018714:	405a      	eors	r2, r3
 8018716:	68bb      	ldr	r3, [r7, #8]
 8018718:	3308      	adds	r3, #8
 801871a:	681b      	ldr	r3, [r3, #0]
 801871c:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801871e:	2b00      	cmp	r3, #0
 8018720:	d110      	bne.n	8018744 <udp_input_local_match+0xa8>
          return 1;
 8018722:	2301      	movs	r3, #1
 8018724:	e00f      	b.n	8018746 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8018726:	68fb      	ldr	r3, [r7, #12]
 8018728:	2b00      	cmp	r3, #0
 801872a:	d009      	beq.n	8018740 <udp_input_local_match+0xa4>
 801872c:	68fb      	ldr	r3, [r7, #12]
 801872e:	681b      	ldr	r3, [r3, #0]
 8018730:	2b00      	cmp	r3, #0
 8018732:	d005      	beq.n	8018740 <udp_input_local_match+0xa4>
 8018734:	68fb      	ldr	r3, [r7, #12]
 8018736:	681a      	ldr	r2, [r3, #0]
 8018738:	4b09      	ldr	r3, [pc, #36]	; (8018760 <udp_input_local_match+0xc4>)
 801873a:	695b      	ldr	r3, [r3, #20]
 801873c:	429a      	cmp	r2, r3
 801873e:	d101      	bne.n	8018744 <udp_input_local_match+0xa8>
        return 1;
 8018740:	2301      	movs	r3, #1
 8018742:	e000      	b.n	8018746 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8018744:	2300      	movs	r3, #0
}
 8018746:	4618      	mov	r0, r3
 8018748:	3710      	adds	r7, #16
 801874a:	46bd      	mov	sp, r7
 801874c:	bd80      	pop	{r7, pc}
 801874e:	bf00      	nop
 8018750:	0801f798 	.word	0x0801f798
 8018754:	0801f7c8 	.word	0x0801f7c8
 8018758:	0801f7ec 	.word	0x0801f7ec
 801875c:	0801f814 	.word	0x0801f814
 8018760:	2000d934 	.word	0x2000d934

08018764 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8018764:	b590      	push	{r4, r7, lr}
 8018766:	b08d      	sub	sp, #52	; 0x34
 8018768:	af02      	add	r7, sp, #8
 801876a:	6078      	str	r0, [r7, #4]
 801876c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801876e:	2300      	movs	r3, #0
 8018770:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8018772:	687b      	ldr	r3, [r7, #4]
 8018774:	2b00      	cmp	r3, #0
 8018776:	d105      	bne.n	8018784 <udp_input+0x20>
 8018778:	4b7c      	ldr	r3, [pc, #496]	; (801896c <udp_input+0x208>)
 801877a:	22cf      	movs	r2, #207	; 0xcf
 801877c:	497c      	ldr	r1, [pc, #496]	; (8018970 <udp_input+0x20c>)
 801877e:	487d      	ldr	r0, [pc, #500]	; (8018974 <udp_input+0x210>)
 8018780:	f002 ff08 	bl	801b594 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8018784:	683b      	ldr	r3, [r7, #0]
 8018786:	2b00      	cmp	r3, #0
 8018788:	d105      	bne.n	8018796 <udp_input+0x32>
 801878a:	4b78      	ldr	r3, [pc, #480]	; (801896c <udp_input+0x208>)
 801878c:	22d0      	movs	r2, #208	; 0xd0
 801878e:	497a      	ldr	r1, [pc, #488]	; (8018978 <udp_input+0x214>)
 8018790:	4878      	ldr	r0, [pc, #480]	; (8018974 <udp_input+0x210>)
 8018792:	f002 feff 	bl	801b594 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8018796:	687b      	ldr	r3, [r7, #4]
 8018798:	895b      	ldrh	r3, [r3, #10]
 801879a:	2b07      	cmp	r3, #7
 801879c:	d803      	bhi.n	80187a6 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801879e:	6878      	ldr	r0, [r7, #4]
 80187a0:	f7f9 fb62 	bl	8011e68 <pbuf_free>
    goto end;
 80187a4:	e0de      	b.n	8018964 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 80187a6:	687b      	ldr	r3, [r7, #4]
 80187a8:	685b      	ldr	r3, [r3, #4]
 80187aa:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80187ac:	4b73      	ldr	r3, [pc, #460]	; (801897c <udp_input+0x218>)
 80187ae:	695b      	ldr	r3, [r3, #20]
 80187b0:	4a72      	ldr	r2, [pc, #456]	; (801897c <udp_input+0x218>)
 80187b2:	6812      	ldr	r2, [r2, #0]
 80187b4:	4611      	mov	r1, r2
 80187b6:	4618      	mov	r0, r3
 80187b8:	f001 fd96 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 80187bc:	4603      	mov	r3, r0
 80187be:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80187c0:	697b      	ldr	r3, [r7, #20]
 80187c2:	881b      	ldrh	r3, [r3, #0]
 80187c4:	b29b      	uxth	r3, r3
 80187c6:	4618      	mov	r0, r3
 80187c8:	f7f7 ff2a 	bl	8010620 <lwip_htons>
 80187cc:	4603      	mov	r3, r0
 80187ce:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80187d0:	697b      	ldr	r3, [r7, #20]
 80187d2:	885b      	ldrh	r3, [r3, #2]
 80187d4:	b29b      	uxth	r3, r3
 80187d6:	4618      	mov	r0, r3
 80187d8:	f7f7 ff22 	bl	8010620 <lwip_htons>
 80187dc:	4603      	mov	r3, r0
 80187de:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80187e0:	2300      	movs	r3, #0
 80187e2:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80187e4:	2300      	movs	r3, #0
 80187e6:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80187e8:	2300      	movs	r3, #0
 80187ea:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80187ec:	4b64      	ldr	r3, [pc, #400]	; (8018980 <udp_input+0x21c>)
 80187ee:	681b      	ldr	r3, [r3, #0]
 80187f0:	627b      	str	r3, [r7, #36]	; 0x24
 80187f2:	e054      	b.n	801889e <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80187f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80187f6:	8a5b      	ldrh	r3, [r3, #18]
 80187f8:	89fa      	ldrh	r2, [r7, #14]
 80187fa:	429a      	cmp	r2, r3
 80187fc:	d14a      	bne.n	8018894 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80187fe:	7cfb      	ldrb	r3, [r7, #19]
 8018800:	461a      	mov	r2, r3
 8018802:	6839      	ldr	r1, [r7, #0]
 8018804:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8018806:	f7ff ff49 	bl	801869c <udp_input_local_match>
 801880a:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801880c:	2b00      	cmp	r3, #0
 801880e:	d041      	beq.n	8018894 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8018810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018812:	7c1b      	ldrb	r3, [r3, #16]
 8018814:	f003 0304 	and.w	r3, r3, #4
 8018818:	2b00      	cmp	r3, #0
 801881a:	d11d      	bne.n	8018858 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801881c:	69fb      	ldr	r3, [r7, #28]
 801881e:	2b00      	cmp	r3, #0
 8018820:	d102      	bne.n	8018828 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8018822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018824:	61fb      	str	r3, [r7, #28]
 8018826:	e017      	b.n	8018858 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8018828:	7cfb      	ldrb	r3, [r7, #19]
 801882a:	2b00      	cmp	r3, #0
 801882c:	d014      	beq.n	8018858 <udp_input+0xf4>
 801882e:	4b53      	ldr	r3, [pc, #332]	; (801897c <udp_input+0x218>)
 8018830:	695b      	ldr	r3, [r3, #20]
 8018832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018836:	d10f      	bne.n	8018858 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8018838:	69fb      	ldr	r3, [r7, #28]
 801883a:	681a      	ldr	r2, [r3, #0]
 801883c:	683b      	ldr	r3, [r7, #0]
 801883e:	3304      	adds	r3, #4
 8018840:	681b      	ldr	r3, [r3, #0]
 8018842:	429a      	cmp	r2, r3
 8018844:	d008      	beq.n	8018858 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 8018846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018848:	681a      	ldr	r2, [r3, #0]
 801884a:	683b      	ldr	r3, [r7, #0]
 801884c:	3304      	adds	r3, #4
 801884e:	681b      	ldr	r3, [r3, #0]
 8018850:	429a      	cmp	r2, r3
 8018852:	d101      	bne.n	8018858 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8018854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018856:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8018858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801885a:	8a9b      	ldrh	r3, [r3, #20]
 801885c:	8a3a      	ldrh	r2, [r7, #16]
 801885e:	429a      	cmp	r2, r3
 8018860:	d118      	bne.n	8018894 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8018862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018864:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 8018866:	2b00      	cmp	r3, #0
 8018868:	d005      	beq.n	8018876 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801886c:	685a      	ldr	r2, [r3, #4]
 801886e:	4b43      	ldr	r3, [pc, #268]	; (801897c <udp_input+0x218>)
 8018870:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8018872:	429a      	cmp	r2, r3
 8018874:	d10e      	bne.n	8018894 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 8018876:	6a3b      	ldr	r3, [r7, #32]
 8018878:	2b00      	cmp	r3, #0
 801887a:	d014      	beq.n	80188a6 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801887c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801887e:	68da      	ldr	r2, [r3, #12]
 8018880:	6a3b      	ldr	r3, [r7, #32]
 8018882:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8018884:	4b3e      	ldr	r3, [pc, #248]	; (8018980 <udp_input+0x21c>)
 8018886:	681a      	ldr	r2, [r3, #0]
 8018888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801888a:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801888c:	4a3c      	ldr	r2, [pc, #240]	; (8018980 <udp_input+0x21c>)
 801888e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018890:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8018892:	e008      	b.n	80188a6 <udp_input+0x142>
      }
    }

    prev = pcb;
 8018894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018896:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8018898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801889a:	68db      	ldr	r3, [r3, #12]
 801889c:	627b      	str	r3, [r7, #36]	; 0x24
 801889e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188a0:	2b00      	cmp	r3, #0
 80188a2:	d1a7      	bne.n	80187f4 <udp_input+0x90>
 80188a4:	e000      	b.n	80188a8 <udp_input+0x144>
        break;
 80188a6:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80188a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188aa:	2b00      	cmp	r3, #0
 80188ac:	d101      	bne.n	80188b2 <udp_input+0x14e>
    pcb = uncon_pcb;
 80188ae:	69fb      	ldr	r3, [r7, #28]
 80188b0:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80188b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188b4:	2b00      	cmp	r3, #0
 80188b6:	d002      	beq.n	80188be <udp_input+0x15a>
    for_us = 1;
 80188b8:	2301      	movs	r3, #1
 80188ba:	76fb      	strb	r3, [r7, #27]
 80188bc:	e00a      	b.n	80188d4 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80188be:	683b      	ldr	r3, [r7, #0]
 80188c0:	3304      	adds	r3, #4
 80188c2:	681a      	ldr	r2, [r3, #0]
 80188c4:	4b2d      	ldr	r3, [pc, #180]	; (801897c <udp_input+0x218>)
 80188c6:	695b      	ldr	r3, [r3, #20]
 80188c8:	429a      	cmp	r2, r3
 80188ca:	bf0c      	ite	eq
 80188cc:	2301      	moveq	r3, #1
 80188ce:	2300      	movne	r3, #0
 80188d0:	b2db      	uxtb	r3, r3
 80188d2:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80188d4:	7efb      	ldrb	r3, [r7, #27]
 80188d6:	2b00      	cmp	r3, #0
 80188d8:	d041      	beq.n	801895e <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80188da:	2108      	movs	r1, #8
 80188dc:	6878      	ldr	r0, [r7, #4]
 80188de:	f7f9 fa0b 	bl	8011cf8 <pbuf_remove_header>
 80188e2:	4603      	mov	r3, r0
 80188e4:	2b00      	cmp	r3, #0
 80188e6:	d00a      	beq.n	80188fe <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80188e8:	4b20      	ldr	r3, [pc, #128]	; (801896c <udp_input+0x208>)
 80188ea:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80188ee:	4925      	ldr	r1, [pc, #148]	; (8018984 <udp_input+0x220>)
 80188f0:	4820      	ldr	r0, [pc, #128]	; (8018974 <udp_input+0x210>)
 80188f2:	f002 fe4f 	bl	801b594 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80188f6:	6878      	ldr	r0, [r7, #4]
 80188f8:	f7f9 fab6 	bl	8011e68 <pbuf_free>
      goto end;
 80188fc:	e032      	b.n	8018964 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80188fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018900:	2b00      	cmp	r3, #0
 8018902:	d012      	beq.n	801892a <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8018904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018906:	699b      	ldr	r3, [r3, #24]
 8018908:	2b00      	cmp	r3, #0
 801890a:	d00a      	beq.n	8018922 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801890c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801890e:	699c      	ldr	r4, [r3, #24]
 8018910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018912:	69d8      	ldr	r0, [r3, #28]
 8018914:	8a3b      	ldrh	r3, [r7, #16]
 8018916:	9300      	str	r3, [sp, #0]
 8018918:	4b1b      	ldr	r3, [pc, #108]	; (8018988 <udp_input+0x224>)
 801891a:	687a      	ldr	r2, [r7, #4]
 801891c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801891e:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8018920:	e021      	b.n	8018966 <udp_input+0x202>
        pbuf_free(p);
 8018922:	6878      	ldr	r0, [r7, #4]
 8018924:	f7f9 faa0 	bl	8011e68 <pbuf_free>
        goto end;
 8018928:	e01c      	b.n	8018964 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801892a:	7cfb      	ldrb	r3, [r7, #19]
 801892c:	2b00      	cmp	r3, #0
 801892e:	d112      	bne.n	8018956 <udp_input+0x1f2>
 8018930:	4b12      	ldr	r3, [pc, #72]	; (801897c <udp_input+0x218>)
 8018932:	695b      	ldr	r3, [r3, #20]
 8018934:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8018938:	2be0      	cmp	r3, #224	; 0xe0
 801893a:	d00c      	beq.n	8018956 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801893c:	4b0f      	ldr	r3, [pc, #60]	; (801897c <udp_input+0x218>)
 801893e:	899b      	ldrh	r3, [r3, #12]
 8018940:	3308      	adds	r3, #8
 8018942:	b29b      	uxth	r3, r3
 8018944:	b21b      	sxth	r3, r3
 8018946:	4619      	mov	r1, r3
 8018948:	6878      	ldr	r0, [r7, #4]
 801894a:	f7f9 fa48 	bl	8011dde <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801894e:	2103      	movs	r1, #3
 8018950:	6878      	ldr	r0, [r7, #4]
 8018952:	f001 f9a9 	bl	8019ca8 <icmp_dest_unreach>
      pbuf_free(p);
 8018956:	6878      	ldr	r0, [r7, #4]
 8018958:	f7f9 fa86 	bl	8011e68 <pbuf_free>
  return;
 801895c:	e003      	b.n	8018966 <udp_input+0x202>
    pbuf_free(p);
 801895e:	6878      	ldr	r0, [r7, #4]
 8018960:	f7f9 fa82 	bl	8011e68 <pbuf_free>
  return;
 8018964:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 8018966:	372c      	adds	r7, #44	; 0x2c
 8018968:	46bd      	mov	sp, r7
 801896a:	bd90      	pop	{r4, r7, pc}
 801896c:	0801f798 	.word	0x0801f798
 8018970:	0801f83c 	.word	0x0801f83c
 8018974:	0801f7ec 	.word	0x0801f7ec
 8018978:	0801f854 	.word	0x0801f854
 801897c:	2000d934 	.word	0x2000d934
 8018980:	200110e4 	.word	0x200110e4
 8018984:	0801f870 	.word	0x0801f870
 8018988:	2000d944 	.word	0x2000d944

0801898c <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801898c:	b580      	push	{r7, lr}
 801898e:	b086      	sub	sp, #24
 8018990:	af00      	add	r7, sp, #0
 8018992:	60f8      	str	r0, [r7, #12]
 8018994:	60b9      	str	r1, [r7, #8]
 8018996:	4613      	mov	r3, r2
 8018998:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801899a:	68bb      	ldr	r3, [r7, #8]
 801899c:	2b00      	cmp	r3, #0
 801899e:	d101      	bne.n	80189a4 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 80189a0:	4b39      	ldr	r3, [pc, #228]	; (8018a88 <udp_bind+0xfc>)
 80189a2:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80189a4:	68fb      	ldr	r3, [r7, #12]
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d109      	bne.n	80189be <udp_bind+0x32>
 80189aa:	4b38      	ldr	r3, [pc, #224]	; (8018a8c <udp_bind+0x100>)
 80189ac:	f240 32b7 	movw	r2, #951	; 0x3b7
 80189b0:	4937      	ldr	r1, [pc, #220]	; (8018a90 <udp_bind+0x104>)
 80189b2:	4838      	ldr	r0, [pc, #224]	; (8018a94 <udp_bind+0x108>)
 80189b4:	f002 fdee 	bl	801b594 <iprintf>
 80189b8:	f06f 030f 	mvn.w	r3, #15
 80189bc:	e060      	b.n	8018a80 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 80189be:	2300      	movs	r3, #0
 80189c0:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80189c2:	4b35      	ldr	r3, [pc, #212]	; (8018a98 <udp_bind+0x10c>)
 80189c4:	681b      	ldr	r3, [r3, #0]
 80189c6:	617b      	str	r3, [r7, #20]
 80189c8:	e009      	b.n	80189de <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80189ca:	68fa      	ldr	r2, [r7, #12]
 80189cc:	697b      	ldr	r3, [r7, #20]
 80189ce:	429a      	cmp	r2, r3
 80189d0:	d102      	bne.n	80189d8 <udp_bind+0x4c>
      rebind = 1;
 80189d2:	2301      	movs	r3, #1
 80189d4:	74fb      	strb	r3, [r7, #19]
      break;
 80189d6:	e005      	b.n	80189e4 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80189d8:	697b      	ldr	r3, [r7, #20]
 80189da:	68db      	ldr	r3, [r3, #12]
 80189dc:	617b      	str	r3, [r7, #20]
 80189de:	697b      	ldr	r3, [r7, #20]
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	d1f2      	bne.n	80189ca <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80189e4:	88fb      	ldrh	r3, [r7, #6]
 80189e6:	2b00      	cmp	r3, #0
 80189e8:	d109      	bne.n	80189fe <udp_bind+0x72>
    port = udp_new_port();
 80189ea:	f7ff fe1f 	bl	801862c <udp_new_port>
 80189ee:	4603      	mov	r3, r0
 80189f0:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80189f2:	88fb      	ldrh	r3, [r7, #6]
 80189f4:	2b00      	cmp	r3, #0
 80189f6:	d12c      	bne.n	8018a52 <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80189f8:	f06f 0307 	mvn.w	r3, #7
 80189fc:	e040      	b.n	8018a80 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80189fe:	4b26      	ldr	r3, [pc, #152]	; (8018a98 <udp_bind+0x10c>)
 8018a00:	681b      	ldr	r3, [r3, #0]
 8018a02:	617b      	str	r3, [r7, #20]
 8018a04:	e022      	b.n	8018a4c <udp_bind+0xc0>
      if (pcb != ipcb) {
 8018a06:	68fa      	ldr	r2, [r7, #12]
 8018a08:	697b      	ldr	r3, [r7, #20]
 8018a0a:	429a      	cmp	r2, r3
 8018a0c:	d01b      	beq.n	8018a46 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8018a0e:	697b      	ldr	r3, [r7, #20]
 8018a10:	8a5b      	ldrh	r3, [r3, #18]
 8018a12:	88fa      	ldrh	r2, [r7, #6]
 8018a14:	429a      	cmp	r2, r3
 8018a16:	d116      	bne.n	8018a46 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018a18:	697b      	ldr	r3, [r7, #20]
 8018a1a:	681a      	ldr	r2, [r3, #0]
 8018a1c:	68bb      	ldr	r3, [r7, #8]
 8018a1e:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8018a20:	429a      	cmp	r2, r3
 8018a22:	d00d      	beq.n	8018a40 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018a24:	68bb      	ldr	r3, [r7, #8]
 8018a26:	2b00      	cmp	r3, #0
 8018a28:	d00a      	beq.n	8018a40 <udp_bind+0xb4>
 8018a2a:	68bb      	ldr	r3, [r7, #8]
 8018a2c:	681b      	ldr	r3, [r3, #0]
 8018a2e:	2b00      	cmp	r3, #0
 8018a30:	d006      	beq.n	8018a40 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8018a32:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d003      	beq.n	8018a40 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8018a38:	697b      	ldr	r3, [r7, #20]
 8018a3a:	681b      	ldr	r3, [r3, #0]
 8018a3c:	2b00      	cmp	r3, #0
 8018a3e:	d102      	bne.n	8018a46 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8018a40:	f06f 0307 	mvn.w	r3, #7
 8018a44:	e01c      	b.n	8018a80 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018a46:	697b      	ldr	r3, [r7, #20]
 8018a48:	68db      	ldr	r3, [r3, #12]
 8018a4a:	617b      	str	r3, [r7, #20]
 8018a4c:	697b      	ldr	r3, [r7, #20]
 8018a4e:	2b00      	cmp	r3, #0
 8018a50:	d1d9      	bne.n	8018a06 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8018a52:	68bb      	ldr	r3, [r7, #8]
 8018a54:	2b00      	cmp	r3, #0
 8018a56:	d002      	beq.n	8018a5e <udp_bind+0xd2>
 8018a58:	68bb      	ldr	r3, [r7, #8]
 8018a5a:	681b      	ldr	r3, [r3, #0]
 8018a5c:	e000      	b.n	8018a60 <udp_bind+0xd4>
 8018a5e:	2300      	movs	r3, #0
 8018a60:	68fa      	ldr	r2, [r7, #12]
 8018a62:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8018a64:	68fb      	ldr	r3, [r7, #12]
 8018a66:	88fa      	ldrh	r2, [r7, #6]
 8018a68:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8018a6a:	7cfb      	ldrb	r3, [r7, #19]
 8018a6c:	2b00      	cmp	r3, #0
 8018a6e:	d106      	bne.n	8018a7e <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8018a70:	4b09      	ldr	r3, [pc, #36]	; (8018a98 <udp_bind+0x10c>)
 8018a72:	681a      	ldr	r2, [r3, #0]
 8018a74:	68fb      	ldr	r3, [r7, #12]
 8018a76:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8018a78:	4a07      	ldr	r2, [pc, #28]	; (8018a98 <udp_bind+0x10c>)
 8018a7a:	68fb      	ldr	r3, [r7, #12]
 8018a7c:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8018a7e:	2300      	movs	r3, #0
}
 8018a80:	4618      	mov	r0, r3
 8018a82:	3718      	adds	r7, #24
 8018a84:	46bd      	mov	sp, r7
 8018a86:	bd80      	pop	{r7, pc}
 8018a88:	080203b0 	.word	0x080203b0
 8018a8c:	0801f798 	.word	0x0801f798
 8018a90:	0801fa60 	.word	0x0801fa60
 8018a94:	0801f7ec 	.word	0x0801f7ec
 8018a98:	200110e4 	.word	0x200110e4

08018a9c <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8018a9c:	b580      	push	{r7, lr}
 8018a9e:	b084      	sub	sp, #16
 8018aa0:	af00      	add	r7, sp, #0
 8018aa2:	60f8      	str	r0, [r7, #12]
 8018aa4:	60b9      	str	r1, [r7, #8]
 8018aa6:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8018aa8:	68fb      	ldr	r3, [r7, #12]
 8018aaa:	2b00      	cmp	r3, #0
 8018aac:	d107      	bne.n	8018abe <udp_recv+0x22>
 8018aae:	4b08      	ldr	r3, [pc, #32]	; (8018ad0 <udp_recv+0x34>)
 8018ab0:	f240 428a 	movw	r2, #1162	; 0x48a
 8018ab4:	4907      	ldr	r1, [pc, #28]	; (8018ad4 <udp_recv+0x38>)
 8018ab6:	4808      	ldr	r0, [pc, #32]	; (8018ad8 <udp_recv+0x3c>)
 8018ab8:	f002 fd6c 	bl	801b594 <iprintf>
 8018abc:	e005      	b.n	8018aca <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8018abe:	68fb      	ldr	r3, [r7, #12]
 8018ac0:	68ba      	ldr	r2, [r7, #8]
 8018ac2:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8018ac4:	68fb      	ldr	r3, [r7, #12]
 8018ac6:	687a      	ldr	r2, [r7, #4]
 8018ac8:	61da      	str	r2, [r3, #28]
}
 8018aca:	3710      	adds	r7, #16
 8018acc:	46bd      	mov	sp, r7
 8018ace:	bd80      	pop	{r7, pc}
 8018ad0:	0801f798 	.word	0x0801f798
 8018ad4:	0801facc 	.word	0x0801facc
 8018ad8:	0801f7ec 	.word	0x0801f7ec

08018adc <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8018adc:	b580      	push	{r7, lr}
 8018ade:	b084      	sub	sp, #16
 8018ae0:	af00      	add	r7, sp, #0
 8018ae2:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	2b00      	cmp	r3, #0
 8018ae8:	d107      	bne.n	8018afa <udp_remove+0x1e>
 8018aea:	4b19      	ldr	r3, [pc, #100]	; (8018b50 <udp_remove+0x74>)
 8018aec:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8018af0:	4918      	ldr	r1, [pc, #96]	; (8018b54 <udp_remove+0x78>)
 8018af2:	4819      	ldr	r0, [pc, #100]	; (8018b58 <udp_remove+0x7c>)
 8018af4:	f002 fd4e 	bl	801b594 <iprintf>
 8018af8:	e026      	b.n	8018b48 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8018afa:	4b18      	ldr	r3, [pc, #96]	; (8018b5c <udp_remove+0x80>)
 8018afc:	681b      	ldr	r3, [r3, #0]
 8018afe:	687a      	ldr	r2, [r7, #4]
 8018b00:	429a      	cmp	r2, r3
 8018b02:	d105      	bne.n	8018b10 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8018b04:	4b15      	ldr	r3, [pc, #84]	; (8018b5c <udp_remove+0x80>)
 8018b06:	681b      	ldr	r3, [r3, #0]
 8018b08:	68db      	ldr	r3, [r3, #12]
 8018b0a:	4a14      	ldr	r2, [pc, #80]	; (8018b5c <udp_remove+0x80>)
 8018b0c:	6013      	str	r3, [r2, #0]
 8018b0e:	e017      	b.n	8018b40 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8018b10:	4b12      	ldr	r3, [pc, #72]	; (8018b5c <udp_remove+0x80>)
 8018b12:	681b      	ldr	r3, [r3, #0]
 8018b14:	60fb      	str	r3, [r7, #12]
 8018b16:	e010      	b.n	8018b3a <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8018b18:	68fb      	ldr	r3, [r7, #12]
 8018b1a:	68db      	ldr	r3, [r3, #12]
 8018b1c:	2b00      	cmp	r3, #0
 8018b1e:	d009      	beq.n	8018b34 <udp_remove+0x58>
 8018b20:	68fb      	ldr	r3, [r7, #12]
 8018b22:	68db      	ldr	r3, [r3, #12]
 8018b24:	687a      	ldr	r2, [r7, #4]
 8018b26:	429a      	cmp	r2, r3
 8018b28:	d104      	bne.n	8018b34 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8018b2a:	687b      	ldr	r3, [r7, #4]
 8018b2c:	68da      	ldr	r2, [r3, #12]
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	60da      	str	r2, [r3, #12]
        break;
 8018b32:	e005      	b.n	8018b40 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8018b34:	68fb      	ldr	r3, [r7, #12]
 8018b36:	68db      	ldr	r3, [r3, #12]
 8018b38:	60fb      	str	r3, [r7, #12]
 8018b3a:	68fb      	ldr	r3, [r7, #12]
 8018b3c:	2b00      	cmp	r3, #0
 8018b3e:	d1eb      	bne.n	8018b18 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8018b40:	6879      	ldr	r1, [r7, #4]
 8018b42:	2000      	movs	r0, #0
 8018b44:	f7f8 faba 	bl	80110bc <memp_free>
}
 8018b48:	3710      	adds	r7, #16
 8018b4a:	46bd      	mov	sp, r7
 8018b4c:	bd80      	pop	{r7, pc}
 8018b4e:	bf00      	nop
 8018b50:	0801f798 	.word	0x0801f798
 8018b54:	0801fae4 	.word	0x0801fae4
 8018b58:	0801f7ec 	.word	0x0801f7ec
 8018b5c:	200110e4 	.word	0x200110e4

08018b60 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8018b60:	b580      	push	{r7, lr}
 8018b62:	b082      	sub	sp, #8
 8018b64:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8018b66:	2000      	movs	r0, #0
 8018b68:	f7f8 fa32 	bl	8010fd0 <memp_malloc>
 8018b6c:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	2b00      	cmp	r3, #0
 8018b72:	d007      	beq.n	8018b84 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8018b74:	2220      	movs	r2, #32
 8018b76:	2100      	movs	r1, #0
 8018b78:	6878      	ldr	r0, [r7, #4]
 8018b7a:	f002 fd03 	bl	801b584 <memset>
    pcb->ttl = UDP_TTL;
 8018b7e:	687b      	ldr	r3, [r7, #4]
 8018b80:	22ff      	movs	r2, #255	; 0xff
 8018b82:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8018b84:	687b      	ldr	r3, [r7, #4]
}
 8018b86:	4618      	mov	r0, r3
 8018b88:	3708      	adds	r7, #8
 8018b8a:	46bd      	mov	sp, r7
 8018b8c:	bd80      	pop	{r7, pc}

08018b8e <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8018b8e:	b580      	push	{r7, lr}
 8018b90:	b084      	sub	sp, #16
 8018b92:	af00      	add	r7, sp, #0
 8018b94:	4603      	mov	r3, r0
 8018b96:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8018b98:	f7ff ffe2 	bl	8018b60 <udp_new>
 8018b9c:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8018b9e:	68fb      	ldr	r3, [r7, #12]
}
 8018ba0:	4618      	mov	r0, r3
 8018ba2:	3710      	adds	r7, #16
 8018ba4:	46bd      	mov	sp, r7
 8018ba6:	bd80      	pop	{r7, pc}

08018ba8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8018ba8:	b480      	push	{r7}
 8018baa:	b085      	sub	sp, #20
 8018bac:	af00      	add	r7, sp, #0
 8018bae:	6078      	str	r0, [r7, #4]
 8018bb0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8018bb2:	687b      	ldr	r3, [r7, #4]
 8018bb4:	2b00      	cmp	r3, #0
 8018bb6:	d01e      	beq.n	8018bf6 <udp_netif_ip_addr_changed+0x4e>
 8018bb8:	687b      	ldr	r3, [r7, #4]
 8018bba:	681b      	ldr	r3, [r3, #0]
 8018bbc:	2b00      	cmp	r3, #0
 8018bbe:	d01a      	beq.n	8018bf6 <udp_netif_ip_addr_changed+0x4e>
 8018bc0:	683b      	ldr	r3, [r7, #0]
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	d017      	beq.n	8018bf6 <udp_netif_ip_addr_changed+0x4e>
 8018bc6:	683b      	ldr	r3, [r7, #0]
 8018bc8:	681b      	ldr	r3, [r3, #0]
 8018bca:	2b00      	cmp	r3, #0
 8018bcc:	d013      	beq.n	8018bf6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8018bce:	4b0d      	ldr	r3, [pc, #52]	; (8018c04 <udp_netif_ip_addr_changed+0x5c>)
 8018bd0:	681b      	ldr	r3, [r3, #0]
 8018bd2:	60fb      	str	r3, [r7, #12]
 8018bd4:	e00c      	b.n	8018bf0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8018bd6:	68fb      	ldr	r3, [r7, #12]
 8018bd8:	681a      	ldr	r2, [r3, #0]
 8018bda:	687b      	ldr	r3, [r7, #4]
 8018bdc:	681b      	ldr	r3, [r3, #0]
 8018bde:	429a      	cmp	r2, r3
 8018be0:	d103      	bne.n	8018bea <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8018be2:	683b      	ldr	r3, [r7, #0]
 8018be4:	681a      	ldr	r2, [r3, #0]
 8018be6:	68fb      	ldr	r3, [r7, #12]
 8018be8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8018bea:	68fb      	ldr	r3, [r7, #12]
 8018bec:	68db      	ldr	r3, [r3, #12]
 8018bee:	60fb      	str	r3, [r7, #12]
 8018bf0:	68fb      	ldr	r3, [r7, #12]
 8018bf2:	2b00      	cmp	r3, #0
 8018bf4:	d1ef      	bne.n	8018bd6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8018bf6:	bf00      	nop
 8018bf8:	3714      	adds	r7, #20
 8018bfa:	46bd      	mov	sp, r7
 8018bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c00:	4770      	bx	lr
 8018c02:	bf00      	nop
 8018c04:	200110e4 	.word	0x200110e4

08018c08 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8018c08:	b580      	push	{r7, lr}
 8018c0a:	b082      	sub	sp, #8
 8018c0c:	af00      	add	r7, sp, #0
 8018c0e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8018c10:	4915      	ldr	r1, [pc, #84]	; (8018c68 <etharp_free_entry+0x60>)
 8018c12:	687a      	ldr	r2, [r7, #4]
 8018c14:	4613      	mov	r3, r2
 8018c16:	005b      	lsls	r3, r3, #1
 8018c18:	4413      	add	r3, r2
 8018c1a:	00db      	lsls	r3, r3, #3
 8018c1c:	440b      	add	r3, r1
 8018c1e:	681b      	ldr	r3, [r3, #0]
 8018c20:	2b00      	cmp	r3, #0
 8018c22:	d013      	beq.n	8018c4c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8018c24:	4910      	ldr	r1, [pc, #64]	; (8018c68 <etharp_free_entry+0x60>)
 8018c26:	687a      	ldr	r2, [r7, #4]
 8018c28:	4613      	mov	r3, r2
 8018c2a:	005b      	lsls	r3, r3, #1
 8018c2c:	4413      	add	r3, r2
 8018c2e:	00db      	lsls	r3, r3, #3
 8018c30:	440b      	add	r3, r1
 8018c32:	681b      	ldr	r3, [r3, #0]
 8018c34:	4618      	mov	r0, r3
 8018c36:	f7f9 f917 	bl	8011e68 <pbuf_free>
    arp_table[i].q = NULL;
 8018c3a:	490b      	ldr	r1, [pc, #44]	; (8018c68 <etharp_free_entry+0x60>)
 8018c3c:	687a      	ldr	r2, [r7, #4]
 8018c3e:	4613      	mov	r3, r2
 8018c40:	005b      	lsls	r3, r3, #1
 8018c42:	4413      	add	r3, r2
 8018c44:	00db      	lsls	r3, r3, #3
 8018c46:	440b      	add	r3, r1
 8018c48:	2200      	movs	r2, #0
 8018c4a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8018c4c:	4906      	ldr	r1, [pc, #24]	; (8018c68 <etharp_free_entry+0x60>)
 8018c4e:	687a      	ldr	r2, [r7, #4]
 8018c50:	4613      	mov	r3, r2
 8018c52:	005b      	lsls	r3, r3, #1
 8018c54:	4413      	add	r3, r2
 8018c56:	00db      	lsls	r3, r3, #3
 8018c58:	440b      	add	r3, r1
 8018c5a:	3314      	adds	r3, #20
 8018c5c:	2200      	movs	r2, #0
 8018c5e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8018c60:	bf00      	nop
 8018c62:	3708      	adds	r7, #8
 8018c64:	46bd      	mov	sp, r7
 8018c66:	bd80      	pop	{r7, pc}
 8018c68:	200110e8 	.word	0x200110e8

08018c6c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8018c6c:	b580      	push	{r7, lr}
 8018c6e:	b082      	sub	sp, #8
 8018c70:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018c72:	2300      	movs	r3, #0
 8018c74:	607b      	str	r3, [r7, #4]
 8018c76:	e096      	b.n	8018da6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8018c78:	494f      	ldr	r1, [pc, #316]	; (8018db8 <etharp_tmr+0x14c>)
 8018c7a:	687a      	ldr	r2, [r7, #4]
 8018c7c:	4613      	mov	r3, r2
 8018c7e:	005b      	lsls	r3, r3, #1
 8018c80:	4413      	add	r3, r2
 8018c82:	00db      	lsls	r3, r3, #3
 8018c84:	440b      	add	r3, r1
 8018c86:	3314      	adds	r3, #20
 8018c88:	781b      	ldrb	r3, [r3, #0]
 8018c8a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8018c8c:	78fb      	ldrb	r3, [r7, #3]
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	f000 8086 	beq.w	8018da0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8018c94:	4948      	ldr	r1, [pc, #288]	; (8018db8 <etharp_tmr+0x14c>)
 8018c96:	687a      	ldr	r2, [r7, #4]
 8018c98:	4613      	mov	r3, r2
 8018c9a:	005b      	lsls	r3, r3, #1
 8018c9c:	4413      	add	r3, r2
 8018c9e:	00db      	lsls	r3, r3, #3
 8018ca0:	440b      	add	r3, r1
 8018ca2:	3312      	adds	r3, #18
 8018ca4:	881b      	ldrh	r3, [r3, #0]
 8018ca6:	3301      	adds	r3, #1
 8018ca8:	b298      	uxth	r0, r3
 8018caa:	4943      	ldr	r1, [pc, #268]	; (8018db8 <etharp_tmr+0x14c>)
 8018cac:	687a      	ldr	r2, [r7, #4]
 8018cae:	4613      	mov	r3, r2
 8018cb0:	005b      	lsls	r3, r3, #1
 8018cb2:	4413      	add	r3, r2
 8018cb4:	00db      	lsls	r3, r3, #3
 8018cb6:	440b      	add	r3, r1
 8018cb8:	3312      	adds	r3, #18
 8018cba:	4602      	mov	r2, r0
 8018cbc:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018cbe:	493e      	ldr	r1, [pc, #248]	; (8018db8 <etharp_tmr+0x14c>)
 8018cc0:	687a      	ldr	r2, [r7, #4]
 8018cc2:	4613      	mov	r3, r2
 8018cc4:	005b      	lsls	r3, r3, #1
 8018cc6:	4413      	add	r3, r2
 8018cc8:	00db      	lsls	r3, r3, #3
 8018cca:	440b      	add	r3, r1
 8018ccc:	3312      	adds	r3, #18
 8018cce:	881b      	ldrh	r3, [r3, #0]
 8018cd0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8018cd4:	d215      	bcs.n	8018d02 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018cd6:	4938      	ldr	r1, [pc, #224]	; (8018db8 <etharp_tmr+0x14c>)
 8018cd8:	687a      	ldr	r2, [r7, #4]
 8018cda:	4613      	mov	r3, r2
 8018cdc:	005b      	lsls	r3, r3, #1
 8018cde:	4413      	add	r3, r2
 8018ce0:	00db      	lsls	r3, r3, #3
 8018ce2:	440b      	add	r3, r1
 8018ce4:	3314      	adds	r3, #20
 8018ce6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018ce8:	2b01      	cmp	r3, #1
 8018cea:	d10e      	bne.n	8018d0a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8018cec:	4932      	ldr	r1, [pc, #200]	; (8018db8 <etharp_tmr+0x14c>)
 8018cee:	687a      	ldr	r2, [r7, #4]
 8018cf0:	4613      	mov	r3, r2
 8018cf2:	005b      	lsls	r3, r3, #1
 8018cf4:	4413      	add	r3, r2
 8018cf6:	00db      	lsls	r3, r3, #3
 8018cf8:	440b      	add	r3, r1
 8018cfa:	3312      	adds	r3, #18
 8018cfc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018cfe:	2b04      	cmp	r3, #4
 8018d00:	d903      	bls.n	8018d0a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8018d02:	6878      	ldr	r0, [r7, #4]
 8018d04:	f7ff ff80 	bl	8018c08 <etharp_free_entry>
 8018d08:	e04a      	b.n	8018da0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8018d0a:	492b      	ldr	r1, [pc, #172]	; (8018db8 <etharp_tmr+0x14c>)
 8018d0c:	687a      	ldr	r2, [r7, #4]
 8018d0e:	4613      	mov	r3, r2
 8018d10:	005b      	lsls	r3, r3, #1
 8018d12:	4413      	add	r3, r2
 8018d14:	00db      	lsls	r3, r3, #3
 8018d16:	440b      	add	r3, r1
 8018d18:	3314      	adds	r3, #20
 8018d1a:	781b      	ldrb	r3, [r3, #0]
 8018d1c:	2b03      	cmp	r3, #3
 8018d1e:	d10a      	bne.n	8018d36 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8018d20:	4925      	ldr	r1, [pc, #148]	; (8018db8 <etharp_tmr+0x14c>)
 8018d22:	687a      	ldr	r2, [r7, #4]
 8018d24:	4613      	mov	r3, r2
 8018d26:	005b      	lsls	r3, r3, #1
 8018d28:	4413      	add	r3, r2
 8018d2a:	00db      	lsls	r3, r3, #3
 8018d2c:	440b      	add	r3, r1
 8018d2e:	3314      	adds	r3, #20
 8018d30:	2204      	movs	r2, #4
 8018d32:	701a      	strb	r2, [r3, #0]
 8018d34:	e034      	b.n	8018da0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8018d36:	4920      	ldr	r1, [pc, #128]	; (8018db8 <etharp_tmr+0x14c>)
 8018d38:	687a      	ldr	r2, [r7, #4]
 8018d3a:	4613      	mov	r3, r2
 8018d3c:	005b      	lsls	r3, r3, #1
 8018d3e:	4413      	add	r3, r2
 8018d40:	00db      	lsls	r3, r3, #3
 8018d42:	440b      	add	r3, r1
 8018d44:	3314      	adds	r3, #20
 8018d46:	781b      	ldrb	r3, [r3, #0]
 8018d48:	2b04      	cmp	r3, #4
 8018d4a:	d10a      	bne.n	8018d62 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8018d4c:	491a      	ldr	r1, [pc, #104]	; (8018db8 <etharp_tmr+0x14c>)
 8018d4e:	687a      	ldr	r2, [r7, #4]
 8018d50:	4613      	mov	r3, r2
 8018d52:	005b      	lsls	r3, r3, #1
 8018d54:	4413      	add	r3, r2
 8018d56:	00db      	lsls	r3, r3, #3
 8018d58:	440b      	add	r3, r1
 8018d5a:	3314      	adds	r3, #20
 8018d5c:	2202      	movs	r2, #2
 8018d5e:	701a      	strb	r2, [r3, #0]
 8018d60:	e01e      	b.n	8018da0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8018d62:	4915      	ldr	r1, [pc, #84]	; (8018db8 <etharp_tmr+0x14c>)
 8018d64:	687a      	ldr	r2, [r7, #4]
 8018d66:	4613      	mov	r3, r2
 8018d68:	005b      	lsls	r3, r3, #1
 8018d6a:	4413      	add	r3, r2
 8018d6c:	00db      	lsls	r3, r3, #3
 8018d6e:	440b      	add	r3, r1
 8018d70:	3314      	adds	r3, #20
 8018d72:	781b      	ldrb	r3, [r3, #0]
 8018d74:	2b01      	cmp	r3, #1
 8018d76:	d113      	bne.n	8018da0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8018d78:	490f      	ldr	r1, [pc, #60]	; (8018db8 <etharp_tmr+0x14c>)
 8018d7a:	687a      	ldr	r2, [r7, #4]
 8018d7c:	4613      	mov	r3, r2
 8018d7e:	005b      	lsls	r3, r3, #1
 8018d80:	4413      	add	r3, r2
 8018d82:	00db      	lsls	r3, r3, #3
 8018d84:	440b      	add	r3, r1
 8018d86:	3308      	adds	r3, #8
 8018d88:	6818      	ldr	r0, [r3, #0]
 8018d8a:	687a      	ldr	r2, [r7, #4]
 8018d8c:	4613      	mov	r3, r2
 8018d8e:	005b      	lsls	r3, r3, #1
 8018d90:	4413      	add	r3, r2
 8018d92:	00db      	lsls	r3, r3, #3
 8018d94:	4a08      	ldr	r2, [pc, #32]	; (8018db8 <etharp_tmr+0x14c>)
 8018d96:	4413      	add	r3, r2
 8018d98:	3304      	adds	r3, #4
 8018d9a:	4619      	mov	r1, r3
 8018d9c:	f000 fe6e 	bl	8019a7c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018da0:	687b      	ldr	r3, [r7, #4]
 8018da2:	3301      	adds	r3, #1
 8018da4:	607b      	str	r3, [r7, #4]
 8018da6:	687b      	ldr	r3, [r7, #4]
 8018da8:	2b09      	cmp	r3, #9
 8018daa:	f77f af65 	ble.w	8018c78 <etharp_tmr+0xc>
      }
    }
  }
}
 8018dae:	bf00      	nop
 8018db0:	bf00      	nop
 8018db2:	3708      	adds	r7, #8
 8018db4:	46bd      	mov	sp, r7
 8018db6:	bd80      	pop	{r7, pc}
 8018db8:	200110e8 	.word	0x200110e8

08018dbc <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8018dbc:	b580      	push	{r7, lr}
 8018dbe:	b08a      	sub	sp, #40	; 0x28
 8018dc0:	af00      	add	r7, sp, #0
 8018dc2:	60f8      	str	r0, [r7, #12]
 8018dc4:	460b      	mov	r3, r1
 8018dc6:	607a      	str	r2, [r7, #4]
 8018dc8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8018dca:	230a      	movs	r3, #10
 8018dcc:	84fb      	strh	r3, [r7, #38]	; 0x26
 8018dce:	230a      	movs	r3, #10
 8018dd0:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8018dd2:	230a      	movs	r3, #10
 8018dd4:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8018dd6:	2300      	movs	r3, #0
 8018dd8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8018dda:	230a      	movs	r3, #10
 8018ddc:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8018dde:	2300      	movs	r3, #0
 8018de0:	83bb      	strh	r3, [r7, #28]
 8018de2:	2300      	movs	r3, #0
 8018de4:	837b      	strh	r3, [r7, #26]
 8018de6:	2300      	movs	r3, #0
 8018de8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018dea:	2300      	movs	r3, #0
 8018dec:	843b      	strh	r3, [r7, #32]
 8018dee:	e0ae      	b.n	8018f4e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8018df0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018df4:	49a6      	ldr	r1, [pc, #664]	; (8019090 <etharp_find_entry+0x2d4>)
 8018df6:	4613      	mov	r3, r2
 8018df8:	005b      	lsls	r3, r3, #1
 8018dfa:	4413      	add	r3, r2
 8018dfc:	00db      	lsls	r3, r3, #3
 8018dfe:	440b      	add	r3, r1
 8018e00:	3314      	adds	r3, #20
 8018e02:	781b      	ldrb	r3, [r3, #0]
 8018e04:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8018e06:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018e0a:	2b0a      	cmp	r3, #10
 8018e0c:	d105      	bne.n	8018e1a <etharp_find_entry+0x5e>
 8018e0e:	7dfb      	ldrb	r3, [r7, #23]
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d102      	bne.n	8018e1a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8018e14:	8c3b      	ldrh	r3, [r7, #32]
 8018e16:	847b      	strh	r3, [r7, #34]	; 0x22
 8018e18:	e095      	b.n	8018f46 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8018e1a:	7dfb      	ldrb	r3, [r7, #23]
 8018e1c:	2b00      	cmp	r3, #0
 8018e1e:	f000 8092 	beq.w	8018f46 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8018e22:	7dfb      	ldrb	r3, [r7, #23]
 8018e24:	2b01      	cmp	r3, #1
 8018e26:	d009      	beq.n	8018e3c <etharp_find_entry+0x80>
 8018e28:	7dfb      	ldrb	r3, [r7, #23]
 8018e2a:	2b01      	cmp	r3, #1
 8018e2c:	d806      	bhi.n	8018e3c <etharp_find_entry+0x80>
 8018e2e:	4b99      	ldr	r3, [pc, #612]	; (8019094 <etharp_find_entry+0x2d8>)
 8018e30:	f240 1223 	movw	r2, #291	; 0x123
 8018e34:	4998      	ldr	r1, [pc, #608]	; (8019098 <etharp_find_entry+0x2dc>)
 8018e36:	4899      	ldr	r0, [pc, #612]	; (801909c <etharp_find_entry+0x2e0>)
 8018e38:	f002 fbac 	bl	801b594 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8018e3c:	68fb      	ldr	r3, [r7, #12]
 8018e3e:	2b00      	cmp	r3, #0
 8018e40:	d020      	beq.n	8018e84 <etharp_find_entry+0xc8>
 8018e42:	68fb      	ldr	r3, [r7, #12]
 8018e44:	6819      	ldr	r1, [r3, #0]
 8018e46:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018e4a:	4891      	ldr	r0, [pc, #580]	; (8019090 <etharp_find_entry+0x2d4>)
 8018e4c:	4613      	mov	r3, r2
 8018e4e:	005b      	lsls	r3, r3, #1
 8018e50:	4413      	add	r3, r2
 8018e52:	00db      	lsls	r3, r3, #3
 8018e54:	4403      	add	r3, r0
 8018e56:	3304      	adds	r3, #4
 8018e58:	681b      	ldr	r3, [r3, #0]
 8018e5a:	4299      	cmp	r1, r3
 8018e5c:	d112      	bne.n	8018e84 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8018e5e:	687b      	ldr	r3, [r7, #4]
 8018e60:	2b00      	cmp	r3, #0
 8018e62:	d00c      	beq.n	8018e7e <etharp_find_entry+0xc2>
 8018e64:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018e68:	4989      	ldr	r1, [pc, #548]	; (8019090 <etharp_find_entry+0x2d4>)
 8018e6a:	4613      	mov	r3, r2
 8018e6c:	005b      	lsls	r3, r3, #1
 8018e6e:	4413      	add	r3, r2
 8018e70:	00db      	lsls	r3, r3, #3
 8018e72:	440b      	add	r3, r1
 8018e74:	3308      	adds	r3, #8
 8018e76:	681b      	ldr	r3, [r3, #0]
 8018e78:	687a      	ldr	r2, [r7, #4]
 8018e7a:	429a      	cmp	r2, r3
 8018e7c:	d102      	bne.n	8018e84 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8018e7e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018e82:	e100      	b.n	8019086 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8018e84:	7dfb      	ldrb	r3, [r7, #23]
 8018e86:	2b01      	cmp	r3, #1
 8018e88:	d140      	bne.n	8018f0c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8018e8a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018e8e:	4980      	ldr	r1, [pc, #512]	; (8019090 <etharp_find_entry+0x2d4>)
 8018e90:	4613      	mov	r3, r2
 8018e92:	005b      	lsls	r3, r3, #1
 8018e94:	4413      	add	r3, r2
 8018e96:	00db      	lsls	r3, r3, #3
 8018e98:	440b      	add	r3, r1
 8018e9a:	681b      	ldr	r3, [r3, #0]
 8018e9c:	2b00      	cmp	r3, #0
 8018e9e:	d01a      	beq.n	8018ed6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8018ea0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018ea4:	497a      	ldr	r1, [pc, #488]	; (8019090 <etharp_find_entry+0x2d4>)
 8018ea6:	4613      	mov	r3, r2
 8018ea8:	005b      	lsls	r3, r3, #1
 8018eaa:	4413      	add	r3, r2
 8018eac:	00db      	lsls	r3, r3, #3
 8018eae:	440b      	add	r3, r1
 8018eb0:	3312      	adds	r3, #18
 8018eb2:	881b      	ldrh	r3, [r3, #0]
 8018eb4:	8bba      	ldrh	r2, [r7, #28]
 8018eb6:	429a      	cmp	r2, r3
 8018eb8:	d845      	bhi.n	8018f46 <etharp_find_entry+0x18a>
            old_queue = i;
 8018eba:	8c3b      	ldrh	r3, [r7, #32]
 8018ebc:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8018ebe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018ec2:	4973      	ldr	r1, [pc, #460]	; (8019090 <etharp_find_entry+0x2d4>)
 8018ec4:	4613      	mov	r3, r2
 8018ec6:	005b      	lsls	r3, r3, #1
 8018ec8:	4413      	add	r3, r2
 8018eca:	00db      	lsls	r3, r3, #3
 8018ecc:	440b      	add	r3, r1
 8018ece:	3312      	adds	r3, #18
 8018ed0:	881b      	ldrh	r3, [r3, #0]
 8018ed2:	83bb      	strh	r3, [r7, #28]
 8018ed4:	e037      	b.n	8018f46 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8018ed6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018eda:	496d      	ldr	r1, [pc, #436]	; (8019090 <etharp_find_entry+0x2d4>)
 8018edc:	4613      	mov	r3, r2
 8018ede:	005b      	lsls	r3, r3, #1
 8018ee0:	4413      	add	r3, r2
 8018ee2:	00db      	lsls	r3, r3, #3
 8018ee4:	440b      	add	r3, r1
 8018ee6:	3312      	adds	r3, #18
 8018ee8:	881b      	ldrh	r3, [r3, #0]
 8018eea:	8b7a      	ldrh	r2, [r7, #26]
 8018eec:	429a      	cmp	r2, r3
 8018eee:	d82a      	bhi.n	8018f46 <etharp_find_entry+0x18a>
            old_pending = i;
 8018ef0:	8c3b      	ldrh	r3, [r7, #32]
 8018ef2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8018ef4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018ef8:	4965      	ldr	r1, [pc, #404]	; (8019090 <etharp_find_entry+0x2d4>)
 8018efa:	4613      	mov	r3, r2
 8018efc:	005b      	lsls	r3, r3, #1
 8018efe:	4413      	add	r3, r2
 8018f00:	00db      	lsls	r3, r3, #3
 8018f02:	440b      	add	r3, r1
 8018f04:	3312      	adds	r3, #18
 8018f06:	881b      	ldrh	r3, [r3, #0]
 8018f08:	837b      	strh	r3, [r7, #26]
 8018f0a:	e01c      	b.n	8018f46 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8018f0c:	7dfb      	ldrb	r3, [r7, #23]
 8018f0e:	2b01      	cmp	r3, #1
 8018f10:	d919      	bls.n	8018f46 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8018f12:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f16:	495e      	ldr	r1, [pc, #376]	; (8019090 <etharp_find_entry+0x2d4>)
 8018f18:	4613      	mov	r3, r2
 8018f1a:	005b      	lsls	r3, r3, #1
 8018f1c:	4413      	add	r3, r2
 8018f1e:	00db      	lsls	r3, r3, #3
 8018f20:	440b      	add	r3, r1
 8018f22:	3312      	adds	r3, #18
 8018f24:	881b      	ldrh	r3, [r3, #0]
 8018f26:	8b3a      	ldrh	r2, [r7, #24]
 8018f28:	429a      	cmp	r2, r3
 8018f2a:	d80c      	bhi.n	8018f46 <etharp_find_entry+0x18a>
            old_stable = i;
 8018f2c:	8c3b      	ldrh	r3, [r7, #32]
 8018f2e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8018f30:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f34:	4956      	ldr	r1, [pc, #344]	; (8019090 <etharp_find_entry+0x2d4>)
 8018f36:	4613      	mov	r3, r2
 8018f38:	005b      	lsls	r3, r3, #1
 8018f3a:	4413      	add	r3, r2
 8018f3c:	00db      	lsls	r3, r3, #3
 8018f3e:	440b      	add	r3, r1
 8018f40:	3312      	adds	r3, #18
 8018f42:	881b      	ldrh	r3, [r3, #0]
 8018f44:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018f46:	8c3b      	ldrh	r3, [r7, #32]
 8018f48:	3301      	adds	r3, #1
 8018f4a:	b29b      	uxth	r3, r3
 8018f4c:	843b      	strh	r3, [r7, #32]
 8018f4e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018f52:	2b09      	cmp	r3, #9
 8018f54:	f77f af4c 	ble.w	8018df0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8018f58:	7afb      	ldrb	r3, [r7, #11]
 8018f5a:	f003 0302 	and.w	r3, r3, #2
 8018f5e:	2b00      	cmp	r3, #0
 8018f60:	d108      	bne.n	8018f74 <etharp_find_entry+0x1b8>
 8018f62:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018f66:	2b0a      	cmp	r3, #10
 8018f68:	d107      	bne.n	8018f7a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8018f6a:	7afb      	ldrb	r3, [r7, #11]
 8018f6c:	f003 0301 	and.w	r3, r3, #1
 8018f70:	2b00      	cmp	r3, #0
 8018f72:	d102      	bne.n	8018f7a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8018f74:	f04f 33ff 	mov.w	r3, #4294967295
 8018f78:	e085      	b.n	8019086 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8018f7a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018f7e:	2b09      	cmp	r3, #9
 8018f80:	dc02      	bgt.n	8018f88 <etharp_find_entry+0x1cc>
    i = empty;
 8018f82:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8018f84:	843b      	strh	r3, [r7, #32]
 8018f86:	e039      	b.n	8018ffc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8018f88:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8018f8c:	2b09      	cmp	r3, #9
 8018f8e:	dc14      	bgt.n	8018fba <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8018f90:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018f92:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8018f94:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f98:	493d      	ldr	r1, [pc, #244]	; (8019090 <etharp_find_entry+0x2d4>)
 8018f9a:	4613      	mov	r3, r2
 8018f9c:	005b      	lsls	r3, r3, #1
 8018f9e:	4413      	add	r3, r2
 8018fa0:	00db      	lsls	r3, r3, #3
 8018fa2:	440b      	add	r3, r1
 8018fa4:	681b      	ldr	r3, [r3, #0]
 8018fa6:	2b00      	cmp	r3, #0
 8018fa8:	d018      	beq.n	8018fdc <etharp_find_entry+0x220>
 8018faa:	4b3a      	ldr	r3, [pc, #232]	; (8019094 <etharp_find_entry+0x2d8>)
 8018fac:	f240 126d 	movw	r2, #365	; 0x16d
 8018fb0:	493b      	ldr	r1, [pc, #236]	; (80190a0 <etharp_find_entry+0x2e4>)
 8018fb2:	483a      	ldr	r0, [pc, #232]	; (801909c <etharp_find_entry+0x2e0>)
 8018fb4:	f002 faee 	bl	801b594 <iprintf>
 8018fb8:	e010      	b.n	8018fdc <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8018fba:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8018fbe:	2b09      	cmp	r3, #9
 8018fc0:	dc02      	bgt.n	8018fc8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8018fc2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8018fc4:	843b      	strh	r3, [r7, #32]
 8018fc6:	e009      	b.n	8018fdc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8018fc8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8018fcc:	2b09      	cmp	r3, #9
 8018fce:	dc02      	bgt.n	8018fd6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8018fd0:	8bfb      	ldrh	r3, [r7, #30]
 8018fd2:	843b      	strh	r3, [r7, #32]
 8018fd4:	e002      	b.n	8018fdc <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8018fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8018fda:	e054      	b.n	8019086 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018fdc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018fe0:	2b09      	cmp	r3, #9
 8018fe2:	dd06      	ble.n	8018ff2 <etharp_find_entry+0x236>
 8018fe4:	4b2b      	ldr	r3, [pc, #172]	; (8019094 <etharp_find_entry+0x2d8>)
 8018fe6:	f240 127f 	movw	r2, #383	; 0x17f
 8018fea:	492e      	ldr	r1, [pc, #184]	; (80190a4 <etharp_find_entry+0x2e8>)
 8018fec:	482b      	ldr	r0, [pc, #172]	; (801909c <etharp_find_entry+0x2e0>)
 8018fee:	f002 fad1 	bl	801b594 <iprintf>
    etharp_free_entry(i);
 8018ff2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018ff6:	4618      	mov	r0, r3
 8018ff8:	f7ff fe06 	bl	8018c08 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8018ffc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8019000:	2b09      	cmp	r3, #9
 8019002:	dd06      	ble.n	8019012 <etharp_find_entry+0x256>
 8019004:	4b23      	ldr	r3, [pc, #140]	; (8019094 <etharp_find_entry+0x2d8>)
 8019006:	f240 1283 	movw	r2, #387	; 0x183
 801900a:	4926      	ldr	r1, [pc, #152]	; (80190a4 <etharp_find_entry+0x2e8>)
 801900c:	4823      	ldr	r0, [pc, #140]	; (801909c <etharp_find_entry+0x2e0>)
 801900e:	f002 fac1 	bl	801b594 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8019012:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019016:	491e      	ldr	r1, [pc, #120]	; (8019090 <etharp_find_entry+0x2d4>)
 8019018:	4613      	mov	r3, r2
 801901a:	005b      	lsls	r3, r3, #1
 801901c:	4413      	add	r3, r2
 801901e:	00db      	lsls	r3, r3, #3
 8019020:	440b      	add	r3, r1
 8019022:	3314      	adds	r3, #20
 8019024:	781b      	ldrb	r3, [r3, #0]
 8019026:	2b00      	cmp	r3, #0
 8019028:	d006      	beq.n	8019038 <etharp_find_entry+0x27c>
 801902a:	4b1a      	ldr	r3, [pc, #104]	; (8019094 <etharp_find_entry+0x2d8>)
 801902c:	f44f 72c2 	mov.w	r2, #388	; 0x184
 8019030:	491d      	ldr	r1, [pc, #116]	; (80190a8 <etharp_find_entry+0x2ec>)
 8019032:	481a      	ldr	r0, [pc, #104]	; (801909c <etharp_find_entry+0x2e0>)
 8019034:	f002 faae 	bl	801b594 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8019038:	68fb      	ldr	r3, [r7, #12]
 801903a:	2b00      	cmp	r3, #0
 801903c:	d00b      	beq.n	8019056 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801903e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019042:	68fb      	ldr	r3, [r7, #12]
 8019044:	6819      	ldr	r1, [r3, #0]
 8019046:	4812      	ldr	r0, [pc, #72]	; (8019090 <etharp_find_entry+0x2d4>)
 8019048:	4613      	mov	r3, r2
 801904a:	005b      	lsls	r3, r3, #1
 801904c:	4413      	add	r3, r2
 801904e:	00db      	lsls	r3, r3, #3
 8019050:	4403      	add	r3, r0
 8019052:	3304      	adds	r3, #4
 8019054:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8019056:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801905a:	490d      	ldr	r1, [pc, #52]	; (8019090 <etharp_find_entry+0x2d4>)
 801905c:	4613      	mov	r3, r2
 801905e:	005b      	lsls	r3, r3, #1
 8019060:	4413      	add	r3, r2
 8019062:	00db      	lsls	r3, r3, #3
 8019064:	440b      	add	r3, r1
 8019066:	3312      	adds	r3, #18
 8019068:	2200      	movs	r2, #0
 801906a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801906c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019070:	4907      	ldr	r1, [pc, #28]	; (8019090 <etharp_find_entry+0x2d4>)
 8019072:	4613      	mov	r3, r2
 8019074:	005b      	lsls	r3, r3, #1
 8019076:	4413      	add	r3, r2
 8019078:	00db      	lsls	r3, r3, #3
 801907a:	440b      	add	r3, r1
 801907c:	3308      	adds	r3, #8
 801907e:	687a      	ldr	r2, [r7, #4]
 8019080:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8019082:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8019086:	4618      	mov	r0, r3
 8019088:	3728      	adds	r7, #40	; 0x28
 801908a:	46bd      	mov	sp, r7
 801908c:	bd80      	pop	{r7, pc}
 801908e:	bf00      	nop
 8019090:	200110e8 	.word	0x200110e8
 8019094:	0801fafc 	.word	0x0801fafc
 8019098:	0801fb34 	.word	0x0801fb34
 801909c:	0801fb74 	.word	0x0801fb74
 80190a0:	0801fb9c 	.word	0x0801fb9c
 80190a4:	0801fbb4 	.word	0x0801fbb4
 80190a8:	0801fbc8 	.word	0x0801fbc8

080190ac <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 80190ac:	b580      	push	{r7, lr}
 80190ae:	b088      	sub	sp, #32
 80190b0:	af02      	add	r7, sp, #8
 80190b2:	60f8      	str	r0, [r7, #12]
 80190b4:	60b9      	str	r1, [r7, #8]
 80190b6:	607a      	str	r2, [r7, #4]
 80190b8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 80190ba:	68fb      	ldr	r3, [r7, #12]
 80190bc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80190c0:	2b06      	cmp	r3, #6
 80190c2:	d006      	beq.n	80190d2 <etharp_update_arp_entry+0x26>
 80190c4:	4b48      	ldr	r3, [pc, #288]	; (80191e8 <etharp_update_arp_entry+0x13c>)
 80190c6:	f240 12a9 	movw	r2, #425	; 0x1a9
 80190ca:	4948      	ldr	r1, [pc, #288]	; (80191ec <etharp_update_arp_entry+0x140>)
 80190cc:	4848      	ldr	r0, [pc, #288]	; (80191f0 <etharp_update_arp_entry+0x144>)
 80190ce:	f002 fa61 	bl	801b594 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 80190d2:	68bb      	ldr	r3, [r7, #8]
 80190d4:	2b00      	cmp	r3, #0
 80190d6:	d012      	beq.n	80190fe <etharp_update_arp_entry+0x52>
 80190d8:	68bb      	ldr	r3, [r7, #8]
 80190da:	681b      	ldr	r3, [r3, #0]
 80190dc:	2b00      	cmp	r3, #0
 80190de:	d00e      	beq.n	80190fe <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80190e0:	68bb      	ldr	r3, [r7, #8]
 80190e2:	681b      	ldr	r3, [r3, #0]
 80190e4:	68f9      	ldr	r1, [r7, #12]
 80190e6:	4618      	mov	r0, r3
 80190e8:	f001 f8fe 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 80190ec:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d105      	bne.n	80190fe <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80190f2:	68bb      	ldr	r3, [r7, #8]
 80190f4:	681b      	ldr	r3, [r3, #0]
 80190f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80190fa:	2be0      	cmp	r3, #224	; 0xe0
 80190fc:	d102      	bne.n	8019104 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80190fe:	f06f 030f 	mvn.w	r3, #15
 8019102:	e06c      	b.n	80191de <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8019104:	78fb      	ldrb	r3, [r7, #3]
 8019106:	68fa      	ldr	r2, [r7, #12]
 8019108:	4619      	mov	r1, r3
 801910a:	68b8      	ldr	r0, [r7, #8]
 801910c:	f7ff fe56 	bl	8018dbc <etharp_find_entry>
 8019110:	4603      	mov	r3, r0
 8019112:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8019114:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8019118:	2b00      	cmp	r3, #0
 801911a:	da02      	bge.n	8019122 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801911c:	8afb      	ldrh	r3, [r7, #22]
 801911e:	b25b      	sxtb	r3, r3
 8019120:	e05d      	b.n	80191de <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8019122:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019126:	4933      	ldr	r1, [pc, #204]	; (80191f4 <etharp_update_arp_entry+0x148>)
 8019128:	4613      	mov	r3, r2
 801912a:	005b      	lsls	r3, r3, #1
 801912c:	4413      	add	r3, r2
 801912e:	00db      	lsls	r3, r3, #3
 8019130:	440b      	add	r3, r1
 8019132:	3314      	adds	r3, #20
 8019134:	2202      	movs	r2, #2
 8019136:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8019138:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801913c:	492d      	ldr	r1, [pc, #180]	; (80191f4 <etharp_update_arp_entry+0x148>)
 801913e:	4613      	mov	r3, r2
 8019140:	005b      	lsls	r3, r3, #1
 8019142:	4413      	add	r3, r2
 8019144:	00db      	lsls	r3, r3, #3
 8019146:	440b      	add	r3, r1
 8019148:	3308      	adds	r3, #8
 801914a:	68fa      	ldr	r2, [r7, #12]
 801914c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801914e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019152:	4613      	mov	r3, r2
 8019154:	005b      	lsls	r3, r3, #1
 8019156:	4413      	add	r3, r2
 8019158:	00db      	lsls	r3, r3, #3
 801915a:	3308      	adds	r3, #8
 801915c:	4a25      	ldr	r2, [pc, #148]	; (80191f4 <etharp_update_arp_entry+0x148>)
 801915e:	4413      	add	r3, r2
 8019160:	3304      	adds	r3, #4
 8019162:	2206      	movs	r2, #6
 8019164:	6879      	ldr	r1, [r7, #4]
 8019166:	4618      	mov	r0, r3
 8019168:	f002 f9fe 	bl	801b568 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801916c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019170:	4920      	ldr	r1, [pc, #128]	; (80191f4 <etharp_update_arp_entry+0x148>)
 8019172:	4613      	mov	r3, r2
 8019174:	005b      	lsls	r3, r3, #1
 8019176:	4413      	add	r3, r2
 8019178:	00db      	lsls	r3, r3, #3
 801917a:	440b      	add	r3, r1
 801917c:	3312      	adds	r3, #18
 801917e:	2200      	movs	r2, #0
 8019180:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8019182:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019186:	491b      	ldr	r1, [pc, #108]	; (80191f4 <etharp_update_arp_entry+0x148>)
 8019188:	4613      	mov	r3, r2
 801918a:	005b      	lsls	r3, r3, #1
 801918c:	4413      	add	r3, r2
 801918e:	00db      	lsls	r3, r3, #3
 8019190:	440b      	add	r3, r1
 8019192:	681b      	ldr	r3, [r3, #0]
 8019194:	2b00      	cmp	r3, #0
 8019196:	d021      	beq.n	80191dc <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8019198:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801919c:	4915      	ldr	r1, [pc, #84]	; (80191f4 <etharp_update_arp_entry+0x148>)
 801919e:	4613      	mov	r3, r2
 80191a0:	005b      	lsls	r3, r3, #1
 80191a2:	4413      	add	r3, r2
 80191a4:	00db      	lsls	r3, r3, #3
 80191a6:	440b      	add	r3, r1
 80191a8:	681b      	ldr	r3, [r3, #0]
 80191aa:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 80191ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80191b0:	4910      	ldr	r1, [pc, #64]	; (80191f4 <etharp_update_arp_entry+0x148>)
 80191b2:	4613      	mov	r3, r2
 80191b4:	005b      	lsls	r3, r3, #1
 80191b6:	4413      	add	r3, r2
 80191b8:	00db      	lsls	r3, r3, #3
 80191ba:	440b      	add	r3, r1
 80191bc:	2200      	movs	r2, #0
 80191be:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 80191c0:	68fb      	ldr	r3, [r7, #12]
 80191c2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 80191c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80191ca:	9300      	str	r3, [sp, #0]
 80191cc:	687b      	ldr	r3, [r7, #4]
 80191ce:	6939      	ldr	r1, [r7, #16]
 80191d0:	68f8      	ldr	r0, [r7, #12]
 80191d2:	f001 ff97 	bl	801b104 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 80191d6:	6938      	ldr	r0, [r7, #16]
 80191d8:	f7f8 fe46 	bl	8011e68 <pbuf_free>
  }
  return ERR_OK;
 80191dc:	2300      	movs	r3, #0
}
 80191de:	4618      	mov	r0, r3
 80191e0:	3718      	adds	r7, #24
 80191e2:	46bd      	mov	sp, r7
 80191e4:	bd80      	pop	{r7, pc}
 80191e6:	bf00      	nop
 80191e8:	0801fafc 	.word	0x0801fafc
 80191ec:	0801fbf4 	.word	0x0801fbf4
 80191f0:	0801fb74 	.word	0x0801fb74
 80191f4:	200110e8 	.word	0x200110e8

080191f8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80191f8:	b580      	push	{r7, lr}
 80191fa:	b084      	sub	sp, #16
 80191fc:	af00      	add	r7, sp, #0
 80191fe:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019200:	2300      	movs	r3, #0
 8019202:	60fb      	str	r3, [r7, #12]
 8019204:	e01e      	b.n	8019244 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8019206:	4913      	ldr	r1, [pc, #76]	; (8019254 <etharp_cleanup_netif+0x5c>)
 8019208:	68fa      	ldr	r2, [r7, #12]
 801920a:	4613      	mov	r3, r2
 801920c:	005b      	lsls	r3, r3, #1
 801920e:	4413      	add	r3, r2
 8019210:	00db      	lsls	r3, r3, #3
 8019212:	440b      	add	r3, r1
 8019214:	3314      	adds	r3, #20
 8019216:	781b      	ldrb	r3, [r3, #0]
 8019218:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801921a:	7afb      	ldrb	r3, [r7, #11]
 801921c:	2b00      	cmp	r3, #0
 801921e:	d00e      	beq.n	801923e <etharp_cleanup_netif+0x46>
 8019220:	490c      	ldr	r1, [pc, #48]	; (8019254 <etharp_cleanup_netif+0x5c>)
 8019222:	68fa      	ldr	r2, [r7, #12]
 8019224:	4613      	mov	r3, r2
 8019226:	005b      	lsls	r3, r3, #1
 8019228:	4413      	add	r3, r2
 801922a:	00db      	lsls	r3, r3, #3
 801922c:	440b      	add	r3, r1
 801922e:	3308      	adds	r3, #8
 8019230:	681b      	ldr	r3, [r3, #0]
 8019232:	687a      	ldr	r2, [r7, #4]
 8019234:	429a      	cmp	r2, r3
 8019236:	d102      	bne.n	801923e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8019238:	68f8      	ldr	r0, [r7, #12]
 801923a:	f7ff fce5 	bl	8018c08 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801923e:	68fb      	ldr	r3, [r7, #12]
 8019240:	3301      	adds	r3, #1
 8019242:	60fb      	str	r3, [r7, #12]
 8019244:	68fb      	ldr	r3, [r7, #12]
 8019246:	2b09      	cmp	r3, #9
 8019248:	dddd      	ble.n	8019206 <etharp_cleanup_netif+0xe>
    }
  }
}
 801924a:	bf00      	nop
 801924c:	bf00      	nop
 801924e:	3710      	adds	r7, #16
 8019250:	46bd      	mov	sp, r7
 8019252:	bd80      	pop	{r7, pc}
 8019254:	200110e8 	.word	0x200110e8

08019258 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8019258:	b5b0      	push	{r4, r5, r7, lr}
 801925a:	b08a      	sub	sp, #40	; 0x28
 801925c:	af04      	add	r7, sp, #16
 801925e:	6078      	str	r0, [r7, #4]
 8019260:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8019262:	683b      	ldr	r3, [r7, #0]
 8019264:	2b00      	cmp	r3, #0
 8019266:	d107      	bne.n	8019278 <etharp_input+0x20>
 8019268:	4b3d      	ldr	r3, [pc, #244]	; (8019360 <etharp_input+0x108>)
 801926a:	f240 228a 	movw	r2, #650	; 0x28a
 801926e:	493d      	ldr	r1, [pc, #244]	; (8019364 <etharp_input+0x10c>)
 8019270:	483d      	ldr	r0, [pc, #244]	; (8019368 <etharp_input+0x110>)
 8019272:	f002 f98f 	bl	801b594 <iprintf>
 8019276:	e06f      	b.n	8019358 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8019278:	687b      	ldr	r3, [r7, #4]
 801927a:	685b      	ldr	r3, [r3, #4]
 801927c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801927e:	693b      	ldr	r3, [r7, #16]
 8019280:	881b      	ldrh	r3, [r3, #0]
 8019282:	b29b      	uxth	r3, r3
 8019284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019288:	d10c      	bne.n	80192a4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801928a:	693b      	ldr	r3, [r7, #16]
 801928c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801928e:	2b06      	cmp	r3, #6
 8019290:	d108      	bne.n	80192a4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8019292:	693b      	ldr	r3, [r7, #16]
 8019294:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8019296:	2b04      	cmp	r3, #4
 8019298:	d104      	bne.n	80192a4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801929a:	693b      	ldr	r3, [r7, #16]
 801929c:	885b      	ldrh	r3, [r3, #2]
 801929e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80192a0:	2b08      	cmp	r3, #8
 80192a2:	d003      	beq.n	80192ac <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80192a4:	6878      	ldr	r0, [r7, #4]
 80192a6:	f7f8 fddf 	bl	8011e68 <pbuf_free>
    return;
 80192aa:	e055      	b.n	8019358 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80192ac:	693b      	ldr	r3, [r7, #16]
 80192ae:	330e      	adds	r3, #14
 80192b0:	681b      	ldr	r3, [r3, #0]
 80192b2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80192b4:	693b      	ldr	r3, [r7, #16]
 80192b6:	3318      	adds	r3, #24
 80192b8:	681b      	ldr	r3, [r3, #0]
 80192ba:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80192bc:	683b      	ldr	r3, [r7, #0]
 80192be:	3304      	adds	r3, #4
 80192c0:	681b      	ldr	r3, [r3, #0]
 80192c2:	2b00      	cmp	r3, #0
 80192c4:	d102      	bne.n	80192cc <etharp_input+0x74>
    for_us = 0;
 80192c6:	2300      	movs	r3, #0
 80192c8:	75fb      	strb	r3, [r7, #23]
 80192ca:	e009      	b.n	80192e0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80192cc:	68ba      	ldr	r2, [r7, #8]
 80192ce:	683b      	ldr	r3, [r7, #0]
 80192d0:	3304      	adds	r3, #4
 80192d2:	681b      	ldr	r3, [r3, #0]
 80192d4:	429a      	cmp	r2, r3
 80192d6:	bf0c      	ite	eq
 80192d8:	2301      	moveq	r3, #1
 80192da:	2300      	movne	r3, #0
 80192dc:	b2db      	uxtb	r3, r3
 80192de:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80192e0:	693b      	ldr	r3, [r7, #16]
 80192e2:	f103 0208 	add.w	r2, r3, #8
 80192e6:	7dfb      	ldrb	r3, [r7, #23]
 80192e8:	2b00      	cmp	r3, #0
 80192ea:	d001      	beq.n	80192f0 <etharp_input+0x98>
 80192ec:	2301      	movs	r3, #1
 80192ee:	e000      	b.n	80192f2 <etharp_input+0x9a>
 80192f0:	2302      	movs	r3, #2
 80192f2:	f107 010c 	add.w	r1, r7, #12
 80192f6:	6838      	ldr	r0, [r7, #0]
 80192f8:	f7ff fed8 	bl	80190ac <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80192fc:	693b      	ldr	r3, [r7, #16]
 80192fe:	88db      	ldrh	r3, [r3, #6]
 8019300:	b29b      	uxth	r3, r3
 8019302:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019306:	d003      	beq.n	8019310 <etharp_input+0xb8>
 8019308:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801930c:	d01e      	beq.n	801934c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801930e:	e020      	b.n	8019352 <etharp_input+0xfa>
      if (for_us) {
 8019310:	7dfb      	ldrb	r3, [r7, #23]
 8019312:	2b00      	cmp	r3, #0
 8019314:	d01c      	beq.n	8019350 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8019316:	683b      	ldr	r3, [r7, #0]
 8019318:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801931c:	693b      	ldr	r3, [r7, #16]
 801931e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8019322:	683b      	ldr	r3, [r7, #0]
 8019324:	f103 0526 	add.w	r5, r3, #38	; 0x26
 8019328:	683b      	ldr	r3, [r7, #0]
 801932a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801932c:	693a      	ldr	r2, [r7, #16]
 801932e:	3208      	adds	r2, #8
        etharp_raw(netif,
 8019330:	2102      	movs	r1, #2
 8019332:	9103      	str	r1, [sp, #12]
 8019334:	f107 010c 	add.w	r1, r7, #12
 8019338:	9102      	str	r1, [sp, #8]
 801933a:	9201      	str	r2, [sp, #4]
 801933c:	9300      	str	r3, [sp, #0]
 801933e:	462b      	mov	r3, r5
 8019340:	4622      	mov	r2, r4
 8019342:	4601      	mov	r1, r0
 8019344:	6838      	ldr	r0, [r7, #0]
 8019346:	f000 faeb 	bl	8019920 <etharp_raw>
      break;
 801934a:	e001      	b.n	8019350 <etharp_input+0xf8>
      break;
 801934c:	bf00      	nop
 801934e:	e000      	b.n	8019352 <etharp_input+0xfa>
      break;
 8019350:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8019352:	6878      	ldr	r0, [r7, #4]
 8019354:	f7f8 fd88 	bl	8011e68 <pbuf_free>
}
 8019358:	3718      	adds	r7, #24
 801935a:	46bd      	mov	sp, r7
 801935c:	bdb0      	pop	{r4, r5, r7, pc}
 801935e:	bf00      	nop
 8019360:	0801fafc 	.word	0x0801fafc
 8019364:	0801fc4c 	.word	0x0801fc4c
 8019368:	0801fb74 	.word	0x0801fb74

0801936c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801936c:	b580      	push	{r7, lr}
 801936e:	b086      	sub	sp, #24
 8019370:	af02      	add	r7, sp, #8
 8019372:	60f8      	str	r0, [r7, #12]
 8019374:	60b9      	str	r1, [r7, #8]
 8019376:	4613      	mov	r3, r2
 8019378:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801937a:	79fa      	ldrb	r2, [r7, #7]
 801937c:	4944      	ldr	r1, [pc, #272]	; (8019490 <etharp_output_to_arp_index+0x124>)
 801937e:	4613      	mov	r3, r2
 8019380:	005b      	lsls	r3, r3, #1
 8019382:	4413      	add	r3, r2
 8019384:	00db      	lsls	r3, r3, #3
 8019386:	440b      	add	r3, r1
 8019388:	3314      	adds	r3, #20
 801938a:	781b      	ldrb	r3, [r3, #0]
 801938c:	2b01      	cmp	r3, #1
 801938e:	d806      	bhi.n	801939e <etharp_output_to_arp_index+0x32>
 8019390:	4b40      	ldr	r3, [pc, #256]	; (8019494 <etharp_output_to_arp_index+0x128>)
 8019392:	f240 22ee 	movw	r2, #750	; 0x2ee
 8019396:	4940      	ldr	r1, [pc, #256]	; (8019498 <etharp_output_to_arp_index+0x12c>)
 8019398:	4840      	ldr	r0, [pc, #256]	; (801949c <etharp_output_to_arp_index+0x130>)
 801939a:	f002 f8fb 	bl	801b594 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801939e:	79fa      	ldrb	r2, [r7, #7]
 80193a0:	493b      	ldr	r1, [pc, #236]	; (8019490 <etharp_output_to_arp_index+0x124>)
 80193a2:	4613      	mov	r3, r2
 80193a4:	005b      	lsls	r3, r3, #1
 80193a6:	4413      	add	r3, r2
 80193a8:	00db      	lsls	r3, r3, #3
 80193aa:	440b      	add	r3, r1
 80193ac:	3314      	adds	r3, #20
 80193ae:	781b      	ldrb	r3, [r3, #0]
 80193b0:	2b02      	cmp	r3, #2
 80193b2:	d153      	bne.n	801945c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80193b4:	79fa      	ldrb	r2, [r7, #7]
 80193b6:	4936      	ldr	r1, [pc, #216]	; (8019490 <etharp_output_to_arp_index+0x124>)
 80193b8:	4613      	mov	r3, r2
 80193ba:	005b      	lsls	r3, r3, #1
 80193bc:	4413      	add	r3, r2
 80193be:	00db      	lsls	r3, r3, #3
 80193c0:	440b      	add	r3, r1
 80193c2:	3312      	adds	r3, #18
 80193c4:	881b      	ldrh	r3, [r3, #0]
 80193c6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 80193ca:	d919      	bls.n	8019400 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80193cc:	79fa      	ldrb	r2, [r7, #7]
 80193ce:	4613      	mov	r3, r2
 80193d0:	005b      	lsls	r3, r3, #1
 80193d2:	4413      	add	r3, r2
 80193d4:	00db      	lsls	r3, r3, #3
 80193d6:	4a2e      	ldr	r2, [pc, #184]	; (8019490 <etharp_output_to_arp_index+0x124>)
 80193d8:	4413      	add	r3, r2
 80193da:	3304      	adds	r3, #4
 80193dc:	4619      	mov	r1, r3
 80193de:	68f8      	ldr	r0, [r7, #12]
 80193e0:	f000 fb4c 	bl	8019a7c <etharp_request>
 80193e4:	4603      	mov	r3, r0
 80193e6:	2b00      	cmp	r3, #0
 80193e8:	d138      	bne.n	801945c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80193ea:	79fa      	ldrb	r2, [r7, #7]
 80193ec:	4928      	ldr	r1, [pc, #160]	; (8019490 <etharp_output_to_arp_index+0x124>)
 80193ee:	4613      	mov	r3, r2
 80193f0:	005b      	lsls	r3, r3, #1
 80193f2:	4413      	add	r3, r2
 80193f4:	00db      	lsls	r3, r3, #3
 80193f6:	440b      	add	r3, r1
 80193f8:	3314      	adds	r3, #20
 80193fa:	2203      	movs	r2, #3
 80193fc:	701a      	strb	r2, [r3, #0]
 80193fe:	e02d      	b.n	801945c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8019400:	79fa      	ldrb	r2, [r7, #7]
 8019402:	4923      	ldr	r1, [pc, #140]	; (8019490 <etharp_output_to_arp_index+0x124>)
 8019404:	4613      	mov	r3, r2
 8019406:	005b      	lsls	r3, r3, #1
 8019408:	4413      	add	r3, r2
 801940a:	00db      	lsls	r3, r3, #3
 801940c:	440b      	add	r3, r1
 801940e:	3312      	adds	r3, #18
 8019410:	881b      	ldrh	r3, [r3, #0]
 8019412:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8019416:	d321      	bcc.n	801945c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8019418:	79fa      	ldrb	r2, [r7, #7]
 801941a:	4613      	mov	r3, r2
 801941c:	005b      	lsls	r3, r3, #1
 801941e:	4413      	add	r3, r2
 8019420:	00db      	lsls	r3, r3, #3
 8019422:	4a1b      	ldr	r2, [pc, #108]	; (8019490 <etharp_output_to_arp_index+0x124>)
 8019424:	4413      	add	r3, r2
 8019426:	1d19      	adds	r1, r3, #4
 8019428:	79fa      	ldrb	r2, [r7, #7]
 801942a:	4613      	mov	r3, r2
 801942c:	005b      	lsls	r3, r3, #1
 801942e:	4413      	add	r3, r2
 8019430:	00db      	lsls	r3, r3, #3
 8019432:	3308      	adds	r3, #8
 8019434:	4a16      	ldr	r2, [pc, #88]	; (8019490 <etharp_output_to_arp_index+0x124>)
 8019436:	4413      	add	r3, r2
 8019438:	3304      	adds	r3, #4
 801943a:	461a      	mov	r2, r3
 801943c:	68f8      	ldr	r0, [r7, #12]
 801943e:	f000 fafb 	bl	8019a38 <etharp_request_dst>
 8019442:	4603      	mov	r3, r0
 8019444:	2b00      	cmp	r3, #0
 8019446:	d109      	bne.n	801945c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8019448:	79fa      	ldrb	r2, [r7, #7]
 801944a:	4911      	ldr	r1, [pc, #68]	; (8019490 <etharp_output_to_arp_index+0x124>)
 801944c:	4613      	mov	r3, r2
 801944e:	005b      	lsls	r3, r3, #1
 8019450:	4413      	add	r3, r2
 8019452:	00db      	lsls	r3, r3, #3
 8019454:	440b      	add	r3, r1
 8019456:	3314      	adds	r3, #20
 8019458:	2203      	movs	r2, #3
 801945a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801945c:	68fb      	ldr	r3, [r7, #12]
 801945e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 8019462:	79fa      	ldrb	r2, [r7, #7]
 8019464:	4613      	mov	r3, r2
 8019466:	005b      	lsls	r3, r3, #1
 8019468:	4413      	add	r3, r2
 801946a:	00db      	lsls	r3, r3, #3
 801946c:	3308      	adds	r3, #8
 801946e:	4a08      	ldr	r2, [pc, #32]	; (8019490 <etharp_output_to_arp_index+0x124>)
 8019470:	4413      	add	r3, r2
 8019472:	3304      	adds	r3, #4
 8019474:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8019478:	9200      	str	r2, [sp, #0]
 801947a:	460a      	mov	r2, r1
 801947c:	68b9      	ldr	r1, [r7, #8]
 801947e:	68f8      	ldr	r0, [r7, #12]
 8019480:	f001 fe40 	bl	801b104 <ethernet_output>
 8019484:	4603      	mov	r3, r0
}
 8019486:	4618      	mov	r0, r3
 8019488:	3710      	adds	r7, #16
 801948a:	46bd      	mov	sp, r7
 801948c:	bd80      	pop	{r7, pc}
 801948e:	bf00      	nop
 8019490:	200110e8 	.word	0x200110e8
 8019494:	0801fafc 	.word	0x0801fafc
 8019498:	0801fc6c 	.word	0x0801fc6c
 801949c:	0801fb74 	.word	0x0801fb74

080194a0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80194a0:	b580      	push	{r7, lr}
 80194a2:	b08a      	sub	sp, #40	; 0x28
 80194a4:	af02      	add	r7, sp, #8
 80194a6:	60f8      	str	r0, [r7, #12]
 80194a8:	60b9      	str	r1, [r7, #8]
 80194aa:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80194ac:	687b      	ldr	r3, [r7, #4]
 80194ae:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80194b0:	68fb      	ldr	r3, [r7, #12]
 80194b2:	2b00      	cmp	r3, #0
 80194b4:	d106      	bne.n	80194c4 <etharp_output+0x24>
 80194b6:	4b73      	ldr	r3, [pc, #460]	; (8019684 <etharp_output+0x1e4>)
 80194b8:	f240 321e 	movw	r2, #798	; 0x31e
 80194bc:	4972      	ldr	r1, [pc, #456]	; (8019688 <etharp_output+0x1e8>)
 80194be:	4873      	ldr	r0, [pc, #460]	; (801968c <etharp_output+0x1ec>)
 80194c0:	f002 f868 	bl	801b594 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80194c4:	68bb      	ldr	r3, [r7, #8]
 80194c6:	2b00      	cmp	r3, #0
 80194c8:	d106      	bne.n	80194d8 <etharp_output+0x38>
 80194ca:	4b6e      	ldr	r3, [pc, #440]	; (8019684 <etharp_output+0x1e4>)
 80194cc:	f240 321f 	movw	r2, #799	; 0x31f
 80194d0:	496f      	ldr	r1, [pc, #444]	; (8019690 <etharp_output+0x1f0>)
 80194d2:	486e      	ldr	r0, [pc, #440]	; (801968c <etharp_output+0x1ec>)
 80194d4:	f002 f85e 	bl	801b594 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80194d8:	687b      	ldr	r3, [r7, #4]
 80194da:	2b00      	cmp	r3, #0
 80194dc:	d106      	bne.n	80194ec <etharp_output+0x4c>
 80194de:	4b69      	ldr	r3, [pc, #420]	; (8019684 <etharp_output+0x1e4>)
 80194e0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80194e4:	496b      	ldr	r1, [pc, #428]	; (8019694 <etharp_output+0x1f4>)
 80194e6:	4869      	ldr	r0, [pc, #420]	; (801968c <etharp_output+0x1ec>)
 80194e8:	f002 f854 	bl	801b594 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80194ec:	687b      	ldr	r3, [r7, #4]
 80194ee:	681b      	ldr	r3, [r3, #0]
 80194f0:	68f9      	ldr	r1, [r7, #12]
 80194f2:	4618      	mov	r0, r3
 80194f4:	f000 fef8 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 80194f8:	4603      	mov	r3, r0
 80194fa:	2b00      	cmp	r3, #0
 80194fc:	d002      	beq.n	8019504 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80194fe:	4b66      	ldr	r3, [pc, #408]	; (8019698 <etharp_output+0x1f8>)
 8019500:	61fb      	str	r3, [r7, #28]
 8019502:	e0af      	b.n	8019664 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	681b      	ldr	r3, [r3, #0]
 8019508:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801950c:	2be0      	cmp	r3, #224	; 0xe0
 801950e:	d118      	bne.n	8019542 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8019510:	2301      	movs	r3, #1
 8019512:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8019514:	2300      	movs	r3, #0
 8019516:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8019518:	235e      	movs	r3, #94	; 0x5e
 801951a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801951c:	687b      	ldr	r3, [r7, #4]
 801951e:	3301      	adds	r3, #1
 8019520:	781b      	ldrb	r3, [r3, #0]
 8019522:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8019526:	b2db      	uxtb	r3, r3
 8019528:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801952a:	687b      	ldr	r3, [r7, #4]
 801952c:	3302      	adds	r3, #2
 801952e:	781b      	ldrb	r3, [r3, #0]
 8019530:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8019532:	687b      	ldr	r3, [r7, #4]
 8019534:	3303      	adds	r3, #3
 8019536:	781b      	ldrb	r3, [r3, #0]
 8019538:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801953a:	f107 0310 	add.w	r3, r7, #16
 801953e:	61fb      	str	r3, [r7, #28]
 8019540:	e090      	b.n	8019664 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8019542:	687b      	ldr	r3, [r7, #4]
 8019544:	681a      	ldr	r2, [r3, #0]
 8019546:	68fb      	ldr	r3, [r7, #12]
 8019548:	3304      	adds	r3, #4
 801954a:	681b      	ldr	r3, [r3, #0]
 801954c:	405a      	eors	r2, r3
 801954e:	68fb      	ldr	r3, [r7, #12]
 8019550:	3308      	adds	r3, #8
 8019552:	681b      	ldr	r3, [r3, #0]
 8019554:	4013      	ands	r3, r2
 8019556:	2b00      	cmp	r3, #0
 8019558:	d012      	beq.n	8019580 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801955a:	687b      	ldr	r3, [r7, #4]
 801955c:	681b      	ldr	r3, [r3, #0]
 801955e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8019560:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 8019564:	4293      	cmp	r3, r2
 8019566:	d00b      	beq.n	8019580 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8019568:	68fb      	ldr	r3, [r7, #12]
 801956a:	330c      	adds	r3, #12
 801956c:	681b      	ldr	r3, [r3, #0]
 801956e:	2b00      	cmp	r3, #0
 8019570:	d003      	beq.n	801957a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8019572:	68fb      	ldr	r3, [r7, #12]
 8019574:	330c      	adds	r3, #12
 8019576:	61bb      	str	r3, [r7, #24]
 8019578:	e002      	b.n	8019580 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801957a:	f06f 0303 	mvn.w	r3, #3
 801957e:	e07d      	b.n	801967c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019580:	4b46      	ldr	r3, [pc, #280]	; (801969c <etharp_output+0x1fc>)
 8019582:	781b      	ldrb	r3, [r3, #0]
 8019584:	4619      	mov	r1, r3
 8019586:	4a46      	ldr	r2, [pc, #280]	; (80196a0 <etharp_output+0x200>)
 8019588:	460b      	mov	r3, r1
 801958a:	005b      	lsls	r3, r3, #1
 801958c:	440b      	add	r3, r1
 801958e:	00db      	lsls	r3, r3, #3
 8019590:	4413      	add	r3, r2
 8019592:	3314      	adds	r3, #20
 8019594:	781b      	ldrb	r3, [r3, #0]
 8019596:	2b01      	cmp	r3, #1
 8019598:	d925      	bls.n	80195e6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801959a:	4b40      	ldr	r3, [pc, #256]	; (801969c <etharp_output+0x1fc>)
 801959c:	781b      	ldrb	r3, [r3, #0]
 801959e:	4619      	mov	r1, r3
 80195a0:	4a3f      	ldr	r2, [pc, #252]	; (80196a0 <etharp_output+0x200>)
 80195a2:	460b      	mov	r3, r1
 80195a4:	005b      	lsls	r3, r3, #1
 80195a6:	440b      	add	r3, r1
 80195a8:	00db      	lsls	r3, r3, #3
 80195aa:	4413      	add	r3, r2
 80195ac:	3308      	adds	r3, #8
 80195ae:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80195b0:	68fa      	ldr	r2, [r7, #12]
 80195b2:	429a      	cmp	r2, r3
 80195b4:	d117      	bne.n	80195e6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80195b6:	69bb      	ldr	r3, [r7, #24]
 80195b8:	681a      	ldr	r2, [r3, #0]
 80195ba:	4b38      	ldr	r3, [pc, #224]	; (801969c <etharp_output+0x1fc>)
 80195bc:	781b      	ldrb	r3, [r3, #0]
 80195be:	4618      	mov	r0, r3
 80195c0:	4937      	ldr	r1, [pc, #220]	; (80196a0 <etharp_output+0x200>)
 80195c2:	4603      	mov	r3, r0
 80195c4:	005b      	lsls	r3, r3, #1
 80195c6:	4403      	add	r3, r0
 80195c8:	00db      	lsls	r3, r3, #3
 80195ca:	440b      	add	r3, r1
 80195cc:	3304      	adds	r3, #4
 80195ce:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80195d0:	429a      	cmp	r2, r3
 80195d2:	d108      	bne.n	80195e6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80195d4:	4b31      	ldr	r3, [pc, #196]	; (801969c <etharp_output+0x1fc>)
 80195d6:	781b      	ldrb	r3, [r3, #0]
 80195d8:	461a      	mov	r2, r3
 80195da:	68b9      	ldr	r1, [r7, #8]
 80195dc:	68f8      	ldr	r0, [r7, #12]
 80195de:	f7ff fec5 	bl	801936c <etharp_output_to_arp_index>
 80195e2:	4603      	mov	r3, r0
 80195e4:	e04a      	b.n	801967c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80195e6:	2300      	movs	r3, #0
 80195e8:	75fb      	strb	r3, [r7, #23]
 80195ea:	e031      	b.n	8019650 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80195ec:	7dfa      	ldrb	r2, [r7, #23]
 80195ee:	492c      	ldr	r1, [pc, #176]	; (80196a0 <etharp_output+0x200>)
 80195f0:	4613      	mov	r3, r2
 80195f2:	005b      	lsls	r3, r3, #1
 80195f4:	4413      	add	r3, r2
 80195f6:	00db      	lsls	r3, r3, #3
 80195f8:	440b      	add	r3, r1
 80195fa:	3314      	adds	r3, #20
 80195fc:	781b      	ldrb	r3, [r3, #0]
 80195fe:	2b01      	cmp	r3, #1
 8019600:	d923      	bls.n	801964a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8019602:	7dfa      	ldrb	r2, [r7, #23]
 8019604:	4926      	ldr	r1, [pc, #152]	; (80196a0 <etharp_output+0x200>)
 8019606:	4613      	mov	r3, r2
 8019608:	005b      	lsls	r3, r3, #1
 801960a:	4413      	add	r3, r2
 801960c:	00db      	lsls	r3, r3, #3
 801960e:	440b      	add	r3, r1
 8019610:	3308      	adds	r3, #8
 8019612:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8019614:	68fa      	ldr	r2, [r7, #12]
 8019616:	429a      	cmp	r2, r3
 8019618:	d117      	bne.n	801964a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801961a:	69bb      	ldr	r3, [r7, #24]
 801961c:	6819      	ldr	r1, [r3, #0]
 801961e:	7dfa      	ldrb	r2, [r7, #23]
 8019620:	481f      	ldr	r0, [pc, #124]	; (80196a0 <etharp_output+0x200>)
 8019622:	4613      	mov	r3, r2
 8019624:	005b      	lsls	r3, r3, #1
 8019626:	4413      	add	r3, r2
 8019628:	00db      	lsls	r3, r3, #3
 801962a:	4403      	add	r3, r0
 801962c:	3304      	adds	r3, #4
 801962e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8019630:	4299      	cmp	r1, r3
 8019632:	d10a      	bne.n	801964a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8019634:	4a19      	ldr	r2, [pc, #100]	; (801969c <etharp_output+0x1fc>)
 8019636:	7dfb      	ldrb	r3, [r7, #23]
 8019638:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801963a:	7dfb      	ldrb	r3, [r7, #23]
 801963c:	461a      	mov	r2, r3
 801963e:	68b9      	ldr	r1, [r7, #8]
 8019640:	68f8      	ldr	r0, [r7, #12]
 8019642:	f7ff fe93 	bl	801936c <etharp_output_to_arp_index>
 8019646:	4603      	mov	r3, r0
 8019648:	e018      	b.n	801967c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801964a:	7dfb      	ldrb	r3, [r7, #23]
 801964c:	3301      	adds	r3, #1
 801964e:	75fb      	strb	r3, [r7, #23]
 8019650:	7dfb      	ldrb	r3, [r7, #23]
 8019652:	2b09      	cmp	r3, #9
 8019654:	d9ca      	bls.n	80195ec <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8019656:	68ba      	ldr	r2, [r7, #8]
 8019658:	69b9      	ldr	r1, [r7, #24]
 801965a:	68f8      	ldr	r0, [r7, #12]
 801965c:	f000 f822 	bl	80196a4 <etharp_query>
 8019660:	4603      	mov	r3, r0
 8019662:	e00b      	b.n	801967c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8019664:	68fb      	ldr	r3, [r7, #12]
 8019666:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801966a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801966e:	9300      	str	r3, [sp, #0]
 8019670:	69fb      	ldr	r3, [r7, #28]
 8019672:	68b9      	ldr	r1, [r7, #8]
 8019674:	68f8      	ldr	r0, [r7, #12]
 8019676:	f001 fd45 	bl	801b104 <ethernet_output>
 801967a:	4603      	mov	r3, r0
}
 801967c:	4618      	mov	r0, r3
 801967e:	3720      	adds	r7, #32
 8019680:	46bd      	mov	sp, r7
 8019682:	bd80      	pop	{r7, pc}
 8019684:	0801fafc 	.word	0x0801fafc
 8019688:	0801fc4c 	.word	0x0801fc4c
 801968c:	0801fb74 	.word	0x0801fb74
 8019690:	0801fc9c 	.word	0x0801fc9c
 8019694:	0801fc3c 	.word	0x0801fc3c
 8019698:	080203b4 	.word	0x080203b4
 801969c:	200111d8 	.word	0x200111d8
 80196a0:	200110e8 	.word	0x200110e8

080196a4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80196a4:	b580      	push	{r7, lr}
 80196a6:	b08c      	sub	sp, #48	; 0x30
 80196a8:	af02      	add	r7, sp, #8
 80196aa:	60f8      	str	r0, [r7, #12]
 80196ac:	60b9      	str	r1, [r7, #8]
 80196ae:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80196b0:	68fb      	ldr	r3, [r7, #12]
 80196b2:	3326      	adds	r3, #38	; 0x26
 80196b4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80196b6:	23ff      	movs	r3, #255	; 0xff
 80196b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 80196bc:	2300      	movs	r3, #0
 80196be:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80196c0:	68bb      	ldr	r3, [r7, #8]
 80196c2:	681b      	ldr	r3, [r3, #0]
 80196c4:	68f9      	ldr	r1, [r7, #12]
 80196c6:	4618      	mov	r0, r3
 80196c8:	f000 fe0e 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 80196cc:	4603      	mov	r3, r0
 80196ce:	2b00      	cmp	r3, #0
 80196d0:	d10c      	bne.n	80196ec <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80196d2:	68bb      	ldr	r3, [r7, #8]
 80196d4:	681b      	ldr	r3, [r3, #0]
 80196d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80196da:	2be0      	cmp	r3, #224	; 0xe0
 80196dc:	d006      	beq.n	80196ec <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80196de:	68bb      	ldr	r3, [r7, #8]
 80196e0:	2b00      	cmp	r3, #0
 80196e2:	d003      	beq.n	80196ec <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80196e4:	68bb      	ldr	r3, [r7, #8]
 80196e6:	681b      	ldr	r3, [r3, #0]
 80196e8:	2b00      	cmp	r3, #0
 80196ea:	d102      	bne.n	80196f2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80196ec:	f06f 030f 	mvn.w	r3, #15
 80196f0:	e101      	b.n	80198f6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80196f2:	68fa      	ldr	r2, [r7, #12]
 80196f4:	2101      	movs	r1, #1
 80196f6:	68b8      	ldr	r0, [r7, #8]
 80196f8:	f7ff fb60 	bl	8018dbc <etharp_find_entry>
 80196fc:	4603      	mov	r3, r0
 80196fe:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8019700:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8019704:	2b00      	cmp	r3, #0
 8019706:	da02      	bge.n	801970e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8019708:	8a7b      	ldrh	r3, [r7, #18]
 801970a:	b25b      	sxtb	r3, r3
 801970c:	e0f3      	b.n	80198f6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801970e:	8a7b      	ldrh	r3, [r7, #18]
 8019710:	2b7e      	cmp	r3, #126	; 0x7e
 8019712:	d906      	bls.n	8019722 <etharp_query+0x7e>
 8019714:	4b7a      	ldr	r3, [pc, #488]	; (8019900 <etharp_query+0x25c>)
 8019716:	f240 32c1 	movw	r2, #961	; 0x3c1
 801971a:	497a      	ldr	r1, [pc, #488]	; (8019904 <etharp_query+0x260>)
 801971c:	487a      	ldr	r0, [pc, #488]	; (8019908 <etharp_query+0x264>)
 801971e:	f001 ff39 	bl	801b594 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8019722:	8a7b      	ldrh	r3, [r7, #18]
 8019724:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8019726:	7c7a      	ldrb	r2, [r7, #17]
 8019728:	4978      	ldr	r1, [pc, #480]	; (801990c <etharp_query+0x268>)
 801972a:	4613      	mov	r3, r2
 801972c:	005b      	lsls	r3, r3, #1
 801972e:	4413      	add	r3, r2
 8019730:	00db      	lsls	r3, r3, #3
 8019732:	440b      	add	r3, r1
 8019734:	3314      	adds	r3, #20
 8019736:	781b      	ldrb	r3, [r3, #0]
 8019738:	2b00      	cmp	r3, #0
 801973a:	d115      	bne.n	8019768 <etharp_query+0xc4>
    is_new_entry = 1;
 801973c:	2301      	movs	r3, #1
 801973e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8019740:	7c7a      	ldrb	r2, [r7, #17]
 8019742:	4972      	ldr	r1, [pc, #456]	; (801990c <etharp_query+0x268>)
 8019744:	4613      	mov	r3, r2
 8019746:	005b      	lsls	r3, r3, #1
 8019748:	4413      	add	r3, r2
 801974a:	00db      	lsls	r3, r3, #3
 801974c:	440b      	add	r3, r1
 801974e:	3314      	adds	r3, #20
 8019750:	2201      	movs	r2, #1
 8019752:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8019754:	7c7a      	ldrb	r2, [r7, #17]
 8019756:	496d      	ldr	r1, [pc, #436]	; (801990c <etharp_query+0x268>)
 8019758:	4613      	mov	r3, r2
 801975a:	005b      	lsls	r3, r3, #1
 801975c:	4413      	add	r3, r2
 801975e:	00db      	lsls	r3, r3, #3
 8019760:	440b      	add	r3, r1
 8019762:	3308      	adds	r3, #8
 8019764:	68fa      	ldr	r2, [r7, #12]
 8019766:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8019768:	7c7a      	ldrb	r2, [r7, #17]
 801976a:	4968      	ldr	r1, [pc, #416]	; (801990c <etharp_query+0x268>)
 801976c:	4613      	mov	r3, r2
 801976e:	005b      	lsls	r3, r3, #1
 8019770:	4413      	add	r3, r2
 8019772:	00db      	lsls	r3, r3, #3
 8019774:	440b      	add	r3, r1
 8019776:	3314      	adds	r3, #20
 8019778:	781b      	ldrb	r3, [r3, #0]
 801977a:	2b01      	cmp	r3, #1
 801977c:	d011      	beq.n	80197a2 <etharp_query+0xfe>
 801977e:	7c7a      	ldrb	r2, [r7, #17]
 8019780:	4962      	ldr	r1, [pc, #392]	; (801990c <etharp_query+0x268>)
 8019782:	4613      	mov	r3, r2
 8019784:	005b      	lsls	r3, r3, #1
 8019786:	4413      	add	r3, r2
 8019788:	00db      	lsls	r3, r3, #3
 801978a:	440b      	add	r3, r1
 801978c:	3314      	adds	r3, #20
 801978e:	781b      	ldrb	r3, [r3, #0]
 8019790:	2b01      	cmp	r3, #1
 8019792:	d806      	bhi.n	80197a2 <etharp_query+0xfe>
 8019794:	4b5a      	ldr	r3, [pc, #360]	; (8019900 <etharp_query+0x25c>)
 8019796:	f240 32cd 	movw	r2, #973	; 0x3cd
 801979a:	495d      	ldr	r1, [pc, #372]	; (8019910 <etharp_query+0x26c>)
 801979c:	485a      	ldr	r0, [pc, #360]	; (8019908 <etharp_query+0x264>)
 801979e:	f001 fef9 	bl	801b594 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80197a2:	6a3b      	ldr	r3, [r7, #32]
 80197a4:	2b00      	cmp	r3, #0
 80197a6:	d102      	bne.n	80197ae <etharp_query+0x10a>
 80197a8:	687b      	ldr	r3, [r7, #4]
 80197aa:	2b00      	cmp	r3, #0
 80197ac:	d10c      	bne.n	80197c8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80197ae:	68b9      	ldr	r1, [r7, #8]
 80197b0:	68f8      	ldr	r0, [r7, #12]
 80197b2:	f000 f963 	bl	8019a7c <etharp_request>
 80197b6:	4603      	mov	r3, r0
 80197b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80197bc:	687b      	ldr	r3, [r7, #4]
 80197be:	2b00      	cmp	r3, #0
 80197c0:	d102      	bne.n	80197c8 <etharp_query+0x124>
      return result;
 80197c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80197c6:	e096      	b.n	80198f6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80197c8:	687b      	ldr	r3, [r7, #4]
 80197ca:	2b00      	cmp	r3, #0
 80197cc:	d106      	bne.n	80197dc <etharp_query+0x138>
 80197ce:	4b4c      	ldr	r3, [pc, #304]	; (8019900 <etharp_query+0x25c>)
 80197d0:	f240 32e1 	movw	r2, #993	; 0x3e1
 80197d4:	494f      	ldr	r1, [pc, #316]	; (8019914 <etharp_query+0x270>)
 80197d6:	484c      	ldr	r0, [pc, #304]	; (8019908 <etharp_query+0x264>)
 80197d8:	f001 fedc 	bl	801b594 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80197dc:	7c7a      	ldrb	r2, [r7, #17]
 80197de:	494b      	ldr	r1, [pc, #300]	; (801990c <etharp_query+0x268>)
 80197e0:	4613      	mov	r3, r2
 80197e2:	005b      	lsls	r3, r3, #1
 80197e4:	4413      	add	r3, r2
 80197e6:	00db      	lsls	r3, r3, #3
 80197e8:	440b      	add	r3, r1
 80197ea:	3314      	adds	r3, #20
 80197ec:	781b      	ldrb	r3, [r3, #0]
 80197ee:	2b01      	cmp	r3, #1
 80197f0:	d917      	bls.n	8019822 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80197f2:	4a49      	ldr	r2, [pc, #292]	; (8019918 <etharp_query+0x274>)
 80197f4:	7c7b      	ldrb	r3, [r7, #17]
 80197f6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80197f8:	7c7a      	ldrb	r2, [r7, #17]
 80197fa:	4613      	mov	r3, r2
 80197fc:	005b      	lsls	r3, r3, #1
 80197fe:	4413      	add	r3, r2
 8019800:	00db      	lsls	r3, r3, #3
 8019802:	3308      	adds	r3, #8
 8019804:	4a41      	ldr	r2, [pc, #260]	; (801990c <etharp_query+0x268>)
 8019806:	4413      	add	r3, r2
 8019808:	3304      	adds	r3, #4
 801980a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801980e:	9200      	str	r2, [sp, #0]
 8019810:	697a      	ldr	r2, [r7, #20]
 8019812:	6879      	ldr	r1, [r7, #4]
 8019814:	68f8      	ldr	r0, [r7, #12]
 8019816:	f001 fc75 	bl	801b104 <ethernet_output>
 801981a:	4603      	mov	r3, r0
 801981c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8019820:	e067      	b.n	80198f2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8019822:	7c7a      	ldrb	r2, [r7, #17]
 8019824:	4939      	ldr	r1, [pc, #228]	; (801990c <etharp_query+0x268>)
 8019826:	4613      	mov	r3, r2
 8019828:	005b      	lsls	r3, r3, #1
 801982a:	4413      	add	r3, r2
 801982c:	00db      	lsls	r3, r3, #3
 801982e:	440b      	add	r3, r1
 8019830:	3314      	adds	r3, #20
 8019832:	781b      	ldrb	r3, [r3, #0]
 8019834:	2b01      	cmp	r3, #1
 8019836:	d15c      	bne.n	80198f2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8019838:	2300      	movs	r3, #0
 801983a:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801983c:	687b      	ldr	r3, [r7, #4]
 801983e:	61fb      	str	r3, [r7, #28]
    while (p) {
 8019840:	e01c      	b.n	801987c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8019842:	69fb      	ldr	r3, [r7, #28]
 8019844:	895a      	ldrh	r2, [r3, #10]
 8019846:	69fb      	ldr	r3, [r7, #28]
 8019848:	891b      	ldrh	r3, [r3, #8]
 801984a:	429a      	cmp	r2, r3
 801984c:	d10a      	bne.n	8019864 <etharp_query+0x1c0>
 801984e:	69fb      	ldr	r3, [r7, #28]
 8019850:	681b      	ldr	r3, [r3, #0]
 8019852:	2b00      	cmp	r3, #0
 8019854:	d006      	beq.n	8019864 <etharp_query+0x1c0>
 8019856:	4b2a      	ldr	r3, [pc, #168]	; (8019900 <etharp_query+0x25c>)
 8019858:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801985c:	492f      	ldr	r1, [pc, #188]	; (801991c <etharp_query+0x278>)
 801985e:	482a      	ldr	r0, [pc, #168]	; (8019908 <etharp_query+0x264>)
 8019860:	f001 fe98 	bl	801b594 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8019864:	69fb      	ldr	r3, [r7, #28]
 8019866:	7b1b      	ldrb	r3, [r3, #12]
 8019868:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801986c:	2b00      	cmp	r3, #0
 801986e:	d002      	beq.n	8019876 <etharp_query+0x1d2>
        copy_needed = 1;
 8019870:	2301      	movs	r3, #1
 8019872:	61bb      	str	r3, [r7, #24]
        break;
 8019874:	e005      	b.n	8019882 <etharp_query+0x1de>
      }
      p = p->next;
 8019876:	69fb      	ldr	r3, [r7, #28]
 8019878:	681b      	ldr	r3, [r3, #0]
 801987a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801987c:	69fb      	ldr	r3, [r7, #28]
 801987e:	2b00      	cmp	r3, #0
 8019880:	d1df      	bne.n	8019842 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8019882:	69bb      	ldr	r3, [r7, #24]
 8019884:	2b00      	cmp	r3, #0
 8019886:	d007      	beq.n	8019898 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8019888:	687a      	ldr	r2, [r7, #4]
 801988a:	f44f 7120 	mov.w	r1, #640	; 0x280
 801988e:	200e      	movs	r0, #14
 8019890:	f7f8 fd52 	bl	8012338 <pbuf_clone>
 8019894:	61f8      	str	r0, [r7, #28]
 8019896:	e004      	b.n	80198a2 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8019898:	687b      	ldr	r3, [r7, #4]
 801989a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801989c:	69f8      	ldr	r0, [r7, #28]
 801989e:	f7f8 fb89 	bl	8011fb4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80198a2:	69fb      	ldr	r3, [r7, #28]
 80198a4:	2b00      	cmp	r3, #0
 80198a6:	d021      	beq.n	80198ec <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80198a8:	7c7a      	ldrb	r2, [r7, #17]
 80198aa:	4918      	ldr	r1, [pc, #96]	; (801990c <etharp_query+0x268>)
 80198ac:	4613      	mov	r3, r2
 80198ae:	005b      	lsls	r3, r3, #1
 80198b0:	4413      	add	r3, r2
 80198b2:	00db      	lsls	r3, r3, #3
 80198b4:	440b      	add	r3, r1
 80198b6:	681b      	ldr	r3, [r3, #0]
 80198b8:	2b00      	cmp	r3, #0
 80198ba:	d00a      	beq.n	80198d2 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80198bc:	7c7a      	ldrb	r2, [r7, #17]
 80198be:	4913      	ldr	r1, [pc, #76]	; (801990c <etharp_query+0x268>)
 80198c0:	4613      	mov	r3, r2
 80198c2:	005b      	lsls	r3, r3, #1
 80198c4:	4413      	add	r3, r2
 80198c6:	00db      	lsls	r3, r3, #3
 80198c8:	440b      	add	r3, r1
 80198ca:	681b      	ldr	r3, [r3, #0]
 80198cc:	4618      	mov	r0, r3
 80198ce:	f7f8 facb 	bl	8011e68 <pbuf_free>
      }
      arp_table[i].q = p;
 80198d2:	7c7a      	ldrb	r2, [r7, #17]
 80198d4:	490d      	ldr	r1, [pc, #52]	; (801990c <etharp_query+0x268>)
 80198d6:	4613      	mov	r3, r2
 80198d8:	005b      	lsls	r3, r3, #1
 80198da:	4413      	add	r3, r2
 80198dc:	00db      	lsls	r3, r3, #3
 80198de:	440b      	add	r3, r1
 80198e0:	69fa      	ldr	r2, [r7, #28]
 80198e2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80198e4:	2300      	movs	r3, #0
 80198e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80198ea:	e002      	b.n	80198f2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80198ec:	23ff      	movs	r3, #255	; 0xff
 80198ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80198f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80198f6:	4618      	mov	r0, r3
 80198f8:	3728      	adds	r7, #40	; 0x28
 80198fa:	46bd      	mov	sp, r7
 80198fc:	bd80      	pop	{r7, pc}
 80198fe:	bf00      	nop
 8019900:	0801fafc 	.word	0x0801fafc
 8019904:	0801fca8 	.word	0x0801fca8
 8019908:	0801fb74 	.word	0x0801fb74
 801990c:	200110e8 	.word	0x200110e8
 8019910:	0801fcb8 	.word	0x0801fcb8
 8019914:	0801fc9c 	.word	0x0801fc9c
 8019918:	200111d8 	.word	0x200111d8
 801991c:	0801fce0 	.word	0x0801fce0

08019920 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8019920:	b580      	push	{r7, lr}
 8019922:	b08a      	sub	sp, #40	; 0x28
 8019924:	af02      	add	r7, sp, #8
 8019926:	60f8      	str	r0, [r7, #12]
 8019928:	60b9      	str	r1, [r7, #8]
 801992a:	607a      	str	r2, [r7, #4]
 801992c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801992e:	2300      	movs	r3, #0
 8019930:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019932:	68fb      	ldr	r3, [r7, #12]
 8019934:	2b00      	cmp	r3, #0
 8019936:	d106      	bne.n	8019946 <etharp_raw+0x26>
 8019938:	4b3a      	ldr	r3, [pc, #232]	; (8019a24 <etharp_raw+0x104>)
 801993a:	f240 4257 	movw	r2, #1111	; 0x457
 801993e:	493a      	ldr	r1, [pc, #232]	; (8019a28 <etharp_raw+0x108>)
 8019940:	483a      	ldr	r0, [pc, #232]	; (8019a2c <etharp_raw+0x10c>)
 8019942:	f001 fe27 	bl	801b594 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8019946:	f44f 7220 	mov.w	r2, #640	; 0x280
 801994a:	211c      	movs	r1, #28
 801994c:	200e      	movs	r0, #14
 801994e:	f7f7 ff75 	bl	801183c <pbuf_alloc>
 8019952:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8019954:	69bb      	ldr	r3, [r7, #24]
 8019956:	2b00      	cmp	r3, #0
 8019958:	d102      	bne.n	8019960 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801995a:	f04f 33ff 	mov.w	r3, #4294967295
 801995e:	e05d      	b.n	8019a1c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8019960:	69bb      	ldr	r3, [r7, #24]
 8019962:	895b      	ldrh	r3, [r3, #10]
 8019964:	2b1b      	cmp	r3, #27
 8019966:	d806      	bhi.n	8019976 <etharp_raw+0x56>
 8019968:	4b2e      	ldr	r3, [pc, #184]	; (8019a24 <etharp_raw+0x104>)
 801996a:	f240 4262 	movw	r2, #1122	; 0x462
 801996e:	4930      	ldr	r1, [pc, #192]	; (8019a30 <etharp_raw+0x110>)
 8019970:	482e      	ldr	r0, [pc, #184]	; (8019a2c <etharp_raw+0x10c>)
 8019972:	f001 fe0f 	bl	801b594 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8019976:	69bb      	ldr	r3, [r7, #24]
 8019978:	685b      	ldr	r3, [r3, #4]
 801997a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801997c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801997e:	4618      	mov	r0, r3
 8019980:	f7f6 fe4e 	bl	8010620 <lwip_htons>
 8019984:	4603      	mov	r3, r0
 8019986:	461a      	mov	r2, r3
 8019988:	697b      	ldr	r3, [r7, #20]
 801998a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801998c:	68fb      	ldr	r3, [r7, #12]
 801998e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019992:	2b06      	cmp	r3, #6
 8019994:	d006      	beq.n	80199a4 <etharp_raw+0x84>
 8019996:	4b23      	ldr	r3, [pc, #140]	; (8019a24 <etharp_raw+0x104>)
 8019998:	f240 4269 	movw	r2, #1129	; 0x469
 801999c:	4925      	ldr	r1, [pc, #148]	; (8019a34 <etharp_raw+0x114>)
 801999e:	4823      	ldr	r0, [pc, #140]	; (8019a2c <etharp_raw+0x10c>)
 80199a0:	f001 fdf8 	bl	801b594 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80199a4:	697b      	ldr	r3, [r7, #20]
 80199a6:	3308      	adds	r3, #8
 80199a8:	2206      	movs	r2, #6
 80199aa:	6839      	ldr	r1, [r7, #0]
 80199ac:	4618      	mov	r0, r3
 80199ae:	f001 fddb 	bl	801b568 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80199b2:	697b      	ldr	r3, [r7, #20]
 80199b4:	3312      	adds	r3, #18
 80199b6:	2206      	movs	r2, #6
 80199b8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80199ba:	4618      	mov	r0, r3
 80199bc:	f001 fdd4 	bl	801b568 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80199c0:	697b      	ldr	r3, [r7, #20]
 80199c2:	330e      	adds	r3, #14
 80199c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80199c6:	6812      	ldr	r2, [r2, #0]
 80199c8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80199ca:	697b      	ldr	r3, [r7, #20]
 80199cc:	3318      	adds	r3, #24
 80199ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80199d0:	6812      	ldr	r2, [r2, #0]
 80199d2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80199d4:	697b      	ldr	r3, [r7, #20]
 80199d6:	2200      	movs	r2, #0
 80199d8:	701a      	strb	r2, [r3, #0]
 80199da:	2200      	movs	r2, #0
 80199dc:	f042 0201 	orr.w	r2, r2, #1
 80199e0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80199e2:	697b      	ldr	r3, [r7, #20]
 80199e4:	2200      	movs	r2, #0
 80199e6:	f042 0208 	orr.w	r2, r2, #8
 80199ea:	709a      	strb	r2, [r3, #2]
 80199ec:	2200      	movs	r2, #0
 80199ee:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80199f0:	697b      	ldr	r3, [r7, #20]
 80199f2:	2206      	movs	r2, #6
 80199f4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80199f6:	697b      	ldr	r3, [r7, #20]
 80199f8:	2204      	movs	r2, #4
 80199fa:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80199fc:	f640 0306 	movw	r3, #2054	; 0x806
 8019a00:	9300      	str	r3, [sp, #0]
 8019a02:	687b      	ldr	r3, [r7, #4]
 8019a04:	68ba      	ldr	r2, [r7, #8]
 8019a06:	69b9      	ldr	r1, [r7, #24]
 8019a08:	68f8      	ldr	r0, [r7, #12]
 8019a0a:	f001 fb7b 	bl	801b104 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8019a0e:	69b8      	ldr	r0, [r7, #24]
 8019a10:	f7f8 fa2a 	bl	8011e68 <pbuf_free>
  p = NULL;
 8019a14:	2300      	movs	r3, #0
 8019a16:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8019a18:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019a1c:	4618      	mov	r0, r3
 8019a1e:	3720      	adds	r7, #32
 8019a20:	46bd      	mov	sp, r7
 8019a22:	bd80      	pop	{r7, pc}
 8019a24:	0801fafc 	.word	0x0801fafc
 8019a28:	0801fc4c 	.word	0x0801fc4c
 8019a2c:	0801fb74 	.word	0x0801fb74
 8019a30:	0801fcfc 	.word	0x0801fcfc
 8019a34:	0801fd30 	.word	0x0801fd30

08019a38 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8019a38:	b580      	push	{r7, lr}
 8019a3a:	b088      	sub	sp, #32
 8019a3c:	af04      	add	r7, sp, #16
 8019a3e:	60f8      	str	r0, [r7, #12]
 8019a40:	60b9      	str	r1, [r7, #8]
 8019a42:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8019a4a:	68fb      	ldr	r3, [r7, #12]
 8019a4c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8019a50:	68fb      	ldr	r3, [r7, #12]
 8019a52:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019a54:	2201      	movs	r2, #1
 8019a56:	9203      	str	r2, [sp, #12]
 8019a58:	68ba      	ldr	r2, [r7, #8]
 8019a5a:	9202      	str	r2, [sp, #8]
 8019a5c:	4a06      	ldr	r2, [pc, #24]	; (8019a78 <etharp_request_dst+0x40>)
 8019a5e:	9201      	str	r2, [sp, #4]
 8019a60:	9300      	str	r3, [sp, #0]
 8019a62:	4603      	mov	r3, r0
 8019a64:	687a      	ldr	r2, [r7, #4]
 8019a66:	68f8      	ldr	r0, [r7, #12]
 8019a68:	f7ff ff5a 	bl	8019920 <etharp_raw>
 8019a6c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8019a6e:	4618      	mov	r0, r3
 8019a70:	3710      	adds	r7, #16
 8019a72:	46bd      	mov	sp, r7
 8019a74:	bd80      	pop	{r7, pc}
 8019a76:	bf00      	nop
 8019a78:	080203bc 	.word	0x080203bc

08019a7c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8019a7c:	b580      	push	{r7, lr}
 8019a7e:	b082      	sub	sp, #8
 8019a80:	af00      	add	r7, sp, #0
 8019a82:	6078      	str	r0, [r7, #4]
 8019a84:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8019a86:	4a05      	ldr	r2, [pc, #20]	; (8019a9c <etharp_request+0x20>)
 8019a88:	6839      	ldr	r1, [r7, #0]
 8019a8a:	6878      	ldr	r0, [r7, #4]
 8019a8c:	f7ff ffd4 	bl	8019a38 <etharp_request_dst>
 8019a90:	4603      	mov	r3, r0
}
 8019a92:	4618      	mov	r0, r3
 8019a94:	3708      	adds	r7, #8
 8019a96:	46bd      	mov	sp, r7
 8019a98:	bd80      	pop	{r7, pc}
 8019a9a:	bf00      	nop
 8019a9c:	080203b4 	.word	0x080203b4

08019aa0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8019aa0:	b580      	push	{r7, lr}
 8019aa2:	b08e      	sub	sp, #56	; 0x38
 8019aa4:	af04      	add	r7, sp, #16
 8019aa6:	6078      	str	r0, [r7, #4]
 8019aa8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8019aaa:	4b79      	ldr	r3, [pc, #484]	; (8019c90 <icmp_input+0x1f0>)
 8019aac:	689b      	ldr	r3, [r3, #8]
 8019aae:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8019ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019ab2:	781b      	ldrb	r3, [r3, #0]
 8019ab4:	f003 030f 	and.w	r3, r3, #15
 8019ab8:	b2db      	uxtb	r3, r3
 8019aba:	009b      	lsls	r3, r3, #2
 8019abc:	b2db      	uxtb	r3, r3
 8019abe:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8019ac0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019ac2:	2b13      	cmp	r3, #19
 8019ac4:	f240 80cd 	bls.w	8019c62 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8019ac8:	687b      	ldr	r3, [r7, #4]
 8019aca:	895b      	ldrh	r3, [r3, #10]
 8019acc:	2b03      	cmp	r3, #3
 8019ace:	f240 80ca 	bls.w	8019c66 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8019ad2:	687b      	ldr	r3, [r7, #4]
 8019ad4:	685b      	ldr	r3, [r3, #4]
 8019ad6:	781b      	ldrb	r3, [r3, #0]
 8019ad8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8019adc:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	f000 80b7 	beq.w	8019c54 <icmp_input+0x1b4>
 8019ae6:	2b08      	cmp	r3, #8
 8019ae8:	f040 80b7 	bne.w	8019c5a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8019aec:	4b69      	ldr	r3, [pc, #420]	; (8019c94 <icmp_input+0x1f4>)
 8019aee:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019af0:	4b67      	ldr	r3, [pc, #412]	; (8019c90 <icmp_input+0x1f0>)
 8019af2:	695b      	ldr	r3, [r3, #20]
 8019af4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019af8:	2be0      	cmp	r3, #224	; 0xe0
 8019afa:	f000 80bb 	beq.w	8019c74 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8019afe:	4b64      	ldr	r3, [pc, #400]	; (8019c90 <icmp_input+0x1f0>)
 8019b00:	695b      	ldr	r3, [r3, #20]
 8019b02:	4a63      	ldr	r2, [pc, #396]	; (8019c90 <icmp_input+0x1f0>)
 8019b04:	6812      	ldr	r2, [r2, #0]
 8019b06:	4611      	mov	r1, r2
 8019b08:	4618      	mov	r0, r3
 8019b0a:	f000 fbed 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 8019b0e:	4603      	mov	r3, r0
 8019b10:	2b00      	cmp	r3, #0
 8019b12:	f040 80b1 	bne.w	8019c78 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8019b16:	687b      	ldr	r3, [r7, #4]
 8019b18:	891b      	ldrh	r3, [r3, #8]
 8019b1a:	2b07      	cmp	r3, #7
 8019b1c:	f240 80a5 	bls.w	8019c6a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8019b20:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b22:	330e      	adds	r3, #14
 8019b24:	4619      	mov	r1, r3
 8019b26:	6878      	ldr	r0, [r7, #4]
 8019b28:	f7f8 f8d6 	bl	8011cd8 <pbuf_add_header>
 8019b2c:	4603      	mov	r3, r0
 8019b2e:	2b00      	cmp	r3, #0
 8019b30:	d04b      	beq.n	8019bca <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8019b32:	687b      	ldr	r3, [r7, #4]
 8019b34:	891a      	ldrh	r2, [r3, #8]
 8019b36:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b38:	4413      	add	r3, r2
 8019b3a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8019b3c:	687b      	ldr	r3, [r7, #4]
 8019b3e:	891b      	ldrh	r3, [r3, #8]
 8019b40:	8b7a      	ldrh	r2, [r7, #26]
 8019b42:	429a      	cmp	r2, r3
 8019b44:	f0c0 809a 	bcc.w	8019c7c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8019b48:	8b7b      	ldrh	r3, [r7, #26]
 8019b4a:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019b4e:	4619      	mov	r1, r3
 8019b50:	200e      	movs	r0, #14
 8019b52:	f7f7 fe73 	bl	801183c <pbuf_alloc>
 8019b56:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8019b58:	697b      	ldr	r3, [r7, #20]
 8019b5a:	2b00      	cmp	r3, #0
 8019b5c:	f000 8090 	beq.w	8019c80 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8019b60:	697b      	ldr	r3, [r7, #20]
 8019b62:	895b      	ldrh	r3, [r3, #10]
 8019b64:	461a      	mov	r2, r3
 8019b66:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b68:	3308      	adds	r3, #8
 8019b6a:	429a      	cmp	r2, r3
 8019b6c:	d203      	bcs.n	8019b76 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8019b6e:	6978      	ldr	r0, [r7, #20]
 8019b70:	f7f8 f97a 	bl	8011e68 <pbuf_free>
          goto icmperr;
 8019b74:	e085      	b.n	8019c82 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8019b76:	697b      	ldr	r3, [r7, #20]
 8019b78:	685b      	ldr	r3, [r3, #4]
 8019b7a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8019b7c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8019b7e:	4618      	mov	r0, r3
 8019b80:	f001 fcf2 	bl	801b568 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8019b84:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b86:	4619      	mov	r1, r3
 8019b88:	6978      	ldr	r0, [r7, #20]
 8019b8a:	f7f8 f8b5 	bl	8011cf8 <pbuf_remove_header>
 8019b8e:	4603      	mov	r3, r0
 8019b90:	2b00      	cmp	r3, #0
 8019b92:	d009      	beq.n	8019ba8 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8019b94:	4b40      	ldr	r3, [pc, #256]	; (8019c98 <icmp_input+0x1f8>)
 8019b96:	22b6      	movs	r2, #182	; 0xb6
 8019b98:	4940      	ldr	r1, [pc, #256]	; (8019c9c <icmp_input+0x1fc>)
 8019b9a:	4841      	ldr	r0, [pc, #260]	; (8019ca0 <icmp_input+0x200>)
 8019b9c:	f001 fcfa 	bl	801b594 <iprintf>
          pbuf_free(r);
 8019ba0:	6978      	ldr	r0, [r7, #20]
 8019ba2:	f7f8 f961 	bl	8011e68 <pbuf_free>
          goto icmperr;
 8019ba6:	e06c      	b.n	8019c82 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8019ba8:	6879      	ldr	r1, [r7, #4]
 8019baa:	6978      	ldr	r0, [r7, #20]
 8019bac:	f7f8 fa80 	bl	80120b0 <pbuf_copy>
 8019bb0:	4603      	mov	r3, r0
 8019bb2:	2b00      	cmp	r3, #0
 8019bb4:	d003      	beq.n	8019bbe <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8019bb6:	6978      	ldr	r0, [r7, #20]
 8019bb8:	f7f8 f956 	bl	8011e68 <pbuf_free>
          goto icmperr;
 8019bbc:	e061      	b.n	8019c82 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8019bbe:	6878      	ldr	r0, [r7, #4]
 8019bc0:	f7f8 f952 	bl	8011e68 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8019bc4:	697b      	ldr	r3, [r7, #20]
 8019bc6:	607b      	str	r3, [r7, #4]
 8019bc8:	e00f      	b.n	8019bea <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8019bca:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019bcc:	330e      	adds	r3, #14
 8019bce:	4619      	mov	r1, r3
 8019bd0:	6878      	ldr	r0, [r7, #4]
 8019bd2:	f7f8 f891 	bl	8011cf8 <pbuf_remove_header>
 8019bd6:	4603      	mov	r3, r0
 8019bd8:	2b00      	cmp	r3, #0
 8019bda:	d006      	beq.n	8019bea <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8019bdc:	4b2e      	ldr	r3, [pc, #184]	; (8019c98 <icmp_input+0x1f8>)
 8019bde:	22c7      	movs	r2, #199	; 0xc7
 8019be0:	4930      	ldr	r1, [pc, #192]	; (8019ca4 <icmp_input+0x204>)
 8019be2:	482f      	ldr	r0, [pc, #188]	; (8019ca0 <icmp_input+0x200>)
 8019be4:	f001 fcd6 	bl	801b594 <iprintf>
          goto icmperr;
 8019be8:	e04b      	b.n	8019c82 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8019bea:	687b      	ldr	r3, [r7, #4]
 8019bec:	685b      	ldr	r3, [r3, #4]
 8019bee:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8019bf0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019bf2:	4619      	mov	r1, r3
 8019bf4:	6878      	ldr	r0, [r7, #4]
 8019bf6:	f7f8 f86f 	bl	8011cd8 <pbuf_add_header>
 8019bfa:	4603      	mov	r3, r0
 8019bfc:	2b00      	cmp	r3, #0
 8019bfe:	d12b      	bne.n	8019c58 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8019c00:	687b      	ldr	r3, [r7, #4]
 8019c02:	685b      	ldr	r3, [r3, #4]
 8019c04:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8019c06:	69fb      	ldr	r3, [r7, #28]
 8019c08:	681a      	ldr	r2, [r3, #0]
 8019c0a:	68fb      	ldr	r3, [r7, #12]
 8019c0c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8019c0e:	4b20      	ldr	r3, [pc, #128]	; (8019c90 <icmp_input+0x1f0>)
 8019c10:	691a      	ldr	r2, [r3, #16]
 8019c12:	68fb      	ldr	r3, [r7, #12]
 8019c14:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8019c16:	693b      	ldr	r3, [r7, #16]
 8019c18:	2200      	movs	r2, #0
 8019c1a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8019c1c:	693b      	ldr	r3, [r7, #16]
 8019c1e:	2200      	movs	r2, #0
 8019c20:	709a      	strb	r2, [r3, #2]
 8019c22:	2200      	movs	r2, #0
 8019c24:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8019c26:	68fb      	ldr	r3, [r7, #12]
 8019c28:	22ff      	movs	r2, #255	; 0xff
 8019c2a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8019c2c:	68fb      	ldr	r3, [r7, #12]
 8019c2e:	2200      	movs	r2, #0
 8019c30:	729a      	strb	r2, [r3, #10]
 8019c32:	2200      	movs	r2, #0
 8019c34:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8019c36:	683b      	ldr	r3, [r7, #0]
 8019c38:	9302      	str	r3, [sp, #8]
 8019c3a:	2301      	movs	r3, #1
 8019c3c:	9301      	str	r3, [sp, #4]
 8019c3e:	2300      	movs	r3, #0
 8019c40:	9300      	str	r3, [sp, #0]
 8019c42:	23ff      	movs	r3, #255	; 0xff
 8019c44:	2200      	movs	r2, #0
 8019c46:	69f9      	ldr	r1, [r7, #28]
 8019c48:	6878      	ldr	r0, [r7, #4]
 8019c4a:	f000 fa75 	bl	801a138 <ip4_output_if>
 8019c4e:	4603      	mov	r3, r0
 8019c50:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8019c52:	e001      	b.n	8019c58 <icmp_input+0x1b8>
      break;
 8019c54:	bf00      	nop
 8019c56:	e000      	b.n	8019c5a <icmp_input+0x1ba>
      break;
 8019c58:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8019c5a:	6878      	ldr	r0, [r7, #4]
 8019c5c:	f7f8 f904 	bl	8011e68 <pbuf_free>
  return;
 8019c60:	e013      	b.n	8019c8a <icmp_input+0x1ea>
    goto lenerr;
 8019c62:	bf00      	nop
 8019c64:	e002      	b.n	8019c6c <icmp_input+0x1cc>
    goto lenerr;
 8019c66:	bf00      	nop
 8019c68:	e000      	b.n	8019c6c <icmp_input+0x1cc>
        goto lenerr;
 8019c6a:	bf00      	nop
lenerr:
  pbuf_free(p);
 8019c6c:	6878      	ldr	r0, [r7, #4]
 8019c6e:	f7f8 f8fb 	bl	8011e68 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019c72:	e00a      	b.n	8019c8a <icmp_input+0x1ea>
        goto icmperr;
 8019c74:	bf00      	nop
 8019c76:	e004      	b.n	8019c82 <icmp_input+0x1e2>
        goto icmperr;
 8019c78:	bf00      	nop
 8019c7a:	e002      	b.n	8019c82 <icmp_input+0x1e2>
          goto icmperr;
 8019c7c:	bf00      	nop
 8019c7e:	e000      	b.n	8019c82 <icmp_input+0x1e2>
          goto icmperr;
 8019c80:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8019c82:	6878      	ldr	r0, [r7, #4]
 8019c84:	f7f8 f8f0 	bl	8011e68 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019c88:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8019c8a:	3728      	adds	r7, #40	; 0x28
 8019c8c:	46bd      	mov	sp, r7
 8019c8e:	bd80      	pop	{r7, pc}
 8019c90:	2000d934 	.word	0x2000d934
 8019c94:	2000d948 	.word	0x2000d948
 8019c98:	0801fd74 	.word	0x0801fd74
 8019c9c:	0801fdac 	.word	0x0801fdac
 8019ca0:	0801fde4 	.word	0x0801fde4
 8019ca4:	0801fe0c 	.word	0x0801fe0c

08019ca8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8019ca8:	b580      	push	{r7, lr}
 8019caa:	b082      	sub	sp, #8
 8019cac:	af00      	add	r7, sp, #0
 8019cae:	6078      	str	r0, [r7, #4]
 8019cb0:	460b      	mov	r3, r1
 8019cb2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8019cb4:	78fb      	ldrb	r3, [r7, #3]
 8019cb6:	461a      	mov	r2, r3
 8019cb8:	2103      	movs	r1, #3
 8019cba:	6878      	ldr	r0, [r7, #4]
 8019cbc:	f000 f814 	bl	8019ce8 <icmp_send_response>
}
 8019cc0:	bf00      	nop
 8019cc2:	3708      	adds	r7, #8
 8019cc4:	46bd      	mov	sp, r7
 8019cc6:	bd80      	pop	{r7, pc}

08019cc8 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8019cc8:	b580      	push	{r7, lr}
 8019cca:	b082      	sub	sp, #8
 8019ccc:	af00      	add	r7, sp, #0
 8019cce:	6078      	str	r0, [r7, #4]
 8019cd0:	460b      	mov	r3, r1
 8019cd2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8019cd4:	78fb      	ldrb	r3, [r7, #3]
 8019cd6:	461a      	mov	r2, r3
 8019cd8:	210b      	movs	r1, #11
 8019cda:	6878      	ldr	r0, [r7, #4]
 8019cdc:	f000 f804 	bl	8019ce8 <icmp_send_response>
}
 8019ce0:	bf00      	nop
 8019ce2:	3708      	adds	r7, #8
 8019ce4:	46bd      	mov	sp, r7
 8019ce6:	bd80      	pop	{r7, pc}

08019ce8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8019ce8:	b580      	push	{r7, lr}
 8019cea:	b08c      	sub	sp, #48	; 0x30
 8019cec:	af04      	add	r7, sp, #16
 8019cee:	6078      	str	r0, [r7, #4]
 8019cf0:	460b      	mov	r3, r1
 8019cf2:	70fb      	strb	r3, [r7, #3]
 8019cf4:	4613      	mov	r3, r2
 8019cf6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8019cf8:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019cfc:	2124      	movs	r1, #36	; 0x24
 8019cfe:	2022      	movs	r0, #34	; 0x22
 8019d00:	f7f7 fd9c 	bl	801183c <pbuf_alloc>
 8019d04:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8019d06:	69fb      	ldr	r3, [r7, #28]
 8019d08:	2b00      	cmp	r3, #0
 8019d0a:	d04c      	beq.n	8019da6 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8019d0c:	69fb      	ldr	r3, [r7, #28]
 8019d0e:	895b      	ldrh	r3, [r3, #10]
 8019d10:	2b23      	cmp	r3, #35	; 0x23
 8019d12:	d806      	bhi.n	8019d22 <icmp_send_response+0x3a>
 8019d14:	4b26      	ldr	r3, [pc, #152]	; (8019db0 <icmp_send_response+0xc8>)
 8019d16:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8019d1a:	4926      	ldr	r1, [pc, #152]	; (8019db4 <icmp_send_response+0xcc>)
 8019d1c:	4826      	ldr	r0, [pc, #152]	; (8019db8 <icmp_send_response+0xd0>)
 8019d1e:	f001 fc39 	bl	801b594 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8019d22:	687b      	ldr	r3, [r7, #4]
 8019d24:	685b      	ldr	r3, [r3, #4]
 8019d26:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8019d28:	69fb      	ldr	r3, [r7, #28]
 8019d2a:	685b      	ldr	r3, [r3, #4]
 8019d2c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8019d2e:	697b      	ldr	r3, [r7, #20]
 8019d30:	78fa      	ldrb	r2, [r7, #3]
 8019d32:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8019d34:	697b      	ldr	r3, [r7, #20]
 8019d36:	78ba      	ldrb	r2, [r7, #2]
 8019d38:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8019d3a:	697b      	ldr	r3, [r7, #20]
 8019d3c:	2200      	movs	r2, #0
 8019d3e:	711a      	strb	r2, [r3, #4]
 8019d40:	2200      	movs	r2, #0
 8019d42:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8019d44:	697b      	ldr	r3, [r7, #20]
 8019d46:	2200      	movs	r2, #0
 8019d48:	719a      	strb	r2, [r3, #6]
 8019d4a:	2200      	movs	r2, #0
 8019d4c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8019d4e:	69fb      	ldr	r3, [r7, #28]
 8019d50:	685b      	ldr	r3, [r3, #4]
 8019d52:	f103 0008 	add.w	r0, r3, #8
 8019d56:	687b      	ldr	r3, [r7, #4]
 8019d58:	685b      	ldr	r3, [r3, #4]
 8019d5a:	221c      	movs	r2, #28
 8019d5c:	4619      	mov	r1, r3
 8019d5e:	f001 fc03 	bl	801b568 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8019d62:	69bb      	ldr	r3, [r7, #24]
 8019d64:	68db      	ldr	r3, [r3, #12]
 8019d66:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8019d68:	f107 030c 	add.w	r3, r7, #12
 8019d6c:	4618      	mov	r0, r3
 8019d6e:	f000 f825 	bl	8019dbc <ip4_route>
 8019d72:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8019d74:	693b      	ldr	r3, [r7, #16]
 8019d76:	2b00      	cmp	r3, #0
 8019d78:	d011      	beq.n	8019d9e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8019d7a:	697b      	ldr	r3, [r7, #20]
 8019d7c:	2200      	movs	r2, #0
 8019d7e:	709a      	strb	r2, [r3, #2]
 8019d80:	2200      	movs	r2, #0
 8019d82:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8019d84:	f107 020c 	add.w	r2, r7, #12
 8019d88:	693b      	ldr	r3, [r7, #16]
 8019d8a:	9302      	str	r3, [sp, #8]
 8019d8c:	2301      	movs	r3, #1
 8019d8e:	9301      	str	r3, [sp, #4]
 8019d90:	2300      	movs	r3, #0
 8019d92:	9300      	str	r3, [sp, #0]
 8019d94:	23ff      	movs	r3, #255	; 0xff
 8019d96:	2100      	movs	r1, #0
 8019d98:	69f8      	ldr	r0, [r7, #28]
 8019d9a:	f000 f9cd 	bl	801a138 <ip4_output_if>
  }
  pbuf_free(q);
 8019d9e:	69f8      	ldr	r0, [r7, #28]
 8019da0:	f7f8 f862 	bl	8011e68 <pbuf_free>
 8019da4:	e000      	b.n	8019da8 <icmp_send_response+0xc0>
    return;
 8019da6:	bf00      	nop
}
 8019da8:	3720      	adds	r7, #32
 8019daa:	46bd      	mov	sp, r7
 8019dac:	bd80      	pop	{r7, pc}
 8019dae:	bf00      	nop
 8019db0:	0801fd74 	.word	0x0801fd74
 8019db4:	0801fe40 	.word	0x0801fe40
 8019db8:	0801fde4 	.word	0x0801fde4

08019dbc <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8019dbc:	b480      	push	{r7}
 8019dbe:	b085      	sub	sp, #20
 8019dc0:	af00      	add	r7, sp, #0
 8019dc2:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8019dc4:	4b33      	ldr	r3, [pc, #204]	; (8019e94 <ip4_route+0xd8>)
 8019dc6:	681b      	ldr	r3, [r3, #0]
 8019dc8:	60fb      	str	r3, [r7, #12]
 8019dca:	e036      	b.n	8019e3a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8019dcc:	68fb      	ldr	r3, [r7, #12]
 8019dce:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019dd2:	f003 0301 	and.w	r3, r3, #1
 8019dd6:	b2db      	uxtb	r3, r3
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d02b      	beq.n	8019e34 <ip4_route+0x78>
 8019ddc:	68fb      	ldr	r3, [r7, #12]
 8019dde:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019de2:	089b      	lsrs	r3, r3, #2
 8019de4:	f003 0301 	and.w	r3, r3, #1
 8019de8:	b2db      	uxtb	r3, r3
 8019dea:	2b00      	cmp	r3, #0
 8019dec:	d022      	beq.n	8019e34 <ip4_route+0x78>
 8019dee:	68fb      	ldr	r3, [r7, #12]
 8019df0:	3304      	adds	r3, #4
 8019df2:	681b      	ldr	r3, [r3, #0]
 8019df4:	2b00      	cmp	r3, #0
 8019df6:	d01d      	beq.n	8019e34 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8019df8:	687b      	ldr	r3, [r7, #4]
 8019dfa:	681a      	ldr	r2, [r3, #0]
 8019dfc:	68fb      	ldr	r3, [r7, #12]
 8019dfe:	3304      	adds	r3, #4
 8019e00:	681b      	ldr	r3, [r3, #0]
 8019e02:	405a      	eors	r2, r3
 8019e04:	68fb      	ldr	r3, [r7, #12]
 8019e06:	3308      	adds	r3, #8
 8019e08:	681b      	ldr	r3, [r3, #0]
 8019e0a:	4013      	ands	r3, r2
 8019e0c:	2b00      	cmp	r3, #0
 8019e0e:	d101      	bne.n	8019e14 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8019e10:	68fb      	ldr	r3, [r7, #12]
 8019e12:	e038      	b.n	8019e86 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8019e14:	68fb      	ldr	r3, [r7, #12]
 8019e16:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019e1a:	f003 0302 	and.w	r3, r3, #2
 8019e1e:	2b00      	cmp	r3, #0
 8019e20:	d108      	bne.n	8019e34 <ip4_route+0x78>
 8019e22:	687b      	ldr	r3, [r7, #4]
 8019e24:	681a      	ldr	r2, [r3, #0]
 8019e26:	68fb      	ldr	r3, [r7, #12]
 8019e28:	330c      	adds	r3, #12
 8019e2a:	681b      	ldr	r3, [r3, #0]
 8019e2c:	429a      	cmp	r2, r3
 8019e2e:	d101      	bne.n	8019e34 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8019e30:	68fb      	ldr	r3, [r7, #12]
 8019e32:	e028      	b.n	8019e86 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8019e34:	68fb      	ldr	r3, [r7, #12]
 8019e36:	681b      	ldr	r3, [r3, #0]
 8019e38:	60fb      	str	r3, [r7, #12]
 8019e3a:	68fb      	ldr	r3, [r7, #12]
 8019e3c:	2b00      	cmp	r3, #0
 8019e3e:	d1c5      	bne.n	8019dcc <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019e40:	4b15      	ldr	r3, [pc, #84]	; (8019e98 <ip4_route+0xdc>)
 8019e42:	681b      	ldr	r3, [r3, #0]
 8019e44:	2b00      	cmp	r3, #0
 8019e46:	d01a      	beq.n	8019e7e <ip4_route+0xc2>
 8019e48:	4b13      	ldr	r3, [pc, #76]	; (8019e98 <ip4_route+0xdc>)
 8019e4a:	681b      	ldr	r3, [r3, #0]
 8019e4c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019e50:	f003 0301 	and.w	r3, r3, #1
 8019e54:	2b00      	cmp	r3, #0
 8019e56:	d012      	beq.n	8019e7e <ip4_route+0xc2>
 8019e58:	4b0f      	ldr	r3, [pc, #60]	; (8019e98 <ip4_route+0xdc>)
 8019e5a:	681b      	ldr	r3, [r3, #0]
 8019e5c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019e60:	f003 0304 	and.w	r3, r3, #4
 8019e64:	2b00      	cmp	r3, #0
 8019e66:	d00a      	beq.n	8019e7e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8019e68:	4b0b      	ldr	r3, [pc, #44]	; (8019e98 <ip4_route+0xdc>)
 8019e6a:	681b      	ldr	r3, [r3, #0]
 8019e6c:	3304      	adds	r3, #4
 8019e6e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019e70:	2b00      	cmp	r3, #0
 8019e72:	d004      	beq.n	8019e7e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8019e74:	687b      	ldr	r3, [r7, #4]
 8019e76:	681b      	ldr	r3, [r3, #0]
 8019e78:	b2db      	uxtb	r3, r3
 8019e7a:	2b7f      	cmp	r3, #127	; 0x7f
 8019e7c:	d101      	bne.n	8019e82 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8019e7e:	2300      	movs	r3, #0
 8019e80:	e001      	b.n	8019e86 <ip4_route+0xca>
  }

  return netif_default;
 8019e82:	4b05      	ldr	r3, [pc, #20]	; (8019e98 <ip4_route+0xdc>)
 8019e84:	681b      	ldr	r3, [r3, #0]
}
 8019e86:	4618      	mov	r0, r3
 8019e88:	3714      	adds	r7, #20
 8019e8a:	46bd      	mov	sp, r7
 8019e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e90:	4770      	bx	lr
 8019e92:	bf00      	nop
 8019e94:	2001107c 	.word	0x2001107c
 8019e98:	20011080 	.word	0x20011080

08019e9c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8019e9c:	b580      	push	{r7, lr}
 8019e9e:	b082      	sub	sp, #8
 8019ea0:	af00      	add	r7, sp, #0
 8019ea2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8019ea4:	687b      	ldr	r3, [r7, #4]
 8019ea6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019eaa:	f003 0301 	and.w	r3, r3, #1
 8019eae:	b2db      	uxtb	r3, r3
 8019eb0:	2b00      	cmp	r3, #0
 8019eb2:	d016      	beq.n	8019ee2 <ip4_input_accept+0x46>
 8019eb4:	687b      	ldr	r3, [r7, #4]
 8019eb6:	3304      	adds	r3, #4
 8019eb8:	681b      	ldr	r3, [r3, #0]
 8019eba:	2b00      	cmp	r3, #0
 8019ebc:	d011      	beq.n	8019ee2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019ebe:	4b0b      	ldr	r3, [pc, #44]	; (8019eec <ip4_input_accept+0x50>)
 8019ec0:	695a      	ldr	r2, [r3, #20]
 8019ec2:	687b      	ldr	r3, [r7, #4]
 8019ec4:	3304      	adds	r3, #4
 8019ec6:	681b      	ldr	r3, [r3, #0]
 8019ec8:	429a      	cmp	r2, r3
 8019eca:	d008      	beq.n	8019ede <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8019ecc:	4b07      	ldr	r3, [pc, #28]	; (8019eec <ip4_input_accept+0x50>)
 8019ece:	695b      	ldr	r3, [r3, #20]
 8019ed0:	6879      	ldr	r1, [r7, #4]
 8019ed2:	4618      	mov	r0, r3
 8019ed4:	f000 fa08 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 8019ed8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019eda:	2b00      	cmp	r3, #0
 8019edc:	d001      	beq.n	8019ee2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8019ede:	2301      	movs	r3, #1
 8019ee0:	e000      	b.n	8019ee4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8019ee2:	2300      	movs	r3, #0
}
 8019ee4:	4618      	mov	r0, r3
 8019ee6:	3708      	adds	r7, #8
 8019ee8:	46bd      	mov	sp, r7
 8019eea:	bd80      	pop	{r7, pc}
 8019eec:	2000d934 	.word	0x2000d934

08019ef0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8019ef0:	b580      	push	{r7, lr}
 8019ef2:	b086      	sub	sp, #24
 8019ef4:	af00      	add	r7, sp, #0
 8019ef6:	6078      	str	r0, [r7, #4]
 8019ef8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8019efa:	687b      	ldr	r3, [r7, #4]
 8019efc:	685b      	ldr	r3, [r3, #4]
 8019efe:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8019f00:	697b      	ldr	r3, [r7, #20]
 8019f02:	781b      	ldrb	r3, [r3, #0]
 8019f04:	091b      	lsrs	r3, r3, #4
 8019f06:	b2db      	uxtb	r3, r3
 8019f08:	2b04      	cmp	r3, #4
 8019f0a:	d004      	beq.n	8019f16 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8019f0c:	6878      	ldr	r0, [r7, #4]
 8019f0e:	f7f7 ffab 	bl	8011e68 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8019f12:	2300      	movs	r3, #0
 8019f14:	e107      	b.n	801a126 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8019f16:	697b      	ldr	r3, [r7, #20]
 8019f18:	781b      	ldrb	r3, [r3, #0]
 8019f1a:	f003 030f 	and.w	r3, r3, #15
 8019f1e:	b2db      	uxtb	r3, r3
 8019f20:	009b      	lsls	r3, r3, #2
 8019f22:	b2db      	uxtb	r3, r3
 8019f24:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8019f26:	697b      	ldr	r3, [r7, #20]
 8019f28:	885b      	ldrh	r3, [r3, #2]
 8019f2a:	b29b      	uxth	r3, r3
 8019f2c:	4618      	mov	r0, r3
 8019f2e:	f7f6 fb77 	bl	8010620 <lwip_htons>
 8019f32:	4603      	mov	r3, r0
 8019f34:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8019f36:	687b      	ldr	r3, [r7, #4]
 8019f38:	891b      	ldrh	r3, [r3, #8]
 8019f3a:	89ba      	ldrh	r2, [r7, #12]
 8019f3c:	429a      	cmp	r2, r3
 8019f3e:	d204      	bcs.n	8019f4a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8019f40:	89bb      	ldrh	r3, [r7, #12]
 8019f42:	4619      	mov	r1, r3
 8019f44:	6878      	ldr	r0, [r7, #4]
 8019f46:	f7f7 fdd7 	bl	8011af8 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8019f4a:	687b      	ldr	r3, [r7, #4]
 8019f4c:	895b      	ldrh	r3, [r3, #10]
 8019f4e:	89fa      	ldrh	r2, [r7, #14]
 8019f50:	429a      	cmp	r2, r3
 8019f52:	d807      	bhi.n	8019f64 <ip4_input+0x74>
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	891b      	ldrh	r3, [r3, #8]
 8019f58:	89ba      	ldrh	r2, [r7, #12]
 8019f5a:	429a      	cmp	r2, r3
 8019f5c:	d802      	bhi.n	8019f64 <ip4_input+0x74>
 8019f5e:	89fb      	ldrh	r3, [r7, #14]
 8019f60:	2b13      	cmp	r3, #19
 8019f62:	d804      	bhi.n	8019f6e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8019f64:	6878      	ldr	r0, [r7, #4]
 8019f66:	f7f7 ff7f 	bl	8011e68 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8019f6a:	2300      	movs	r3, #0
 8019f6c:	e0db      	b.n	801a126 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8019f6e:	697b      	ldr	r3, [r7, #20]
 8019f70:	691b      	ldr	r3, [r3, #16]
 8019f72:	4a6f      	ldr	r2, [pc, #444]	; (801a130 <ip4_input+0x240>)
 8019f74:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8019f76:	697b      	ldr	r3, [r7, #20]
 8019f78:	68db      	ldr	r3, [r3, #12]
 8019f7a:	4a6d      	ldr	r2, [pc, #436]	; (801a130 <ip4_input+0x240>)
 8019f7c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019f7e:	4b6c      	ldr	r3, [pc, #432]	; (801a130 <ip4_input+0x240>)
 8019f80:	695b      	ldr	r3, [r3, #20]
 8019f82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019f86:	2be0      	cmp	r3, #224	; 0xe0
 8019f88:	d112      	bne.n	8019fb0 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8019f8a:	683b      	ldr	r3, [r7, #0]
 8019f8c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019f90:	f003 0301 	and.w	r3, r3, #1
 8019f94:	b2db      	uxtb	r3, r3
 8019f96:	2b00      	cmp	r3, #0
 8019f98:	d007      	beq.n	8019faa <ip4_input+0xba>
 8019f9a:	683b      	ldr	r3, [r7, #0]
 8019f9c:	3304      	adds	r3, #4
 8019f9e:	681b      	ldr	r3, [r3, #0]
 8019fa0:	2b00      	cmp	r3, #0
 8019fa2:	d002      	beq.n	8019faa <ip4_input+0xba>
      netif = inp;
 8019fa4:	683b      	ldr	r3, [r7, #0]
 8019fa6:	613b      	str	r3, [r7, #16]
 8019fa8:	e02a      	b.n	801a000 <ip4_input+0x110>
    } else {
      netif = NULL;
 8019faa:	2300      	movs	r3, #0
 8019fac:	613b      	str	r3, [r7, #16]
 8019fae:	e027      	b.n	801a000 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8019fb0:	6838      	ldr	r0, [r7, #0]
 8019fb2:	f7ff ff73 	bl	8019e9c <ip4_input_accept>
 8019fb6:	4603      	mov	r3, r0
 8019fb8:	2b00      	cmp	r3, #0
 8019fba:	d002      	beq.n	8019fc2 <ip4_input+0xd2>
      netif = inp;
 8019fbc:	683b      	ldr	r3, [r7, #0]
 8019fbe:	613b      	str	r3, [r7, #16]
 8019fc0:	e01e      	b.n	801a000 <ip4_input+0x110>
    } else {
      netif = NULL;
 8019fc2:	2300      	movs	r3, #0
 8019fc4:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8019fc6:	4b5a      	ldr	r3, [pc, #360]	; (801a130 <ip4_input+0x240>)
 8019fc8:	695b      	ldr	r3, [r3, #20]
 8019fca:	b2db      	uxtb	r3, r3
 8019fcc:	2b7f      	cmp	r3, #127	; 0x7f
 8019fce:	d017      	beq.n	801a000 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8019fd0:	4b58      	ldr	r3, [pc, #352]	; (801a134 <ip4_input+0x244>)
 8019fd2:	681b      	ldr	r3, [r3, #0]
 8019fd4:	613b      	str	r3, [r7, #16]
 8019fd6:	e00e      	b.n	8019ff6 <ip4_input+0x106>
          if (netif == inp) {
 8019fd8:	693a      	ldr	r2, [r7, #16]
 8019fda:	683b      	ldr	r3, [r7, #0]
 8019fdc:	429a      	cmp	r2, r3
 8019fde:	d006      	beq.n	8019fee <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8019fe0:	6938      	ldr	r0, [r7, #16]
 8019fe2:	f7ff ff5b 	bl	8019e9c <ip4_input_accept>
 8019fe6:	4603      	mov	r3, r0
 8019fe8:	2b00      	cmp	r3, #0
 8019fea:	d108      	bne.n	8019ffe <ip4_input+0x10e>
 8019fec:	e000      	b.n	8019ff0 <ip4_input+0x100>
            continue;
 8019fee:	bf00      	nop
        NETIF_FOREACH(netif) {
 8019ff0:	693b      	ldr	r3, [r7, #16]
 8019ff2:	681b      	ldr	r3, [r3, #0]
 8019ff4:	613b      	str	r3, [r7, #16]
 8019ff6:	693b      	ldr	r3, [r7, #16]
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	d1ed      	bne.n	8019fd8 <ip4_input+0xe8>
 8019ffc:	e000      	b.n	801a000 <ip4_input+0x110>
            break;
 8019ffe:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801a000:	4b4b      	ldr	r3, [pc, #300]	; (801a130 <ip4_input+0x240>)
 801a002:	691b      	ldr	r3, [r3, #16]
 801a004:	6839      	ldr	r1, [r7, #0]
 801a006:	4618      	mov	r0, r3
 801a008:	f000 f96e 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 801a00c:	4603      	mov	r3, r0
 801a00e:	2b00      	cmp	r3, #0
 801a010:	d105      	bne.n	801a01e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801a012:	4b47      	ldr	r3, [pc, #284]	; (801a130 <ip4_input+0x240>)
 801a014:	691b      	ldr	r3, [r3, #16]
 801a016:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801a01a:	2be0      	cmp	r3, #224	; 0xe0
 801a01c:	d104      	bne.n	801a028 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801a01e:	6878      	ldr	r0, [r7, #4]
 801a020:	f7f7 ff22 	bl	8011e68 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801a024:	2300      	movs	r3, #0
 801a026:	e07e      	b.n	801a126 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801a028:	693b      	ldr	r3, [r7, #16]
 801a02a:	2b00      	cmp	r3, #0
 801a02c:	d104      	bne.n	801a038 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801a02e:	6878      	ldr	r0, [r7, #4]
 801a030:	f7f7 ff1a 	bl	8011e68 <pbuf_free>
    return ERR_OK;
 801a034:	2300      	movs	r3, #0
 801a036:	e076      	b.n	801a126 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801a038:	697b      	ldr	r3, [r7, #20]
 801a03a:	88db      	ldrh	r3, [r3, #6]
 801a03c:	b29b      	uxth	r3, r3
 801a03e:	461a      	mov	r2, r3
 801a040:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801a044:	4013      	ands	r3, r2
 801a046:	2b00      	cmp	r3, #0
 801a048:	d00b      	beq.n	801a062 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801a04a:	6878      	ldr	r0, [r7, #4]
 801a04c:	f000 fc92 	bl	801a974 <ip4_reass>
 801a050:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801a052:	687b      	ldr	r3, [r7, #4]
 801a054:	2b00      	cmp	r3, #0
 801a056:	d101      	bne.n	801a05c <ip4_input+0x16c>
      return ERR_OK;
 801a058:	2300      	movs	r3, #0
 801a05a:	e064      	b.n	801a126 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801a05c:	687b      	ldr	r3, [r7, #4]
 801a05e:	685b      	ldr	r3, [r3, #4]
 801a060:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801a062:	4a33      	ldr	r2, [pc, #204]	; (801a130 <ip4_input+0x240>)
 801a064:	693b      	ldr	r3, [r7, #16]
 801a066:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801a068:	4a31      	ldr	r2, [pc, #196]	; (801a130 <ip4_input+0x240>)
 801a06a:	683b      	ldr	r3, [r7, #0]
 801a06c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801a06e:	4a30      	ldr	r2, [pc, #192]	; (801a130 <ip4_input+0x240>)
 801a070:	697b      	ldr	r3, [r7, #20]
 801a072:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801a074:	697b      	ldr	r3, [r7, #20]
 801a076:	781b      	ldrb	r3, [r3, #0]
 801a078:	f003 030f 	and.w	r3, r3, #15
 801a07c:	b2db      	uxtb	r3, r3
 801a07e:	009b      	lsls	r3, r3, #2
 801a080:	b2db      	uxtb	r3, r3
 801a082:	b29a      	uxth	r2, r3
 801a084:	4b2a      	ldr	r3, [pc, #168]	; (801a130 <ip4_input+0x240>)
 801a086:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801a088:	89fb      	ldrh	r3, [r7, #14]
 801a08a:	4619      	mov	r1, r3
 801a08c:	6878      	ldr	r0, [r7, #4]
 801a08e:	f7f7 fe33 	bl	8011cf8 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801a092:	697b      	ldr	r3, [r7, #20]
 801a094:	7a5b      	ldrb	r3, [r3, #9]
 801a096:	2b11      	cmp	r3, #17
 801a098:	d006      	beq.n	801a0a8 <ip4_input+0x1b8>
 801a09a:	2b11      	cmp	r3, #17
 801a09c:	dc13      	bgt.n	801a0c6 <ip4_input+0x1d6>
 801a09e:	2b01      	cmp	r3, #1
 801a0a0:	d00c      	beq.n	801a0bc <ip4_input+0x1cc>
 801a0a2:	2b06      	cmp	r3, #6
 801a0a4:	d005      	beq.n	801a0b2 <ip4_input+0x1c2>
 801a0a6:	e00e      	b.n	801a0c6 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801a0a8:	6839      	ldr	r1, [r7, #0]
 801a0aa:	6878      	ldr	r0, [r7, #4]
 801a0ac:	f7fe fb5a 	bl	8018764 <udp_input>
        break;
 801a0b0:	e026      	b.n	801a100 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801a0b2:	6839      	ldr	r1, [r7, #0]
 801a0b4:	6878      	ldr	r0, [r7, #4]
 801a0b6:	f7f9 ff13 	bl	8013ee0 <tcp_input>
        break;
 801a0ba:	e021      	b.n	801a100 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801a0bc:	6839      	ldr	r1, [r7, #0]
 801a0be:	6878      	ldr	r0, [r7, #4]
 801a0c0:	f7ff fcee 	bl	8019aa0 <icmp_input>
        break;
 801a0c4:	e01c      	b.n	801a100 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801a0c6:	4b1a      	ldr	r3, [pc, #104]	; (801a130 <ip4_input+0x240>)
 801a0c8:	695b      	ldr	r3, [r3, #20]
 801a0ca:	6939      	ldr	r1, [r7, #16]
 801a0cc:	4618      	mov	r0, r3
 801a0ce:	f000 f90b 	bl	801a2e8 <ip4_addr_isbroadcast_u32>
 801a0d2:	4603      	mov	r3, r0
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	d10f      	bne.n	801a0f8 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801a0d8:	4b15      	ldr	r3, [pc, #84]	; (801a130 <ip4_input+0x240>)
 801a0da:	695b      	ldr	r3, [r3, #20]
 801a0dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801a0e0:	2be0      	cmp	r3, #224	; 0xe0
 801a0e2:	d009      	beq.n	801a0f8 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801a0e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801a0e8:	4619      	mov	r1, r3
 801a0ea:	6878      	ldr	r0, [r7, #4]
 801a0ec:	f7f7 fe77 	bl	8011dde <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801a0f0:	2102      	movs	r1, #2
 801a0f2:	6878      	ldr	r0, [r7, #4]
 801a0f4:	f7ff fdd8 	bl	8019ca8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801a0f8:	6878      	ldr	r0, [r7, #4]
 801a0fa:	f7f7 feb5 	bl	8011e68 <pbuf_free>
        break;
 801a0fe:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801a100:	4b0b      	ldr	r3, [pc, #44]	; (801a130 <ip4_input+0x240>)
 801a102:	2200      	movs	r2, #0
 801a104:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801a106:	4b0a      	ldr	r3, [pc, #40]	; (801a130 <ip4_input+0x240>)
 801a108:	2200      	movs	r2, #0
 801a10a:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801a10c:	4b08      	ldr	r3, [pc, #32]	; (801a130 <ip4_input+0x240>)
 801a10e:	2200      	movs	r2, #0
 801a110:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801a112:	4b07      	ldr	r3, [pc, #28]	; (801a130 <ip4_input+0x240>)
 801a114:	2200      	movs	r2, #0
 801a116:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801a118:	4b05      	ldr	r3, [pc, #20]	; (801a130 <ip4_input+0x240>)
 801a11a:	2200      	movs	r2, #0
 801a11c:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801a11e:	4b04      	ldr	r3, [pc, #16]	; (801a130 <ip4_input+0x240>)
 801a120:	2200      	movs	r2, #0
 801a122:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801a124:	2300      	movs	r3, #0
}
 801a126:	4618      	mov	r0, r3
 801a128:	3718      	adds	r7, #24
 801a12a:	46bd      	mov	sp, r7
 801a12c:	bd80      	pop	{r7, pc}
 801a12e:	bf00      	nop
 801a130:	2000d934 	.word	0x2000d934
 801a134:	2001107c 	.word	0x2001107c

0801a138 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801a138:	b580      	push	{r7, lr}
 801a13a:	b08a      	sub	sp, #40	; 0x28
 801a13c:	af04      	add	r7, sp, #16
 801a13e:	60f8      	str	r0, [r7, #12]
 801a140:	60b9      	str	r1, [r7, #8]
 801a142:	607a      	str	r2, [r7, #4]
 801a144:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801a146:	68bb      	ldr	r3, [r7, #8]
 801a148:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801a14a:	687b      	ldr	r3, [r7, #4]
 801a14c:	2b00      	cmp	r3, #0
 801a14e:	d009      	beq.n	801a164 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801a150:	68bb      	ldr	r3, [r7, #8]
 801a152:	2b00      	cmp	r3, #0
 801a154:	d003      	beq.n	801a15e <ip4_output_if+0x26>
 801a156:	68bb      	ldr	r3, [r7, #8]
 801a158:	681b      	ldr	r3, [r3, #0]
 801a15a:	2b00      	cmp	r3, #0
 801a15c:	d102      	bne.n	801a164 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801a15e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a160:	3304      	adds	r3, #4
 801a162:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801a164:	78fa      	ldrb	r2, [r7, #3]
 801a166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a168:	9302      	str	r3, [sp, #8]
 801a16a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801a16e:	9301      	str	r3, [sp, #4]
 801a170:	f897 3020 	ldrb.w	r3, [r7, #32]
 801a174:	9300      	str	r3, [sp, #0]
 801a176:	4613      	mov	r3, r2
 801a178:	687a      	ldr	r2, [r7, #4]
 801a17a:	6979      	ldr	r1, [r7, #20]
 801a17c:	68f8      	ldr	r0, [r7, #12]
 801a17e:	f000 f805 	bl	801a18c <ip4_output_if_src>
 801a182:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801a184:	4618      	mov	r0, r3
 801a186:	3718      	adds	r7, #24
 801a188:	46bd      	mov	sp, r7
 801a18a:	bd80      	pop	{r7, pc}

0801a18c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801a18c:	b580      	push	{r7, lr}
 801a18e:	b088      	sub	sp, #32
 801a190:	af00      	add	r7, sp, #0
 801a192:	60f8      	str	r0, [r7, #12]
 801a194:	60b9      	str	r1, [r7, #8]
 801a196:	607a      	str	r2, [r7, #4]
 801a198:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801a19a:	68fb      	ldr	r3, [r7, #12]
 801a19c:	7b9b      	ldrb	r3, [r3, #14]
 801a19e:	2b01      	cmp	r3, #1
 801a1a0:	d006      	beq.n	801a1b0 <ip4_output_if_src+0x24>
 801a1a2:	4b4b      	ldr	r3, [pc, #300]	; (801a2d0 <ip4_output_if_src+0x144>)
 801a1a4:	f44f 7255 	mov.w	r2, #852	; 0x354
 801a1a8:	494a      	ldr	r1, [pc, #296]	; (801a2d4 <ip4_output_if_src+0x148>)
 801a1aa:	484b      	ldr	r0, [pc, #300]	; (801a2d8 <ip4_output_if_src+0x14c>)
 801a1ac:	f001 f9f2 	bl	801b594 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801a1b0:	687b      	ldr	r3, [r7, #4]
 801a1b2:	2b00      	cmp	r3, #0
 801a1b4:	d060      	beq.n	801a278 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801a1b6:	2314      	movs	r3, #20
 801a1b8:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801a1ba:	2114      	movs	r1, #20
 801a1bc:	68f8      	ldr	r0, [r7, #12]
 801a1be:	f7f7 fd8b 	bl	8011cd8 <pbuf_add_header>
 801a1c2:	4603      	mov	r3, r0
 801a1c4:	2b00      	cmp	r3, #0
 801a1c6:	d002      	beq.n	801a1ce <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801a1c8:	f06f 0301 	mvn.w	r3, #1
 801a1cc:	e07c      	b.n	801a2c8 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801a1ce:	68fb      	ldr	r3, [r7, #12]
 801a1d0:	685b      	ldr	r3, [r3, #4]
 801a1d2:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801a1d4:	68fb      	ldr	r3, [r7, #12]
 801a1d6:	895b      	ldrh	r3, [r3, #10]
 801a1d8:	2b13      	cmp	r3, #19
 801a1da:	d806      	bhi.n	801a1ea <ip4_output_if_src+0x5e>
 801a1dc:	4b3c      	ldr	r3, [pc, #240]	; (801a2d0 <ip4_output_if_src+0x144>)
 801a1de:	f44f 7262 	mov.w	r2, #904	; 0x388
 801a1e2:	493e      	ldr	r1, [pc, #248]	; (801a2dc <ip4_output_if_src+0x150>)
 801a1e4:	483c      	ldr	r0, [pc, #240]	; (801a2d8 <ip4_output_if_src+0x14c>)
 801a1e6:	f001 f9d5 	bl	801b594 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801a1ea:	69fb      	ldr	r3, [r7, #28]
 801a1ec:	78fa      	ldrb	r2, [r7, #3]
 801a1ee:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801a1f0:	69fb      	ldr	r3, [r7, #28]
 801a1f2:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801a1f6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801a1f8:	687b      	ldr	r3, [r7, #4]
 801a1fa:	681a      	ldr	r2, [r3, #0]
 801a1fc:	69fb      	ldr	r3, [r7, #28]
 801a1fe:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801a200:	8b7b      	ldrh	r3, [r7, #26]
 801a202:	089b      	lsrs	r3, r3, #2
 801a204:	b29b      	uxth	r3, r3
 801a206:	b2db      	uxtb	r3, r3
 801a208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a20c:	b2da      	uxtb	r2, r3
 801a20e:	69fb      	ldr	r3, [r7, #28]
 801a210:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801a212:	69fb      	ldr	r3, [r7, #28]
 801a214:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801a218:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801a21a:	68fb      	ldr	r3, [r7, #12]
 801a21c:	891b      	ldrh	r3, [r3, #8]
 801a21e:	4618      	mov	r0, r3
 801a220:	f7f6 f9fe 	bl	8010620 <lwip_htons>
 801a224:	4603      	mov	r3, r0
 801a226:	461a      	mov	r2, r3
 801a228:	69fb      	ldr	r3, [r7, #28]
 801a22a:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801a22c:	69fb      	ldr	r3, [r7, #28]
 801a22e:	2200      	movs	r2, #0
 801a230:	719a      	strb	r2, [r3, #6]
 801a232:	2200      	movs	r2, #0
 801a234:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801a236:	4b2a      	ldr	r3, [pc, #168]	; (801a2e0 <ip4_output_if_src+0x154>)
 801a238:	881b      	ldrh	r3, [r3, #0]
 801a23a:	4618      	mov	r0, r3
 801a23c:	f7f6 f9f0 	bl	8010620 <lwip_htons>
 801a240:	4603      	mov	r3, r0
 801a242:	461a      	mov	r2, r3
 801a244:	69fb      	ldr	r3, [r7, #28]
 801a246:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801a248:	4b25      	ldr	r3, [pc, #148]	; (801a2e0 <ip4_output_if_src+0x154>)
 801a24a:	881b      	ldrh	r3, [r3, #0]
 801a24c:	3301      	adds	r3, #1
 801a24e:	b29a      	uxth	r2, r3
 801a250:	4b23      	ldr	r3, [pc, #140]	; (801a2e0 <ip4_output_if_src+0x154>)
 801a252:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801a254:	68bb      	ldr	r3, [r7, #8]
 801a256:	2b00      	cmp	r3, #0
 801a258:	d104      	bne.n	801a264 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801a25a:	4b22      	ldr	r3, [pc, #136]	; (801a2e4 <ip4_output_if_src+0x158>)
 801a25c:	681a      	ldr	r2, [r3, #0]
 801a25e:	69fb      	ldr	r3, [r7, #28]
 801a260:	60da      	str	r2, [r3, #12]
 801a262:	e003      	b.n	801a26c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801a264:	68bb      	ldr	r3, [r7, #8]
 801a266:	681a      	ldr	r2, [r3, #0]
 801a268:	69fb      	ldr	r3, [r7, #28]
 801a26a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801a26c:	69fb      	ldr	r3, [r7, #28]
 801a26e:	2200      	movs	r2, #0
 801a270:	729a      	strb	r2, [r3, #10]
 801a272:	2200      	movs	r2, #0
 801a274:	72da      	strb	r2, [r3, #11]
 801a276:	e00f      	b.n	801a298 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801a278:	68fb      	ldr	r3, [r7, #12]
 801a27a:	895b      	ldrh	r3, [r3, #10]
 801a27c:	2b13      	cmp	r3, #19
 801a27e:	d802      	bhi.n	801a286 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801a280:	f06f 0301 	mvn.w	r3, #1
 801a284:	e020      	b.n	801a2c8 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801a286:	68fb      	ldr	r3, [r7, #12]
 801a288:	685b      	ldr	r3, [r3, #4]
 801a28a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801a28c:	69fb      	ldr	r3, [r7, #28]
 801a28e:	691b      	ldr	r3, [r3, #16]
 801a290:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801a292:	f107 0314 	add.w	r3, r7, #20
 801a296:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801a298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a29a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801a29c:	2b00      	cmp	r3, #0
 801a29e:	d00c      	beq.n	801a2ba <ip4_output_if_src+0x12e>
 801a2a0:	68fb      	ldr	r3, [r7, #12]
 801a2a2:	891a      	ldrh	r2, [r3, #8]
 801a2a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a2a6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801a2a8:	429a      	cmp	r2, r3
 801a2aa:	d906      	bls.n	801a2ba <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801a2ac:	687a      	ldr	r2, [r7, #4]
 801a2ae:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801a2b0:	68f8      	ldr	r0, [r7, #12]
 801a2b2:	f000 fd53 	bl	801ad5c <ip4_frag>
 801a2b6:	4603      	mov	r3, r0
 801a2b8:	e006      	b.n	801a2c8 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801a2ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a2bc:	695b      	ldr	r3, [r3, #20]
 801a2be:	687a      	ldr	r2, [r7, #4]
 801a2c0:	68f9      	ldr	r1, [r7, #12]
 801a2c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a2c4:	4798      	blx	r3
 801a2c6:	4603      	mov	r3, r0
}
 801a2c8:	4618      	mov	r0, r3
 801a2ca:	3720      	adds	r7, #32
 801a2cc:	46bd      	mov	sp, r7
 801a2ce:	bd80      	pop	{r7, pc}
 801a2d0:	0801fe6c 	.word	0x0801fe6c
 801a2d4:	0801fea0 	.word	0x0801fea0
 801a2d8:	0801feac 	.word	0x0801feac
 801a2dc:	0801fed4 	.word	0x0801fed4
 801a2e0:	200111da 	.word	0x200111da
 801a2e4:	080203b0 	.word	0x080203b0

0801a2e8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801a2e8:	b480      	push	{r7}
 801a2ea:	b085      	sub	sp, #20
 801a2ec:	af00      	add	r7, sp, #0
 801a2ee:	6078      	str	r0, [r7, #4]
 801a2f0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801a2f2:	687b      	ldr	r3, [r7, #4]
 801a2f4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801a2f6:	687b      	ldr	r3, [r7, #4]
 801a2f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a2fc:	d002      	beq.n	801a304 <ip4_addr_isbroadcast_u32+0x1c>
 801a2fe:	687b      	ldr	r3, [r7, #4]
 801a300:	2b00      	cmp	r3, #0
 801a302:	d101      	bne.n	801a308 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801a304:	2301      	movs	r3, #1
 801a306:	e02a      	b.n	801a35e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801a308:	683b      	ldr	r3, [r7, #0]
 801a30a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801a30e:	f003 0302 	and.w	r3, r3, #2
 801a312:	2b00      	cmp	r3, #0
 801a314:	d101      	bne.n	801a31a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801a316:	2300      	movs	r3, #0
 801a318:	e021      	b.n	801a35e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801a31a:	683b      	ldr	r3, [r7, #0]
 801a31c:	3304      	adds	r3, #4
 801a31e:	681b      	ldr	r3, [r3, #0]
 801a320:	687a      	ldr	r2, [r7, #4]
 801a322:	429a      	cmp	r2, r3
 801a324:	d101      	bne.n	801a32a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801a326:	2300      	movs	r3, #0
 801a328:	e019      	b.n	801a35e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801a32a:	68fa      	ldr	r2, [r7, #12]
 801a32c:	683b      	ldr	r3, [r7, #0]
 801a32e:	3304      	adds	r3, #4
 801a330:	681b      	ldr	r3, [r3, #0]
 801a332:	405a      	eors	r2, r3
 801a334:	683b      	ldr	r3, [r7, #0]
 801a336:	3308      	adds	r3, #8
 801a338:	681b      	ldr	r3, [r3, #0]
 801a33a:	4013      	ands	r3, r2
 801a33c:	2b00      	cmp	r3, #0
 801a33e:	d10d      	bne.n	801a35c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801a340:	683b      	ldr	r3, [r7, #0]
 801a342:	3308      	adds	r3, #8
 801a344:	681b      	ldr	r3, [r3, #0]
 801a346:	43da      	mvns	r2, r3
 801a348:	687b      	ldr	r3, [r7, #4]
 801a34a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801a34c:	683b      	ldr	r3, [r7, #0]
 801a34e:	3308      	adds	r3, #8
 801a350:	681b      	ldr	r3, [r3, #0]
 801a352:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801a354:	429a      	cmp	r2, r3
 801a356:	d101      	bne.n	801a35c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801a358:	2301      	movs	r3, #1
 801a35a:	e000      	b.n	801a35e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801a35c:	2300      	movs	r3, #0
  }
}
 801a35e:	4618      	mov	r0, r3
 801a360:	3714      	adds	r7, #20
 801a362:	46bd      	mov	sp, r7
 801a364:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a368:	4770      	bx	lr
	...

0801a36c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801a36c:	b580      	push	{r7, lr}
 801a36e:	b084      	sub	sp, #16
 801a370:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801a372:	2300      	movs	r3, #0
 801a374:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801a376:	4b12      	ldr	r3, [pc, #72]	; (801a3c0 <ip_reass_tmr+0x54>)
 801a378:	681b      	ldr	r3, [r3, #0]
 801a37a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801a37c:	e018      	b.n	801a3b0 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801a37e:	68fb      	ldr	r3, [r7, #12]
 801a380:	7fdb      	ldrb	r3, [r3, #31]
 801a382:	2b00      	cmp	r3, #0
 801a384:	d00b      	beq.n	801a39e <ip_reass_tmr+0x32>
      r->timer--;
 801a386:	68fb      	ldr	r3, [r7, #12]
 801a388:	7fdb      	ldrb	r3, [r3, #31]
 801a38a:	3b01      	subs	r3, #1
 801a38c:	b2da      	uxtb	r2, r3
 801a38e:	68fb      	ldr	r3, [r7, #12]
 801a390:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801a392:	68fb      	ldr	r3, [r7, #12]
 801a394:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801a396:	68fb      	ldr	r3, [r7, #12]
 801a398:	681b      	ldr	r3, [r3, #0]
 801a39a:	60fb      	str	r3, [r7, #12]
 801a39c:	e008      	b.n	801a3b0 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801a39e:	68fb      	ldr	r3, [r7, #12]
 801a3a0:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801a3a2:	68fb      	ldr	r3, [r7, #12]
 801a3a4:	681b      	ldr	r3, [r3, #0]
 801a3a6:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801a3a8:	68b9      	ldr	r1, [r7, #8]
 801a3aa:	6878      	ldr	r0, [r7, #4]
 801a3ac:	f000 f80a 	bl	801a3c4 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801a3b0:	68fb      	ldr	r3, [r7, #12]
 801a3b2:	2b00      	cmp	r3, #0
 801a3b4:	d1e3      	bne.n	801a37e <ip_reass_tmr+0x12>
    }
  }
}
 801a3b6:	bf00      	nop
 801a3b8:	bf00      	nop
 801a3ba:	3710      	adds	r7, #16
 801a3bc:	46bd      	mov	sp, r7
 801a3be:	bd80      	pop	{r7, pc}
 801a3c0:	200111dc 	.word	0x200111dc

0801a3c4 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a3c4:	b580      	push	{r7, lr}
 801a3c6:	b088      	sub	sp, #32
 801a3c8:	af00      	add	r7, sp, #0
 801a3ca:	6078      	str	r0, [r7, #4]
 801a3cc:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801a3ce:	2300      	movs	r3, #0
 801a3d0:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801a3d2:	683a      	ldr	r2, [r7, #0]
 801a3d4:	687b      	ldr	r3, [r7, #4]
 801a3d6:	429a      	cmp	r2, r3
 801a3d8:	d105      	bne.n	801a3e6 <ip_reass_free_complete_datagram+0x22>
 801a3da:	4b45      	ldr	r3, [pc, #276]	; (801a4f0 <ip_reass_free_complete_datagram+0x12c>)
 801a3dc:	22ab      	movs	r2, #171	; 0xab
 801a3de:	4945      	ldr	r1, [pc, #276]	; (801a4f4 <ip_reass_free_complete_datagram+0x130>)
 801a3e0:	4845      	ldr	r0, [pc, #276]	; (801a4f8 <ip_reass_free_complete_datagram+0x134>)
 801a3e2:	f001 f8d7 	bl	801b594 <iprintf>
  if (prev != NULL) {
 801a3e6:	683b      	ldr	r3, [r7, #0]
 801a3e8:	2b00      	cmp	r3, #0
 801a3ea:	d00a      	beq.n	801a402 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801a3ec:	683b      	ldr	r3, [r7, #0]
 801a3ee:	681b      	ldr	r3, [r3, #0]
 801a3f0:	687a      	ldr	r2, [r7, #4]
 801a3f2:	429a      	cmp	r2, r3
 801a3f4:	d005      	beq.n	801a402 <ip_reass_free_complete_datagram+0x3e>
 801a3f6:	4b3e      	ldr	r3, [pc, #248]	; (801a4f0 <ip_reass_free_complete_datagram+0x12c>)
 801a3f8:	22ad      	movs	r2, #173	; 0xad
 801a3fa:	4940      	ldr	r1, [pc, #256]	; (801a4fc <ip_reass_free_complete_datagram+0x138>)
 801a3fc:	483e      	ldr	r0, [pc, #248]	; (801a4f8 <ip_reass_free_complete_datagram+0x134>)
 801a3fe:	f001 f8c9 	bl	801b594 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801a402:	687b      	ldr	r3, [r7, #4]
 801a404:	685b      	ldr	r3, [r3, #4]
 801a406:	685b      	ldr	r3, [r3, #4]
 801a408:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801a40a:	697b      	ldr	r3, [r7, #20]
 801a40c:	889b      	ldrh	r3, [r3, #4]
 801a40e:	b29b      	uxth	r3, r3
 801a410:	2b00      	cmp	r3, #0
 801a412:	d12a      	bne.n	801a46a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801a414:	687b      	ldr	r3, [r7, #4]
 801a416:	685b      	ldr	r3, [r3, #4]
 801a418:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801a41a:	697b      	ldr	r3, [r7, #20]
 801a41c:	681a      	ldr	r2, [r3, #0]
 801a41e:	687b      	ldr	r3, [r7, #4]
 801a420:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801a422:	69bb      	ldr	r3, [r7, #24]
 801a424:	6858      	ldr	r0, [r3, #4]
 801a426:	687b      	ldr	r3, [r7, #4]
 801a428:	3308      	adds	r3, #8
 801a42a:	2214      	movs	r2, #20
 801a42c:	4619      	mov	r1, r3
 801a42e:	f001 f89b 	bl	801b568 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801a432:	2101      	movs	r1, #1
 801a434:	69b8      	ldr	r0, [r7, #24]
 801a436:	f7ff fc47 	bl	8019cc8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801a43a:	69b8      	ldr	r0, [r7, #24]
 801a43c:	f7f7 fda2 	bl	8011f84 <pbuf_clen>
 801a440:	4603      	mov	r3, r0
 801a442:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a444:	8bfa      	ldrh	r2, [r7, #30]
 801a446:	8a7b      	ldrh	r3, [r7, #18]
 801a448:	4413      	add	r3, r2
 801a44a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a44e:	db05      	blt.n	801a45c <ip_reass_free_complete_datagram+0x98>
 801a450:	4b27      	ldr	r3, [pc, #156]	; (801a4f0 <ip_reass_free_complete_datagram+0x12c>)
 801a452:	22bc      	movs	r2, #188	; 0xbc
 801a454:	492a      	ldr	r1, [pc, #168]	; (801a500 <ip_reass_free_complete_datagram+0x13c>)
 801a456:	4828      	ldr	r0, [pc, #160]	; (801a4f8 <ip_reass_free_complete_datagram+0x134>)
 801a458:	f001 f89c 	bl	801b594 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801a45c:	8bfa      	ldrh	r2, [r7, #30]
 801a45e:	8a7b      	ldrh	r3, [r7, #18]
 801a460:	4413      	add	r3, r2
 801a462:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801a464:	69b8      	ldr	r0, [r7, #24]
 801a466:	f7f7 fcff 	bl	8011e68 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801a46a:	687b      	ldr	r3, [r7, #4]
 801a46c:	685b      	ldr	r3, [r3, #4]
 801a46e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801a470:	e01f      	b.n	801a4b2 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801a472:	69bb      	ldr	r3, [r7, #24]
 801a474:	685b      	ldr	r3, [r3, #4]
 801a476:	617b      	str	r3, [r7, #20]
    pcur = p;
 801a478:	69bb      	ldr	r3, [r7, #24]
 801a47a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801a47c:	697b      	ldr	r3, [r7, #20]
 801a47e:	681b      	ldr	r3, [r3, #0]
 801a480:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801a482:	68f8      	ldr	r0, [r7, #12]
 801a484:	f7f7 fd7e 	bl	8011f84 <pbuf_clen>
 801a488:	4603      	mov	r3, r0
 801a48a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a48c:	8bfa      	ldrh	r2, [r7, #30]
 801a48e:	8a7b      	ldrh	r3, [r7, #18]
 801a490:	4413      	add	r3, r2
 801a492:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a496:	db05      	blt.n	801a4a4 <ip_reass_free_complete_datagram+0xe0>
 801a498:	4b15      	ldr	r3, [pc, #84]	; (801a4f0 <ip_reass_free_complete_datagram+0x12c>)
 801a49a:	22cc      	movs	r2, #204	; 0xcc
 801a49c:	4918      	ldr	r1, [pc, #96]	; (801a500 <ip_reass_free_complete_datagram+0x13c>)
 801a49e:	4816      	ldr	r0, [pc, #88]	; (801a4f8 <ip_reass_free_complete_datagram+0x134>)
 801a4a0:	f001 f878 	bl	801b594 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801a4a4:	8bfa      	ldrh	r2, [r7, #30]
 801a4a6:	8a7b      	ldrh	r3, [r7, #18]
 801a4a8:	4413      	add	r3, r2
 801a4aa:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801a4ac:	68f8      	ldr	r0, [r7, #12]
 801a4ae:	f7f7 fcdb 	bl	8011e68 <pbuf_free>
  while (p != NULL) {
 801a4b2:	69bb      	ldr	r3, [r7, #24]
 801a4b4:	2b00      	cmp	r3, #0
 801a4b6:	d1dc      	bne.n	801a472 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801a4b8:	6839      	ldr	r1, [r7, #0]
 801a4ba:	6878      	ldr	r0, [r7, #4]
 801a4bc:	f000 f8c2 	bl	801a644 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801a4c0:	4b10      	ldr	r3, [pc, #64]	; (801a504 <ip_reass_free_complete_datagram+0x140>)
 801a4c2:	881b      	ldrh	r3, [r3, #0]
 801a4c4:	8bfa      	ldrh	r2, [r7, #30]
 801a4c6:	429a      	cmp	r2, r3
 801a4c8:	d905      	bls.n	801a4d6 <ip_reass_free_complete_datagram+0x112>
 801a4ca:	4b09      	ldr	r3, [pc, #36]	; (801a4f0 <ip_reass_free_complete_datagram+0x12c>)
 801a4cc:	22d2      	movs	r2, #210	; 0xd2
 801a4ce:	490e      	ldr	r1, [pc, #56]	; (801a508 <ip_reass_free_complete_datagram+0x144>)
 801a4d0:	4809      	ldr	r0, [pc, #36]	; (801a4f8 <ip_reass_free_complete_datagram+0x134>)
 801a4d2:	f001 f85f 	bl	801b594 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801a4d6:	4b0b      	ldr	r3, [pc, #44]	; (801a504 <ip_reass_free_complete_datagram+0x140>)
 801a4d8:	881a      	ldrh	r2, [r3, #0]
 801a4da:	8bfb      	ldrh	r3, [r7, #30]
 801a4dc:	1ad3      	subs	r3, r2, r3
 801a4de:	b29a      	uxth	r2, r3
 801a4e0:	4b08      	ldr	r3, [pc, #32]	; (801a504 <ip_reass_free_complete_datagram+0x140>)
 801a4e2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801a4e4:	8bfb      	ldrh	r3, [r7, #30]
}
 801a4e6:	4618      	mov	r0, r3
 801a4e8:	3720      	adds	r7, #32
 801a4ea:	46bd      	mov	sp, r7
 801a4ec:	bd80      	pop	{r7, pc}
 801a4ee:	bf00      	nop
 801a4f0:	0801ff04 	.word	0x0801ff04
 801a4f4:	0801ff40 	.word	0x0801ff40
 801a4f8:	0801ff4c 	.word	0x0801ff4c
 801a4fc:	0801ff74 	.word	0x0801ff74
 801a500:	0801ff88 	.word	0x0801ff88
 801a504:	200111e0 	.word	0x200111e0
 801a508:	0801ffa8 	.word	0x0801ffa8

0801a50c <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801a50c:	b580      	push	{r7, lr}
 801a50e:	b08a      	sub	sp, #40	; 0x28
 801a510:	af00      	add	r7, sp, #0
 801a512:	6078      	str	r0, [r7, #4]
 801a514:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801a516:	2300      	movs	r3, #0
 801a518:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801a51a:	2300      	movs	r3, #0
 801a51c:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801a51e:	2300      	movs	r3, #0
 801a520:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801a522:	2300      	movs	r3, #0
 801a524:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801a526:	2300      	movs	r3, #0
 801a528:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801a52a:	4b28      	ldr	r3, [pc, #160]	; (801a5cc <ip_reass_remove_oldest_datagram+0xc0>)
 801a52c:	681b      	ldr	r3, [r3, #0]
 801a52e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a530:	e030      	b.n	801a594 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801a532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a534:	695a      	ldr	r2, [r3, #20]
 801a536:	687b      	ldr	r3, [r7, #4]
 801a538:	68db      	ldr	r3, [r3, #12]
 801a53a:	429a      	cmp	r2, r3
 801a53c:	d10c      	bne.n	801a558 <ip_reass_remove_oldest_datagram+0x4c>
 801a53e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a540:	699a      	ldr	r2, [r3, #24]
 801a542:	687b      	ldr	r3, [r7, #4]
 801a544:	691b      	ldr	r3, [r3, #16]
 801a546:	429a      	cmp	r2, r3
 801a548:	d106      	bne.n	801a558 <ip_reass_remove_oldest_datagram+0x4c>
 801a54a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a54c:	899a      	ldrh	r2, [r3, #12]
 801a54e:	687b      	ldr	r3, [r7, #4]
 801a550:	889b      	ldrh	r3, [r3, #4]
 801a552:	b29b      	uxth	r3, r3
 801a554:	429a      	cmp	r2, r3
 801a556:	d014      	beq.n	801a582 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801a558:	693b      	ldr	r3, [r7, #16]
 801a55a:	3301      	adds	r3, #1
 801a55c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801a55e:	6a3b      	ldr	r3, [r7, #32]
 801a560:	2b00      	cmp	r3, #0
 801a562:	d104      	bne.n	801a56e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801a564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a566:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a568:	69fb      	ldr	r3, [r7, #28]
 801a56a:	61bb      	str	r3, [r7, #24]
 801a56c:	e009      	b.n	801a582 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801a56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a570:	7fda      	ldrb	r2, [r3, #31]
 801a572:	6a3b      	ldr	r3, [r7, #32]
 801a574:	7fdb      	ldrb	r3, [r3, #31]
 801a576:	429a      	cmp	r2, r3
 801a578:	d803      	bhi.n	801a582 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801a57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a57c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a57e:	69fb      	ldr	r3, [r7, #28]
 801a580:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801a582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a584:	681b      	ldr	r3, [r3, #0]
 801a586:	2b00      	cmp	r3, #0
 801a588:	d001      	beq.n	801a58e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801a58a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a58c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801a58e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a590:	681b      	ldr	r3, [r3, #0]
 801a592:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a596:	2b00      	cmp	r3, #0
 801a598:	d1cb      	bne.n	801a532 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801a59a:	6a3b      	ldr	r3, [r7, #32]
 801a59c:	2b00      	cmp	r3, #0
 801a59e:	d008      	beq.n	801a5b2 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801a5a0:	69b9      	ldr	r1, [r7, #24]
 801a5a2:	6a38      	ldr	r0, [r7, #32]
 801a5a4:	f7ff ff0e 	bl	801a3c4 <ip_reass_free_complete_datagram>
 801a5a8:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801a5aa:	697a      	ldr	r2, [r7, #20]
 801a5ac:	68fb      	ldr	r3, [r7, #12]
 801a5ae:	4413      	add	r3, r2
 801a5b0:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801a5b2:	697a      	ldr	r2, [r7, #20]
 801a5b4:	683b      	ldr	r3, [r7, #0]
 801a5b6:	429a      	cmp	r2, r3
 801a5b8:	da02      	bge.n	801a5c0 <ip_reass_remove_oldest_datagram+0xb4>
 801a5ba:	693b      	ldr	r3, [r7, #16]
 801a5bc:	2b01      	cmp	r3, #1
 801a5be:	dcac      	bgt.n	801a51a <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801a5c0:	697b      	ldr	r3, [r7, #20]
}
 801a5c2:	4618      	mov	r0, r3
 801a5c4:	3728      	adds	r7, #40	; 0x28
 801a5c6:	46bd      	mov	sp, r7
 801a5c8:	bd80      	pop	{r7, pc}
 801a5ca:	bf00      	nop
 801a5cc:	200111dc 	.word	0x200111dc

0801a5d0 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801a5d0:	b580      	push	{r7, lr}
 801a5d2:	b084      	sub	sp, #16
 801a5d4:	af00      	add	r7, sp, #0
 801a5d6:	6078      	str	r0, [r7, #4]
 801a5d8:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a5da:	2004      	movs	r0, #4
 801a5dc:	f7f6 fcf8 	bl	8010fd0 <memp_malloc>
 801a5e0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801a5e2:	68fb      	ldr	r3, [r7, #12]
 801a5e4:	2b00      	cmp	r3, #0
 801a5e6:	d110      	bne.n	801a60a <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801a5e8:	6839      	ldr	r1, [r7, #0]
 801a5ea:	6878      	ldr	r0, [r7, #4]
 801a5ec:	f7ff ff8e 	bl	801a50c <ip_reass_remove_oldest_datagram>
 801a5f0:	4602      	mov	r2, r0
 801a5f2:	683b      	ldr	r3, [r7, #0]
 801a5f4:	4293      	cmp	r3, r2
 801a5f6:	dc03      	bgt.n	801a600 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a5f8:	2004      	movs	r0, #4
 801a5fa:	f7f6 fce9 	bl	8010fd0 <memp_malloc>
 801a5fe:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801a600:	68fb      	ldr	r3, [r7, #12]
 801a602:	2b00      	cmp	r3, #0
 801a604:	d101      	bne.n	801a60a <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801a606:	2300      	movs	r3, #0
 801a608:	e016      	b.n	801a638 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801a60a:	2220      	movs	r2, #32
 801a60c:	2100      	movs	r1, #0
 801a60e:	68f8      	ldr	r0, [r7, #12]
 801a610:	f000 ffb8 	bl	801b584 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801a614:	68fb      	ldr	r3, [r7, #12]
 801a616:	220f      	movs	r2, #15
 801a618:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801a61a:	4b09      	ldr	r3, [pc, #36]	; (801a640 <ip_reass_enqueue_new_datagram+0x70>)
 801a61c:	681a      	ldr	r2, [r3, #0]
 801a61e:	68fb      	ldr	r3, [r7, #12]
 801a620:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801a622:	4a07      	ldr	r2, [pc, #28]	; (801a640 <ip_reass_enqueue_new_datagram+0x70>)
 801a624:	68fb      	ldr	r3, [r7, #12]
 801a626:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801a628:	68fb      	ldr	r3, [r7, #12]
 801a62a:	3308      	adds	r3, #8
 801a62c:	2214      	movs	r2, #20
 801a62e:	6879      	ldr	r1, [r7, #4]
 801a630:	4618      	mov	r0, r3
 801a632:	f000 ff99 	bl	801b568 <memcpy>
  return ipr;
 801a636:	68fb      	ldr	r3, [r7, #12]
}
 801a638:	4618      	mov	r0, r3
 801a63a:	3710      	adds	r7, #16
 801a63c:	46bd      	mov	sp, r7
 801a63e:	bd80      	pop	{r7, pc}
 801a640:	200111dc 	.word	0x200111dc

0801a644 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a644:	b580      	push	{r7, lr}
 801a646:	b082      	sub	sp, #8
 801a648:	af00      	add	r7, sp, #0
 801a64a:	6078      	str	r0, [r7, #4]
 801a64c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801a64e:	4b10      	ldr	r3, [pc, #64]	; (801a690 <ip_reass_dequeue_datagram+0x4c>)
 801a650:	681b      	ldr	r3, [r3, #0]
 801a652:	687a      	ldr	r2, [r7, #4]
 801a654:	429a      	cmp	r2, r3
 801a656:	d104      	bne.n	801a662 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801a658:	687b      	ldr	r3, [r7, #4]
 801a65a:	681b      	ldr	r3, [r3, #0]
 801a65c:	4a0c      	ldr	r2, [pc, #48]	; (801a690 <ip_reass_dequeue_datagram+0x4c>)
 801a65e:	6013      	str	r3, [r2, #0]
 801a660:	e00d      	b.n	801a67e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801a662:	683b      	ldr	r3, [r7, #0]
 801a664:	2b00      	cmp	r3, #0
 801a666:	d106      	bne.n	801a676 <ip_reass_dequeue_datagram+0x32>
 801a668:	4b0a      	ldr	r3, [pc, #40]	; (801a694 <ip_reass_dequeue_datagram+0x50>)
 801a66a:	f240 1245 	movw	r2, #325	; 0x145
 801a66e:	490a      	ldr	r1, [pc, #40]	; (801a698 <ip_reass_dequeue_datagram+0x54>)
 801a670:	480a      	ldr	r0, [pc, #40]	; (801a69c <ip_reass_dequeue_datagram+0x58>)
 801a672:	f000 ff8f 	bl	801b594 <iprintf>
    prev->next = ipr->next;
 801a676:	687b      	ldr	r3, [r7, #4]
 801a678:	681a      	ldr	r2, [r3, #0]
 801a67a:	683b      	ldr	r3, [r7, #0]
 801a67c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801a67e:	6879      	ldr	r1, [r7, #4]
 801a680:	2004      	movs	r0, #4
 801a682:	f7f6 fd1b 	bl	80110bc <memp_free>
}
 801a686:	bf00      	nop
 801a688:	3708      	adds	r7, #8
 801a68a:	46bd      	mov	sp, r7
 801a68c:	bd80      	pop	{r7, pc}
 801a68e:	bf00      	nop
 801a690:	200111dc 	.word	0x200111dc
 801a694:	0801ff04 	.word	0x0801ff04
 801a698:	0801ffcc 	.word	0x0801ffcc
 801a69c:	0801ff4c 	.word	0x0801ff4c

0801a6a0 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801a6a0:	b580      	push	{r7, lr}
 801a6a2:	b08c      	sub	sp, #48	; 0x30
 801a6a4:	af00      	add	r7, sp, #0
 801a6a6:	60f8      	str	r0, [r7, #12]
 801a6a8:	60b9      	str	r1, [r7, #8]
 801a6aa:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801a6ac:	2300      	movs	r3, #0
 801a6ae:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801a6b0:	2301      	movs	r3, #1
 801a6b2:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801a6b4:	68bb      	ldr	r3, [r7, #8]
 801a6b6:	685b      	ldr	r3, [r3, #4]
 801a6b8:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801a6ba:	69fb      	ldr	r3, [r7, #28]
 801a6bc:	885b      	ldrh	r3, [r3, #2]
 801a6be:	b29b      	uxth	r3, r3
 801a6c0:	4618      	mov	r0, r3
 801a6c2:	f7f5 ffad 	bl	8010620 <lwip_htons>
 801a6c6:	4603      	mov	r3, r0
 801a6c8:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801a6ca:	69fb      	ldr	r3, [r7, #28]
 801a6cc:	781b      	ldrb	r3, [r3, #0]
 801a6ce:	f003 030f 	and.w	r3, r3, #15
 801a6d2:	b2db      	uxtb	r3, r3
 801a6d4:	009b      	lsls	r3, r3, #2
 801a6d6:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801a6d8:	7e7b      	ldrb	r3, [r7, #25]
 801a6da:	b29b      	uxth	r3, r3
 801a6dc:	8b7a      	ldrh	r2, [r7, #26]
 801a6de:	429a      	cmp	r2, r3
 801a6e0:	d202      	bcs.n	801a6e8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a6e2:	f04f 33ff 	mov.w	r3, #4294967295
 801a6e6:	e135      	b.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801a6e8:	7e7b      	ldrb	r3, [r7, #25]
 801a6ea:	b29b      	uxth	r3, r3
 801a6ec:	8b7a      	ldrh	r2, [r7, #26]
 801a6ee:	1ad3      	subs	r3, r2, r3
 801a6f0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801a6f2:	69fb      	ldr	r3, [r7, #28]
 801a6f4:	88db      	ldrh	r3, [r3, #6]
 801a6f6:	b29b      	uxth	r3, r3
 801a6f8:	4618      	mov	r0, r3
 801a6fa:	f7f5 ff91 	bl	8010620 <lwip_htons>
 801a6fe:	4603      	mov	r3, r0
 801a700:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a704:	b29b      	uxth	r3, r3
 801a706:	00db      	lsls	r3, r3, #3
 801a708:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801a70a:	68bb      	ldr	r3, [r7, #8]
 801a70c:	685b      	ldr	r3, [r3, #4]
 801a70e:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801a710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a712:	2200      	movs	r2, #0
 801a714:	701a      	strb	r2, [r3, #0]
 801a716:	2200      	movs	r2, #0
 801a718:	705a      	strb	r2, [r3, #1]
 801a71a:	2200      	movs	r2, #0
 801a71c:	709a      	strb	r2, [r3, #2]
 801a71e:	2200      	movs	r2, #0
 801a720:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801a722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a724:	8afa      	ldrh	r2, [r7, #22]
 801a726:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801a728:	8afa      	ldrh	r2, [r7, #22]
 801a72a:	8b7b      	ldrh	r3, [r7, #26]
 801a72c:	4413      	add	r3, r2
 801a72e:	b29a      	uxth	r2, r3
 801a730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a732:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801a734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a736:	88db      	ldrh	r3, [r3, #6]
 801a738:	b29b      	uxth	r3, r3
 801a73a:	8afa      	ldrh	r2, [r7, #22]
 801a73c:	429a      	cmp	r2, r3
 801a73e:	d902      	bls.n	801a746 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a740:	f04f 33ff 	mov.w	r3, #4294967295
 801a744:	e106      	b.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801a746:	68fb      	ldr	r3, [r7, #12]
 801a748:	685b      	ldr	r3, [r3, #4]
 801a74a:	627b      	str	r3, [r7, #36]	; 0x24
 801a74c:	e068      	b.n	801a820 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801a74e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a750:	685b      	ldr	r3, [r3, #4]
 801a752:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801a754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a756:	889b      	ldrh	r3, [r3, #4]
 801a758:	b29a      	uxth	r2, r3
 801a75a:	693b      	ldr	r3, [r7, #16]
 801a75c:	889b      	ldrh	r3, [r3, #4]
 801a75e:	b29b      	uxth	r3, r3
 801a760:	429a      	cmp	r2, r3
 801a762:	d235      	bcs.n	801a7d0 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801a764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a766:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a768:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801a76a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a76c:	2b00      	cmp	r3, #0
 801a76e:	d020      	beq.n	801a7b2 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801a770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a772:	889b      	ldrh	r3, [r3, #4]
 801a774:	b29a      	uxth	r2, r3
 801a776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a778:	88db      	ldrh	r3, [r3, #6]
 801a77a:	b29b      	uxth	r3, r3
 801a77c:	429a      	cmp	r2, r3
 801a77e:	d307      	bcc.n	801a790 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801a780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a782:	88db      	ldrh	r3, [r3, #6]
 801a784:	b29a      	uxth	r2, r3
 801a786:	693b      	ldr	r3, [r7, #16]
 801a788:	889b      	ldrh	r3, [r3, #4]
 801a78a:	b29b      	uxth	r3, r3
 801a78c:	429a      	cmp	r2, r3
 801a78e:	d902      	bls.n	801a796 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a790:	f04f 33ff 	mov.w	r3, #4294967295
 801a794:	e0de      	b.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801a796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a798:	68ba      	ldr	r2, [r7, #8]
 801a79a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801a79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a79e:	88db      	ldrh	r3, [r3, #6]
 801a7a0:	b29a      	uxth	r2, r3
 801a7a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7a4:	889b      	ldrh	r3, [r3, #4]
 801a7a6:	b29b      	uxth	r3, r3
 801a7a8:	429a      	cmp	r2, r3
 801a7aa:	d03d      	beq.n	801a828 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a7ac:	2300      	movs	r3, #0
 801a7ae:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801a7b0:	e03a      	b.n	801a828 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801a7b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7b4:	88db      	ldrh	r3, [r3, #6]
 801a7b6:	b29a      	uxth	r2, r3
 801a7b8:	693b      	ldr	r3, [r7, #16]
 801a7ba:	889b      	ldrh	r3, [r3, #4]
 801a7bc:	b29b      	uxth	r3, r3
 801a7be:	429a      	cmp	r2, r3
 801a7c0:	d902      	bls.n	801a7c8 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a7c2:	f04f 33ff 	mov.w	r3, #4294967295
 801a7c6:	e0c5      	b.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801a7c8:	68fb      	ldr	r3, [r7, #12]
 801a7ca:	68ba      	ldr	r2, [r7, #8]
 801a7cc:	605a      	str	r2, [r3, #4]
      break;
 801a7ce:	e02b      	b.n	801a828 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801a7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7d2:	889b      	ldrh	r3, [r3, #4]
 801a7d4:	b29a      	uxth	r2, r3
 801a7d6:	693b      	ldr	r3, [r7, #16]
 801a7d8:	889b      	ldrh	r3, [r3, #4]
 801a7da:	b29b      	uxth	r3, r3
 801a7dc:	429a      	cmp	r2, r3
 801a7de:	d102      	bne.n	801a7e6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a7e0:	f04f 33ff 	mov.w	r3, #4294967295
 801a7e4:	e0b6      	b.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801a7e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7e8:	889b      	ldrh	r3, [r3, #4]
 801a7ea:	b29a      	uxth	r2, r3
 801a7ec:	693b      	ldr	r3, [r7, #16]
 801a7ee:	88db      	ldrh	r3, [r3, #6]
 801a7f0:	b29b      	uxth	r3, r3
 801a7f2:	429a      	cmp	r2, r3
 801a7f4:	d202      	bcs.n	801a7fc <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a7f6:	f04f 33ff 	mov.w	r3, #4294967295
 801a7fa:	e0ab      	b.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801a7fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a7fe:	2b00      	cmp	r3, #0
 801a800:	d009      	beq.n	801a816 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801a802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a804:	88db      	ldrh	r3, [r3, #6]
 801a806:	b29a      	uxth	r2, r3
 801a808:	693b      	ldr	r3, [r7, #16]
 801a80a:	889b      	ldrh	r3, [r3, #4]
 801a80c:	b29b      	uxth	r3, r3
 801a80e:	429a      	cmp	r2, r3
 801a810:	d001      	beq.n	801a816 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a812:	2300      	movs	r3, #0
 801a814:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801a816:	693b      	ldr	r3, [r7, #16]
 801a818:	681b      	ldr	r3, [r3, #0]
 801a81a:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801a81c:	693b      	ldr	r3, [r7, #16]
 801a81e:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801a820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a822:	2b00      	cmp	r3, #0
 801a824:	d193      	bne.n	801a74e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801a826:	e000      	b.n	801a82a <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801a828:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801a82a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a82c:	2b00      	cmp	r3, #0
 801a82e:	d12d      	bne.n	801a88c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801a830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a832:	2b00      	cmp	r3, #0
 801a834:	d01c      	beq.n	801a870 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801a836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a838:	88db      	ldrh	r3, [r3, #6]
 801a83a:	b29a      	uxth	r2, r3
 801a83c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a83e:	889b      	ldrh	r3, [r3, #4]
 801a840:	b29b      	uxth	r3, r3
 801a842:	429a      	cmp	r2, r3
 801a844:	d906      	bls.n	801a854 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801a846:	4b45      	ldr	r3, [pc, #276]	; (801a95c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a848:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801a84c:	4944      	ldr	r1, [pc, #272]	; (801a960 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801a84e:	4845      	ldr	r0, [pc, #276]	; (801a964 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a850:	f000 fea0 	bl	801b594 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801a854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a856:	68ba      	ldr	r2, [r7, #8]
 801a858:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801a85a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a85c:	88db      	ldrh	r3, [r3, #6]
 801a85e:	b29a      	uxth	r2, r3
 801a860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a862:	889b      	ldrh	r3, [r3, #4]
 801a864:	b29b      	uxth	r3, r3
 801a866:	429a      	cmp	r2, r3
 801a868:	d010      	beq.n	801a88c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801a86a:	2300      	movs	r3, #0
 801a86c:	623b      	str	r3, [r7, #32]
 801a86e:	e00d      	b.n	801a88c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801a870:	68fb      	ldr	r3, [r7, #12]
 801a872:	685b      	ldr	r3, [r3, #4]
 801a874:	2b00      	cmp	r3, #0
 801a876:	d006      	beq.n	801a886 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801a878:	4b38      	ldr	r3, [pc, #224]	; (801a95c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a87a:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801a87e:	493a      	ldr	r1, [pc, #232]	; (801a968 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801a880:	4838      	ldr	r0, [pc, #224]	; (801a964 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a882:	f000 fe87 	bl	801b594 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801a886:	68fb      	ldr	r3, [r7, #12]
 801a888:	68ba      	ldr	r2, [r7, #8]
 801a88a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801a88c:	687b      	ldr	r3, [r7, #4]
 801a88e:	2b00      	cmp	r3, #0
 801a890:	d105      	bne.n	801a89e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801a892:	68fb      	ldr	r3, [r7, #12]
 801a894:	7f9b      	ldrb	r3, [r3, #30]
 801a896:	f003 0301 	and.w	r3, r3, #1
 801a89a:	2b00      	cmp	r3, #0
 801a89c:	d059      	beq.n	801a952 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801a89e:	6a3b      	ldr	r3, [r7, #32]
 801a8a0:	2b00      	cmp	r3, #0
 801a8a2:	d04f      	beq.n	801a944 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801a8a4:	68fb      	ldr	r3, [r7, #12]
 801a8a6:	685b      	ldr	r3, [r3, #4]
 801a8a8:	2b00      	cmp	r3, #0
 801a8aa:	d006      	beq.n	801a8ba <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801a8ac:	68fb      	ldr	r3, [r7, #12]
 801a8ae:	685b      	ldr	r3, [r3, #4]
 801a8b0:	685b      	ldr	r3, [r3, #4]
 801a8b2:	889b      	ldrh	r3, [r3, #4]
 801a8b4:	b29b      	uxth	r3, r3
 801a8b6:	2b00      	cmp	r3, #0
 801a8b8:	d002      	beq.n	801a8c0 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801a8ba:	2300      	movs	r3, #0
 801a8bc:	623b      	str	r3, [r7, #32]
 801a8be:	e041      	b.n	801a944 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801a8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8c2:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801a8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8c6:	681b      	ldr	r3, [r3, #0]
 801a8c8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a8ca:	e012      	b.n	801a8f2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801a8cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8ce:	685b      	ldr	r3, [r3, #4]
 801a8d0:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801a8d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8d4:	88db      	ldrh	r3, [r3, #6]
 801a8d6:	b29a      	uxth	r2, r3
 801a8d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8da:	889b      	ldrh	r3, [r3, #4]
 801a8dc:	b29b      	uxth	r3, r3
 801a8de:	429a      	cmp	r2, r3
 801a8e0:	d002      	beq.n	801a8e8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801a8e2:	2300      	movs	r3, #0
 801a8e4:	623b      	str	r3, [r7, #32]
            break;
 801a8e6:	e007      	b.n	801a8f8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801a8e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8ea:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801a8ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8ee:	681b      	ldr	r3, [r3, #0]
 801a8f0:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8f4:	2b00      	cmp	r3, #0
 801a8f6:	d1e9      	bne.n	801a8cc <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801a8f8:	6a3b      	ldr	r3, [r7, #32]
 801a8fa:	2b00      	cmp	r3, #0
 801a8fc:	d022      	beq.n	801a944 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801a8fe:	68fb      	ldr	r3, [r7, #12]
 801a900:	685b      	ldr	r3, [r3, #4]
 801a902:	2b00      	cmp	r3, #0
 801a904:	d106      	bne.n	801a914 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801a906:	4b15      	ldr	r3, [pc, #84]	; (801a95c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a908:	f240 12df 	movw	r2, #479	; 0x1df
 801a90c:	4917      	ldr	r1, [pc, #92]	; (801a96c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a90e:	4815      	ldr	r0, [pc, #84]	; (801a964 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a910:	f000 fe40 	bl	801b594 <iprintf>
          LWIP_ASSERT("sanity check",
 801a914:	68fb      	ldr	r3, [r7, #12]
 801a916:	685b      	ldr	r3, [r3, #4]
 801a918:	685b      	ldr	r3, [r3, #4]
 801a91a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a91c:	429a      	cmp	r2, r3
 801a91e:	d106      	bne.n	801a92e <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801a920:	4b0e      	ldr	r3, [pc, #56]	; (801a95c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a922:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801a926:	4911      	ldr	r1, [pc, #68]	; (801a96c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a928:	480e      	ldr	r0, [pc, #56]	; (801a964 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a92a:	f000 fe33 	bl	801b594 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801a92e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a930:	681b      	ldr	r3, [r3, #0]
 801a932:	2b00      	cmp	r3, #0
 801a934:	d006      	beq.n	801a944 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801a936:	4b09      	ldr	r3, [pc, #36]	; (801a95c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a938:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801a93c:	490c      	ldr	r1, [pc, #48]	; (801a970 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801a93e:	4809      	ldr	r0, [pc, #36]	; (801a964 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a940:	f000 fe28 	bl	801b594 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801a944:	6a3b      	ldr	r3, [r7, #32]
 801a946:	2b00      	cmp	r3, #0
 801a948:	bf14      	ite	ne
 801a94a:	2301      	movne	r3, #1
 801a94c:	2300      	moveq	r3, #0
 801a94e:	b2db      	uxtb	r3, r3
 801a950:	e000      	b.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801a952:	2300      	movs	r3, #0
}
 801a954:	4618      	mov	r0, r3
 801a956:	3730      	adds	r7, #48	; 0x30
 801a958:	46bd      	mov	sp, r7
 801a95a:	bd80      	pop	{r7, pc}
 801a95c:	0801ff04 	.word	0x0801ff04
 801a960:	0801ffe8 	.word	0x0801ffe8
 801a964:	0801ff4c 	.word	0x0801ff4c
 801a968:	08020008 	.word	0x08020008
 801a96c:	08020040 	.word	0x08020040
 801a970:	08020050 	.word	0x08020050

0801a974 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801a974:	b580      	push	{r7, lr}
 801a976:	b08e      	sub	sp, #56	; 0x38
 801a978:	af00      	add	r7, sp, #0
 801a97a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801a97c:	687b      	ldr	r3, [r7, #4]
 801a97e:	685b      	ldr	r3, [r3, #4]
 801a980:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801a982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a984:	781b      	ldrb	r3, [r3, #0]
 801a986:	f003 030f 	and.w	r3, r3, #15
 801a98a:	b2db      	uxtb	r3, r3
 801a98c:	009b      	lsls	r3, r3, #2
 801a98e:	b2db      	uxtb	r3, r3
 801a990:	2b14      	cmp	r3, #20
 801a992:	f040 8171 	bne.w	801ac78 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801a996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a998:	88db      	ldrh	r3, [r3, #6]
 801a99a:	b29b      	uxth	r3, r3
 801a99c:	4618      	mov	r0, r3
 801a99e:	f7f5 fe3f 	bl	8010620 <lwip_htons>
 801a9a2:	4603      	mov	r3, r0
 801a9a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a9a8:	b29b      	uxth	r3, r3
 801a9aa:	00db      	lsls	r3, r3, #3
 801a9ac:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801a9ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a9b0:	885b      	ldrh	r3, [r3, #2]
 801a9b2:	b29b      	uxth	r3, r3
 801a9b4:	4618      	mov	r0, r3
 801a9b6:	f7f5 fe33 	bl	8010620 <lwip_htons>
 801a9ba:	4603      	mov	r3, r0
 801a9bc:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801a9be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a9c0:	781b      	ldrb	r3, [r3, #0]
 801a9c2:	f003 030f 	and.w	r3, r3, #15
 801a9c6:	b2db      	uxtb	r3, r3
 801a9c8:	009b      	lsls	r3, r3, #2
 801a9ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801a9ce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a9d2:	b29b      	uxth	r3, r3
 801a9d4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a9d6:	429a      	cmp	r2, r3
 801a9d8:	f0c0 8150 	bcc.w	801ac7c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801a9dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801a9e0:	b29b      	uxth	r3, r3
 801a9e2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801a9e4:	1ad3      	subs	r3, r2, r3
 801a9e6:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801a9e8:	6878      	ldr	r0, [r7, #4]
 801a9ea:	f7f7 facb 	bl	8011f84 <pbuf_clen>
 801a9ee:	4603      	mov	r3, r0
 801a9f0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801a9f2:	4b8c      	ldr	r3, [pc, #560]	; (801ac24 <ip4_reass+0x2b0>)
 801a9f4:	881b      	ldrh	r3, [r3, #0]
 801a9f6:	461a      	mov	r2, r3
 801a9f8:	8c3b      	ldrh	r3, [r7, #32]
 801a9fa:	4413      	add	r3, r2
 801a9fc:	2b0a      	cmp	r3, #10
 801a9fe:	dd10      	ble.n	801aa22 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801aa00:	8c3b      	ldrh	r3, [r7, #32]
 801aa02:	4619      	mov	r1, r3
 801aa04:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801aa06:	f7ff fd81 	bl	801a50c <ip_reass_remove_oldest_datagram>
 801aa0a:	4603      	mov	r3, r0
 801aa0c:	2b00      	cmp	r3, #0
 801aa0e:	f000 8137 	beq.w	801ac80 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801aa12:	4b84      	ldr	r3, [pc, #528]	; (801ac24 <ip4_reass+0x2b0>)
 801aa14:	881b      	ldrh	r3, [r3, #0]
 801aa16:	461a      	mov	r2, r3
 801aa18:	8c3b      	ldrh	r3, [r7, #32]
 801aa1a:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801aa1c:	2b0a      	cmp	r3, #10
 801aa1e:	f300 812f 	bgt.w	801ac80 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801aa22:	4b81      	ldr	r3, [pc, #516]	; (801ac28 <ip4_reass+0x2b4>)
 801aa24:	681b      	ldr	r3, [r3, #0]
 801aa26:	633b      	str	r3, [r7, #48]	; 0x30
 801aa28:	e015      	b.n	801aa56 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801aa2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa2c:	695a      	ldr	r2, [r3, #20]
 801aa2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa30:	68db      	ldr	r3, [r3, #12]
 801aa32:	429a      	cmp	r2, r3
 801aa34:	d10c      	bne.n	801aa50 <ip4_reass+0xdc>
 801aa36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa38:	699a      	ldr	r2, [r3, #24]
 801aa3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa3c:	691b      	ldr	r3, [r3, #16]
 801aa3e:	429a      	cmp	r2, r3
 801aa40:	d106      	bne.n	801aa50 <ip4_reass+0xdc>
 801aa42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa44:	899a      	ldrh	r2, [r3, #12]
 801aa46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa48:	889b      	ldrh	r3, [r3, #4]
 801aa4a:	b29b      	uxth	r3, r3
 801aa4c:	429a      	cmp	r2, r3
 801aa4e:	d006      	beq.n	801aa5e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801aa50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa52:	681b      	ldr	r3, [r3, #0]
 801aa54:	633b      	str	r3, [r7, #48]	; 0x30
 801aa56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa58:	2b00      	cmp	r3, #0
 801aa5a:	d1e6      	bne.n	801aa2a <ip4_reass+0xb6>
 801aa5c:	e000      	b.n	801aa60 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801aa5e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801aa60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa62:	2b00      	cmp	r3, #0
 801aa64:	d109      	bne.n	801aa7a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801aa66:	8c3b      	ldrh	r3, [r7, #32]
 801aa68:	4619      	mov	r1, r3
 801aa6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801aa6c:	f7ff fdb0 	bl	801a5d0 <ip_reass_enqueue_new_datagram>
 801aa70:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801aa72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa74:	2b00      	cmp	r3, #0
 801aa76:	d11c      	bne.n	801aab2 <ip4_reass+0x13e>
      goto nullreturn;
 801aa78:	e105      	b.n	801ac86 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801aa7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa7c:	88db      	ldrh	r3, [r3, #6]
 801aa7e:	b29b      	uxth	r3, r3
 801aa80:	4618      	mov	r0, r3
 801aa82:	f7f5 fdcd 	bl	8010620 <lwip_htons>
 801aa86:	4603      	mov	r3, r0
 801aa88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801aa8c:	2b00      	cmp	r3, #0
 801aa8e:	d110      	bne.n	801aab2 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801aa90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aa92:	89db      	ldrh	r3, [r3, #14]
 801aa94:	4618      	mov	r0, r3
 801aa96:	f7f5 fdc3 	bl	8010620 <lwip_htons>
 801aa9a:	4603      	mov	r3, r0
 801aa9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801aaa0:	2b00      	cmp	r3, #0
 801aaa2:	d006      	beq.n	801aab2 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801aaa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aaa6:	3308      	adds	r3, #8
 801aaa8:	2214      	movs	r2, #20
 801aaaa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801aaac:	4618      	mov	r0, r3
 801aaae:	f000 fd5b 	bl	801b568 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801aab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aab4:	88db      	ldrh	r3, [r3, #6]
 801aab6:	b29b      	uxth	r3, r3
 801aab8:	f003 0320 	and.w	r3, r3, #32
 801aabc:	2b00      	cmp	r3, #0
 801aabe:	bf0c      	ite	eq
 801aac0:	2301      	moveq	r3, #1
 801aac2:	2300      	movne	r3, #0
 801aac4:	b2db      	uxtb	r3, r3
 801aac6:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801aac8:	69fb      	ldr	r3, [r7, #28]
 801aaca:	2b00      	cmp	r3, #0
 801aacc:	d00e      	beq.n	801aaec <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801aace:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801aad0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801aad2:	4413      	add	r3, r2
 801aad4:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801aad6:	8b7a      	ldrh	r2, [r7, #26]
 801aad8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801aada:	429a      	cmp	r2, r3
 801aadc:	f0c0 80a0 	bcc.w	801ac20 <ip4_reass+0x2ac>
 801aae0:	8b7b      	ldrh	r3, [r7, #26]
 801aae2:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801aae6:	4293      	cmp	r3, r2
 801aae8:	f200 809a 	bhi.w	801ac20 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801aaec:	69fa      	ldr	r2, [r7, #28]
 801aaee:	6879      	ldr	r1, [r7, #4]
 801aaf0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801aaf2:	f7ff fdd5 	bl	801a6a0 <ip_reass_chain_frag_into_datagram_and_validate>
 801aaf6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801aaf8:	697b      	ldr	r3, [r7, #20]
 801aafa:	f1b3 3fff 	cmp.w	r3, #4294967295
 801aafe:	f000 809b 	beq.w	801ac38 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801ab02:	4b48      	ldr	r3, [pc, #288]	; (801ac24 <ip4_reass+0x2b0>)
 801ab04:	881a      	ldrh	r2, [r3, #0]
 801ab06:	8c3b      	ldrh	r3, [r7, #32]
 801ab08:	4413      	add	r3, r2
 801ab0a:	b29a      	uxth	r2, r3
 801ab0c:	4b45      	ldr	r3, [pc, #276]	; (801ac24 <ip4_reass+0x2b0>)
 801ab0e:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801ab10:	69fb      	ldr	r3, [r7, #28]
 801ab12:	2b00      	cmp	r3, #0
 801ab14:	d00d      	beq.n	801ab32 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801ab16:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801ab18:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ab1a:	4413      	add	r3, r2
 801ab1c:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801ab1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab20:	8a7a      	ldrh	r2, [r7, #18]
 801ab22:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801ab24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab26:	7f9b      	ldrb	r3, [r3, #30]
 801ab28:	f043 0301 	orr.w	r3, r3, #1
 801ab2c:	b2da      	uxtb	r2, r3
 801ab2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab30:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801ab32:	697b      	ldr	r3, [r7, #20]
 801ab34:	2b01      	cmp	r3, #1
 801ab36:	d171      	bne.n	801ac1c <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801ab38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab3a:	8b9b      	ldrh	r3, [r3, #28]
 801ab3c:	3314      	adds	r3, #20
 801ab3e:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801ab40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab42:	685b      	ldr	r3, [r3, #4]
 801ab44:	685b      	ldr	r3, [r3, #4]
 801ab46:	681b      	ldr	r3, [r3, #0]
 801ab48:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801ab4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab4c:	685b      	ldr	r3, [r3, #4]
 801ab4e:	685b      	ldr	r3, [r3, #4]
 801ab50:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801ab52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab54:	3308      	adds	r3, #8
 801ab56:	2214      	movs	r2, #20
 801ab58:	4619      	mov	r1, r3
 801ab5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ab5c:	f000 fd04 	bl	801b568 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801ab60:	8a3b      	ldrh	r3, [r7, #16]
 801ab62:	4618      	mov	r0, r3
 801ab64:	f7f5 fd5c 	bl	8010620 <lwip_htons>
 801ab68:	4603      	mov	r3, r0
 801ab6a:	461a      	mov	r2, r3
 801ab6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab6e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801ab70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab72:	2200      	movs	r2, #0
 801ab74:	719a      	strb	r2, [r3, #6]
 801ab76:	2200      	movs	r2, #0
 801ab78:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801ab7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab7c:	2200      	movs	r2, #0
 801ab7e:	729a      	strb	r2, [r3, #10]
 801ab80:	2200      	movs	r2, #0
 801ab82:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801ab84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab86:	685b      	ldr	r3, [r3, #4]
 801ab88:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801ab8a:	e00d      	b.n	801aba8 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801ab8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ab8e:	685b      	ldr	r3, [r3, #4]
 801ab90:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801ab92:	2114      	movs	r1, #20
 801ab94:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801ab96:	f7f7 f8af 	bl	8011cf8 <pbuf_remove_header>
      pbuf_cat(p, r);
 801ab9a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801ab9c:	6878      	ldr	r0, [r7, #4]
 801ab9e:	f7f7 fa31 	bl	8012004 <pbuf_cat>
      r = iprh->next_pbuf;
 801aba2:	68fb      	ldr	r3, [r7, #12]
 801aba4:	681b      	ldr	r3, [r3, #0]
 801aba6:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801aba8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801abaa:	2b00      	cmp	r3, #0
 801abac:	d1ee      	bne.n	801ab8c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801abae:	4b1e      	ldr	r3, [pc, #120]	; (801ac28 <ip4_reass+0x2b4>)
 801abb0:	681b      	ldr	r3, [r3, #0]
 801abb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801abb4:	429a      	cmp	r2, r3
 801abb6:	d102      	bne.n	801abbe <ip4_reass+0x24a>
      ipr_prev = NULL;
 801abb8:	2300      	movs	r3, #0
 801abba:	62fb      	str	r3, [r7, #44]	; 0x2c
 801abbc:	e010      	b.n	801abe0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801abbe:	4b1a      	ldr	r3, [pc, #104]	; (801ac28 <ip4_reass+0x2b4>)
 801abc0:	681b      	ldr	r3, [r3, #0]
 801abc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 801abc4:	e007      	b.n	801abd6 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801abc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801abc8:	681b      	ldr	r3, [r3, #0]
 801abca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801abcc:	429a      	cmp	r2, r3
 801abce:	d006      	beq.n	801abde <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801abd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801abd2:	681b      	ldr	r3, [r3, #0]
 801abd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 801abd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801abd8:	2b00      	cmp	r3, #0
 801abda:	d1f4      	bne.n	801abc6 <ip4_reass+0x252>
 801abdc:	e000      	b.n	801abe0 <ip4_reass+0x26c>
          break;
 801abde:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801abe0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801abe2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801abe4:	f7ff fd2e 	bl	801a644 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801abe8:	6878      	ldr	r0, [r7, #4]
 801abea:	f7f7 f9cb 	bl	8011f84 <pbuf_clen>
 801abee:	4603      	mov	r3, r0
 801abf0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801abf2:	4b0c      	ldr	r3, [pc, #48]	; (801ac24 <ip4_reass+0x2b0>)
 801abf4:	881b      	ldrh	r3, [r3, #0]
 801abf6:	8c3a      	ldrh	r2, [r7, #32]
 801abf8:	429a      	cmp	r2, r3
 801abfa:	d906      	bls.n	801ac0a <ip4_reass+0x296>
 801abfc:	4b0b      	ldr	r3, [pc, #44]	; (801ac2c <ip4_reass+0x2b8>)
 801abfe:	f240 229b 	movw	r2, #667	; 0x29b
 801ac02:	490b      	ldr	r1, [pc, #44]	; (801ac30 <ip4_reass+0x2bc>)
 801ac04:	480b      	ldr	r0, [pc, #44]	; (801ac34 <ip4_reass+0x2c0>)
 801ac06:	f000 fcc5 	bl	801b594 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801ac0a:	4b06      	ldr	r3, [pc, #24]	; (801ac24 <ip4_reass+0x2b0>)
 801ac0c:	881a      	ldrh	r2, [r3, #0]
 801ac0e:	8c3b      	ldrh	r3, [r7, #32]
 801ac10:	1ad3      	subs	r3, r2, r3
 801ac12:	b29a      	uxth	r2, r3
 801ac14:	4b03      	ldr	r3, [pc, #12]	; (801ac24 <ip4_reass+0x2b0>)
 801ac16:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801ac18:	687b      	ldr	r3, [r7, #4]
 801ac1a:	e038      	b.n	801ac8e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801ac1c:	2300      	movs	r3, #0
 801ac1e:	e036      	b.n	801ac8e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801ac20:	bf00      	nop
 801ac22:	e00a      	b.n	801ac3a <ip4_reass+0x2c6>
 801ac24:	200111e0 	.word	0x200111e0
 801ac28:	200111dc 	.word	0x200111dc
 801ac2c:	0801ff04 	.word	0x0801ff04
 801ac30:	08020074 	.word	0x08020074
 801ac34:	0801ff4c 	.word	0x0801ff4c
    goto nullreturn_ipr;
 801ac38:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801ac3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac3c:	2b00      	cmp	r3, #0
 801ac3e:	d106      	bne.n	801ac4e <ip4_reass+0x2da>
 801ac40:	4b15      	ldr	r3, [pc, #84]	; (801ac98 <ip4_reass+0x324>)
 801ac42:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801ac46:	4915      	ldr	r1, [pc, #84]	; (801ac9c <ip4_reass+0x328>)
 801ac48:	4815      	ldr	r0, [pc, #84]	; (801aca0 <ip4_reass+0x32c>)
 801ac4a:	f000 fca3 	bl	801b594 <iprintf>
  if (ipr->p == NULL) {
 801ac4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac50:	685b      	ldr	r3, [r3, #4]
 801ac52:	2b00      	cmp	r3, #0
 801ac54:	d116      	bne.n	801ac84 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801ac56:	4b13      	ldr	r3, [pc, #76]	; (801aca4 <ip4_reass+0x330>)
 801ac58:	681b      	ldr	r3, [r3, #0]
 801ac5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ac5c:	429a      	cmp	r2, r3
 801ac5e:	d006      	beq.n	801ac6e <ip4_reass+0x2fa>
 801ac60:	4b0d      	ldr	r3, [pc, #52]	; (801ac98 <ip4_reass+0x324>)
 801ac62:	f240 22ab 	movw	r2, #683	; 0x2ab
 801ac66:	4910      	ldr	r1, [pc, #64]	; (801aca8 <ip4_reass+0x334>)
 801ac68:	480d      	ldr	r0, [pc, #52]	; (801aca0 <ip4_reass+0x32c>)
 801ac6a:	f000 fc93 	bl	801b594 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801ac6e:	2100      	movs	r1, #0
 801ac70:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ac72:	f7ff fce7 	bl	801a644 <ip_reass_dequeue_datagram>
 801ac76:	e006      	b.n	801ac86 <ip4_reass+0x312>
    goto nullreturn;
 801ac78:	bf00      	nop
 801ac7a:	e004      	b.n	801ac86 <ip4_reass+0x312>
    goto nullreturn;
 801ac7c:	bf00      	nop
 801ac7e:	e002      	b.n	801ac86 <ip4_reass+0x312>
      goto nullreturn;
 801ac80:	bf00      	nop
 801ac82:	e000      	b.n	801ac86 <ip4_reass+0x312>
  }

nullreturn:
 801ac84:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801ac86:	6878      	ldr	r0, [r7, #4]
 801ac88:	f7f7 f8ee 	bl	8011e68 <pbuf_free>
  return NULL;
 801ac8c:	2300      	movs	r3, #0
}
 801ac8e:	4618      	mov	r0, r3
 801ac90:	3738      	adds	r7, #56	; 0x38
 801ac92:	46bd      	mov	sp, r7
 801ac94:	bd80      	pop	{r7, pc}
 801ac96:	bf00      	nop
 801ac98:	0801ff04 	.word	0x0801ff04
 801ac9c:	08020090 	.word	0x08020090
 801aca0:	0801ff4c 	.word	0x0801ff4c
 801aca4:	200111dc 	.word	0x200111dc
 801aca8:	0802009c 	.word	0x0802009c

0801acac <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801acac:	b580      	push	{r7, lr}
 801acae:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801acb0:	2005      	movs	r0, #5
 801acb2:	f7f6 f98d 	bl	8010fd0 <memp_malloc>
 801acb6:	4603      	mov	r3, r0
}
 801acb8:	4618      	mov	r0, r3
 801acba:	bd80      	pop	{r7, pc}

0801acbc <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801acbc:	b580      	push	{r7, lr}
 801acbe:	b082      	sub	sp, #8
 801acc0:	af00      	add	r7, sp, #0
 801acc2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801acc4:	687b      	ldr	r3, [r7, #4]
 801acc6:	2b00      	cmp	r3, #0
 801acc8:	d106      	bne.n	801acd8 <ip_frag_free_pbuf_custom_ref+0x1c>
 801acca:	4b07      	ldr	r3, [pc, #28]	; (801ace8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801accc:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801acd0:	4906      	ldr	r1, [pc, #24]	; (801acec <ip_frag_free_pbuf_custom_ref+0x30>)
 801acd2:	4807      	ldr	r0, [pc, #28]	; (801acf0 <ip_frag_free_pbuf_custom_ref+0x34>)
 801acd4:	f000 fc5e 	bl	801b594 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801acd8:	6879      	ldr	r1, [r7, #4]
 801acda:	2005      	movs	r0, #5
 801acdc:	f7f6 f9ee 	bl	80110bc <memp_free>
}
 801ace0:	bf00      	nop
 801ace2:	3708      	adds	r7, #8
 801ace4:	46bd      	mov	sp, r7
 801ace6:	bd80      	pop	{r7, pc}
 801ace8:	0801ff04 	.word	0x0801ff04
 801acec:	080200bc 	.word	0x080200bc
 801acf0:	0801ff4c 	.word	0x0801ff4c

0801acf4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801acf4:	b580      	push	{r7, lr}
 801acf6:	b084      	sub	sp, #16
 801acf8:	af00      	add	r7, sp, #0
 801acfa:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801acfc:	687b      	ldr	r3, [r7, #4]
 801acfe:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801ad00:	68fb      	ldr	r3, [r7, #12]
 801ad02:	2b00      	cmp	r3, #0
 801ad04:	d106      	bne.n	801ad14 <ipfrag_free_pbuf_custom+0x20>
 801ad06:	4b11      	ldr	r3, [pc, #68]	; (801ad4c <ipfrag_free_pbuf_custom+0x58>)
 801ad08:	f240 22ce 	movw	r2, #718	; 0x2ce
 801ad0c:	4910      	ldr	r1, [pc, #64]	; (801ad50 <ipfrag_free_pbuf_custom+0x5c>)
 801ad0e:	4811      	ldr	r0, [pc, #68]	; (801ad54 <ipfrag_free_pbuf_custom+0x60>)
 801ad10:	f000 fc40 	bl	801b594 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801ad14:	68fa      	ldr	r2, [r7, #12]
 801ad16:	687b      	ldr	r3, [r7, #4]
 801ad18:	429a      	cmp	r2, r3
 801ad1a:	d006      	beq.n	801ad2a <ipfrag_free_pbuf_custom+0x36>
 801ad1c:	4b0b      	ldr	r3, [pc, #44]	; (801ad4c <ipfrag_free_pbuf_custom+0x58>)
 801ad1e:	f240 22cf 	movw	r2, #719	; 0x2cf
 801ad22:	490d      	ldr	r1, [pc, #52]	; (801ad58 <ipfrag_free_pbuf_custom+0x64>)
 801ad24:	480b      	ldr	r0, [pc, #44]	; (801ad54 <ipfrag_free_pbuf_custom+0x60>)
 801ad26:	f000 fc35 	bl	801b594 <iprintf>
  if (pcr->original != NULL) {
 801ad2a:	68fb      	ldr	r3, [r7, #12]
 801ad2c:	695b      	ldr	r3, [r3, #20]
 801ad2e:	2b00      	cmp	r3, #0
 801ad30:	d004      	beq.n	801ad3c <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801ad32:	68fb      	ldr	r3, [r7, #12]
 801ad34:	695b      	ldr	r3, [r3, #20]
 801ad36:	4618      	mov	r0, r3
 801ad38:	f7f7 f896 	bl	8011e68 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801ad3c:	68f8      	ldr	r0, [r7, #12]
 801ad3e:	f7ff ffbd 	bl	801acbc <ip_frag_free_pbuf_custom_ref>
}
 801ad42:	bf00      	nop
 801ad44:	3710      	adds	r7, #16
 801ad46:	46bd      	mov	sp, r7
 801ad48:	bd80      	pop	{r7, pc}
 801ad4a:	bf00      	nop
 801ad4c:	0801ff04 	.word	0x0801ff04
 801ad50:	080200c8 	.word	0x080200c8
 801ad54:	0801ff4c 	.word	0x0801ff4c
 801ad58:	080200d4 	.word	0x080200d4

0801ad5c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ad5c:	b580      	push	{r7, lr}
 801ad5e:	b094      	sub	sp, #80	; 0x50
 801ad60:	af02      	add	r7, sp, #8
 801ad62:	60f8      	str	r0, [r7, #12]
 801ad64:	60b9      	str	r1, [r7, #8]
 801ad66:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ad68:	2300      	movs	r3, #0
 801ad6a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ad6e:	68bb      	ldr	r3, [r7, #8]
 801ad70:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801ad72:	3b14      	subs	r3, #20
 801ad74:	2b00      	cmp	r3, #0
 801ad76:	da00      	bge.n	801ad7a <ip4_frag+0x1e>
 801ad78:	3307      	adds	r3, #7
 801ad7a:	10db      	asrs	r3, r3, #3
 801ad7c:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ad7e:	2314      	movs	r3, #20
 801ad80:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ad82:	68fb      	ldr	r3, [r7, #12]
 801ad84:	685b      	ldr	r3, [r3, #4]
 801ad86:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801ad88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ad8a:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ad8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ad8e:	781b      	ldrb	r3, [r3, #0]
 801ad90:	f003 030f 	and.w	r3, r3, #15
 801ad94:	b2db      	uxtb	r3, r3
 801ad96:	009b      	lsls	r3, r3, #2
 801ad98:	b2db      	uxtb	r3, r3
 801ad9a:	2b14      	cmp	r3, #20
 801ad9c:	d002      	beq.n	801ada4 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801ad9e:	f06f 0305 	mvn.w	r3, #5
 801ada2:	e110      	b.n	801afc6 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801ada4:	68fb      	ldr	r3, [r7, #12]
 801ada6:	895b      	ldrh	r3, [r3, #10]
 801ada8:	2b13      	cmp	r3, #19
 801adaa:	d809      	bhi.n	801adc0 <ip4_frag+0x64>
 801adac:	4b88      	ldr	r3, [pc, #544]	; (801afd0 <ip4_frag+0x274>)
 801adae:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801adb2:	4988      	ldr	r1, [pc, #544]	; (801afd4 <ip4_frag+0x278>)
 801adb4:	4888      	ldr	r0, [pc, #544]	; (801afd8 <ip4_frag+0x27c>)
 801adb6:	f000 fbed 	bl	801b594 <iprintf>
 801adba:	f06f 0305 	mvn.w	r3, #5
 801adbe:	e102      	b.n	801afc6 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801adc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801adc2:	88db      	ldrh	r3, [r3, #6]
 801adc4:	b29b      	uxth	r3, r3
 801adc6:	4618      	mov	r0, r3
 801adc8:	f7f5 fc2a 	bl	8010620 <lwip_htons>
 801adcc:	4603      	mov	r3, r0
 801adce:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801add0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801add2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801add6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801adda:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801addc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801ade0:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801ade2:	68fb      	ldr	r3, [r7, #12]
 801ade4:	891b      	ldrh	r3, [r3, #8]
 801ade6:	3b14      	subs	r3, #20
 801ade8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801adec:	e0e1      	b.n	801afb2 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801adee:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801adf0:	00db      	lsls	r3, r3, #3
 801adf2:	b29b      	uxth	r3, r3
 801adf4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801adf8:	4293      	cmp	r3, r2
 801adfa:	bf28      	it	cs
 801adfc:	4613      	movcs	r3, r2
 801adfe:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801ae00:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ae04:	2114      	movs	r1, #20
 801ae06:	200e      	movs	r0, #14
 801ae08:	f7f6 fd18 	bl	801183c <pbuf_alloc>
 801ae0c:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801ae0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae10:	2b00      	cmp	r3, #0
 801ae12:	f000 80d5 	beq.w	801afc0 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ae16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae18:	895b      	ldrh	r3, [r3, #10]
 801ae1a:	2b13      	cmp	r3, #19
 801ae1c:	d806      	bhi.n	801ae2c <ip4_frag+0xd0>
 801ae1e:	4b6c      	ldr	r3, [pc, #432]	; (801afd0 <ip4_frag+0x274>)
 801ae20:	f44f 7249 	mov.w	r2, #804	; 0x324
 801ae24:	496d      	ldr	r1, [pc, #436]	; (801afdc <ip4_frag+0x280>)
 801ae26:	486c      	ldr	r0, [pc, #432]	; (801afd8 <ip4_frag+0x27c>)
 801ae28:	f000 fbb4 	bl	801b594 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801ae2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae2e:	685b      	ldr	r3, [r3, #4]
 801ae30:	2214      	movs	r2, #20
 801ae32:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801ae34:	4618      	mov	r0, r3
 801ae36:	f000 fb97 	bl	801b568 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801ae3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ae3c:	685b      	ldr	r3, [r3, #4]
 801ae3e:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801ae40:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801ae42:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801ae46:	e064      	b.n	801af12 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801ae48:	68fb      	ldr	r3, [r7, #12]
 801ae4a:	895a      	ldrh	r2, [r3, #10]
 801ae4c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ae4e:	1ad3      	subs	r3, r2, r3
 801ae50:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801ae52:	68fb      	ldr	r3, [r7, #12]
 801ae54:	895b      	ldrh	r3, [r3, #10]
 801ae56:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801ae58:	429a      	cmp	r2, r3
 801ae5a:	d906      	bls.n	801ae6a <ip4_frag+0x10e>
 801ae5c:	4b5c      	ldr	r3, [pc, #368]	; (801afd0 <ip4_frag+0x274>)
 801ae5e:	f240 322d 	movw	r2, #813	; 0x32d
 801ae62:	495f      	ldr	r1, [pc, #380]	; (801afe0 <ip4_frag+0x284>)
 801ae64:	485c      	ldr	r0, [pc, #368]	; (801afd8 <ip4_frag+0x27c>)
 801ae66:	f000 fb95 	bl	801b594 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801ae6a:	8bfa      	ldrh	r2, [r7, #30]
 801ae6c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801ae70:	4293      	cmp	r3, r2
 801ae72:	bf28      	it	cs
 801ae74:	4613      	movcs	r3, r2
 801ae76:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801ae7a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801ae7e:	2b00      	cmp	r3, #0
 801ae80:	d105      	bne.n	801ae8e <ip4_frag+0x132>
        poff = 0;
 801ae82:	2300      	movs	r3, #0
 801ae84:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801ae86:	68fb      	ldr	r3, [r7, #12]
 801ae88:	681b      	ldr	r3, [r3, #0]
 801ae8a:	60fb      	str	r3, [r7, #12]
        continue;
 801ae8c:	e041      	b.n	801af12 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801ae8e:	f7ff ff0d 	bl	801acac <ip_frag_alloc_pbuf_custom_ref>
 801ae92:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801ae94:	69bb      	ldr	r3, [r7, #24]
 801ae96:	2b00      	cmp	r3, #0
 801ae98:	d103      	bne.n	801aea2 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801ae9a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ae9c:	f7f6 ffe4 	bl	8011e68 <pbuf_free>
        goto memerr;
 801aea0:	e08f      	b.n	801afc2 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801aea2:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801aea4:	68fb      	ldr	r3, [r7, #12]
 801aea6:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801aea8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801aeaa:	4413      	add	r3, r2
 801aeac:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801aeb0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801aeb4:	9201      	str	r2, [sp, #4]
 801aeb6:	9300      	str	r3, [sp, #0]
 801aeb8:	4603      	mov	r3, r0
 801aeba:	2241      	movs	r2, #65	; 0x41
 801aebc:	2000      	movs	r0, #0
 801aebe:	f7f6 fde7 	bl	8011a90 <pbuf_alloced_custom>
 801aec2:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801aec4:	697b      	ldr	r3, [r7, #20]
 801aec6:	2b00      	cmp	r3, #0
 801aec8:	d106      	bne.n	801aed8 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801aeca:	69b8      	ldr	r0, [r7, #24]
 801aecc:	f7ff fef6 	bl	801acbc <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801aed0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801aed2:	f7f6 ffc9 	bl	8011e68 <pbuf_free>
        goto memerr;
 801aed6:	e074      	b.n	801afc2 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801aed8:	68f8      	ldr	r0, [r7, #12]
 801aeda:	f7f7 f86b 	bl	8011fb4 <pbuf_ref>
      pcr->original = p;
 801aede:	69bb      	ldr	r3, [r7, #24]
 801aee0:	68fa      	ldr	r2, [r7, #12]
 801aee2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801aee4:	69bb      	ldr	r3, [r7, #24]
 801aee6:	4a3f      	ldr	r2, [pc, #252]	; (801afe4 <ip4_frag+0x288>)
 801aee8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801aeea:	6979      	ldr	r1, [r7, #20]
 801aeec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801aeee:	f7f7 f889 	bl	8012004 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801aef2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801aef6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801aefa:	1ad3      	subs	r3, r2, r3
 801aefc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801af00:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801af04:	2b00      	cmp	r3, #0
 801af06:	d004      	beq.n	801af12 <ip4_frag+0x1b6>
        poff = 0;
 801af08:	2300      	movs	r3, #0
 801af0a:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801af0c:	68fb      	ldr	r3, [r7, #12]
 801af0e:	681b      	ldr	r3, [r3, #0]
 801af10:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801af12:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801af16:	2b00      	cmp	r3, #0
 801af18:	d196      	bne.n	801ae48 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801af1a:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801af1c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801af20:	4413      	add	r3, r2
 801af22:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801af24:	68bb      	ldr	r3, [r7, #8]
 801af26:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801af28:	f1a3 0213 	sub.w	r2, r3, #19
 801af2c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801af30:	429a      	cmp	r2, r3
 801af32:	bfcc      	ite	gt
 801af34:	2301      	movgt	r3, #1
 801af36:	2300      	movle	r3, #0
 801af38:	b2db      	uxtb	r3, r3
 801af3a:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801af3c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801af40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801af44:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801af46:	6a3b      	ldr	r3, [r7, #32]
 801af48:	2b00      	cmp	r3, #0
 801af4a:	d002      	beq.n	801af52 <ip4_frag+0x1f6>
 801af4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801af4e:	2b00      	cmp	r3, #0
 801af50:	d003      	beq.n	801af5a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801af52:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801af54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801af58:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801af5a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801af5c:	4618      	mov	r0, r3
 801af5e:	f7f5 fb5f 	bl	8010620 <lwip_htons>
 801af62:	4603      	mov	r3, r0
 801af64:	461a      	mov	r2, r3
 801af66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801af68:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801af6a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801af6c:	3314      	adds	r3, #20
 801af6e:	b29b      	uxth	r3, r3
 801af70:	4618      	mov	r0, r3
 801af72:	f7f5 fb55 	bl	8010620 <lwip_htons>
 801af76:	4603      	mov	r3, r0
 801af78:	461a      	mov	r2, r3
 801af7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801af7c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801af7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801af80:	2200      	movs	r2, #0
 801af82:	729a      	strb	r2, [r3, #10]
 801af84:	2200      	movs	r2, #0
 801af86:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801af88:	68bb      	ldr	r3, [r7, #8]
 801af8a:	695b      	ldr	r3, [r3, #20]
 801af8c:	687a      	ldr	r2, [r7, #4]
 801af8e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801af90:	68b8      	ldr	r0, [r7, #8]
 801af92:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801af94:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801af96:	f7f6 ff67 	bl	8011e68 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801af9a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801af9e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801afa0:	1ad3      	subs	r3, r2, r3
 801afa2:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801afa6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801afaa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801afac:	4413      	add	r3, r2
 801afae:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801afb2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801afb6:	2b00      	cmp	r3, #0
 801afb8:	f47f af19 	bne.w	801adee <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801afbc:	2300      	movs	r3, #0
 801afbe:	e002      	b.n	801afc6 <ip4_frag+0x26a>
      goto memerr;
 801afc0:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801afc2:	f04f 33ff 	mov.w	r3, #4294967295
}
 801afc6:	4618      	mov	r0, r3
 801afc8:	3748      	adds	r7, #72	; 0x48
 801afca:	46bd      	mov	sp, r7
 801afcc:	bd80      	pop	{r7, pc}
 801afce:	bf00      	nop
 801afd0:	0801ff04 	.word	0x0801ff04
 801afd4:	080200e0 	.word	0x080200e0
 801afd8:	0801ff4c 	.word	0x0801ff4c
 801afdc:	080200fc 	.word	0x080200fc
 801afe0:	0802011c 	.word	0x0802011c
 801afe4:	0801acf5 	.word	0x0801acf5

0801afe8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801afe8:	b580      	push	{r7, lr}
 801afea:	b086      	sub	sp, #24
 801afec:	af00      	add	r7, sp, #0
 801afee:	6078      	str	r0, [r7, #4]
 801aff0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801aff2:	230e      	movs	r3, #14
 801aff4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801aff6:	687b      	ldr	r3, [r7, #4]
 801aff8:	895b      	ldrh	r3, [r3, #10]
 801affa:	2b0e      	cmp	r3, #14
 801affc:	d96e      	bls.n	801b0dc <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801affe:	687b      	ldr	r3, [r7, #4]
 801b000:	7bdb      	ldrb	r3, [r3, #15]
 801b002:	2b00      	cmp	r3, #0
 801b004:	d106      	bne.n	801b014 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801b006:	683b      	ldr	r3, [r7, #0]
 801b008:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801b00c:	3301      	adds	r3, #1
 801b00e:	b2da      	uxtb	r2, r3
 801b010:	687b      	ldr	r3, [r7, #4]
 801b012:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801b014:	687b      	ldr	r3, [r7, #4]
 801b016:	685b      	ldr	r3, [r3, #4]
 801b018:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801b01a:	693b      	ldr	r3, [r7, #16]
 801b01c:	7b1a      	ldrb	r2, [r3, #12]
 801b01e:	7b5b      	ldrb	r3, [r3, #13]
 801b020:	021b      	lsls	r3, r3, #8
 801b022:	4313      	orrs	r3, r2
 801b024:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801b026:	693b      	ldr	r3, [r7, #16]
 801b028:	781b      	ldrb	r3, [r3, #0]
 801b02a:	f003 0301 	and.w	r3, r3, #1
 801b02e:	2b00      	cmp	r3, #0
 801b030:	d023      	beq.n	801b07a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801b032:	693b      	ldr	r3, [r7, #16]
 801b034:	781b      	ldrb	r3, [r3, #0]
 801b036:	2b01      	cmp	r3, #1
 801b038:	d10f      	bne.n	801b05a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801b03a:	693b      	ldr	r3, [r7, #16]
 801b03c:	785b      	ldrb	r3, [r3, #1]
 801b03e:	2b00      	cmp	r3, #0
 801b040:	d11b      	bne.n	801b07a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801b042:	693b      	ldr	r3, [r7, #16]
 801b044:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801b046:	2b5e      	cmp	r3, #94	; 0x5e
 801b048:	d117      	bne.n	801b07a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801b04a:	687b      	ldr	r3, [r7, #4]
 801b04c:	7b5b      	ldrb	r3, [r3, #13]
 801b04e:	f043 0310 	orr.w	r3, r3, #16
 801b052:	b2da      	uxtb	r2, r3
 801b054:	687b      	ldr	r3, [r7, #4]
 801b056:	735a      	strb	r2, [r3, #13]
 801b058:	e00f      	b.n	801b07a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801b05a:	693b      	ldr	r3, [r7, #16]
 801b05c:	2206      	movs	r2, #6
 801b05e:	4928      	ldr	r1, [pc, #160]	; (801b100 <ethernet_input+0x118>)
 801b060:	4618      	mov	r0, r3
 801b062:	f000 fa71 	bl	801b548 <memcmp>
 801b066:	4603      	mov	r3, r0
 801b068:	2b00      	cmp	r3, #0
 801b06a:	d106      	bne.n	801b07a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801b06c:	687b      	ldr	r3, [r7, #4]
 801b06e:	7b5b      	ldrb	r3, [r3, #13]
 801b070:	f043 0308 	orr.w	r3, r3, #8
 801b074:	b2da      	uxtb	r2, r3
 801b076:	687b      	ldr	r3, [r7, #4]
 801b078:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801b07a:	89fb      	ldrh	r3, [r7, #14]
 801b07c:	2b08      	cmp	r3, #8
 801b07e:	d003      	beq.n	801b088 <ethernet_input+0xa0>
 801b080:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801b084:	d014      	beq.n	801b0b0 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801b086:	e032      	b.n	801b0ee <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801b088:	683b      	ldr	r3, [r7, #0]
 801b08a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b08e:	f003 0308 	and.w	r3, r3, #8
 801b092:	2b00      	cmp	r3, #0
 801b094:	d024      	beq.n	801b0e0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801b096:	8afb      	ldrh	r3, [r7, #22]
 801b098:	4619      	mov	r1, r3
 801b09a:	6878      	ldr	r0, [r7, #4]
 801b09c:	f7f6 fe2c 	bl	8011cf8 <pbuf_remove_header>
 801b0a0:	4603      	mov	r3, r0
 801b0a2:	2b00      	cmp	r3, #0
 801b0a4:	d11e      	bne.n	801b0e4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801b0a6:	6839      	ldr	r1, [r7, #0]
 801b0a8:	6878      	ldr	r0, [r7, #4]
 801b0aa:	f7fe ff21 	bl	8019ef0 <ip4_input>
      break;
 801b0ae:	e013      	b.n	801b0d8 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801b0b0:	683b      	ldr	r3, [r7, #0]
 801b0b2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b0b6:	f003 0308 	and.w	r3, r3, #8
 801b0ba:	2b00      	cmp	r3, #0
 801b0bc:	d014      	beq.n	801b0e8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801b0be:	8afb      	ldrh	r3, [r7, #22]
 801b0c0:	4619      	mov	r1, r3
 801b0c2:	6878      	ldr	r0, [r7, #4]
 801b0c4:	f7f6 fe18 	bl	8011cf8 <pbuf_remove_header>
 801b0c8:	4603      	mov	r3, r0
 801b0ca:	2b00      	cmp	r3, #0
 801b0cc:	d10e      	bne.n	801b0ec <ethernet_input+0x104>
        etharp_input(p, netif);
 801b0ce:	6839      	ldr	r1, [r7, #0]
 801b0d0:	6878      	ldr	r0, [r7, #4]
 801b0d2:	f7fe f8c1 	bl	8019258 <etharp_input>
      break;
 801b0d6:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801b0d8:	2300      	movs	r3, #0
 801b0da:	e00c      	b.n	801b0f6 <ethernet_input+0x10e>
    goto free_and_return;
 801b0dc:	bf00      	nop
 801b0de:	e006      	b.n	801b0ee <ethernet_input+0x106>
        goto free_and_return;
 801b0e0:	bf00      	nop
 801b0e2:	e004      	b.n	801b0ee <ethernet_input+0x106>
        goto free_and_return;
 801b0e4:	bf00      	nop
 801b0e6:	e002      	b.n	801b0ee <ethernet_input+0x106>
        goto free_and_return;
 801b0e8:	bf00      	nop
 801b0ea:	e000      	b.n	801b0ee <ethernet_input+0x106>
        goto free_and_return;
 801b0ec:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801b0ee:	6878      	ldr	r0, [r7, #4]
 801b0f0:	f7f6 feba 	bl	8011e68 <pbuf_free>
  return ERR_OK;
 801b0f4:	2300      	movs	r3, #0
}
 801b0f6:	4618      	mov	r0, r3
 801b0f8:	3718      	adds	r7, #24
 801b0fa:	46bd      	mov	sp, r7
 801b0fc:	bd80      	pop	{r7, pc}
 801b0fe:	bf00      	nop
 801b100:	080203b4 	.word	0x080203b4

0801b104 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801b104:	b580      	push	{r7, lr}
 801b106:	b086      	sub	sp, #24
 801b108:	af00      	add	r7, sp, #0
 801b10a:	60f8      	str	r0, [r7, #12]
 801b10c:	60b9      	str	r1, [r7, #8]
 801b10e:	607a      	str	r2, [r7, #4]
 801b110:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801b112:	8c3b      	ldrh	r3, [r7, #32]
 801b114:	4618      	mov	r0, r3
 801b116:	f7f5 fa83 	bl	8010620 <lwip_htons>
 801b11a:	4603      	mov	r3, r0
 801b11c:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801b11e:	210e      	movs	r1, #14
 801b120:	68b8      	ldr	r0, [r7, #8]
 801b122:	f7f6 fdd9 	bl	8011cd8 <pbuf_add_header>
 801b126:	4603      	mov	r3, r0
 801b128:	2b00      	cmp	r3, #0
 801b12a:	d125      	bne.n	801b178 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801b12c:	68bb      	ldr	r3, [r7, #8]
 801b12e:	685b      	ldr	r3, [r3, #4]
 801b130:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801b132:	693b      	ldr	r3, [r7, #16]
 801b134:	8afa      	ldrh	r2, [r7, #22]
 801b136:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801b138:	693b      	ldr	r3, [r7, #16]
 801b13a:	2206      	movs	r2, #6
 801b13c:	6839      	ldr	r1, [r7, #0]
 801b13e:	4618      	mov	r0, r3
 801b140:	f000 fa12 	bl	801b568 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801b144:	693b      	ldr	r3, [r7, #16]
 801b146:	3306      	adds	r3, #6
 801b148:	2206      	movs	r2, #6
 801b14a:	6879      	ldr	r1, [r7, #4]
 801b14c:	4618      	mov	r0, r3
 801b14e:	f000 fa0b 	bl	801b568 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801b152:	68fb      	ldr	r3, [r7, #12]
 801b154:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801b158:	2b06      	cmp	r3, #6
 801b15a:	d006      	beq.n	801b16a <ethernet_output+0x66>
 801b15c:	4b0a      	ldr	r3, [pc, #40]	; (801b188 <ethernet_output+0x84>)
 801b15e:	f44f 7299 	mov.w	r2, #306	; 0x132
 801b162:	490a      	ldr	r1, [pc, #40]	; (801b18c <ethernet_output+0x88>)
 801b164:	480a      	ldr	r0, [pc, #40]	; (801b190 <ethernet_output+0x8c>)
 801b166:	f000 fa15 	bl	801b594 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801b16a:	68fb      	ldr	r3, [r7, #12]
 801b16c:	699b      	ldr	r3, [r3, #24]
 801b16e:	68b9      	ldr	r1, [r7, #8]
 801b170:	68f8      	ldr	r0, [r7, #12]
 801b172:	4798      	blx	r3
 801b174:	4603      	mov	r3, r0
 801b176:	e002      	b.n	801b17e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801b178:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801b17a:	f06f 0301 	mvn.w	r3, #1
}
 801b17e:	4618      	mov	r0, r3
 801b180:	3718      	adds	r7, #24
 801b182:	46bd      	mov	sp, r7
 801b184:	bd80      	pop	{r7, pc}
 801b186:	bf00      	nop
 801b188:	0802012c 	.word	0x0802012c
 801b18c:	08020164 	.word	0x08020164
 801b190:	08020198 	.word	0x08020198

0801b194 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801b194:	b580      	push	{r7, lr}
 801b196:	b082      	sub	sp, #8
 801b198:	af00      	add	r7, sp, #0
 801b19a:	6078      	str	r0, [r7, #4]
 801b19c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 801b19e:	683b      	ldr	r3, [r7, #0]
 801b1a0:	2200      	movs	r2, #0
 801b1a2:	2104      	movs	r1, #4
 801b1a4:	4618      	mov	r0, r3
 801b1a6:	f7ee fb3d 	bl	8009824 <osMessageQueueNew>
 801b1aa:	4602      	mov	r2, r0
 801b1ac:	687b      	ldr	r3, [r7, #4]
 801b1ae:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801b1b0:	687b      	ldr	r3, [r7, #4]
 801b1b2:	681b      	ldr	r3, [r3, #0]
 801b1b4:	2b00      	cmp	r3, #0
 801b1b6:	d102      	bne.n	801b1be <sys_mbox_new+0x2a>
    return ERR_MEM;
 801b1b8:	f04f 33ff 	mov.w	r3, #4294967295
 801b1bc:	e000      	b.n	801b1c0 <sys_mbox_new+0x2c>

  return ERR_OK;
 801b1be:	2300      	movs	r3, #0
}
 801b1c0:	4618      	mov	r0, r3
 801b1c2:	3708      	adds	r7, #8
 801b1c4:	46bd      	mov	sp, r7
 801b1c6:	bd80      	pop	{r7, pc}

0801b1c8 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801b1c8:	b580      	push	{r7, lr}
 801b1ca:	b082      	sub	sp, #8
 801b1cc:	af00      	add	r7, sp, #0
 801b1ce:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
#else
  if(osMessageQueueGetCount(*mbox))
 801b1d0:	687b      	ldr	r3, [r7, #4]
 801b1d2:	681b      	ldr	r3, [r3, #0]
 801b1d4:	4618      	mov	r0, r3
 801b1d6:	f7ee fc91 	bl	8009afc <osMessageQueueGetCount>

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
#else
  osMessageQueueDelete(*mbox);
 801b1da:	687b      	ldr	r3, [r7, #4]
 801b1dc:	681b      	ldr	r3, [r3, #0]
 801b1de:	4618      	mov	r0, r3
 801b1e0:	f7ee fcbe 	bl	8009b60 <osMessageQueueDelete>
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801b1e4:	bf00      	nop
 801b1e6:	3708      	adds	r7, #8
 801b1e8:	46bd      	mov	sp, r7
 801b1ea:	bd80      	pop	{r7, pc}

0801b1ec <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801b1ec:	b580      	push	{r7, lr}
 801b1ee:	b084      	sub	sp, #16
 801b1f0:	af00      	add	r7, sp, #0
 801b1f2:	6078      	str	r0, [r7, #4]
 801b1f4:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 801b1f6:	687b      	ldr	r3, [r7, #4]
 801b1f8:	6818      	ldr	r0, [r3, #0]
 801b1fa:	4639      	mov	r1, r7
 801b1fc:	2300      	movs	r3, #0
 801b1fe:	2200      	movs	r2, #0
 801b200:	f7ee fb96 	bl	8009930 <osMessageQueuePut>
 801b204:	4603      	mov	r3, r0
 801b206:	2b00      	cmp	r3, #0
 801b208:	d102      	bne.n	801b210 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 801b20a:	2300      	movs	r3, #0
 801b20c:	73fb      	strb	r3, [r7, #15]
 801b20e:	e001      	b.n	801b214 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801b210:	23ff      	movs	r3, #255	; 0xff
 801b212:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801b214:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b218:	4618      	mov	r0, r3
 801b21a:	3710      	adds	r7, #16
 801b21c:	46bd      	mov	sp, r7
 801b21e:	bd80      	pop	{r7, pc}

0801b220 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801b220:	b580      	push	{r7, lr}
 801b222:	b086      	sub	sp, #24
 801b224:	af00      	add	r7, sp, #0
 801b226:	60f8      	str	r0, [r7, #12]
 801b228:	60b9      	str	r1, [r7, #8]
 801b22a:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 801b22c:	f7ed ff26 	bl	800907c <osKernelGetTickCount>
 801b230:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 801b232:	687b      	ldr	r3, [r7, #4]
 801b234:	2b00      	cmp	r3, #0
 801b236:	d013      	beq.n	801b260 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 801b238:	68fb      	ldr	r3, [r7, #12]
 801b23a:	6818      	ldr	r0, [r3, #0]
 801b23c:	687b      	ldr	r3, [r7, #4]
 801b23e:	2200      	movs	r2, #0
 801b240:	68b9      	ldr	r1, [r7, #8]
 801b242:	f7ee fbe9 	bl	8009a18 <osMessageQueueGet>
 801b246:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 801b248:	693b      	ldr	r3, [r7, #16]
 801b24a:	2b00      	cmp	r3, #0
 801b24c:	d105      	bne.n	801b25a <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 801b24e:	f7ed ff15 	bl	800907c <osKernelGetTickCount>
 801b252:	4602      	mov	r2, r0
 801b254:	697b      	ldr	r3, [r7, #20]
 801b256:	1ad3      	subs	r3, r2, r3
 801b258:	e00f      	b.n	801b27a <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801b25a:	f04f 33ff 	mov.w	r3, #4294967295
 801b25e:	e00c      	b.n	801b27a <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 801b260:	68fb      	ldr	r3, [r7, #12]
 801b262:	6818      	ldr	r0, [r3, #0]
 801b264:	f04f 33ff 	mov.w	r3, #4294967295
 801b268:	2200      	movs	r2, #0
 801b26a:	68b9      	ldr	r1, [r7, #8]
 801b26c:	f7ee fbd4 	bl	8009a18 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 801b270:	f7ed ff04 	bl	800907c <osKernelGetTickCount>
 801b274:	4602      	mov	r2, r0
 801b276:	697b      	ldr	r3, [r7, #20]
 801b278:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801b27a:	4618      	mov	r0, r3
 801b27c:	3718      	adds	r7, #24
 801b27e:	46bd      	mov	sp, r7
 801b280:	bd80      	pop	{r7, pc}

0801b282 <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801b282:	b580      	push	{r7, lr}
 801b284:	b082      	sub	sp, #8
 801b286:	af00      	add	r7, sp, #0
 801b288:	6078      	str	r0, [r7, #4]
 801b28a:	6039      	str	r1, [r7, #0]

  if(event.status == osEventMessage)
  {
    *msg = (void *)event.value.v;
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
 801b28c:	687b      	ldr	r3, [r7, #4]
 801b28e:	6818      	ldr	r0, [r3, #0]
 801b290:	2300      	movs	r3, #0
 801b292:	2200      	movs	r2, #0
 801b294:	6839      	ldr	r1, [r7, #0]
 801b296:	f7ee fbbf 	bl	8009a18 <osMessageQueueGet>
 801b29a:	4603      	mov	r3, r0
 801b29c:	2b00      	cmp	r3, #0
 801b29e:	d101      	bne.n	801b2a4 <sys_arch_mbox_tryfetch+0x22>
  {
#endif
    return ERR_OK;
 801b2a0:	2300      	movs	r3, #0
 801b2a2:	e001      	b.n	801b2a8 <sys_arch_mbox_tryfetch+0x26>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801b2a4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801b2a8:	4618      	mov	r0, r3
 801b2aa:	3708      	adds	r7, #8
 801b2ac:	46bd      	mov	sp, r7
 801b2ae:	bd80      	pop	{r7, pc}

0801b2b0 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801b2b0:	b480      	push	{r7}
 801b2b2:	b083      	sub	sp, #12
 801b2b4:	af00      	add	r7, sp, #0
 801b2b6:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801b2b8:	687b      	ldr	r3, [r7, #4]
 801b2ba:	681b      	ldr	r3, [r3, #0]
 801b2bc:	2b00      	cmp	r3, #0
 801b2be:	d101      	bne.n	801b2c4 <sys_mbox_valid+0x14>
    return 0;
 801b2c0:	2300      	movs	r3, #0
 801b2c2:	e000      	b.n	801b2c6 <sys_mbox_valid+0x16>
  else
    return 1;
 801b2c4:	2301      	movs	r3, #1
}
 801b2c6:	4618      	mov	r0, r3
 801b2c8:	370c      	adds	r7, #12
 801b2ca:	46bd      	mov	sp, r7
 801b2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2d0:	4770      	bx	lr

0801b2d2 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801b2d2:	b480      	push	{r7}
 801b2d4:	b083      	sub	sp, #12
 801b2d6:	af00      	add	r7, sp, #0
 801b2d8:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801b2da:	687b      	ldr	r3, [r7, #4]
 801b2dc:	2200      	movs	r2, #0
 801b2de:	601a      	str	r2, [r3, #0]
}
 801b2e0:	bf00      	nop
 801b2e2:	370c      	adds	r7, #12
 801b2e4:	46bd      	mov	sp, r7
 801b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2ea:	4770      	bx	lr

0801b2ec <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801b2ec:	b580      	push	{r7, lr}
 801b2ee:	b082      	sub	sp, #8
 801b2f0:	af00      	add	r7, sp, #0
 801b2f2:	6078      	str	r0, [r7, #4]
 801b2f4:	460b      	mov	r3, r1
 801b2f6:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
 801b2f8:	78fb      	ldrb	r3, [r7, #3]
 801b2fa:	2200      	movs	r2, #0
 801b2fc:	4619      	mov	r1, r3
 801b2fe:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801b302:	f7ee f8ff 	bl	8009504 <osSemaphoreNew>
 801b306:	4602      	mov	r2, r0
 801b308:	687b      	ldr	r3, [r7, #4]
 801b30a:	601a      	str	r2, [r3, #0]
#endif

  if(*sem == NULL)
 801b30c:	687b      	ldr	r3, [r7, #4]
 801b30e:	681b      	ldr	r3, [r3, #0]
 801b310:	2b00      	cmp	r3, #0
 801b312:	d102      	bne.n	801b31a <sys_sem_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801b314:	f04f 33ff 	mov.w	r3, #4294967295
 801b318:	e009      	b.n	801b32e <sys_sem_new+0x42>
  }

  if(count == 0)	// Means it can't be taken
 801b31a:	78fb      	ldrb	r3, [r7, #3]
 801b31c:	2b00      	cmp	r3, #0
 801b31e:	d105      	bne.n	801b32c <sys_sem_new+0x40>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
#else
    osSemaphoreAcquire(*sem, 0);
 801b320:	687b      	ldr	r3, [r7, #4]
 801b322:	681b      	ldr	r3, [r3, #0]
 801b324:	2100      	movs	r1, #0
 801b326:	4618      	mov	r0, r3
 801b328:	f7ee f988 	bl	800963c <osSemaphoreAcquire>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801b32c:	2300      	movs	r3, #0
}
 801b32e:	4618      	mov	r0, r3
 801b330:	3708      	adds	r7, #8
 801b332:	46bd      	mov	sp, r7
 801b334:	bd80      	pop	{r7, pc}

0801b336 <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801b336:	b580      	push	{r7, lr}
 801b338:	b084      	sub	sp, #16
 801b33a:	af00      	add	r7, sp, #0
 801b33c:	6078      	str	r0, [r7, #4]
 801b33e:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
#else
  uint32_t starttime = osKernelGetTickCount();
 801b340:	f7ed fe9c 	bl	800907c <osKernelGetTickCount>
 801b344:	60f8      	str	r0, [r7, #12]
#endif
  if(timeout != 0)
 801b346:	683b      	ldr	r3, [r7, #0]
 801b348:	2b00      	cmp	r3, #0
 801b34a:	d011      	beq.n	801b370 <sys_arch_sem_wait+0x3a>
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
    {
      return (osKernelSysTick() - starttime);
#else
    if(osSemaphoreAcquire(*sem, timeout) == osOK)
 801b34c:	687b      	ldr	r3, [r7, #4]
 801b34e:	681b      	ldr	r3, [r3, #0]
 801b350:	6839      	ldr	r1, [r7, #0]
 801b352:	4618      	mov	r0, r3
 801b354:	f7ee f972 	bl	800963c <osSemaphoreAcquire>
 801b358:	4603      	mov	r3, r0
 801b35a:	2b00      	cmp	r3, #0
 801b35c:	d105      	bne.n	801b36a <sys_arch_sem_wait+0x34>
    {
        return (osKernelGetTickCount() - starttime);
 801b35e:	f7ed fe8d 	bl	800907c <osKernelGetTickCount>
 801b362:	4602      	mov	r2, r0
 801b364:	68fb      	ldr	r3, [r7, #12]
 801b366:	1ad3      	subs	r3, r2, r3
 801b368:	e012      	b.n	801b390 <sys_arch_sem_wait+0x5a>
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801b36a:	f04f 33ff 	mov.w	r3, #4294967295
 801b36e:	e00f      	b.n	801b390 <sys_arch_sem_wait+0x5a>
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
    return (osKernelSysTick() - starttime);
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
 801b370:	bf00      	nop
 801b372:	687b      	ldr	r3, [r7, #4]
 801b374:	681b      	ldr	r3, [r3, #0]
 801b376:	f04f 31ff 	mov.w	r1, #4294967295
 801b37a:	4618      	mov	r0, r3
 801b37c:	f7ee f95e 	bl	800963c <osSemaphoreAcquire>
 801b380:	4603      	mov	r3, r0
 801b382:	2b00      	cmp	r3, #0
 801b384:	d1f5      	bne.n	801b372 <sys_arch_sem_wait+0x3c>
    return (osKernelGetTickCount() - starttime);
 801b386:	f7ed fe79 	bl	800907c <osKernelGetTickCount>
 801b38a:	4602      	mov	r2, r0
 801b38c:	68fb      	ldr	r3, [r7, #12]
 801b38e:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 801b390:	4618      	mov	r0, r3
 801b392:	3710      	adds	r7, #16
 801b394:	46bd      	mov	sp, r7
 801b396:	bd80      	pop	{r7, pc}

0801b398 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801b398:	b580      	push	{r7, lr}
 801b39a:	b082      	sub	sp, #8
 801b39c:	af00      	add	r7, sp, #0
 801b39e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801b3a0:	687b      	ldr	r3, [r7, #4]
 801b3a2:	681b      	ldr	r3, [r3, #0]
 801b3a4:	4618      	mov	r0, r3
 801b3a6:	f7ee f9af 	bl	8009708 <osSemaphoreRelease>
}
 801b3aa:	bf00      	nop
 801b3ac:	3708      	adds	r7, #8
 801b3ae:	46bd      	mov	sp, r7
 801b3b0:	bd80      	pop	{r7, pc}

0801b3b2 <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801b3b2:	b580      	push	{r7, lr}
 801b3b4:	b082      	sub	sp, #8
 801b3b6:	af00      	add	r7, sp, #0
 801b3b8:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801b3ba:	687b      	ldr	r3, [r7, #4]
 801b3bc:	681b      	ldr	r3, [r3, #0]
 801b3be:	4618      	mov	r0, r3
 801b3c0:	f7ee f9fa 	bl	80097b8 <osSemaphoreDelete>
}
 801b3c4:	bf00      	nop
 801b3c6:	3708      	adds	r7, #8
 801b3c8:	46bd      	mov	sp, r7
 801b3ca:	bd80      	pop	{r7, pc}

0801b3cc <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801b3cc:	b480      	push	{r7}
 801b3ce:	b083      	sub	sp, #12
 801b3d0:	af00      	add	r7, sp, #0
 801b3d2:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801b3d4:	687b      	ldr	r3, [r7, #4]
 801b3d6:	681b      	ldr	r3, [r3, #0]
 801b3d8:	2b00      	cmp	r3, #0
 801b3da:	d101      	bne.n	801b3e0 <sys_sem_valid+0x14>
    return 0;
 801b3dc:	2300      	movs	r3, #0
 801b3de:	e000      	b.n	801b3e2 <sys_sem_valid+0x16>
  else
    return 1;
 801b3e0:	2301      	movs	r3, #1
}
 801b3e2:	4618      	mov	r0, r3
 801b3e4:	370c      	adds	r7, #12
 801b3e6:	46bd      	mov	sp, r7
 801b3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b3ec:	4770      	bx	lr

0801b3ee <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801b3ee:	b480      	push	{r7}
 801b3f0:	b083      	sub	sp, #12
 801b3f2:	af00      	add	r7, sp, #0
 801b3f4:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801b3f6:	687b      	ldr	r3, [r7, #4]
 801b3f8:	2200      	movs	r2, #0
 801b3fa:	601a      	str	r2, [r3, #0]
}
 801b3fc:	bf00      	nop
 801b3fe:	370c      	adds	r7, #12
 801b400:	46bd      	mov	sp, r7
 801b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b406:	4770      	bx	lr

0801b408 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801b408:	b580      	push	{r7, lr}
 801b40a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 801b40c:	2000      	movs	r0, #0
 801b40e:	f7ed ff31 	bl	8009274 <osMutexNew>
 801b412:	4603      	mov	r3, r0
 801b414:	4a01      	ldr	r2, [pc, #4]	; (801b41c <sys_init+0x14>)
 801b416:	6013      	str	r3, [r2, #0]
#endif
}
 801b418:	bf00      	nop
 801b41a:	bd80      	pop	{r7, pc}
 801b41c:	200111e8 	.word	0x200111e8

0801b420 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801b420:	b580      	push	{r7, lr}
 801b422:	b082      	sub	sp, #8
 801b424:	af00      	add	r7, sp, #0
 801b426:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 801b428:	2000      	movs	r0, #0
 801b42a:	f7ed ff23 	bl	8009274 <osMutexNew>
 801b42e:	4602      	mov	r2, r0
 801b430:	687b      	ldr	r3, [r7, #4]
 801b432:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801b434:	687b      	ldr	r3, [r7, #4]
 801b436:	681b      	ldr	r3, [r3, #0]
 801b438:	2b00      	cmp	r3, #0
 801b43a:	d102      	bne.n	801b442 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801b43c:	f04f 33ff 	mov.w	r3, #4294967295
 801b440:	e000      	b.n	801b444 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801b442:	2300      	movs	r3, #0
}
 801b444:	4618      	mov	r0, r3
 801b446:	3708      	adds	r7, #8
 801b448:	46bd      	mov	sp, r7
 801b44a:	bd80      	pop	{r7, pc}

0801b44c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801b44c:	b580      	push	{r7, lr}
 801b44e:	b082      	sub	sp, #8
 801b450:	af00      	add	r7, sp, #0
 801b452:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801b454:	687b      	ldr	r3, [r7, #4]
 801b456:	681b      	ldr	r3, [r3, #0]
 801b458:	f04f 31ff 	mov.w	r1, #4294967295
 801b45c:	4618      	mov	r0, r3
 801b45e:	f7ed ffa3 	bl	80093a8 <osMutexAcquire>
#endif
}
 801b462:	bf00      	nop
 801b464:	3708      	adds	r7, #8
 801b466:	46bd      	mov	sp, r7
 801b468:	bd80      	pop	{r7, pc}

0801b46a <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801b46a:	b580      	push	{r7, lr}
 801b46c:	b082      	sub	sp, #8
 801b46e:	af00      	add	r7, sp, #0
 801b470:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801b472:	687b      	ldr	r3, [r7, #4]
 801b474:	681b      	ldr	r3, [r3, #0]
 801b476:	4618      	mov	r0, r3
 801b478:	f7ed fff4 	bl	8009464 <osMutexRelease>
}
 801b47c:	bf00      	nop
 801b47e:	3708      	adds	r7, #8
 801b480:	46bd      	mov	sp, r7
 801b482:	bd80      	pop	{r7, pc}

0801b484 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801b484:	b580      	push	{r7, lr}
 801b486:	b08e      	sub	sp, #56	; 0x38
 801b488:	af00      	add	r7, sp, #0
 801b48a:	60f8      	str	r0, [r7, #12]
 801b48c:	60b9      	str	r1, [r7, #8]
 801b48e:	607a      	str	r2, [r7, #4]
 801b490:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801b492:	f107 0314 	add.w	r3, r7, #20
 801b496:	2224      	movs	r2, #36	; 0x24
 801b498:	2100      	movs	r1, #0
 801b49a:	4618      	mov	r0, r3
 801b49c:	f000 f872 	bl	801b584 <memset>
 801b4a0:	68fb      	ldr	r3, [r7, #12]
 801b4a2:	617b      	str	r3, [r7, #20]
 801b4a4:	683b      	ldr	r3, [r7, #0]
 801b4a6:	62bb      	str	r3, [r7, #40]	; 0x28
 801b4a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801b4aa:	62fb      	str	r3, [r7, #44]	; 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 801b4ac:	f107 0314 	add.w	r3, r7, #20
 801b4b0:	461a      	mov	r2, r3
 801b4b2:	6879      	ldr	r1, [r7, #4]
 801b4b4:	68b8      	ldr	r0, [r7, #8]
 801b4b6:	f7ed fe09 	bl	80090cc <osThreadNew>
 801b4ba:	4603      	mov	r3, r0
#endif
}
 801b4bc:	4618      	mov	r0, r3
 801b4be:	3738      	adds	r7, #56	; 0x38
 801b4c0:	46bd      	mov	sp, r7
 801b4c2:	bd80      	pop	{r7, pc}

0801b4c4 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801b4c4:	b580      	push	{r7, lr}
 801b4c6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 801b4c8:	4b04      	ldr	r3, [pc, #16]	; (801b4dc <sys_arch_protect+0x18>)
 801b4ca:	681b      	ldr	r3, [r3, #0]
 801b4cc:	f04f 31ff 	mov.w	r1, #4294967295
 801b4d0:	4618      	mov	r0, r3
 801b4d2:	f7ed ff69 	bl	80093a8 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 801b4d6:	2301      	movs	r3, #1
}
 801b4d8:	4618      	mov	r0, r3
 801b4da:	bd80      	pop	{r7, pc}
 801b4dc:	200111e8 	.word	0x200111e8

0801b4e0 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801b4e0:	b580      	push	{r7, lr}
 801b4e2:	b082      	sub	sp, #8
 801b4e4:	af00      	add	r7, sp, #0
 801b4e6:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801b4e8:	4b04      	ldr	r3, [pc, #16]	; (801b4fc <sys_arch_unprotect+0x1c>)
 801b4ea:	681b      	ldr	r3, [r3, #0]
 801b4ec:	4618      	mov	r0, r3
 801b4ee:	f7ed ffb9 	bl	8009464 <osMutexRelease>
}
 801b4f2:	bf00      	nop
 801b4f4:	3708      	adds	r7, #8
 801b4f6:	46bd      	mov	sp, r7
 801b4f8:	bd80      	pop	{r7, pc}
 801b4fa:	bf00      	nop
 801b4fc:	200111e8 	.word	0x200111e8

0801b500 <__libc_init_array>:
 801b500:	b570      	push	{r4, r5, r6, lr}
 801b502:	4d0d      	ldr	r5, [pc, #52]	; (801b538 <__libc_init_array+0x38>)
 801b504:	4c0d      	ldr	r4, [pc, #52]	; (801b53c <__libc_init_array+0x3c>)
 801b506:	1b64      	subs	r4, r4, r5
 801b508:	10a4      	asrs	r4, r4, #2
 801b50a:	2600      	movs	r6, #0
 801b50c:	42a6      	cmp	r6, r4
 801b50e:	d109      	bne.n	801b524 <__libc_init_array+0x24>
 801b510:	4d0b      	ldr	r5, [pc, #44]	; (801b540 <__libc_init_array+0x40>)
 801b512:	4c0c      	ldr	r4, [pc, #48]	; (801b544 <__libc_init_array+0x44>)
 801b514:	f001 f962 	bl	801c7dc <_init>
 801b518:	1b64      	subs	r4, r4, r5
 801b51a:	10a4      	asrs	r4, r4, #2
 801b51c:	2600      	movs	r6, #0
 801b51e:	42a6      	cmp	r6, r4
 801b520:	d105      	bne.n	801b52e <__libc_init_array+0x2e>
 801b522:	bd70      	pop	{r4, r5, r6, pc}
 801b524:	f855 3b04 	ldr.w	r3, [r5], #4
 801b528:	4798      	blx	r3
 801b52a:	3601      	adds	r6, #1
 801b52c:	e7ee      	b.n	801b50c <__libc_init_array+0xc>
 801b52e:	f855 3b04 	ldr.w	r3, [r5], #4
 801b532:	4798      	blx	r3
 801b534:	3601      	adds	r6, #1
 801b536:	e7f2      	b.n	801b51e <__libc_init_array+0x1e>
 801b538:	08020514 	.word	0x08020514
 801b53c:	08020514 	.word	0x08020514
 801b540:	08020514 	.word	0x08020514
 801b544:	08020518 	.word	0x08020518

0801b548 <memcmp>:
 801b548:	b510      	push	{r4, lr}
 801b54a:	3901      	subs	r1, #1
 801b54c:	4402      	add	r2, r0
 801b54e:	4290      	cmp	r0, r2
 801b550:	d101      	bne.n	801b556 <memcmp+0xe>
 801b552:	2000      	movs	r0, #0
 801b554:	e005      	b.n	801b562 <memcmp+0x1a>
 801b556:	7803      	ldrb	r3, [r0, #0]
 801b558:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801b55c:	42a3      	cmp	r3, r4
 801b55e:	d001      	beq.n	801b564 <memcmp+0x1c>
 801b560:	1b18      	subs	r0, r3, r4
 801b562:	bd10      	pop	{r4, pc}
 801b564:	3001      	adds	r0, #1
 801b566:	e7f2      	b.n	801b54e <memcmp+0x6>

0801b568 <memcpy>:
 801b568:	440a      	add	r2, r1
 801b56a:	4291      	cmp	r1, r2
 801b56c:	f100 33ff 	add.w	r3, r0, #4294967295
 801b570:	d100      	bne.n	801b574 <memcpy+0xc>
 801b572:	4770      	bx	lr
 801b574:	b510      	push	{r4, lr}
 801b576:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b57a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b57e:	4291      	cmp	r1, r2
 801b580:	d1f9      	bne.n	801b576 <memcpy+0xe>
 801b582:	bd10      	pop	{r4, pc}

0801b584 <memset>:
 801b584:	4402      	add	r2, r0
 801b586:	4603      	mov	r3, r0
 801b588:	4293      	cmp	r3, r2
 801b58a:	d100      	bne.n	801b58e <memset+0xa>
 801b58c:	4770      	bx	lr
 801b58e:	f803 1b01 	strb.w	r1, [r3], #1
 801b592:	e7f9      	b.n	801b588 <memset+0x4>

0801b594 <iprintf>:
 801b594:	b40f      	push	{r0, r1, r2, r3}
 801b596:	4b0a      	ldr	r3, [pc, #40]	; (801b5c0 <iprintf+0x2c>)
 801b598:	b513      	push	{r0, r1, r4, lr}
 801b59a:	681c      	ldr	r4, [r3, #0]
 801b59c:	b124      	cbz	r4, 801b5a8 <iprintf+0x14>
 801b59e:	69a3      	ldr	r3, [r4, #24]
 801b5a0:	b913      	cbnz	r3, 801b5a8 <iprintf+0x14>
 801b5a2:	4620      	mov	r0, r4
 801b5a4:	f000 fad0 	bl	801bb48 <__sinit>
 801b5a8:	ab05      	add	r3, sp, #20
 801b5aa:	9a04      	ldr	r2, [sp, #16]
 801b5ac:	68a1      	ldr	r1, [r4, #8]
 801b5ae:	9301      	str	r3, [sp, #4]
 801b5b0:	4620      	mov	r0, r4
 801b5b2:	f000 fcf3 	bl	801bf9c <_vfiprintf_r>
 801b5b6:	b002      	add	sp, #8
 801b5b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b5bc:	b004      	add	sp, #16
 801b5be:	4770      	bx	lr
 801b5c0:	20000030 	.word	0x20000030

0801b5c4 <putchar>:
 801b5c4:	4b09      	ldr	r3, [pc, #36]	; (801b5ec <putchar+0x28>)
 801b5c6:	b513      	push	{r0, r1, r4, lr}
 801b5c8:	681c      	ldr	r4, [r3, #0]
 801b5ca:	4601      	mov	r1, r0
 801b5cc:	b134      	cbz	r4, 801b5dc <putchar+0x18>
 801b5ce:	69a3      	ldr	r3, [r4, #24]
 801b5d0:	b923      	cbnz	r3, 801b5dc <putchar+0x18>
 801b5d2:	9001      	str	r0, [sp, #4]
 801b5d4:	4620      	mov	r0, r4
 801b5d6:	f000 fab7 	bl	801bb48 <__sinit>
 801b5da:	9901      	ldr	r1, [sp, #4]
 801b5dc:	68a2      	ldr	r2, [r4, #8]
 801b5de:	4620      	mov	r0, r4
 801b5e0:	b002      	add	sp, #8
 801b5e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b5e6:	f000 bf9d 	b.w	801c524 <_putc_r>
 801b5ea:	bf00      	nop
 801b5ec:	20000030 	.word	0x20000030

0801b5f0 <_puts_r>:
 801b5f0:	b570      	push	{r4, r5, r6, lr}
 801b5f2:	460e      	mov	r6, r1
 801b5f4:	4605      	mov	r5, r0
 801b5f6:	b118      	cbz	r0, 801b600 <_puts_r+0x10>
 801b5f8:	6983      	ldr	r3, [r0, #24]
 801b5fa:	b90b      	cbnz	r3, 801b600 <_puts_r+0x10>
 801b5fc:	f000 faa4 	bl	801bb48 <__sinit>
 801b600:	69ab      	ldr	r3, [r5, #24]
 801b602:	68ac      	ldr	r4, [r5, #8]
 801b604:	b913      	cbnz	r3, 801b60c <_puts_r+0x1c>
 801b606:	4628      	mov	r0, r5
 801b608:	f000 fa9e 	bl	801bb48 <__sinit>
 801b60c:	4b2c      	ldr	r3, [pc, #176]	; (801b6c0 <_puts_r+0xd0>)
 801b60e:	429c      	cmp	r4, r3
 801b610:	d120      	bne.n	801b654 <_puts_r+0x64>
 801b612:	686c      	ldr	r4, [r5, #4]
 801b614:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b616:	07db      	lsls	r3, r3, #31
 801b618:	d405      	bmi.n	801b626 <_puts_r+0x36>
 801b61a:	89a3      	ldrh	r3, [r4, #12]
 801b61c:	0598      	lsls	r0, r3, #22
 801b61e:	d402      	bmi.n	801b626 <_puts_r+0x36>
 801b620:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b622:	f000 fb41 	bl	801bca8 <__retarget_lock_acquire_recursive>
 801b626:	89a3      	ldrh	r3, [r4, #12]
 801b628:	0719      	lsls	r1, r3, #28
 801b62a:	d51d      	bpl.n	801b668 <_puts_r+0x78>
 801b62c:	6923      	ldr	r3, [r4, #16]
 801b62e:	b1db      	cbz	r3, 801b668 <_puts_r+0x78>
 801b630:	3e01      	subs	r6, #1
 801b632:	68a3      	ldr	r3, [r4, #8]
 801b634:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801b638:	3b01      	subs	r3, #1
 801b63a:	60a3      	str	r3, [r4, #8]
 801b63c:	bb39      	cbnz	r1, 801b68e <_puts_r+0x9e>
 801b63e:	2b00      	cmp	r3, #0
 801b640:	da38      	bge.n	801b6b4 <_puts_r+0xc4>
 801b642:	4622      	mov	r2, r4
 801b644:	210a      	movs	r1, #10
 801b646:	4628      	mov	r0, r5
 801b648:	f000 f886 	bl	801b758 <__swbuf_r>
 801b64c:	3001      	adds	r0, #1
 801b64e:	d011      	beq.n	801b674 <_puts_r+0x84>
 801b650:	250a      	movs	r5, #10
 801b652:	e011      	b.n	801b678 <_puts_r+0x88>
 801b654:	4b1b      	ldr	r3, [pc, #108]	; (801b6c4 <_puts_r+0xd4>)
 801b656:	429c      	cmp	r4, r3
 801b658:	d101      	bne.n	801b65e <_puts_r+0x6e>
 801b65a:	68ac      	ldr	r4, [r5, #8]
 801b65c:	e7da      	b.n	801b614 <_puts_r+0x24>
 801b65e:	4b1a      	ldr	r3, [pc, #104]	; (801b6c8 <_puts_r+0xd8>)
 801b660:	429c      	cmp	r4, r3
 801b662:	bf08      	it	eq
 801b664:	68ec      	ldreq	r4, [r5, #12]
 801b666:	e7d5      	b.n	801b614 <_puts_r+0x24>
 801b668:	4621      	mov	r1, r4
 801b66a:	4628      	mov	r0, r5
 801b66c:	f000 f8c6 	bl	801b7fc <__swsetup_r>
 801b670:	2800      	cmp	r0, #0
 801b672:	d0dd      	beq.n	801b630 <_puts_r+0x40>
 801b674:	f04f 35ff 	mov.w	r5, #4294967295
 801b678:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b67a:	07da      	lsls	r2, r3, #31
 801b67c:	d405      	bmi.n	801b68a <_puts_r+0x9a>
 801b67e:	89a3      	ldrh	r3, [r4, #12]
 801b680:	059b      	lsls	r3, r3, #22
 801b682:	d402      	bmi.n	801b68a <_puts_r+0x9a>
 801b684:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b686:	f000 fb10 	bl	801bcaa <__retarget_lock_release_recursive>
 801b68a:	4628      	mov	r0, r5
 801b68c:	bd70      	pop	{r4, r5, r6, pc}
 801b68e:	2b00      	cmp	r3, #0
 801b690:	da04      	bge.n	801b69c <_puts_r+0xac>
 801b692:	69a2      	ldr	r2, [r4, #24]
 801b694:	429a      	cmp	r2, r3
 801b696:	dc06      	bgt.n	801b6a6 <_puts_r+0xb6>
 801b698:	290a      	cmp	r1, #10
 801b69a:	d004      	beq.n	801b6a6 <_puts_r+0xb6>
 801b69c:	6823      	ldr	r3, [r4, #0]
 801b69e:	1c5a      	adds	r2, r3, #1
 801b6a0:	6022      	str	r2, [r4, #0]
 801b6a2:	7019      	strb	r1, [r3, #0]
 801b6a4:	e7c5      	b.n	801b632 <_puts_r+0x42>
 801b6a6:	4622      	mov	r2, r4
 801b6a8:	4628      	mov	r0, r5
 801b6aa:	f000 f855 	bl	801b758 <__swbuf_r>
 801b6ae:	3001      	adds	r0, #1
 801b6b0:	d1bf      	bne.n	801b632 <_puts_r+0x42>
 801b6b2:	e7df      	b.n	801b674 <_puts_r+0x84>
 801b6b4:	6823      	ldr	r3, [r4, #0]
 801b6b6:	250a      	movs	r5, #10
 801b6b8:	1c5a      	adds	r2, r3, #1
 801b6ba:	6022      	str	r2, [r4, #0]
 801b6bc:	701d      	strb	r5, [r3, #0]
 801b6be:	e7db      	b.n	801b678 <_puts_r+0x88>
 801b6c0:	08020498 	.word	0x08020498
 801b6c4:	080204b8 	.word	0x080204b8
 801b6c8:	08020478 	.word	0x08020478

0801b6cc <puts>:
 801b6cc:	4b02      	ldr	r3, [pc, #8]	; (801b6d8 <puts+0xc>)
 801b6ce:	4601      	mov	r1, r0
 801b6d0:	6818      	ldr	r0, [r3, #0]
 801b6d2:	f7ff bf8d 	b.w	801b5f0 <_puts_r>
 801b6d6:	bf00      	nop
 801b6d8:	20000030 	.word	0x20000030

0801b6dc <rand>:
 801b6dc:	4b16      	ldr	r3, [pc, #88]	; (801b738 <rand+0x5c>)
 801b6de:	b510      	push	{r4, lr}
 801b6e0:	681c      	ldr	r4, [r3, #0]
 801b6e2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801b6e4:	b9b3      	cbnz	r3, 801b714 <rand+0x38>
 801b6e6:	2018      	movs	r0, #24
 801b6e8:	f000 fb46 	bl	801bd78 <malloc>
 801b6ec:	63a0      	str	r0, [r4, #56]	; 0x38
 801b6ee:	b928      	cbnz	r0, 801b6fc <rand+0x20>
 801b6f0:	4602      	mov	r2, r0
 801b6f2:	4b12      	ldr	r3, [pc, #72]	; (801b73c <rand+0x60>)
 801b6f4:	4812      	ldr	r0, [pc, #72]	; (801b740 <rand+0x64>)
 801b6f6:	214e      	movs	r1, #78	; 0x4e
 801b6f8:	f000 f8ee 	bl	801b8d8 <__assert_func>
 801b6fc:	4a11      	ldr	r2, [pc, #68]	; (801b744 <rand+0x68>)
 801b6fe:	4b12      	ldr	r3, [pc, #72]	; (801b748 <rand+0x6c>)
 801b700:	e9c0 2300 	strd	r2, r3, [r0]
 801b704:	4b11      	ldr	r3, [pc, #68]	; (801b74c <rand+0x70>)
 801b706:	6083      	str	r3, [r0, #8]
 801b708:	230b      	movs	r3, #11
 801b70a:	8183      	strh	r3, [r0, #12]
 801b70c:	2201      	movs	r2, #1
 801b70e:	2300      	movs	r3, #0
 801b710:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801b714:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 801b716:	4a0e      	ldr	r2, [pc, #56]	; (801b750 <rand+0x74>)
 801b718:	6920      	ldr	r0, [r4, #16]
 801b71a:	6963      	ldr	r3, [r4, #20]
 801b71c:	490d      	ldr	r1, [pc, #52]	; (801b754 <rand+0x78>)
 801b71e:	4342      	muls	r2, r0
 801b720:	fb01 2203 	mla	r2, r1, r3, r2
 801b724:	fba0 0101 	umull	r0, r1, r0, r1
 801b728:	1c43      	adds	r3, r0, #1
 801b72a:	eb42 0001 	adc.w	r0, r2, r1
 801b72e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 801b732:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801b736:	bd10      	pop	{r4, pc}
 801b738:	20000030 	.word	0x20000030
 801b73c:	080203c8 	.word	0x080203c8
 801b740:	080203df 	.word	0x080203df
 801b744:	abcd330e 	.word	0xabcd330e
 801b748:	e66d1234 	.word	0xe66d1234
 801b74c:	0005deec 	.word	0x0005deec
 801b750:	5851f42d 	.word	0x5851f42d
 801b754:	4c957f2d 	.word	0x4c957f2d

0801b758 <__swbuf_r>:
 801b758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b75a:	460e      	mov	r6, r1
 801b75c:	4614      	mov	r4, r2
 801b75e:	4605      	mov	r5, r0
 801b760:	b118      	cbz	r0, 801b76a <__swbuf_r+0x12>
 801b762:	6983      	ldr	r3, [r0, #24]
 801b764:	b90b      	cbnz	r3, 801b76a <__swbuf_r+0x12>
 801b766:	f000 f9ef 	bl	801bb48 <__sinit>
 801b76a:	4b21      	ldr	r3, [pc, #132]	; (801b7f0 <__swbuf_r+0x98>)
 801b76c:	429c      	cmp	r4, r3
 801b76e:	d12b      	bne.n	801b7c8 <__swbuf_r+0x70>
 801b770:	686c      	ldr	r4, [r5, #4]
 801b772:	69a3      	ldr	r3, [r4, #24]
 801b774:	60a3      	str	r3, [r4, #8]
 801b776:	89a3      	ldrh	r3, [r4, #12]
 801b778:	071a      	lsls	r2, r3, #28
 801b77a:	d52f      	bpl.n	801b7dc <__swbuf_r+0x84>
 801b77c:	6923      	ldr	r3, [r4, #16]
 801b77e:	b36b      	cbz	r3, 801b7dc <__swbuf_r+0x84>
 801b780:	6923      	ldr	r3, [r4, #16]
 801b782:	6820      	ldr	r0, [r4, #0]
 801b784:	1ac0      	subs	r0, r0, r3
 801b786:	6963      	ldr	r3, [r4, #20]
 801b788:	b2f6      	uxtb	r6, r6
 801b78a:	4283      	cmp	r3, r0
 801b78c:	4637      	mov	r7, r6
 801b78e:	dc04      	bgt.n	801b79a <__swbuf_r+0x42>
 801b790:	4621      	mov	r1, r4
 801b792:	4628      	mov	r0, r5
 801b794:	f000 f944 	bl	801ba20 <_fflush_r>
 801b798:	bb30      	cbnz	r0, 801b7e8 <__swbuf_r+0x90>
 801b79a:	68a3      	ldr	r3, [r4, #8]
 801b79c:	3b01      	subs	r3, #1
 801b79e:	60a3      	str	r3, [r4, #8]
 801b7a0:	6823      	ldr	r3, [r4, #0]
 801b7a2:	1c5a      	adds	r2, r3, #1
 801b7a4:	6022      	str	r2, [r4, #0]
 801b7a6:	701e      	strb	r6, [r3, #0]
 801b7a8:	6963      	ldr	r3, [r4, #20]
 801b7aa:	3001      	adds	r0, #1
 801b7ac:	4283      	cmp	r3, r0
 801b7ae:	d004      	beq.n	801b7ba <__swbuf_r+0x62>
 801b7b0:	89a3      	ldrh	r3, [r4, #12]
 801b7b2:	07db      	lsls	r3, r3, #31
 801b7b4:	d506      	bpl.n	801b7c4 <__swbuf_r+0x6c>
 801b7b6:	2e0a      	cmp	r6, #10
 801b7b8:	d104      	bne.n	801b7c4 <__swbuf_r+0x6c>
 801b7ba:	4621      	mov	r1, r4
 801b7bc:	4628      	mov	r0, r5
 801b7be:	f000 f92f 	bl	801ba20 <_fflush_r>
 801b7c2:	b988      	cbnz	r0, 801b7e8 <__swbuf_r+0x90>
 801b7c4:	4638      	mov	r0, r7
 801b7c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b7c8:	4b0a      	ldr	r3, [pc, #40]	; (801b7f4 <__swbuf_r+0x9c>)
 801b7ca:	429c      	cmp	r4, r3
 801b7cc:	d101      	bne.n	801b7d2 <__swbuf_r+0x7a>
 801b7ce:	68ac      	ldr	r4, [r5, #8]
 801b7d0:	e7cf      	b.n	801b772 <__swbuf_r+0x1a>
 801b7d2:	4b09      	ldr	r3, [pc, #36]	; (801b7f8 <__swbuf_r+0xa0>)
 801b7d4:	429c      	cmp	r4, r3
 801b7d6:	bf08      	it	eq
 801b7d8:	68ec      	ldreq	r4, [r5, #12]
 801b7da:	e7ca      	b.n	801b772 <__swbuf_r+0x1a>
 801b7dc:	4621      	mov	r1, r4
 801b7de:	4628      	mov	r0, r5
 801b7e0:	f000 f80c 	bl	801b7fc <__swsetup_r>
 801b7e4:	2800      	cmp	r0, #0
 801b7e6:	d0cb      	beq.n	801b780 <__swbuf_r+0x28>
 801b7e8:	f04f 37ff 	mov.w	r7, #4294967295
 801b7ec:	e7ea      	b.n	801b7c4 <__swbuf_r+0x6c>
 801b7ee:	bf00      	nop
 801b7f0:	08020498 	.word	0x08020498
 801b7f4:	080204b8 	.word	0x080204b8
 801b7f8:	08020478 	.word	0x08020478

0801b7fc <__swsetup_r>:
 801b7fc:	4b32      	ldr	r3, [pc, #200]	; (801b8c8 <__swsetup_r+0xcc>)
 801b7fe:	b570      	push	{r4, r5, r6, lr}
 801b800:	681d      	ldr	r5, [r3, #0]
 801b802:	4606      	mov	r6, r0
 801b804:	460c      	mov	r4, r1
 801b806:	b125      	cbz	r5, 801b812 <__swsetup_r+0x16>
 801b808:	69ab      	ldr	r3, [r5, #24]
 801b80a:	b913      	cbnz	r3, 801b812 <__swsetup_r+0x16>
 801b80c:	4628      	mov	r0, r5
 801b80e:	f000 f99b 	bl	801bb48 <__sinit>
 801b812:	4b2e      	ldr	r3, [pc, #184]	; (801b8cc <__swsetup_r+0xd0>)
 801b814:	429c      	cmp	r4, r3
 801b816:	d10f      	bne.n	801b838 <__swsetup_r+0x3c>
 801b818:	686c      	ldr	r4, [r5, #4]
 801b81a:	89a3      	ldrh	r3, [r4, #12]
 801b81c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b820:	0719      	lsls	r1, r3, #28
 801b822:	d42c      	bmi.n	801b87e <__swsetup_r+0x82>
 801b824:	06dd      	lsls	r5, r3, #27
 801b826:	d411      	bmi.n	801b84c <__swsetup_r+0x50>
 801b828:	2309      	movs	r3, #9
 801b82a:	6033      	str	r3, [r6, #0]
 801b82c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b830:	81a3      	strh	r3, [r4, #12]
 801b832:	f04f 30ff 	mov.w	r0, #4294967295
 801b836:	e03e      	b.n	801b8b6 <__swsetup_r+0xba>
 801b838:	4b25      	ldr	r3, [pc, #148]	; (801b8d0 <__swsetup_r+0xd4>)
 801b83a:	429c      	cmp	r4, r3
 801b83c:	d101      	bne.n	801b842 <__swsetup_r+0x46>
 801b83e:	68ac      	ldr	r4, [r5, #8]
 801b840:	e7eb      	b.n	801b81a <__swsetup_r+0x1e>
 801b842:	4b24      	ldr	r3, [pc, #144]	; (801b8d4 <__swsetup_r+0xd8>)
 801b844:	429c      	cmp	r4, r3
 801b846:	bf08      	it	eq
 801b848:	68ec      	ldreq	r4, [r5, #12]
 801b84a:	e7e6      	b.n	801b81a <__swsetup_r+0x1e>
 801b84c:	0758      	lsls	r0, r3, #29
 801b84e:	d512      	bpl.n	801b876 <__swsetup_r+0x7a>
 801b850:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b852:	b141      	cbz	r1, 801b866 <__swsetup_r+0x6a>
 801b854:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b858:	4299      	cmp	r1, r3
 801b85a:	d002      	beq.n	801b862 <__swsetup_r+0x66>
 801b85c:	4630      	mov	r0, r6
 801b85e:	f000 fa93 	bl	801bd88 <_free_r>
 801b862:	2300      	movs	r3, #0
 801b864:	6363      	str	r3, [r4, #52]	; 0x34
 801b866:	89a3      	ldrh	r3, [r4, #12]
 801b868:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b86c:	81a3      	strh	r3, [r4, #12]
 801b86e:	2300      	movs	r3, #0
 801b870:	6063      	str	r3, [r4, #4]
 801b872:	6923      	ldr	r3, [r4, #16]
 801b874:	6023      	str	r3, [r4, #0]
 801b876:	89a3      	ldrh	r3, [r4, #12]
 801b878:	f043 0308 	orr.w	r3, r3, #8
 801b87c:	81a3      	strh	r3, [r4, #12]
 801b87e:	6923      	ldr	r3, [r4, #16]
 801b880:	b94b      	cbnz	r3, 801b896 <__swsetup_r+0x9a>
 801b882:	89a3      	ldrh	r3, [r4, #12]
 801b884:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b888:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b88c:	d003      	beq.n	801b896 <__swsetup_r+0x9a>
 801b88e:	4621      	mov	r1, r4
 801b890:	4630      	mov	r0, r6
 801b892:	f000 fa31 	bl	801bcf8 <__smakebuf_r>
 801b896:	89a0      	ldrh	r0, [r4, #12]
 801b898:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b89c:	f010 0301 	ands.w	r3, r0, #1
 801b8a0:	d00a      	beq.n	801b8b8 <__swsetup_r+0xbc>
 801b8a2:	2300      	movs	r3, #0
 801b8a4:	60a3      	str	r3, [r4, #8]
 801b8a6:	6963      	ldr	r3, [r4, #20]
 801b8a8:	425b      	negs	r3, r3
 801b8aa:	61a3      	str	r3, [r4, #24]
 801b8ac:	6923      	ldr	r3, [r4, #16]
 801b8ae:	b943      	cbnz	r3, 801b8c2 <__swsetup_r+0xc6>
 801b8b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b8b4:	d1ba      	bne.n	801b82c <__swsetup_r+0x30>
 801b8b6:	bd70      	pop	{r4, r5, r6, pc}
 801b8b8:	0781      	lsls	r1, r0, #30
 801b8ba:	bf58      	it	pl
 801b8bc:	6963      	ldrpl	r3, [r4, #20]
 801b8be:	60a3      	str	r3, [r4, #8]
 801b8c0:	e7f4      	b.n	801b8ac <__swsetup_r+0xb0>
 801b8c2:	2000      	movs	r0, #0
 801b8c4:	e7f7      	b.n	801b8b6 <__swsetup_r+0xba>
 801b8c6:	bf00      	nop
 801b8c8:	20000030 	.word	0x20000030
 801b8cc:	08020498 	.word	0x08020498
 801b8d0:	080204b8 	.word	0x080204b8
 801b8d4:	08020478 	.word	0x08020478

0801b8d8 <__assert_func>:
 801b8d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b8da:	4614      	mov	r4, r2
 801b8dc:	461a      	mov	r2, r3
 801b8de:	4b09      	ldr	r3, [pc, #36]	; (801b904 <__assert_func+0x2c>)
 801b8e0:	681b      	ldr	r3, [r3, #0]
 801b8e2:	4605      	mov	r5, r0
 801b8e4:	68d8      	ldr	r0, [r3, #12]
 801b8e6:	b14c      	cbz	r4, 801b8fc <__assert_func+0x24>
 801b8e8:	4b07      	ldr	r3, [pc, #28]	; (801b908 <__assert_func+0x30>)
 801b8ea:	9100      	str	r1, [sp, #0]
 801b8ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b8f0:	4906      	ldr	r1, [pc, #24]	; (801b90c <__assert_func+0x34>)
 801b8f2:	462b      	mov	r3, r5
 801b8f4:	f000 f9a6 	bl	801bc44 <fiprintf>
 801b8f8:	f000 fec2 	bl	801c680 <abort>
 801b8fc:	4b04      	ldr	r3, [pc, #16]	; (801b910 <__assert_func+0x38>)
 801b8fe:	461c      	mov	r4, r3
 801b900:	e7f3      	b.n	801b8ea <__assert_func+0x12>
 801b902:	bf00      	nop
 801b904:	20000030 	.word	0x20000030
 801b908:	0802043a 	.word	0x0802043a
 801b90c:	08020447 	.word	0x08020447
 801b910:	08020475 	.word	0x08020475

0801b914 <__sflush_r>:
 801b914:	898a      	ldrh	r2, [r1, #12]
 801b916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b91a:	4605      	mov	r5, r0
 801b91c:	0710      	lsls	r0, r2, #28
 801b91e:	460c      	mov	r4, r1
 801b920:	d458      	bmi.n	801b9d4 <__sflush_r+0xc0>
 801b922:	684b      	ldr	r3, [r1, #4]
 801b924:	2b00      	cmp	r3, #0
 801b926:	dc05      	bgt.n	801b934 <__sflush_r+0x20>
 801b928:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b92a:	2b00      	cmp	r3, #0
 801b92c:	dc02      	bgt.n	801b934 <__sflush_r+0x20>
 801b92e:	2000      	movs	r0, #0
 801b930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b934:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b936:	2e00      	cmp	r6, #0
 801b938:	d0f9      	beq.n	801b92e <__sflush_r+0x1a>
 801b93a:	2300      	movs	r3, #0
 801b93c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b940:	682f      	ldr	r7, [r5, #0]
 801b942:	602b      	str	r3, [r5, #0]
 801b944:	d032      	beq.n	801b9ac <__sflush_r+0x98>
 801b946:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b948:	89a3      	ldrh	r3, [r4, #12]
 801b94a:	075a      	lsls	r2, r3, #29
 801b94c:	d505      	bpl.n	801b95a <__sflush_r+0x46>
 801b94e:	6863      	ldr	r3, [r4, #4]
 801b950:	1ac0      	subs	r0, r0, r3
 801b952:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b954:	b10b      	cbz	r3, 801b95a <__sflush_r+0x46>
 801b956:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b958:	1ac0      	subs	r0, r0, r3
 801b95a:	2300      	movs	r3, #0
 801b95c:	4602      	mov	r2, r0
 801b95e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b960:	6a21      	ldr	r1, [r4, #32]
 801b962:	4628      	mov	r0, r5
 801b964:	47b0      	blx	r6
 801b966:	1c43      	adds	r3, r0, #1
 801b968:	89a3      	ldrh	r3, [r4, #12]
 801b96a:	d106      	bne.n	801b97a <__sflush_r+0x66>
 801b96c:	6829      	ldr	r1, [r5, #0]
 801b96e:	291d      	cmp	r1, #29
 801b970:	d82c      	bhi.n	801b9cc <__sflush_r+0xb8>
 801b972:	4a2a      	ldr	r2, [pc, #168]	; (801ba1c <__sflush_r+0x108>)
 801b974:	40ca      	lsrs	r2, r1
 801b976:	07d6      	lsls	r6, r2, #31
 801b978:	d528      	bpl.n	801b9cc <__sflush_r+0xb8>
 801b97a:	2200      	movs	r2, #0
 801b97c:	6062      	str	r2, [r4, #4]
 801b97e:	04d9      	lsls	r1, r3, #19
 801b980:	6922      	ldr	r2, [r4, #16]
 801b982:	6022      	str	r2, [r4, #0]
 801b984:	d504      	bpl.n	801b990 <__sflush_r+0x7c>
 801b986:	1c42      	adds	r2, r0, #1
 801b988:	d101      	bne.n	801b98e <__sflush_r+0x7a>
 801b98a:	682b      	ldr	r3, [r5, #0]
 801b98c:	b903      	cbnz	r3, 801b990 <__sflush_r+0x7c>
 801b98e:	6560      	str	r0, [r4, #84]	; 0x54
 801b990:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b992:	602f      	str	r7, [r5, #0]
 801b994:	2900      	cmp	r1, #0
 801b996:	d0ca      	beq.n	801b92e <__sflush_r+0x1a>
 801b998:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b99c:	4299      	cmp	r1, r3
 801b99e:	d002      	beq.n	801b9a6 <__sflush_r+0x92>
 801b9a0:	4628      	mov	r0, r5
 801b9a2:	f000 f9f1 	bl	801bd88 <_free_r>
 801b9a6:	2000      	movs	r0, #0
 801b9a8:	6360      	str	r0, [r4, #52]	; 0x34
 801b9aa:	e7c1      	b.n	801b930 <__sflush_r+0x1c>
 801b9ac:	6a21      	ldr	r1, [r4, #32]
 801b9ae:	2301      	movs	r3, #1
 801b9b0:	4628      	mov	r0, r5
 801b9b2:	47b0      	blx	r6
 801b9b4:	1c41      	adds	r1, r0, #1
 801b9b6:	d1c7      	bne.n	801b948 <__sflush_r+0x34>
 801b9b8:	682b      	ldr	r3, [r5, #0]
 801b9ba:	2b00      	cmp	r3, #0
 801b9bc:	d0c4      	beq.n	801b948 <__sflush_r+0x34>
 801b9be:	2b1d      	cmp	r3, #29
 801b9c0:	d001      	beq.n	801b9c6 <__sflush_r+0xb2>
 801b9c2:	2b16      	cmp	r3, #22
 801b9c4:	d101      	bne.n	801b9ca <__sflush_r+0xb6>
 801b9c6:	602f      	str	r7, [r5, #0]
 801b9c8:	e7b1      	b.n	801b92e <__sflush_r+0x1a>
 801b9ca:	89a3      	ldrh	r3, [r4, #12]
 801b9cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b9d0:	81a3      	strh	r3, [r4, #12]
 801b9d2:	e7ad      	b.n	801b930 <__sflush_r+0x1c>
 801b9d4:	690f      	ldr	r7, [r1, #16]
 801b9d6:	2f00      	cmp	r7, #0
 801b9d8:	d0a9      	beq.n	801b92e <__sflush_r+0x1a>
 801b9da:	0793      	lsls	r3, r2, #30
 801b9dc:	680e      	ldr	r6, [r1, #0]
 801b9de:	bf08      	it	eq
 801b9e0:	694b      	ldreq	r3, [r1, #20]
 801b9e2:	600f      	str	r7, [r1, #0]
 801b9e4:	bf18      	it	ne
 801b9e6:	2300      	movne	r3, #0
 801b9e8:	eba6 0807 	sub.w	r8, r6, r7
 801b9ec:	608b      	str	r3, [r1, #8]
 801b9ee:	f1b8 0f00 	cmp.w	r8, #0
 801b9f2:	dd9c      	ble.n	801b92e <__sflush_r+0x1a>
 801b9f4:	6a21      	ldr	r1, [r4, #32]
 801b9f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b9f8:	4643      	mov	r3, r8
 801b9fa:	463a      	mov	r2, r7
 801b9fc:	4628      	mov	r0, r5
 801b9fe:	47b0      	blx	r6
 801ba00:	2800      	cmp	r0, #0
 801ba02:	dc06      	bgt.n	801ba12 <__sflush_r+0xfe>
 801ba04:	89a3      	ldrh	r3, [r4, #12]
 801ba06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ba0a:	81a3      	strh	r3, [r4, #12]
 801ba0c:	f04f 30ff 	mov.w	r0, #4294967295
 801ba10:	e78e      	b.n	801b930 <__sflush_r+0x1c>
 801ba12:	4407      	add	r7, r0
 801ba14:	eba8 0800 	sub.w	r8, r8, r0
 801ba18:	e7e9      	b.n	801b9ee <__sflush_r+0xda>
 801ba1a:	bf00      	nop
 801ba1c:	20400001 	.word	0x20400001

0801ba20 <_fflush_r>:
 801ba20:	b538      	push	{r3, r4, r5, lr}
 801ba22:	690b      	ldr	r3, [r1, #16]
 801ba24:	4605      	mov	r5, r0
 801ba26:	460c      	mov	r4, r1
 801ba28:	b913      	cbnz	r3, 801ba30 <_fflush_r+0x10>
 801ba2a:	2500      	movs	r5, #0
 801ba2c:	4628      	mov	r0, r5
 801ba2e:	bd38      	pop	{r3, r4, r5, pc}
 801ba30:	b118      	cbz	r0, 801ba3a <_fflush_r+0x1a>
 801ba32:	6983      	ldr	r3, [r0, #24]
 801ba34:	b90b      	cbnz	r3, 801ba3a <_fflush_r+0x1a>
 801ba36:	f000 f887 	bl	801bb48 <__sinit>
 801ba3a:	4b14      	ldr	r3, [pc, #80]	; (801ba8c <_fflush_r+0x6c>)
 801ba3c:	429c      	cmp	r4, r3
 801ba3e:	d11b      	bne.n	801ba78 <_fflush_r+0x58>
 801ba40:	686c      	ldr	r4, [r5, #4]
 801ba42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ba46:	2b00      	cmp	r3, #0
 801ba48:	d0ef      	beq.n	801ba2a <_fflush_r+0xa>
 801ba4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801ba4c:	07d0      	lsls	r0, r2, #31
 801ba4e:	d404      	bmi.n	801ba5a <_fflush_r+0x3a>
 801ba50:	0599      	lsls	r1, r3, #22
 801ba52:	d402      	bmi.n	801ba5a <_fflush_r+0x3a>
 801ba54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ba56:	f000 f927 	bl	801bca8 <__retarget_lock_acquire_recursive>
 801ba5a:	4628      	mov	r0, r5
 801ba5c:	4621      	mov	r1, r4
 801ba5e:	f7ff ff59 	bl	801b914 <__sflush_r>
 801ba62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801ba64:	07da      	lsls	r2, r3, #31
 801ba66:	4605      	mov	r5, r0
 801ba68:	d4e0      	bmi.n	801ba2c <_fflush_r+0xc>
 801ba6a:	89a3      	ldrh	r3, [r4, #12]
 801ba6c:	059b      	lsls	r3, r3, #22
 801ba6e:	d4dd      	bmi.n	801ba2c <_fflush_r+0xc>
 801ba70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ba72:	f000 f91a 	bl	801bcaa <__retarget_lock_release_recursive>
 801ba76:	e7d9      	b.n	801ba2c <_fflush_r+0xc>
 801ba78:	4b05      	ldr	r3, [pc, #20]	; (801ba90 <_fflush_r+0x70>)
 801ba7a:	429c      	cmp	r4, r3
 801ba7c:	d101      	bne.n	801ba82 <_fflush_r+0x62>
 801ba7e:	68ac      	ldr	r4, [r5, #8]
 801ba80:	e7df      	b.n	801ba42 <_fflush_r+0x22>
 801ba82:	4b04      	ldr	r3, [pc, #16]	; (801ba94 <_fflush_r+0x74>)
 801ba84:	429c      	cmp	r4, r3
 801ba86:	bf08      	it	eq
 801ba88:	68ec      	ldreq	r4, [r5, #12]
 801ba8a:	e7da      	b.n	801ba42 <_fflush_r+0x22>
 801ba8c:	08020498 	.word	0x08020498
 801ba90:	080204b8 	.word	0x080204b8
 801ba94:	08020478 	.word	0x08020478

0801ba98 <std>:
 801ba98:	2300      	movs	r3, #0
 801ba9a:	b510      	push	{r4, lr}
 801ba9c:	4604      	mov	r4, r0
 801ba9e:	e9c0 3300 	strd	r3, r3, [r0]
 801baa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801baa6:	6083      	str	r3, [r0, #8]
 801baa8:	8181      	strh	r1, [r0, #12]
 801baaa:	6643      	str	r3, [r0, #100]	; 0x64
 801baac:	81c2      	strh	r2, [r0, #14]
 801baae:	6183      	str	r3, [r0, #24]
 801bab0:	4619      	mov	r1, r3
 801bab2:	2208      	movs	r2, #8
 801bab4:	305c      	adds	r0, #92	; 0x5c
 801bab6:	f7ff fd65 	bl	801b584 <memset>
 801baba:	4b05      	ldr	r3, [pc, #20]	; (801bad0 <std+0x38>)
 801babc:	6263      	str	r3, [r4, #36]	; 0x24
 801babe:	4b05      	ldr	r3, [pc, #20]	; (801bad4 <std+0x3c>)
 801bac0:	62a3      	str	r3, [r4, #40]	; 0x28
 801bac2:	4b05      	ldr	r3, [pc, #20]	; (801bad8 <std+0x40>)
 801bac4:	62e3      	str	r3, [r4, #44]	; 0x2c
 801bac6:	4b05      	ldr	r3, [pc, #20]	; (801badc <std+0x44>)
 801bac8:	6224      	str	r4, [r4, #32]
 801baca:	6323      	str	r3, [r4, #48]	; 0x30
 801bacc:	bd10      	pop	{r4, pc}
 801bace:	bf00      	nop
 801bad0:	0801c5d5 	.word	0x0801c5d5
 801bad4:	0801c5f7 	.word	0x0801c5f7
 801bad8:	0801c62f 	.word	0x0801c62f
 801badc:	0801c653 	.word	0x0801c653

0801bae0 <_cleanup_r>:
 801bae0:	4901      	ldr	r1, [pc, #4]	; (801bae8 <_cleanup_r+0x8>)
 801bae2:	f000 b8c1 	b.w	801bc68 <_fwalk_reent>
 801bae6:	bf00      	nop
 801bae8:	0801ba21 	.word	0x0801ba21

0801baec <__sfmoreglue>:
 801baec:	b570      	push	{r4, r5, r6, lr}
 801baee:	2268      	movs	r2, #104	; 0x68
 801baf0:	1e4d      	subs	r5, r1, #1
 801baf2:	4355      	muls	r5, r2
 801baf4:	460e      	mov	r6, r1
 801baf6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801bafa:	f000 f9b1 	bl	801be60 <_malloc_r>
 801bafe:	4604      	mov	r4, r0
 801bb00:	b140      	cbz	r0, 801bb14 <__sfmoreglue+0x28>
 801bb02:	2100      	movs	r1, #0
 801bb04:	e9c0 1600 	strd	r1, r6, [r0]
 801bb08:	300c      	adds	r0, #12
 801bb0a:	60a0      	str	r0, [r4, #8]
 801bb0c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801bb10:	f7ff fd38 	bl	801b584 <memset>
 801bb14:	4620      	mov	r0, r4
 801bb16:	bd70      	pop	{r4, r5, r6, pc}

0801bb18 <__sfp_lock_acquire>:
 801bb18:	4801      	ldr	r0, [pc, #4]	; (801bb20 <__sfp_lock_acquire+0x8>)
 801bb1a:	f000 b8c5 	b.w	801bca8 <__retarget_lock_acquire_recursive>
 801bb1e:	bf00      	nop
 801bb20:	200111ed 	.word	0x200111ed

0801bb24 <__sfp_lock_release>:
 801bb24:	4801      	ldr	r0, [pc, #4]	; (801bb2c <__sfp_lock_release+0x8>)
 801bb26:	f000 b8c0 	b.w	801bcaa <__retarget_lock_release_recursive>
 801bb2a:	bf00      	nop
 801bb2c:	200111ed 	.word	0x200111ed

0801bb30 <__sinit_lock_acquire>:
 801bb30:	4801      	ldr	r0, [pc, #4]	; (801bb38 <__sinit_lock_acquire+0x8>)
 801bb32:	f000 b8b9 	b.w	801bca8 <__retarget_lock_acquire_recursive>
 801bb36:	bf00      	nop
 801bb38:	200111ee 	.word	0x200111ee

0801bb3c <__sinit_lock_release>:
 801bb3c:	4801      	ldr	r0, [pc, #4]	; (801bb44 <__sinit_lock_release+0x8>)
 801bb3e:	f000 b8b4 	b.w	801bcaa <__retarget_lock_release_recursive>
 801bb42:	bf00      	nop
 801bb44:	200111ee 	.word	0x200111ee

0801bb48 <__sinit>:
 801bb48:	b510      	push	{r4, lr}
 801bb4a:	4604      	mov	r4, r0
 801bb4c:	f7ff fff0 	bl	801bb30 <__sinit_lock_acquire>
 801bb50:	69a3      	ldr	r3, [r4, #24]
 801bb52:	b11b      	cbz	r3, 801bb5c <__sinit+0x14>
 801bb54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bb58:	f7ff bff0 	b.w	801bb3c <__sinit_lock_release>
 801bb5c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801bb60:	6523      	str	r3, [r4, #80]	; 0x50
 801bb62:	4b13      	ldr	r3, [pc, #76]	; (801bbb0 <__sinit+0x68>)
 801bb64:	4a13      	ldr	r2, [pc, #76]	; (801bbb4 <__sinit+0x6c>)
 801bb66:	681b      	ldr	r3, [r3, #0]
 801bb68:	62a2      	str	r2, [r4, #40]	; 0x28
 801bb6a:	42a3      	cmp	r3, r4
 801bb6c:	bf04      	itt	eq
 801bb6e:	2301      	moveq	r3, #1
 801bb70:	61a3      	streq	r3, [r4, #24]
 801bb72:	4620      	mov	r0, r4
 801bb74:	f000 f820 	bl	801bbb8 <__sfp>
 801bb78:	6060      	str	r0, [r4, #4]
 801bb7a:	4620      	mov	r0, r4
 801bb7c:	f000 f81c 	bl	801bbb8 <__sfp>
 801bb80:	60a0      	str	r0, [r4, #8]
 801bb82:	4620      	mov	r0, r4
 801bb84:	f000 f818 	bl	801bbb8 <__sfp>
 801bb88:	2200      	movs	r2, #0
 801bb8a:	60e0      	str	r0, [r4, #12]
 801bb8c:	2104      	movs	r1, #4
 801bb8e:	6860      	ldr	r0, [r4, #4]
 801bb90:	f7ff ff82 	bl	801ba98 <std>
 801bb94:	68a0      	ldr	r0, [r4, #8]
 801bb96:	2201      	movs	r2, #1
 801bb98:	2109      	movs	r1, #9
 801bb9a:	f7ff ff7d 	bl	801ba98 <std>
 801bb9e:	68e0      	ldr	r0, [r4, #12]
 801bba0:	2202      	movs	r2, #2
 801bba2:	2112      	movs	r1, #18
 801bba4:	f7ff ff78 	bl	801ba98 <std>
 801bba8:	2301      	movs	r3, #1
 801bbaa:	61a3      	str	r3, [r4, #24]
 801bbac:	e7d2      	b.n	801bb54 <__sinit+0xc>
 801bbae:	bf00      	nop
 801bbb0:	080203c4 	.word	0x080203c4
 801bbb4:	0801bae1 	.word	0x0801bae1

0801bbb8 <__sfp>:
 801bbb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bbba:	4607      	mov	r7, r0
 801bbbc:	f7ff ffac 	bl	801bb18 <__sfp_lock_acquire>
 801bbc0:	4b1e      	ldr	r3, [pc, #120]	; (801bc3c <__sfp+0x84>)
 801bbc2:	681e      	ldr	r6, [r3, #0]
 801bbc4:	69b3      	ldr	r3, [r6, #24]
 801bbc6:	b913      	cbnz	r3, 801bbce <__sfp+0x16>
 801bbc8:	4630      	mov	r0, r6
 801bbca:	f7ff ffbd 	bl	801bb48 <__sinit>
 801bbce:	3648      	adds	r6, #72	; 0x48
 801bbd0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801bbd4:	3b01      	subs	r3, #1
 801bbd6:	d503      	bpl.n	801bbe0 <__sfp+0x28>
 801bbd8:	6833      	ldr	r3, [r6, #0]
 801bbda:	b30b      	cbz	r3, 801bc20 <__sfp+0x68>
 801bbdc:	6836      	ldr	r6, [r6, #0]
 801bbde:	e7f7      	b.n	801bbd0 <__sfp+0x18>
 801bbe0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801bbe4:	b9d5      	cbnz	r5, 801bc1c <__sfp+0x64>
 801bbe6:	4b16      	ldr	r3, [pc, #88]	; (801bc40 <__sfp+0x88>)
 801bbe8:	60e3      	str	r3, [r4, #12]
 801bbea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801bbee:	6665      	str	r5, [r4, #100]	; 0x64
 801bbf0:	f000 f859 	bl	801bca6 <__retarget_lock_init_recursive>
 801bbf4:	f7ff ff96 	bl	801bb24 <__sfp_lock_release>
 801bbf8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801bbfc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801bc00:	6025      	str	r5, [r4, #0]
 801bc02:	61a5      	str	r5, [r4, #24]
 801bc04:	2208      	movs	r2, #8
 801bc06:	4629      	mov	r1, r5
 801bc08:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801bc0c:	f7ff fcba 	bl	801b584 <memset>
 801bc10:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801bc14:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801bc18:	4620      	mov	r0, r4
 801bc1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bc1c:	3468      	adds	r4, #104	; 0x68
 801bc1e:	e7d9      	b.n	801bbd4 <__sfp+0x1c>
 801bc20:	2104      	movs	r1, #4
 801bc22:	4638      	mov	r0, r7
 801bc24:	f7ff ff62 	bl	801baec <__sfmoreglue>
 801bc28:	4604      	mov	r4, r0
 801bc2a:	6030      	str	r0, [r6, #0]
 801bc2c:	2800      	cmp	r0, #0
 801bc2e:	d1d5      	bne.n	801bbdc <__sfp+0x24>
 801bc30:	f7ff ff78 	bl	801bb24 <__sfp_lock_release>
 801bc34:	230c      	movs	r3, #12
 801bc36:	603b      	str	r3, [r7, #0]
 801bc38:	e7ee      	b.n	801bc18 <__sfp+0x60>
 801bc3a:	bf00      	nop
 801bc3c:	080203c4 	.word	0x080203c4
 801bc40:	ffff0001 	.word	0xffff0001

0801bc44 <fiprintf>:
 801bc44:	b40e      	push	{r1, r2, r3}
 801bc46:	b503      	push	{r0, r1, lr}
 801bc48:	4601      	mov	r1, r0
 801bc4a:	ab03      	add	r3, sp, #12
 801bc4c:	4805      	ldr	r0, [pc, #20]	; (801bc64 <fiprintf+0x20>)
 801bc4e:	f853 2b04 	ldr.w	r2, [r3], #4
 801bc52:	6800      	ldr	r0, [r0, #0]
 801bc54:	9301      	str	r3, [sp, #4]
 801bc56:	f000 f9a1 	bl	801bf9c <_vfiprintf_r>
 801bc5a:	b002      	add	sp, #8
 801bc5c:	f85d eb04 	ldr.w	lr, [sp], #4
 801bc60:	b003      	add	sp, #12
 801bc62:	4770      	bx	lr
 801bc64:	20000030 	.word	0x20000030

0801bc68 <_fwalk_reent>:
 801bc68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801bc6c:	4606      	mov	r6, r0
 801bc6e:	4688      	mov	r8, r1
 801bc70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801bc74:	2700      	movs	r7, #0
 801bc76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801bc7a:	f1b9 0901 	subs.w	r9, r9, #1
 801bc7e:	d505      	bpl.n	801bc8c <_fwalk_reent+0x24>
 801bc80:	6824      	ldr	r4, [r4, #0]
 801bc82:	2c00      	cmp	r4, #0
 801bc84:	d1f7      	bne.n	801bc76 <_fwalk_reent+0xe>
 801bc86:	4638      	mov	r0, r7
 801bc88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bc8c:	89ab      	ldrh	r3, [r5, #12]
 801bc8e:	2b01      	cmp	r3, #1
 801bc90:	d907      	bls.n	801bca2 <_fwalk_reent+0x3a>
 801bc92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801bc96:	3301      	adds	r3, #1
 801bc98:	d003      	beq.n	801bca2 <_fwalk_reent+0x3a>
 801bc9a:	4629      	mov	r1, r5
 801bc9c:	4630      	mov	r0, r6
 801bc9e:	47c0      	blx	r8
 801bca0:	4307      	orrs	r7, r0
 801bca2:	3568      	adds	r5, #104	; 0x68
 801bca4:	e7e9      	b.n	801bc7a <_fwalk_reent+0x12>

0801bca6 <__retarget_lock_init_recursive>:
 801bca6:	4770      	bx	lr

0801bca8 <__retarget_lock_acquire_recursive>:
 801bca8:	4770      	bx	lr

0801bcaa <__retarget_lock_release_recursive>:
 801bcaa:	4770      	bx	lr

0801bcac <__swhatbuf_r>:
 801bcac:	b570      	push	{r4, r5, r6, lr}
 801bcae:	460e      	mov	r6, r1
 801bcb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bcb4:	2900      	cmp	r1, #0
 801bcb6:	b096      	sub	sp, #88	; 0x58
 801bcb8:	4614      	mov	r4, r2
 801bcba:	461d      	mov	r5, r3
 801bcbc:	da08      	bge.n	801bcd0 <__swhatbuf_r+0x24>
 801bcbe:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801bcc2:	2200      	movs	r2, #0
 801bcc4:	602a      	str	r2, [r5, #0]
 801bcc6:	061a      	lsls	r2, r3, #24
 801bcc8:	d410      	bmi.n	801bcec <__swhatbuf_r+0x40>
 801bcca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bcce:	e00e      	b.n	801bcee <__swhatbuf_r+0x42>
 801bcd0:	466a      	mov	r2, sp
 801bcd2:	f000 fced 	bl	801c6b0 <_fstat_r>
 801bcd6:	2800      	cmp	r0, #0
 801bcd8:	dbf1      	blt.n	801bcbe <__swhatbuf_r+0x12>
 801bcda:	9a01      	ldr	r2, [sp, #4]
 801bcdc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801bce0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801bce4:	425a      	negs	r2, r3
 801bce6:	415a      	adcs	r2, r3
 801bce8:	602a      	str	r2, [r5, #0]
 801bcea:	e7ee      	b.n	801bcca <__swhatbuf_r+0x1e>
 801bcec:	2340      	movs	r3, #64	; 0x40
 801bcee:	2000      	movs	r0, #0
 801bcf0:	6023      	str	r3, [r4, #0]
 801bcf2:	b016      	add	sp, #88	; 0x58
 801bcf4:	bd70      	pop	{r4, r5, r6, pc}
	...

0801bcf8 <__smakebuf_r>:
 801bcf8:	898b      	ldrh	r3, [r1, #12]
 801bcfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801bcfc:	079d      	lsls	r5, r3, #30
 801bcfe:	4606      	mov	r6, r0
 801bd00:	460c      	mov	r4, r1
 801bd02:	d507      	bpl.n	801bd14 <__smakebuf_r+0x1c>
 801bd04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bd08:	6023      	str	r3, [r4, #0]
 801bd0a:	6123      	str	r3, [r4, #16]
 801bd0c:	2301      	movs	r3, #1
 801bd0e:	6163      	str	r3, [r4, #20]
 801bd10:	b002      	add	sp, #8
 801bd12:	bd70      	pop	{r4, r5, r6, pc}
 801bd14:	ab01      	add	r3, sp, #4
 801bd16:	466a      	mov	r2, sp
 801bd18:	f7ff ffc8 	bl	801bcac <__swhatbuf_r>
 801bd1c:	9900      	ldr	r1, [sp, #0]
 801bd1e:	4605      	mov	r5, r0
 801bd20:	4630      	mov	r0, r6
 801bd22:	f000 f89d 	bl	801be60 <_malloc_r>
 801bd26:	b948      	cbnz	r0, 801bd3c <__smakebuf_r+0x44>
 801bd28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bd2c:	059a      	lsls	r2, r3, #22
 801bd2e:	d4ef      	bmi.n	801bd10 <__smakebuf_r+0x18>
 801bd30:	f023 0303 	bic.w	r3, r3, #3
 801bd34:	f043 0302 	orr.w	r3, r3, #2
 801bd38:	81a3      	strh	r3, [r4, #12]
 801bd3a:	e7e3      	b.n	801bd04 <__smakebuf_r+0xc>
 801bd3c:	4b0d      	ldr	r3, [pc, #52]	; (801bd74 <__smakebuf_r+0x7c>)
 801bd3e:	62b3      	str	r3, [r6, #40]	; 0x28
 801bd40:	89a3      	ldrh	r3, [r4, #12]
 801bd42:	6020      	str	r0, [r4, #0]
 801bd44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bd48:	81a3      	strh	r3, [r4, #12]
 801bd4a:	9b00      	ldr	r3, [sp, #0]
 801bd4c:	6163      	str	r3, [r4, #20]
 801bd4e:	9b01      	ldr	r3, [sp, #4]
 801bd50:	6120      	str	r0, [r4, #16]
 801bd52:	b15b      	cbz	r3, 801bd6c <__smakebuf_r+0x74>
 801bd54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bd58:	4630      	mov	r0, r6
 801bd5a:	f000 fcbb 	bl	801c6d4 <_isatty_r>
 801bd5e:	b128      	cbz	r0, 801bd6c <__smakebuf_r+0x74>
 801bd60:	89a3      	ldrh	r3, [r4, #12]
 801bd62:	f023 0303 	bic.w	r3, r3, #3
 801bd66:	f043 0301 	orr.w	r3, r3, #1
 801bd6a:	81a3      	strh	r3, [r4, #12]
 801bd6c:	89a0      	ldrh	r0, [r4, #12]
 801bd6e:	4305      	orrs	r5, r0
 801bd70:	81a5      	strh	r5, [r4, #12]
 801bd72:	e7cd      	b.n	801bd10 <__smakebuf_r+0x18>
 801bd74:	0801bae1 	.word	0x0801bae1

0801bd78 <malloc>:
 801bd78:	4b02      	ldr	r3, [pc, #8]	; (801bd84 <malloc+0xc>)
 801bd7a:	4601      	mov	r1, r0
 801bd7c:	6818      	ldr	r0, [r3, #0]
 801bd7e:	f000 b86f 	b.w	801be60 <_malloc_r>
 801bd82:	bf00      	nop
 801bd84:	20000030 	.word	0x20000030

0801bd88 <_free_r>:
 801bd88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801bd8a:	2900      	cmp	r1, #0
 801bd8c:	d044      	beq.n	801be18 <_free_r+0x90>
 801bd8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801bd92:	9001      	str	r0, [sp, #4]
 801bd94:	2b00      	cmp	r3, #0
 801bd96:	f1a1 0404 	sub.w	r4, r1, #4
 801bd9a:	bfb8      	it	lt
 801bd9c:	18e4      	addlt	r4, r4, r3
 801bd9e:	f000 fcbb 	bl	801c718 <__malloc_lock>
 801bda2:	4a1e      	ldr	r2, [pc, #120]	; (801be1c <_free_r+0x94>)
 801bda4:	9801      	ldr	r0, [sp, #4]
 801bda6:	6813      	ldr	r3, [r2, #0]
 801bda8:	b933      	cbnz	r3, 801bdb8 <_free_r+0x30>
 801bdaa:	6063      	str	r3, [r4, #4]
 801bdac:	6014      	str	r4, [r2, #0]
 801bdae:	b003      	add	sp, #12
 801bdb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801bdb4:	f000 bcb6 	b.w	801c724 <__malloc_unlock>
 801bdb8:	42a3      	cmp	r3, r4
 801bdba:	d908      	bls.n	801bdce <_free_r+0x46>
 801bdbc:	6825      	ldr	r5, [r4, #0]
 801bdbe:	1961      	adds	r1, r4, r5
 801bdc0:	428b      	cmp	r3, r1
 801bdc2:	bf01      	itttt	eq
 801bdc4:	6819      	ldreq	r1, [r3, #0]
 801bdc6:	685b      	ldreq	r3, [r3, #4]
 801bdc8:	1949      	addeq	r1, r1, r5
 801bdca:	6021      	streq	r1, [r4, #0]
 801bdcc:	e7ed      	b.n	801bdaa <_free_r+0x22>
 801bdce:	461a      	mov	r2, r3
 801bdd0:	685b      	ldr	r3, [r3, #4]
 801bdd2:	b10b      	cbz	r3, 801bdd8 <_free_r+0x50>
 801bdd4:	42a3      	cmp	r3, r4
 801bdd6:	d9fa      	bls.n	801bdce <_free_r+0x46>
 801bdd8:	6811      	ldr	r1, [r2, #0]
 801bdda:	1855      	adds	r5, r2, r1
 801bddc:	42a5      	cmp	r5, r4
 801bdde:	d10b      	bne.n	801bdf8 <_free_r+0x70>
 801bde0:	6824      	ldr	r4, [r4, #0]
 801bde2:	4421      	add	r1, r4
 801bde4:	1854      	adds	r4, r2, r1
 801bde6:	42a3      	cmp	r3, r4
 801bde8:	6011      	str	r1, [r2, #0]
 801bdea:	d1e0      	bne.n	801bdae <_free_r+0x26>
 801bdec:	681c      	ldr	r4, [r3, #0]
 801bdee:	685b      	ldr	r3, [r3, #4]
 801bdf0:	6053      	str	r3, [r2, #4]
 801bdf2:	4421      	add	r1, r4
 801bdf4:	6011      	str	r1, [r2, #0]
 801bdf6:	e7da      	b.n	801bdae <_free_r+0x26>
 801bdf8:	d902      	bls.n	801be00 <_free_r+0x78>
 801bdfa:	230c      	movs	r3, #12
 801bdfc:	6003      	str	r3, [r0, #0]
 801bdfe:	e7d6      	b.n	801bdae <_free_r+0x26>
 801be00:	6825      	ldr	r5, [r4, #0]
 801be02:	1961      	adds	r1, r4, r5
 801be04:	428b      	cmp	r3, r1
 801be06:	bf04      	itt	eq
 801be08:	6819      	ldreq	r1, [r3, #0]
 801be0a:	685b      	ldreq	r3, [r3, #4]
 801be0c:	6063      	str	r3, [r4, #4]
 801be0e:	bf04      	itt	eq
 801be10:	1949      	addeq	r1, r1, r5
 801be12:	6021      	streq	r1, [r4, #0]
 801be14:	6054      	str	r4, [r2, #4]
 801be16:	e7ca      	b.n	801bdae <_free_r+0x26>
 801be18:	b003      	add	sp, #12
 801be1a:	bd30      	pop	{r4, r5, pc}
 801be1c:	200111f0 	.word	0x200111f0

0801be20 <sbrk_aligned>:
 801be20:	b570      	push	{r4, r5, r6, lr}
 801be22:	4e0e      	ldr	r6, [pc, #56]	; (801be5c <sbrk_aligned+0x3c>)
 801be24:	460c      	mov	r4, r1
 801be26:	6831      	ldr	r1, [r6, #0]
 801be28:	4605      	mov	r5, r0
 801be2a:	b911      	cbnz	r1, 801be32 <sbrk_aligned+0x12>
 801be2c:	f000 fbc2 	bl	801c5b4 <_sbrk_r>
 801be30:	6030      	str	r0, [r6, #0]
 801be32:	4621      	mov	r1, r4
 801be34:	4628      	mov	r0, r5
 801be36:	f000 fbbd 	bl	801c5b4 <_sbrk_r>
 801be3a:	1c43      	adds	r3, r0, #1
 801be3c:	d00a      	beq.n	801be54 <sbrk_aligned+0x34>
 801be3e:	1cc4      	adds	r4, r0, #3
 801be40:	f024 0403 	bic.w	r4, r4, #3
 801be44:	42a0      	cmp	r0, r4
 801be46:	d007      	beq.n	801be58 <sbrk_aligned+0x38>
 801be48:	1a21      	subs	r1, r4, r0
 801be4a:	4628      	mov	r0, r5
 801be4c:	f000 fbb2 	bl	801c5b4 <_sbrk_r>
 801be50:	3001      	adds	r0, #1
 801be52:	d101      	bne.n	801be58 <sbrk_aligned+0x38>
 801be54:	f04f 34ff 	mov.w	r4, #4294967295
 801be58:	4620      	mov	r0, r4
 801be5a:	bd70      	pop	{r4, r5, r6, pc}
 801be5c:	200111f4 	.word	0x200111f4

0801be60 <_malloc_r>:
 801be60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801be64:	1ccd      	adds	r5, r1, #3
 801be66:	f025 0503 	bic.w	r5, r5, #3
 801be6a:	3508      	adds	r5, #8
 801be6c:	2d0c      	cmp	r5, #12
 801be6e:	bf38      	it	cc
 801be70:	250c      	movcc	r5, #12
 801be72:	2d00      	cmp	r5, #0
 801be74:	4607      	mov	r7, r0
 801be76:	db01      	blt.n	801be7c <_malloc_r+0x1c>
 801be78:	42a9      	cmp	r1, r5
 801be7a:	d905      	bls.n	801be88 <_malloc_r+0x28>
 801be7c:	230c      	movs	r3, #12
 801be7e:	603b      	str	r3, [r7, #0]
 801be80:	2600      	movs	r6, #0
 801be82:	4630      	mov	r0, r6
 801be84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be88:	4e2e      	ldr	r6, [pc, #184]	; (801bf44 <_malloc_r+0xe4>)
 801be8a:	f000 fc45 	bl	801c718 <__malloc_lock>
 801be8e:	6833      	ldr	r3, [r6, #0]
 801be90:	461c      	mov	r4, r3
 801be92:	bb34      	cbnz	r4, 801bee2 <_malloc_r+0x82>
 801be94:	4629      	mov	r1, r5
 801be96:	4638      	mov	r0, r7
 801be98:	f7ff ffc2 	bl	801be20 <sbrk_aligned>
 801be9c:	1c43      	adds	r3, r0, #1
 801be9e:	4604      	mov	r4, r0
 801bea0:	d14d      	bne.n	801bf3e <_malloc_r+0xde>
 801bea2:	6834      	ldr	r4, [r6, #0]
 801bea4:	4626      	mov	r6, r4
 801bea6:	2e00      	cmp	r6, #0
 801bea8:	d140      	bne.n	801bf2c <_malloc_r+0xcc>
 801beaa:	6823      	ldr	r3, [r4, #0]
 801beac:	4631      	mov	r1, r6
 801beae:	4638      	mov	r0, r7
 801beb0:	eb04 0803 	add.w	r8, r4, r3
 801beb4:	f000 fb7e 	bl	801c5b4 <_sbrk_r>
 801beb8:	4580      	cmp	r8, r0
 801beba:	d13a      	bne.n	801bf32 <_malloc_r+0xd2>
 801bebc:	6821      	ldr	r1, [r4, #0]
 801bebe:	3503      	adds	r5, #3
 801bec0:	1a6d      	subs	r5, r5, r1
 801bec2:	f025 0503 	bic.w	r5, r5, #3
 801bec6:	3508      	adds	r5, #8
 801bec8:	2d0c      	cmp	r5, #12
 801beca:	bf38      	it	cc
 801becc:	250c      	movcc	r5, #12
 801bece:	4629      	mov	r1, r5
 801bed0:	4638      	mov	r0, r7
 801bed2:	f7ff ffa5 	bl	801be20 <sbrk_aligned>
 801bed6:	3001      	adds	r0, #1
 801bed8:	d02b      	beq.n	801bf32 <_malloc_r+0xd2>
 801beda:	6823      	ldr	r3, [r4, #0]
 801bedc:	442b      	add	r3, r5
 801bede:	6023      	str	r3, [r4, #0]
 801bee0:	e00e      	b.n	801bf00 <_malloc_r+0xa0>
 801bee2:	6822      	ldr	r2, [r4, #0]
 801bee4:	1b52      	subs	r2, r2, r5
 801bee6:	d41e      	bmi.n	801bf26 <_malloc_r+0xc6>
 801bee8:	2a0b      	cmp	r2, #11
 801beea:	d916      	bls.n	801bf1a <_malloc_r+0xba>
 801beec:	1961      	adds	r1, r4, r5
 801beee:	42a3      	cmp	r3, r4
 801bef0:	6025      	str	r5, [r4, #0]
 801bef2:	bf18      	it	ne
 801bef4:	6059      	strne	r1, [r3, #4]
 801bef6:	6863      	ldr	r3, [r4, #4]
 801bef8:	bf08      	it	eq
 801befa:	6031      	streq	r1, [r6, #0]
 801befc:	5162      	str	r2, [r4, r5]
 801befe:	604b      	str	r3, [r1, #4]
 801bf00:	4638      	mov	r0, r7
 801bf02:	f104 060b 	add.w	r6, r4, #11
 801bf06:	f000 fc0d 	bl	801c724 <__malloc_unlock>
 801bf0a:	f026 0607 	bic.w	r6, r6, #7
 801bf0e:	1d23      	adds	r3, r4, #4
 801bf10:	1af2      	subs	r2, r6, r3
 801bf12:	d0b6      	beq.n	801be82 <_malloc_r+0x22>
 801bf14:	1b9b      	subs	r3, r3, r6
 801bf16:	50a3      	str	r3, [r4, r2]
 801bf18:	e7b3      	b.n	801be82 <_malloc_r+0x22>
 801bf1a:	6862      	ldr	r2, [r4, #4]
 801bf1c:	42a3      	cmp	r3, r4
 801bf1e:	bf0c      	ite	eq
 801bf20:	6032      	streq	r2, [r6, #0]
 801bf22:	605a      	strne	r2, [r3, #4]
 801bf24:	e7ec      	b.n	801bf00 <_malloc_r+0xa0>
 801bf26:	4623      	mov	r3, r4
 801bf28:	6864      	ldr	r4, [r4, #4]
 801bf2a:	e7b2      	b.n	801be92 <_malloc_r+0x32>
 801bf2c:	4634      	mov	r4, r6
 801bf2e:	6876      	ldr	r6, [r6, #4]
 801bf30:	e7b9      	b.n	801bea6 <_malloc_r+0x46>
 801bf32:	230c      	movs	r3, #12
 801bf34:	603b      	str	r3, [r7, #0]
 801bf36:	4638      	mov	r0, r7
 801bf38:	f000 fbf4 	bl	801c724 <__malloc_unlock>
 801bf3c:	e7a1      	b.n	801be82 <_malloc_r+0x22>
 801bf3e:	6025      	str	r5, [r4, #0]
 801bf40:	e7de      	b.n	801bf00 <_malloc_r+0xa0>
 801bf42:	bf00      	nop
 801bf44:	200111f0 	.word	0x200111f0

0801bf48 <__sfputc_r>:
 801bf48:	6893      	ldr	r3, [r2, #8]
 801bf4a:	3b01      	subs	r3, #1
 801bf4c:	2b00      	cmp	r3, #0
 801bf4e:	b410      	push	{r4}
 801bf50:	6093      	str	r3, [r2, #8]
 801bf52:	da08      	bge.n	801bf66 <__sfputc_r+0x1e>
 801bf54:	6994      	ldr	r4, [r2, #24]
 801bf56:	42a3      	cmp	r3, r4
 801bf58:	db01      	blt.n	801bf5e <__sfputc_r+0x16>
 801bf5a:	290a      	cmp	r1, #10
 801bf5c:	d103      	bne.n	801bf66 <__sfputc_r+0x1e>
 801bf5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf62:	f7ff bbf9 	b.w	801b758 <__swbuf_r>
 801bf66:	6813      	ldr	r3, [r2, #0]
 801bf68:	1c58      	adds	r0, r3, #1
 801bf6a:	6010      	str	r0, [r2, #0]
 801bf6c:	7019      	strb	r1, [r3, #0]
 801bf6e:	4608      	mov	r0, r1
 801bf70:	f85d 4b04 	ldr.w	r4, [sp], #4
 801bf74:	4770      	bx	lr

0801bf76 <__sfputs_r>:
 801bf76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bf78:	4606      	mov	r6, r0
 801bf7a:	460f      	mov	r7, r1
 801bf7c:	4614      	mov	r4, r2
 801bf7e:	18d5      	adds	r5, r2, r3
 801bf80:	42ac      	cmp	r4, r5
 801bf82:	d101      	bne.n	801bf88 <__sfputs_r+0x12>
 801bf84:	2000      	movs	r0, #0
 801bf86:	e007      	b.n	801bf98 <__sfputs_r+0x22>
 801bf88:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bf8c:	463a      	mov	r2, r7
 801bf8e:	4630      	mov	r0, r6
 801bf90:	f7ff ffda 	bl	801bf48 <__sfputc_r>
 801bf94:	1c43      	adds	r3, r0, #1
 801bf96:	d1f3      	bne.n	801bf80 <__sfputs_r+0xa>
 801bf98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801bf9c <_vfiprintf_r>:
 801bf9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bfa0:	460d      	mov	r5, r1
 801bfa2:	b09d      	sub	sp, #116	; 0x74
 801bfa4:	4614      	mov	r4, r2
 801bfa6:	4698      	mov	r8, r3
 801bfa8:	4606      	mov	r6, r0
 801bfaa:	b118      	cbz	r0, 801bfb4 <_vfiprintf_r+0x18>
 801bfac:	6983      	ldr	r3, [r0, #24]
 801bfae:	b90b      	cbnz	r3, 801bfb4 <_vfiprintf_r+0x18>
 801bfb0:	f7ff fdca 	bl	801bb48 <__sinit>
 801bfb4:	4b89      	ldr	r3, [pc, #548]	; (801c1dc <_vfiprintf_r+0x240>)
 801bfb6:	429d      	cmp	r5, r3
 801bfb8:	d11b      	bne.n	801bff2 <_vfiprintf_r+0x56>
 801bfba:	6875      	ldr	r5, [r6, #4]
 801bfbc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bfbe:	07d9      	lsls	r1, r3, #31
 801bfc0:	d405      	bmi.n	801bfce <_vfiprintf_r+0x32>
 801bfc2:	89ab      	ldrh	r3, [r5, #12]
 801bfc4:	059a      	lsls	r2, r3, #22
 801bfc6:	d402      	bmi.n	801bfce <_vfiprintf_r+0x32>
 801bfc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801bfca:	f7ff fe6d 	bl	801bca8 <__retarget_lock_acquire_recursive>
 801bfce:	89ab      	ldrh	r3, [r5, #12]
 801bfd0:	071b      	lsls	r3, r3, #28
 801bfd2:	d501      	bpl.n	801bfd8 <_vfiprintf_r+0x3c>
 801bfd4:	692b      	ldr	r3, [r5, #16]
 801bfd6:	b9eb      	cbnz	r3, 801c014 <_vfiprintf_r+0x78>
 801bfd8:	4629      	mov	r1, r5
 801bfda:	4630      	mov	r0, r6
 801bfdc:	f7ff fc0e 	bl	801b7fc <__swsetup_r>
 801bfe0:	b1c0      	cbz	r0, 801c014 <_vfiprintf_r+0x78>
 801bfe2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801bfe4:	07dc      	lsls	r4, r3, #31
 801bfe6:	d50e      	bpl.n	801c006 <_vfiprintf_r+0x6a>
 801bfe8:	f04f 30ff 	mov.w	r0, #4294967295
 801bfec:	b01d      	add	sp, #116	; 0x74
 801bfee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bff2:	4b7b      	ldr	r3, [pc, #492]	; (801c1e0 <_vfiprintf_r+0x244>)
 801bff4:	429d      	cmp	r5, r3
 801bff6:	d101      	bne.n	801bffc <_vfiprintf_r+0x60>
 801bff8:	68b5      	ldr	r5, [r6, #8]
 801bffa:	e7df      	b.n	801bfbc <_vfiprintf_r+0x20>
 801bffc:	4b79      	ldr	r3, [pc, #484]	; (801c1e4 <_vfiprintf_r+0x248>)
 801bffe:	429d      	cmp	r5, r3
 801c000:	bf08      	it	eq
 801c002:	68f5      	ldreq	r5, [r6, #12]
 801c004:	e7da      	b.n	801bfbc <_vfiprintf_r+0x20>
 801c006:	89ab      	ldrh	r3, [r5, #12]
 801c008:	0598      	lsls	r0, r3, #22
 801c00a:	d4ed      	bmi.n	801bfe8 <_vfiprintf_r+0x4c>
 801c00c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c00e:	f7ff fe4c 	bl	801bcaa <__retarget_lock_release_recursive>
 801c012:	e7e9      	b.n	801bfe8 <_vfiprintf_r+0x4c>
 801c014:	2300      	movs	r3, #0
 801c016:	9309      	str	r3, [sp, #36]	; 0x24
 801c018:	2320      	movs	r3, #32
 801c01a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c01e:	f8cd 800c 	str.w	r8, [sp, #12]
 801c022:	2330      	movs	r3, #48	; 0x30
 801c024:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801c1e8 <_vfiprintf_r+0x24c>
 801c028:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c02c:	f04f 0901 	mov.w	r9, #1
 801c030:	4623      	mov	r3, r4
 801c032:	469a      	mov	sl, r3
 801c034:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c038:	b10a      	cbz	r2, 801c03e <_vfiprintf_r+0xa2>
 801c03a:	2a25      	cmp	r2, #37	; 0x25
 801c03c:	d1f9      	bne.n	801c032 <_vfiprintf_r+0x96>
 801c03e:	ebba 0b04 	subs.w	fp, sl, r4
 801c042:	d00b      	beq.n	801c05c <_vfiprintf_r+0xc0>
 801c044:	465b      	mov	r3, fp
 801c046:	4622      	mov	r2, r4
 801c048:	4629      	mov	r1, r5
 801c04a:	4630      	mov	r0, r6
 801c04c:	f7ff ff93 	bl	801bf76 <__sfputs_r>
 801c050:	3001      	adds	r0, #1
 801c052:	f000 80aa 	beq.w	801c1aa <_vfiprintf_r+0x20e>
 801c056:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c058:	445a      	add	r2, fp
 801c05a:	9209      	str	r2, [sp, #36]	; 0x24
 801c05c:	f89a 3000 	ldrb.w	r3, [sl]
 801c060:	2b00      	cmp	r3, #0
 801c062:	f000 80a2 	beq.w	801c1aa <_vfiprintf_r+0x20e>
 801c066:	2300      	movs	r3, #0
 801c068:	f04f 32ff 	mov.w	r2, #4294967295
 801c06c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c070:	f10a 0a01 	add.w	sl, sl, #1
 801c074:	9304      	str	r3, [sp, #16]
 801c076:	9307      	str	r3, [sp, #28]
 801c078:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c07c:	931a      	str	r3, [sp, #104]	; 0x68
 801c07e:	4654      	mov	r4, sl
 801c080:	2205      	movs	r2, #5
 801c082:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c086:	4858      	ldr	r0, [pc, #352]	; (801c1e8 <_vfiprintf_r+0x24c>)
 801c088:	f7e4 f8da 	bl	8000240 <memchr>
 801c08c:	9a04      	ldr	r2, [sp, #16]
 801c08e:	b9d8      	cbnz	r0, 801c0c8 <_vfiprintf_r+0x12c>
 801c090:	06d1      	lsls	r1, r2, #27
 801c092:	bf44      	itt	mi
 801c094:	2320      	movmi	r3, #32
 801c096:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c09a:	0713      	lsls	r3, r2, #28
 801c09c:	bf44      	itt	mi
 801c09e:	232b      	movmi	r3, #43	; 0x2b
 801c0a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c0a4:	f89a 3000 	ldrb.w	r3, [sl]
 801c0a8:	2b2a      	cmp	r3, #42	; 0x2a
 801c0aa:	d015      	beq.n	801c0d8 <_vfiprintf_r+0x13c>
 801c0ac:	9a07      	ldr	r2, [sp, #28]
 801c0ae:	4654      	mov	r4, sl
 801c0b0:	2000      	movs	r0, #0
 801c0b2:	f04f 0c0a 	mov.w	ip, #10
 801c0b6:	4621      	mov	r1, r4
 801c0b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c0bc:	3b30      	subs	r3, #48	; 0x30
 801c0be:	2b09      	cmp	r3, #9
 801c0c0:	d94e      	bls.n	801c160 <_vfiprintf_r+0x1c4>
 801c0c2:	b1b0      	cbz	r0, 801c0f2 <_vfiprintf_r+0x156>
 801c0c4:	9207      	str	r2, [sp, #28]
 801c0c6:	e014      	b.n	801c0f2 <_vfiprintf_r+0x156>
 801c0c8:	eba0 0308 	sub.w	r3, r0, r8
 801c0cc:	fa09 f303 	lsl.w	r3, r9, r3
 801c0d0:	4313      	orrs	r3, r2
 801c0d2:	9304      	str	r3, [sp, #16]
 801c0d4:	46a2      	mov	sl, r4
 801c0d6:	e7d2      	b.n	801c07e <_vfiprintf_r+0xe2>
 801c0d8:	9b03      	ldr	r3, [sp, #12]
 801c0da:	1d19      	adds	r1, r3, #4
 801c0dc:	681b      	ldr	r3, [r3, #0]
 801c0de:	9103      	str	r1, [sp, #12]
 801c0e0:	2b00      	cmp	r3, #0
 801c0e2:	bfbb      	ittet	lt
 801c0e4:	425b      	neglt	r3, r3
 801c0e6:	f042 0202 	orrlt.w	r2, r2, #2
 801c0ea:	9307      	strge	r3, [sp, #28]
 801c0ec:	9307      	strlt	r3, [sp, #28]
 801c0ee:	bfb8      	it	lt
 801c0f0:	9204      	strlt	r2, [sp, #16]
 801c0f2:	7823      	ldrb	r3, [r4, #0]
 801c0f4:	2b2e      	cmp	r3, #46	; 0x2e
 801c0f6:	d10c      	bne.n	801c112 <_vfiprintf_r+0x176>
 801c0f8:	7863      	ldrb	r3, [r4, #1]
 801c0fa:	2b2a      	cmp	r3, #42	; 0x2a
 801c0fc:	d135      	bne.n	801c16a <_vfiprintf_r+0x1ce>
 801c0fe:	9b03      	ldr	r3, [sp, #12]
 801c100:	1d1a      	adds	r2, r3, #4
 801c102:	681b      	ldr	r3, [r3, #0]
 801c104:	9203      	str	r2, [sp, #12]
 801c106:	2b00      	cmp	r3, #0
 801c108:	bfb8      	it	lt
 801c10a:	f04f 33ff 	movlt.w	r3, #4294967295
 801c10e:	3402      	adds	r4, #2
 801c110:	9305      	str	r3, [sp, #20]
 801c112:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801c1f8 <_vfiprintf_r+0x25c>
 801c116:	7821      	ldrb	r1, [r4, #0]
 801c118:	2203      	movs	r2, #3
 801c11a:	4650      	mov	r0, sl
 801c11c:	f7e4 f890 	bl	8000240 <memchr>
 801c120:	b140      	cbz	r0, 801c134 <_vfiprintf_r+0x198>
 801c122:	2340      	movs	r3, #64	; 0x40
 801c124:	eba0 000a 	sub.w	r0, r0, sl
 801c128:	fa03 f000 	lsl.w	r0, r3, r0
 801c12c:	9b04      	ldr	r3, [sp, #16]
 801c12e:	4303      	orrs	r3, r0
 801c130:	3401      	adds	r4, #1
 801c132:	9304      	str	r3, [sp, #16]
 801c134:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c138:	482c      	ldr	r0, [pc, #176]	; (801c1ec <_vfiprintf_r+0x250>)
 801c13a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c13e:	2206      	movs	r2, #6
 801c140:	f7e4 f87e 	bl	8000240 <memchr>
 801c144:	2800      	cmp	r0, #0
 801c146:	d03f      	beq.n	801c1c8 <_vfiprintf_r+0x22c>
 801c148:	4b29      	ldr	r3, [pc, #164]	; (801c1f0 <_vfiprintf_r+0x254>)
 801c14a:	bb1b      	cbnz	r3, 801c194 <_vfiprintf_r+0x1f8>
 801c14c:	9b03      	ldr	r3, [sp, #12]
 801c14e:	3307      	adds	r3, #7
 801c150:	f023 0307 	bic.w	r3, r3, #7
 801c154:	3308      	adds	r3, #8
 801c156:	9303      	str	r3, [sp, #12]
 801c158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c15a:	443b      	add	r3, r7
 801c15c:	9309      	str	r3, [sp, #36]	; 0x24
 801c15e:	e767      	b.n	801c030 <_vfiprintf_r+0x94>
 801c160:	fb0c 3202 	mla	r2, ip, r2, r3
 801c164:	460c      	mov	r4, r1
 801c166:	2001      	movs	r0, #1
 801c168:	e7a5      	b.n	801c0b6 <_vfiprintf_r+0x11a>
 801c16a:	2300      	movs	r3, #0
 801c16c:	3401      	adds	r4, #1
 801c16e:	9305      	str	r3, [sp, #20]
 801c170:	4619      	mov	r1, r3
 801c172:	f04f 0c0a 	mov.w	ip, #10
 801c176:	4620      	mov	r0, r4
 801c178:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c17c:	3a30      	subs	r2, #48	; 0x30
 801c17e:	2a09      	cmp	r2, #9
 801c180:	d903      	bls.n	801c18a <_vfiprintf_r+0x1ee>
 801c182:	2b00      	cmp	r3, #0
 801c184:	d0c5      	beq.n	801c112 <_vfiprintf_r+0x176>
 801c186:	9105      	str	r1, [sp, #20]
 801c188:	e7c3      	b.n	801c112 <_vfiprintf_r+0x176>
 801c18a:	fb0c 2101 	mla	r1, ip, r1, r2
 801c18e:	4604      	mov	r4, r0
 801c190:	2301      	movs	r3, #1
 801c192:	e7f0      	b.n	801c176 <_vfiprintf_r+0x1da>
 801c194:	ab03      	add	r3, sp, #12
 801c196:	9300      	str	r3, [sp, #0]
 801c198:	462a      	mov	r2, r5
 801c19a:	4b16      	ldr	r3, [pc, #88]	; (801c1f4 <_vfiprintf_r+0x258>)
 801c19c:	a904      	add	r1, sp, #16
 801c19e:	4630      	mov	r0, r6
 801c1a0:	f3af 8000 	nop.w
 801c1a4:	4607      	mov	r7, r0
 801c1a6:	1c78      	adds	r0, r7, #1
 801c1a8:	d1d6      	bne.n	801c158 <_vfiprintf_r+0x1bc>
 801c1aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c1ac:	07d9      	lsls	r1, r3, #31
 801c1ae:	d405      	bmi.n	801c1bc <_vfiprintf_r+0x220>
 801c1b0:	89ab      	ldrh	r3, [r5, #12]
 801c1b2:	059a      	lsls	r2, r3, #22
 801c1b4:	d402      	bmi.n	801c1bc <_vfiprintf_r+0x220>
 801c1b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c1b8:	f7ff fd77 	bl	801bcaa <__retarget_lock_release_recursive>
 801c1bc:	89ab      	ldrh	r3, [r5, #12]
 801c1be:	065b      	lsls	r3, r3, #25
 801c1c0:	f53f af12 	bmi.w	801bfe8 <_vfiprintf_r+0x4c>
 801c1c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c1c6:	e711      	b.n	801bfec <_vfiprintf_r+0x50>
 801c1c8:	ab03      	add	r3, sp, #12
 801c1ca:	9300      	str	r3, [sp, #0]
 801c1cc:	462a      	mov	r2, r5
 801c1ce:	4b09      	ldr	r3, [pc, #36]	; (801c1f4 <_vfiprintf_r+0x258>)
 801c1d0:	a904      	add	r1, sp, #16
 801c1d2:	4630      	mov	r0, r6
 801c1d4:	f000 f880 	bl	801c2d8 <_printf_i>
 801c1d8:	e7e4      	b.n	801c1a4 <_vfiprintf_r+0x208>
 801c1da:	bf00      	nop
 801c1dc:	08020498 	.word	0x08020498
 801c1e0:	080204b8 	.word	0x080204b8
 801c1e4:	08020478 	.word	0x08020478
 801c1e8:	080204d8 	.word	0x080204d8
 801c1ec:	080204e2 	.word	0x080204e2
 801c1f0:	00000000 	.word	0x00000000
 801c1f4:	0801bf77 	.word	0x0801bf77
 801c1f8:	080204de 	.word	0x080204de

0801c1fc <_printf_common>:
 801c1fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c200:	4616      	mov	r6, r2
 801c202:	4699      	mov	r9, r3
 801c204:	688a      	ldr	r2, [r1, #8]
 801c206:	690b      	ldr	r3, [r1, #16]
 801c208:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801c20c:	4293      	cmp	r3, r2
 801c20e:	bfb8      	it	lt
 801c210:	4613      	movlt	r3, r2
 801c212:	6033      	str	r3, [r6, #0]
 801c214:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801c218:	4607      	mov	r7, r0
 801c21a:	460c      	mov	r4, r1
 801c21c:	b10a      	cbz	r2, 801c222 <_printf_common+0x26>
 801c21e:	3301      	adds	r3, #1
 801c220:	6033      	str	r3, [r6, #0]
 801c222:	6823      	ldr	r3, [r4, #0]
 801c224:	0699      	lsls	r1, r3, #26
 801c226:	bf42      	ittt	mi
 801c228:	6833      	ldrmi	r3, [r6, #0]
 801c22a:	3302      	addmi	r3, #2
 801c22c:	6033      	strmi	r3, [r6, #0]
 801c22e:	6825      	ldr	r5, [r4, #0]
 801c230:	f015 0506 	ands.w	r5, r5, #6
 801c234:	d106      	bne.n	801c244 <_printf_common+0x48>
 801c236:	f104 0a19 	add.w	sl, r4, #25
 801c23a:	68e3      	ldr	r3, [r4, #12]
 801c23c:	6832      	ldr	r2, [r6, #0]
 801c23e:	1a9b      	subs	r3, r3, r2
 801c240:	42ab      	cmp	r3, r5
 801c242:	dc26      	bgt.n	801c292 <_printf_common+0x96>
 801c244:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801c248:	1e13      	subs	r3, r2, #0
 801c24a:	6822      	ldr	r2, [r4, #0]
 801c24c:	bf18      	it	ne
 801c24e:	2301      	movne	r3, #1
 801c250:	0692      	lsls	r2, r2, #26
 801c252:	d42b      	bmi.n	801c2ac <_printf_common+0xb0>
 801c254:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c258:	4649      	mov	r1, r9
 801c25a:	4638      	mov	r0, r7
 801c25c:	47c0      	blx	r8
 801c25e:	3001      	adds	r0, #1
 801c260:	d01e      	beq.n	801c2a0 <_printf_common+0xa4>
 801c262:	6823      	ldr	r3, [r4, #0]
 801c264:	68e5      	ldr	r5, [r4, #12]
 801c266:	6832      	ldr	r2, [r6, #0]
 801c268:	f003 0306 	and.w	r3, r3, #6
 801c26c:	2b04      	cmp	r3, #4
 801c26e:	bf08      	it	eq
 801c270:	1aad      	subeq	r5, r5, r2
 801c272:	68a3      	ldr	r3, [r4, #8]
 801c274:	6922      	ldr	r2, [r4, #16]
 801c276:	bf0c      	ite	eq
 801c278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c27c:	2500      	movne	r5, #0
 801c27e:	4293      	cmp	r3, r2
 801c280:	bfc4      	itt	gt
 801c282:	1a9b      	subgt	r3, r3, r2
 801c284:	18ed      	addgt	r5, r5, r3
 801c286:	2600      	movs	r6, #0
 801c288:	341a      	adds	r4, #26
 801c28a:	42b5      	cmp	r5, r6
 801c28c:	d11a      	bne.n	801c2c4 <_printf_common+0xc8>
 801c28e:	2000      	movs	r0, #0
 801c290:	e008      	b.n	801c2a4 <_printf_common+0xa8>
 801c292:	2301      	movs	r3, #1
 801c294:	4652      	mov	r2, sl
 801c296:	4649      	mov	r1, r9
 801c298:	4638      	mov	r0, r7
 801c29a:	47c0      	blx	r8
 801c29c:	3001      	adds	r0, #1
 801c29e:	d103      	bne.n	801c2a8 <_printf_common+0xac>
 801c2a0:	f04f 30ff 	mov.w	r0, #4294967295
 801c2a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c2a8:	3501      	adds	r5, #1
 801c2aa:	e7c6      	b.n	801c23a <_printf_common+0x3e>
 801c2ac:	18e1      	adds	r1, r4, r3
 801c2ae:	1c5a      	adds	r2, r3, #1
 801c2b0:	2030      	movs	r0, #48	; 0x30
 801c2b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801c2b6:	4422      	add	r2, r4
 801c2b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801c2bc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801c2c0:	3302      	adds	r3, #2
 801c2c2:	e7c7      	b.n	801c254 <_printf_common+0x58>
 801c2c4:	2301      	movs	r3, #1
 801c2c6:	4622      	mov	r2, r4
 801c2c8:	4649      	mov	r1, r9
 801c2ca:	4638      	mov	r0, r7
 801c2cc:	47c0      	blx	r8
 801c2ce:	3001      	adds	r0, #1
 801c2d0:	d0e6      	beq.n	801c2a0 <_printf_common+0xa4>
 801c2d2:	3601      	adds	r6, #1
 801c2d4:	e7d9      	b.n	801c28a <_printf_common+0x8e>
	...

0801c2d8 <_printf_i>:
 801c2d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c2dc:	7e0f      	ldrb	r7, [r1, #24]
 801c2de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801c2e0:	2f78      	cmp	r7, #120	; 0x78
 801c2e2:	4691      	mov	r9, r2
 801c2e4:	4680      	mov	r8, r0
 801c2e6:	460c      	mov	r4, r1
 801c2e8:	469a      	mov	sl, r3
 801c2ea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801c2ee:	d807      	bhi.n	801c300 <_printf_i+0x28>
 801c2f0:	2f62      	cmp	r7, #98	; 0x62
 801c2f2:	d80a      	bhi.n	801c30a <_printf_i+0x32>
 801c2f4:	2f00      	cmp	r7, #0
 801c2f6:	f000 80d8 	beq.w	801c4aa <_printf_i+0x1d2>
 801c2fa:	2f58      	cmp	r7, #88	; 0x58
 801c2fc:	f000 80a3 	beq.w	801c446 <_printf_i+0x16e>
 801c300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c304:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801c308:	e03a      	b.n	801c380 <_printf_i+0xa8>
 801c30a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801c30e:	2b15      	cmp	r3, #21
 801c310:	d8f6      	bhi.n	801c300 <_printf_i+0x28>
 801c312:	a101      	add	r1, pc, #4	; (adr r1, 801c318 <_printf_i+0x40>)
 801c314:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c318:	0801c371 	.word	0x0801c371
 801c31c:	0801c385 	.word	0x0801c385
 801c320:	0801c301 	.word	0x0801c301
 801c324:	0801c301 	.word	0x0801c301
 801c328:	0801c301 	.word	0x0801c301
 801c32c:	0801c301 	.word	0x0801c301
 801c330:	0801c385 	.word	0x0801c385
 801c334:	0801c301 	.word	0x0801c301
 801c338:	0801c301 	.word	0x0801c301
 801c33c:	0801c301 	.word	0x0801c301
 801c340:	0801c301 	.word	0x0801c301
 801c344:	0801c491 	.word	0x0801c491
 801c348:	0801c3b5 	.word	0x0801c3b5
 801c34c:	0801c473 	.word	0x0801c473
 801c350:	0801c301 	.word	0x0801c301
 801c354:	0801c301 	.word	0x0801c301
 801c358:	0801c4b3 	.word	0x0801c4b3
 801c35c:	0801c301 	.word	0x0801c301
 801c360:	0801c3b5 	.word	0x0801c3b5
 801c364:	0801c301 	.word	0x0801c301
 801c368:	0801c301 	.word	0x0801c301
 801c36c:	0801c47b 	.word	0x0801c47b
 801c370:	682b      	ldr	r3, [r5, #0]
 801c372:	1d1a      	adds	r2, r3, #4
 801c374:	681b      	ldr	r3, [r3, #0]
 801c376:	602a      	str	r2, [r5, #0]
 801c378:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801c37c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801c380:	2301      	movs	r3, #1
 801c382:	e0a3      	b.n	801c4cc <_printf_i+0x1f4>
 801c384:	6820      	ldr	r0, [r4, #0]
 801c386:	6829      	ldr	r1, [r5, #0]
 801c388:	0606      	lsls	r6, r0, #24
 801c38a:	f101 0304 	add.w	r3, r1, #4
 801c38e:	d50a      	bpl.n	801c3a6 <_printf_i+0xce>
 801c390:	680e      	ldr	r6, [r1, #0]
 801c392:	602b      	str	r3, [r5, #0]
 801c394:	2e00      	cmp	r6, #0
 801c396:	da03      	bge.n	801c3a0 <_printf_i+0xc8>
 801c398:	232d      	movs	r3, #45	; 0x2d
 801c39a:	4276      	negs	r6, r6
 801c39c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c3a0:	485e      	ldr	r0, [pc, #376]	; (801c51c <_printf_i+0x244>)
 801c3a2:	230a      	movs	r3, #10
 801c3a4:	e019      	b.n	801c3da <_printf_i+0x102>
 801c3a6:	680e      	ldr	r6, [r1, #0]
 801c3a8:	602b      	str	r3, [r5, #0]
 801c3aa:	f010 0f40 	tst.w	r0, #64	; 0x40
 801c3ae:	bf18      	it	ne
 801c3b0:	b236      	sxthne	r6, r6
 801c3b2:	e7ef      	b.n	801c394 <_printf_i+0xbc>
 801c3b4:	682b      	ldr	r3, [r5, #0]
 801c3b6:	6820      	ldr	r0, [r4, #0]
 801c3b8:	1d19      	adds	r1, r3, #4
 801c3ba:	6029      	str	r1, [r5, #0]
 801c3bc:	0601      	lsls	r1, r0, #24
 801c3be:	d501      	bpl.n	801c3c4 <_printf_i+0xec>
 801c3c0:	681e      	ldr	r6, [r3, #0]
 801c3c2:	e002      	b.n	801c3ca <_printf_i+0xf2>
 801c3c4:	0646      	lsls	r6, r0, #25
 801c3c6:	d5fb      	bpl.n	801c3c0 <_printf_i+0xe8>
 801c3c8:	881e      	ldrh	r6, [r3, #0]
 801c3ca:	4854      	ldr	r0, [pc, #336]	; (801c51c <_printf_i+0x244>)
 801c3cc:	2f6f      	cmp	r7, #111	; 0x6f
 801c3ce:	bf0c      	ite	eq
 801c3d0:	2308      	moveq	r3, #8
 801c3d2:	230a      	movne	r3, #10
 801c3d4:	2100      	movs	r1, #0
 801c3d6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801c3da:	6865      	ldr	r5, [r4, #4]
 801c3dc:	60a5      	str	r5, [r4, #8]
 801c3de:	2d00      	cmp	r5, #0
 801c3e0:	bfa2      	ittt	ge
 801c3e2:	6821      	ldrge	r1, [r4, #0]
 801c3e4:	f021 0104 	bicge.w	r1, r1, #4
 801c3e8:	6021      	strge	r1, [r4, #0]
 801c3ea:	b90e      	cbnz	r6, 801c3f0 <_printf_i+0x118>
 801c3ec:	2d00      	cmp	r5, #0
 801c3ee:	d04d      	beq.n	801c48c <_printf_i+0x1b4>
 801c3f0:	4615      	mov	r5, r2
 801c3f2:	fbb6 f1f3 	udiv	r1, r6, r3
 801c3f6:	fb03 6711 	mls	r7, r3, r1, r6
 801c3fa:	5dc7      	ldrb	r7, [r0, r7]
 801c3fc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801c400:	4637      	mov	r7, r6
 801c402:	42bb      	cmp	r3, r7
 801c404:	460e      	mov	r6, r1
 801c406:	d9f4      	bls.n	801c3f2 <_printf_i+0x11a>
 801c408:	2b08      	cmp	r3, #8
 801c40a:	d10b      	bne.n	801c424 <_printf_i+0x14c>
 801c40c:	6823      	ldr	r3, [r4, #0]
 801c40e:	07de      	lsls	r6, r3, #31
 801c410:	d508      	bpl.n	801c424 <_printf_i+0x14c>
 801c412:	6923      	ldr	r3, [r4, #16]
 801c414:	6861      	ldr	r1, [r4, #4]
 801c416:	4299      	cmp	r1, r3
 801c418:	bfde      	ittt	le
 801c41a:	2330      	movle	r3, #48	; 0x30
 801c41c:	f805 3c01 	strble.w	r3, [r5, #-1]
 801c420:	f105 35ff 	addle.w	r5, r5, #4294967295
 801c424:	1b52      	subs	r2, r2, r5
 801c426:	6122      	str	r2, [r4, #16]
 801c428:	f8cd a000 	str.w	sl, [sp]
 801c42c:	464b      	mov	r3, r9
 801c42e:	aa03      	add	r2, sp, #12
 801c430:	4621      	mov	r1, r4
 801c432:	4640      	mov	r0, r8
 801c434:	f7ff fee2 	bl	801c1fc <_printf_common>
 801c438:	3001      	adds	r0, #1
 801c43a:	d14c      	bne.n	801c4d6 <_printf_i+0x1fe>
 801c43c:	f04f 30ff 	mov.w	r0, #4294967295
 801c440:	b004      	add	sp, #16
 801c442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c446:	4835      	ldr	r0, [pc, #212]	; (801c51c <_printf_i+0x244>)
 801c448:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801c44c:	6829      	ldr	r1, [r5, #0]
 801c44e:	6823      	ldr	r3, [r4, #0]
 801c450:	f851 6b04 	ldr.w	r6, [r1], #4
 801c454:	6029      	str	r1, [r5, #0]
 801c456:	061d      	lsls	r5, r3, #24
 801c458:	d514      	bpl.n	801c484 <_printf_i+0x1ac>
 801c45a:	07df      	lsls	r7, r3, #31
 801c45c:	bf44      	itt	mi
 801c45e:	f043 0320 	orrmi.w	r3, r3, #32
 801c462:	6023      	strmi	r3, [r4, #0]
 801c464:	b91e      	cbnz	r6, 801c46e <_printf_i+0x196>
 801c466:	6823      	ldr	r3, [r4, #0]
 801c468:	f023 0320 	bic.w	r3, r3, #32
 801c46c:	6023      	str	r3, [r4, #0]
 801c46e:	2310      	movs	r3, #16
 801c470:	e7b0      	b.n	801c3d4 <_printf_i+0xfc>
 801c472:	6823      	ldr	r3, [r4, #0]
 801c474:	f043 0320 	orr.w	r3, r3, #32
 801c478:	6023      	str	r3, [r4, #0]
 801c47a:	2378      	movs	r3, #120	; 0x78
 801c47c:	4828      	ldr	r0, [pc, #160]	; (801c520 <_printf_i+0x248>)
 801c47e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801c482:	e7e3      	b.n	801c44c <_printf_i+0x174>
 801c484:	0659      	lsls	r1, r3, #25
 801c486:	bf48      	it	mi
 801c488:	b2b6      	uxthmi	r6, r6
 801c48a:	e7e6      	b.n	801c45a <_printf_i+0x182>
 801c48c:	4615      	mov	r5, r2
 801c48e:	e7bb      	b.n	801c408 <_printf_i+0x130>
 801c490:	682b      	ldr	r3, [r5, #0]
 801c492:	6826      	ldr	r6, [r4, #0]
 801c494:	6961      	ldr	r1, [r4, #20]
 801c496:	1d18      	adds	r0, r3, #4
 801c498:	6028      	str	r0, [r5, #0]
 801c49a:	0635      	lsls	r5, r6, #24
 801c49c:	681b      	ldr	r3, [r3, #0]
 801c49e:	d501      	bpl.n	801c4a4 <_printf_i+0x1cc>
 801c4a0:	6019      	str	r1, [r3, #0]
 801c4a2:	e002      	b.n	801c4aa <_printf_i+0x1d2>
 801c4a4:	0670      	lsls	r0, r6, #25
 801c4a6:	d5fb      	bpl.n	801c4a0 <_printf_i+0x1c8>
 801c4a8:	8019      	strh	r1, [r3, #0]
 801c4aa:	2300      	movs	r3, #0
 801c4ac:	6123      	str	r3, [r4, #16]
 801c4ae:	4615      	mov	r5, r2
 801c4b0:	e7ba      	b.n	801c428 <_printf_i+0x150>
 801c4b2:	682b      	ldr	r3, [r5, #0]
 801c4b4:	1d1a      	adds	r2, r3, #4
 801c4b6:	602a      	str	r2, [r5, #0]
 801c4b8:	681d      	ldr	r5, [r3, #0]
 801c4ba:	6862      	ldr	r2, [r4, #4]
 801c4bc:	2100      	movs	r1, #0
 801c4be:	4628      	mov	r0, r5
 801c4c0:	f7e3 febe 	bl	8000240 <memchr>
 801c4c4:	b108      	cbz	r0, 801c4ca <_printf_i+0x1f2>
 801c4c6:	1b40      	subs	r0, r0, r5
 801c4c8:	6060      	str	r0, [r4, #4]
 801c4ca:	6863      	ldr	r3, [r4, #4]
 801c4cc:	6123      	str	r3, [r4, #16]
 801c4ce:	2300      	movs	r3, #0
 801c4d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c4d4:	e7a8      	b.n	801c428 <_printf_i+0x150>
 801c4d6:	6923      	ldr	r3, [r4, #16]
 801c4d8:	462a      	mov	r2, r5
 801c4da:	4649      	mov	r1, r9
 801c4dc:	4640      	mov	r0, r8
 801c4de:	47d0      	blx	sl
 801c4e0:	3001      	adds	r0, #1
 801c4e2:	d0ab      	beq.n	801c43c <_printf_i+0x164>
 801c4e4:	6823      	ldr	r3, [r4, #0]
 801c4e6:	079b      	lsls	r3, r3, #30
 801c4e8:	d413      	bmi.n	801c512 <_printf_i+0x23a>
 801c4ea:	68e0      	ldr	r0, [r4, #12]
 801c4ec:	9b03      	ldr	r3, [sp, #12]
 801c4ee:	4298      	cmp	r0, r3
 801c4f0:	bfb8      	it	lt
 801c4f2:	4618      	movlt	r0, r3
 801c4f4:	e7a4      	b.n	801c440 <_printf_i+0x168>
 801c4f6:	2301      	movs	r3, #1
 801c4f8:	4632      	mov	r2, r6
 801c4fa:	4649      	mov	r1, r9
 801c4fc:	4640      	mov	r0, r8
 801c4fe:	47d0      	blx	sl
 801c500:	3001      	adds	r0, #1
 801c502:	d09b      	beq.n	801c43c <_printf_i+0x164>
 801c504:	3501      	adds	r5, #1
 801c506:	68e3      	ldr	r3, [r4, #12]
 801c508:	9903      	ldr	r1, [sp, #12]
 801c50a:	1a5b      	subs	r3, r3, r1
 801c50c:	42ab      	cmp	r3, r5
 801c50e:	dcf2      	bgt.n	801c4f6 <_printf_i+0x21e>
 801c510:	e7eb      	b.n	801c4ea <_printf_i+0x212>
 801c512:	2500      	movs	r5, #0
 801c514:	f104 0619 	add.w	r6, r4, #25
 801c518:	e7f5      	b.n	801c506 <_printf_i+0x22e>
 801c51a:	bf00      	nop
 801c51c:	080204e9 	.word	0x080204e9
 801c520:	080204fa 	.word	0x080204fa

0801c524 <_putc_r>:
 801c524:	b570      	push	{r4, r5, r6, lr}
 801c526:	460d      	mov	r5, r1
 801c528:	4614      	mov	r4, r2
 801c52a:	4606      	mov	r6, r0
 801c52c:	b118      	cbz	r0, 801c536 <_putc_r+0x12>
 801c52e:	6983      	ldr	r3, [r0, #24]
 801c530:	b90b      	cbnz	r3, 801c536 <_putc_r+0x12>
 801c532:	f7ff fb09 	bl	801bb48 <__sinit>
 801c536:	4b1c      	ldr	r3, [pc, #112]	; (801c5a8 <_putc_r+0x84>)
 801c538:	429c      	cmp	r4, r3
 801c53a:	d124      	bne.n	801c586 <_putc_r+0x62>
 801c53c:	6874      	ldr	r4, [r6, #4]
 801c53e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c540:	07d8      	lsls	r0, r3, #31
 801c542:	d405      	bmi.n	801c550 <_putc_r+0x2c>
 801c544:	89a3      	ldrh	r3, [r4, #12]
 801c546:	0599      	lsls	r1, r3, #22
 801c548:	d402      	bmi.n	801c550 <_putc_r+0x2c>
 801c54a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c54c:	f7ff fbac 	bl	801bca8 <__retarget_lock_acquire_recursive>
 801c550:	68a3      	ldr	r3, [r4, #8]
 801c552:	3b01      	subs	r3, #1
 801c554:	2b00      	cmp	r3, #0
 801c556:	60a3      	str	r3, [r4, #8]
 801c558:	da05      	bge.n	801c566 <_putc_r+0x42>
 801c55a:	69a2      	ldr	r2, [r4, #24]
 801c55c:	4293      	cmp	r3, r2
 801c55e:	db1c      	blt.n	801c59a <_putc_r+0x76>
 801c560:	b2eb      	uxtb	r3, r5
 801c562:	2b0a      	cmp	r3, #10
 801c564:	d019      	beq.n	801c59a <_putc_r+0x76>
 801c566:	6823      	ldr	r3, [r4, #0]
 801c568:	1c5a      	adds	r2, r3, #1
 801c56a:	6022      	str	r2, [r4, #0]
 801c56c:	701d      	strb	r5, [r3, #0]
 801c56e:	b2ed      	uxtb	r5, r5
 801c570:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c572:	07da      	lsls	r2, r3, #31
 801c574:	d405      	bmi.n	801c582 <_putc_r+0x5e>
 801c576:	89a3      	ldrh	r3, [r4, #12]
 801c578:	059b      	lsls	r3, r3, #22
 801c57a:	d402      	bmi.n	801c582 <_putc_r+0x5e>
 801c57c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c57e:	f7ff fb94 	bl	801bcaa <__retarget_lock_release_recursive>
 801c582:	4628      	mov	r0, r5
 801c584:	bd70      	pop	{r4, r5, r6, pc}
 801c586:	4b09      	ldr	r3, [pc, #36]	; (801c5ac <_putc_r+0x88>)
 801c588:	429c      	cmp	r4, r3
 801c58a:	d101      	bne.n	801c590 <_putc_r+0x6c>
 801c58c:	68b4      	ldr	r4, [r6, #8]
 801c58e:	e7d6      	b.n	801c53e <_putc_r+0x1a>
 801c590:	4b07      	ldr	r3, [pc, #28]	; (801c5b0 <_putc_r+0x8c>)
 801c592:	429c      	cmp	r4, r3
 801c594:	bf08      	it	eq
 801c596:	68f4      	ldreq	r4, [r6, #12]
 801c598:	e7d1      	b.n	801c53e <_putc_r+0x1a>
 801c59a:	4629      	mov	r1, r5
 801c59c:	4622      	mov	r2, r4
 801c59e:	4630      	mov	r0, r6
 801c5a0:	f7ff f8da 	bl	801b758 <__swbuf_r>
 801c5a4:	4605      	mov	r5, r0
 801c5a6:	e7e3      	b.n	801c570 <_putc_r+0x4c>
 801c5a8:	08020498 	.word	0x08020498
 801c5ac:	080204b8 	.word	0x080204b8
 801c5b0:	08020478 	.word	0x08020478

0801c5b4 <_sbrk_r>:
 801c5b4:	b538      	push	{r3, r4, r5, lr}
 801c5b6:	4d06      	ldr	r5, [pc, #24]	; (801c5d0 <_sbrk_r+0x1c>)
 801c5b8:	2300      	movs	r3, #0
 801c5ba:	4604      	mov	r4, r0
 801c5bc:	4608      	mov	r0, r1
 801c5be:	602b      	str	r3, [r5, #0]
 801c5c0:	f7e5 fc56 	bl	8001e70 <_sbrk>
 801c5c4:	1c43      	adds	r3, r0, #1
 801c5c6:	d102      	bne.n	801c5ce <_sbrk_r+0x1a>
 801c5c8:	682b      	ldr	r3, [r5, #0]
 801c5ca:	b103      	cbz	r3, 801c5ce <_sbrk_r+0x1a>
 801c5cc:	6023      	str	r3, [r4, #0]
 801c5ce:	bd38      	pop	{r3, r4, r5, pc}
 801c5d0:	200111e4 	.word	0x200111e4

0801c5d4 <__sread>:
 801c5d4:	b510      	push	{r4, lr}
 801c5d6:	460c      	mov	r4, r1
 801c5d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c5dc:	f000 f8a8 	bl	801c730 <_read_r>
 801c5e0:	2800      	cmp	r0, #0
 801c5e2:	bfab      	itete	ge
 801c5e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801c5e6:	89a3      	ldrhlt	r3, [r4, #12]
 801c5e8:	181b      	addge	r3, r3, r0
 801c5ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801c5ee:	bfac      	ite	ge
 801c5f0:	6563      	strge	r3, [r4, #84]	; 0x54
 801c5f2:	81a3      	strhlt	r3, [r4, #12]
 801c5f4:	bd10      	pop	{r4, pc}

0801c5f6 <__swrite>:
 801c5f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c5fa:	461f      	mov	r7, r3
 801c5fc:	898b      	ldrh	r3, [r1, #12]
 801c5fe:	05db      	lsls	r3, r3, #23
 801c600:	4605      	mov	r5, r0
 801c602:	460c      	mov	r4, r1
 801c604:	4616      	mov	r6, r2
 801c606:	d505      	bpl.n	801c614 <__swrite+0x1e>
 801c608:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c60c:	2302      	movs	r3, #2
 801c60e:	2200      	movs	r2, #0
 801c610:	f000 f870 	bl	801c6f4 <_lseek_r>
 801c614:	89a3      	ldrh	r3, [r4, #12]
 801c616:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c61a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801c61e:	81a3      	strh	r3, [r4, #12]
 801c620:	4632      	mov	r2, r6
 801c622:	463b      	mov	r3, r7
 801c624:	4628      	mov	r0, r5
 801c626:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c62a:	f000 b817 	b.w	801c65c <_write_r>

0801c62e <__sseek>:
 801c62e:	b510      	push	{r4, lr}
 801c630:	460c      	mov	r4, r1
 801c632:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c636:	f000 f85d 	bl	801c6f4 <_lseek_r>
 801c63a:	1c43      	adds	r3, r0, #1
 801c63c:	89a3      	ldrh	r3, [r4, #12]
 801c63e:	bf15      	itete	ne
 801c640:	6560      	strne	r0, [r4, #84]	; 0x54
 801c642:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801c646:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801c64a:	81a3      	strheq	r3, [r4, #12]
 801c64c:	bf18      	it	ne
 801c64e:	81a3      	strhne	r3, [r4, #12]
 801c650:	bd10      	pop	{r4, pc}

0801c652 <__sclose>:
 801c652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c656:	f000 b81b 	b.w	801c690 <_close_r>
	...

0801c65c <_write_r>:
 801c65c:	b538      	push	{r3, r4, r5, lr}
 801c65e:	4d07      	ldr	r5, [pc, #28]	; (801c67c <_write_r+0x20>)
 801c660:	4604      	mov	r4, r0
 801c662:	4608      	mov	r0, r1
 801c664:	4611      	mov	r1, r2
 801c666:	2200      	movs	r2, #0
 801c668:	602a      	str	r2, [r5, #0]
 801c66a:	461a      	mov	r2, r3
 801c66c:	f7e5 fbaf 	bl	8001dce <_write>
 801c670:	1c43      	adds	r3, r0, #1
 801c672:	d102      	bne.n	801c67a <_write_r+0x1e>
 801c674:	682b      	ldr	r3, [r5, #0]
 801c676:	b103      	cbz	r3, 801c67a <_write_r+0x1e>
 801c678:	6023      	str	r3, [r4, #0]
 801c67a:	bd38      	pop	{r3, r4, r5, pc}
 801c67c:	200111e4 	.word	0x200111e4

0801c680 <abort>:
 801c680:	b508      	push	{r3, lr}
 801c682:	2006      	movs	r0, #6
 801c684:	f000 f88e 	bl	801c7a4 <raise>
 801c688:	2001      	movs	r0, #1
 801c68a:	f7e5 fb79 	bl	8001d80 <_exit>
	...

0801c690 <_close_r>:
 801c690:	b538      	push	{r3, r4, r5, lr}
 801c692:	4d06      	ldr	r5, [pc, #24]	; (801c6ac <_close_r+0x1c>)
 801c694:	2300      	movs	r3, #0
 801c696:	4604      	mov	r4, r0
 801c698:	4608      	mov	r0, r1
 801c69a:	602b      	str	r3, [r5, #0]
 801c69c:	f7e5 fbb3 	bl	8001e06 <_close>
 801c6a0:	1c43      	adds	r3, r0, #1
 801c6a2:	d102      	bne.n	801c6aa <_close_r+0x1a>
 801c6a4:	682b      	ldr	r3, [r5, #0]
 801c6a6:	b103      	cbz	r3, 801c6aa <_close_r+0x1a>
 801c6a8:	6023      	str	r3, [r4, #0]
 801c6aa:	bd38      	pop	{r3, r4, r5, pc}
 801c6ac:	200111e4 	.word	0x200111e4

0801c6b0 <_fstat_r>:
 801c6b0:	b538      	push	{r3, r4, r5, lr}
 801c6b2:	4d07      	ldr	r5, [pc, #28]	; (801c6d0 <_fstat_r+0x20>)
 801c6b4:	2300      	movs	r3, #0
 801c6b6:	4604      	mov	r4, r0
 801c6b8:	4608      	mov	r0, r1
 801c6ba:	4611      	mov	r1, r2
 801c6bc:	602b      	str	r3, [r5, #0]
 801c6be:	f7e5 fbae 	bl	8001e1e <_fstat>
 801c6c2:	1c43      	adds	r3, r0, #1
 801c6c4:	d102      	bne.n	801c6cc <_fstat_r+0x1c>
 801c6c6:	682b      	ldr	r3, [r5, #0]
 801c6c8:	b103      	cbz	r3, 801c6cc <_fstat_r+0x1c>
 801c6ca:	6023      	str	r3, [r4, #0]
 801c6cc:	bd38      	pop	{r3, r4, r5, pc}
 801c6ce:	bf00      	nop
 801c6d0:	200111e4 	.word	0x200111e4

0801c6d4 <_isatty_r>:
 801c6d4:	b538      	push	{r3, r4, r5, lr}
 801c6d6:	4d06      	ldr	r5, [pc, #24]	; (801c6f0 <_isatty_r+0x1c>)
 801c6d8:	2300      	movs	r3, #0
 801c6da:	4604      	mov	r4, r0
 801c6dc:	4608      	mov	r0, r1
 801c6de:	602b      	str	r3, [r5, #0]
 801c6e0:	f7e5 fbad 	bl	8001e3e <_isatty>
 801c6e4:	1c43      	adds	r3, r0, #1
 801c6e6:	d102      	bne.n	801c6ee <_isatty_r+0x1a>
 801c6e8:	682b      	ldr	r3, [r5, #0]
 801c6ea:	b103      	cbz	r3, 801c6ee <_isatty_r+0x1a>
 801c6ec:	6023      	str	r3, [r4, #0]
 801c6ee:	bd38      	pop	{r3, r4, r5, pc}
 801c6f0:	200111e4 	.word	0x200111e4

0801c6f4 <_lseek_r>:
 801c6f4:	b538      	push	{r3, r4, r5, lr}
 801c6f6:	4d07      	ldr	r5, [pc, #28]	; (801c714 <_lseek_r+0x20>)
 801c6f8:	4604      	mov	r4, r0
 801c6fa:	4608      	mov	r0, r1
 801c6fc:	4611      	mov	r1, r2
 801c6fe:	2200      	movs	r2, #0
 801c700:	602a      	str	r2, [r5, #0]
 801c702:	461a      	mov	r2, r3
 801c704:	f7e5 fba6 	bl	8001e54 <_lseek>
 801c708:	1c43      	adds	r3, r0, #1
 801c70a:	d102      	bne.n	801c712 <_lseek_r+0x1e>
 801c70c:	682b      	ldr	r3, [r5, #0]
 801c70e:	b103      	cbz	r3, 801c712 <_lseek_r+0x1e>
 801c710:	6023      	str	r3, [r4, #0]
 801c712:	bd38      	pop	{r3, r4, r5, pc}
 801c714:	200111e4 	.word	0x200111e4

0801c718 <__malloc_lock>:
 801c718:	4801      	ldr	r0, [pc, #4]	; (801c720 <__malloc_lock+0x8>)
 801c71a:	f7ff bac5 	b.w	801bca8 <__retarget_lock_acquire_recursive>
 801c71e:	bf00      	nop
 801c720:	200111ec 	.word	0x200111ec

0801c724 <__malloc_unlock>:
 801c724:	4801      	ldr	r0, [pc, #4]	; (801c72c <__malloc_unlock+0x8>)
 801c726:	f7ff bac0 	b.w	801bcaa <__retarget_lock_release_recursive>
 801c72a:	bf00      	nop
 801c72c:	200111ec 	.word	0x200111ec

0801c730 <_read_r>:
 801c730:	b538      	push	{r3, r4, r5, lr}
 801c732:	4d07      	ldr	r5, [pc, #28]	; (801c750 <_read_r+0x20>)
 801c734:	4604      	mov	r4, r0
 801c736:	4608      	mov	r0, r1
 801c738:	4611      	mov	r1, r2
 801c73a:	2200      	movs	r2, #0
 801c73c:	602a      	str	r2, [r5, #0]
 801c73e:	461a      	mov	r2, r3
 801c740:	f7e5 fb28 	bl	8001d94 <_read>
 801c744:	1c43      	adds	r3, r0, #1
 801c746:	d102      	bne.n	801c74e <_read_r+0x1e>
 801c748:	682b      	ldr	r3, [r5, #0]
 801c74a:	b103      	cbz	r3, 801c74e <_read_r+0x1e>
 801c74c:	6023      	str	r3, [r4, #0]
 801c74e:	bd38      	pop	{r3, r4, r5, pc}
 801c750:	200111e4 	.word	0x200111e4

0801c754 <_raise_r>:
 801c754:	291f      	cmp	r1, #31
 801c756:	b538      	push	{r3, r4, r5, lr}
 801c758:	4604      	mov	r4, r0
 801c75a:	460d      	mov	r5, r1
 801c75c:	d904      	bls.n	801c768 <_raise_r+0x14>
 801c75e:	2316      	movs	r3, #22
 801c760:	6003      	str	r3, [r0, #0]
 801c762:	f04f 30ff 	mov.w	r0, #4294967295
 801c766:	bd38      	pop	{r3, r4, r5, pc}
 801c768:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801c76a:	b112      	cbz	r2, 801c772 <_raise_r+0x1e>
 801c76c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c770:	b94b      	cbnz	r3, 801c786 <_raise_r+0x32>
 801c772:	4620      	mov	r0, r4
 801c774:	f000 f830 	bl	801c7d8 <_getpid_r>
 801c778:	462a      	mov	r2, r5
 801c77a:	4601      	mov	r1, r0
 801c77c:	4620      	mov	r0, r4
 801c77e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c782:	f000 b817 	b.w	801c7b4 <_kill_r>
 801c786:	2b01      	cmp	r3, #1
 801c788:	d00a      	beq.n	801c7a0 <_raise_r+0x4c>
 801c78a:	1c59      	adds	r1, r3, #1
 801c78c:	d103      	bne.n	801c796 <_raise_r+0x42>
 801c78e:	2316      	movs	r3, #22
 801c790:	6003      	str	r3, [r0, #0]
 801c792:	2001      	movs	r0, #1
 801c794:	e7e7      	b.n	801c766 <_raise_r+0x12>
 801c796:	2400      	movs	r4, #0
 801c798:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c79c:	4628      	mov	r0, r5
 801c79e:	4798      	blx	r3
 801c7a0:	2000      	movs	r0, #0
 801c7a2:	e7e0      	b.n	801c766 <_raise_r+0x12>

0801c7a4 <raise>:
 801c7a4:	4b02      	ldr	r3, [pc, #8]	; (801c7b0 <raise+0xc>)
 801c7a6:	4601      	mov	r1, r0
 801c7a8:	6818      	ldr	r0, [r3, #0]
 801c7aa:	f7ff bfd3 	b.w	801c754 <_raise_r>
 801c7ae:	bf00      	nop
 801c7b0:	20000030 	.word	0x20000030

0801c7b4 <_kill_r>:
 801c7b4:	b538      	push	{r3, r4, r5, lr}
 801c7b6:	4d07      	ldr	r5, [pc, #28]	; (801c7d4 <_kill_r+0x20>)
 801c7b8:	2300      	movs	r3, #0
 801c7ba:	4604      	mov	r4, r0
 801c7bc:	4608      	mov	r0, r1
 801c7be:	4611      	mov	r1, r2
 801c7c0:	602b      	str	r3, [r5, #0]
 801c7c2:	f7e5 facb 	bl	8001d5c <_kill>
 801c7c6:	1c43      	adds	r3, r0, #1
 801c7c8:	d102      	bne.n	801c7d0 <_kill_r+0x1c>
 801c7ca:	682b      	ldr	r3, [r5, #0]
 801c7cc:	b103      	cbz	r3, 801c7d0 <_kill_r+0x1c>
 801c7ce:	6023      	str	r3, [r4, #0]
 801c7d0:	bd38      	pop	{r3, r4, r5, pc}
 801c7d2:	bf00      	nop
 801c7d4:	200111e4 	.word	0x200111e4

0801c7d8 <_getpid_r>:
 801c7d8:	f7e5 bab8 	b.w	8001d4c <_getpid>

0801c7dc <_init>:
 801c7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c7de:	bf00      	nop
 801c7e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c7e2:	bc08      	pop	{r3}
 801c7e4:	469e      	mov	lr, r3
 801c7e6:	4770      	bx	lr

0801c7e8 <_fini>:
 801c7e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c7ea:	bf00      	nop
 801c7ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c7ee:	bc08      	pop	{r3}
 801c7f0:	469e      	mov	lr, r3
 801c7f2:	4770      	bx	lr
