A51 MACRO ASSEMBLER  TIMER0                                                               01/29/2019 16:51:43 PAGE     1


MACRO ASSEMBLER A51 V8.02c
OBJECT MODULE PLACED IN .\Objects\timer0.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE Source\timer0.asm SET(SMALL) DEBUG PRINT(.\Listings\timer0.lst) OBJECT(
                      .\Objects\timer0.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     ; Demo Program - using timer interrupts.
                       2     ; Written for ADuC841 evaluation board, with UCD extras.
                       3     ; Brian Mulkeen, September 2016
                       4     
                       5     ; Include the ADuC841 SFR definitions
                       6     $nomod51 
                       7     ;$include (MOD841)
                +1     8     ;REV.  1.0   30 September 2003
                +1     9     ;ADuC841   Apps, Analog Devices Inc.
  0080          +1    10     P0       DATA  080H  ;PORT 0    
  0081          +1    11     SP       DATA  081H  ;STACK POINTER     
  0082          +1    12     DPL      DATA  082H  ;DATA POINTER - LOW BYTE
  0083          +1    13     DPH      DATA  083H  ;DATA POINTER - HIGH BYTE
  0084          +1    14     DPP      DATA  084H  ;DATA POINTER - PAGE BYTE
  0087          +1    15     PCON     DATA  087H  ;POWER CONTROL
  0088          +1    16     TCON     DATA  088H  ;TIMER CONTROL
  0089          +1    17     TMOD     DATA  089H  ;TIMER MODE
  008A          +1    18     TL0      DATA  08AH  ;TIMER 0 - LOW BYTE
  008B          +1    19     TL1      DATA  08BH  ;TIMER 1 - LOW BYTE
  008C          +1    20     TH0      DATA  08CH  ;TIMER 0 - HIGH BYTE
  008D          +1    21     TH1      DATA  08DH  ;TIMER 1 - HIGH BYTE
  0090          +1    22     P1       DATA  090H  ;PORT 1
  0091          +1    23     I2CADD1  DATA  091H  ;I2C ADDRESS REGISTER1
  0092          +1    24     I2CADD2  DATA  092H  ;I2C ADDRESS REGISTER2
  0093          +1    25     I2CADD3  DATA  093H  ;I2C ADDRESS REGISTER3
  0098          +1    26     SCON     DATA  098H  ;SERIAL PORT CONTROL
  0099          +1    27     SBUF     DATA  099H  ;SERIAL PORT BUFFER
  009A          +1    28     I2CDAT   DATA  09AH  ;I2C DATA REGISTER
  009B          +1    29     I2CADD   DATA  09BH  ;I2C ADDRESS REGISTER
  009E          +1    30     T3CON    DATA  09EH  ;TIMER 3 CONTROL
  009D          +1    31     T3FD     DATA  09DH  ;TIMER 3 FRACTIONAL DIVIDER
  00A0          +1    32     P2       DATA  0A0H  ;PORT 2
  00A1          +1    33     TIMECON  DATA  0A1H  ;TIC CONTROL
  00A2          +1    34     HTHSEC   DATA  0A2H  ;TIC - HTHSEC DATA
  00A3          +1    35     SEC      DATA  0A3H  ;TIC - SEC DATA
  00A4          +1    36     MIN      DATA  0A4H  ;TIC - MIN DATA
  00A5          +1    37     HOUR     DATA  0A5H  ;TIC - HOUR DATA
  00A6          +1    38     INTVAL   DATA  0A6H  ;TIC INTERVAL REGISTER
  00A7          +1    39     DPCON    DATA  0A7H  ;DUAL DATA POINTER CONTROL REGISTER
  00A8          +1    40     IE       DATA  0A8H  ;INTERRUPT ENABLE 1
  00A9          +1    41     IEIP2    DATA  0A9H  ;INTERRUPT ENABLE 2
  00AE          +1    42     PWMCON   DATA  0AEH  ;PWM CONTROL REGISTER
  00AF          +1    43     CFG841   DATA  0AFH  ;GENERAL FLASH/PWM CONTROL REGISTER
  00B0          +1    44     P3       DATA  0B0H  ;PORT 3
  00B1          +1    45     PWM0L    DATA  0B1H  ;PWM DATA REGISTER
  00B2          +1    46     PWM0H    DATA  0B2H  ;PWM DATA REGISTER
  00B3          +1    47     PWM1L    DATA  0B3H  ;PWM DATA REGISTER
  00B4          +1    48     PWM1H    DATA  0B4H  ;PWM DATA REGISTER
  00B7          +1    49     SPH      DATA  0B7H  ;EXTENDED STACK POINTER REGISTER
  00B8          +1    50     IP       DATA  0B8H  ;INTERRUPT PRIORITY
  00B9          +1    51     ECON     DATA  0B9H  ;FLASH EEPROM CONTROL
  00BC          +1    52     EDATA1   DATA  0BCH  ;FLASH EEPROM DATA1 
  00BD          +1    53     EDATA2   DATA  0BDH  ;FLASH EEPROM DATA2 
  00BE          +1    54     EDATA3   DATA  0BEH  ;FLASH EEPROM DATA3 
  00BF          +1    55     EDATA4   DATA  0BFH  ;FLASH EEPROM DATA4 
  00C0          +1    56     WDCON    DATA  0C0H  ;WATCHDOG TIMER CONTROL
  00C2          +1    57     CHIPID   DATA  0C2H  ;CHIPID REGISTER
A51 MACRO ASSEMBLER  TIMER0                                                               01/29/2019 16:51:43 PAGE     2

  00C6          +1    58     EADRL    DATA  0C6H  ;FLASH EEPROM PAGE ADDRESS - LOW BYTE
  00C7          +1    59     EADRH    DATA  0C7H  ;FLASH EEPROM PAGE ADDRESS - LOW BYTE
  00C8          +1    60     T2CON    DATA  0C8H  ;TIMER 2 CONTROL
  00CA          +1    61     RCAP2L   DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
  00CB          +1    62     RCAP2H   DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
  00CC          +1    63     TL2      DATA  0CCH  ;TIMER 2 - LOW BYTE
  00CD          +1    64     TH2      DATA  0CDH  ;TIMER 2 - HIGH BYTE
  00D0          +1    65     PSW      DATA  0D0H  ;PROGRAM STATUS WORD
  00D2          +1    66     DMAL     DATA  0D2H  ;DMA ADDRESS LOW BYTE
  00D3          +1    67     DMAH     DATA  0D3H  ;DMA ADDRESS HIGH BYTE
  00D4          +1    68     DMAP     DATA  0D4H  ;DMA ADDRESS PAGE BYTE
  00D7          +1    69     PLLCON   DATA  0D7H  ;PLL CONTROL
  00D8          +1    70     ADCCON2  DATA  0D8H  ;ADC CONTROL
  00D9          +1    71     ADCDATAL DATA  0D9H  ;ADC DATA LOW BYTE
  00DA          +1    72     ADCDATAH DATA  0DAH  ;ADC DATA HIGH BYTE
  00DF          +1    73     PSMCON   DATA  0DFH  ;POWER SUPPLY MONITOR
  00E0          +1    74     ACC      DATA  0E0H  ;ACCUMULATOR
  00E8          +1    75     DCON     DATA  0E8H  ;D1 AND D0 CONTROL
  00E8          +1    76     I2CCON   DATA  0E8H  ;I2C CONTROL
  00EF          +1    77     ADCCON1  DATA  0EFH  ;ADC CONTROL
  00F0          +1    78     B        DATA  0F0H  ;MULTIPLICATION REGISTER
  00F1          +1    79     ADCOFSL  DATA  0F1H  ;ADC OFFSET LOW BYTE
  00F2          +1    80     ADCOFSH  DATA  0F2H  ;ADC OFFSET HIGH BYTE
  00F3          +1    81     ADCGAINL DATA  0F3H  ;ADC GAIN LOW BYTE
  00F4          +1    82     ADCGAINH DATA  0F4H  ;ADC GAIN HIGH BYTE
  00F5          +1    83     ADCCON3  DATA  0F5H  ;ADC CONTROL
  00F7          +1    84     SPIDAT   DATA  0F7H  ;SPI DATA REGISTER
  00F8          +1    85     SPICON   DATA  0F8H  ;SPI CONTROL REGISTER
  00F9          +1    86     DAC0L    DATA  0F9H  ;DAC0 LOW BYTE
  00FA          +1    87     DAC0H    DATA  0FAH  ;DAC0 HIGH BYTE
  00FB          +1    88     DAC1L    DATA  0FBH  ;DAC1 LOW BYTE
  00FC          +1    89     DAC1H    DATA  0FCH  ;DAC1 HIGH BYTE
  00FD          +1    90     DACCON   DATA  0FDH  ;DAC CONTROL REGISTER
  0088          +1    91     IT0      BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
  0089          +1    92     IE0      BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
  008A          +1    93     IT1      BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
  008B          +1    94     IE1      BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
  008C          +1    95     TR0      BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
  008D          +1    96     TF0      BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
  008E          +1    97     TR1      BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
  008F          +1    98     TF1      BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
  0090          +1    99     T2       BIT   090H  ;P1.0 - TIMER 2 TRIGGER INPUT
  0091          +1   100     T2EX     BIT   091H  ;P1.1 - TIMER 2 COUNT INPUT
  0098          +1   101     RI       BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
  0099          +1   102     TI       BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
  009A          +1   103     RB8      BIT   09AH  ;SCON.2 - RECEIVE BIT 8
  009B          +1   104     TB8      BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
  009C          +1   105     REN      BIT   09CH  ;SCON.4 - RECEIVE ENABLE
  009D          +1   106     SM2      BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
  009E          +1   107     SM1      BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
  009F          +1   108     SM0      BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
  00A8          +1   109     EX0      BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
  00A9          +1   110     ET0      BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
  00AA          +1   111     EX1      BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
  00AB          +1   112     ET1      BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
  00AC          +1   113     ES       BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
  00AD          +1   114     ET2      BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
  00AE          +1   115     EADC     BIT   0AEH  ;IE.6 - ENABLE ADC INTURRUPT
  00AF          +1   116     EA       BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
  00B0          +1   117     RXD      BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
  00B1          +1   118     TXD      BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
  00B2          +1   119     INT0     BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
  00B3          +1   120     INT1     BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
  00B4          +1   121     T0       BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
  00B5          +1   122     T1       BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
  00B6          +1   123     WR       BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
A51 MACRO ASSEMBLER  TIMER0                                                               01/29/2019 16:51:43 PAGE     3

  00B7          +1   124     RD       BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
  00B8          +1   125     PX0      BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
  00B9          +1   126     PT0      BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
  00BA          +1   127     PX1      BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
  00BB          +1   128     PT1      BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
  00BC          +1   129     PS       BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
  00BD          +1   130     PT2      BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
  00BE          +1   131     PADC     BIT   0BEH  ;IP.6 - ADC PRIORITY
  00BF          +1   132     PSI      BIT   0BFH  ;IP.7 - SPI OR 2-WIRE SERIAL INTERFACE PRIORITY
  00C0          +1   133     WDWR     BIT   0C0H  ;WDCON.0 - WATCHDOG WRITE ENABLE
  00C1          +1   134     WDE      BIT   0C1H  ;WDCON.1 - WATCHDOG ENABLE
  00C2          +1   135     WDS      BIT   0C2H  ;WDCON.2 - WATCHDOG STATUS BIT
  00C3          +1   136     WDIR     BIT   0C3H  ;WDCON.3 - WATCHDOG INTERRUPT RESPONSE ENABLE BIT
  00C4          +1   137     PRE0     BIT   0C4H  ;WDCON.4 - WATCHDOG TIMEOUT SELECTION BIT0
  00C5          +1   138     PRE1     BIT   0C5H  ;WDCON.5 - WATCHDOG TIMEOUT SELECTION BIT1
  00C6          +1   139     PRE2     BIT   0C6H  ;WDCON.6 - WATCHDOG TIMEOUT SELECTION BIT2
  00C7          +1   140     PRE3     BIT   0C7H  ;WDCON.7 - WATCHDOG TIMEOUT SELECTION BIT3
  00C8          +1   141     CAP2     BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
  00C9          +1   142     CNT2     BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
  00CA          +1   143     TR2      BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
  00CB          +1   144     EXEN2    BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
  00CC          +1   145     TCLK     BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
  00CD          +1   146     RCLK     BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
  00CE          +1   147     EXF2     BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
  00CF          +1   148     TF2      BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
  00D0          +1   149     P        BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
  00D1          +1   150     F1       BIT   0D1H  ;PSW.1 - FLAG 0
  00D2          +1   151     OV       BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
  00D3          +1   152     RS0      BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
  00D4          +1   153     RS1      BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
  00D5          +1   154     F0       BIT   0D5H  ;PSW.5 - FLAG 0
  00D6          +1   155     AC       BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
  00D7          +1   156     CY       BIT   0D7H  ;PSW.7 - CARRY FLAG
  00D8          +1   157     CS0      BIT   0D8H  ;ADCCON2.0 - ADC INPUT CHANNEL SELECT BIT0
  00D9          +1   158     CS1      BIT   0D9H  ;ADCCON2.1 - ADC INPUT CHANNEL SELECT BIT1
  00DA          +1   159     CS2      BIT   0DAH  ;ADCCON2.2 - ADC INPUT CHANNEL SELECT BIT2
  00DB          +1   160     CS3      BIT   0DBH  ;ADCCON2.3 - ADC INPUT CHANNEL SELECT BIT3
  00DC          +1   161     SCONV    BIT   0DCH  ;ADCCON2.4 - SINGLE CONVERSION ENABLE
  00DD          +1   162     CCONV    BIT   0DDH  ;ADCCON2.5 - CONTINUOUS CONVERSION ENABLE
  00DE          +1   163     DMA      BIT   0DEH  ;ADCCON2.6 - DMA MODE ENABLE
  00DF          +1   164     ADCI     BIT   0DFH  ;ADCCON2.7 - ADC INTURRUPT FLAG
  00E8          +1   165     I2CI     BIT   0E8H  ;I2CCON.0 - I2C INTURRUPT FLAG
  00E9          +1   166     I2CTX    BIT   0E9H  ;I2CCON.1 - I2C TRANSMIT SELECT
  00EA          +1   167     I2CRS    BIT   0EAH  ;I2CCON.2 - I2C RESET
  00EB          +1   168     I2CM     BIT   0EBH  ;I2CCON.3 - I2C MASTER MODE SELECT
  00EC          +1   169     MDI      BIT   0ECH  ;I2CCON.4 - I2C MASTER MODE SDATA INPUT
  00EC          +1   170     I2CID0   BIT   0ECH  ;I2CCON.4 - I2C SLAVE MODE INTERRUPT DECODE
  00ED          +1   171     MCO      BIT   0EDH  ;I2CCON.5 - I2C MASTER MODE SCLOCK OUTPUT
  00ED          +1   172     I2CID1   BIT   0EDH  ;I2CCON.5 - I2C SLAVE MODE INTERRUPT DECODE
  00EE          +1   173     MDE      BIT   0EEH  ;I2CCON.6 - I2C MASTER MODE SDATA ENABLE
  00EE          +1   174     I2CGC    BIT   0EEH  ;I2CCON.6 - I2C SLAVE MODE GENERAL CALL STATUS BIT
  00EF          +1   175     MDO      BIT   0EFH  ;I2CCON.7 - I2C MASTER MODE SDATA OUTPUT
  00EF          +1   176     I2CSI    BIT   0EFH  ;I2CCON.7 - I2C SLAVE  MODE STOP INTERRUPT ENABLE 
  00F8          +1   177     SPR0     BIT   0F8H  ;SPICON.0 - SPI BITRATE SELECT BIT0
  00F9          +1   178     SPR1     BIT   0F9H  ;SPICON.1 - SPI BITRATE SELECT BIT1
  00FA          +1   179     CPHA     BIT   0FAH  ;SPICON.2 - SPI CLOCK PHASE SELECT
  00FB          +1   180     CPOL     BIT   0FBH  ;SPICON.3 - SPI CLOCK POLARITY SELECT
  00FC          +1   181     SPIM     BIT   0FCH  ;SPICON.4 - SPI MASTER/SLAVE MODE SELECT
  00FD          +1   182     SPE      BIT   0FDH  ;SPICON.5 - SPI INTERFACE ENABLE
  00FE          +1   183     WCOL     BIT   0FEH  ;SPICON.6 - SPI WRITE COLLISION ERROR FLAG
  00FF          +1   184     ISPI     BIT   0FFH  ;SPICON.7 - SPI END OF TRANSFER FLAG
                     185     
                     186     
  00B4               187     LED     EQU     P3.4      ; P3.4 is red LED on eval board
                     188             
----                 189     CSEG
A51 MACRO ASSEMBLER  TIMER0                                                               01/29/2019 16:51:43 PAGE     4

0000                 190                     ORG             0000h           ; set origin at start of code segment
0000 807E            191                     JMP             MAIN            ; jump to main program
                     192     
002B                 193                     ORG             002Bh           ; timer 2 interrupt address
002B 8074            194                     JMP             T2ISR           ; jump to interrupt handler
                     195      
0060                 196                     ORG             0060h           ; set origin above interrupt addresses  
                     197     
0060 2800            198     MYTABLE:        DW              10240, 37888, 51712, 58624, 62080, 62771, 63023, 63324, 635
                             61, 63693, 63910, 64081, 64219, 64279, 64384, 64430
0062 9400                    
0064 CA00                    
0066 E500                    
0068 F280                    
006A F533                    
006C F62F                    
006E F75C                    
0070 F849                    
0072 F8CD                    
0074 F9A6                    
0076 FA51                    
0078 FADB                    
007A FB17                    
007C FB80                    
007E FBAE                    
                     199     
                     200     ; Define frequency LUT
                     201     
0080                 202     MAIN:   
                     203     ; ------ Setup part - happens once only ----------------------------
0080 75C804          204                     MOV     T2CON, #04h     ; timer 2 in timer mode only
                     205                     ;SETB TR2                       ; enable timer 2
0083 75A8B0          206                     MOV             IE, #0b0h       ; enable timer 2 interrupt
                     207     
                     208     ; ------ Loop forever (in this example, doing nothing) -------------
0086 B2B4            209     LOOP:   CPL   LED       ; change state of red LED
0088 E5A0            210                     MOV       A, P2         ; check ports
                     211                     
                     212                     ; set the frequency
008A 540F            213                     ANL   A, #0fh   ; only lower four bits
008C 23              214                     RL        A                     ; multiply by 2
008D 900060          215                     MOV   DPTR, #0060h; move the FREQ memory address to DPTR
0090 F8              216                     MOV   R0, A             ; copy offset to R0
0091 93              217                     MOVC  A, @A+DPTR; get higher byte
0092 F5CB            218                     MOV   RCAP2H, A ; move higher byte to timer high reload
0094 E8              219                     MOV   A, R0             ; reload the offset
0095 04              220                     INC   A                 ; get the lower byte offset
0096 93              221                     MOVC  A, @A+DPTR; get lower byte
0097 F5CA            222                     MOV   RCAP2L, A ; move lower byte to timer low reload
                     223                     
                     224                     ; set interrupt enable
0099 A2A4            225                     MOV   C, P2.4   ; load interrupt enable switch
009B 92AF            226                     MOV       IE.7, C       ; switch the interrupt
                     227     
009D 11A6            228                     CALL  DELAY     ; call software delay routine
009F 80E5            229                     JMP             LOOP    ; check switches and delay
                     230                     
                     231                     
                     232     ; ------ Interrupt service routine ---------------------------------    
00A1                 233     T2ISR:          ; timer 0 overflow interrupt service routine
00A1 B2B6            234                     CPL             P3.6            ; flip bit to generate output
00A3 C2CF            235                     CLR     TF2                     ; clear interrupt flag
00A5 32              236                     RETI                            ; return from interrupt
                     237     ;____________________________________________________________________
                     238                                                             ; SUBROUTINES
00A6                 239     DELAY:    ; delay for time A x 10 ms.  A is not changed. 
A51 MACRO ASSEMBLER  TIMER0                                                               01/29/2019 16:51:43 PAGE     5

00A6 FD              240                             MOV       R5, A                 ; set number of repetitions for out
                             er loop
00A7 7F90            241     DLY2:           MOV   R7, #144          ; middle loop repeats 144 times         
00A9 7EFF            242     DLY1:           MOV   R6, #255          ; inner loop repeats 255 times      
00AB DEFE            243                     DJNZ  R6, $                     ; inner loop 255 x 3 cycles = 765 cycles   
                                      
00AD DFFA            244                     DJNZ  R7, DLY1          ; + 5 to reload, x 144 = 110880 cycles
00AF DDF6            245                             DJNZ  R5, DLY2          ; + 5 to reload = 110885 cycles = 10.0264 m
                             s
00B1 22              246                     RET
                     247                     
                     248     END
A51 MACRO ASSEMBLER  TIMER0                                                               01/29/2019 16:51:43 PAGE     6

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
ADCCON1. . . . . .  D ADDR   00EFH   A   
ADCCON2. . . . . .  D ADDR   00D8H   A   
ADCCON3. . . . . .  D ADDR   00F5H   A   
ADCDATAH . . . . .  D ADDR   00DAH   A   
ADCDATAL . . . . .  D ADDR   00D9H   A   
ADCGAINH . . . . .  D ADDR   00F4H   A   
ADCGAINL . . . . .  D ADDR   00F3H   A   
ADCI . . . . . . .  B ADDR   00D8H.7 A   
ADCOFSH. . . . . .  D ADDR   00F2H   A   
ADCOFSL. . . . . .  D ADDR   00F1H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
CAP2 . . . . . . .  B ADDR   00C8H.0 A   
CCONV. . . . . . .  B ADDR   00D8H.5 A   
CFG841 . . . . . .  D ADDR   00AFH   A   
CHIPID . . . . . .  D ADDR   00C2H   A   
CNT2 . . . . . . .  B ADDR   00C8H.1 A   
CPHA . . . . . . .  B ADDR   00F8H.2 A   
CPOL . . . . . . .  B ADDR   00F8H.3 A   
CS0. . . . . . . .  B ADDR   00D8H.0 A   
CS1. . . . . . . .  B ADDR   00D8H.1 A   
CS2. . . . . . . .  B ADDR   00D8H.2 A   
CS3. . . . . . . .  B ADDR   00D8H.3 A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
DAC0H. . . . . . .  D ADDR   00FAH   A   
DAC0L. . . . . . .  D ADDR   00F9H   A   
DAC1H. . . . . . .  D ADDR   00FCH   A   
DAC1L. . . . . . .  D ADDR   00FBH   A   
DACCON . . . . . .  D ADDR   00FDH   A   
DCON . . . . . . .  D ADDR   00E8H   A   
DELAY. . . . . . .  C ADDR   00A6H   A   
DLY1 . . . . . . .  C ADDR   00A9H   A   
DLY2 . . . . . . .  C ADDR   00A7H   A   
DMA. . . . . . . .  B ADDR   00D8H.6 A   
DMAH . . . . . . .  D ADDR   00D3H   A   
DMAL . . . . . . .  D ADDR   00D2H   A   
DMAP . . . . . . .  D ADDR   00D4H   A   
DPCON. . . . . . .  D ADDR   00A7H   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
DPP. . . . . . . .  D ADDR   0084H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EADC . . . . . . .  B ADDR   00A8H.6 A   
EADRH. . . . . . .  D ADDR   00C7H   A   
EADRL. . . . . . .  D ADDR   00C6H   A   
ECON . . . . . . .  D ADDR   00B9H   A   
EDATA1 . . . . . .  D ADDR   00BCH   A   
EDATA2 . . . . . .  D ADDR   00BDH   A   
EDATA3 . . . . . .  D ADDR   00BEH   A   
EDATA4 . . . . . .  D ADDR   00BFH   A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
EXF2 . . . . . . .  B ADDR   00C8H.6 A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
A51 MACRO ASSEMBLER  TIMER0                                                               01/29/2019 16:51:43 PAGE     7

F1 . . . . . . . .  B ADDR   00D0H.1 A   
HOUR . . . . . . .  D ADDR   00A5H   A   
HTHSEC . . . . . .  D ADDR   00A2H   A   
I2CADD . . . . . .  D ADDR   009BH   A   
I2CADD1. . . . . .  D ADDR   0091H   A   
I2CADD2. . . . . .  D ADDR   0092H   A   
I2CADD3. . . . . .  D ADDR   0093H   A   
I2CCON . . . . . .  D ADDR   00E8H   A   
I2CDAT . . . . . .  D ADDR   009AH   A   
I2CGC. . . . . . .  B ADDR   00E8H.6 A   
I2CI . . . . . . .  B ADDR   00E8H.0 A   
I2CID0 . . . . . .  B ADDR   00E8H.4 A   
I2CID1 . . . . . .  B ADDR   00E8H.5 A   
I2CM . . . . . . .  B ADDR   00E8H.3 A   
I2CRS. . . . . . .  B ADDR   00E8H.2 A   
I2CSI. . . . . . .  B ADDR   00E8H.7 A   
I2CTX. . . . . . .  B ADDR   00E8H.1 A   
IE . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
IEIP2. . . . . . .  D ADDR   00A9H   A   
INT0 . . . . . . .  B ADDR   00B0H.2 A   
INT1 . . . . . . .  B ADDR   00B0H.3 A   
INTVAL . . . . . .  D ADDR   00A6H   A   
IP . . . . . . . .  D ADDR   00B8H   A   
ISPI . . . . . . .  B ADDR   00F8H.7 A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
LED. . . . . . . .  B ADDR   00B0H.4 A   
LOOP . . . . . . .  C ADDR   0086H   A   
MAIN . . . . . . .  C ADDR   0080H   A   
MCO. . . . . . . .  B ADDR   00E8H.5 A   
MDE. . . . . . . .  B ADDR   00E8H.6 A   
MDI. . . . . . . .  B ADDR   00E8H.4 A   
MDO. . . . . . . .  B ADDR   00E8H.7 A   
MIN. . . . . . . .  D ADDR   00A4H   A   
MYTABLE. . . . . .  C ADDR   0060H   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P1 . . . . . . . .  D ADDR   0090H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P3 . . . . . . . .  D ADDR   00B0H   A   
PADC . . . . . . .  B ADDR   00B8H.6 A   
PCON . . . . . . .  D ADDR   0087H   A   
PLLCON . . . . . .  D ADDR   00D7H   A   
PRE0 . . . . . . .  B ADDR   00C0H.4 A   
PRE1 . . . . . . .  B ADDR   00C0H.5 A   
PRE2 . . . . . . .  B ADDR   00C0H.6 A   
PRE3 . . . . . . .  B ADDR   00C0H.7 A   
PS . . . . . . . .  B ADDR   00B8H.4 A   
PSI. . . . . . . .  B ADDR   00B8H.7 A   
PSMCON . . . . . .  D ADDR   00DFH   A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . .  B ADDR   00B8H.5 A   
PWM0H. . . . . . .  D ADDR   00B2H   A   
PWM0L. . . . . . .  D ADDR   00B1H   A   
PWM1H. . . . . . .  D ADDR   00B4H   A   
PWM1L. . . . . . .  D ADDR   00B3H   A   
PWMCON . . . . . .  D ADDR   00AEH   A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
A51 MACRO ASSEMBLER  TIMER0                                                               01/29/2019 16:51:43 PAGE     8

RCAP2L . . . . . .  D ADDR   00CAH   A   
RCLK . . . . . . .  B ADDR   00C8H.5 A   
RD . . . . . . . .  B ADDR   00B0H.7 A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RXD. . . . . . . .  B ADDR   00B0H.0 A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . .  D ADDR   0098H   A   
SCONV. . . . . . .  B ADDR   00D8H.4 A   
SEC. . . . . . . .  D ADDR   00A3H   A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . .  D ADDR   0081H   A   
SPE. . . . . . . .  B ADDR   00F8H.5 A   
SPH. . . . . . . .  D ADDR   00B7H   A   
SPICON . . . . . .  D ADDR   00F8H   A   
SPIDAT . . . . . .  D ADDR   00F7H   A   
SPIM . . . . . . .  B ADDR   00F8H.4 A   
SPR0 . . . . . . .  B ADDR   00F8H.0 A   
SPR1 . . . . . . .  B ADDR   00F8H.1 A   
T0 . . . . . . . .  B ADDR   00B0H.4 A   
T1 . . . . . . . .  B ADDR   00B0H.5 A   
T2 . . . . . . . .  B ADDR   0090H.0 A   
T2CON. . . . . . .  D ADDR   00C8H   A   
T2EX . . . . . . .  B ADDR   0090H.1 A   
T2ISR. . . . . . .  C ADDR   00A1H   A   
T3CON. . . . . . .  D ADDR   009EH   A   
T3FD . . . . . . .  D ADDR   009DH   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TIMECON. . . . . .  D ADDR   00A1H   A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TXD. . . . . . . .  B ADDR   00B0H.1 A   
WCOL . . . . . . .  B ADDR   00F8H.6 A   
WDCON. . . . . . .  D ADDR   00C0H   A   
WDE. . . . . . . .  B ADDR   00C0H.1 A   
WDIR . . . . . . .  B ADDR   00C0H.3 A   
WDS. . . . . . . .  B ADDR   00C0H.2 A   
WDWR . . . . . . .  B ADDR   00C0H.0 A   
WR . . . . . . . .  B ADDR   00B0H.6 A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
