Simulator report for Nixie_Display
Sat Nov 19 22:30:39 2022
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 182 nodes    ;
; Simulation Coverage         ;      13.19 % ;
; Total Number of Transitions ; 650          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                           ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                        ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                              ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                               ;               ;
; Vector input source                                                                        ; H:/code/digital-electronic-technology/lab/experiment_5_class_pro/sim/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                ; On            ;
; Check outputs                                                                              ; Off                                                                               ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                               ; Off           ;
; Detect glitches                                                                            ; Off                                                                               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                               ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                               ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                               ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                              ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      13.19 % ;
; Total nodes checked                                 ; 182          ;
; Total output ports checked                          ; 182          ;
; Total output ports with complete 1/0-value coverage ; 24           ;
; Total output ports with no 1/0-value coverage       ; 157          ;
; Total output ports with no 1-value coverage         ; 157          ;
; Total output ports with no 0-value coverage         ; 158          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                ;
+------------------------------------+------------------------------------+------------------+
; Node Name                          ; Output Port Name                   ; Output Port Type ;
+------------------------------------+------------------------------------+------------------+
; |Nixie_Display|cp                  ; |Nixie_Display|cp                  ; out              ;
; |Nixie_Display|Divider:U1|count[4] ; |Nixie_Display|Divider:U1|count[4] ; regout           ;
; |Nixie_Display|Divider:U1|count[3] ; |Nixie_Display|Divider:U1|count[3] ; regout           ;
; |Nixie_Display|Divider:U1|count[2] ; |Nixie_Display|Divider:U1|count[2] ; regout           ;
; |Nixie_Display|Divider:U1|count[1] ; |Nixie_Display|Divider:U1|count[1] ; regout           ;
; |Nixie_Display|Divider:U1|count[0] ; |Nixie_Display|Divider:U1|count[0] ; regout           ;
; |Nixie_Display|Divider:U1|count~10 ; |Nixie_Display|Divider:U1|count~10 ; out              ;
; |Nixie_Display|Divider:U1|count~11 ; |Nixie_Display|Divider:U1|count~11 ; out              ;
; |Nixie_Display|Divider:U1|count~12 ; |Nixie_Display|Divider:U1|count~12 ; out              ;
; |Nixie_Display|Divider:U1|count~13 ; |Nixie_Display|Divider:U1|count~13 ; out              ;
; |Nixie_Display|Divider:U1|count~14 ; |Nixie_Display|Divider:U1|count~14 ; out              ;
; |Nixie_Display|Divider:U1|count~15 ; |Nixie_Display|Divider:U1|count~15 ; out              ;
; |Nixie_Display|Divider:U1|count~16 ; |Nixie_Display|Divider:U1|count~16 ; out              ;
; |Nixie_Display|Divider:U1|Add0~0   ; |Nixie_Display|Divider:U1|Add0~0   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~1   ; |Nixie_Display|Divider:U1|Add0~1   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~2   ; |Nixie_Display|Divider:U1|Add0~2   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~3   ; |Nixie_Display|Divider:U1|Add0~3   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~4   ; |Nixie_Display|Divider:U1|Add0~4   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~5   ; |Nixie_Display|Divider:U1|Add0~5   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~6   ; |Nixie_Display|Divider:U1|Add0~6   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~7   ; |Nixie_Display|Divider:U1|Add0~7   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~8   ; |Nixie_Display|Divider:U1|Add0~8   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~9   ; |Nixie_Display|Divider:U1|Add0~9   ; out0             ;
; |Nixie_Display|Divider:U1|Add0~10  ; |Nixie_Display|Divider:U1|Add0~10  ; out0             ;
+------------------------------------+------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                 ;
+-------------------------------------------+-------------------------------------------+------------------+
; Node Name                                 ; Output Port Name                          ; Output Port Type ;
+-------------------------------------------+-------------------------------------------+------------------+
; |Nixie_Display|LED_bit[0]                 ; |Nixie_Display|LED_bit[0]                 ; pin_out          ;
; |Nixie_Display|LED_bit[1]                 ; |Nixie_Display|LED_bit[1]                 ; pin_out          ;
; |Nixie_Display|LED_bit[2]                 ; |Nixie_Display|LED_bit[2]                 ; pin_out          ;
; |Nixie_Display|LED_bit[3]                 ; |Nixie_Display|LED_bit[3]                 ; pin_out          ;
; |Nixie_Display|LED_bit[4]                 ; |Nixie_Display|LED_bit[4]                 ; pin_out          ;
; |Nixie_Display|LED_bit[5]                 ; |Nixie_Display|LED_bit[5]                 ; pin_out          ;
; |Nixie_Display|LED_bit[6]                 ; |Nixie_Display|LED_bit[6]                 ; pin_out          ;
; |Nixie_Display|LED_bit[7]                 ; |Nixie_Display|LED_bit[7]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[0]                 ; |Nixie_Display|LED_SEG[0]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[1]                 ; |Nixie_Display|LED_SEG[1]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[2]                 ; |Nixie_Display|LED_SEG[2]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[3]                 ; |Nixie_Display|LED_SEG[3]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[4]                 ; |Nixie_Display|LED_SEG[4]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[5]                 ; |Nixie_Display|LED_SEG[5]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[6]                 ; |Nixie_Display|LED_SEG[6]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[7]                 ; |Nixie_Display|LED_SEG[7]                 ; pin_out          ;
; |Nixie_Display|BCD_7_SEG:U5|WideOr0       ; |Nixie_Display|BCD_7_SEG:U5|WideOr0       ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|WideOr1       ; |Nixie_Display|BCD_7_SEG:U5|WideOr1       ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|WideOr2       ; |Nixie_Display|BCD_7_SEG:U5|WideOr2       ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|WideOr3       ; |Nixie_Display|BCD_7_SEG:U5|WideOr3       ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|SEG[1]        ; |Nixie_Display|BCD_7_SEG:U5|SEG[1]        ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|SEG[0]        ; |Nixie_Display|BCD_7_SEG:U5|SEG[0]        ; out0             ;
; |Nixie_Display|Selector_8_1:U4|WideOr0    ; |Nixie_Display|Selector_8_1:U4|WideOr0    ; out0             ;
; |Nixie_Display|Selector_8_1:U4|N~0        ; |Nixie_Display|Selector_8_1:U4|N~0        ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~0      ; |Nixie_Display|Decoder_3_8:U3|comb~0      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~0   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~0   ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~1      ; |Nixie_Display|Decoder_3_8:U3|comb~1      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~1   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~1   ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[0]     ; |Nixie_Display|Decoder_3_8:U3|Pout[0]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~2   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~2   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~3   ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~3   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~4   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~4   ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~2      ; |Nixie_Display|Decoder_3_8:U3|comb~2      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~5   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~5   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~6   ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~6   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~7   ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~7   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[1]     ; |Nixie_Display|Decoder_3_8:U3|Pout[1]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~8   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~8   ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~9   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~9   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~10  ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~10  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~11  ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~11  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]~12  ; |Nixie_Display|Decoder_3_8:U3|Pout[4]~12  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~3      ; |Nixie_Display|Decoder_3_8:U3|comb~3      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~13  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~13  ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[2]     ; |Nixie_Display|Decoder_3_8:U3|Pout[2]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~14  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~14  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~15  ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~15  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~16  ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~16  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]~17  ; |Nixie_Display|Decoder_3_8:U3|Pout[4]~17  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[3]~18  ; |Nixie_Display|Decoder_3_8:U3|Pout[3]~18  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~19  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~19  ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~4      ; |Nixie_Display|Decoder_3_8:U3|comb~4      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~20  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~20  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~21  ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~21  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~22  ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~22  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]~23  ; |Nixie_Display|Decoder_3_8:U3|Pout[4]~23  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[3]~24  ; |Nixie_Display|Decoder_3_8:U3|Pout[3]~24  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[2]~25  ; |Nixie_Display|Decoder_3_8:U3|Pout[2]~25  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[3]     ; |Nixie_Display|Decoder_3_8:U3|Pout[3]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~26  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~26  ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~27  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~27  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~28  ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~28  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~29  ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~29  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]~30  ; |Nixie_Display|Decoder_3_8:U3|Pout[4]~30  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[3]~31  ; |Nixie_Display|Decoder_3_8:U3|Pout[3]~31  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[2]~32  ; |Nixie_Display|Decoder_3_8:U3|Pout[2]~32  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[1]~33  ; |Nixie_Display|Decoder_3_8:U3|Pout[1]~33  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~5      ; |Nixie_Display|Decoder_3_8:U3|comb~5      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]     ; |Nixie_Display|Decoder_3_8:U3|Pout[4]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~6      ; |Nixie_Display|Decoder_3_8:U3|comb~6      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~7      ; |Nixie_Display|Decoder_3_8:U3|comb~7      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~8      ; |Nixie_Display|Decoder_3_8:U3|comb~8      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~9      ; |Nixie_Display|Decoder_3_8:U3|comb~9      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~10     ; |Nixie_Display|Decoder_3_8:U3|comb~10     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~11     ; |Nixie_Display|Decoder_3_8:U3|comb~11     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~12     ; |Nixie_Display|Decoder_3_8:U3|comb~12     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~13     ; |Nixie_Display|Decoder_3_8:U3|comb~13     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]     ; |Nixie_Display|Decoder_3_8:U3|Pout[5]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~14     ; |Nixie_Display|Decoder_3_8:U3|comb~14     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]     ; |Nixie_Display|Decoder_3_8:U3|Pout[6]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~15     ; |Nixie_Display|Decoder_3_8:U3|comb~15     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]     ; |Nixie_Display|Decoder_3_8:U3|Pout[7]     ; out              ;
; |Nixie_Display|Count_8:U2|cnt[2]          ; |Nixie_Display|Count_8:U2|cnt[2]          ; regout           ;
; |Nixie_Display|Count_8:U2|cnt[1]          ; |Nixie_Display|Count_8:U2|cnt[1]          ; regout           ;
; |Nixie_Display|Count_8:U2|cnt[0]          ; |Nixie_Display|Count_8:U2|cnt[0]          ; regout           ;
; |Nixie_Display|Count_8:U2|cnt~0           ; |Nixie_Display|Count_8:U2|cnt~0           ; out              ;
; |Nixie_Display|Count_8:U2|cnt~1           ; |Nixie_Display|Count_8:U2|cnt~1           ; out              ;
; |Nixie_Display|Count_8:U2|cnt~2           ; |Nixie_Display|Count_8:U2|cnt~2           ; out              ;
; |Nixie_Display|Divider:U1|fout            ; |Nixie_Display|Divider:U1|fout            ; regout           ;
; |Nixie_Display|Divider:U1|count~0         ; |Nixie_Display|Divider:U1|count~0         ; out              ;
; |Nixie_Display|Divider:U1|count~1         ; |Nixie_Display|Divider:U1|count~1         ; out              ;
; |Nixie_Display|Divider:U1|count~2         ; |Nixie_Display|Divider:U1|count~2         ; out              ;
; |Nixie_Display|Divider:U1|count~3         ; |Nixie_Display|Divider:U1|count~3         ; out              ;
; |Nixie_Display|Divider:U1|count~4         ; |Nixie_Display|Divider:U1|count~4         ; out              ;
; |Nixie_Display|Divider:U1|count~5         ; |Nixie_Display|Divider:U1|count~5         ; out              ;
; |Nixie_Display|Divider:U1|count~6         ; |Nixie_Display|Divider:U1|count~6         ; out              ;
; |Nixie_Display|Divider:U1|count~7         ; |Nixie_Display|Divider:U1|count~7         ; out              ;
; |Nixie_Display|Divider:U1|count~8         ; |Nixie_Display|Divider:U1|count~8         ; out              ;
; |Nixie_Display|Divider:U1|count~9         ; |Nixie_Display|Divider:U1|count~9         ; out              ;
; |Nixie_Display|Divider:U1|count[6]        ; |Nixie_Display|Divider:U1|count[6]        ; regout           ;
; |Nixie_Display|Divider:U1|count[7]        ; |Nixie_Display|Divider:U1|count[7]        ; regout           ;
; |Nixie_Display|Divider:U1|count[8]        ; |Nixie_Display|Divider:U1|count[8]        ; regout           ;
; |Nixie_Display|Divider:U1|count[9]        ; |Nixie_Display|Divider:U1|count[9]        ; regout           ;
; |Nixie_Display|Divider:U1|count[10]       ; |Nixie_Display|Divider:U1|count[10]       ; regout           ;
; |Nixie_Display|Divider:U1|count[11]       ; |Nixie_Display|Divider:U1|count[11]       ; regout           ;
; |Nixie_Display|Divider:U1|count[12]       ; |Nixie_Display|Divider:U1|count[12]       ; regout           ;
; |Nixie_Display|Divider:U1|count[13]       ; |Nixie_Display|Divider:U1|count[13]       ; regout           ;
; |Nixie_Display|Divider:U1|count[14]       ; |Nixie_Display|Divider:U1|count[14]       ; regout           ;
; |Nixie_Display|Divider:U1|count[15]       ; |Nixie_Display|Divider:U1|count[15]       ; regout           ;
; |Nixie_Display|Divider:U1|count[16]       ; |Nixie_Display|Divider:U1|count[16]       ; regout           ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~0    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~0    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~1    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~1    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~2    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~2    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~3    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~3    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~4    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~4    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~5    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~5    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~6    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~6    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~7    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~7    ; out              ;
; |Nixie_Display|Selector_8_1:U4|Decoder0~0 ; |Nixie_Display|Selector_8_1:U4|Decoder0~0 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder0~1 ; |Nixie_Display|Selector_8_1:U4|Decoder0~1 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder0~2 ; |Nixie_Display|Selector_8_1:U4|Decoder0~2 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder0~3 ; |Nixie_Display|Selector_8_1:U4|Decoder0~3 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder1~0 ; |Nixie_Display|Selector_8_1:U4|Decoder1~0 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder1~1 ; |Nixie_Display|Selector_8_1:U4|Decoder1~1 ; out0             ;
; |Nixie_Display|Count_8:U2|Add0~0          ; |Nixie_Display|Count_8:U2|Add0~0          ; out0             ;
; |Nixie_Display|Count_8:U2|Add0~1          ; |Nixie_Display|Count_8:U2|Add0~1          ; out0             ;
; |Nixie_Display|Count_8:U2|Add0~2          ; |Nixie_Display|Count_8:U2|Add0~2          ; out0             ;
; |Nixie_Display|Divider:U1|Add0~11         ; |Nixie_Display|Divider:U1|Add0~11         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~12         ; |Nixie_Display|Divider:U1|Add0~12         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~13         ; |Nixie_Display|Divider:U1|Add0~13         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~14         ; |Nixie_Display|Divider:U1|Add0~14         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~15         ; |Nixie_Display|Divider:U1|Add0~15         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~16         ; |Nixie_Display|Divider:U1|Add0~16         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~17         ; |Nixie_Display|Divider:U1|Add0~17         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~18         ; |Nixie_Display|Divider:U1|Add0~18         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~19         ; |Nixie_Display|Divider:U1|Add0~19         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~20         ; |Nixie_Display|Divider:U1|Add0~20         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~21         ; |Nixie_Display|Divider:U1|Add0~21         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~22         ; |Nixie_Display|Divider:U1|Add0~22         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~23         ; |Nixie_Display|Divider:U1|Add0~23         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~24         ; |Nixie_Display|Divider:U1|Add0~24         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~25         ; |Nixie_Display|Divider:U1|Add0~25         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~26         ; |Nixie_Display|Divider:U1|Add0~26         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~27         ; |Nixie_Display|Divider:U1|Add0~27         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~28         ; |Nixie_Display|Divider:U1|Add0~28         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~29         ; |Nixie_Display|Divider:U1|Add0~29         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~30         ; |Nixie_Display|Divider:U1|Add0~30         ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal0~0    ; |Nixie_Display|Decoder_3_8:U3|Equal0~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal1~0    ; |Nixie_Display|Decoder_3_8:U3|Equal1~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal2~0    ; |Nixie_Display|Decoder_3_8:U3|Equal2~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal3~0    ; |Nixie_Display|Decoder_3_8:U3|Equal3~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal4~0    ; |Nixie_Display|Decoder_3_8:U3|Equal4~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal5~0    ; |Nixie_Display|Decoder_3_8:U3|Equal5~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal6~0    ; |Nixie_Display|Decoder_3_8:U3|Equal6~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal7~0    ; |Nixie_Display|Decoder_3_8:U3|Equal7~0    ; out0             ;
; |Nixie_Display|Count_8:U2|Equal0~0        ; |Nixie_Display|Count_8:U2|Equal0~0        ; out0             ;
; |Nixie_Display|Divider:U1|Equal0~0        ; |Nixie_Display|Divider:U1|Equal0~0        ; out0             ;
+-------------------------------------------+-------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                 ;
+-------------------------------------------+-------------------------------------------+------------------+
; Node Name                                 ; Output Port Name                          ; Output Port Type ;
+-------------------------------------------+-------------------------------------------+------------------+
; |Nixie_Display|LED_bit[0]                 ; |Nixie_Display|LED_bit[0]                 ; pin_out          ;
; |Nixie_Display|LED_bit[1]                 ; |Nixie_Display|LED_bit[1]                 ; pin_out          ;
; |Nixie_Display|LED_bit[2]                 ; |Nixie_Display|LED_bit[2]                 ; pin_out          ;
; |Nixie_Display|LED_bit[3]                 ; |Nixie_Display|LED_bit[3]                 ; pin_out          ;
; |Nixie_Display|LED_bit[4]                 ; |Nixie_Display|LED_bit[4]                 ; pin_out          ;
; |Nixie_Display|LED_bit[5]                 ; |Nixie_Display|LED_bit[5]                 ; pin_out          ;
; |Nixie_Display|LED_bit[6]                 ; |Nixie_Display|LED_bit[6]                 ; pin_out          ;
; |Nixie_Display|LED_bit[7]                 ; |Nixie_Display|LED_bit[7]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[0]                 ; |Nixie_Display|LED_SEG[0]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[1]                 ; |Nixie_Display|LED_SEG[1]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[2]                 ; |Nixie_Display|LED_SEG[2]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[3]                 ; |Nixie_Display|LED_SEG[3]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[4]                 ; |Nixie_Display|LED_SEG[4]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[5]                 ; |Nixie_Display|LED_SEG[5]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[6]                 ; |Nixie_Display|LED_SEG[6]                 ; pin_out          ;
; |Nixie_Display|LED_SEG[7]                 ; |Nixie_Display|LED_SEG[7]                 ; pin_out          ;
; |Nixie_Display|BCD_7_SEG:U5|WideOr0       ; |Nixie_Display|BCD_7_SEG:U5|WideOr0       ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|WideOr1       ; |Nixie_Display|BCD_7_SEG:U5|WideOr1       ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|WideOr2       ; |Nixie_Display|BCD_7_SEG:U5|WideOr2       ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|WideOr3       ; |Nixie_Display|BCD_7_SEG:U5|WideOr3       ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|SEG[1]        ; |Nixie_Display|BCD_7_SEG:U5|SEG[1]        ; out0             ;
; |Nixie_Display|BCD_7_SEG:U5|SEG[0]        ; |Nixie_Display|BCD_7_SEG:U5|SEG[0]        ; out0             ;
; |Nixie_Display|Selector_8_1:U4|WideOr0    ; |Nixie_Display|Selector_8_1:U4|WideOr0    ; out0             ;
; |Nixie_Display|Selector_8_1:U4|N~0        ; |Nixie_Display|Selector_8_1:U4|N~0        ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~0      ; |Nixie_Display|Decoder_3_8:U3|comb~0      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~0   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~0   ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~1      ; |Nixie_Display|Decoder_3_8:U3|comb~1      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~1   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~1   ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[0]     ; |Nixie_Display|Decoder_3_8:U3|Pout[0]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~2   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~2   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~3   ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~3   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~4   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~4   ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~2      ; |Nixie_Display|Decoder_3_8:U3|comb~2      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~5   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~5   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~6   ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~6   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~7   ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~7   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[1]     ; |Nixie_Display|Decoder_3_8:U3|Pout[1]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~8   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~8   ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~9   ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~9   ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~10  ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~10  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~11  ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~11  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]~12  ; |Nixie_Display|Decoder_3_8:U3|Pout[4]~12  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~3      ; |Nixie_Display|Decoder_3_8:U3|comb~3      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~13  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~13  ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[2]     ; |Nixie_Display|Decoder_3_8:U3|Pout[2]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~14  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~14  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~15  ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~15  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~16  ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~16  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]~17  ; |Nixie_Display|Decoder_3_8:U3|Pout[4]~17  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[3]~18  ; |Nixie_Display|Decoder_3_8:U3|Pout[3]~18  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~19  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~19  ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~4      ; |Nixie_Display|Decoder_3_8:U3|comb~4      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~20  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~20  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~21  ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~21  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~22  ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~22  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]~23  ; |Nixie_Display|Decoder_3_8:U3|Pout[4]~23  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[3]~24  ; |Nixie_Display|Decoder_3_8:U3|Pout[3]~24  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[2]~25  ; |Nixie_Display|Decoder_3_8:U3|Pout[2]~25  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[3]     ; |Nixie_Display|Decoder_3_8:U3|Pout[3]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~26  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~26  ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]~27  ; |Nixie_Display|Decoder_3_8:U3|Pout[7]~27  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]~28  ; |Nixie_Display|Decoder_3_8:U3|Pout[6]~28  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]~29  ; |Nixie_Display|Decoder_3_8:U3|Pout[5]~29  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]~30  ; |Nixie_Display|Decoder_3_8:U3|Pout[4]~30  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[3]~31  ; |Nixie_Display|Decoder_3_8:U3|Pout[3]~31  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[2]~32  ; |Nixie_Display|Decoder_3_8:U3|Pout[2]~32  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|Pout[1]~33  ; |Nixie_Display|Decoder_3_8:U3|Pout[1]~33  ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~5      ; |Nixie_Display|Decoder_3_8:U3|comb~5      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[4]     ; |Nixie_Display|Decoder_3_8:U3|Pout[4]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~6      ; |Nixie_Display|Decoder_3_8:U3|comb~6      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~7      ; |Nixie_Display|Decoder_3_8:U3|comb~7      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~8      ; |Nixie_Display|Decoder_3_8:U3|comb~8      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~9      ; |Nixie_Display|Decoder_3_8:U3|comb~9      ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~10     ; |Nixie_Display|Decoder_3_8:U3|comb~10     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~11     ; |Nixie_Display|Decoder_3_8:U3|comb~11     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~12     ; |Nixie_Display|Decoder_3_8:U3|comb~12     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|comb~13     ; |Nixie_Display|Decoder_3_8:U3|comb~13     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[5]     ; |Nixie_Display|Decoder_3_8:U3|Pout[5]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~14     ; |Nixie_Display|Decoder_3_8:U3|comb~14     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[6]     ; |Nixie_Display|Decoder_3_8:U3|Pout[6]     ; out              ;
; |Nixie_Display|Decoder_3_8:U3|comb~15     ; |Nixie_Display|Decoder_3_8:U3|comb~15     ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Pout[7]     ; |Nixie_Display|Decoder_3_8:U3|Pout[7]     ; out              ;
; |Nixie_Display|Count_8:U2|cnt[2]          ; |Nixie_Display|Count_8:U2|cnt[2]          ; regout           ;
; |Nixie_Display|Count_8:U2|cnt[1]          ; |Nixie_Display|Count_8:U2|cnt[1]          ; regout           ;
; |Nixie_Display|Count_8:U2|cnt[0]          ; |Nixie_Display|Count_8:U2|cnt[0]          ; regout           ;
; |Nixie_Display|Count_8:U2|cnt~0           ; |Nixie_Display|Count_8:U2|cnt~0           ; out              ;
; |Nixie_Display|Count_8:U2|cnt~1           ; |Nixie_Display|Count_8:U2|cnt~1           ; out              ;
; |Nixie_Display|Count_8:U2|cnt~2           ; |Nixie_Display|Count_8:U2|cnt~2           ; out              ;
; |Nixie_Display|Divider:U1|fout            ; |Nixie_Display|Divider:U1|fout            ; regout           ;
; |Nixie_Display|Divider:U1|count~0         ; |Nixie_Display|Divider:U1|count~0         ; out              ;
; |Nixie_Display|Divider:U1|count~1         ; |Nixie_Display|Divider:U1|count~1         ; out              ;
; |Nixie_Display|Divider:U1|count~2         ; |Nixie_Display|Divider:U1|count~2         ; out              ;
; |Nixie_Display|Divider:U1|count~3         ; |Nixie_Display|Divider:U1|count~3         ; out              ;
; |Nixie_Display|Divider:U1|count~4         ; |Nixie_Display|Divider:U1|count~4         ; out              ;
; |Nixie_Display|Divider:U1|count~5         ; |Nixie_Display|Divider:U1|count~5         ; out              ;
; |Nixie_Display|Divider:U1|count~6         ; |Nixie_Display|Divider:U1|count~6         ; out              ;
; |Nixie_Display|Divider:U1|count~7         ; |Nixie_Display|Divider:U1|count~7         ; out              ;
; |Nixie_Display|Divider:U1|count~8         ; |Nixie_Display|Divider:U1|count~8         ; out              ;
; |Nixie_Display|Divider:U1|count~9         ; |Nixie_Display|Divider:U1|count~9         ; out              ;
; |Nixie_Display|Divider:U1|count[5]        ; |Nixie_Display|Divider:U1|count[5]        ; regout           ;
; |Nixie_Display|Divider:U1|count[6]        ; |Nixie_Display|Divider:U1|count[6]        ; regout           ;
; |Nixie_Display|Divider:U1|count[7]        ; |Nixie_Display|Divider:U1|count[7]        ; regout           ;
; |Nixie_Display|Divider:U1|count[8]        ; |Nixie_Display|Divider:U1|count[8]        ; regout           ;
; |Nixie_Display|Divider:U1|count[9]        ; |Nixie_Display|Divider:U1|count[9]        ; regout           ;
; |Nixie_Display|Divider:U1|count[10]       ; |Nixie_Display|Divider:U1|count[10]       ; regout           ;
; |Nixie_Display|Divider:U1|count[11]       ; |Nixie_Display|Divider:U1|count[11]       ; regout           ;
; |Nixie_Display|Divider:U1|count[12]       ; |Nixie_Display|Divider:U1|count[12]       ; regout           ;
; |Nixie_Display|Divider:U1|count[13]       ; |Nixie_Display|Divider:U1|count[13]       ; regout           ;
; |Nixie_Display|Divider:U1|count[14]       ; |Nixie_Display|Divider:U1|count[14]       ; regout           ;
; |Nixie_Display|Divider:U1|count[15]       ; |Nixie_Display|Divider:U1|count[15]       ; regout           ;
; |Nixie_Display|Divider:U1|count[16]       ; |Nixie_Display|Divider:U1|count[16]       ; regout           ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~0    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~0    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~1    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~1    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~2    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~2    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~3    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~3    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~4    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~4    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~5    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~5    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~6    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~6    ; out              ;
; |Nixie_Display|BCD_7_SEG:U5|Decoder0~7    ; |Nixie_Display|BCD_7_SEG:U5|Decoder0~7    ; out              ;
; |Nixie_Display|Selector_8_1:U4|Decoder0~0 ; |Nixie_Display|Selector_8_1:U4|Decoder0~0 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder0~1 ; |Nixie_Display|Selector_8_1:U4|Decoder0~1 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder0~2 ; |Nixie_Display|Selector_8_1:U4|Decoder0~2 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder0~3 ; |Nixie_Display|Selector_8_1:U4|Decoder0~3 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder1~0 ; |Nixie_Display|Selector_8_1:U4|Decoder1~0 ; out0             ;
; |Nixie_Display|Selector_8_1:U4|Decoder1~1 ; |Nixie_Display|Selector_8_1:U4|Decoder1~1 ; out0             ;
; |Nixie_Display|Count_8:U2|Add0~0          ; |Nixie_Display|Count_8:U2|Add0~0          ; out0             ;
; |Nixie_Display|Count_8:U2|Add0~1          ; |Nixie_Display|Count_8:U2|Add0~1          ; out0             ;
; |Nixie_Display|Count_8:U2|Add0~2          ; |Nixie_Display|Count_8:U2|Add0~2          ; out0             ;
; |Nixie_Display|Divider:U1|Add0~11         ; |Nixie_Display|Divider:U1|Add0~11         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~12         ; |Nixie_Display|Divider:U1|Add0~12         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~13         ; |Nixie_Display|Divider:U1|Add0~13         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~14         ; |Nixie_Display|Divider:U1|Add0~14         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~15         ; |Nixie_Display|Divider:U1|Add0~15         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~16         ; |Nixie_Display|Divider:U1|Add0~16         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~17         ; |Nixie_Display|Divider:U1|Add0~17         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~18         ; |Nixie_Display|Divider:U1|Add0~18         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~19         ; |Nixie_Display|Divider:U1|Add0~19         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~20         ; |Nixie_Display|Divider:U1|Add0~20         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~21         ; |Nixie_Display|Divider:U1|Add0~21         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~22         ; |Nixie_Display|Divider:U1|Add0~22         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~23         ; |Nixie_Display|Divider:U1|Add0~23         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~24         ; |Nixie_Display|Divider:U1|Add0~24         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~25         ; |Nixie_Display|Divider:U1|Add0~25         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~26         ; |Nixie_Display|Divider:U1|Add0~26         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~27         ; |Nixie_Display|Divider:U1|Add0~27         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~28         ; |Nixie_Display|Divider:U1|Add0~28         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~29         ; |Nixie_Display|Divider:U1|Add0~29         ; out0             ;
; |Nixie_Display|Divider:U1|Add0~30         ; |Nixie_Display|Divider:U1|Add0~30         ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal0~0    ; |Nixie_Display|Decoder_3_8:U3|Equal0~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal1~0    ; |Nixie_Display|Decoder_3_8:U3|Equal1~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal2~0    ; |Nixie_Display|Decoder_3_8:U3|Equal2~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal3~0    ; |Nixie_Display|Decoder_3_8:U3|Equal3~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal4~0    ; |Nixie_Display|Decoder_3_8:U3|Equal4~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal5~0    ; |Nixie_Display|Decoder_3_8:U3|Equal5~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal6~0    ; |Nixie_Display|Decoder_3_8:U3|Equal6~0    ; out0             ;
; |Nixie_Display|Decoder_3_8:U3|Equal7~0    ; |Nixie_Display|Decoder_3_8:U3|Equal7~0    ; out0             ;
; |Nixie_Display|Count_8:U2|Equal0~0        ; |Nixie_Display|Count_8:U2|Equal0~0        ; out0             ;
; |Nixie_Display|Divider:U1|Equal0~0        ; |Nixie_Display|Divider:U1|Equal0~0        ; out0             ;
+-------------------------------------------+-------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat Nov 19 22:30:39 2022
Info: Command: quartus_sim --simulation_results_format=VWF Nixie_Display -c Nixie_Display
Info (324025): Using vector source file "H:/code/digital-electronic-technology/lab/experiment_5_class_pro/sim/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      13.19 %
Info (328052): Number of transitions in simulation is 650
Info (324045): Vector file Nixie_Display.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4449 megabytes
    Info: Processing ended: Sat Nov 19 22:30:39 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


