;-------------------------------------------------------------------------------
; Program Status Register
;-------------------------------------------------------------------------------

.defineLabel PSR_USR_MODE, 0x00000010
.defineLabel PSR_FIQ_MODE, 0x00000011
.defineLabel PSR_IRQ_MODE, 0x00000012
.defineLabel PSR_SVC_MODE, 0x00000013
.defineLabel PSR_ABT_MODE, 0x00000017
.defineLabel PSR_UND_MODE, 0x0000001B
.defineLabel PSR_SYS_MODE, 0x0000001F
.defineLabel PSR_MODE_MASK, 0x0000001F
.defineLabel PSR_THUMB_BIT, 0x00000020
.defineLabel PSR_FIQ_DISABLE_BIT, 0x00000040
.defineLabel PSR_IRQ_DISABLE_BIT, 0x00000080


;-------------------------------------------------------------------------------
; Memory
;-------------------------------------------------------------------------------

.defineLabel EWRAM_START, 0x02000000
.defineLabel EWRAM_END, EWRAM_START + 0x40000

.defineLabel IWRAM_START, 0x03000000
.defineLabel IWRAM_END, IWRAM_START + 0x8000

.defineLabel REG_BASE, 0x04000000

.defineLabel PLTT, 0x05000000
.defineLabel BG_PLTT, PLTT
.defineLabel OBJ_PLTT, PLTT + 0x200

.defineLabel VRAM, 0x06000000
.defineLabel BG_VRAM, VRAM
.defineLabel OBJ_VRAM0, VRAM + 0x10000 ; text-mode BG

.defineLabel OAM, 0x07000000

.defineLabel ROM, 0x08000000

;-------------------------------------------------------------------------------
; I/O Register Offsets
;-------------------------------------------------------------------------------

REG_OFFSET_DISPCNT equ 0x0
REG_OFFSET_DISPSTAT equ 0x4
REG_OFFSET_VCOUNT equ 0x6
REG_OFFSET_BG0CNT equ 0x8
REG_OFFSET_BG1CNT equ 0xa
REG_OFFSET_BG2CNT equ 0xc
REG_OFFSET_BG3CNT equ 0xe
REG_OFFSET_BG0HOFS equ 0x10
REG_OFFSET_BG0VOFS equ 0x12
REG_OFFSET_BG1HOFS equ 0x14
REG_OFFSET_BG1VOFS equ 0x16
REG_OFFSET_BG2HOFS equ 0x18
REG_OFFSET_BG2VOFS equ 0x1a
REG_OFFSET_BG3HOFS equ 0x1c
REG_OFFSET_BG3VOFS equ 0x1e
REG_OFFSET_BG2PA equ 0x20
REG_OFFSET_BG2PB equ 0x22
REG_OFFSET_BG2PC equ 0x24
REG_OFFSET_BG2PD equ 0x26
REG_OFFSET_BG2X_L equ 0x28
REG_OFFSET_BG2X_H equ 0x2a
REG_OFFSET_BG2Y_L equ 0x2c
REG_OFFSET_BG2Y_H equ 0x2e
REG_OFFSET_BG3PA equ 0x30
REG_OFFSET_BG3PB equ 0x32
REG_OFFSET_BG3PC equ 0x34
REG_OFFSET_BG3PD equ 0x36
REG_OFFSET_BG3X_L equ 0x38
REG_OFFSET_BG3X_H equ 0x3a
REG_OFFSET_BG3Y_L equ 0x3c
REG_OFFSET_BG3Y_H equ 0x3e
REG_OFFSET_WIN0H equ 0x40
REG_OFFSET_WIN1H equ 0x42
REG_OFFSET_WIN0V equ 0x44
REG_OFFSET_WIN1V equ 0x46
REG_OFFSET_WININ equ 0x48
REG_OFFSET_WINOUT equ 0x4a
REG_OFFSET_MOSAIC equ 0x4c
REG_OFFSET_BLDCNT equ 0x50
REG_OFFSET_BLDALPHA equ 0x52
REG_OFFSET_BLDY equ 0x54

REG_OFFSET_SOUND1CNT equ 0x60
REG_OFFSET_SOUND1CNT_L equ 0x60
REG_OFFSET_NR10 equ 0x60
REG_OFFSET_SOUND1CNT_H equ 0x62
REG_OFFSET_NR11 equ 0x62
REG_OFFSET_NR12 equ 0x63
REG_OFFSET_SOUND1CNT_X equ 0x64
REG_OFFSET_NR13 equ 0x64
REG_OFFSET_NR14 equ 0x65
REG_OFFSET_SOUND2CNT equ 0x68
REG_OFFSET_SOUND2CNT_L equ 0x68
REG_OFFSET_NR21 equ 0x68
REG_OFFSET_NR22 equ 0x69
REG_OFFSET_SOUND2CNT_H equ 0x6c
REG_OFFSET_NR23 equ 0x6c
REG_OFFSET_NR24 equ 0x6d
REG_OFFSET_SOUND3CNT equ 0x70
REG_OFFSET_SOUND3CNT_L equ 0x70
REG_OFFSET_NR30 equ 0x70
REG_OFFSET_SOUND3CNT_H equ 0x72
REG_OFFSET_NR31 equ 0x72
REG_OFFSET_NR32 equ 0x73
REG_OFFSET_SOUND3CNT_X equ 0x74
REG_OFFSET_NR33 equ 0x74
REG_OFFSET_NR34 equ 0x75
REG_OFFSET_SOUND4CNT equ 0x78
REG_OFFSET_SOUND4CNT_L equ 0x78
REG_OFFSET_NR41 equ 0x78
REG_OFFSET_NR42 equ 0x79
REG_OFFSET_SOUND4CNT_H equ 0x7c
REG_OFFSET_NR43 equ 0x7c
REG_OFFSET_NR44 equ 0x7d
REG_OFFSET_SOUNDCNT equ 0x80
REG_OFFSET_SOUNDCNT_L equ 0x80
REG_OFFSET_NR50 equ 0x80
REG_OFFSET_NR51 equ 0x81
REG_OFFSET_SOUNDCNT_H equ 0x82
REG_OFFSET_SOUNDCNT_X equ 0x84
REG_OFFSET_NR52 equ 0x84
REG_OFFSET_SOUNDBIAS equ 0x88
REG_OFFSET_WAVE_RAM equ 0x90
REG_OFFSET_WAVE_RAM0 equ 0x90
REG_OFFSET_WAVE_RAM0_L equ 0x90
REG_OFFSET_WAVE_RAM0_H equ 0x92
REG_OFFSET_WAVE_RAM1 equ 0x94
REG_OFFSET_WAVE_RAM1_L equ 0x94
REG_OFFSET_WAVE_RAM1_H equ 0x96
REG_OFFSET_WAVE_RAM2 equ 0x98
REG_OFFSET_WAVE_RAM2_L equ 0x98
REG_OFFSET_WAVE_RAM2_H equ 0x9a
REG_OFFSET_WAVE_RAM3 equ 0x9c
REG_OFFSET_WAVE_RAM3_L equ 0x9c
REG_OFFSET_WAVE_RAM3_H equ 0x9e
REG_OFFSET_FIFO equ 0xa0
REG_OFFSET_FIFO_A equ 0xa0
REG_OFFSET_FIFO_A_L equ 0xa0
REG_OFFSET_FIFO_A_H equ 0xa2
REG_OFFSET_FIFO_B equ 0xa4
REG_OFFSET_FIFO_B_L equ 0xa4
REG_OFFSET_FIFO_B_H equ 0xa6

REG_OFFSET_DMA0 equ 0xb0
REG_OFFSET_DMA0SAD equ 0xb0
REG_OFFSET_DMA0SAD_L equ 0xb0
REG_OFFSET_DMA0SAD_H equ 0xb2
REG_OFFSET_DMA0DAD equ 0xb4
REG_OFFSET_DMA0DAD_L equ 0xb4
REG_OFFSET_DMA0DAD_H equ 0xb6
REG_OFFSET_DMA0CNT equ 0xb8
REG_OFFSET_DMA0CNT_L equ 0xb8
REG_OFFSET_DMA0CNT_H equ 0xba
REG_OFFSET_DMA1 equ 0xbc
REG_OFFSET_DMA1SAD equ 0xbc
REG_OFFSET_DMA1SAD_L equ 0xbc
REG_OFFSET_DMA1SAD_H equ 0xbe
REG_OFFSET_DMA1DAD equ 0xc0
REG_OFFSET_DMA1DAD_L equ 0xc0
REG_OFFSET_DMA1DAD_H equ 0xc2
REG_OFFSET_DMA1CNT equ 0xc4
REG_OFFSET_DMA1CNT_L equ 0xc4
REG_OFFSET_DMA1CNT_H equ 0xc6
REG_OFFSET_DMA2 equ 0xc8
REG_OFFSET_DMA2SAD equ 0xc8
REG_OFFSET_DMA2SAD_L equ 0xc8
REG_OFFSET_DMA2SAD_H equ 0xca
REG_OFFSET_DMA2DAD equ 0xcc
REG_OFFSET_DMA2DAD_L equ 0xcc
REG_OFFSET_DMA2DAD_H equ 0xce
REG_OFFSET_DMA2CNT equ 0xd0
REG_OFFSET_DMA2CNT_L equ 0xd0
REG_OFFSET_DMA2CNT_H equ 0xd2
REG_OFFSET_DMA3 equ 0xd4
REG_OFFSET_DMA3SAD equ 0xd4
REG_OFFSET_DMA3SAD_L equ 0xd4
REG_OFFSET_DMA3SAD_H equ 0xd6
REG_OFFSET_DMA3DAD equ 0xd8
REG_OFFSET_DMA3DAD_L equ 0xd8
REG_OFFSET_DMA3DAD_H equ 0xda
REG_OFFSET_DMA3CNT equ 0xdc
REG_OFFSET_DMA3CNT_L equ 0xdc
REG_OFFSET_DMA3CNT_H equ 0xde

REG_OFFSET_TM0CNT equ 0x100
REG_OFFSET_TM0CNT_L equ 0x100
REG_OFFSET_TM0CNT_H equ 0x102
REG_OFFSET_TM1CNT equ 0x104
REG_OFFSET_TM1CNT_L equ 0x104
REG_OFFSET_TM1CNT_H equ 0x106
REG_OFFSET_TM2CNT equ 0x108
REG_OFFSET_TM2CNT_L equ 0x108
REG_OFFSET_TM2CNT_H equ 0x10a
REG_OFFSET_TM3CNT equ 0x10c
REG_OFFSET_TM3CNT_L equ 0x10c
REG_OFFSET_TM3CNT_H equ 0x10e

REG_OFFSET_SIOCNT equ 0x128
REG_OFFSET_SIODATA8 equ 0x12a
REG_OFFSET_SIODATA32 equ 0x120
REG_OFFSET_SIOMLT_SEND equ 0x12a
REG_OFFSET_SIOMLT_RECV equ 0x120
REG_OFFSET_SIOMULTI0 equ 0x120
REG_OFFSET_SIOMULTI1 equ 0x122
REG_OFFSET_SIOMULTI2 equ 0x124
REG_OFFSET_SIOMULTI3 equ 0x126

REG_OFFSET_KEYINPUT equ 0x130
REG_OFFSET_KEYCNT equ 0x132

REG_OFFSET_RCNT equ 0x134

REG_OFFSET_JOYCNT equ 0x140
REG_OFFSET_JOYSTAT equ 0x158
REG_OFFSET_JOY_RECV equ 0x150
REG_OFFSET_JOY_RECV_L equ 0x150
REG_OFFSET_JOY_RECV_H equ 0x152
REG_OFFSET_JOY_TRANS equ 0x154
REG_OFFSET_JOY_TRANS_L equ 0x154
REG_OFFSET_JOY_TRANS_H equ 0x156

REG_OFFSET_IME equ 0x208
REG_OFFSET_IE equ 0x200
REG_OFFSET_IF equ 0x202

REG_OFFSET_WAITCNT equ 0x204


;-------------------------------------------------------------------------------
; I/O Register Addresses
;-------------------------------------------------------------------------------

.defineLabel REG_DISPCNT, (REG_BASE + REG_OFFSET_DISPCNT)
.defineLabel REG_DISPSTAT, (REG_BASE + REG_OFFSET_DISPSTAT)
.defineLabel REG_VCOUNT, (REG_BASE + REG_OFFSET_VCOUNT)
.defineLabel REG_BG0CNT, (REG_BASE + REG_OFFSET_BG0CNT)
.defineLabel REG_BG1CNT, (REG_BASE + REG_OFFSET_BG1CNT)
.defineLabel REG_BG2CNT, (REG_BASE + REG_OFFSET_BG2CNT)
.defineLabel REG_BG3CNT, (REG_BASE + REG_OFFSET_BG3CNT)
.defineLabel REG_BG0HOFS, (REG_BASE + REG_OFFSET_BG0HOFS)
.defineLabel REG_BG0VOFS, (REG_BASE + REG_OFFSET_BG0VOFS)
.defineLabel REG_BG1HOFS, (REG_BASE + REG_OFFSET_BG1HOFS)
.defineLabel REG_BG1VOFS, (REG_BASE + REG_OFFSET_BG1VOFS)
.defineLabel REG_BG2HOFS, (REG_BASE + REG_OFFSET_BG2HOFS)
.defineLabel REG_BG2VOFS, (REG_BASE + REG_OFFSET_BG2VOFS)
.defineLabel REG_BG3HOFS, (REG_BASE + REG_OFFSET_BG3HOFS)
.defineLabel REG_BG3VOFS, (REG_BASE + REG_OFFSET_BG3VOFS)
.defineLabel REG_BG2PA, (REG_BASE + REG_OFFSET_BG2PA)
.defineLabel REG_BG2PB, (REG_BASE + REG_OFFSET_BG2PB)
.defineLabel REG_BG2PC, (REG_BASE + REG_OFFSET_BG2PC)
.defineLabel REG_BG2PD, (REG_BASE + REG_OFFSET_BG2PD)
.defineLabel REG_BG2X_L, (REG_BASE + REG_OFFSET_BG2X_L)
.defineLabel REG_BG2X_H, (REG_BASE + REG_OFFSET_BG2X_H)
.defineLabel REG_BG2Y_L, (REG_BASE + REG_OFFSET_BG2Y_L)
.defineLabel REG_BG2Y_H, (REG_BASE + REG_OFFSET_BG2Y_H)
.defineLabel REG_BG3PA, (REG_BASE + REG_OFFSET_BG3PA)
.defineLabel REG_BG3PB, (REG_BASE + REG_OFFSET_BG3PB)
.defineLabel REG_BG3PC, (REG_BASE + REG_OFFSET_BG3PC)
.defineLabel REG_BG3PD, (REG_BASE + REG_OFFSET_BG3PD)
.defineLabel REG_BG3X_L, (REG_BASE + REG_OFFSET_BG3X_L)
.defineLabel REG_BG3X_H, (REG_BASE + REG_OFFSET_BG3X_H)
.defineLabel REG_BG3Y_L, (REG_BASE + REG_OFFSET_BG3Y_L)
.defineLabel REG_BG3Y_H, (REG_BASE + REG_OFFSET_BG3Y_H)
.defineLabel REG_WIN0H, (REG_BASE + REG_OFFSET_WIN0H)
.defineLabel REG_WIN1H, (REG_BASE + REG_OFFSET_WIN1H)
.defineLabel REG_WIN0V, (REG_BASE + REG_OFFSET_WIN0V)
.defineLabel REG_WIN1V, (REG_BASE + REG_OFFSET_WIN1V)
.defineLabel REG_WININ, (REG_BASE + REG_OFFSET_WININ)
.defineLabel REG_WINOUT, (REG_BASE + REG_OFFSET_WINOUT)
.defineLabel REG_MOSAIC, (REG_BASE + REG_OFFSET_MOSAIC)
.defineLabel REG_BLDCNT, (REG_BASE + REG_OFFSET_BLDCNT)
.defineLabel REG_BLDALPHA, (REG_BASE + REG_OFFSET_BLDALPHA)
.defineLabel REG_BLDY, (REG_BASE + REG_OFFSET_BLDY)

.defineLabel REG_SOUND1CNT, (REG_BASE + REG_OFFSET_SOUND1CNT)
.defineLabel REG_SOUND1CNT_L, (REG_BASE + REG_OFFSET_SOUND1CNT_L)
.defineLabel REG_NR10, (REG_BASE + REG_OFFSET_NR10)
.defineLabel REG_SOUND1CNT_H, (REG_BASE + REG_OFFSET_SOUND1CNT_H)
.defineLabel REG_NR11, (REG_BASE + REG_OFFSET_NR11)
.defineLabel REG_NR12, (REG_BASE + REG_OFFSET_NR12)
.defineLabel REG_SOUND1CNT_X, (REG_BASE + REG_OFFSET_SOUND1CNT_X)
.defineLabel REG_NR13, (REG_BASE + REG_OFFSET_NR13)
.defineLabel REG_NR14, (REG_BASE + REG_OFFSET_NR14)
.defineLabel REG_SOUND2CNT, (REG_BASE + REG_OFFSET_SOUND2CNT)
.defineLabel REG_SOUND2CNT_L, (REG_BASE + REG_OFFSET_SOUND2CNT_L)
.defineLabel REG_NR21, (REG_BASE + REG_OFFSET_NR21)
.defineLabel REG_NR22, (REG_BASE + REG_OFFSET_NR22)
.defineLabel REG_SOUND2CNT_H, (REG_BASE + REG_OFFSET_SOUND2CNT_H)
.defineLabel REG_NR23, (REG_BASE + REG_OFFSET_NR23)
.defineLabel REG_NR24, (REG_BASE + REG_OFFSET_NR24)
.defineLabel REG_SOUND3CNT, (REG_BASE + REG_OFFSET_SOUND3CNT)
.defineLabel REG_SOUND3CNT_L, (REG_BASE + REG_OFFSET_SOUND3CNT_L)
.defineLabel REG_NR30, (REG_BASE + REG_OFFSET_NR30)
.defineLabel REG_SOUND3CNT_H, (REG_BASE + REG_OFFSET_SOUND3CNT_H)
.defineLabel REG_NR31, (REG_BASE + REG_OFFSET_NR31)
.defineLabel REG_NR32, (REG_BASE + REG_OFFSET_NR32)
.defineLabel REG_SOUND3CNT_X, (REG_BASE + REG_OFFSET_SOUND3CNT_X)
.defineLabel REG_NR33, (REG_BASE + REG_OFFSET_NR33)
.defineLabel REG_NR34, (REG_BASE + REG_OFFSET_NR34)
.defineLabel REG_SOUND4CNT, (REG_BASE + REG_OFFSET_SOUND4CNT)
.defineLabel REG_SOUND4CNT_L, (REG_BASE + REG_OFFSET_SOUND4CNT_L)
.defineLabel REG_NR41, (REG_BASE + REG_OFFSET_NR41)
.defineLabel REG_NR42, (REG_BASE + REG_OFFSET_NR42)
.defineLabel REG_SOUND4CNT_H, (REG_BASE + REG_OFFSET_SOUND4CNT_H)
.defineLabel REG_NR43, (REG_BASE + REG_OFFSET_NR43)
.defineLabel REG_NR44, (REG_BASE + REG_OFFSET_NR44)
.defineLabel REG_SOUNDCNT, (REG_BASE + REG_OFFSET_SOUNDCNT)
.defineLabel REG_SOUNDCNT_L, (REG_BASE + REG_OFFSET_SOUNDCNT_L)
.defineLabel REG_NR50, (REG_BASE + REG_OFFSET_NR50)
.defineLabel REG_NR51, (REG_BASE + REG_OFFSET_NR51)
.defineLabel REG_SOUNDCNT_H, (REG_BASE + REG_OFFSET_SOUNDCNT_H)
.defineLabel REG_SOUNDCNT_X, (REG_BASE + REG_OFFSET_SOUNDCNT_X)
.defineLabel REG_NR52, (REG_BASE + REG_OFFSET_NR52)
.defineLabel REG_SOUNDBIAS, (REG_BASE + REG_OFFSET_SOUNDBIAS)
.defineLabel REG_WAVE_RAM, (REG_BASE + REG_OFFSET_WAVE_RAM)
.defineLabel REG_WAVE_RAM0, (REG_BASE + REG_OFFSET_WAVE_RAM0)
.defineLabel REG_WAVE_RAM0_L, (REG_BASE + REG_OFFSET_WAVE_RAM0_L)
.defineLabel REG_WAVE_RAM0_H, (REG_BASE + REG_OFFSET_WAVE_RAM0_H)
.defineLabel REG_WAVE_RAM1, (REG_BASE + REG_OFFSET_WAVE_RAM1)
.defineLabel REG_WAVE_RAM1_L, (REG_BASE + REG_OFFSET_WAVE_RAM1_L)
.defineLabel REG_WAVE_RAM1_H, (REG_BASE + REG_OFFSET_WAVE_RAM1_H)
.defineLabel REG_WAVE_RAM2, (REG_BASE + REG_OFFSET_WAVE_RAM2)
.defineLabel REG_WAVE_RAM2_L, (REG_BASE + REG_OFFSET_WAVE_RAM2_L)
.defineLabel REG_WAVE_RAM2_H, (REG_BASE + REG_OFFSET_WAVE_RAM2_H)
.defineLabel REG_WAVE_RAM3, (REG_BASE + REG_OFFSET_WAVE_RAM3)
.defineLabel REG_WAVE_RAM3_L, (REG_BASE + REG_OFFSET_WAVE_RAM3_L)
.defineLabel REG_WAVE_RAM3_H, (REG_BASE + REG_OFFSET_WAVE_RAM3_H)
.defineLabel REG_FIFO, (REG_BASE + REG_OFFSET_FIFO)
.defineLabel REG_FIFO_A, (REG_BASE + REG_OFFSET_FIFO_A)
.defineLabel REG_FIFO_A_L, (REG_BASE + REG_OFFSET_FIFO_A_L)
.defineLabel REG_FIFO_A_H, (REG_BASE + REG_OFFSET_FIFO_A_H)
.defineLabel REG_FIFO_B, (REG_BASE + REG_OFFSET_FIFO_B)
.defineLabel REG_FIFO_B_L, (REG_BASE + REG_OFFSET_FIFO_B_L)
.defineLabel REG_FIFO_B_H, (REG_BASE + REG_OFFSET_FIFO_B_H)

.defineLabel REG_DMA0, (REG_BASE + REG_OFFSET_DMA0)
.defineLabel REG_DMA0SAD, (REG_BASE + REG_OFFSET_DMA0SAD)
.defineLabel REG_DMA0SAD_L, (REG_BASE + REG_OFFSET_DMA0SAD_L)
.defineLabel REG_DMA0SAD_H, (REG_BASE + REG_OFFSET_DMA0SAD_H)
.defineLabel REG_DMA0DAD, (REG_BASE + REG_OFFSET_DMA0DAD)
.defineLabel REG_DMA0DAD_L, (REG_BASE + REG_OFFSET_DMA0DAD_L)
.defineLabel REG_DMA0DAD_H, (REG_BASE + REG_OFFSET_DMA0DAD_H)
.defineLabel REG_DMA0CNT, (REG_BASE + REG_OFFSET_DMA0CNT)
.defineLabel REG_DMA0CNT_L, (REG_BASE + REG_OFFSET_DMA0CNT_L)
.defineLabel REG_DMA0CNT_H, (REG_BASE + REG_OFFSET_DMA0CNT_H)
.defineLabel REG_DMA1, (REG_BASE + REG_OFFSET_DMA1)
.defineLabel REG_DMA1SAD, (REG_BASE + REG_OFFSET_DMA1SAD)
.defineLabel REG_DMA1SAD_L, (REG_BASE + REG_OFFSET_DMA1SAD_L)
.defineLabel REG_DMA1SAD_H, (REG_BASE + REG_OFFSET_DMA1SAD_H)
.defineLabel REG_DMA1DAD, (REG_BASE + REG_OFFSET_DMA1DAD)
.defineLabel REG_DMA1DAD_L, (REG_BASE + REG_OFFSET_DMA1DAD_L)
.defineLabel REG_DMA1DAD_H, (REG_BASE + REG_OFFSET_DMA1DAD_H)
.defineLabel REG_DMA1CNT, (REG_BASE + REG_OFFSET_DMA1CNT)
.defineLabel REG_DMA1CNT_L, (REG_BASE + REG_OFFSET_DMA1CNT_L)
.defineLabel REG_DMA1CNT_H, (REG_BASE + REG_OFFSET_DMA1CNT_H)
.defineLabel REG_DMA2, (REG_BASE + REG_OFFSET_DMA2)
.defineLabel REG_DMA2SAD, (REG_BASE + REG_OFFSET_DMA2SAD)
.defineLabel REG_DMA2SAD_L, (REG_BASE + REG_OFFSET_DMA2SAD_L)
.defineLabel REG_DMA2SAD_H, (REG_BASE + REG_OFFSET_DMA2SAD_H)
.defineLabel REG_DMA2DAD, (REG_BASE + REG_OFFSET_DMA2DAD)
.defineLabel REG_DMA2DAD_L, (REG_BASE + REG_OFFSET_DMA2DAD_L)
.defineLabel REG_DMA2DAD_H, (REG_BASE + REG_OFFSET_DMA2DAD_H)
.defineLabel REG_DMA2CNT, (REG_BASE + REG_OFFSET_DMA2CNT)
.defineLabel REG_DMA2CNT_L, (REG_BASE + REG_OFFSET_DMA2CNT_L)
.defineLabel REG_DMA2CNT_H, (REG_BASE + REG_OFFSET_DMA2CNT_H)
.defineLabel REG_DMA3, (REG_BASE + REG_OFFSET_DMA3)
.defineLabel REG_DMA3SAD, (REG_BASE + REG_OFFSET_DMA3SAD)
.defineLabel REG_DMA3SAD_L, (REG_BASE + REG_OFFSET_DMA3SAD_L)
.defineLabel REG_DMA3SAD_H, (REG_BASE + REG_OFFSET_DMA3SAD_H)
.defineLabel REG_DMA3DAD, (REG_BASE + REG_OFFSET_DMA3DAD)
.defineLabel REG_DMA3DAD_L, (REG_BASE + REG_OFFSET_DMA3DAD_L)
.defineLabel REG_DMA3DAD_H, (REG_BASE + REG_OFFSET_DMA3DAD_H)
.defineLabel REG_DMA3CNT, (REG_BASE + REG_OFFSET_DMA3CNT)
.defineLabel REG_DMA3CNT_L, (REG_BASE + REG_OFFSET_DMA3CNT_L)
.defineLabel REG_DMA3CNT_H, (REG_BASE + REG_OFFSET_DMA3CNT_H)

.defineLabel REG_TM0CNT, (REG_BASE + REG_OFFSET_TM0CNT)
.defineLabel REG_TM0CNT_L, (REG_BASE + REG_OFFSET_TM0CNT_L)
.defineLabel REG_TM0CNT_H, (REG_BASE + REG_OFFSET_TM0CNT_H)
.defineLabel REG_TM1CNT, (REG_BASE + REG_OFFSET_TM1CNT)
.defineLabel REG_TM1CNT_L, (REG_BASE + REG_OFFSET_TM1CNT_L)
.defineLabel REG_TM1CNT_H, (REG_BASE + REG_OFFSET_TM1CNT_H)
.defineLabel REG_TM2CNT, (REG_BASE + REG_OFFSET_TM2CNT)
.defineLabel REG_TM2CNT_L, (REG_BASE + REG_OFFSET_TM2CNT_L)
.defineLabel REG_TM2CNT_H, (REG_BASE + REG_OFFSET_TM2CNT_H)
.defineLabel REG_TM3CNT, (REG_BASE + REG_OFFSET_TM3CNT)
.defineLabel REG_TM3CNT_L, (REG_BASE + REG_OFFSET_TM3CNT_L)
.defineLabel REG_TM3CNT_H, (REG_BASE + REG_OFFSET_TM3CNT_H)

.defineLabel REG_SIOCNT, (REG_BASE + REG_OFFSET_SIOCNT)
.defineLabel REG_SIODATA8, (REG_BASE + REG_OFFSET_SIODATA8)
.defineLabel REG_SIODATA32, (REG_BASE + REG_OFFSET_SIODATA32)
.defineLabel REG_SIOMLT_SEND, (REG_BASE + REG_OFFSET_SIOMLT_SEND)
.defineLabel REG_SIOMLT_RECV, (REG_BASE + REG_OFFSET_SIOMLT_RECV)
.defineLabel REG_SIOMULTI0, (REG_BASE + REG_OFFSET_SIOMULTI0)
.defineLabel REG_SIOMULTI1, (REG_BASE + REG_OFFSET_SIOMULTI1)
.defineLabel REG_SIOMULTI2, (REG_BASE + REG_OFFSET_SIOMULTI2)
.defineLabel REG_SIOMULTI3, (REG_BASE + REG_OFFSET_SIOMULTI3)

.defineLabel REG_KEYINPUT, (REG_BASE + REG_OFFSET_KEYINPUT)
.defineLabel REG_KEYCNT, (REG_BASE + REG_OFFSET_KEYCNT)

.defineLabel REG_RCNT, (REG_BASE + REG_OFFSET_RCNT)

.defineLabel REG_JOYCNT, (REG_BASE + REG_OFFSET_JOYCNT)
.defineLabel REG_JOYSTAT, (REG_BASE + REG_OFFSET_JOYSTAT)
.defineLabel REG_JOY_RECV, (REG_BASE + REG_OFFSET_JOY_RECV)
.defineLabel REG_JOY_RECV_L, (REG_BASE + REG_OFFSET_JOY_RECV_L)
.defineLabel REG_JOY_RECV_H, (REG_BASE + REG_OFFSET_JOY_RECV_H)
.defineLabel REG_JOY_TRANS, (REG_BASE + REG_OFFSET_JOY_TRANS)
.defineLabel REG_JOY_TRANS_L, (REG_BASE + REG_OFFSET_JOY_TRANS_L)
.defineLabel REG_JOY_TRANS_H, (REG_BASE + REG_OFFSET_JOY_TRANS_H)

.defineLabel REG_IME, (REG_BASE + REG_OFFSET_IME)
.defineLabel REG_IE, (REG_BASE + REG_OFFSET_IE)
.defineLabel REG_IF, (REG_BASE + REG_OFFSET_IF)

.defineLabel REG_WAITCNT, (REG_BASE + REG_OFFSET_WAITCNT)

;-------------------------------------------------------------------------------
; I/O Register Flags
;-------------------------------------------------------------------------------

; DMA
DMA_DEST_INC equ 0x0000
DMA_DEST_DEC equ 0x0020
DMA_DEST_FIXED equ 0x0040
DMA_DEST_RELOAD equ 0x0060
DMA_SRC_INC equ 0x0000
DMA_SRC_DEC equ 0x0080
DMA_SRC_FIXED equ 0x0100
DMA_REPEAT equ 0x0200
DMA_16BIT equ 0x0000
DMA_32BIT equ 0x0400
DMA_DREQ_ON equ 0x0800
DMA_START_NOW equ 0x0000
DMA_START_VBLANK equ 0x1000
DMA_START_HBLANK equ 0x2000
DMA_START_SPECIAL equ 0x3000
DMA_START_MASK equ 0x3000
DMA_INTR_ENABLE equ 0x4000
DMA_ENABLE equ 0x8000

; Interrupt Flags
INTR_FLAG_VBLANK equ (1 <<  0)
INTR_FLAG_HBLANK equ (1 <<  1)
INTR_FLAG_VCOUNT equ (1 <<  2)
INTR_FLAG_TIMER0 equ (1 <<  3)
INTR_FLAG_TIMER1 equ (1 <<  4)
INTR_FLAG_TIMER2 equ (1 <<  5)
INTR_FLAG_TIMER3 equ (1 <<  6)
INTR_FLAG_SERIAL equ (1 <<  7)
INTR_FLAG_DMA0 equ (1 <<  8)
INTR_FLAG_DMA1 equ (1 <<  9)
INTR_FLAG_DMA2 equ (1 << 10)
INTR_FLAG_DMA3 equ (1 << 11)
INTR_FLAG_KEYPAD equ (1 << 12)
INTR_FLAG_GAMEPAK equ (1 << 13)
