-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Rotate is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    src_val_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    src_val_ce0 : OUT STD_LOGIC;
    src_val_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    src_val_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    src_val_ce1 : OUT STD_LOGIC;
    src_val_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    src_rows_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    src_rows_empty_n : IN STD_LOGIC;
    src_rows_read : OUT STD_LOGIC;
    src_cols_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    src_cols_empty_n : IN STD_LOGIC;
    src_cols_read : OUT STD_LOGIC;
    dst_val_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dst_val_ce0 : OUT STD_LOGIC;
    dst_val_we0 : OUT STD_LOGIC;
    dst_val_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_val_address1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    dst_val_ce1 : OUT STD_LOGIC;
    dst_val_we1 : OUT STD_LOGIC;
    dst_val_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    theta : IN STD_LOGIC_VECTOR (31 downto 0);
    method : IN STD_LOGIC_VECTOR (1 downto 0);
    arr1_rows_out_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    arr1_rows_out_full_n : IN STD_LOGIC;
    arr1_rows_out_write : OUT STD_LOGIC;
    arr1_cols_out_din : OUT STD_LOGIC_VECTOR (16 downto 0);
    arr1_cols_out_full_n : IN STD_LOGIC;
    arr1_cols_out_write : OUT STD_LOGIC );
end;


architecture behav of Rotate is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_40490FDA : STD_LOGIC_VECTOR (31 downto 0) := "01000000010010010000111111011010";
    constant ap_const_lv32_43340000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011001101000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_FF0 : STD_LOGIC_VECTOR (11 downto 0) := "111111110000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_8000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_10000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000010000000000000000";
    constant ap_const_lv33_8000 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal src_rows_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal src_cols_blk_n : STD_LOGIC;
    signal arr1_rows_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_91_i_i_reg_3014 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_i_reg_3018 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond1_fu_1910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond6_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal arr1_cols_out_blk_n : STD_LOGIC;
    signal j5_i_i_reg_318 : STD_LOGIC_VECTOR (16 downto 0);
    signal j_i_i_reg_330 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal grp_fu_372_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_i_reg_2804 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_fu_378_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_reg_2809 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal isneg_reg_2815 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_342_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_342_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_342_ap_done : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_357_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_357_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_357_ap_done : STD_LOGIC;
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal exp_tmp_V_reg_2821 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_40_fu_557_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_40_reg_2826 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_45_i_i_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_i_reg_2831 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_1_reg_2837 : STD_LOGIC_VECTOR (0 downto 0);
    signal exp_tmp_V_1_reg_2843 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_53_fu_593_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_53_reg_2848 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_61_i_i_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_i_i_reg_2853 : STD_LOGIC_VECTOR (0 downto 0);
    signal rows_reg_2859 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state12 : BOOLEAN;
    signal cols_reg_2869 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_t_V_fu_813_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cos_t_V_reg_2877 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_t_V_fu_1031_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sin_t_V_reg_2887 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_fu_1039_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_reg_2898 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal p_Val2_i_i_fu_1044_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_i_i_reg_2903 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_2_i_i_fu_1049_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_2_i_i_reg_2909 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_i_i_fu_1059_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_i_i_reg_2915 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_5_i_i_fu_1069_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_5_i_i_reg_2920 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_19_i_i_fu_1074_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_19_i_i_reg_2925 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_i_i_fu_1156_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_1_i_i_reg_2930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal p_2_i_i_fu_1245_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_2_i_i_reg_2937 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_13_i_i_fu_1334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_13_i_i_reg_2944 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_14_i_i_fu_1419_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_14_i_i_reg_2953 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_i_i_fu_1509_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_15_i_i_reg_2962 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_16_i_i_fu_1594_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_16_i_i_reg_2971 : STD_LOGIC_VECTOR (15 downto 0);
    signal x_assign_3_fu_1610_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_assign_3_reg_2980 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_assign_4_fu_1626_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_assign_4_reg_2986 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_i79_cast_i_i_fu_1670_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_i79_cast_i_i_reg_2992 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_i85_cast_i_i_fu_1710_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_i85_cast_i_i_reg_2998 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_rows_fu_1794_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_rows_reg_3004 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cols_fu_1810_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cols_reg_3009 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_91_i_i_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_93_i_i_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_fu_1832_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_reg_3022 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_1842_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_reg_3027 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_1852_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_reg_3032 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_1862_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_reg_3037 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_predicate_op339_write_state16 : BOOLEAN;
    signal ap_block_state16 : BOOLEAN;
    signal i_2_fu_1873_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_2_reg_3046 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_7_i_i_fu_1888_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_7_i_i_reg_3051 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_8_i_i_fu_1893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_8_i_i_reg_3056 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_cast_fu_1902_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_47_cast_reg_3061 : STD_LOGIC_VECTOR (17 downto 0);
    signal i_fu_1915_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_reg_3071 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_26_i_i_fu_1930_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_26_i_i_reg_3076 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_i_i_fu_1935_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_i_i_reg_3081 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_cast_fu_1944_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_44_cast_reg_3086 : STD_LOGIC_VECTOR (17 downto 0);
    signal exitcond_fu_1952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_3092 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state17_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_1_fu_1957_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal j_1_reg_3096 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal p_Val2_42_fu_1977_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_42_reg_3101 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_4_fu_1987_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_4_reg_3107 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_21_reg_3113 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_100_fu_2002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_100_reg_3120 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_23_reg_3125 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_fu_2016_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_102_reg_3132 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond3_i_i_fu_2140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_i_reg_3137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state18_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal or_cond3_i_i_reg_3137_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_44_fu_2168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_44_reg_3141 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_46_fu_2181_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_46_reg_3146 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP2_V_4_cast_i_i_fu_2186_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal OP2_V_4_cast_i_i_reg_3151 : STD_LOGIC_VECTOR (47 downto 0);
    signal OP1_V_5_cast_i_i_fu_2190_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal OP1_V_5_cast_i_i_reg_3156 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_124_i_i_reg_3161 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_2330_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_51_reg_3176 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_52_fu_2336_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_52_reg_3181 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_fu_2346_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_reg_3186 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_reg_3186_pp0_iter1_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_118_i_i_reg_3191 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_120_i_i_reg_3196 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_122_i_i_reg_3201 : STD_LOGIC_VECTOR (31 downto 0);
    signal src_val_load_1_reg_3206 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal src_val_load_2_reg_3211 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_68_0_i_i_fu_2426_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_68_0_i_i_reg_3226 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_68_0_1_i_i_fu_2434_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_68_0_1_i_i_reg_3231 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_fu_2457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp32_reg_3236 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond2_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2_reg_3241 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state23_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state24_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state25_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal j_fu_2542_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal j_reg_3245 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal p_Val2_39_fu_2562_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_39_reg_3250 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_fu_2572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_3_reg_3255 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_cond1_i_i_fu_2739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_i_reg_3260 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_2790_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_37_reg_3269 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state17 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state23 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal grp_sin_or_cos_float_s_fu_342_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_342_do_cos : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_342_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sin_or_cos_float_s_fu_357_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_357_do_cos : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_357_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal i4_i_i_reg_296 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal i_i_i_reg_307 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_phi_mux_j5_i_i_phi_fu_322_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_j_i_i_phi_fu_334_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal grp_sin_or_cos_float_s_fu_342_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_357_ap_start_reg : STD_LOGIC := '0';
    signal tmp_64_cast_fu_2155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_56_cast_fu_2243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_57_cast_fu_2284_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_61_cast_fu_2415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_62_cast_fu_2419_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_63_cast_fu_2533_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_52_cast_fu_2754_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_50_cast_fu_2781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_51_cast_fu_2795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_45_fu_2524_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_391_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_396_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_407_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_415_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_426_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i97_cast_i_i_fu_1779_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_450_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_442_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_461_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_477_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_496_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_504_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i91_cast_i_i_fu_1744_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_520_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_512_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal d_assign_3_fu_383_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_fu_531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_33_fu_535_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal d_assign_fu_387_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ireg_V_1_fu_567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_48_fu_571_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_36_i_i_fu_606_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_46_fu_613_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_617_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_i_i_132_fu_603_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_fu_630_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_47_i_i_fu_636_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_i_i_fu_642_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_49_i_i_fu_648_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_654_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_2_fu_623_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_46_fu_682_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sh_amt_cast_i_i_fu_662_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_i_i_fu_698_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_56_i_i_fu_702_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_44_fu_672_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_50_i_i_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_i_i_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0156_i_i_fu_712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp3_fu_736_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp4_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_708_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp_fu_773_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp21_demorgan_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp10_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_i_i_fu_719_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp5_fu_787_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_i_i_fu_824_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Result_47_fu_831_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_4_fu_835_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_59_i_i_fu_821_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_1_fu_848_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_63_i_i_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_i_i_fu_860_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_65_i_i_fu_866_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_fu_872_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal man_V_5_fu_841_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_55_fu_900_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sh_amt_1_cast_i_i_fu_880_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_i_i_fu_916_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_72_i_i_fu_920_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_54_fu_890_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_i_i_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp30_demorgan_fu_962_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_i_i_fu_894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp16_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0165_i_i_fu_930_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp14_fu_954_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp20_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp19_fu_991_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp45_demorgan_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp22_fu_1019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp23_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_i_i_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sel_tmp21_fu_1005_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_1_fu_1054_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_op_assign_2_fu_1064_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_27_fu_1079_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_fu_1084_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_i3_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_1094_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_28_fu_1106_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_1132_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_fu_1114_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_i_i_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_6_fu_1142_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_fu_1124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_i_i_fu_1148_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_29_fu_1168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_67_fu_1173_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_i5_fu_1177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_41_fu_1183_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_30_fu_1195_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_69_fu_1221_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_7_fu_1203_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_76_i_i_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_8_fu_1231_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_68_fu_1213_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_3_i_i_fu_1237_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_31_fu_1257_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_71_fu_1262_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_i9_fu_1266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_42_fu_1272_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_32_fu_1284_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_73_fu_1310_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_9_fu_1292_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_i_i_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_10_fu_1320_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_72_fu_1302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_4_i_i_fu_1326_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_33_fu_1342_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_74_fu_1347_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_i1_fu_1351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_43_fu_1357_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_34_fu_1369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_76_fu_1395_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_11_fu_1377_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_i_i_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_12_fu_1405_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_fu_1387_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_i_i_fu_1411_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_20_i_i_fu_1427_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_35_fu_1431_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_fu_1437_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_i2_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_44_fu_1447_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_36_fu_1459_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_79_fu_1485_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_13_fu_1467_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_i_i_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_14_fu_1495_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_fu_1477_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_6_i_i_fu_1501_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_37_fu_1517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_80_fu_1522_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i_i4_fu_1526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_45_fu_1532_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_38_fu_1544_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_fu_1570_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_15_fu_1552_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_i_i_fu_1574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_16_fu_1580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_fu_1562_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_7_i_i_fu_1586_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_83_fu_1602_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_66_fu_1164_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_85_fu_1618_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1253_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_i_i_i_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i76_i_i_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_1_fu_1639_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_assign_fu_1650_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i78_i_i_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_min_fu_1662_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i80_i_i_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i82_i_i_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_2_fu_1679_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal y_assign_1_fu_1690_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i84_i_i_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_min_fu_1702_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i88_i_i_fu_1717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_2_fu_1721_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i87_cast_i_i_fu_1714_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i90_i_i_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_84_fu_1727_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_max_fu_1737_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_i94_i_i_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_3_fu_1756_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i93_cast_i_i_fu_1749_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_i96_i_i_fu_1766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_fu_1762_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_max_fu_1772_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_89_i_i_fu_1784_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_cast_i_i_fu_1790_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_90_i_i_fu_1800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_90_cast_i_i_fu_1806_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_fu_1828_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_525_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_1838_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_1848_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_1858_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal y_1_fu_1879_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_7_i_i_fu_1888_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal y_1_cast_i_i_fu_1884_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_8_i_i_fu_1893_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_92_fu_1898_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_fu_1921_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_26_i_i_fu_1930_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal y_cast_i_i_fu_1926_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_6_i_i_fu_1935_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_91_fu_1940_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_1_fu_1963_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_30_i_i_fu_1972_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_1_cast_i_i_fu_1968_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_30_i_i_fu_1972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_13_i_i_fu_1982_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_13_i_i_fu_1982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_105_i_i_fu_2027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_22_fu_2032_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_99_fu_2020_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_9_i_i_fu_2037_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_18_i_i_fu_2044_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_110_i_i_fu_2066_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_24_fu_2071_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_101_fu_2059_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_11_i_i_fu_2076_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_20_i_i_fu_2083_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r0_2_fu_2051_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal slt_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_2109_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_103_fu_2115_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_2103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_i_i_fu_2123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c0_2_fu_2090_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_112_i_i_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1074_not_i_i_fu_2129_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_126_i_i_cast_fu_2146_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_57_fu_2150_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_114_i_i_fu_2160_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_116_i_i_fu_2173_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_50_fu_2194_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_50_fu_2194_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_50_fu_2194_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_104_fu_2210_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_105_fu_2213_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_106_fu_2217_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_211_0_i_i_cast_fu_2233_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_55_cast_fu_2225_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_49_fu_2237_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal c0_2_cast_i_i_fu_2094_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal c1_0_1_i_i_fu_2248_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal c1_0_1_cast_i_i_fu_2254_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_0_1_i_i_fu_2258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_107_fu_2263_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_108_fu_2267_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_109_fu_2270_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_fu_2278_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal r0_2_cast_i_i_fu_2055_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal r1_i_i_fu_2289_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r1_cast_i_i_fu_2295_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal slt1_fu_2299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev2_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_110_fu_2310_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_111_fu_2314_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_60_cast_fu_2322_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_129_i_i_cast_fu_2342_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_34_i_i_fu_2351_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_37_i_i_fu_2356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_47_fu_2369_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP2_V_cast_i_i_fu_2365_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_47_fu_2369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal OP1_V_cast_i_i_fu_2361_p1 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_47_fu_2369_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_48_fu_2385_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_48_fu_2385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_48_fu_2385_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_49_fu_2400_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_49_fu_2400_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_49_fu_2400_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_Val2_68_0_i_i_fu_2426_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_68_0_1_i_i_fu_2434_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_68_1_i_i_fu_2443_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_68_1_1_i_i_fu_2452_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_68_1_i_i_fu_2443_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_68_1_1_i_i_fu_2452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp31_fu_2463_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_69_1_1_i_i_fu_2467_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_125_i_i_fu_2472_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_7_fu_2476_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_113_fu_2490_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_2500_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_127_i_i_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2510_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_112_fu_2482_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_2516_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_fu_2548_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_9_i_i_fu_2557_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_cast_i_i_fu_2553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_9_i_i_fu_2557_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_10_i_i_fu_2567_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_10_i_i_fu_2567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_98_i_i_fu_2577_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_fu_2580_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_94_fu_2604_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_17_fu_2586_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_100_i_i_fu_2608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_18_fu_2614_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_93_fu_2596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_8_i_i_fu_2620_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_17_i_i_fu_2628_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_101_i_i_fu_2640_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal r_V_6_fu_2643_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_96_fu_2667_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_19_fu_2649_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_102_i_i_fu_2671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_20_fu_2677_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_95_fu_2659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_10_i_i_fu_2683_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_19_i_i_fu_2691_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_2703_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_97_fu_2709_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal r0_fu_2636_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal notrhs_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c0_fu_2699_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_104_i_i_fu_2734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1069_not_i_i_fu_2728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_109_i_i_cast_fu_2745_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_fu_2749_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_98_fu_2763_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_49_cast_fu_2767_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_106_i_i_cast_fu_2759_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_36_fu_2775_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_108_i_i_cast_fu_2786_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_372_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal p_Val2_68_0_1_i_i_fu_2434_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_68_0_i_i_fu_2426_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_68_1_1_i_i_fu_2452_p10 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_68_1_i_i_fu_2443_p10 : STD_LOGIC_VECTOR (31 downto 0);

    component sin_or_cos_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (31 downto 0);
        do_cos : IN STD_LOGIC;
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ImageRotate_fmul_lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ImageRotate_fdiv_mb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ImageRotate_fpextncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    grp_sin_or_cos_float_s_fu_342 : component sin_or_cos_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_or_cos_float_s_fu_342_ap_start,
        ap_done => grp_sin_or_cos_float_s_fu_342_ap_done,
        ap_idle => grp_sin_or_cos_float_s_fu_342_ap_idle,
        ap_ready => grp_sin_or_cos_float_s_fu_342_ap_ready,
        t_in => angle_reg_2809,
        do_cos => grp_sin_or_cos_float_s_fu_342_do_cos,
        ap_return => grp_sin_or_cos_float_s_fu_342_ap_return);

    grp_sin_or_cos_float_s_fu_357 : component sin_or_cos_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_sin_or_cos_float_s_fu_357_ap_start,
        ap_done => grp_sin_or_cos_float_s_fu_357_ap_done,
        ap_idle => grp_sin_or_cos_float_s_fu_357_ap_idle,
        ap_ready => grp_sin_or_cos_float_s_fu_357_ap_ready,
        t_in => angle_reg_2809,
        do_cos => grp_sin_or_cos_float_s_fu_357_do_cos,
        ap_return => grp_sin_or_cos_float_s_fu_357_ap_return);

    ImageRotate_fmul_lbW_U53 : component ImageRotate_fmul_lbW
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => theta,
        din1 => ap_const_lv32_40490FDA,
        ce => grp_fu_372_ce,
        dout => grp_fu_372_p2);

    ImageRotate_fdiv_mb6_U54 : component ImageRotate_fdiv_mb6
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_i_i_reg_2804,
        din1 => ap_const_lv32_43340000,
        ce => ap_const_logic_1,
        dout => grp_fu_378_p2);

    ImageRotate_fpextncg_U55 : component ImageRotate_fpextncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_sin_or_cos_float_s_fu_342_ap_return,
        dout => d_assign_3_fu_383_p1);

    ImageRotate_fpextncg_U56 : component ImageRotate_fpextncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => grp_sin_or_cos_float_s_fu_357_ap_return,
        dout => d_assign_fu_387_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_predicate_op339_write_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state17) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_93_i_i_reg_3018 = ap_const_lv1_1) and (exitcond6_fu_1868_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state17)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state17);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_93_i_i_reg_3018 = ap_const_lv1_1) and (exitcond6_fu_1868_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state23) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (exitcond1_fu_1910_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state23)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state23);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (exitcond1_fu_1910_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1))) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_float_s_fu_342_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_or_cos_float_s_fu_342_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_sin_or_cos_float_s_fu_342_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_float_s_fu_342_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_float_s_fu_342_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_float_s_fu_357_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_sin_or_cos_float_s_fu_357_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_sin_or_cos_float_s_fu_357_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_float_s_fu_357_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_float_s_fu_357_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i4_i_i_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                i4_i_i_reg_296 <= i_2_reg_3046;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_93_i_i_fu_1822_p2 = ap_const_lv1_1) and (tmp_91_i_i_fu_1816_p2 = ap_const_lv1_0))) then 
                i4_i_i_reg_296 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    i_i_i_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                i_i_i_reg_307 <= i_reg_3071;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_91_i_i_fu_1816_p2 = ap_const_lv1_1))) then 
                i_i_i_reg_307 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    j5_i_i_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_93_i_i_reg_3018 = ap_const_lv1_1) and (exitcond6_fu_1868_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0))) then 
                j5_i_i_reg_318 <= ap_const_lv17_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_reg_3092 = ap_const_lv1_0))) then 
                j5_i_i_reg_318 <= j_1_reg_3096;
            end if; 
        end if;
    end process;

    j_i_i_reg_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (exitcond1_fu_1910_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1))) then 
                j_i_i_reg_330 <= ap_const_lv17_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond2_reg_3241 = ap_const_lv1_0))) then 
                j_i_i_reg_330 <= j_reg_3245;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_cond3_i_i_fu_2140_p2 = ap_const_lv1_1) and (exitcond_reg_3092 = ap_const_lv1_0))) then
                OP1_V_5_cast_i_i_reg_3156 <= OP1_V_5_cast_i_i_fu_2190_p1;
                OP2_V_4_cast_i_i_reg_3151 <= OP2_V_4_cast_i_i_fu_2186_p1;
                p_Val2_44_reg_3141 <= p_Val2_44_fu_2168_p2;
                p_Val2_46_reg_3146 <= p_Val2_46_fu_2181_p2;
                tmp_124_i_i_reg_3161 <= p_Val2_50_fu_2194_p2(47 downto 16);
                tmp_51_reg_3176 <= tmp_51_fu_2330_p2;
                tmp_52_reg_3181 <= tmp_52_fu_2336_p2;
                tmp_56_reg_3186 <= tmp_56_fu_2346_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                angle_reg_2809 <= grp_fu_378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                cols_reg_2869 <= src_cols_dout;
                cos_t_V_reg_2877 <= cos_t_V_fu_813_p3;
                rows_reg_2859 <= src_rows_dout;
                sin_t_V_reg_2887 <= sin_t_V_fu_1031_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                exitcond2_reg_3241 <= exitcond2_fu_2537_p2;
                or_cond1_i_i_reg_3260 <= or_cond1_i_i_fu_2739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_reg_3092 <= exitcond_fu_1952_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_0 = ap_block_state11_on_subcall_done))) then
                exp_tmp_V_1_reg_2843 <= ireg_V_1_fu_567_p1(62 downto 52);
                exp_tmp_V_reg_2821 <= ireg_V_fu_531_p1(62 downto 52);
                isneg_1_reg_2837 <= ireg_V_1_fu_567_p1(63 downto 63);
                isneg_reg_2815 <= ireg_V_fu_531_p1(63 downto 63);
                tmp_40_reg_2826 <= tmp_40_fu_557_p1;
                tmp_45_i_i_reg_2831 <= tmp_45_i_i_fu_561_p2;
                tmp_53_reg_2848 <= tmp_53_fu_593_p1;
                tmp_61_i_i_reg_2853 <= tmp_61_i_i_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_93_i_i_reg_3018 = ap_const_lv1_1) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0))) then
                i_2_reg_3046 <= i_2_fu_1873_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                i_op_assign_reg_2898 <= i_op_assign_fu_1039_p2;
                p_Val2_19_i_i_reg_2925 <= p_Val2_19_i_i_fu_1074_p2;
                p_Val2_2_i_i_reg_2909 <= p_Val2_2_i_i_fu_1049_p2;
                p_Val2_3_i_i_reg_2915 <= p_Val2_3_i_i_fu_1059_p2;
                p_Val2_5_i_i_reg_2920 <= p_Val2_5_i_i_fu_1069_p2;
                p_Val2_i_i_reg_2903 <= p_Val2_i_i_fu_1044_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1))) then
                i_reg_3071 <= i_fu_1915_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                j_1_reg_3096 <= j_1_fu_1957_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                j_reg_3245 <= j_fu_2542_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (exitcond_reg_3092 = ap_const_lv1_0))) then
                or_cond3_i_i_reg_3137 <= or_cond3_i_i_fu_2140_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_cond3_i_i_reg_3137_pp0_iter1_reg <= or_cond3_i_i_reg_3137;
                tmp_56_reg_3186_pp0_iter1_reg <= tmp_56_reg_3186;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                p_13_i_i_reg_2944 <= p_13_i_i_fu_1334_p3;
                p_14_i_i_reg_2953 <= p_14_i_i_fu_1419_p3;
                p_15_i_i_reg_2962 <= p_15_i_i_fu_1509_p3;
                p_16_i_i_reg_2971 <= p_16_i_i_fu_1594_p3;
                p_1_i_i_reg_2930 <= p_1_i_i_fu_1156_p3;
                p_2_i_i_reg_2937 <= p_2_i_i_fu_1245_p3;
                x_assign_3_reg_2980 <= x_assign_3_fu_1610_p3;
                x_assign_4_reg_2986 <= x_assign_4_fu_1626_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (exitcond1_fu_1910_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1))) then
                p_Val2_26_i_i_reg_3076 <= p_Val2_26_i_i_fu_1930_p2;
                p_Val2_6_i_i_reg_3081 <= p_Val2_6_i_i_fu_1935_p2;
                    tmp_44_cast_reg_3086(17 downto 8) <= tmp_44_cast_fu_1944_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond2_fu_2537_p2 = ap_const_lv1_0))) then
                p_Val2_39_reg_3250 <= p_Val2_39_fu_2562_p2;
                p_Val2_3_reg_3255 <= p_Val2_3_fu_2572_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_fu_1952_p2 = ap_const_lv1_0))) then
                p_Val2_42_reg_3101 <= p_Val2_42_fu_1977_p2;
                p_Val2_4_reg_3107 <= p_Val2_4_fu_1987_p2;
                ret_V_21_reg_3113 <= p_Val2_42_fu_1977_p2(31 downto 16);
                ret_V_23_reg_3125 <= p_Val2_4_fu_1987_p2(31 downto 16);
                tmp_100_reg_3120 <= tmp_100_fu_2002_p1;
                tmp_102_reg_3132 <= tmp_102_fu_2016_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_cond3_i_i_reg_3137 = ap_const_lv1_1))) then
                p_Val2_68_0_1_i_i_reg_3231 <= p_Val2_68_0_1_i_i_fu_2434_p2;
                p_Val2_68_0_i_i_reg_3226 <= p_Val2_68_0_i_i_fu_2426_p2;
                tmp32_reg_3236 <= tmp32_fu_2457_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_93_i_i_reg_3018 = ap_const_lv1_1) and (exitcond6_fu_1868_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0))) then
                p_Val2_7_i_i_reg_3051 <= p_Val2_7_i_i_fu_1888_p2;
                p_Val2_8_i_i_reg_3056 <= p_Val2_8_i_i_fu_1893_p2;
                    tmp_47_cast_reg_3061(17 downto 8) <= tmp_47_cast_fu_1902_p3(17 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                p_cols_reg_3009 <= p_cols_fu_1810_p2;
                p_rows_reg_3004 <= p_rows_fu_1794_p2;
                tmp_91_i_i_reg_3014 <= tmp_91_i_i_fu_1816_p2;
                tmp_i79_cast_i_i_reg_2992 <= tmp_i79_cast_i_i_fu_1670_p1;
                tmp_i85_cast_i_i_reg_2998 <= tmp_i85_cast_i_i_fu_1710_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond3_i_i_reg_3137 = ap_const_lv1_1))) then
                src_val_load_1_reg_3206 <= src_val_q0;
                src_val_load_2_reg_3211 <= src_val_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_91_i_i_fu_1816_p2 = ap_const_lv1_1))) then
                tmp_10_reg_3032 <= tmp_10_fu_1852_p2;
                tmp_17_reg_3037 <= tmp_17_fu_1862_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond3_i_i_reg_3137 = ap_const_lv1_1))) then
                tmp_118_i_i_reg_3191 <= p_Val2_47_fu_2369_p2(47 downto 16);
                tmp_120_i_i_reg_3196 <= p_Val2_48_fu_2385_p2(47 downto 16);
                tmp_122_i_i_reg_3201 <= p_Val2_49_fu_2400_p2(47 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_93_i_i_fu_1822_p2 = ap_const_lv1_1) and (tmp_91_i_i_fu_1816_p2 = ap_const_lv1_0))) then
                tmp_25_reg_3022 <= tmp_25_fu_1832_p2;
                tmp_34_reg_3027 <= tmp_34_fu_1842_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (or_cond1_i_i_fu_2739_p2 = ap_const_lv1_1))) then
                tmp_37_reg_3269 <= tmp_37_fu_2790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (tmp_91_i_i_fu_1816_p2 = ap_const_lv1_0))) then
                tmp_93_i_i_reg_3018 <= tmp_93_i_i_fu_1822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                tmp_i_i_reg_2804 <= grp_fu_372_p2;
            end if;
        end if;
    end process;
    tmp_47_cast_reg_3061(7 downto 0) <= "00000000";
    tmp_44_cast_reg_3086(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, src_rows_empty_n, src_cols_empty_n, arr1_rows_out_full_n, arr1_cols_out_full_n, ap_CS_fsm_state12, ap_CS_fsm_state16, tmp_91_i_i_reg_3014, tmp_93_i_i_reg_3018, exitcond1_fu_1910_p2, exitcond6_fu_1868_p2, ap_CS_fsm_state11, ap_block_state11_on_subcall_done, ap_predicate_op339_write_state16, exitcond_fu_1952_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, exitcond2_fu_2537_p2, ap_enable_reg_pp1_iter0, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state11) and (ap_const_boolean_0 = ap_block_state11_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                if ((not(((src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_predicate_op339_write_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (exitcond1_fu_1910_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state16) and (tmp_93_i_i_reg_3018 = ap_const_lv1_1) and (exitcond6_fu_1868_p2 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_fu_1952_p2 = ap_const_lv1_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond_fu_1952_p2 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond2_fu_2537_p2 = ap_const_lv1_1))) and not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond2_fu_2537_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    F2_1_fu_848_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_59_i_i_fu_821_p1));
    F2_fu_630_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_i_i_132_fu_603_p1));
        OP1_V_5_cast_i_i_fu_2190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_44_fu_2168_p2),48));

        OP1_V_cast_i_i_fu_2361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_34_i_i_fu_2351_p2),48));

        OP2_V_4_cast_i_i_fu_2186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_46_fu_2181_p2),48));

        OP2_V_cast_i_i_fu_2365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_37_i_i_fu_2356_p2),48));

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(17);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(19);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(18);
    ap_CS_fsm_state26 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state11_on_subcall_done_assign_proc : process(grp_sin_or_cos_float_s_fu_342_ap_done, grp_sin_or_cos_float_s_fu_357_ap_done)
    begin
                ap_block_state11_on_subcall_done <= ((grp_sin_or_cos_float_s_fu_357_ap_done = ap_const_logic_0) or (grp_sin_or_cos_float_s_fu_342_ap_done = ap_const_logic_0));
    end process;


    ap_block_state12_assign_proc : process(src_rows_empty_n, src_cols_empty_n)
    begin
                ap_block_state12 <= ((src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0));
    end process;


    ap_block_state16_assign_proc : process(arr1_rows_out_full_n, arr1_cols_out_full_n, ap_predicate_op339_write_state16)
    begin
                ap_block_state16 <= (((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)));
    end process;

        ap_block_state17_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state17_assign_proc : process(exitcond_fu_1952_p2)
    begin
        if ((exitcond_fu_1952_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state17 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state23_assign_proc : process(exitcond2_fu_2537_p2)
    begin
        if ((exitcond2_fu_2537_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state23 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, arr1_rows_out_full_n, arr1_cols_out_full_n, ap_CS_fsm_state16, ap_predicate_op339_write_state16)
    begin
        if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_predicate_op339_write_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_j5_i_i_phi_fu_322_p4_assign_proc : process(j5_i_i_reg_318, exitcond_reg_3092, ap_CS_fsm_pp0_stage0, j_1_reg_3096, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond_reg_3092 = ap_const_lv1_0))) then 
            ap_phi_mux_j5_i_i_phi_fu_322_p4 <= j_1_reg_3096;
        else 
            ap_phi_mux_j5_i_i_phi_fu_322_p4 <= j5_i_i_reg_318;
        end if; 
    end process;


    ap_phi_mux_j_i_i_phi_fu_334_p4_assign_proc : process(j_i_i_reg_330, exitcond2_reg_3241, ap_CS_fsm_pp1_stage0, j_reg_3245, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond2_reg_3241 = ap_const_lv1_0))) then 
            ap_phi_mux_j_i_i_phi_fu_334_p4 <= j_reg_3245;
        else 
            ap_phi_mux_j_i_i_phi_fu_334_p4 <= j_i_i_reg_330;
        end if; 
    end process;


    ap_predicate_op339_write_state16_assign_proc : process(tmp_91_i_i_reg_3014, tmp_93_i_i_reg_3018, exitcond1_fu_1910_p2, exitcond6_fu_1868_p2)
    begin
                ap_predicate_op339_write_state16 <= (((exitcond1_fu_1910_p2 = ap_const_lv1_1) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1)) or ((exitcond6_fu_1868_p2 = ap_const_lv1_1) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0)) or ((tmp_93_i_i_reg_3018 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0)));
    end process;

    ap_ready <= internal_ap_ready;

    arr1_cols_out_blk_n_assign_proc : process(arr1_cols_out_full_n, ap_CS_fsm_state16, tmp_91_i_i_reg_3014, tmp_93_i_i_reg_3018, exitcond1_fu_1910_p2, exitcond6_fu_1868_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (((exitcond1_fu_1910_p2 = ap_const_lv1_1) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1)) or ((exitcond6_fu_1868_p2 = ap_const_lv1_1) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0)) or ((tmp_93_i_i_reg_3018 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0))))) then 
            arr1_cols_out_blk_n <= arr1_cols_out_full_n;
        else 
            arr1_cols_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    arr1_cols_out_din <= p_cols_reg_3009;

    arr1_cols_out_write_assign_proc : process(arr1_rows_out_full_n, arr1_cols_out_full_n, ap_CS_fsm_state16, ap_predicate_op339_write_state16)
    begin
        if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_predicate_op339_write_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            arr1_cols_out_write <= ap_const_logic_1;
        else 
            arr1_cols_out_write <= ap_const_logic_0;
        end if; 
    end process;


    arr1_rows_out_blk_n_assign_proc : process(arr1_rows_out_full_n, ap_CS_fsm_state16, tmp_91_i_i_reg_3014, tmp_93_i_i_reg_3018, exitcond1_fu_1910_p2, exitcond6_fu_1868_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) and (((exitcond1_fu_1910_p2 = ap_const_lv1_1) and (tmp_91_i_i_reg_3014 = ap_const_lv1_1)) or ((exitcond6_fu_1868_p2 = ap_const_lv1_1) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0)) or ((tmp_93_i_i_reg_3018 = ap_const_lv1_0) and (tmp_91_i_i_reg_3014 = ap_const_lv1_0))))) then 
            arr1_rows_out_blk_n <= arr1_rows_out_full_n;
        else 
            arr1_rows_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    arr1_rows_out_din <= p_rows_reg_3004;

    arr1_rows_out_write_assign_proc : process(arr1_rows_out_full_n, arr1_cols_out_full_n, ap_CS_fsm_state16, ap_predicate_op339_write_state16)
    begin
        if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_predicate_op339_write_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            arr1_rows_out_write <= ap_const_logic_1;
        else 
            arr1_rows_out_write <= ap_const_logic_0;
        end if; 
    end process;

        c0_2_cast_i_i_fu_2094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_20_i_i_fu_2083_p3),17));

        c0_2_fu_2090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_20_i_i_fu_2083_p3),32));

        c0_fu_2699_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_19_i_i_fu_2691_p3),32));

        c1_0_1_cast_i_i_fu_2254_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(c1_0_1_i_i_fu_2248_p2),32));

    c1_0_1_i_i_fu_2248_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(c0_2_cast_i_i_fu_2094_p1));
    cos_t_V_fu_813_p3 <= 
        tmp_58_i_i_fu_719_p2 when (sel_tmp11_fu_807_p2(0) = '1') else 
        sel_tmp5_fu_787_p3;

    dst_val_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, tmp_64_cast_fu_2155_p1, ap_block_pp0_stage1, tmp_63_cast_fu_2533_p1, tmp_52_cast_fu_2754_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dst_val_address0 <= tmp_52_cast_fu_2754_p1(16 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dst_val_address0 <= tmp_63_cast_fu_2533_p1(16 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            dst_val_address0 <= tmp_64_cast_fu_2155_p1(16 - 1 downto 0);
        else 
            dst_val_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    dst_val_address1 <= tmp_51_cast_fu_2795_p1(16 - 1 downto 0);

    dst_val_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            dst_val_ce0 <= ap_const_logic_1;
        else 
            dst_val_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dst_val_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            dst_val_ce1 <= ap_const_logic_1;
        else 
            dst_val_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dst_val_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_block_pp0_stage1, tmp_45_fu_2524_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dst_val_d0 <= tmp_45_fu_2524_p3;
        elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then 
            dst_val_d0 <= ap_const_lv8_0;
        else 
            dst_val_d0 <= "XXXXXXXX";
        end if; 
    end process;

    dst_val_d1 <= src_val_q0;

    dst_val_we0_assign_proc : process(exitcond_reg_3092, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, or_cond3_i_i_fu_2140_p2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, or_cond3_i_i_reg_3137_pp0_iter1_reg, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, or_cond1_i_i_fu_2739_p2, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (or_cond1_i_i_fu_2739_p2 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_cond3_i_i_fu_2140_p2 = ap_const_lv1_0) and (exitcond_reg_3092 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (or_cond3_i_i_reg_3137_pp0_iter1_reg = ap_const_lv1_1)))) then 
            dst_val_we0 <= ap_const_logic_1;
        else 
            dst_val_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dst_val_we1_assign_proc : process(ap_block_pp1_stage0_11001, or_cond1_i_i_reg_3260, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (or_cond1_i_i_reg_3260 = ap_const_lv1_1))) then 
            dst_val_we1 <= ap_const_logic_1;
        else 
            dst_val_we1 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_1910_p2 <= "1" when (i_i_i_reg_307 = tmp_17_reg_3037) else "0";
    exitcond2_fu_2537_p2 <= "1" when (ap_phi_mux_j_i_i_phi_fu_334_p4 = tmp_10_reg_3032) else "0";
    exitcond6_fu_1868_p2 <= "1" when (i4_i_i_reg_296 = tmp_34_reg_3027) else "0";
    exitcond_fu_1952_p2 <= "1" when (ap_phi_mux_j5_i_i_phi_fu_322_p4 = tmp_25_reg_3022) else "0";

    grp_fu_372_ce_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            grp_fu_372_ce <= ap_const_logic_1;
        else 
            grp_fu_372_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_391_p2 <= (p_14_i_i_reg_2953 xor ap_const_lv16_FFFF);
    grp_fu_396_p2 <= (p_16_i_i_reg_2971 xor ap_const_lv16_FFFF);
    grp_fu_401_p2 <= "1" when (signed(grp_fu_391_p2) > signed(grp_fu_396_p2)) else "0";
    grp_fu_407_p3 <= 
        grp_fu_391_p2 when (grp_fu_401_p2(0) = '1') else 
        grp_fu_396_p2;
    grp_fu_415_p2 <= (p_2_i_i_reg_2937 xor ap_const_lv16_FFFF);
    grp_fu_420_p2 <= "1" when (signed(grp_fu_407_p3) > signed(grp_fu_415_p2)) else "0";
    grp_fu_426_p3 <= 
        grp_fu_407_p3 when (grp_fu_420_p2(0) = '1') else 
        grp_fu_415_p2;
    grp_fu_434_p3 <= grp_fu_426_p3(15 downto 15);
    grp_fu_442_p3 <= 
        ap_const_lv16_FFFF when (grp_fu_434_p3(0) = '1') else 
        grp_fu_426_p3;
    grp_fu_450_p2 <= std_logic_vector(unsigned(tmp_i97_cast_i_i_fu_1779_p1) + unsigned(ap_const_lv16_1));
    grp_fu_455_p2 <= std_logic_vector(unsigned(grp_fu_450_p2) + unsigned(grp_fu_442_p3));
    grp_fu_461_p2 <= (p_13_i_i_reg_2944 xor ap_const_lv16_FFFF);
    grp_fu_466_p2 <= (p_15_i_i_reg_2962 xor ap_const_lv16_FFFF);
    grp_fu_471_p2 <= "1" when (signed(grp_fu_461_p2) > signed(grp_fu_466_p2)) else "0";
    grp_fu_477_p3 <= 
        grp_fu_461_p2 when (grp_fu_471_p2(0) = '1') else 
        grp_fu_466_p2;
    grp_fu_485_p2 <= (p_1_i_i_reg_2930 xor ap_const_lv16_FFFF);
    grp_fu_490_p2 <= "1" when (signed(grp_fu_477_p3) > signed(grp_fu_485_p2)) else "0";
    grp_fu_496_p3 <= 
        grp_fu_477_p3 when (grp_fu_490_p2(0) = '1') else 
        grp_fu_485_p2;
    grp_fu_504_p3 <= grp_fu_496_p3(15 downto 15);
    grp_fu_512_p3 <= 
        ap_const_lv16_FFFF when (grp_fu_504_p3(0) = '1') else 
        grp_fu_496_p3;
    grp_fu_520_p2 <= std_logic_vector(unsigned(tmp_i91_cast_i_i_fu_1744_p1) + unsigned(ap_const_lv16_1));
    grp_fu_525_p2 <= std_logic_vector(unsigned(grp_fu_520_p2) + unsigned(grp_fu_512_p3));
    grp_sin_or_cos_float_s_fu_342_ap_start <= grp_sin_or_cos_float_s_fu_342_ap_start_reg;
    grp_sin_or_cos_float_s_fu_342_do_cos <= ap_const_logic_1;
    grp_sin_or_cos_float_s_fu_357_ap_start <= grp_sin_or_cos_float_s_fu_357_ap_start_reg;
    grp_sin_or_cos_float_s_fu_357_do_cos <= ap_const_logic_0;
    i_2_fu_1873_p2 <= std_logic_vector(unsigned(i4_i_i_reg_296) + unsigned(ap_const_lv17_1));
    i_fu_1915_p2 <= std_logic_vector(unsigned(i_i_i_reg_307) + unsigned(ap_const_lv17_1));
    i_op_assign_1_fu_1054_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(rows_reg_2859));
    i_op_assign_2_fu_1064_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(rows_reg_2859));
    i_op_assign_fu_1039_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(cols_reg_2869));
    icmp1_fu_910_p2 <= "1" when (tmp_55_fu_900_p4 = ap_const_lv7_0) else "0";
    icmp_fu_692_p2 <= "1" when (tmp_46_fu_682_p4 = ap_const_lv7_0) else "0";

    internal_ap_ready_assign_proc : process(arr1_rows_out_full_n, arr1_cols_out_full_n, ap_CS_fsm_state16, ap_predicate_op339_write_state16)
    begin
        if ((not((((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_cols_out_full_n = ap_const_logic_0)) or ((ap_predicate_op339_write_state16 = ap_const_boolean_1) and (arr1_rows_out_full_n = ap_const_logic_0)))) and (ap_predicate_op339_write_state16 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ireg_V_1_fu_567_p1 <= d_assign_fu_387_p1;
    ireg_V_fu_531_p1 <= d_assign_3_fu_383_p1;
    j_1_fu_1957_p2 <= std_logic_vector(unsigned(ap_phi_mux_j5_i_i_phi_fu_322_p4) + unsigned(ap_const_lv17_1));
    j_fu_2542_p2 <= std_logic_vector(unsigned(ap_phi_mux_j_i_i_phi_fu_334_p4) + unsigned(ap_const_lv17_1));
    man_V_1_fu_617_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_46_fu_613_p1));
    man_V_2_fu_623_p3 <= 
        man_V_1_fu_617_p2 when (isneg_reg_2815(0) = '1') else 
        p_Result_46_fu_613_p1;
    man_V_4_fu_835_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_47_fu_831_p1));
    man_V_5_fu_841_p3 <= 
        man_V_4_fu_835_p2 when (isneg_1_reg_2837(0) = '1') else 
        p_Result_47_fu_831_p1;
    notrhs_fu_2723_p2 <= "1" when (signed(r0_fu_2636_p1) < signed(rows_reg_2859)) else "0";
    or_cond1069_not_i_i_fu_2728_p2 <= (rev1_fu_2717_p2 and notrhs_fu_2723_p2);
    or_cond1074_not_i_i_fu_2129_p2 <= (or_cond2_i_i_fu_2123_p2 xor ap_const_lv1_1);
    or_cond1_i_i_fu_2739_p2 <= (tmp_104_i_i_fu_2734_p2 and or_cond1069_not_i_i_fu_2728_p2);
    or_cond2_i_i_fu_2123_p2 <= (tmp_103_fu_2115_p3 or rev_fu_2103_p2);
    or_cond3_i_i_fu_2140_p2 <= (tmp_112_i_i_fu_2135_p2 and or_cond1074_not_i_i_fu_2129_p2);
    p_0156_i_i_fu_712_p3 <= 
        ap_const_lv32_FFFFFFFF when (isneg_reg_2815(0) = '1') else 
        ap_const_lv32_0;
    p_0165_i_i_fu_930_p3 <= 
        ap_const_lv32_FFFFFFFF when (isneg_1_reg_2837(0) = '1') else 
        ap_const_lv32_0;
    p_10_i_i_fu_2683_p3 <= 
        ret_V_19_fu_2649_p4 when (tmp_102_i_i_fu_2671_p2(0) = '1') else 
        ret_V_20_fu_2677_p2;
    p_11_i_i_fu_2076_p3 <= 
        ret_V_23_reg_3125 when (tmp_110_i_i_fu_2066_p2(0) = '1') else 
        ret_V_24_fu_2071_p2;
    p_13_i_i_fu_1334_p3 <= 
        p_4_i_i_fu_1326_p3 when (tmp_72_fu_1302_p3(0) = '1') else 
        ret_V_9_fu_1292_p4;
    p_14_i_i_fu_1419_p3 <= 
        p_5_i_i_fu_1411_p3 when (tmp_75_fu_1387_p3(0) = '1') else 
        ret_V_11_fu_1377_p4;
    p_15_i_i_fu_1509_p3 <= 
        p_6_i_i_fu_1501_p3 when (tmp_78_fu_1477_p3(0) = '1') else 
        ret_V_13_fu_1467_p4;
    p_16_i_i_fu_1594_p3 <= 
        p_7_i_i_fu_1586_p3 when (tmp_81_fu_1562_p3(0) = '1') else 
        ret_V_15_fu_1552_p4;
    p_17_i_i_fu_2628_p3 <= 
        p_8_i_i_fu_2620_p3 when (tmp_93_fu_2596_p3(0) = '1') else 
        ret_V_17_fu_2586_p4;
    p_18_i_i_fu_2044_p3 <= 
        p_9_i_i_fu_2037_p3 when (tmp_99_fu_2020_p3(0) = '1') else 
        ret_V_21_reg_3113;
    p_19_i_i_fu_2691_p3 <= 
        p_10_i_i_fu_2683_p3 when (tmp_95_fu_2659_p3(0) = '1') else 
        ret_V_19_fu_2649_p4;
    p_1_i_i_fu_1156_p3 <= 
        p_i_i_fu_1148_p3 when (tmp_60_fu_1124_p3(0) = '1') else 
        ret_V_fu_1114_p4;
    p_20_i_i_fu_2083_p3 <= 
        p_11_i_i_fu_2076_p3 when (tmp_101_fu_2059_p3(0) = '1') else 
        ret_V_23_reg_3125;
    p_2_i_i_fu_1245_p3 <= 
        p_3_i_i_fu_1237_p3 when (tmp_68_fu_1213_p3(0) = '1') else 
        ret_V_7_fu_1203_p4;
    p_3_i_i_fu_1237_p3 <= 
        ret_V_7_fu_1203_p4 when (tmp_76_i_i_fu_1225_p2(0) = '1') else 
        ret_V_8_fu_1231_p2;
    p_4_i_i_fu_1326_p3 <= 
        ret_V_9_fu_1292_p4 when (tmp_77_i_i_fu_1314_p2(0) = '1') else 
        ret_V_10_fu_1320_p2;
    p_5_i_i_fu_1411_p3 <= 
        ret_V_11_fu_1377_p4 when (tmp_78_i_i_fu_1399_p2(0) = '1') else 
        ret_V_12_fu_1405_p2;
    p_6_i_i_fu_1501_p3 <= 
        ret_V_13_fu_1467_p4 when (tmp_79_i_i_fu_1489_p2(0) = '1') else 
        ret_V_14_fu_1495_p2;
    p_7_i_i_fu_1586_p3 <= 
        ret_V_15_fu_1552_p4 when (tmp_80_i_i_fu_1574_p2(0) = '1') else 
        ret_V_16_fu_1580_p2;
    p_8_i_i_fu_2620_p3 <= 
        ret_V_17_fu_2586_p4 when (tmp_100_i_i_fu_2608_p2(0) = '1') else 
        ret_V_18_fu_2614_p2;
    p_9_i_i_fu_2037_p3 <= 
        ret_V_21_reg_3113 when (tmp_105_i_i_fu_2027_p2(0) = '1') else 
        ret_V_22_fu_2032_p2;
    p_Result_41_fu_1183_p5 <= (p_Val2_29_fu_1168_p2(31 downto 16) & ap_const_lv16_0);
    p_Result_42_fu_1272_p5 <= (p_Val2_31_fu_1257_p2(31 downto 16) & ap_const_lv16_0);
    p_Result_43_fu_1357_p5 <= (p_Val2_33_fu_1342_p2(31 downto 16) & ap_const_lv16_0);
    p_Result_44_fu_1447_p5 <= (p_Val2_35_fu_1431_p2(31 downto 16) & ap_const_lv16_0);
    p_Result_45_fu_1532_p5 <= (p_Val2_37_fu_1517_p2(31 downto 16) & ap_const_lv16_0);
    p_Result_46_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_i_i_fu_606_p3),54));
    p_Result_47_fu_831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_i_i_fu_824_p3),54));
    p_Result_s_fu_1094_p5 <= (p_Val2_27_fu_1079_p2(31 downto 16) & ap_const_lv16_0);
    p_Val2_10_i_i_fu_2567_p0 <= x_cast_i_i_fu_2553_p1(17 - 1 downto 0);
    p_Val2_10_i_i_fu_2567_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_10_i_i_fu_2567_p0) * signed(cos_t_V_reg_2877))), 32));
    p_Val2_13_i_i_fu_1982_p0 <= x_1_cast_i_i_fu_1968_p1(17 - 1 downto 0);
    p_Val2_13_i_i_fu_1982_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_13_i_i_fu_1982_p0) * signed(cos_t_V_reg_2877))), 32));
    p_Val2_19_i_i_fu_1074_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(i_op_assign_2_fu_1064_p2) * signed(sin_t_V_reg_2887))), 32));
    p_Val2_20_i_i_fu_1427_p2 <= std_logic_vector(unsigned(p_Val2_i_i_reg_2903) - unsigned(p_Val2_19_i_i_reg_2925));
    p_Val2_26_i_i_fu_1930_p0 <= y_cast_i_i_fu_1926_p1(17 - 1 downto 0);
    p_Val2_26_i_i_fu_1930_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_26_i_i_fu_1930_p0) * signed(cos_t_V_reg_2877))), 32));
    p_Val2_27_fu_1079_p2 <= std_logic_vector(unsigned(ap_const_lv32_8000) + unsigned(p_Val2_i_i_reg_2903));
    p_Val2_28_fu_1106_p3 <= 
        p_Val2_27_fu_1079_p2 when (tmp_i_i3_fu_1088_p2(0) = '1') else 
        p_Result_s_fu_1094_p5;
    p_Val2_29_fu_1168_p2 <= std_logic_vector(unsigned(ap_const_lv32_8000) + unsigned(p_Val2_2_i_i_reg_2909));
    p_Val2_2_i_i_fu_1049_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(i_op_assign_fu_1039_p2) * signed(sin_t_V_reg_2887))), 32));
    p_Val2_30_fu_1195_p3 <= 
        p_Val2_29_fu_1168_p2 when (tmp_i_i5_fu_1177_p2(0) = '1') else 
        p_Result_41_fu_1183_p5;
    p_Val2_30_i_i_fu_1972_p0 <= x_1_cast_i_i_fu_1968_p1(17 - 1 downto 0);
    p_Val2_30_i_i_fu_1972_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_30_i_i_fu_1972_p0) * signed(sin_t_V_reg_2887))), 32));
    p_Val2_31_fu_1257_p2 <= std_logic_vector(unsigned(ap_const_lv32_8000) + unsigned(p_Val2_3_i_i_reg_2915));
    p_Val2_32_fu_1284_p3 <= 
        p_Val2_31_fu_1257_p2 when (tmp_i_i9_fu_1266_p2(0) = '1') else 
        p_Result_42_fu_1272_p5;
    p_Val2_33_fu_1342_p2 <= std_logic_vector(unsigned(ap_const_lv32_8000) + unsigned(p_Val2_5_i_i_reg_2920));
    p_Val2_34_fu_1369_p3 <= 
        p_Val2_33_fu_1342_p2 when (tmp_i_i1_fu_1351_p2(0) = '1') else 
        p_Result_43_fu_1357_p5;
    p_Val2_34_i_i_fu_2351_p2 <= std_logic_vector(unsigned(ap_const_lv32_10000) - unsigned(p_Val2_44_reg_3141));
    p_Val2_35_fu_1431_p2 <= std_logic_vector(unsigned(ap_const_lv32_8000) + unsigned(p_Val2_20_i_i_fu_1427_p2));
    p_Val2_36_fu_1459_p3 <= 
        p_Val2_35_fu_1431_p2 when (tmp_i_i2_fu_1441_p2(0) = '1') else 
        p_Result_44_fu_1447_p5;
    p_Val2_37_fu_1517_p2 <= std_logic_vector(unsigned(p_Val2_2_i_i_reg_2909) + unsigned(p_Val2_33_fu_1342_p2));
    p_Val2_37_i_i_fu_2356_p2 <= std_logic_vector(unsigned(ap_const_lv32_10000) - unsigned(p_Val2_46_reg_3146));
    p_Val2_38_fu_1544_p3 <= 
        p_Val2_37_fu_1517_p2 when (tmp_i_i4_fu_1526_p2(0) = '1') else 
        p_Result_45_fu_1532_p5;
    p_Val2_39_fu_2562_p2 <= std_logic_vector(unsigned(p_Val2_26_i_i_reg_3076) - unsigned(p_Val2_9_i_i_fu_2557_p2));
    p_Val2_3_fu_2572_p2 <= std_logic_vector(unsigned(p_Val2_6_i_i_reg_3081) + unsigned(p_Val2_10_i_i_fu_2567_p2));
    p_Val2_3_i_i_fu_1059_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(i_op_assign_1_fu_1054_p2) * signed(sin_t_V_reg_2887))), 32));
    p_Val2_42_fu_1977_p2 <= std_logic_vector(unsigned(p_Val2_7_i_i_reg_3051) - unsigned(p_Val2_30_i_i_fu_1972_p2));
    p_Val2_44_fu_2168_p2 <= std_logic_vector(unsigned(p_Val2_42_reg_3101) - unsigned(tmp_114_i_i_fu_2160_p3));
    p_Val2_46_fu_2181_p2 <= std_logic_vector(unsigned(p_Val2_4_reg_3107) - unsigned(tmp_116_i_i_fu_2173_p3));
    p_Val2_47_fu_2369_p0 <= OP2_V_cast_i_i_fu_2365_p1(32 - 1 downto 0);
    p_Val2_47_fu_2369_p1 <= OP1_V_cast_i_i_fu_2361_p1(32 - 1 downto 0);
    p_Val2_47_fu_2369_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_47_fu_2369_p0) * signed(p_Val2_47_fu_2369_p1))), 48));
    p_Val2_48_fu_2385_p0 <= OP2_V_4_cast_i_i_reg_3151(32 - 1 downto 0);
    p_Val2_48_fu_2385_p1 <= OP1_V_cast_i_i_fu_2361_p1(32 - 1 downto 0);
    p_Val2_48_fu_2385_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_48_fu_2385_p0) * signed(p_Val2_48_fu_2385_p1))), 48));
    p_Val2_49_fu_2400_p0 <= OP2_V_cast_i_i_fu_2365_p1(32 - 1 downto 0);
    p_Val2_49_fu_2400_p1 <= OP1_V_5_cast_i_i_reg_3156(32 - 1 downto 0);
    p_Val2_49_fu_2400_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_49_fu_2400_p0) * signed(p_Val2_49_fu_2400_p1))), 48));
    p_Val2_4_fu_1987_p2 <= std_logic_vector(unsigned(p_Val2_8_i_i_reg_3056) + unsigned(p_Val2_13_i_i_fu_1982_p2));
    p_Val2_50_fu_2194_p0 <= p_Val2_46_fu_2181_p2;
    p_Val2_50_fu_2194_p1 <= p_Val2_44_fu_2168_p2;
    p_Val2_50_fu_2194_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_50_fu_2194_p0) * signed(p_Val2_50_fu_2194_p1))), 48));
    p_Val2_5_i_i_fu_1069_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(i_op_assign_2_fu_1064_p2) * signed(cos_t_V_reg_2877))), 32));
    p_Val2_68_0_1_i_i_fu_2434_p1 <= p_Val2_68_0_1_i_i_fu_2434_p10(8 - 1 downto 0);
    p_Val2_68_0_1_i_i_fu_2434_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_val_load_2_reg_3211),32));
    p_Val2_68_0_1_i_i_fu_2434_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_120_i_i_reg_3196) * signed('0' &p_Val2_68_0_1_i_i_fu_2434_p1))), 32));
    p_Val2_68_0_i_i_fu_2426_p1 <= p_Val2_68_0_i_i_fu_2426_p10(8 - 1 downto 0);
    p_Val2_68_0_i_i_fu_2426_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_val_load_1_reg_3206),32));
    p_Val2_68_0_i_i_fu_2426_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_118_i_i_reg_3191) * signed('0' &p_Val2_68_0_i_i_fu_2426_p1))), 32));
    p_Val2_68_1_1_i_i_fu_2452_p1 <= p_Val2_68_1_1_i_i_fu_2452_p10(8 - 1 downto 0);
    p_Val2_68_1_1_i_i_fu_2452_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_val_q1),32));
    p_Val2_68_1_1_i_i_fu_2452_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_124_i_i_reg_3161) * signed('0' &p_Val2_68_1_1_i_i_fu_2452_p1))), 32));
    p_Val2_68_1_i_i_fu_2443_p1 <= p_Val2_68_1_i_i_fu_2443_p10(8 - 1 downto 0);
    p_Val2_68_1_i_i_fu_2443_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_val_q0),32));
    p_Val2_68_1_i_i_fu_2443_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(tmp_122_i_i_reg_3201) * signed('0' &p_Val2_68_1_i_i_fu_2443_p1))), 32));
    p_Val2_69_1_1_i_i_fu_2467_p2 <= std_logic_vector(unsigned(tmp32_reg_3236) + unsigned(tmp31_fu_2463_p2));
    p_Val2_6_i_i_fu_1935_p0 <= y_cast_i_i_fu_1926_p1(17 - 1 downto 0);
    p_Val2_6_i_i_fu_1935_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_6_i_i_fu_1935_p0) * signed(sin_t_V_reg_2887))), 32));
    p_Val2_7_i_i_fu_1888_p0 <= y_1_cast_i_i_fu_1884_p1(17 - 1 downto 0);
    p_Val2_7_i_i_fu_1888_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_7_i_i_fu_1888_p0) * signed(cos_t_V_reg_2877))), 32));
    p_Val2_8_i_i_fu_1893_p0 <= y_1_cast_i_i_fu_1884_p1(17 - 1 downto 0);
    p_Val2_8_i_i_fu_1893_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_8_i_i_fu_1893_p0) * signed(sin_t_V_reg_2887))), 32));
    p_Val2_9_i_i_fu_2557_p0 <= x_cast_i_i_fu_2553_p1(17 - 1 downto 0);
    p_Val2_9_i_i_fu_2557_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_9_i_i_fu_2557_p0) * signed(sin_t_V_reg_2887))), 32));
    p_Val2_i_i_fu_1044_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(i_op_assign_fu_1039_p2) * signed(cos_t_V_reg_2877))), 32));
    p_cols_fu_1810_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(tmp_90_cast_i_i_fu_1806_p1));
    p_i_i_fu_1148_p3 <= 
        ret_V_fu_1114_p4 when (tmp_75_i_i_fu_1136_p2(0) = '1') else 
        ret_V_6_fu_1142_p2;
    p_rows_fu_1794_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(tmp_89_cast_i_i_fu_1790_p1));
        r0_2_cast_i_i_fu_2055_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_18_i_i_fu_2044_p3),17));

        r0_2_fu_2051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_18_i_i_fu_2044_p3),32));

        r0_fu_2636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_17_i_i_fu_2628_p3),32));

        r1_cast_i_i_fu_2295_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r1_i_i_fu_2289_p2),32));

    r1_i_i_fu_2289_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(r0_2_cast_i_i_fu_2055_p1));
    r_V_6_fu_2643_p2 <= std_logic_vector(unsigned(ap_const_lv33_8000) + unsigned(tmp_101_i_i_fu_2640_p1));
    r_V_7_fu_2476_p2 <= std_logic_vector(unsigned(ap_const_lv33_8000) + unsigned(tmp_125_i_i_fu_2472_p1));
    r_V_fu_2580_p2 <= std_logic_vector(unsigned(ap_const_lv33_8000) + unsigned(tmp_98_i_i_fu_2577_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_10_fu_1320_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_9_fu_1292_p4));
    ret_V_11_fu_1377_p4 <= p_Val2_34_fu_1369_p3(31 downto 16);
    ret_V_12_fu_1405_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_11_fu_1377_p4));
    ret_V_13_fu_1467_p4 <= p_Val2_36_fu_1459_p3(31 downto 16);
    ret_V_14_fu_1495_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_13_fu_1467_p4));
    ret_V_15_fu_1552_p4 <= p_Val2_38_fu_1544_p3(31 downto 16);
    ret_V_16_fu_1580_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_15_fu_1552_p4));
    ret_V_17_fu_2586_p4 <= r_V_fu_2580_p2(32 downto 16);
    ret_V_18_fu_2614_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(ret_V_17_fu_2586_p4));
    ret_V_19_fu_2649_p4 <= r_V_6_fu_2643_p2(32 downto 16);
    ret_V_20_fu_2677_p2 <= std_logic_vector(unsigned(ap_const_lv17_1) + unsigned(ret_V_19_fu_2649_p4));
    ret_V_22_fu_2032_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_21_reg_3113));
    ret_V_24_fu_2071_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_23_reg_3125));
    ret_V_6_fu_1142_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_fu_1114_p4));
    ret_V_7_fu_1203_p4 <= p_Val2_30_fu_1195_p3(31 downto 16);
    ret_V_8_fu_1231_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(ret_V_7_fu_1203_p4));
    ret_V_9_fu_1292_p4 <= p_Val2_32_fu_1284_p3(31 downto 16);
    ret_V_fu_1114_p4 <= p_Val2_28_fu_1106_p3(31 downto 16);
    rev1_fu_2717_p2 <= (tmp_97_fu_2709_p3 xor ap_const_lv1_1);
    rev2_fu_2304_p2 <= (slt1_fu_2299_p2 xor ap_const_lv1_1);
    rev_fu_2103_p2 <= (slt_fu_2098_p2 xor ap_const_lv1_1);
    sel_tmp10_fu_801_p2 <= (sel_tmp21_demorgan_fu_795_p2 xor ap_const_lv1_1);
    sel_tmp11_fu_807_p2 <= (sel_tmp10_fu_801_p2 and icmp_fu_692_p2);
    sel_tmp12_fu_943_p2 <= (tmp_61_i_i_reg_2853 xor ap_const_lv1_1);
    sel_tmp13_fu_948_p2 <= (tmp_66_i_i_fu_884_p2 and sel_tmp12_fu_943_p2);
    sel_tmp14_fu_954_p3 <= 
        tmp_54_fu_890_p1 when (sel_tmp13_fu_948_p2(0) = '1') else 
        ap_const_lv32_0;
    sel_tmp15_fu_967_p2 <= (sel_tmp30_demorgan_fu_962_p2 xor ap_const_lv1_1);
    sel_tmp16_fu_973_p2 <= (tmp_63_i_i_fu_854_p2 and sel_tmp15_fu_967_p2);
    sel_tmp17_fu_979_p2 <= (tmp_68_i_i_fu_894_p2 xor ap_const_lv1_1);
    sel_tmp18_fu_985_p2 <= (sel_tmp17_fu_979_p2 and sel_tmp16_fu_973_p2);
    sel_tmp19_fu_991_p3 <= 
        p_0165_i_i_fu_930_p3 when (sel_tmp18_fu_985_p2(0) = '1') else 
        sel_tmp14_fu_954_p3;
    sel_tmp1_fu_725_p2 <= (tmp_45_i_i_reg_2831 xor ap_const_lv1_1);
    sel_tmp20_fu_999_p2 <= (tmp_68_i_i_fu_894_p2 and sel_tmp16_fu_973_p2);
    sel_tmp21_demorgan_fu_795_p2 <= (tmp_47_i_i_fu_636_p2 or sel_tmp6_demorgan_fu_744_p2);
    sel_tmp21_fu_1005_p3 <= 
        tmp_58_fu_926_p1 when (sel_tmp20_fu_999_p2(0) = '1') else 
        sel_tmp19_fu_991_p3;
    sel_tmp22_fu_1019_p2 <= (sel_tmp45_demorgan_fu_1013_p2 xor ap_const_lv1_1);
    sel_tmp23_fu_1025_p2 <= (sel_tmp22_fu_1019_p2 and icmp1_fu_910_p2);
    sel_tmp2_fu_730_p2 <= (tmp_50_i_i_fu_666_p2 and sel_tmp1_fu_725_p2);
    sel_tmp30_demorgan_fu_962_p2 <= (tmp_66_i_i_fu_884_p2 or tmp_61_i_i_reg_2853);
    sel_tmp3_fu_736_p3 <= 
        tmp_44_fu_672_p1 when (sel_tmp2_fu_730_p2(0) = '1') else 
        ap_const_lv32_0;
    sel_tmp45_demorgan_fu_1013_p2 <= (tmp_63_i_i_fu_854_p2 or sel_tmp30_demorgan_fu_962_p2);
    sel_tmp4_fu_781_p2 <= (tmp_52_i_i_fu_676_p2 and sel_tmp7_fu_755_p2);
    sel_tmp5_fu_787_p3 <= 
        tmp_47_fu_708_p1 when (sel_tmp4_fu_781_p2(0) = '1') else 
        sel_tmp_fu_773_p3;
    sel_tmp6_demorgan_fu_744_p2 <= (tmp_50_i_i_fu_666_p2 or tmp_45_i_i_reg_2831);
    sel_tmp6_fu_749_p2 <= (sel_tmp6_demorgan_fu_744_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_755_p2 <= (tmp_47_i_i_fu_636_p2 and sel_tmp6_fu_749_p2);
    sel_tmp8_fu_761_p2 <= (tmp_52_i_i_fu_676_p2 xor ap_const_lv1_1);
    sel_tmp9_fu_767_p2 <= (sel_tmp8_fu_761_p2 and sel_tmp7_fu_755_p2);
    sel_tmp_fu_773_p3 <= 
        p_0156_i_i_fu_712_p3 when (sel_tmp9_fu_767_p2(0) = '1') else 
        sel_tmp3_fu_736_p3;
        sh_amt_1_cast_i_i_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_fu_872_p3),32));

    sh_amt_1_fu_872_p3 <= 
        tmp_64_i_i_fu_860_p2 when (tmp_63_i_i_fu_854_p2(0) = '1') else 
        tmp_65_i_i_fu_866_p2;
        sh_amt_cast_i_i_fu_662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_654_p3),32));

    sh_amt_fu_654_p3 <= 
        tmp_48_i_i_fu_642_p2 when (tmp_47_i_i_fu_636_p2(0) = '1') else 
        tmp_49_i_i_fu_648_p2;
    sin_t_V_fu_1031_p3 <= 
        tmp_74_i_i_fu_937_p2 when (sel_tmp23_fu_1025_p2(0) = '1') else 
        sel_tmp21_fu_1005_p3;
    slt1_fu_2299_p2 <= "1" when (signed(r1_cast_i_i_fu_2295_p1) < signed(rows_reg_2859)) else "0";
    slt_fu_2098_p2 <= "1" when (signed(r0_2_fu_2051_p1) < signed(rows_reg_2859)) else "0";

    src_cols_blk_n_assign_proc : process(src_cols_empty_n, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            src_cols_blk_n <= src_cols_empty_n;
        else 
            src_cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_cols_read_assign_proc : process(src_rows_empty_n, src_cols_empty_n, ap_CS_fsm_state12)
    begin
        if ((not(((src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            src_cols_read <= ap_const_logic_1;
        else 
            src_cols_read <= ap_const_logic_0;
        end if; 
    end process;


    src_rows_blk_n_assign_proc : process(src_rows_empty_n, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            src_rows_blk_n <= src_rows_empty_n;
        else 
            src_rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_rows_read_assign_proc : process(src_rows_empty_n, src_cols_empty_n, ap_CS_fsm_state12)
    begin
        if ((not(((src_cols_empty_n = ap_const_logic_0) or (src_rows_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            src_rows_read <= ap_const_logic_1;
        else 
            src_rows_read <= ap_const_logic_0;
        end if; 
    end process;


    src_val_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_block_pp0_stage1, tmp_56_cast_fu_2243_p1, tmp_61_cast_fu_2415_p1, tmp_50_cast_fu_2781_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            src_val_address0 <= tmp_50_cast_fu_2781_p1(16 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_val_address0 <= tmp_61_cast_fu_2415_p1(16 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_val_address0 <= tmp_56_cast_fu_2243_p1(16 - 1 downto 0);
        else 
            src_val_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    src_val_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_block_pp0_stage1, tmp_57_cast_fu_2284_p1, tmp_62_cast_fu_2419_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            src_val_address1 <= tmp_62_cast_fu_2419_p1(16 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            src_val_address1 <= tmp_57_cast_fu_2284_p1(16 - 1 downto 0);
        else 
            src_val_address1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    src_val_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            src_val_ce0 <= ap_const_logic_1;
        else 
            src_val_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    src_val_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_enable_reg_pp0_iter1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            src_val_ce1 <= ap_const_logic_1;
        else 
            src_val_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp31_fu_2463_p2 <= std_logic_vector(unsigned(p_Val2_68_0_i_i_reg_3226) + unsigned(p_Val2_68_0_1_i_i_reg_3231));
    tmp32_fu_2457_p2 <= std_logic_vector(unsigned(p_Val2_68_1_i_i_fu_2443_p2) + unsigned(p_Val2_68_1_1_i_i_fu_2452_p2));
    tmp_100_fu_2002_p1 <= p_Val2_42_fu_1977_p2(16 - 1 downto 0);
    tmp_100_i_i_fu_2608_p2 <= "1" when (tmp_94_fu_2604_p1 = ap_const_lv16_0) else "0";
    tmp_101_fu_2059_p3 <= p_Val2_4_reg_3107(31 downto 31);
        tmp_101_i_i_fu_2640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_reg_3255),33));

    tmp_102_fu_2016_p1 <= p_Val2_4_fu_1987_p2(16 - 1 downto 0);
    tmp_102_i_i_fu_2671_p2 <= "1" when (tmp_96_fu_2667_p1 = ap_const_lv16_0) else "0";
    tmp_103_fu_2115_p3 <= tmp_39_fu_2109_p2(15 downto 15);
    tmp_104_fu_2210_p1 <= rows_reg_2859(10 - 1 downto 0);
    tmp_104_i_i_fu_2734_p2 <= "1" when (signed(c0_fu_2699_p1) < signed(cols_reg_2869)) else "0";
    tmp_105_fu_2213_p1 <= p_18_i_i_fu_2044_p3(10 - 1 downto 0);
    tmp_105_i_i_fu_2027_p2 <= "1" when (tmp_100_reg_3120 = ap_const_lv16_0) else "0";
    tmp_106_fu_2217_p3 <= 
        tmp_104_fu_2210_p1 when (rev_fu_2103_p2(0) = '1') else 
        tmp_105_fu_2213_p1;
        tmp_106_i_i_cast_fu_2759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_19_i_i_fu_2691_p3),18));

        tmp_107_fu_2263_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(c1_0_1_i_i_fu_2248_p2),18));

    tmp_108_fu_2267_p1 <= i_op_assign_reg_2898(18 - 1 downto 0);
    tmp_108_i_i_cast_fu_2786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_i_i_reg_330),18));
    tmp_109_fu_2270_p3 <= 
        tmp_107_fu_2263_p1 when (tmp_209_0_1_i_i_fu_2258_p2(0) = '1') else 
        tmp_108_fu_2267_p1;
    tmp_109_i_i_cast_fu_2745_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_i_i_reg_330),18));
    tmp_10_fu_1852_p2 <= std_logic_vector(unsigned(tmp_9_fu_1848_p1) + unsigned(ap_const_lv17_1));
    tmp_110_fu_2310_p1 <= r1_i_i_fu_2289_p2(10 - 1 downto 0);
    tmp_110_i_i_fu_2066_p2 <= "1" when (tmp_102_reg_3132 = ap_const_lv16_0) else "0";
    tmp_111_fu_2314_p3 <= 
        tmp_104_fu_2210_p1 when (rev2_fu_2304_p2(0) = '1') else 
        tmp_110_fu_2310_p1;
    tmp_112_fu_2482_p3 <= r_V_7_fu_2476_p2(32 downto 32);
    tmp_112_i_i_fu_2135_p2 <= "1" when (signed(c0_2_fu_2090_p1) < signed(cols_reg_2869)) else "0";
    tmp_113_fu_2490_p1 <= r_V_7_fu_2476_p2(16 - 1 downto 0);
    tmp_114_i_i_fu_2160_p3 <= (p_18_i_i_fu_2044_p3 & ap_const_lv16_0);
    tmp_116_i_i_fu_2173_p3 <= (p_20_i_i_fu_2083_p3 & ap_const_lv16_0);
        tmp_125_i_i_fu_2472_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_69_1_1_i_i_fu_2467_p2),33));

    tmp_126_i_i_cast_fu_2146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j5_i_i_reg_318),18));
    tmp_127_i_i_fu_2494_p2 <= "1" when (tmp_113_fu_2490_p1 = ap_const_lv16_0) else "0";
    tmp_129_i_i_cast_fu_2342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j5_i_i_reg_318),18));
    tmp_16_fu_1858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_525_p2),17));
    tmp_17_fu_1862_p2 <= std_logic_vector(unsigned(tmp_16_fu_1858_p1) + unsigned(ap_const_lv17_1));
    tmp_209_0_1_i_i_fu_2258_p2 <= "1" when (signed(c1_0_1_cast_i_i_fu_2254_p1) < signed(cols_reg_2869)) else "0";
        tmp_211_0_i_i_cast_fu_2233_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_20_i_i_fu_2083_p3),18));

    tmp_24_fu_1828_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_455_p2),17));
    tmp_25_fu_1832_p2 <= std_logic_vector(unsigned(tmp_24_fu_1828_p1) + unsigned(ap_const_lv17_1));
    tmp_32_fu_1838_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_525_p2),17));
    tmp_33_fu_535_p1 <= ireg_V_fu_531_p1(63 - 1 downto 0);
    tmp_34_fu_1842_p2 <= std_logic_vector(unsigned(tmp_32_fu_1838_p1) + unsigned(ap_const_lv17_1));
    tmp_35_fu_2703_p2 <= (p_19_i_i_fu_2691_p3 or p_17_i_i_fu_2628_p3);
    tmp_36_fu_2775_p2 <= std_logic_vector(unsigned(tmp_49_cast_fu_2767_p3) + unsigned(tmp_106_i_i_cast_fu_2759_p1));
    tmp_36_i_i_fu_606_p3 <= (ap_const_lv1_1 & tmp_40_reg_2826);
    tmp_37_fu_2790_p2 <= std_logic_vector(unsigned(tmp_44_cast_reg_3086) + unsigned(tmp_108_i_i_cast_fu_2786_p1));
    tmp_37_i_i_fu_824_p3 <= (ap_const_lv1_1 & tmp_53_reg_2848);
    tmp_38_fu_2749_p2 <= std_logic_vector(unsigned(tmp_44_cast_reg_3086) + unsigned(tmp_109_i_i_cast_fu_2745_p1));
    tmp_39_fu_2109_p2 <= (p_20_i_i_fu_2083_p3 or p_18_i_i_fu_2044_p3);
    tmp_40_fu_557_p1 <= ireg_V_fu_531_p1(52 - 1 downto 0);
    tmp_41_fu_2500_p4 <= r_V_7_fu_2476_p2(23 downto 16);
    tmp_42_fu_2510_p2 <= std_logic_vector(unsigned(ap_const_lv8_1) + unsigned(tmp_41_fu_2500_p4));
    tmp_43_fu_2516_p3 <= 
        tmp_41_fu_2500_p4 when (tmp_127_i_i_fu_2494_p2(0) = '1') else 
        tmp_42_fu_2510_p2;
    tmp_44_cast_fu_1944_p3 <= (tmp_91_fu_1940_p1 & ap_const_lv8_0);
    tmp_44_fu_672_p1 <= man_V_2_fu_623_p3(32 - 1 downto 0);
    tmp_45_fu_2524_p3 <= 
        tmp_43_fu_2516_p3 when (tmp_112_fu_2482_p3(0) = '1') else 
        tmp_41_fu_2500_p4;
    tmp_45_i_i_fu_561_p2 <= "1" when (tmp_33_fu_535_p1 = ap_const_lv63_0) else "0";
    tmp_46_fu_682_p4 <= sh_amt_fu_654_p3(11 downto 5);
    tmp_47_cast_fu_1902_p3 <= (tmp_92_fu_1898_p1 & ap_const_lv8_0);
    tmp_47_fu_708_p1 <= tmp_56_i_i_fu_702_p2(32 - 1 downto 0);
    tmp_47_i_i_fu_636_p2 <= "1" when (signed(F2_fu_630_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_48_fu_571_p1 <= ireg_V_1_fu_567_p1(63 - 1 downto 0);
    tmp_48_i_i_fu_642_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(F2_fu_630_p2));
    tmp_49_cast_fu_2767_p3 <= (tmp_98_fu_2763_p1 & ap_const_lv8_0);
    tmp_49_fu_2237_p2 <= std_logic_vector(signed(tmp_211_0_i_i_cast_fu_2233_p1) + signed(tmp_55_cast_fu_2225_p3));
    tmp_49_i_i_fu_648_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_fu_630_p2));
        tmp_50_cast_fu_2781_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_36_fu_2775_p2),64));

    tmp_50_fu_2278_p2 <= std_logic_vector(unsigned(tmp_109_fu_2270_p3) + unsigned(tmp_55_cast_fu_2225_p3));
    tmp_50_i_i_fu_666_p2 <= "1" when (F2_fu_630_p2 = ap_const_lv12_10) else "0";
    tmp_51_cast_fu_2795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_reg_3269),64));
    tmp_51_fu_2330_p2 <= std_logic_vector(signed(tmp_211_0_i_i_cast_fu_2233_p1) + signed(tmp_60_cast_fu_2322_p3));
    tmp_52_cast_fu_2754_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_2749_p2),64));
    tmp_52_fu_2336_p2 <= std_logic_vector(unsigned(tmp_109_fu_2270_p3) + unsigned(tmp_60_cast_fu_2322_p3));
    tmp_52_i_i_fu_676_p2 <= "1" when (unsigned(sh_amt_fu_654_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_53_fu_593_p1 <= ireg_V_1_fu_567_p1(52 - 1 downto 0);
    tmp_54_fu_890_p1 <= man_V_5_fu_841_p3(32 - 1 downto 0);
    tmp_55_cast_fu_2225_p3 <= (tmp_106_fu_2217_p3 & ap_const_lv8_0);
    tmp_55_fu_900_p4 <= sh_amt_1_fu_872_p3(11 downto 5);
    tmp_55_i_i_fu_698_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_cast_i_i_fu_662_p1),54));
        tmp_56_cast_fu_2243_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_49_fu_2237_p2),64));

    tmp_56_fu_2346_p2 <= std_logic_vector(unsigned(tmp_129_i_i_cast_fu_2342_p1) + unsigned(tmp_47_cast_reg_3061));
    tmp_56_i_i_fu_702_p2 <= std_logic_vector(shift_right(signed(man_V_2_fu_623_p3),to_integer(unsigned('0' & tmp_55_i_i_fu_698_p1(31-1 downto 0)))));
        tmp_57_cast_fu_2284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_50_fu_2278_p2),64));

    tmp_57_fu_2150_p2 <= std_logic_vector(unsigned(tmp_47_cast_reg_3061) + unsigned(tmp_126_i_i_cast_fu_2146_p1));
    tmp_58_fu_926_p1 <= tmp_72_i_i_fu_920_p2(32 - 1 downto 0);
    tmp_58_i_i_fu_719_p2 <= std_logic_vector(shift_left(unsigned(tmp_44_fu_672_p1),to_integer(unsigned('0' & sh_amt_cast_i_i_fu_662_p1(31-1 downto 0)))));
    tmp_59_fu_1084_p1 <= p_Val2_27_fu_1079_p2(16 - 1 downto 0);
    tmp_59_i_i_fu_821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_1_reg_2843),12));
    tmp_60_cast_fu_2322_p3 <= (tmp_111_fu_2314_p3 & ap_const_lv8_0);
    tmp_60_fu_1124_p3 <= p_Val2_28_fu_1106_p3(31 downto 31);
        tmp_61_cast_fu_2415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_51_reg_3176),64));

    tmp_61_i_i_fu_597_p2 <= "1" when (tmp_48_fu_571_p1 = ap_const_lv63_0) else "0";
        tmp_62_cast_fu_2419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_52_reg_3181),64));

    tmp_63_cast_fu_2533_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_reg_3186_pp0_iter1_reg),64));
    tmp_63_i_i_fu_854_p2 <= "1" when (signed(F2_1_fu_848_p2) > signed(ap_const_lv12_10)) else "0";
    tmp_64_cast_fu_2155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_2150_p2),64));
    tmp_64_i_i_fu_860_p2 <= std_logic_vector(signed(ap_const_lv12_FF0) + signed(F2_1_fu_848_p2));
    tmp_65_fu_1132_p1 <= p_Val2_28_fu_1106_p3(16 - 1 downto 0);
    tmp_65_i_i_fu_866_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) - unsigned(F2_1_fu_848_p2));
    tmp_66_fu_1164_p1 <= p_1_i_i_fu_1156_p3(15 - 1 downto 0);
    tmp_66_i_i_fu_884_p2 <= "1" when (F2_1_fu_848_p2 = ap_const_lv12_10) else "0";
    tmp_67_fu_1173_p1 <= p_Val2_29_fu_1168_p2(16 - 1 downto 0);
    tmp_68_fu_1213_p3 <= p_Val2_30_fu_1195_p3(31 downto 31);
    tmp_68_i_i_fu_894_p2 <= "1" when (unsigned(sh_amt_1_fu_872_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_69_fu_1221_p1 <= p_Val2_30_fu_1195_p3(16 - 1 downto 0);
    tmp_70_fu_1253_p1 <= p_2_i_i_fu_1245_p3(15 - 1 downto 0);
    tmp_71_fu_1262_p1 <= p_Val2_31_fu_1257_p2(16 - 1 downto 0);
    tmp_71_i_i_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sh_amt_1_cast_i_i_fu_880_p1),54));
    tmp_72_fu_1302_p3 <= p_Val2_32_fu_1284_p3(31 downto 31);
    tmp_72_i_i_fu_920_p2 <= std_logic_vector(shift_right(signed(man_V_5_fu_841_p3),to_integer(unsigned('0' & tmp_71_i_i_fu_916_p1(31-1 downto 0)))));
    tmp_73_fu_1310_p1 <= p_Val2_32_fu_1284_p3(16 - 1 downto 0);
    tmp_74_fu_1347_p1 <= p_Val2_33_fu_1342_p2(16 - 1 downto 0);
    tmp_74_i_i_fu_937_p2 <= std_logic_vector(shift_left(unsigned(tmp_54_fu_890_p1),to_integer(unsigned('0' & sh_amt_1_cast_i_i_fu_880_p1(31-1 downto 0)))));
    tmp_75_fu_1387_p3 <= p_Val2_34_fu_1369_p3(31 downto 31);
    tmp_75_i_i_fu_1136_p2 <= "1" when (tmp_65_fu_1132_p1 = ap_const_lv16_0) else "0";
    tmp_76_fu_1395_p1 <= p_Val2_34_fu_1369_p3(16 - 1 downto 0);
    tmp_76_i_i_fu_1225_p2 <= "1" when (tmp_69_fu_1221_p1 = ap_const_lv16_0) else "0";
    tmp_77_fu_1437_p1 <= p_Val2_35_fu_1431_p2(16 - 1 downto 0);
    tmp_77_i_i_fu_1314_p2 <= "1" when (tmp_73_fu_1310_p1 = ap_const_lv16_0) else "0";
    tmp_78_fu_1477_p3 <= p_Val2_36_fu_1459_p3(31 downto 31);
    tmp_78_i_i_fu_1399_p2 <= "1" when (tmp_76_fu_1395_p1 = ap_const_lv16_0) else "0";
    tmp_79_fu_1485_p1 <= p_Val2_36_fu_1459_p3(16 - 1 downto 0);
    tmp_79_i_i_fu_1489_p2 <= "1" when (tmp_79_fu_1485_p1 = ap_const_lv16_0) else "0";
    tmp_80_fu_1522_p1 <= p_Val2_37_fu_1517_p2(16 - 1 downto 0);
    tmp_80_i_i_fu_1574_p2 <= "1" when (tmp_82_fu_1570_p1 = ap_const_lv16_0) else "0";
    tmp_81_fu_1562_p3 <= p_Val2_38_fu_1544_p3(31 downto 31);
    tmp_82_fu_1570_p1 <= p_Val2_38_fu_1544_p3(16 - 1 downto 0);
    tmp_83_fu_1602_p3 <= p_1_i_i_fu_1156_p3(15 downto 15);
    tmp_84_fu_1727_p1 <= y_assign_2_fu_1721_p3(15 - 1 downto 0);
    tmp_85_fu_1618_p3 <= p_2_i_i_fu_1245_p3(15 downto 15);
    tmp_86_fu_1762_p1 <= y_assign_3_fu_1756_p3(15 - 1 downto 0);
    tmp_89_cast_i_i_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_89_i_i_fu_1784_p2),17));
    tmp_89_i_i_fu_1784_p2 <= std_logic_vector(unsigned(tmp_i91_cast_i_i_fu_1744_p1) - unsigned(x_min_fu_1662_p3));
    tmp_90_cast_i_i_fu_1806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_90_i_i_fu_1800_p2),17));
    tmp_90_i_i_fu_1800_p2 <= std_logic_vector(unsigned(tmp_i97_cast_i_i_fu_1779_p1) - unsigned(y_min_fu_1702_p3));
    tmp_91_fu_1940_p1 <= i_i_i_reg_307(10 - 1 downto 0);
    tmp_91_i_i_fu_1816_p2 <= "1" when (method = ap_const_lv2_0) else "0";
    tmp_92_fu_1898_p1 <= i4_i_i_reg_296(10 - 1 downto 0);
    tmp_93_fu_2596_p3 <= r_V_fu_2580_p2(32 downto 32);
    tmp_93_i_i_fu_1822_p2 <= "1" when (method = ap_const_lv2_1) else "0";
    tmp_94_fu_2604_p1 <= r_V_fu_2580_p2(16 - 1 downto 0);
    tmp_95_fu_2659_p3 <= r_V_6_fu_2643_p2(32 downto 32);
    tmp_96_fu_2667_p1 <= r_V_6_fu_2643_p2(16 - 1 downto 0);
    tmp_97_fu_2709_p3 <= tmp_35_fu_2703_p2(16 downto 16);
    tmp_98_fu_2763_p1 <= p_17_i_i_fu_2628_p3(10 - 1 downto 0);
        tmp_98_i_i_fu_2577_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_39_reg_3250),33));

    tmp_99_fu_2020_p3 <= p_Val2_42_reg_3101(31 downto 31);
    tmp_9_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_455_p2),17));
    tmp_i76_i_i_fu_1646_p2 <= "1" when (signed(p_13_i_i_reg_2944) < signed(p_15_i_i_reg_2962)) else "0";
    tmp_i78_i_i_fu_1656_p2 <= "1" when (signed(x_assign_1_fu_1639_p3) < signed(y_assign_fu_1650_p3)) else "0";
        tmp_i79_cast_i_i_fu_1670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_min_fu_1662_p3),17));

    tmp_i80_i_i_fu_1674_p2 <= "1" when (signed(p_2_i_i_reg_2937) > signed(ap_const_lv16_0)) else "0";
    tmp_i82_i_i_fu_1686_p2 <= "1" when (signed(p_14_i_i_reg_2953) < signed(p_16_i_i_reg_2971)) else "0";
    tmp_i84_i_i_fu_1696_p2 <= "1" when (signed(x_assign_2_fu_1679_p3) < signed(y_assign_1_fu_1690_p3)) else "0";
        tmp_i85_cast_i_i_fu_1710_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_min_fu_1702_p3),17));

    tmp_i87_cast_i_i_fu_1714_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_assign_3_reg_2980),16));
    tmp_i88_i_i_fu_1717_p2 <= "1" when (signed(p_13_i_i_reg_2944) > signed(p_15_i_i_reg_2962)) else "0";
    tmp_i90_i_i_fu_1731_p2 <= "1" when (signed(tmp_i87_cast_i_i_fu_1714_p1) > signed(y_assign_2_fu_1721_p3)) else "0";
    tmp_i91_cast_i_i_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_max_fu_1737_p3),16));
    tmp_i93_cast_i_i_fu_1749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_assign_4_reg_2986),16));
    tmp_i94_i_i_fu_1752_p2 <= "1" when (signed(p_14_i_i_reg_2953) > signed(p_16_i_i_reg_2971)) else "0";
    tmp_i96_i_i_fu_1766_p2 <= "1" when (signed(tmp_i93_cast_i_i_fu_1749_p1) > signed(y_assign_3_fu_1756_p3)) else "0";
    tmp_i97_cast_i_i_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_max_fu_1772_p3),16));
    tmp_i_i1_fu_1351_p2 <= "1" when (tmp_74_fu_1347_p1 = ap_const_lv16_0) else "0";
    tmp_i_i2_fu_1441_p2 <= "1" when (tmp_77_fu_1437_p1 = ap_const_lv16_0) else "0";
    tmp_i_i3_fu_1088_p2 <= "1" when (tmp_59_fu_1084_p1 = ap_const_lv16_0) else "0";
    tmp_i_i4_fu_1526_p2 <= "1" when (tmp_80_fu_1522_p1 = ap_const_lv16_0) else "0";
    tmp_i_i5_fu_1177_p2 <= "1" when (tmp_67_fu_1173_p1 = ap_const_lv16_0) else "0";
    tmp_i_i9_fu_1266_p2 <= "1" when (tmp_71_fu_1262_p1 = ap_const_lv16_0) else "0";
    tmp_i_i_132_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_tmp_V_reg_2821),12));
    tmp_i_i_i_fu_1634_p2 <= "1" when (signed(p_1_i_i_reg_2930) > signed(ap_const_lv16_0)) else "0";
        x_1_cast_i_i_fu_1968_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_1_fu_1963_p2),32));

    x_1_fu_1963_p2 <= std_logic_vector(signed(tmp_i79_cast_i_i_reg_2992) + signed(ap_phi_mux_j5_i_i_phi_fu_322_p4));
    x_assign_1_fu_1639_p3 <= 
        ap_const_lv16_0 when (tmp_i_i_i_fu_1634_p2(0) = '1') else 
        p_1_i_i_reg_2930;
    x_assign_2_fu_1679_p3 <= 
        ap_const_lv16_0 when (tmp_i80_i_i_fu_1674_p2(0) = '1') else 
        p_2_i_i_reg_2937;
    x_assign_3_fu_1610_p3 <= 
        ap_const_lv15_0 when (tmp_83_fu_1602_p3(0) = '1') else 
        tmp_66_fu_1164_p1;
    x_assign_4_fu_1626_p3 <= 
        ap_const_lv15_0 when (tmp_85_fu_1618_p3(0) = '1') else 
        tmp_70_fu_1253_p1;
        x_cast_i_i_fu_2553_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_fu_2548_p2),32));

    x_fu_2548_p2 <= std_logic_vector(signed(tmp_i79_cast_i_i_reg_2992) + signed(ap_phi_mux_j_i_i_phi_fu_334_p4));
    x_max_fu_1737_p3 <= 
        x_assign_3_reg_2980 when (tmp_i90_i_i_fu_1731_p2(0) = '1') else 
        tmp_84_fu_1727_p1;
    x_min_fu_1662_p3 <= 
        x_assign_1_fu_1639_p3 when (tmp_i78_i_i_fu_1656_p2(0) = '1') else 
        y_assign_fu_1650_p3;
        y_1_cast_i_i_fu_1884_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_1_fu_1879_p2),32));

    y_1_fu_1879_p2 <= std_logic_vector(signed(tmp_i85_cast_i_i_reg_2998) + signed(i4_i_i_reg_296));
    y_assign_1_fu_1690_p3 <= 
        p_14_i_i_reg_2953 when (tmp_i82_i_i_fu_1686_p2(0) = '1') else 
        p_16_i_i_reg_2971;
    y_assign_2_fu_1721_p3 <= 
        p_13_i_i_reg_2944 when (tmp_i88_i_i_fu_1717_p2(0) = '1') else 
        p_15_i_i_reg_2962;
    y_assign_3_fu_1756_p3 <= 
        p_14_i_i_reg_2953 when (tmp_i94_i_i_fu_1752_p2(0) = '1') else 
        p_16_i_i_reg_2971;
    y_assign_fu_1650_p3 <= 
        p_13_i_i_reg_2944 when (tmp_i76_i_i_fu_1646_p2(0) = '1') else 
        p_15_i_i_reg_2962;
        y_cast_i_i_fu_1926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_fu_1921_p2),32));

    y_fu_1921_p2 <= std_logic_vector(signed(tmp_i85_cast_i_i_reg_2998) + signed(i_i_i_reg_307));
    y_max_fu_1772_p3 <= 
        x_assign_4_reg_2986 when (tmp_i96_i_i_fu_1766_p2(0) = '1') else 
        tmp_86_fu_1762_p1;
    y_min_fu_1702_p3 <= 
        x_assign_2_fu_1679_p3 when (tmp_i84_i_i_fu_1696_p2(0) = '1') else 
        y_assign_1_fu_1690_p3;
end behav;
