[14:48:22.464] <TB0>     INFO: *** Welcome to pxar ***
[14:48:22.464] <TB0>     INFO: *** Today: 2016/09/12
[14:48:22.471] <TB0>     INFO: *** Version: 47bc-dirty
[14:48:22.471] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C15.dat
[14:48:22.472] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:48:22.472] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//defaultMaskFile.dat
[14:48:22.472] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters_C15.dat
[14:48:22.546] <TB0>     INFO:         clk: 4
[14:48:22.546] <TB0>     INFO:         ctr: 4
[14:48:22.546] <TB0>     INFO:         sda: 19
[14:48:22.546] <TB0>     INFO:         tin: 9
[14:48:22.546] <TB0>     INFO:         level: 15
[14:48:22.546] <TB0>     INFO:         triggerdelay: 0
[14:48:22.546] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:48:22.546] <TB0>     INFO: Log level: DEBUG
[14:48:22.556] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:48:22.568] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:48:22.572] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:48:22.574] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:48:24.127] <TB0>     INFO: DUT info: 
[14:48:24.128] <TB0>     INFO: The DUT currently contains the following objects:
[14:48:24.128] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:48:24.128] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:48:24.128] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:48:24.128] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:48:24.128] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:48:24.128] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:48:24.129] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:48:24.130] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:48:24.133] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33386496
[14:48:24.133] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xf14310
[14:48:24.133] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xe86770
[14:48:24.133] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4efdd94010
[14:48:24.133] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4f03fff510
[14:48:24.133] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33452032 fPxarMemory = 0x7f4efdd94010
[14:48:24.134] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[14:48:24.135] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455mA
[14:48:24.135] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.4 C
[14:48:24.135] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:48:24.536] <TB0>     INFO: enter 'restricted' command line mode
[14:48:24.536] <TB0>     INFO: enter test to run
[14:48:24.536] <TB0>     INFO:   test: FPIXTest no parameter change
[14:48:24.536] <TB0>     INFO:   running: fpixtest
[14:48:24.536] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:48:24.539] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:48:24.539] <TB0>     INFO: ######################################################################
[14:48:24.539] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:48:24.539] <TB0>     INFO: ######################################################################
[14:48:24.542] <TB0>     INFO: ######################################################################
[14:48:24.542] <TB0>     INFO: PixTestPretest::doTest()
[14:48:24.542] <TB0>     INFO: ######################################################################
[14:48:24.545] <TB0>     INFO:    ----------------------------------------------------------------------
[14:48:24.545] <TB0>     INFO:    PixTestPretest::programROC() 
[14:48:24.545] <TB0>     INFO:    ----------------------------------------------------------------------
[14:48:42.562] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:48:42.562] <TB0>     INFO: IA differences per ROC:  17.7 19.3 16.9 16.1 18.5 19.3 18.5 17.7 20.1 20.9 17.7 18.5 17.7 17.7 17.7 18.5
[14:48:42.629] <TB0>     INFO:    ----------------------------------------------------------------------
[14:48:42.629] <TB0>     INFO:    PixTestPretest::checkIdig() 
[14:48:42.629] <TB0>     INFO:    ----------------------------------------------------------------------
[14:48:43.882] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[14:48:44.384] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[14:48:44.885] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 3.2 mA
[14:48:45.387] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[14:48:45.889] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[14:48:46.391] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[14:48:46.892] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[14:48:47.394] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[14:48:47.896] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[14:48:48.398] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[14:48:48.899] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[14:48:49.401] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[14:48:49.903] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[14:48:50.404] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[14:48:50.906] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[14:48:51.408] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[14:48:51.661] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 3.2 2.4 2.4 1.6 2.4 2.4 2.4 2.4 1.6 2.4 1.6 2.4 1.6 2.4 
[14:48:51.661] <TB0>     INFO: Test took 9035 ms.
[14:48:51.661] <TB0>     INFO: PixTestPretest::checkIdig() done.
[14:48:51.696] <TB0>     INFO:    ----------------------------------------------------------------------
[14:48:51.696] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:48:51.696] <TB0>     INFO:    ----------------------------------------------------------------------
[14:48:51.799] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 66.2812 mA
[14:48:51.900] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.3187 mA
[14:48:51.001] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 25.3187 mA
[14:48:52.102] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 23.7188 mA
[14:48:52.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  89 Ia 23.7188 mA
[14:48:52.303] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  91 Ia 24.5188 mA
[14:48:52.406] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  89 Ia 23.7188 mA
[14:48:52.507] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  91 Ia 24.5188 mA
[14:48:52.608] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  89 Ia 24.5188 mA
[14:48:52.709] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  87 Ia 23.7188 mA
[14:48:52.810] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  89 Ia 23.7188 mA
[14:48:52.910] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  91 Ia 24.5188 mA
[14:48:53.011] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  89 Ia 23.7188 mA
[14:48:53.113] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9188 mA
[14:48:53.214] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  85 Ia 25.3187 mA
[14:48:53.314] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  78 Ia 22.9188 mA
[14:48:53.415] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 25.3187 mA
[14:48:53.516] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 22.9188 mA
[14:48:53.617] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 25.3187 mA
[14:48:53.718] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  78 Ia 22.9188 mA
[14:48:53.819] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  85 Ia 25.3187 mA
[14:48:53.919] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 22.9188 mA
[14:48:54.020] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 25.3187 mA
[14:48:54.120] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  78 Ia 22.9188 mA
[14:48:54.221] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  85 Ia 25.3187 mA
[14:48:54.323] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 20.5187 mA
[14:48:54.424] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  99 Ia 25.3187 mA
[14:48:54.525] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  92 Ia 23.7188 mA
[14:48:54.626] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  94 Ia 24.5188 mA
[14:48:54.727] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  92 Ia 24.5188 mA
[14:48:54.828] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  90 Ia 23.7188 mA
[14:48:54.928] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  92 Ia 24.5188 mA
[14:48:55.029] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  90 Ia 23.7188 mA
[14:48:55.130] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  92 Ia 23.7188 mA
[14:48:55.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  94 Ia 24.5188 mA
[14:48:55.331] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  92 Ia 23.7188 mA
[14:48:55.432] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  94 Ia 24.5188 mA
[14:48:55.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 18.9188 mA
[14:48:55.635] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana 109 Ia 25.3187 mA
[14:48:55.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana 102 Ia 24.5188 mA
[14:48:55.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana 100 Ia 23.7188 mA
[14:48:55.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana 102 Ia 24.5188 mA
[14:48:56.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana 100 Ia 23.7188 mA
[14:48:56.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana 102 Ia 24.5188 mA
[14:48:56.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana 100 Ia 23.7188 mA
[14:48:56.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana 102 Ia 24.5188 mA
[14:48:56.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana 100 Ia 23.7188 mA
[14:48:56.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana 102 Ia 24.5188 mA
[14:48:56.644] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana 100 Ia 23.7188 mA
[14:48:56.745] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.9188 mA
[14:48:56.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  85 Ia 25.3187 mA
[14:48:56.947] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  78 Ia 22.9188 mA
[14:48:57.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  85 Ia 25.3187 mA
[14:48:57.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  78 Ia 22.9188 mA
[14:48:57.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 24.5188 mA
[14:48:57.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 24.5188 mA
[14:48:57.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 23.7188 mA
[14:48:57.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  83 Ia 24.5188 mA
[14:48:57.652] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  81 Ia 23.7188 mA
[14:48:57.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  83 Ia 24.5188 mA
[14:48:57.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  81 Ia 24.5188 mA
[14:48:57.956] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[14:48:58.057] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[14:48:58.157] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  83 Ia 24.5188 mA
[14:48:58.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 23.7188 mA
[14:48:58.359] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  83 Ia 24.5188 mA
[14:48:58.460] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  81 Ia 23.7188 mA
[14:48:58.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  83 Ia 24.5188 mA
[14:48:58.661] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  81 Ia 23.7188 mA
[14:48:58.762] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  83 Ia 24.5188 mA
[14:48:58.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  81 Ia 23.7188 mA
[14:48:58.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  83 Ia 24.5188 mA
[14:48:59.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  81 Ia 23.7188 mA
[14:48:59.165] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.9188 mA
[14:48:59.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 24.5188 mA
[14:48:59.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  83 Ia 24.5188 mA
[14:48:59.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  81 Ia 23.7188 mA
[14:48:59.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  83 Ia 24.5188 mA
[14:48:59.669] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  81 Ia 23.7188 mA
[14:48:59.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  83 Ia 24.5188 mA
[14:48:59.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  81 Ia 23.7188 mA
[14:48:59.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  83 Ia 24.5188 mA
[14:49:00.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  81 Ia 23.7188 mA
[14:49:00.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  83 Ia 24.5188 mA
[14:49:00.273] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  81 Ia 23.7188 mA
[14:49:00.374] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.3187 mA
[14:49:00.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  94 Ia 25.3187 mA
[14:49:00.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  87 Ia 23.7188 mA
[14:49:00.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  89 Ia 23.7188 mA
[14:49:00.777] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  91 Ia 24.5188 mA
[14:49:00.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  89 Ia 24.5188 mA
[14:49:00.978] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  87 Ia 23.7188 mA
[14:49:01.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  89 Ia 23.7188 mA
[14:49:01.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  91 Ia 24.5188 mA
[14:49:01.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  89 Ia 23.7188 mA
[14:49:01.382] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  91 Ia 24.5188 mA
[14:49:01.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  89 Ia 24.5188 mA
[14:49:01.584] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.5188 mA
[14:49:01.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  76 Ia 22.9188 mA
[14:49:01.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  83 Ia 25.3187 mA
[14:49:01.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  76 Ia 22.9188 mA
[14:49:01.986] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 25.3187 mA
[14:49:02.087] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  76 Ia 22.9188 mA
[14:49:02.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  83 Ia 25.3187 mA
[14:49:02.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  76 Ia 22.9188 mA
[14:49:02.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  83 Ia 25.3187 mA
[14:49:02.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  76 Ia 22.9188 mA
[14:49:02.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  83 Ia 25.3187 mA
[14:49:02.692] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  76 Ia 23.7188 mA
[14:49:02.794] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.5188 mA
[14:49:02.896] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  76 Ia 23.7188 mA
[14:49:02.997] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  78 Ia 24.5188 mA
[14:49:03.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  76 Ia 23.7188 mA
[14:49:03.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 24.5188 mA
[14:49:03.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  76 Ia 23.7188 mA
[14:49:03.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  78 Ia 24.5188 mA
[14:49:03.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  76 Ia 23.7188 mA
[14:49:03.601] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 24.5188 mA
[14:49:03.702] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  76 Ia 23.7188 mA
[14:49:03.803] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  78 Ia 24.5188 mA
[14:49:03.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  76 Ia 23.7188 mA
[14:49:04.006] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 21.3187 mA
[14:49:04.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  94 Ia 25.3187 mA
[14:49:04.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 23.7188 mA
[14:49:04.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  89 Ia 24.5188 mA
[14:49:04.409] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  87 Ia 24.5188 mA
[14:49:04.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 23.7188 mA
[14:49:04.610] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  87 Ia 23.7188 mA
[14:49:04.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  89 Ia 23.7188 mA
[14:49:04.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  91 Ia 24.5188 mA
[14:49:04.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  89 Ia 24.5188 mA
[14:49:05.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  87 Ia 23.7188 mA
[14:49:05.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  89 Ia 23.7188 mA
[14:49:05.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.1188 mA
[14:49:05.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 24.5188 mA
[14:49:05.418] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  87 Ia 24.5188 mA
[14:49:05.519] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 23.7188 mA
[14:49:05.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  87 Ia 24.5188 mA
[14:49:05.720] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.5188 mA
[14:49:05.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 23.7188 mA
[14:49:05.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  85 Ia 23.7188 mA
[14:49:06.022] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  87 Ia 24.5188 mA
[14:49:06.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 24.5188 mA
[14:49:06.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  83 Ia 23.7188 mA
[14:49:06.325] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  85 Ia 24.5188 mA
[14:49:06.426] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.1188 mA
[14:49:06.527] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  89 Ia 24.5188 mA
[14:49:06.627] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  87 Ia 24.5188 mA
[14:49:06.728] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  85 Ia 23.7188 mA
[14:49:06.829] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  87 Ia 24.5188 mA
[14:49:06.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  85 Ia 23.7188 mA
[14:49:07.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  87 Ia 24.5188 mA
[14:49:07.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  85 Ia 23.7188 mA
[14:49:07.233] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  87 Ia 24.5188 mA
[14:49:07.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 23.7188 mA
[14:49:07.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  87 Ia 24.5188 mA
[14:49:07.535] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  85 Ia 23.7188 mA
[14:49:07.636] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 21.3187 mA
[14:49:07.737] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  94 Ia 24.5188 mA
[14:49:07.838] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  92 Ia 23.7188 mA
[14:49:07.939] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  94 Ia 25.3187 mA
[14:49:08.039] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  87 Ia 23.7188 mA
[14:49:08.140] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  89 Ia 23.7188 mA
[14:49:08.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  91 Ia 24.5188 mA
[14:49:08.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  89 Ia 23.7188 mA
[14:49:08.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  91 Ia 23.7188 mA
[14:49:08.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  93 Ia 24.5188 mA
[14:49:08.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  91 Ia 24.5188 mA
[14:49:08.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  89 Ia 23.7188 mA
[14:49:08.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.3187 mA
[14:49:08.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  94 Ia 24.5188 mA
[14:49:09.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  92 Ia 24.5188 mA
[14:49:09.148] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  90 Ia 24.5188 mA
[14:49:09.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  88 Ia 22.9188 mA
[14:49:09.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  95 Ia 25.3187 mA
[14:49:09.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  88 Ia 22.9188 mA
[14:49:09.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  95 Ia 25.3187 mA
[14:49:09.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  88 Ia 22.9188 mA
[14:49:09.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  95 Ia 25.3187 mA
[14:49:09.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  88 Ia 22.9188 mA
[14:49:09.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  95 Ia 25.3187 mA
[14:49:10.056] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1188 mA
[14:49:10.157] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.5188 mA
[14:49:10.258] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 24.5188 mA
[14:49:10.358] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  85 Ia 23.7188 mA
[14:49:10.459] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  87 Ia 24.5188 mA
[14:49:10.560] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  85 Ia 23.7188 mA
[14:49:10.661] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  87 Ia 24.5188 mA
[14:49:10.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  85 Ia 23.7188 mA
[14:49:10.862] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  87 Ia 24.5188 mA
[14:49:10.963] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.7188 mA
[14:49:11.064] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  87 Ia 24.5188 mA
[14:49:11.165] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  85 Ia 23.7188 mA
[14:49:11.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  89
[14:49:11.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  85
[14:49:11.196] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  94
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana 100
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  89
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  76
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  76
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  89
[14:49:11.197] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  85
[14:49:11.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  85
[14:49:11.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  89
[14:49:11.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  95
[14:49:11.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  85
[14:49:13.023] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 397.9 mA = 24.8687 mA/ROC
[14:49:13.023] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  21.7  20.9  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1  20.9  20.1  20.1  21.7  20.1
[14:49:13.057] <TB0>     INFO:    ----------------------------------------------------------------------
[14:49:13.057] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:49:13.057] <TB0>     INFO:    ----------------------------------------------------------------------
[14:49:13.192] <TB0>     INFO: Expecting 231680 events.
[14:49:21.259] <TB0>     INFO: 231680 events read in total (7349ms).
[14:49:21.409] <TB0>     INFO: Test took 8349ms.
[14:49:21.610] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 97 and Delta(CalDel) = 61
[14:49:21.613] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 116 and Delta(CalDel) = 66
[14:49:21.616] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 88 and Delta(CalDel) = 60
[14:49:21.620] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 115 and Delta(CalDel) = 59
[14:49:21.623] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 110 and Delta(CalDel) = 64
[14:49:21.627] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:49:21.630] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 103 and Delta(CalDel) = 66
[14:49:21.634] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 110 and Delta(CalDel) = 54
[14:49:21.637] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 81 and Delta(CalDel) = 60
[14:49:21.641] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 116 and Delta(CalDel) = 57
[14:49:21.644] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 99 and Delta(CalDel) = 60
[14:49:21.648] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 99 and Delta(CalDel) = 61
[14:49:21.651] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 59
[14:49:21.655] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 86 and Delta(CalDel) = 63
[14:49:21.658] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 61
[14:49:21.662] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 96 and Delta(CalDel) = 61
[14:49:21.703] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:49:21.740] <TB0>     INFO:    ----------------------------------------------------------------------
[14:49:21.741] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:49:21.741] <TB0>     INFO:    ----------------------------------------------------------------------
[14:49:21.876] <TB0>     INFO: Expecting 231680 events.
[14:49:29.949] <TB0>     INFO: 231680 events read in total (7358ms).
[14:49:29.954] <TB0>     INFO: Test took 8210ms.
[14:49:29.977] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[14:49:30.291] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 33.5
[14:49:30.294] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 121 +/- 30
[14:49:30.298] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30.5
[14:49:30.301] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 32
[14:49:30.305] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29.5
[14:49:30.308] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 33
[14:49:30.312] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 29.5
[14:49:30.315] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[14:49:30.319] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[14:49:30.323] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29.5
[14:49:30.326] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[14:49:30.330] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[14:49:30.335] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 32
[14:49:30.338] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29
[14:49:30.342] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 30
[14:49:30.381] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:49:30.381] <TB0>     INFO: CalDel:      125   152   121   124   146   135   147   110   128   126   119   127   123   149   136   119
[14:49:30.381] <TB0>     INFO: VthrComp:     53    53    51    53    52    51    53    51    51    51    51    51    51    51    51    51
[14:49:30.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C0.dat
[14:49:30.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C1.dat
[14:49:30.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C2.dat
[14:49:30.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C3.dat
[14:49:30.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C4.dat
[14:49:30.385] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C5.dat
[14:49:30.386] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C6.dat
[14:49:30.386] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C7.dat
[14:49:30.386] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C8.dat
[14:49:30.386] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C9.dat
[14:49:30.386] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C10.dat
[14:49:30.386] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C11.dat
[14:49:30.386] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C12.dat
[14:49:30.386] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C13.dat
[14:49:30.387] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C14.dat
[14:49:30.387] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters_C15.dat
[14:49:30.387] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:49:30.387] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:49:30.387] <TB0>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[14:49:30.387] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:49:30.476] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:49:30.476] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:49:30.476] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:49:30.476] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:49:30.479] <TB0>     INFO: ######################################################################
[14:49:30.479] <TB0>     INFO: PixTestTiming::doTest()
[14:49:30.479] <TB0>     INFO: ######################################################################
[14:49:30.479] <TB0>     INFO:    ----------------------------------------------------------------------
[14:49:30.479] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[14:49:30.479] <TB0>     INFO:    ----------------------------------------------------------------------
[14:49:30.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:49:32.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:49:34.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:49:36.922] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:49:39.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:49:41.468] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:49:43.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:49:46.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:49:48.287] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:49:49.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:49:52.080] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:49:54.353] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:49:56.626] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:49:58.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:50:01.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:50:03.445] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:50:05.718] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:50:07.240] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:50:08.761] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:50:10.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:50:11.801] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:50:13.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:50:14.841] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:50:16.361] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:50:17.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:50:19.405] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:50:20.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:50:22.446] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:50:23.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:50:25.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:50:27.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:50:28.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:50:30.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:50:31.567] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:50:33.088] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:50:34.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:50:36.129] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:50:37.649] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:50:39.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:50:40.691] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:50:42.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:50:44.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:50:46.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:50:49.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:50:51.306] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:50:53.578] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:50:55.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:50:58.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:51:00.396] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:51:02.672] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:51:04.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:51:07.219] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:51:09.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:51:11.766] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:51:14.039] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:51:16.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:51:18.585] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:51:20.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:51:23.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:51:25.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:51:27.683] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:51:29.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:51:32.239] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:51:34.524] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:51:36.797] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:51:39.070] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:51:41.345] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:51:43.618] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:51:45.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:51:48.164] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:51:50.437] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:51:52.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:51:54.983] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:51:57.256] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:51:59.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:52:01.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:52:04.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:52:06.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:52:08.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:52:10.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:52:13.168] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:52:14.688] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:52:16.208] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:52:17.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:52:19.246] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:52:20.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:52:22.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:52:23.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:52:25.323] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:52:26.845] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:52:28.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:52:29.883] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:52:31.402] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:52:32.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:52:34.441] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:52:35.960] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:52:37.479] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:52:38.000] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:52:40.521] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:52:42.043] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:52:43.565] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:52:45.086] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:52:46.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:52:48.129] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:52:49.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:52:51.924] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:52:54.197] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:52:56.470] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:52:58.743] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:53:01.016] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:53:03.289] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:53:05.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:53:07.835] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:53:10.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:53:12.385] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:53:14.658] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:53:16.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:53:19.204] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:53:21.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:53:23.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:53:26.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:53:28.297] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:53:30.570] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:53:32.843] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:53:35.116] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:53:37.389] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:53:39.662] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:53:41.935] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:53:44.593] <TB0>     INFO: TBM Phase Settings: 240
[14:53:44.593] <TB0>     INFO: 400MHz Phase: 4
[14:53:44.593] <TB0>     INFO: 160MHz Phase: 7
[14:53:44.593] <TB0>     INFO: Functional Phase Area: 5
[14:53:44.596] <TB0>     INFO: Test took 254117 ms.
[14:53:44.596] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:53:44.596] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:44.597] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[14:53:44.597] <TB0>     INFO:    ----------------------------------------------------------------------
[14:53:44.597] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:53:45.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:53:48.762] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:53:52.538] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:53:56.314] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:54:00.089] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:54:03.865] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:54:07.640] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:54:11.417] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:54:12.937] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:54:14.458] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:54:15.978] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:54:17.498] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:54:19.018] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:54:20.538] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:54:22.058] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:54:23.579] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:54:25.099] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:54:26.619] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:54:28.892] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:54:31.166] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:54:33.439] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:54:35.712] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:54:37.986] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:54:39.505] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:54:41.025] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:54:42.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:54:44.819] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:54:47.092] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:54:49.365] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:54:51.638] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:54:53.912] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:54:55.432] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:54:56.952] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:54:58.472] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:55:00.745] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:55:03.018] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:55:05.291] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:55:07.568] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:55:09.841] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:55:11.361] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:55:12.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:55:14.402] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:55:16.676] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:55:18.950] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:55:21.223] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:55:23.497] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:55:25.770] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:55:27.290] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:55:28.810] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:55:30.330] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:55:32.604] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:55:34.877] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:55:37.150] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:55:39.424] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:55:41.698] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:55:43.217] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:55:44.738] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:55:46.258] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:55:47.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:55:49.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:55:50.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:55:52.337] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:55:53.856] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:55:55.759] <TB0>     INFO: ROC Delay Settings: 228
[14:55:55.759] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[14:55:55.759] <TB0>     INFO: ROC Port 0 Delay: 4
[14:55:55.759] <TB0>     INFO: ROC Port 1 Delay: 4
[14:55:55.759] <TB0>     INFO: Functional ROC Area: 5
[14:55:55.762] <TB0>     INFO: Test took 131166 ms.
[14:55:55.762] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[14:55:55.762] <TB0>     INFO:    ----------------------------------------------------------------------
[14:55:55.762] <TB0>     INFO:    PixTestTiming::TimingTest()
[14:55:55.762] <TB0>     INFO:    ----------------------------------------------------------------------
[14:55:56.902] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4388 4388 4388 4388 4388 4388 4388 4389 e062 c000 a101 8000 4389 4389 4389 4389 4389 438b 438b 4389 e062 c000 
[14:55:56.902] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4388 4389 4389 4389 4388 4388 4388 4389 e022 c000 a102 8040 438b 438b 438b 4388 438b 4389 4389 438b e022 c000 
[14:55:56.902] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4388 4388 4388 4389 4388 4388 4388 4388 e022 c000 a103 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 
[14:55:56.902] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:56:11.127] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:11.128] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:56:25.250] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:25.251] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:56:39.430] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:39.430] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:56:53.610] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:53.610] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:57:07.698] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:07.698] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:57:21.864] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:21.864] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:57:36.049] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:36.049] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:57:50.122] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:50.122] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:58:04.214] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:04.214] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:58:18.355] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:18.737] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:18.749] <TB0>     INFO: Decoding statistics:
[14:58:18.750] <TB0>     INFO:   General information:
[14:58:18.750] <TB0>     INFO: 	 16bit words read:         240000000
[14:58:18.750] <TB0>     INFO: 	 valid events total:       20000000
[14:58:18.750] <TB0>     INFO: 	 empty events:             20000000
[14:58:18.750] <TB0>     INFO: 	 valid events with pixels: 0
[14:58:18.750] <TB0>     INFO: 	 valid pixel hits:         0
[14:58:18.750] <TB0>     INFO:   Event errors: 	           0
[14:58:18.750] <TB0>     INFO: 	 start marker:             0
[14:58:18.750] <TB0>     INFO: 	 stop marker:              0
[14:58:18.750] <TB0>     INFO: 	 overflow:                 0
[14:58:18.750] <TB0>     INFO: 	 invalid 5bit words:       0
[14:58:18.750] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[14:58:18.750] <TB0>     INFO:   TBM errors: 		           0
[14:58:18.750] <TB0>     INFO: 	 flawed TBM headers:       0
[14:58:18.750] <TB0>     INFO: 	 flawed TBM trailers:      0
[14:58:18.750] <TB0>     INFO: 	 event ID mismatches:      0
[14:58:18.750] <TB0>     INFO:   ROC errors: 		           0
[14:58:18.750] <TB0>     INFO: 	 missing ROC header(s):    0
[14:58:18.750] <TB0>     INFO: 	 misplaced readback start: 0
[14:58:18.750] <TB0>     INFO:   Pixel decoding errors:	   0
[14:58:18.750] <TB0>     INFO: 	 pixel data incomplete:    0
[14:58:18.750] <TB0>     INFO: 	 pixel address:            0
[14:58:18.750] <TB0>     INFO: 	 pulse height fill bit:    0
[14:58:18.750] <TB0>     INFO: 	 buffer corruption:        0
[14:58:18.750] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:18.750] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:58:18.750] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:18.750] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:18.750] <TB0>     INFO:    Read back bit status: 1
[14:58:18.750] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:18.750] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:18.750] <TB0>     INFO:    Timings are good!
[14:58:18.750] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:18.750] <TB0>     INFO: Test took 142988 ms.
[14:58:18.750] <TB0>     INFO: PixTestTiming::TimingTest() done.
[14:58:18.750] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:58:18.750] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:58:18.750] <TB0>     INFO: PixTestTiming::doTest took 528273 ms.
[14:58:18.750] <TB0>     INFO: PixTestTiming::doTest() done
[14:58:18.751] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:58:18.751] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[14:58:18.751] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[14:58:18.751] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[14:58:18.751] <TB0>     INFO: Write out ROCDelayScan3_V0
[14:58:18.751] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:58:18.752] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:58:19.103] <TB0>     INFO: ######################################################################
[14:58:19.103] <TB0>     INFO: PixTestAlive::doTest()
[14:58:19.103] <TB0>     INFO: ######################################################################
[14:58:19.106] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:19.106] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:19.106] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:19.108] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:19.453] <TB0>     INFO: Expecting 41600 events.
[14:58:23.528] <TB0>     INFO: 41600 events read in total (3360ms).
[14:58:23.529] <TB0>     INFO: Test took 4421ms.
[14:58:23.537] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:23.537] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:58:23.537] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:58:23.912] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:58:23.912] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:58:23.912] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[14:58:23.915] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:23.915] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:23.915] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:23.916] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:24.259] <TB0>     INFO: Expecting 41600 events.
[14:58:27.237] <TB0>     INFO: 41600 events read in total (2263ms).
[14:58:27.238] <TB0>     INFO: Test took 3322ms.
[14:58:27.238] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:27.238] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:58:27.238] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:58:27.238] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:58:27.643] <TB0>     INFO: PixTestAlive::maskTest() done
[14:58:27.643] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:27.646] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:27.646] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:58:27.646] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:27.648] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:58:27.994] <TB0>     INFO: Expecting 41600 events.
[14:58:32.076] <TB0>     INFO: 41600 events read in total (3367ms).
[14:58:32.077] <TB0>     INFO: Test took 4429ms.
[14:58:32.084] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:32.084] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:58:32.084] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:58:32.456] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:58:32.456] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:58:32.456] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:58:32.456] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:58:32.465] <TB0>     INFO: ######################################################################
[14:58:32.465] <TB0>     INFO: PixTestTrim::doTest()
[14:58:32.465] <TB0>     INFO: ######################################################################
[14:58:32.467] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:32.467] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:58:32.467] <TB0>     INFO:    ----------------------------------------------------------------------
[14:58:32.544] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:58:32.544] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:58:32.569] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:32.569] <TB0>     INFO:     run 1 of 1
[14:58:32.569] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:32.913] <TB0>     INFO: Expecting 5025280 events.
[14:59:18.225] <TB0>     INFO: 1430120 events read in total (44597ms).
[15:00:02.621] <TB0>     INFO: 2845488 events read in total (88993ms).
[15:00:46.937] <TB0>     INFO: 4266616 events read in total (133310ms).
[15:01:09.991] <TB0>     INFO: 5025280 events read in total (156363ms).
[15:01:10.029] <TB0>     INFO: Test took 157460ms.
[15:01:10.087] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:10.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:11.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:13.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:14.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:15.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:17.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:18.549] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:19.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:21.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:22.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:24.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:25.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:26.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:28.220] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:29.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:30.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:32.359] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 234500096
[15:01:32.362] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8095 minThrLimit = 99.7908 minThrNLimit = 118.58 -> result = 99.8095 -> 99
[15:01:32.363] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.517 minThrLimit = 105.517 minThrNLimit = 131.919 -> result = 105.517 -> 105
[15:01:32.363] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2243 minThrLimit = 97.2178 minThrNLimit = 117.942 -> result = 97.2243 -> 97
[15:01:32.364] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.226 minThrLimit = 102.19 minThrNLimit = 121.87 -> result = 102.226 -> 102
[15:01:32.364] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.756 minThrLimit = 101.752 minThrNLimit = 120.801 -> result = 101.756 -> 101
[15:01:32.364] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.988 minThrLimit = 100.955 minThrNLimit = 123.642 -> result = 100.988 -> 100
[15:01:32.365] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.087 minThrLimit = 104.061 minThrNLimit = 125.662 -> result = 104.087 -> 104
[15:01:32.365] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.408 minThrLimit = 101.284 minThrNLimit = 124.291 -> result = 101.408 -> 101
[15:01:32.366] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5825 minThrLimit = 91.5152 minThrNLimit = 109.825 -> result = 91.5825 -> 91
[15:01:32.366] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.011 minThrLimit = 107.955 minThrNLimit = 135.423 -> result = 108.011 -> 108
[15:01:32.366] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.357 minThrLimit = 102.338 minThrNLimit = 125.148 -> result = 102.357 -> 102
[15:01:32.367] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.527 minThrLimit = 104.5 minThrNLimit = 130.609 -> result = 104.527 -> 104
[15:01:32.367] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3239 minThrLimit = 91.3126 minThrNLimit = 111.376 -> result = 91.3239 -> 91
[15:01:32.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.101 minThrLimit = 101.098 minThrNLimit = 120.224 -> result = 101.101 -> 101
[15:01:32.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.204 minThrLimit = 104.183 minThrNLimit = 126.389 -> result = 104.204 -> 104
[15:01:32.368] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.581 minThrLimit = 104.525 minThrNLimit = 129.236 -> result = 104.581 -> 104
[15:01:32.368] <TB0>     INFO: ROC 0 VthrComp = 99
[15:01:32.368] <TB0>     INFO: ROC 1 VthrComp = 105
[15:01:32.369] <TB0>     INFO: ROC 2 VthrComp = 97
[15:01:32.369] <TB0>     INFO: ROC 3 VthrComp = 102
[15:01:32.369] <TB0>     INFO: ROC 4 VthrComp = 101
[15:01:32.369] <TB0>     INFO: ROC 5 VthrComp = 100
[15:01:32.369] <TB0>     INFO: ROC 6 VthrComp = 104
[15:01:32.369] <TB0>     INFO: ROC 7 VthrComp = 101
[15:01:32.369] <TB0>     INFO: ROC 8 VthrComp = 91
[15:01:32.369] <TB0>     INFO: ROC 9 VthrComp = 108
[15:01:32.369] <TB0>     INFO: ROC 10 VthrComp = 102
[15:01:32.369] <TB0>     INFO: ROC 11 VthrComp = 104
[15:01:32.369] <TB0>     INFO: ROC 12 VthrComp = 91
[15:01:32.370] <TB0>     INFO: ROC 13 VthrComp = 101
[15:01:32.370] <TB0>     INFO: ROC 14 VthrComp = 104
[15:01:32.370] <TB0>     INFO: ROC 15 VthrComp = 104
[15:01:32.370] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:01:32.370] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:01:32.387] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:01:32.387] <TB0>     INFO:     run 1 of 1
[15:01:32.387] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:01:32.731] <TB0>     INFO: Expecting 5025280 events.
[15:02:08.749] <TB0>     INFO: 889816 events read in total (35304ms).
[15:02:43.885] <TB0>     INFO: 1778456 events read in total (70440ms).
[15:03:18.491] <TB0>     INFO: 2667048 events read in total (105046ms).
[15:03:53.493] <TB0>     INFO: 3546648 events read in total (140048ms).
[15:04:28.402] <TB0>     INFO: 4421944 events read in total (174958ms).
[15:04:52.273] <TB0>     INFO: 5025280 events read in total (198828ms).
[15:04:52.343] <TB0>     INFO: Test took 199955ms.
[15:04:52.512] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:52.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:54.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:56.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:57.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:59.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:01.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:02.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:04.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:05.883] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:07.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:09.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:10.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:12.248] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:13.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:15.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:17.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:18.621] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 266985472
[15:05:18.624] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.4431 for pixel 45/5 mean/min/max = 46.8118/32.1491/61.4746
[15:05:18.624] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.1903 for pixel 18/9 mean/min/max = 47.5324/34.8684/60.1965
[15:05:18.625] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 60.1401 for pixel 13/4 mean/min/max = 45.8523/31.5318/60.1729
[15:05:18.625] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.8276 for pixel 20/0 mean/min/max = 46.0906/32.1829/59.9983
[15:05:18.625] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.5855 for pixel 30/3 mean/min/max = 45.0452/32.3538/57.7365
[15:05:18.626] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.4647 for pixel 14/12 mean/min/max = 45.301/33.0678/57.5341
[15:05:18.626] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.353 for pixel 17/2 mean/min/max = 47.7544/34.0919/61.4168
[15:05:18.626] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 60.8224 for pixel 28/10 mean/min/max = 46.305/31.7707/60.8392
[15:05:18.627] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.9528 for pixel 25/1 mean/min/max = 46.5519/34.1118/58.992
[15:05:18.627] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 61.388 for pixel 18/4 mean/min/max = 47.8206/34.0807/61.5604
[15:05:18.627] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.9627 for pixel 15/57 mean/min/max = 43.9602/31.5436/56.3768
[15:05:18.628] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.4714 for pixel 0/0 mean/min/max = 47.2597/35.0406/59.4788
[15:05:18.628] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.3175 for pixel 18/12 mean/min/max = 45.6613/32.8683/58.4544
[15:05:18.628] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0737 for pixel 20/3 mean/min/max = 43.6607/31.1196/56.2017
[15:05:18.629] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.0519 for pixel 2/3 mean/min/max = 48.0711/33.9866/62.1555
[15:05:18.629] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.1272 for pixel 0/76 mean/min/max = 46.8068/34.4036/59.21
[15:05:18.629] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:18.762] <TB0>     INFO: Expecting 411648 events.
[15:05:26.422] <TB0>     INFO: 411648 events read in total (6945ms).
[15:05:26.428] <TB0>     INFO: Expecting 411648 events.
[15:05:34.011] <TB0>     INFO: 411648 events read in total (6919ms).
[15:05:34.020] <TB0>     INFO: Expecting 411648 events.
[15:05:41.696] <TB0>     INFO: 411648 events read in total (7015ms).
[15:05:41.708] <TB0>     INFO: Expecting 411648 events.
[15:05:49.337] <TB0>     INFO: 411648 events read in total (6972ms).
[15:05:49.351] <TB0>     INFO: Expecting 411648 events.
[15:05:56.907] <TB0>     INFO: 411648 events read in total (6898ms).
[15:05:56.923] <TB0>     INFO: Expecting 411648 events.
[15:06:04.474] <TB0>     INFO: 411648 events read in total (6894ms).
[15:06:04.493] <TB0>     INFO: Expecting 411648 events.
[15:06:12.108] <TB0>     INFO: 411648 events read in total (6961ms).
[15:06:12.128] <TB0>     INFO: Expecting 411648 events.
[15:06:19.765] <TB0>     INFO: 411648 events read in total (6985ms).
[15:06:19.790] <TB0>     INFO: Expecting 411648 events.
[15:06:27.347] <TB0>     INFO: 411648 events read in total (6915ms).
[15:06:27.373] <TB0>     INFO: Expecting 411648 events.
[15:06:34.929] <TB0>     INFO: 411648 events read in total (6914ms).
[15:06:34.960] <TB0>     INFO: Expecting 411648 events.
[15:06:42.432] <TB0>     INFO: 411648 events read in total (6833ms).
[15:06:42.465] <TB0>     INFO: Expecting 411648 events.
[15:06:49.935] <TB0>     INFO: 411648 events read in total (6829ms).
[15:06:49.968] <TB0>     INFO: Expecting 411648 events.
[15:06:57.456] <TB0>     INFO: 411648 events read in total (6845ms).
[15:06:57.491] <TB0>     INFO: Expecting 411648 events.
[15:07:05.098] <TB0>     INFO: 411648 events read in total (6969ms).
[15:07:05.136] <TB0>     INFO: Expecting 411648 events.
[15:07:12.738] <TB0>     INFO: 411648 events read in total (6968ms).
[15:07:12.778] <TB0>     INFO: Expecting 411648 events.
[15:07:20.420] <TB0>     INFO: 411648 events read in total (7012ms).
[15:07:20.462] <TB0>     INFO: Test took 121833ms.
[15:07:20.961] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0621 < 35 for itrim = 118; old thr = 34.4007 ... break
[15:07:20.997] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2208 < 35 for itrim+1 = 108; old thr = 34.849 ... break
[15:07:21.031] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3485 < 35 for itrim = 112; old thr = 33.6929 ... break
[15:07:21.041] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 147.996 < 35 for itrim+1 = 167; old thr = 20.3567 ... break
[15:07:21.071] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6955 < 35 for itrim = 97; old thr = 33.8464 ... break
[15:07:21.102] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1222 < 35 for itrim+1 = 99; old thr = 34.9436 ... break
[15:07:21.132] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4281 < 35 for itrim = 111; old thr = 33.958 ... break
[15:07:21.172] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8078 < 35 for itrim+1 = 116; old thr = 34.7851 ... break
[15:07:21.206] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3103 < 35 for itrim = 104; old thr = 34.5037 ... break
[15:07:21.239] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3446 < 35 for itrim+1 = 117; old thr = 34.7017 ... break
[15:07:21.274] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1005 < 35 for itrim = 109; old thr = 32.8732 ... break
[15:07:21.304] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9836 < 35 for itrim+1 = 102; old thr = 34.9312 ... break
[15:07:21.338] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1908 < 35 for itrim+1 = 106; old thr = 34.9333 ... break
[15:07:21.368] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1893 < 35 for itrim = 101; old thr = 33.4122 ... break
[15:07:21.398] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6332 < 35 for itrim = 114; old thr = 33.9476 ... break
[15:07:21.426] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8877 < 35 for itrim+1 = 101; old thr = 34.9355 ... break
[15:07:21.502] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:07:21.513] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:07:21.513] <TB0>     INFO:     run 1 of 1
[15:07:21.513] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:21.856] <TB0>     INFO: Expecting 5025280 events.
[15:07:57.349] <TB0>     INFO: 867744 events read in total (34778ms).
[15:08:32.154] <TB0>     INFO: 1735208 events read in total (69583ms).
[15:09:06.999] <TB0>     INFO: 2602728 events read in total (104428ms).
[15:09:41.342] <TB0>     INFO: 3461504 events read in total (138771ms).
[15:10:16.331] <TB0>     INFO: 4317368 events read in total (173761ms).
[15:10:45.025] <TB0>     INFO: 5025280 events read in total (202454ms).
[15:10:45.102] <TB0>     INFO: Test took 203589ms.
[15:10:45.279] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:45.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:47.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:48.856] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:50.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:51.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:53.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:55.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:56.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:58.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:59.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:11:01.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:11:02.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:11:04.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:11:05.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:11:07.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:11:09.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:11:10.616] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302989312
[15:11:10.617] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 255.000000
[15:11:10.694] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[15:11:10.704] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:11:10.704] <TB0>     INFO:     run 1 of 1
[15:11:10.704] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:11:11.052] <TB0>     INFO: Expecting 8453120 events.
[15:11:45.539] <TB0>     INFO: 823688 events read in total (33767ms).
[15:12:19.246] <TB0>     INFO: 1647480 events read in total (67474ms).
[15:12:52.750] <TB0>     INFO: 2471424 events read in total (100978ms).
[15:13:26.590] <TB0>     INFO: 3295064 events read in total (134818ms).
[15:13:59.933] <TB0>     INFO: 4119360 events read in total (168161ms).
[15:14:33.588] <TB0>     INFO: 4942760 events read in total (201816ms).
[15:15:06.317] <TB0>     INFO: 5765056 events read in total (234545ms).
[15:15:38.967] <TB0>     INFO: 6586392 events read in total (267195ms).
[15:16:11.955] <TB0>     INFO: 7406792 events read in total (300183ms).
[15:16:44.693] <TB0>     INFO: 8226928 events read in total (332921ms).
[15:16:54.281] <TB0>     INFO: 8453120 events read in total (342509ms).
[15:16:54.403] <TB0>     INFO: Test took 343699ms.
[15:16:54.720] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:16:55.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:16:57.347] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:16:59.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:17:01.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:17:03.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:17:04.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:17:06.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:17:08.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:17:10.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:17:12.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:17:14.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:17:16.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:17:18.163] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:17:20.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:17:22.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:17:24.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:17:26.168] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 410169344
[15:17:26.248] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 13.969538 .. 44.254640
[15:17:26.322] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 3 .. 54 (-1/-1) hits flags = 528 (plus default)
[15:17:26.332] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:17:26.332] <TB0>     INFO:     run 1 of 1
[15:17:26.332] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:17:26.674] <TB0>     INFO: Expecting 1730560 events.
[15:18:08.455] <TB0>     INFO: 1195952 events read in total (41057ms).
[15:18:27.159] <TB0>     INFO: 1730560 events read in total (59761ms).
[15:18:27.172] <TB0>     INFO: Test took 60840ms.
[15:18:27.204] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:18:27.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:18:28.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:18:29.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:18:30.193] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:18:31.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:18:32.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:18:33.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:18:34.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:18:35.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:18:36.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:18:37.009] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:18:37.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:18:38.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:18:39.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:18:40.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:18:41.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:18:42.924] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264970240
[15:18:43.005] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.058140 .. 40.698591
[15:18:43.080] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:18:43.090] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:18:43.090] <TB0>     INFO:     run 1 of 1
[15:18:43.090] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:18:43.433] <TB0>     INFO: Expecting 1364480 events.
[15:19:25.700] <TB0>     INFO: 1194040 events read in total (41552ms).
[15:19:31.903] <TB0>     INFO: 1364480 events read in total (47755ms).
[15:19:31.913] <TB0>     INFO: Test took 48823ms.
[15:19:31.939] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:31.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:32.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:33.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:34.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:35.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:36.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:37.508] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:38.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:39.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:40.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:41.187] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:42.108] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:19:43.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:19:43.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:19:44.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:19:45.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:19:46.719] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262864896
[15:19:46.801] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.023396 .. 40.698591
[15:19:46.875] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 50 (-1/-1) hits flags = 528 (plus default)
[15:19:46.885] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:19:46.885] <TB0>     INFO:     run 1 of 1
[15:19:46.885] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:19:47.227] <TB0>     INFO: Expecting 1297920 events.
[15:20:27.377] <TB0>     INFO: 1178976 events read in total (39435ms).
[15:20:31.640] <TB0>     INFO: 1297920 events read in total (43698ms).
[15:20:31.654] <TB0>     INFO: Test took 44769ms.
[15:20:31.683] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:20:31.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:20:32.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:20:33.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:20:34.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:20:35.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:20:36.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:20:37.202] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:20:38.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:20:39.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:20:39.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:20:40.850] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:20:41.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:42.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:43.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:44.502] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:45.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:46.330] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338391040
[15:20:46.411] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:20:46.411] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:20:46.422] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:20:46.422] <TB0>     INFO:     run 1 of 1
[15:20:46.422] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:20:46.765] <TB0>     INFO: Expecting 1364480 events.
[15:21:26.672] <TB0>     INFO: 1076272 events read in total (39192ms).
[15:21:36.912] <TB0>     INFO: 1364480 events read in total (49432ms).
[15:21:36.932] <TB0>     INFO: Test took 50511ms.
[15:21:36.970] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:21:37.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:21:38.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:21:38.986] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:21:39.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:21:40.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:21:41.884] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:21:42.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:21:43.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:21:44.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:21:45.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:21:46.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:21:47.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:21:48.675] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:21:49.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:21:50.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:21:51.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:21:52.562] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360013824
[15:21:52.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C0.dat
[15:21:52.616] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C1.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C2.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C3.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C4.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C5.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C6.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C7.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C8.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C9.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C10.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C11.dat
[15:21:52.617] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C12.dat
[15:21:52.618] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C13.dat
[15:21:52.618] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C14.dat
[15:21:52.618] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C15.dat
[15:21:52.618] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C0.dat
[15:21:52.625] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C1.dat
[15:21:52.632] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C2.dat
[15:21:52.639] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C3.dat
[15:21:52.646] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C4.dat
[15:21:52.652] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C5.dat
[15:21:52.659] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C6.dat
[15:21:52.666] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C7.dat
[15:21:52.673] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C8.dat
[15:21:52.680] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C9.dat
[15:21:52.687] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C10.dat
[15:21:52.694] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C11.dat
[15:21:52.700] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C12.dat
[15:21:52.707] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C13.dat
[15:21:52.714] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C14.dat
[15:21:52.721] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//trimParameters35_C15.dat
[15:21:52.728] <TB0>     INFO: PixTestTrim::trimTest() done
[15:21:52.728] <TB0>     INFO: vtrim:     118 108 112 167  97  99 111 116 104 117 109 102 106 101 114 101 
[15:21:52.728] <TB0>     INFO: vthrcomp:   99 105  97 102 101 100 104 101  91 108 102 104  91 101 104 104 
[15:21:52.728] <TB0>     INFO: vcal mean:  34.96  35.00  34.94  34.96  34.98  35.00  35.00  34.95  35.01  35.01  34.97  35.01  34.95  34.93  34.97  35.01 
[15:21:52.728] <TB0>     INFO: vcal RMS:    0.95   0.86   0.91   1.33   0.88   0.82   0.87   0.88   1.02   0.86   0.88   0.88   0.86   0.90   0.91   0.85 
[15:21:52.728] <TB0>     INFO: bits mean:   9.84   8.76   9.78  11.42   9.82   9.39   8.87   9.58   8.79   8.82  10.23   8.29   9.49  10.69   9.01   8.53 
[15:21:52.728] <TB0>     INFO: bits RMS:    2.45   2.53   2.63   1.78   2.62   2.66   2.57   2.67   2.71   2.54   2.50   2.68   2.60   2.35   2.51   2.74 
[15:21:52.738] <TB0>     INFO:    ----------------------------------------------------------------------
[15:21:52.738] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:21:52.738] <TB0>     INFO:    ----------------------------------------------------------------------
[15:21:52.741] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:21:52.741] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:21:52.751] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:21:52.751] <TB0>     INFO:     run 1 of 1
[15:21:52.751] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:21:53.095] <TB0>     INFO: Expecting 4160000 events.
[15:22:41.471] <TB0>     INFO: 1220545 events read in total (47662ms).
[15:23:28.893] <TB0>     INFO: 2427745 events read in total (95084ms).
[15:24:14.526] <TB0>     INFO: 3619780 events read in total (140717ms).
[15:24:34.994] <TB0>     INFO: 4160000 events read in total (161185ms).
[15:24:35.039] <TB0>     INFO: Test took 162288ms.
[15:24:35.142] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:24:35.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:24:37.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:24:39.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:24:41.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:24:43.024] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:24:44.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:24:46.893] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:24:48.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:24:50.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:24:52.680] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:24:54.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:24:56.420] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:24:58.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:00.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:02.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:03.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:05.810] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 376410112
[15:25:05.811] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:25:05.884] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:25:05.884] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[15:25:05.894] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:25:05.894] <TB0>     INFO:     run 1 of 1
[15:25:05.894] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:25:06.240] <TB0>     INFO: Expecting 3681600 events.
[15:25:55.676] <TB0>     INFO: 1252915 events read in total (48721ms).
[15:26:43.922] <TB0>     INFO: 2486100 events read in total (96967ms).
[15:27:30.426] <TB0>     INFO: 3681600 events read in total (143471ms).
[15:27:30.469] <TB0>     INFO: Test took 144576ms.
[15:27:30.555] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:30.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:27:32.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:34.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:35.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:37.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:39.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:41.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:43.002] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:44.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:46.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:48.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:50.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:51.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:53.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:55.262] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:56.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:58.727] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319209472
[15:27:58.728] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:27:58.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:27:58.802] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[15:27:58.811] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:27:58.811] <TB0>     INFO:     run 1 of 1
[15:27:58.812] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:59.153] <TB0>     INFO: Expecting 3452800 events.
[15:28:49.920] <TB0>     INFO: 1308540 events read in total (50052ms).
[15:29:39.320] <TB0>     INFO: 2591825 events read in total (99452ms).
[15:30:11.593] <TB0>     INFO: 3452800 events read in total (131726ms).
[15:30:11.628] <TB0>     INFO: Test took 132816ms.
[15:30:11.698] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:11.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:13.469] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:15.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:16.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:18.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:30:20.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:30:21.723] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:30:23.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:30:25.003] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:30:26.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:30:28.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:30:29.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:30:31.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:30:33.257] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:30:34.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:30:36.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:30:38.204] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346632192
[15:30:38.205] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:30:38.278] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:30:38.278] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[15:30:38.289] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:30:38.289] <TB0>     INFO:     run 1 of 1
[15:30:38.289] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:38.636] <TB0>     INFO: Expecting 3411200 events.
[15:31:29.499] <TB0>     INFO: 1318550 events read in total (50148ms).
[15:32:18.779] <TB0>     INFO: 2611115 events read in total (99428ms).
[15:32:49.120] <TB0>     INFO: 3411200 events read in total (129770ms).
[15:32:49.158] <TB0>     INFO: Test took 130869ms.
[15:32:49.228] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:32:49.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:32:50.983] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:32:52.607] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:32:54.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:32:55.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:32:57.550] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:32:59.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:33:00.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:33:02.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:33:04.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:33:05.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:33:07.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:33:09.043] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:33:10.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:33:12.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:33:13.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:33:15.635] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346632192
[15:33:15.636] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:33:15.710] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:33:15.710] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[15:33:15.720] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:33:15.721] <TB0>     INFO:     run 1 of 1
[15:33:15.721] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:33:16.063] <TB0>     INFO: Expecting 3452800 events.
[15:34:05.068] <TB0>     INFO: 1307040 events read in total (48290ms).
[15:34:54.185] <TB0>     INFO: 2589345 events read in total (97407ms).
[15:35:27.546] <TB0>     INFO: 3452800 events read in total (130769ms).
[15:35:27.586] <TB0>     INFO: Test took 131866ms.
[15:35:27.660] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:35:27.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:35:29.467] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:35:31.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:35:32.765] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:35:34.397] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:35:36.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:37.713] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:39.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:40.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:42.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:44.289] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:45.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:47.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:49.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:50.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:52.624] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:54.349] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 368803840
[15:35:54.350] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.3885, thr difference RMS: 1.30868
[15:35:54.350] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.7482, thr difference RMS: 1.3095
[15:35:54.350] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.0125, thr difference RMS: 1.42999
[15:35:54.350] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.8188, thr difference RMS: 1.26497
[15:35:54.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 11.2343, thr difference RMS: 1.29318
[15:35:54.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.5249, thr difference RMS: 1.43002
[15:35:54.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.8992, thr difference RMS: 1.31433
[15:35:54.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.7034, thr difference RMS: 1.26023
[15:35:54.351] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.52579, thr difference RMS: 1.88993
[15:35:54.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.92732, thr difference RMS: 1.45553
[15:35:54.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.93573, thr difference RMS: 1.25149
[15:35:54.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.94559, thr difference RMS: 1.31873
[15:35:54.352] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.47214, thr difference RMS: 1.68819
[15:35:54.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.8124, thr difference RMS: 1.29981
[15:35:54.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.7656, thr difference RMS: 1.3805
[15:35:54.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.3057, thr difference RMS: 1.33426
[15:35:54.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.3317, thr difference RMS: 1.32809
[15:35:54.353] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.8415, thr difference RMS: 1.29522
[15:35:54.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.99473, thr difference RMS: 1.41935
[15:35:54.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.7678, thr difference RMS: 1.2538
[15:35:54.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 11.1597, thr difference RMS: 1.29145
[15:35:54.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.4471, thr difference RMS: 1.43107
[15:35:54.354] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.8797, thr difference RMS: 1.29735
[15:35:54.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.7712, thr difference RMS: 1.26843
[15:35:54.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.37963, thr difference RMS: 1.91652
[15:35:54.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.7916, thr difference RMS: 1.50132
[15:35:54.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.74819, thr difference RMS: 1.25115
[15:35:54.355] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.0133, thr difference RMS: 1.32587
[15:35:54.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.44284, thr difference RMS: 1.71641
[15:35:54.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.7513, thr difference RMS: 1.2929
[15:35:54.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.7229, thr difference RMS: 1.38374
[15:35:54.356] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.2517, thr difference RMS: 1.34807
[15:35:54.357] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.4531, thr difference RMS: 1.33206
[15:35:54.357] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.9815, thr difference RMS: 1.28325
[15:35:54.357] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.0451, thr difference RMS: 1.42488
[15:35:54.357] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.7132, thr difference RMS: 1.25692
[15:35:54.357] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 11.2815, thr difference RMS: 1.29063
[15:35:54.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.4354, thr difference RMS: 1.41819
[15:35:54.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.9903, thr difference RMS: 1.28554
[15:35:54.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.7817, thr difference RMS: 1.27135
[15:35:54.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.32881, thr difference RMS: 1.89395
[15:35:54.358] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.73088, thr difference RMS: 1.49213
[15:35:54.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.79026, thr difference RMS: 1.253
[15:35:54.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.8956, thr difference RMS: 1.31578
[15:35:54.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.4275, thr difference RMS: 1.71974
[15:35:54.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.7683, thr difference RMS: 1.27981
[15:35:54.359] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.6998, thr difference RMS: 1.35155
[15:35:54.360] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.394, thr difference RMS: 1.32615
[15:35:54.360] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.5562, thr difference RMS: 1.29896
[15:35:54.360] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.9662, thr difference RMS: 1.26375
[15:35:54.360] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.1143, thr difference RMS: 1.43273
[15:35:54.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.7219, thr difference RMS: 1.24572
[15:35:54.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 11.3129, thr difference RMS: 1.26773
[15:35:54.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.3858, thr difference RMS: 1.40195
[15:35:54.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.0903, thr difference RMS: 1.28266
[15:35:54.361] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.7791, thr difference RMS: 1.24629
[15:35:54.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.23755, thr difference RMS: 1.86795
[15:35:54.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.76623, thr difference RMS: 1.48659
[15:35:54.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.6984, thr difference RMS: 1.24877
[15:35:54.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.9295, thr difference RMS: 1.29311
[15:35:54.362] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.49285, thr difference RMS: 1.72994
[15:35:54.363] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.8678, thr difference RMS: 1.28145
[15:35:54.363] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.713, thr difference RMS: 1.35569
[15:35:54.363] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.4494, thr difference RMS: 1.35123
[15:35:54.471] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[15:35:54.475] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2242 seconds
[15:35:54.475] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:35:55.195] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:35:55.195] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:35:55.198] <TB0>     INFO: ######################################################################
[15:35:55.198] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[15:35:55.198] <TB0>     INFO: ######################################################################
[15:35:55.199] <TB0>     INFO:    ----------------------------------------------------------------------
[15:35:55.199] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:35:55.199] <TB0>     INFO:    ----------------------------------------------------------------------
[15:35:55.199] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:35:55.211] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:35:55.211] <TB0>     INFO:     run 1 of 1
[15:35:55.211] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:55.553] <TB0>     INFO: Expecting 59072000 events.
[15:36:24.296] <TB0>     INFO: 1073200 events read in total (28028ms).
[15:36:52.295] <TB0>     INFO: 2141400 events read in total (56027ms).
[15:37:20.300] <TB0>     INFO: 3209400 events read in total (84033ms).
[15:37:48.338] <TB0>     INFO: 4281800 events read in total (112070ms).
[15:38:16.432] <TB0>     INFO: 5350000 events read in total (140164ms).
[15:38:44.526] <TB0>     INFO: 6419200 events read in total (168258ms).
[15:39:12.570] <TB0>     INFO: 7491000 events read in total (196302ms).
[15:39:40.628] <TB0>     INFO: 8559200 events read in total (224360ms).
[15:40:08.597] <TB0>     INFO: 9627400 events read in total (252329ms).
[15:40:36.604] <TB0>     INFO: 10700400 events read in total (280336ms).
[15:41:04.643] <TB0>     INFO: 11768800 events read in total (308375ms).
[15:41:32.621] <TB0>     INFO: 12837200 events read in total (336353ms).
[15:42:00.654] <TB0>     INFO: 13910200 events read in total (364386ms).
[15:42:28.726] <TB0>     INFO: 14978400 events read in total (392458ms).
[15:42:56.842] <TB0>     INFO: 16047400 events read in total (420574ms).
[15:43:24.933] <TB0>     INFO: 17119000 events read in total (448665ms).
[15:43:53.073] <TB0>     INFO: 18187000 events read in total (476805ms).
[15:44:21.082] <TB0>     INFO: 19255600 events read in total (504814ms).
[15:44:49.267] <TB0>     INFO: 20328200 events read in total (532999ms).
[15:45:17.321] <TB0>     INFO: 21397000 events read in total (561053ms).
[15:45:45.409] <TB0>     INFO: 22466600 events read in total (589141ms).
[15:46:13.426] <TB0>     INFO: 23537600 events read in total (617158ms).
[15:46:41.501] <TB0>     INFO: 24606200 events read in total (645233ms).
[15:47:09.576] <TB0>     INFO: 25676400 events read in total (673308ms).
[15:47:37.599] <TB0>     INFO: 26747000 events read in total (701331ms).
[15:48:05.644] <TB0>     INFO: 27815400 events read in total (729376ms).
[15:48:33.603] <TB0>     INFO: 28885800 events read in total (757335ms).
[15:49:01.696] <TB0>     INFO: 29956200 events read in total (785428ms).
[15:49:29.755] <TB0>     INFO: 31024400 events read in total (813487ms).
[15:49:57.839] <TB0>     INFO: 32093800 events read in total (841571ms).
[15:50:25.888] <TB0>     INFO: 33164800 events read in total (869620ms).
[15:50:53.950] <TB0>     INFO: 34232600 events read in total (897682ms).
[15:51:21.999] <TB0>     INFO: 35300800 events read in total (925731ms).
[15:51:50.153] <TB0>     INFO: 36372200 events read in total (953885ms).
[15:52:18.220] <TB0>     INFO: 37441400 events read in total (981952ms).
[15:52:46.354] <TB0>     INFO: 38509800 events read in total (1010086ms).
[15:53:14.466] <TB0>     INFO: 39580800 events read in total (1038198ms).
[15:53:42.574] <TB0>     INFO: 40650000 events read in total (1066306ms).
[15:54:10.663] <TB0>     INFO: 41717800 events read in total (1094395ms).
[15:54:38.671] <TB0>     INFO: 42787800 events read in total (1122403ms).
[15:55:06.760] <TB0>     INFO: 43858400 events read in total (1150492ms).
[15:55:34.774] <TB0>     INFO: 44926200 events read in total (1178506ms).
[15:56:02.800] <TB0>     INFO: 45994000 events read in total (1206532ms).
[15:56:30.817] <TB0>     INFO: 47065600 events read in total (1234549ms).
[15:56:58.972] <TB0>     INFO: 48134000 events read in total (1262704ms).
[15:57:27.035] <TB0>     INFO: 49202000 events read in total (1290767ms).
[15:57:55.195] <TB0>     INFO: 50271800 events read in total (1318927ms).
[15:58:23.228] <TB0>     INFO: 51341800 events read in total (1346960ms).
[15:58:49.815] <TB0>     INFO: 52409400 events read in total (1373547ms).
[15:59:18.109] <TB0>     INFO: 53478200 events read in total (1401842ms).
[15:59:46.279] <TB0>     INFO: 54549400 events read in total (1430011ms).
[16:00:14.195] <TB0>     INFO: 55617600 events read in total (1457927ms).
[16:00:41.348] <TB0>     INFO: 56685400 events read in total (1485080ms).
[16:01:10.076] <TB0>     INFO: 57755800 events read in total (1513808ms).
[16:01:38.353] <TB0>     INFO: 58826000 events read in total (1542085ms).
[16:01:45.111] <TB0>     INFO: 59072000 events read in total (1548843ms).
[16:01:45.132] <TB0>     INFO: Test took 1549921ms.
[16:01:45.190] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:45.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:01:45.319] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:46.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:01:46.489] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:47.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:01:47.651] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:48.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:01:48.819] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:49.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:01:49.988] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:51.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:01:51.147] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:52.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:01:52.322] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:53.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:01:53.500] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:54.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:01:54.668] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:55.837] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:01:55.837] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:57.007] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:01:57.007] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:58.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:01:58.188] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:01:59.348] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:01:59.348] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:00.517] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:02:00.517] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:01.694] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:02:01.694] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:02.889] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:02:02.889] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[16:02:04.090] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499142656
[16:02:04.120] <TB0>     INFO: PixTestScurves::scurves() done 
[16:02:04.121] <TB0>     INFO: Vcal mean:  34.98  35.16  35.09  35.04  35.12  35.03  35.05  35.03  35.13  35.13  35.09  35.10  35.06  35.02  35.13  35.15 
[16:02:04.121] <TB0>     INFO: Vcal RMS:    0.82   0.73   0.79   1.26   0.74   0.69   0.75   0.76   0.89   0.74   0.77   0.75   0.73   0.77   0.78   0.70 
[16:02:04.121] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:02:04.196] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:02:04.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:02:04.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:02:04.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:02:04.196] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:02:04.197] <TB0>     INFO: ######################################################################
[16:02:04.197] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:02:04.197] <TB0>     INFO: ######################################################################
[16:02:04.199] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:02:04.542] <TB0>     INFO: Expecting 41600 events.
[16:02:08.625] <TB0>     INFO: 41600 events read in total (3357ms).
[16:02:08.626] <TB0>     INFO: Test took 4427ms.
[16:02:08.633] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:08.633] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[16:02:08.633] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:02:08.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 28, 38] has eff 0/10
[16:02:08.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 28, 38]
[16:02:08.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 37, 59] has eff 0/10
[16:02:08.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 37, 59]
[16:02:08.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 11, 67] has eff 0/10
[16:02:08.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 11, 67]
[16:02:08.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 7, 77] has eff 0/10
[16:02:08.638] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 7, 77]
[16:02:08.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[16:02:08.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:02:08.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:02:08.642] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:02:08.980] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:02:09.322] <TB0>     INFO: Expecting 41600 events.
[16:02:13.420] <TB0>     INFO: 41600 events read in total (3383ms).
[16:02:13.421] <TB0>     INFO: Test took 4441ms.
[16:02:13.428] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:13.428] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[16:02:13.428] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.86
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.67
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,16] phvalue 166
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.188
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.199
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 170
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.866
[16:02:13.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 164
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.165
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 185
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.933
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 170
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.426
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 186
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.679
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 189
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.756
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 181
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.285
[16:02:13.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.065
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.906
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 172
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.178
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.051
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,10] phvalue 192
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.353
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:02:13.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:02:13.520] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:02:13.863] <TB0>     INFO: Expecting 41600 events.
[16:02:17.970] <TB0>     INFO: 41600 events read in total (3392ms).
[16:02:17.971] <TB0>     INFO: Test took 4451ms.
[16:02:17.979] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:17.979] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[16:02:17.979] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:02:17.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:02:17.983] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 13
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.3546
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 75
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.1098
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 57
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.9519
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 85
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.0942
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 57
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.8851
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 58
[16:02:17.984] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.5466
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 82
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1867
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 67
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.277
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 78
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1406
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 86
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8299
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 79
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.4212
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 61
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0291
[16:02:17.985] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,26] phvalue 76
[16:02:17.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.5568
[16:02:17.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 66
[16:02:17.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.944
[16:02:17.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 77
[16:02:17.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.7451
[16:02:17.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 87
[16:02:17.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.1975
[16:02:17.986] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 83
[16:02:17.988] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[16:02:18.393] <TB0>     INFO: Expecting 2560 events.
[16:02:19.354] <TB0>     INFO: 2560 events read in total (246ms).
[16:02:19.354] <TB0>     INFO: Test took 1365ms.
[16:02:19.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:19.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 1 1
[16:02:19.861] <TB0>     INFO: Expecting 2560 events.
[16:02:20.821] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:20.821] <TB0>     INFO: Test took 1467ms.
[16:02:20.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:20.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 2 2
[16:02:21.328] <TB0>     INFO: Expecting 2560 events.
[16:02:22.285] <TB0>     INFO: 2560 events read in total (242ms).
[16:02:22.285] <TB0>     INFO: Test took 1464ms.
[16:02:22.285] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:22.285] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[16:02:22.793] <TB0>     INFO: Expecting 2560 events.
[16:02:23.752] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:23.752] <TB0>     INFO: Test took 1467ms.
[16:02:23.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:23.753] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 4 4
[16:02:24.261] <TB0>     INFO: Expecting 2560 events.
[16:02:25.220] <TB0>     INFO: 2560 events read in total (243ms).
[16:02:25.220] <TB0>     INFO: Test took 1467ms.
[16:02:25.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:25.221] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 5 5
[16:02:25.728] <TB0>     INFO: Expecting 2560 events.
[16:02:26.687] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:26.688] <TB0>     INFO: Test took 1467ms.
[16:02:26.688] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:26.688] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[16:02:27.195] <TB0>     INFO: Expecting 2560 events.
[16:02:28.154] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:28.154] <TB0>     INFO: Test took 1466ms.
[16:02:28.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:28.154] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 7 7
[16:02:28.662] <TB0>     INFO: Expecting 2560 events.
[16:02:29.620] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:29.620] <TB0>     INFO: Test took 1466ms.
[16:02:29.620] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:29.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 8 8
[16:02:30.127] <TB0>     INFO: Expecting 2560 events.
[16:02:31.087] <TB0>     INFO: 2560 events read in total (245ms).
[16:02:31.088] <TB0>     INFO: Test took 1467ms.
[16:02:31.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:31.088] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[16:02:31.595] <TB0>     INFO: Expecting 2560 events.
[16:02:32.555] <TB0>     INFO: 2560 events read in total (245ms).
[16:02:32.556] <TB0>     INFO: Test took 1468ms.
[16:02:32.556] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:32.557] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 10 10
[16:02:33.065] <TB0>     INFO: Expecting 2560 events.
[16:02:34.022] <TB0>     INFO: 2560 events read in total (242ms).
[16:02:34.022] <TB0>     INFO: Test took 1465ms.
[16:02:34.023] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:34.023] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 26, 11 11
[16:02:34.530] <TB0>     INFO: Expecting 2560 events.
[16:02:35.489] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:35.490] <TB0>     INFO: Test took 1467ms.
[16:02:35.490] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:35.490] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[16:02:35.997] <TB0>     INFO: Expecting 2560 events.
[16:02:36.956] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:36.956] <TB0>     INFO: Test took 1466ms.
[16:02:36.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:36.957] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 13 13
[16:02:37.463] <TB0>     INFO: Expecting 2560 events.
[16:02:38.422] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:38.422] <TB0>     INFO: Test took 1465ms.
[16:02:38.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:38.422] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 14 14
[16:02:38.930] <TB0>     INFO: Expecting 2560 events.
[16:02:39.888] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:39.889] <TB0>     INFO: Test took 1467ms.
[16:02:39.890] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:39.890] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 15 15
[16:02:40.396] <TB0>     INFO: Expecting 2560 events.
[16:02:41.355] <TB0>     INFO: 2560 events read in total (244ms).
[16:02:41.355] <TB0>     INFO: Test took 1465ms.
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[16:02:41.355] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[16:02:41.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[16:02:41.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[16:02:41.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[16:02:41.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[16:02:41.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[16:02:41.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[16:02:41.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[16:02:41.356] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[16:02:41.359] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:02:41.865] <TB0>     INFO: Expecting 655360 events.
[16:02:53.638] <TB0>     INFO: 655360 events read in total (11058ms).
[16:02:53.648] <TB0>     INFO: Expecting 655360 events.
[16:03:05.244] <TB0>     INFO: 655360 events read in total (11030ms).
[16:03:05.258] <TB0>     INFO: Expecting 655360 events.
[16:03:16.827] <TB0>     INFO: 655360 events read in total (11009ms).
[16:03:16.845] <TB0>     INFO: Expecting 655360 events.
[16:03:28.415] <TB0>     INFO: 655360 events read in total (11013ms).
[16:03:28.438] <TB0>     INFO: Expecting 655360 events.
[16:03:39.989] <TB0>     INFO: 655360 events read in total (10998ms).
[16:03:40.016] <TB0>     INFO: Expecting 655360 events.
[16:03:51.608] <TB0>     INFO: 655360 events read in total (11047ms).
[16:03:51.641] <TB0>     INFO: Expecting 655360 events.
[16:04:03.191] <TB0>     INFO: 655360 events read in total (11011ms).
[16:04:03.228] <TB0>     INFO: Expecting 655360 events.
[16:04:14.772] <TB0>     INFO: 655360 events read in total (11010ms).
[16:04:14.812] <TB0>     INFO: Expecting 655360 events.
[16:04:26.403] <TB0>     INFO: 655360 events read in total (11061ms).
[16:04:26.448] <TB0>     INFO: Expecting 655360 events.
[16:04:38.045] <TB0>     INFO: 655360 events read in total (11069ms).
[16:04:38.093] <TB0>     INFO: Expecting 655360 events.
[16:04:49.660] <TB0>     INFO: 655360 events read in total (11040ms).
[16:04:49.714] <TB0>     INFO: Expecting 655360 events.
[16:05:01.308] <TB0>     INFO: 655360 events read in total (11068ms).
[16:05:01.365] <TB0>     INFO: Expecting 655360 events.
[16:05:12.965] <TB0>     INFO: 655360 events read in total (11073ms).
[16:05:13.027] <TB0>     INFO: Expecting 655360 events.
[16:05:24.634] <TB0>     INFO: 655360 events read in total (11080ms).
[16:05:24.700] <TB0>     INFO: Expecting 655360 events.
[16:05:36.303] <TB0>     INFO: 655360 events read in total (11076ms).
[16:05:36.373] <TB0>     INFO: Expecting 655360 events.
[16:05:47.955] <TB0>     INFO: 655360 events read in total (11055ms).
[16:05:48.030] <TB0>     INFO: Test took 186671ms.
[16:05:48.137] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:05:48.444] <TB0>     INFO: Expecting 655360 events.
[16:06:00.121] <TB0>     INFO: 655360 events read in total (10963ms).
[16:06:00.132] <TB0>     INFO: Expecting 655360 events.
[16:06:11.687] <TB0>     INFO: 655360 events read in total (10992ms).
[16:06:11.702] <TB0>     INFO: Expecting 655360 events.
[16:06:23.208] <TB0>     INFO: 655360 events read in total (10952ms).
[16:06:23.229] <TB0>     INFO: Expecting 655360 events.
[16:06:34.769] <TB0>     INFO: 655360 events read in total (10988ms).
[16:06:34.792] <TB0>     INFO: Expecting 655360 events.
[16:06:46.335] <TB0>     INFO: 655360 events read in total (10989ms).
[16:06:46.363] <TB0>     INFO: Expecting 655360 events.
[16:06:57.916] <TB0>     INFO: 655360 events read in total (11010ms).
[16:06:57.947] <TB0>     INFO: Expecting 655360 events.
[16:07:09.470] <TB0>     INFO: 655360 events read in total (10980ms).
[16:07:09.506] <TB0>     INFO: Expecting 655360 events.
[16:07:20.964] <TB0>     INFO: 655360 events read in total (10924ms).
[16:07:21.005] <TB0>     INFO: Expecting 655360 events.
[16:07:32.670] <TB0>     INFO: 655360 events read in total (11126ms).
[16:07:32.714] <TB0>     INFO: Expecting 655360 events.
[16:07:44.419] <TB0>     INFO: 655360 events read in total (11176ms).
[16:07:44.467] <TB0>     INFO: Expecting 655360 events.
[16:07:56.089] <TB0>     INFO: 655360 events read in total (11095ms).
[16:07:56.141] <TB0>     INFO: Expecting 655360 events.
[16:08:07.819] <TB0>     INFO: 655360 events read in total (11151ms).
[16:08:07.876] <TB0>     INFO: Expecting 655360 events.
[16:08:19.551] <TB0>     INFO: 655360 events read in total (11148ms).
[16:08:19.612] <TB0>     INFO: Expecting 655360 events.
[16:08:31.262] <TB0>     INFO: 655360 events read in total (11123ms).
[16:08:31.327] <TB0>     INFO: Expecting 655360 events.
[16:08:42.998] <TB0>     INFO: 655360 events read in total (11145ms).
[16:08:43.068] <TB0>     INFO: Expecting 655360 events.
[16:08:54.676] <TB0>     INFO: 655360 events read in total (11082ms).
[16:08:54.752] <TB0>     INFO: Test took 186615ms.
[16:08:54.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:08:54.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.925] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:08:54.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:08:54.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:08:54.926] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:08:54.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:08:54.927] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:08:54.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:08:54.928] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.929] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:08:54.929] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.929] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:08:54.929] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.929] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:08:54.929] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:08:54.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:08:54.930] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.931] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:08:54.931] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.931] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:08:54.931] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:08:54.931] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:08:54.931] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.939] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.945] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.952] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.959] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.965] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.972] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.979] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.986] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.993] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:54.999] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:08:55.006] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:08:55.013] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:08:55.020] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:08:55.026] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:08:55.033] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:08:55.040] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[16:08:55.046] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:55.053] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:55.060] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:08:55.067] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:08:55.073] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:08:55.080] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[16:08:55.087] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[16:08:55.093] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[16:08:55.100] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[16:08:55.107] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[16:08:55.113] <TB0>     INFO: safety margin for low PH: adding 9, margin is now 29
[16:08:55.120] <TB0>     INFO: safety margin for low PH: adding 10, margin is now 30
[16:08:55.127] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:55.134] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:55.140] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:55.147] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:08:55.154] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:08:55.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:08:55.188] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C0.dat
[16:08:55.188] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C1.dat
[16:08:55.188] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C2.dat
[16:08:55.188] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C3.dat
[16:08:55.188] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C4.dat
[16:08:55.188] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C5.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C6.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C7.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C8.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C9.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C10.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C11.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C12.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C13.dat
[16:08:55.189] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C14.dat
[16:08:55.190] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//dacParameters35_C15.dat
[16:08:55.538] <TB0>     INFO: Expecting 41600 events.
[16:08:59.373] <TB0>     INFO: 41600 events read in total (3120ms).
[16:08:59.374] <TB0>     INFO: Test took 4182ms.
[16:09:00.021] <TB0>     INFO: Expecting 41600 events.
[16:09:03.834] <TB0>     INFO: 41600 events read in total (3099ms).
[16:09:03.835] <TB0>     INFO: Test took 4158ms.
[16:09:04.481] <TB0>     INFO: Expecting 41600 events.
[16:09:08.316] <TB0>     INFO: 41600 events read in total (3120ms).
[16:09:08.316] <TB0>     INFO: Test took 4180ms.
[16:09:08.622] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:08.753] <TB0>     INFO: Expecting 2560 events.
[16:09:09.711] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:09.712] <TB0>     INFO: Test took 1090ms.
[16:09:09.714] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:10.220] <TB0>     INFO: Expecting 2560 events.
[16:09:11.179] <TB0>     INFO: 2560 events read in total (244ms).
[16:09:11.180] <TB0>     INFO: Test took 1466ms.
[16:09:11.182] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:11.688] <TB0>     INFO: Expecting 2560 events.
[16:09:12.644] <TB0>     INFO: 2560 events read in total (240ms).
[16:09:12.645] <TB0>     INFO: Test took 1463ms.
[16:09:12.647] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:13.153] <TB0>     INFO: Expecting 2560 events.
[16:09:14.112] <TB0>     INFO: 2560 events read in total (244ms).
[16:09:14.112] <TB0>     INFO: Test took 1465ms.
[16:09:14.115] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:14.623] <TB0>     INFO: Expecting 2560 events.
[16:09:15.582] <TB0>     INFO: 2560 events read in total (244ms).
[16:09:15.582] <TB0>     INFO: Test took 1467ms.
[16:09:15.584] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:16.091] <TB0>     INFO: Expecting 2560 events.
[16:09:17.050] <TB0>     INFO: 2560 events read in total (244ms).
[16:09:17.050] <TB0>     INFO: Test took 1466ms.
[16:09:17.052] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:17.558] <TB0>     INFO: Expecting 2560 events.
[16:09:18.518] <TB0>     INFO: 2560 events read in total (245ms).
[16:09:18.519] <TB0>     INFO: Test took 1467ms.
[16:09:18.521] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:19.027] <TB0>     INFO: Expecting 2560 events.
[16:09:19.986] <TB0>     INFO: 2560 events read in total (244ms).
[16:09:19.986] <TB0>     INFO: Test took 1465ms.
[16:09:19.988] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:20.495] <TB0>     INFO: Expecting 2560 events.
[16:09:21.453] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:21.454] <TB0>     INFO: Test took 1466ms.
[16:09:21.456] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:21.962] <TB0>     INFO: Expecting 2560 events.
[16:09:22.920] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:22.921] <TB0>     INFO: Test took 1465ms.
[16:09:22.923] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:23.429] <TB0>     INFO: Expecting 2560 events.
[16:09:24.388] <TB0>     INFO: 2560 events read in total (244ms).
[16:09:24.389] <TB0>     INFO: Test took 1466ms.
[16:09:24.391] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:24.897] <TB0>     INFO: Expecting 2560 events.
[16:09:25.855] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:25.856] <TB0>     INFO: Test took 1465ms.
[16:09:25.858] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:26.365] <TB0>     INFO: Expecting 2560 events.
[16:09:27.322] <TB0>     INFO: 2560 events read in total (242ms).
[16:09:27.322] <TB0>     INFO: Test took 1465ms.
[16:09:27.325] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:27.831] <TB0>     INFO: Expecting 2560 events.
[16:09:28.791] <TB0>     INFO: 2560 events read in total (245ms).
[16:09:28.791] <TB0>     INFO: Test took 1466ms.
[16:09:28.795] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:29.300] <TB0>     INFO: Expecting 2560 events.
[16:09:30.261] <TB0>     INFO: 2560 events read in total (246ms).
[16:09:30.261] <TB0>     INFO: Test took 1466ms.
[16:09:30.264] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:30.769] <TB0>     INFO: Expecting 2560 events.
[16:09:31.725] <TB0>     INFO: 2560 events read in total (241ms).
[16:09:31.725] <TB0>     INFO: Test took 1461ms.
[16:09:31.727] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:32.235] <TB0>     INFO: Expecting 2560 events.
[16:09:33.195] <TB0>     INFO: 2560 events read in total (245ms).
[16:09:33.196] <TB0>     INFO: Test took 1469ms.
[16:09:33.198] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:33.704] <TB0>     INFO: Expecting 2560 events.
[16:09:34.663] <TB0>     INFO: 2560 events read in total (244ms).
[16:09:34.663] <TB0>     INFO: Test took 1465ms.
[16:09:34.666] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:35.171] <TB0>     INFO: Expecting 2560 events.
[16:09:36.132] <TB0>     INFO: 2560 events read in total (246ms).
[16:09:36.132] <TB0>     INFO: Test took 1466ms.
[16:09:36.134] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:36.641] <TB0>     INFO: Expecting 2560 events.
[16:09:37.599] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:37.599] <TB0>     INFO: Test took 1465ms.
[16:09:37.602] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:38.108] <TB0>     INFO: Expecting 2560 events.
[16:09:39.066] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:39.066] <TB0>     INFO: Test took 1464ms.
[16:09:39.068] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:39.575] <TB0>     INFO: Expecting 2560 events.
[16:09:40.534] <TB0>     INFO: 2560 events read in total (244ms).
[16:09:40.534] <TB0>     INFO: Test took 1466ms.
[16:09:40.537] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:41.042] <TB0>     INFO: Expecting 2560 events.
[16:09:42.002] <TB0>     INFO: 2560 events read in total (245ms).
[16:09:42.003] <TB0>     INFO: Test took 1466ms.
[16:09:42.005] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:42.512] <TB0>     INFO: Expecting 2560 events.
[16:09:43.472] <TB0>     INFO: 2560 events read in total (245ms).
[16:09:43.472] <TB0>     INFO: Test took 1467ms.
[16:09:43.474] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:43.980] <TB0>     INFO: Expecting 2560 events.
[16:09:44.938] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:44.938] <TB0>     INFO: Test took 1464ms.
[16:09:44.940] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:45.446] <TB0>     INFO: Expecting 2560 events.
[16:09:46.406] <TB0>     INFO: 2560 events read in total (245ms).
[16:09:46.407] <TB0>     INFO: Test took 1467ms.
[16:09:46.409] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:46.914] <TB0>     INFO: Expecting 2560 events.
[16:09:47.874] <TB0>     INFO: 2560 events read in total (245ms).
[16:09:47.874] <TB0>     INFO: Test took 1466ms.
[16:09:47.876] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:48.383] <TB0>     INFO: Expecting 2560 events.
[16:09:49.341] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:49.342] <TB0>     INFO: Test took 1466ms.
[16:09:49.343] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:49.850] <TB0>     INFO: Expecting 2560 events.
[16:09:50.808] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:50.809] <TB0>     INFO: Test took 1466ms.
[16:09:50.811] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:51.317] <TB0>     INFO: Expecting 2560 events.
[16:09:52.278] <TB0>     INFO: 2560 events read in total (246ms).
[16:09:52.278] <TB0>     INFO: Test took 1467ms.
[16:09:52.280] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:52.787] <TB0>     INFO: Expecting 2560 events.
[16:09:53.747] <TB0>     INFO: 2560 events read in total (245ms).
[16:09:53.747] <TB0>     INFO: Test took 1467ms.
[16:09:53.750] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:54.256] <TB0>     INFO: Expecting 2560 events.
[16:09:55.214] <TB0>     INFO: 2560 events read in total (243ms).
[16:09:55.214] <TB0>     INFO: Test took 1465ms.
[16:09:56.233] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[16:09:56.233] <TB0>     INFO: PH scale (per ROC):    65  69  73  76  63  75  64  76  71  69  78  77  74  69  68  64
[16:09:56.233] <TB0>     INFO: PH offset (per ROC):  178 194 170 190 195 171 189 173 170 176 186 176 181 175 170 174
[16:09:56.407] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:09:56.410] <TB0>     INFO: ######################################################################
[16:09:56.410] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:09:56.410] <TB0>     INFO: ######################################################################
[16:09:56.410] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:09:56.422] <TB0>     INFO: scanning low vcal = 10
[16:09:56.769] <TB0>     INFO: Expecting 41600 events.
[16:10:00.487] <TB0>     INFO: 41600 events read in total (3003ms).
[16:10:00.487] <TB0>     INFO: Test took 4065ms.
[16:10:00.489] <TB0>     INFO: scanning low vcal = 20
[16:10:00.995] <TB0>     INFO: Expecting 41600 events.
[16:10:04.700] <TB0>     INFO: 41600 events read in total (2990ms).
[16:10:04.700] <TB0>     INFO: Test took 4211ms.
[16:10:04.702] <TB0>     INFO: scanning low vcal = 30
[16:10:05.208] <TB0>     INFO: Expecting 41600 events.
[16:10:08.934] <TB0>     INFO: 41600 events read in total (3011ms).
[16:10:08.934] <TB0>     INFO: Test took 4232ms.
[16:10:08.936] <TB0>     INFO: scanning low vcal = 40
[16:10:09.438] <TB0>     INFO: Expecting 41600 events.
[16:10:13.678] <TB0>     INFO: 41600 events read in total (3525ms).
[16:10:13.679] <TB0>     INFO: Test took 4743ms.
[16:10:13.682] <TB0>     INFO: scanning low vcal = 50
[16:10:14.099] <TB0>     INFO: Expecting 41600 events.
[16:10:18.354] <TB0>     INFO: 41600 events read in total (3541ms).
[16:10:18.355] <TB0>     INFO: Test took 4673ms.
[16:10:18.358] <TB0>     INFO: scanning low vcal = 60
[16:10:18.778] <TB0>     INFO: Expecting 41600 events.
[16:10:23.041] <TB0>     INFO: 41600 events read in total (3548ms).
[16:10:23.042] <TB0>     INFO: Test took 4684ms.
[16:10:23.045] <TB0>     INFO: scanning low vcal = 70
[16:10:23.464] <TB0>     INFO: Expecting 41600 events.
[16:10:27.729] <TB0>     INFO: 41600 events read in total (3550ms).
[16:10:27.729] <TB0>     INFO: Test took 4684ms.
[16:10:27.732] <TB0>     INFO: scanning low vcal = 80
[16:10:28.147] <TB0>     INFO: Expecting 41600 events.
[16:10:32.425] <TB0>     INFO: 41600 events read in total (3564ms).
[16:10:32.426] <TB0>     INFO: Test took 4693ms.
[16:10:32.429] <TB0>     INFO: scanning low vcal = 90
[16:10:32.843] <TB0>     INFO: Expecting 41600 events.
[16:10:37.109] <TB0>     INFO: 41600 events read in total (3551ms).
[16:10:37.110] <TB0>     INFO: Test took 4681ms.
[16:10:37.114] <TB0>     INFO: scanning low vcal = 100
[16:10:37.525] <TB0>     INFO: Expecting 41600 events.
[16:10:41.912] <TB0>     INFO: 41600 events read in total (3672ms).
[16:10:41.913] <TB0>     INFO: Test took 4799ms.
[16:10:41.916] <TB0>     INFO: scanning low vcal = 110
[16:10:42.335] <TB0>     INFO: Expecting 41600 events.
[16:10:46.549] <TB0>     INFO: 41600 events read in total (3499ms).
[16:10:46.550] <TB0>     INFO: Test took 4634ms.
[16:10:46.553] <TB0>     INFO: scanning low vcal = 120
[16:10:46.973] <TB0>     INFO: Expecting 41600 events.
[16:10:51.185] <TB0>     INFO: 41600 events read in total (3497ms).
[16:10:51.186] <TB0>     INFO: Test took 4633ms.
[16:10:51.189] <TB0>     INFO: scanning low vcal = 130
[16:10:51.609] <TB0>     INFO: Expecting 41600 events.
[16:10:55.826] <TB0>     INFO: 41600 events read in total (3502ms).
[16:10:55.826] <TB0>     INFO: Test took 4637ms.
[16:10:55.829] <TB0>     INFO: scanning low vcal = 140
[16:10:56.250] <TB0>     INFO: Expecting 41600 events.
[16:11:00.466] <TB0>     INFO: 41600 events read in total (3501ms).
[16:11:00.467] <TB0>     INFO: Test took 4638ms.
[16:11:00.470] <TB0>     INFO: scanning low vcal = 150
[16:11:00.890] <TB0>     INFO: Expecting 41600 events.
[16:11:05.105] <TB0>     INFO: 41600 events read in total (3500ms).
[16:11:05.106] <TB0>     INFO: Test took 4636ms.
[16:11:05.109] <TB0>     INFO: scanning low vcal = 160
[16:11:05.527] <TB0>     INFO: Expecting 41600 events.
[16:11:09.737] <TB0>     INFO: 41600 events read in total (3495ms).
[16:11:09.738] <TB0>     INFO: Test took 4629ms.
[16:11:09.741] <TB0>     INFO: scanning low vcal = 170
[16:11:10.161] <TB0>     INFO: Expecting 41600 events.
[16:11:14.374] <TB0>     INFO: 41600 events read in total (3499ms).
[16:11:14.374] <TB0>     INFO: Test took 4633ms.
[16:11:14.378] <TB0>     INFO: scanning low vcal = 180
[16:11:14.795] <TB0>     INFO: Expecting 41600 events.
[16:11:19.013] <TB0>     INFO: 41600 events read in total (3503ms).
[16:11:19.014] <TB0>     INFO: Test took 4636ms.
[16:11:19.017] <TB0>     INFO: scanning low vcal = 190
[16:11:19.436] <TB0>     INFO: Expecting 41600 events.
[16:11:23.708] <TB0>     INFO: 41600 events read in total (3557ms).
[16:11:23.709] <TB0>     INFO: Test took 4692ms.
[16:11:23.712] <TB0>     INFO: scanning low vcal = 200
[16:11:24.132] <TB0>     INFO: Expecting 41600 events.
[16:11:28.420] <TB0>     INFO: 41600 events read in total (3572ms).
[16:11:28.422] <TB0>     INFO: Test took 4710ms.
[16:11:28.425] <TB0>     INFO: scanning low vcal = 210
[16:11:28.840] <TB0>     INFO: Expecting 41600 events.
[16:11:33.127] <TB0>     INFO: 41600 events read in total (3572ms).
[16:11:33.128] <TB0>     INFO: Test took 4703ms.
[16:11:33.131] <TB0>     INFO: scanning low vcal = 220
[16:11:33.546] <TB0>     INFO: Expecting 41600 events.
[16:11:37.816] <TB0>     INFO: 41600 events read in total (3555ms).
[16:11:37.817] <TB0>     INFO: Test took 4686ms.
[16:11:37.820] <TB0>     INFO: scanning low vcal = 230
[16:11:38.241] <TB0>     INFO: Expecting 41600 events.
[16:11:42.506] <TB0>     INFO: 41600 events read in total (3550ms).
[16:11:42.507] <TB0>     INFO: Test took 4687ms.
[16:11:42.510] <TB0>     INFO: scanning low vcal = 240
[16:11:42.925] <TB0>     INFO: Expecting 41600 events.
[16:11:47.191] <TB0>     INFO: 41600 events read in total (3551ms).
[16:11:47.192] <TB0>     INFO: Test took 4682ms.
[16:11:47.195] <TB0>     INFO: scanning low vcal = 250
[16:11:47.615] <TB0>     INFO: Expecting 41600 events.
[16:11:51.872] <TB0>     INFO: 41600 events read in total (3542ms).
[16:11:51.873] <TB0>     INFO: Test took 4678ms.
[16:11:51.877] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:11:52.292] <TB0>     INFO: Expecting 41600 events.
[16:11:56.547] <TB0>     INFO: 41600 events read in total (3540ms).
[16:11:56.548] <TB0>     INFO: Test took 4671ms.
[16:11:56.551] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:11:56.971] <TB0>     INFO: Expecting 41600 events.
[16:12:01.216] <TB0>     INFO: 41600 events read in total (3530ms).
[16:12:01.217] <TB0>     INFO: Test took 4666ms.
[16:12:01.220] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:12:01.638] <TB0>     INFO: Expecting 41600 events.
[16:12:05.894] <TB0>     INFO: 41600 events read in total (3541ms).
[16:12:05.895] <TB0>     INFO: Test took 4675ms.
[16:12:05.898] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:12:06.314] <TB0>     INFO: Expecting 41600 events.
[16:12:10.572] <TB0>     INFO: 41600 events read in total (3543ms).
[16:12:10.573] <TB0>     INFO: Test took 4675ms.
[16:12:10.576] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:12:10.993] <TB0>     INFO: Expecting 41600 events.
[16:12:15.277] <TB0>     INFO: 41600 events read in total (3569ms).
[16:12:15.278] <TB0>     INFO: Test took 4702ms.
[16:12:15.814] <TB0>     INFO: PixTestGainPedestal::measure() done 
[16:12:15.817] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:12:15.817] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:12:15.817] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:12:15.818] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:12:15.818] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:12:15.818] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:12:15.818] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:12:15.818] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:12:15.818] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:12:15.819] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:12:15.819] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:12:15.819] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:12:15.819] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:12:15.819] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:12:15.820] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:12:15.820] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:12:52.915] <TB0>     INFO: PixTestGainPedestal::fit() done
[16:12:52.915] <TB0>     INFO: non-linearity mean:  0.957 0.949 0.953 0.959 0.952 0.956 0.953 0.949 0.951 0.962 0.951 0.963 0.955 0.949 0.955 0.947
[16:12:52.915] <TB0>     INFO: non-linearity RMS:   0.007 0.008 0.006 0.006 0.008 0.005 0.008 0.007 0.006 0.005 0.007 0.004 0.006 0.007 0.006 0.007
[16:12:52.915] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:12:52.938] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:12:52.960] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:12:52.983] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:12:53.005] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:12:53.027] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:12:53.049] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:12:53.071] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:12:53.094] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:12:53.116] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:12:53.138] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:12:53.160] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:12:53.182] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:12:53.204] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:12:53.226] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:12:53.248] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-A-43_FPIXTest-17C-Nebraska-160912-1446-150V_2016-09-12_14h46m_1473709587//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:12:53.270] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[16:12:53.270] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:12:53.278] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:12:53.278] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:12:53.280] <TB0>     INFO: ######################################################################
[16:12:53.280] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:12:53.280] <TB0>     INFO: ######################################################################
[16:12:53.283] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:12:53.293] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:12:53.293] <TB0>     INFO:     run 1 of 1
[16:12:53.293] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:12:53.637] <TB0>     INFO: Expecting 3120000 events.
[16:13:42.227] <TB0>     INFO: 1300235 events read in total (47876ms).
[16:14:30.554] <TB0>     INFO: 2601710 events read in total (96203ms).
[16:14:49.815] <TB0>     INFO: 3120000 events read in total (115465ms).
[16:14:49.855] <TB0>     INFO: Test took 116562ms.
[16:14:49.926] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:14:50.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:14:51.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:14:53.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:14:54.488] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:14:55.957] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:14:57.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:14:58.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:15:00.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:15:01.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:15:03.085] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:04.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:06.084] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:07.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:15:08.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:15:10.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:11.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:13.344] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405323776
[16:15:13.378] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:15:13.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8577, RMS = 1.42623
[16:15:13.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[16:15:13.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:15:13.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7575, RMS = 1.39717
[16:15:13.379] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:15:13.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:15:13.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.1001, RMS = 1.83548
[16:15:13.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[16:15:13.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:15:13.380] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.6564, RMS = 2.11477
[16:15:13.381] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[16:15:13.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:15:13.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5491, RMS = 1.37024
[16:15:13.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[16:15:13.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:15:13.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.4431, RMS = 1.14929
[16:15:13.382] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[16:15:13.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:15:13.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.8345, RMS = 1.94536
[16:15:13.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:15:13.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:15:13.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.7256, RMS = 2.18235
[16:15:13.383] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:15:13.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:15:13.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.3969, RMS = 1.96167
[16:15:13.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:15:13.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:15:13.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.6388, RMS = 2.06564
[16:15:13.384] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:15:13.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:15:13.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.795, RMS = 1.69922
[16:15:13.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:15:13.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:15:13.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6991, RMS = 2.12794
[16:15:13.385] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:15:13.386] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:15:13.386] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.0701, RMS = 1.58956
[16:15:13.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[16:15:13.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:15:13.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.2533, RMS = 1.95075
[16:15:13.387] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[16:15:13.388] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:15:13.388] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.5753, RMS = 1.8417
[16:15:13.388] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:15:13.388] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:15:13.388] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2114, RMS = 1.91302
[16:15:13.388] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:15:13.389] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:15:13.389] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5943, RMS = 1.16736
[16:15:13.389] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:15:13.389] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:15:13.389] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4129, RMS = 1.63354
[16:15:13.389] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:15:13.390] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:15:13.390] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.3552, RMS = 1.43654
[16:15:13.390] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:15:13.390] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:15:13.390] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0849, RMS = 1.9208
[16:15:13.390] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:15:13.391] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:15:13.391] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.9691, RMS = 1.45853
[16:15:13.391] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:15:13.391] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:15:13.391] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.1602, RMS = 1.90551
[16:15:13.391] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:15:13.392] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:15:13.392] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.3043, RMS = 1.62463
[16:15:13.392] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:15:13.392] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:15:13.392] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.5549, RMS = 2.41597
[16:15:13.392] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:15:13.393] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:15:13.393] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6225, RMS = 0.942951
[16:15:13.393] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:15:13.394] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:15:13.394] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.458, RMS = 1.6251
[16:15:13.394] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:15:13.395] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:15:13.395] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5741, RMS = 1.65832
[16:15:13.395] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:15:13.395] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:15:13.395] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.7131, RMS = 1.79576
[16:15:13.395] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:15:13.396] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:15:13.396] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.3882, RMS = 1.93819
[16:15:13.396] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:15:13.396] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:15:13.396] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5137, RMS = 2.35247
[16:15:13.396] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[16:15:13.397] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:15:13.397] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.5001, RMS = 1.81086
[16:15:13.397] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:15:13.397] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:15:13.397] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.9555, RMS = 1.82806
[16:15:13.397] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:15:13.400] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[16:15:13.400] <TB0>     INFO: number of dead bumps (per ROC):     0    3    0    0    0    0   46    0    0    0    0    0    0    0    0    0
[16:15:13.400] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:15:13.495] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:15:13.495] <TB0>     INFO: enter test to run
[16:15:13.495] <TB0>     INFO:   test:  no parameter change
[16:15:13.496] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 400.3mA
[16:15:13.497] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[16:15:13.497] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[16:15:13.497] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:15:14.054] <TB0>    QUIET: Connection to board 133 closed.
[16:15:14.055] <TB0>     INFO: pXar: this is the end, my friend
[16:15:14.055] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
