// Seed: 2851920439
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_5 = id_2 & id_1;
  assign module_1.id_0 = 0;
  wire id_6;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    input  tri0 id_2
);
  tri1 id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = 1;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  nor primCall (id_3, id_4, id_1);
endmodule
