{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 14:26:31 2013 " "Info: Processing started: Fri Sep 20 14:26:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb2_sdram_project.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file usb2_sdram_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 USB2_SDRAM_Project-RTL " "Info: Found design unit 1: USB2_SDRAM_Project-RTL" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 USB2_SDRAM_Project " "Info: Found entity 1: USB2_SDRAM_Project" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_Controller-RTL " "Info: Found design unit 1: SDRAM_Controller-RTL" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_Controller " "Info: Found entity 1: SDRAM_Controller" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_Controller-RTL " "Info: Found design unit 1: ADC_Controller-RTL" {  } { { "ADC_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/ADC_Controller.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Info: Found entity 1: ADC_Controller" {  } { { "ADC_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/ADC_Controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-RTL " "Info: Found design unit 1: Controller-RTL" {  } { { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pll_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_core-SYN " "Info: Found design unit 1: pll_core-SYN" {  } { { "PLL_Core.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/PLL_Core.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL_Core " "Info: Found entity 1: PLL_Core" {  } { { "PLL_Core.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/PLL_Core.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKGen-RTL " "Info: Found design unit 1: CLKGen-RTL" {  } { { "CLKGen.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/CLKGen.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLKGen " "Info: Found entity 1: CLKGen" {  } { { "CLKGen.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/CLKGen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_core-SYN " "Info: Found design unit 1: fifo_core-SYN" {  } { { "FIFO_Core.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/FIFO_Core.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Core " "Info: Found entity 1: FIFO_Core" {  } { { "FIFO_Core.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/FIFO_Core.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8bit_2k.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fifo_8bit_2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO_8Bit_2K-RTL " "Info: Found design unit 1: FIFO_8Bit_2K-RTL" {  } { { "FIFO_8Bit_2K.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/FIFO_8Bit_2K.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_8Bit_2K " "Info: Found entity 1: FIFO_8Bit_2K" {  } { { "FIFO_8Bit_2K.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/FIFO_8Bit_2K.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file camera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Camera-RTL " "Info: Found design unit 1: Camera-RTL" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Camera " "Info: Found entity 1: Camera" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "USB2_SDRAM_Project " "Info: Elaborating entity \"USB2_SDRAM_Project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk18m_t USB2_SDRAM_Project.vhd(143) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(143): object \"clk18m_t\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camerafifofull_t USB2_SDRAM_Project.vhd(147) " "Warning (10036): Verilog HDL or VHDL warning at USB2_SDRAM_Project.vhd(147): object \"camerafifofull_t\" assigned a value but never read" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKGen CLKGen:U0 " "Info: Elaborating entity \"CLKGen\" for hierarchy \"CLKGen:U0\"" {  } { { "USB2_SDRAM_Project.vhd" "U0" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Core CLKGen:U0\|PLL_Core:U0 " "Info: Elaborating entity \"PLL_Core\" for hierarchy \"CLKGen:U0\|PLL_Core:U0\"" {  } { { "CLKGen.vhd" "U0" { Text "E:/Project/USB2_SDRAM_Project_20130624/CLKGen.vhd" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\"" {  } { { "PLL_Core.vhd" "altpll_component" { Text "E:/Project/USB2_SDRAM_Project_20130624/PLL_Core.vhd" 155 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\"" {  } { { "PLL_Core.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/PLL_Core.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component " "Info: Instantiated megafunction \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Info: Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10833 " "Info: Parameter \"clk0_multiply_by\" = \"10833\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2500 " "Info: Parameter \"clk1_divide_by\" = \"2500\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3611 " "Info: Parameter \"clk1_multiply_by\" = \"3611\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1000 " "Info: Parameter \"clk2_divide_by\" = \"1000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 361 " "Info: Parameter \"clk2_multiply_by\" = \"361\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_Core " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_Core\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_Core.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/PLL_Core.vhd" 155 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Camera Camera:U1 " "Info: Elaborating entity \"Camera\" for hierarchy \"Camera:U1\"" {  } { { "USB2_SDRAM_Project.vhd" "U1" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_8Bit_2K FIFO_8Bit_2K:U2 " "Info: Elaborating entity \"FIFO_8Bit_2K\" for hierarchy \"FIFO_8Bit_2K:U2\"" {  } { { "USB2_SDRAM_Project.vhd" "U2" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 194 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_Core FIFO_8Bit_2K:U2\|FIFO_Core:U0 " "Info: Elaborating entity \"FIFO_Core\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\"" {  } { { "FIFO_8Bit_2K.vhd" "U0" { Text "E:/Project/USB2_SDRAM_Project_20130624/FIFO_8Bit_2K.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\"" {  } { { "FIFO_Core.vhd" "dcfifo_component" { Text "E:/Project/USB2_SDRAM_Project_20130624/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\"" {  } { { "FIFO_Core.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5, " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FIFO_Core.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/FIFO_Core.vhd" 104 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_tvm1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_tvm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_tvm1 " "Info: Found entity 1: dcfifo_tvm1" {  } { { "db/dcfifo_tvm1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 46 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_tvm1 FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated " "Info: Elaborating entity \"dcfifo_tvm1\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_mdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_mdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_mdb " "Info: Found entity 1: a_gray2bin_mdb" {  } { { "db/a_gray2bin_mdb.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_gray2bin_mdb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_mdb FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_gray2bin_mdb:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_mdb\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_gray2bin_mdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_tvm1.tdf" "rdptr_g_gray2bin" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q96.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_q96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q96 " "Info: Found entity 1: a_graycounter_q96" {  } { { "db/a_graycounter_q96.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_q96.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q96 FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_q96:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_q96\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_q96:rdptr_g1p\"" {  } { { "db/dcfifo_tvm1.tdf" "rdptr_g1p" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 64 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_hgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_hgc " "Info: Found entity 1: a_graycounter_hgc" {  } { { "db/a_graycounter_hgc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_hgc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_hgc FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_hgc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_hgc\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_hgc:wrptr_g1p\"" {  } { { "db/dcfifo_tvm1.tdf" "wrptr_g1p" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 65 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Info: Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp " "Info: Elaborating entity \"a_graycounter_ggc\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|a_graycounter_ggc:wrptr_gp\"" {  } { { "db/dcfifo_tvm1.tdf" "wrptr_gp" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 66 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_to61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_to61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_to61 " "Info: Found entity 1: altsyncram_to61" {  } { { "db/altsyncram_to61.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_to61.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_to61 FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram " "Info: Elaborating entity \"altsyncram_to61\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\"" {  } { { "db/dcfifo_tvm1.tdf" "fifo_ram" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 67 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ve1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9ve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ve1 " "Info: Found entity 1: altsyncram_9ve1" {  } { { "db/altsyncram_9ve1.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_9ve1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ve1 FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14 " "Info: Elaborating entity \"altsyncram_9ve1\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|altsyncram_to61:fifo_ram\|altsyncram_9ve1:altsyncram14\"" {  } { { "db/altsyncram_to61.tdf" "altsyncram14" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_to61.tdf" 40 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Info: Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_ngh:rdaclr " "Info: Elaborating entity \"dffpipe_ngh\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_tvm1.tdf" "rdaclr" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 74 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_mec.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_mec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_mec " "Info: Found entity 1: dffpipe_mec" {  } { { "db/dffpipe_mec.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dffpipe_mec.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_mec FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_mec:rs_brp " "Info: Elaborating entity \"dffpipe_mec\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_mec:rs_brp\"" {  } { { "db/dcfifo_tvm1.tdf" "rs_brp" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sdb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sdb " "Info: Found entity 1: alt_synch_pipe_sdb" {  } { { "db/alt_synch_pipe_sdb.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/alt_synch_pipe_sdb.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sdb FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_sdb\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\"" {  } { { "db/dcfifo_tvm1.tdf" "rs_dgwp" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 77 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe18 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_sdb.tdf" "dffpipe18" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/alt_synch_pipe_sdb.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Info: Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_tvm1.tdf" "ws_dgrp" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Info: Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe20 " "Info: Elaborating entity \"dffpipe_re9\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe20\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe20" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_736.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_736.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_736 " "Info: Found entity 1: cmpr_736" {  } { { "db/cmpr_736.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/cmpr_736.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_736 FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|cmpr_736:rdempty_eq_comp " "Info: Elaborating entity \"cmpr_736\" for hierarchy \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|cmpr_736:rdempty_eq_comp\"" {  } { { "db/dcfifo_tvm1.tdf" "rdempty_eq_comp" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/dcfifo_tvm1.tdf" 87 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_Controller SDRAM_Controller:U4 " "Info: Elaborating entity \"SDRAM_Controller\" for hierarchy \"SDRAM_Controller:U4\"" {  } { { "USB2_SDRAM_Project.vhd" "U4" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U6 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:U6\"" {  } { { "USB2_SDRAM_Project.vhd" "U6" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "Camera:U1\|Mux43~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Camera:U1\|Mux43~0\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE USB2_SDRAM_Project.USB2_SDRAM_Project0.rtl.mif " "Info: Parameter INIT_FILE set to USB2_SDRAM_Project.USB2_SDRAM_Project0.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Camera.vhd" "Mux43~0" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 347 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Camera:U1\|altsyncram:Mux43_rtl_0 " "Info: Elaborated megafunction instantiation \"Camera:U1\|altsyncram:Mux43_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Camera:U1\|altsyncram:Mux43_rtl_0 " "Info: Instantiated megafunction \"Camera:U1\|altsyncram:Mux43_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Info: Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE USB2_SDRAM_Project.USB2_SDRAM_Project0.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"USB2_SDRAM_Project.USB2_SDRAM_Project0.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4m11.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4m11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4m11 " "Info: Found entity 1: altsyncram_4m11" {  } { { "db/altsyncram_4m11.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/altsyncram_4m11.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 139 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 23 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 24 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 25 -1 0 } } { "SDRAM_Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/SDRAM_Controller.vhd" 26 -1 0 } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 39 -1 0 } } { "Controller.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Controller.vhd" 94 -1 0 } } { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 26 -1 0 } } { "db/a_graycounter_ggc.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_ggc.tdf" 37 2 0 } } { "db/a_graycounter_q96.tdf" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/db/a_graycounter_q96.tdf" 37 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SLCS GND " "Warning (13410): Pin \"SLCS\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SLRD VCC " "Warning (13410): Pin \"SLRD\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SLWR GND " "Warning (13410): Pin \"SLWR\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SLOE GND " "Warning (13410): Pin \"SLOE\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "PKTEND VCC " "Warning (13410): Pin \"PKTEND\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFOADR\[0\] GND " "Warning (13410): Pin \"FIFOADR\[0\]\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FIFOADR\[1\] VCC " "Warning (13410): Pin \"FIFOADR\[1\]\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CKE0 VCC " "Warning (13410): Pin \"CKE0\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CSn0 GND " "Warning (13410): Pin \"CSn0\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CKE1 VCC " "Warning (13410): Pin \"CKE1\" is stuck at VCC" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CSn1 GND " "Warning (13410): Pin \"CSn1\" is stuck at GND" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Camera:U1\|iic_en High " "Critical Warning (18010): Register Camera:U1\|iic_en will power up to High" {  } { { "Camera.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/Camera.vhd" 39 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[11\] " "Info: Register \"FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_brp\|dffe19a\[11\] " "Info: Register \"FIFO_8Bit_2K:U3\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_brp\|dffe19a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[11\] " "Info: Register \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_bwp\|dffe19a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_brp\|dffe19a\[11\] " "Info: Register \"FIFO_8Bit_2K:U2\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_tvm1:auto_generated\|dffpipe_qe9:ws_brp\|dffe19a\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAGA " "Warning (15610): No output dependent on input pin \"FLAGA\"" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/Project/USB2_SDRAM_Project_20130624/USB2_SDRAM_Project.vhd" 24 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1105 " "Info: Implemented 1105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Info: Implemented 62 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Info: Implemented 17 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "980 " "Info: Implemented 980 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 14:26:35 2013 " "Info: Processing ended: Fri Sep 20 14:26:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
