{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575944436460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575944436461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 10:20:36 2019 " "Processing started: Tue Dec 10 10:20:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575944436461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575944436461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_w9825g6kh -c sdram_w9825g6kh " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_w9825g6kh -c sdram_w9825g6kh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575944436461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575944436917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(971) " "Verilog HDL warning at sdr.v(971): extended using \"x\" or \"z\"" {  } { { "../testbench/sdr.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdr.v" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1575944436977 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(974) " "Verilog HDL warning at sdr.v(974): extended using \"x\" or \"z\"" {  } { { "../testbench/sdr.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdr.v" 974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1575944436977 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(187) " "Verilog HDL information at sdr.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "../testbench/sdr.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdr.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1575944436977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/my_sdram/testbench/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/my_sdram/testbench/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "../testbench/sdr.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575944436979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575944436979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_200US init_200us sdram_w9825g6kh.v(44) " "Verilog HDL Declaration information at sdram_w9825g6kh.v(44): object \"INIT_200US\" differs only in case from object \"init_200us\" in the same scope" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575944436983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/my_sdram/rtl/sdram_w9825g6kh.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/my_sdram/rtl/sdram_w9825g6kh.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_w9825g6kh " "Found entity 1: sdram_w9825g6kh" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575944436984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575944436984 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sdram_init_tb.v(62) " "Verilog HDL Module Instantiation warning at sdram_init_tb.v(62): ignored dangling comma in List of Port Connections" {  } { { "../testbench/sdram_init_tb.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdram_init_tb.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575944436986 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sdram_init_tb.v(76) " "Verilog HDL Module Instantiation warning at sdram_init_tb.v(76): ignored dangling comma in List of Port Connections" {  } { { "../testbench/sdram_init_tb.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdram_init_tb.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1575944436986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/my_sdram/testbench/sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/my_sdram/testbench/sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_tb " "Found entity 1: sdram_init_tb" {  } { { "../testbench/sdram_init_tb.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/testbench/sdram_init_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575944436987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575944436987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_w9825g6kh " "Elaborating entity \"sdram_w9825g6kh\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575944437257 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_rst sdram_w9825g6kh.v(168) " "Verilog HDL Always Construct warning at sdram_w9825g6kh.v(168): inferring latch(es) for variable \"cnt_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 168 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1575944437375 "|sdram_w9825g6kh"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_w9825g6kh.v(206) " "Verilog HDL Case Statement information at sdram_w9825g6kh.v(206): all case item expressions in this case statement are onehot" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 206 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1575944437376 "|sdram_w9825g6kh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DQM sdram_w9825g6kh.v(36) " "Output port \"DQM\" at sdram_w9825g6kh.v(36) has no driver" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575944437388 "|sdram_w9825g6kh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DQ sdram_w9825g6kh.v(37) " "Output port \"DQ\" at sdram_w9825g6kh.v(37) has no driver" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575944437388 "|sdram_w9825g6kh"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK sdram_w9825g6kh.v(28) " "Output port \"CLK\" at sdram_w9825g6kh.v(28) has no driver" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1575944437388 "|sdram_w9825g6kh"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_rst sdram_w9825g6kh.v(168) " "Inferred latch for \"cnt_rst\" at sdram_w9825g6kh.v(168)" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575944437389 "|sdram_w9825g6kh"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 206 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1575944440216 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1575944440216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CLK GND " "Pin \"CLK\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[0\] VCC " "Pin \"A\[0\]\" is stuck at VCC" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[1\] VCC " "Pin \"A\[1\]\" is stuck at VCC" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[2\] VCC " "Pin \"A\[2\]\" is stuck at VCC" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[4\] VCC " "Pin \"A\[4\]\" is stuck at VCC" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[5\] VCC " "Pin \"A\[5\]\" is stuck at VCC" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQM\[0\] GND " "Pin \"DQM\[0\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQM\[1\] GND " "Pin \"DQM\[1\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[0\] GND " "Pin \"DQ\[0\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[1\] GND " "Pin \"DQ\[1\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[2\] GND " "Pin \"DQ\[2\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[3\] GND " "Pin \"DQ\[3\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[4\] GND " "Pin \"DQ\[4\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[5\] GND " "Pin \"DQ\[5\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[6\] GND " "Pin \"DQ\[6\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[7\] GND " "Pin \"DQ\[7\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[8\] GND " "Pin \"DQ\[8\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[9\] GND " "Pin \"DQ\[9\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[10\] GND " "Pin \"DQ\[10\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[11\] GND " "Pin \"DQ\[11\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[12\] GND " "Pin \"DQ\[12\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[13\] GND " "Pin \"DQ\[13\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[14\] GND " "Pin \"DQ\[14\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DQ\[15\] GND " "Pin \"DQ\[15\]\" is stuck at GND" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1575944440269 "|sdram_w9825g6kh|DQ[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1575944440269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575944440624 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1575944441150 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/gitwork/FPFA_EXC/my_sdram/prj/output_files/sdram_w9825g6kh.map.smsg " "Generated suppressed messages file D:/gitwork/FPFA_EXC/my_sdram/prj/output_files/sdram_w9825g6kh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575944441384 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575944442115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575944442115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575944443684 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575944443684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575944443684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575944443684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575944443702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 10:20:43 2019 " "Processing ended: Tue Dec 10 10:20:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575944443702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575944443702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575944443702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575944443702 ""}
