// Seed: 450163699
module module_0 (
    id_1
);
  input wire id_1;
  parameter id_2 = -1;
  assign module_1.id_2 = 0;
  tri0 id_3;
  localparam id_4 = id_2;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd0
) (
    input supply0 id_0,
    input tri id_1#(
        ._id_4(~~1 - -1'b0),
        .id_5 (1),
        .id_6 (-1)
    ),
    input uwire id_2
);
  logic [id_4 : 1] id_7;
  assign id_5[1] = id_0;
  module_0 modCall_1 (id_7);
endmodule
