Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May 25 18:58:34 2023
| Host         : LAPTOP-N1U65B11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                               Violations  
---------  ----------------  ----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell               118         
LUTAR-1    Warning           LUT drives async reset alert              12          
SYNTH-14   Warning           DSP cannot absorb non-zero init register  2           
TIMING-18  Warning           Missing input or output delay             29          
TIMING-20  Warning           Non-clocked latch                         9           
LATCH-1    Advisory          Existing latches in the design            1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (197)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (20)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (197)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divider/outClock_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: module_VGA/VGA_clk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardClockSyncronized_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: symbolDecoder/handler/keyboardDataBuffer_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/module_UART_ASCII_To_Hex/module_ReadyToOutput_Syncronizator/RegisterB_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Distributor/Output_Transfer_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Memory_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Read_Address_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: uart/module_UART_Transiver/module_UART_Queue/Read_Address_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.341        0.000                      0                 2645        0.059        0.000                      0                 2645        4.500        0.000                       0                   935  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.341        0.000                      0                 2645        0.059        0.000                      0                 2645        4.500        0.000                       0                   935  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 module_VGA_Manager/frame_buf_we_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 0.518ns (6.459%)  route 7.502ns (93.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.961ns = ( 14.961 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.610     5.212    module_VGA_Manager/clock_IBUF_BUFG
    SLICE_X56Y104        FDRE                                         r  module_VGA_Manager/frame_buf_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518     5.730 r  module_VGA_Manager/frame_buf_we_reg/Q
                         net (fo=93, routed)          7.502    13.233    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.539    14.961    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.180    15.141    
                         clock uncertainty           -0.035    15.106    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.574    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -13.233    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 module_VGA_Manager/frame_buf_we_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 0.518ns (6.678%)  route 7.239ns (93.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.610     5.212    module_VGA_Manager/clock_IBUF_BUFG
    SLICE_X56Y104        FDRE                                         r  module_VGA_Manager/frame_buf_we_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518     5.730 r  module_VGA_Manager/frame_buf_we_reg/Q
                         net (fo=93, routed)          7.239    12.970    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y13         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.544    14.966    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.180    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.579    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -12.970    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 2.151ns (27.213%)  route 5.753ns (72.787%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.616     5.218    countSort/clock_IBUF_BUFG
    SLICE_X46Y109        FDRE                                         r  countSort/currentValue_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  countSort/currentValue_reg[53]/Q
                         net (fo=2, routed)           1.079     6.815    countSort/thirdCounter/outReg[63]_i_6_0[53]
    SLICE_X46Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.939 f  countSort/thirdCounter/outReg[57]_i_3/O
                         net (fo=1, routed)           0.712     7.651    countSort/thirdCounter/outReg[57]_i_3_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.775 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          0.821     8.596    countSort/thirdCounter/D[9]
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  countSort/thirdCounter/count[60]_i_8/O
                         net (fo=1, routed)           0.000     8.720    countSort/thirdCounter/count[60]_i_8_n_0
    SLICE_X53Y111        MUXF7 (Prop_muxf7_I1_O)      0.217     8.937 r  countSort/thirdCounter/count_reg[60]_i_4/O
                         net (fo=2, routed)           0.675     9.612    countSort/thirdCounter/count_reg[60]_i_4_n_0
    SLICE_X50Y111        LUT3 (Prop_lut3_I0_O)        0.328     9.940 r  countSort/thirdCounter/count[60]_i_2/O
                         net (fo=41, routed)          1.081    11.021    countSort/thirdCounter/count[60]_i_2_n_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.361    11.382 r  countSort/thirdCounter/outReg[63]_i_5/O
                         net (fo=7, routed)           0.853    12.235    countSort/thirdCounter/outReg[63]_i_5_n_0
    SLICE_X43Y111        LUT5 (Prop_lut5_I0_O)        0.355    12.590 r  countSort/thirdCounter/outReg[60]_i_1/O
                         net (fo=1, routed)           0.533    13.123    countSort/outReg0[60]
    SLICE_X42Y111        FDRE                                         r  countSort/outReg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.496    14.918    countSort/clock_IBUF_BUFG
    SLICE_X42Y111        FDRE                                         r  countSort/outReg_reg[60]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X42Y111        FDRE (Setup_fdre_C_D)       -0.233    14.909    countSort/outReg_reg[60]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 1.498ns (19.456%)  route 6.201ns (80.544%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.614     5.216    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X42Y113        FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/Q
                         net (fo=37, routed)          1.441     7.175    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]
    SLICE_X40Y108        LUT5 (Prop_lut5_I1_O)        0.124     7.299 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_10/O
                         net (fo=1, routed)           0.762     8.062    shiftRegister/Memory[25]_i_3
    SLICE_X40Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.186 f  shiftRegister/Memory[25]_i_5/O
                         net (fo=1, routed)           0.953     9.139    uart/module_UART_BackpackData_Transiver_Helper/Memory_reg[0]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.263 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3/O
                         net (fo=3, routed)           1.150    10.413    uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3_n_0
    SLICE_X44Y117        LUT5 (Prop_lut5_I1_O)        0.152    10.565 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.603    11.168    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X48Y119        LUT4 (Prop_lut4_I3_O)        0.332    11.500 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.593    12.093    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.699    12.916    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X43Y116        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.492    14.914    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X43Y116        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X43Y116        FDRE (Setup_fdre_C_R)       -0.429    14.725    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 1.498ns (19.456%)  route 6.201ns (80.544%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.614     5.216    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X42Y113        FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/Q
                         net (fo=37, routed)          1.441     7.175    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]
    SLICE_X40Y108        LUT5 (Prop_lut5_I1_O)        0.124     7.299 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_10/O
                         net (fo=1, routed)           0.762     8.062    shiftRegister/Memory[25]_i_3
    SLICE_X40Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.186 f  shiftRegister/Memory[25]_i_5/O
                         net (fo=1, routed)           0.953     9.139    uart/module_UART_BackpackData_Transiver_Helper/Memory_reg[0]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.263 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3/O
                         net (fo=3, routed)           1.150    10.413    uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3_n_0
    SLICE_X44Y117        LUT5 (Prop_lut5_I1_O)        0.152    10.565 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.603    11.168    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X48Y119        LUT4 (Prop_lut4_I3_O)        0.332    11.500 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.593    12.093    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.699    12.916    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X43Y116        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.492    14.914    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X43Y116        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X43Y116        FDRE (Setup_fdre_C_R)       -0.429    14.725    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 1.498ns (19.456%)  route 6.201ns (80.544%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.614     5.216    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X42Y113        FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/Q
                         net (fo=37, routed)          1.441     7.175    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]
    SLICE_X40Y108        LUT5 (Prop_lut5_I1_O)        0.124     7.299 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_10/O
                         net (fo=1, routed)           0.762     8.062    shiftRegister/Memory[25]_i_3
    SLICE_X40Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.186 f  shiftRegister/Memory[25]_i_5/O
                         net (fo=1, routed)           0.953     9.139    uart/module_UART_BackpackData_Transiver_Helper/Memory_reg[0]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.263 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3/O
                         net (fo=3, routed)           1.150    10.413    uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3_n_0
    SLICE_X44Y117        LUT5 (Prop_lut5_I1_O)        0.152    10.565 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.603    11.168    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X48Y119        LUT4 (Prop_lut4_I3_O)        0.332    11.500 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.593    12.093    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.699    12.916    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X43Y116        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.492    14.914    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X43Y116        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X43Y116        FDRE (Setup_fdre_C_R)       -0.429    14.725    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.699ns  (logic 1.498ns (19.456%)  route 6.201ns (80.544%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.614     5.216    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X42Y113        FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/Q
                         net (fo=37, routed)          1.441     7.175    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]
    SLICE_X40Y108        LUT5 (Prop_lut5_I1_O)        0.124     7.299 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_10/O
                         net (fo=1, routed)           0.762     8.062    shiftRegister/Memory[25]_i_3
    SLICE_X40Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.186 f  shiftRegister/Memory[25]_i_5/O
                         net (fo=1, routed)           0.953     9.139    uart/module_UART_BackpackData_Transiver_Helper/Memory_reg[0]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.263 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3/O
                         net (fo=3, routed)           1.150    10.413    uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3_n_0
    SLICE_X44Y117        LUT5 (Prop_lut5_I1_O)        0.152    10.565 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.603    11.168    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X48Y119        LUT4 (Prop_lut4_I3_O)        0.332    11.500 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.593    12.093    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.699    12.916    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X43Y116        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.492    14.914    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X43Y116        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[3]/C
                         clock pessimism              0.275    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X43Y116        FDRE (Setup_fdre_C_R)       -0.429    14.725    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.839ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 1.622ns (20.606%)  route 6.250ns (79.394%))
  Logic Levels:           7  (LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.614     5.216    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X42Y113        FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/Q
                         net (fo=37, routed)          1.441     7.175    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]
    SLICE_X40Y108        LUT5 (Prop_lut5_I1_O)        0.124     7.299 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_10/O
                         net (fo=1, routed)           0.762     8.062    shiftRegister/Memory[25]_i_3
    SLICE_X40Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.186 f  shiftRegister/Memory[25]_i_5/O
                         net (fo=1, routed)           0.953     9.139    uart/module_UART_BackpackData_Transiver_Helper/Memory_reg[0]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.263 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3/O
                         net (fo=3, routed)           1.150    10.413    uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3_n_0
    SLICE_X44Y117        LUT5 (Prop_lut5_I1_O)        0.152    10.565 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.603    11.168    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X48Y119        LUT4 (Prop_lut4_I3_O)        0.332    11.500 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.593    12.093    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.368    12.585    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X48Y119        LUT4 (Prop_lut4_I0_O)        0.124    12.709 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_i_1/O
                         net (fo=1, routed)           0.379    13.088    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx1_out
    SLICE_X48Y119        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.486    14.908    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X48Y119        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X48Y119        FDRE (Setup_fdre_C_CE)      -0.205    14.927    uart/module_UART_Transiver/module_UART_Package_Transiver/Output_Tx_reg
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -13.088    
  -------------------------------------------------------------------
                         slack                                  1.839    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 countSort/currentValue_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 2.149ns (27.427%)  route 5.686ns (72.573%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.616     5.218    countSort/clock_IBUF_BUFG
    SLICE_X46Y109        FDRE                                         r  countSort/currentValue_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y109        FDRE (Prop_fdre_C_Q)         0.518     5.736 r  countSort/currentValue_reg[53]/Q
                         net (fo=2, routed)           1.079     6.815    countSort/thirdCounter/outReg[63]_i_6_0[53]
    SLICE_X46Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.939 f  countSort/thirdCounter/outReg[57]_i_3/O
                         net (fo=1, routed)           0.712     7.651    countSort/thirdCounter/outReg[57]_i_3_n_0
    SLICE_X47Y108        LUT6 (Prop_lut6_I1_O)        0.124     7.775 r  countSort/thirdCounter/outReg[57]_i_1/O
                         net (fo=47, routed)          0.821     8.596    countSort/thirdCounter/D[9]
    SLICE_X53Y111        LUT6 (Prop_lut6_I2_O)        0.124     8.720 r  countSort/thirdCounter/count[60]_i_8/O
                         net (fo=1, routed)           0.000     8.720    countSort/thirdCounter/count[60]_i_8_n_0
    SLICE_X53Y111        MUXF7 (Prop_muxf7_I1_O)      0.217     8.937 r  countSort/thirdCounter/count_reg[60]_i_4/O
                         net (fo=2, routed)           0.675     9.612    countSort/thirdCounter/count_reg[60]_i_4_n_0
    SLICE_X50Y111        LUT3 (Prop_lut3_I0_O)        0.328     9.940 r  countSort/thirdCounter/count[60]_i_2/O
                         net (fo=41, routed)          1.081    11.021    countSort/thirdCounter/count[60]_i_2_n_0
    SLICE_X45Y111        LUT4 (Prop_lut4_I1_O)        0.361    11.382 r  countSort/thirdCounter/outReg[63]_i_5/O
                         net (fo=7, routed)           0.826    12.208    countSort/thirdCounter/outReg[63]_i_5_n_0
    SLICE_X45Y111        LUT5 (Prop_lut5_I0_O)        0.353    12.561 r  countSort/thirdCounter/outReg[63]_i_2/O
                         net (fo=1, routed)           0.492    13.054    countSort/outReg0[63]
    SLICE_X42Y111        FDRE                                         r  countSort/outReg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.496    14.918    countSort/clock_IBUF_BUFG
    SLICE_X42Y111        FDRE                                         r  countSort/outReg_reg[63]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X42Y111        FDRE (Setup_fdre_C_D)       -0.230    14.912    countSort/outReg_reg[63]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -13.054    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.558ns  (logic 1.498ns (19.819%)  route 6.060ns (80.181%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.614     5.216    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X42Y113        FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y113        FDRE (Prop_fdre_C_Q)         0.518     5.734 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]/Q
                         net (fo=37, routed)          1.441     7.175    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[4]
    SLICE_X40Y108        LUT5 (Prop_lut5_I1_O)        0.124     7.299 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_10/O
                         net (fo=1, routed)           0.762     8.062    shiftRegister/Memory[25]_i_3
    SLICE_X40Y108        LUT4 (Prop_lut4_I1_O)        0.124     8.186 f  shiftRegister/Memory[25]_i_5/O
                         net (fo=1, routed)           0.953     9.139    uart/module_UART_BackpackData_Transiver_Helper/Memory_reg[0]
    SLICE_X42Y108        LUT6 (Prop_lut6_I1_O)        0.124     9.263 f  uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3/O
                         net (fo=3, routed)           1.150    10.413    uart/module_UART_BackpackData_Transiver_Helper/Memory[25]_i_3_n_0
    SLICE_X44Y117        LUT5 (Prop_lut5_I1_O)        0.152    10.565 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[26]_i_2/O
                         net (fo=8, routed)           0.603    11.168    uart/module_UART_Transiver/module_UART_Package_Transiver/PackageCounter_reg[0]_8
    SLICE_X48Y119        LUT4 (Prop_lut4_I3_O)        0.332    11.500 f  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4/O
                         net (fo=2, routed)           0.593    12.093    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_4_n_0
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    12.217 r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter[0]_i_1/O
                         net (fo=22, routed)          0.558    12.775    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter0
    SLICE_X43Y117        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.491    14.913    uart/module_UART_Transiver/module_UART_Package_Transiver/clock_IBUF_BUFG
    SLICE_X43Y117        FDRE                                         r  uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[4]/C
                         clock pessimism              0.275    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X43Y117        FDRE (Setup_fdre_C_R)       -0.429    14.724    uart/module_UART_Transiver/module_UART_Package_Transiver/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -12.775    
  -------------------------------------------------------------------
                         slack                                  1.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.941%)  route 0.203ns (59.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    module_InputInterfaceController/Filter_ButtonInsert/clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/Q
                         net (fo=14, routed)          0.203     1.829    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[12]_0
    SLICE_X34Y98         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.842     2.007    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/clock_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[0]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y98         FDRE (Hold_fdre_C_R)         0.009     1.770    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.941%)  route 0.203ns (59.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    module_InputInterfaceController/Filter_ButtonInsert/clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/Q
                         net (fo=14, routed)          0.203     1.829    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[12]_0
    SLICE_X34Y98         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.842     2.007    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/clock_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[1]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y98         FDRE (Hold_fdre_C_R)         0.009     1.770    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.941%)  route 0.203ns (59.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    module_InputInterfaceController/Filter_ButtonInsert/clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/Q
                         net (fo=14, routed)          0.203     1.829    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[12]_0
    SLICE_X34Y98         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.842     2.007    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/clock_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[3]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y98         FDRE (Hold_fdre_C_R)         0.009     1.770    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.941%)  route 0.203ns (59.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    module_InputInterfaceController/Filter_ButtonInsert/clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/Q
                         net (fo=14, routed)          0.203     1.829    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[12]_0
    SLICE_X34Y98         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.842     2.007    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/clock_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[4]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y98         FDRE (Hold_fdre_C_R)         0.009     1.770    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.746%)  route 0.197ns (58.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    module_InputInterfaceController/Filter_ButtonInsert/clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/Q
                         net (fo=14, routed)          0.197     1.822    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[12]_0
    SLICE_X36Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.842     2.007    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/clock_IBUF_BUFG
    SLICE_X36Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[6]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X36Y99         FDRE (Hold_fdre_C_R)        -0.018     1.743    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.481%)  route 0.225ns (61.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.573     1.492    module_InputInterfaceController/Filter_ButtonDown/clock_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/Q
                         net (fo=14, routed)          0.225     1.859    module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[12]_0
    SLICE_X30Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.837     2.002    module_InputInterfaceController/Filter_ButtonDown/module_Counter/clock_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[10]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_R)         0.009     1.765    module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.481%)  route 0.225ns (61.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.573     1.492    module_InputInterfaceController/Filter_ButtonDown/clock_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/Q
                         net (fo=14, routed)          0.225     1.859    module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[12]_0
    SLICE_X30Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.837     2.002    module_InputInterfaceController/Filter_ButtonDown/module_Counter/clock_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[12]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_R)         0.009     1.765    module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.481%)  route 0.225ns (61.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.573     1.492    module_InputInterfaceController/Filter_ButtonDown/clock_IBUF_BUFG
    SLICE_X29Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  module_InputInterfaceController/Filter_ButtonDown/ClearCounter_reg/Q
                         net (fo=14, routed)          0.225     1.859    module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[12]_0
    SLICE_X30Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.837     2.002    module_InputInterfaceController/Filter_ButtonDown/module_Counter/clock_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[7]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X30Y100        FDRE (Hold_fdre_C_R)         0.009     1.765    module_InputInterfaceController/Filter_ButtonDown/module_Counter/Output_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    module_InputInterfaceController/Filter_ButtonInsert/clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/Q
                         net (fo=14, routed)          0.245     1.870    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[12]_0
    SLICE_X34Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.842     2.007    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/clock_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[5]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y99         FDRE (Hold_fdre_C_R)         0.009     1.770    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.534%)  route 0.245ns (63.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    module_InputInterfaceController/Filter_ButtonInsert/clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  module_InputInterfaceController/Filter_ButtonInsert/ClearCounter_reg/Q
                         net (fo=14, routed)          0.245     1.870    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[12]_0
    SLICE_X34Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.842     2.007    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/clock_IBUF_BUFG
    SLICE_X34Y99         FDRE                                         r  module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[7]/C
                         clock pessimism             -0.245     1.761    
    SLICE_X34Y99         FDRE (Hold_fdre_C_R)         0.009     1.770    module_InputInterfaceController/Filter_ButtonInsert/module_Counter/Output_Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y25   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y25   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y26   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y26   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y20   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y20   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y21   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y21   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y17   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y17   module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y115  countSort/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y115  countSort/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y112  countSort/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y112  countSort/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y116  countSort/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y116  countSort/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y112  countSort/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y112  countSort/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y111  countSort/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y111  countSort/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y115  countSort/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y115  countSort/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y112  countSort/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y112  countSort/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y116  countSort/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y116  countSort/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y112  countSort/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y112  countSort/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y111  countSort/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y111  countSort/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           248 Endpoints
Min Delay           248 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.476ns  (logic 4.146ns (48.921%)  route 4.329ns (51.079%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[1]/C
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segmentRegister/tempSegmentReg_reg[1]/Q
                         net (fo=1, routed)           4.329     4.748    segmentValues_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.727     8.476 r  segmentValues_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.476    segmentValues[1]
    R10                                                               r  segmentValues[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.425ns  (logic 4.036ns (47.901%)  route 4.389ns (52.099%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84         FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[6]/C
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  anodesRegister/tempAnodes_reg[6]/Q
                         net (fo=1, routed)           4.389     4.907    outMask_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.425 r  outMask_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.425    outMask[6]
    K2                                                                r  outMask[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA/Output_Vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Output_VGA_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 4.083ns (49.801%)  route 4.116ns (50.199%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y98         FDRE                         0.000     0.000 r  module_VGA/Output_Vsync_reg/C
    SLICE_X54Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  module_VGA/Output_Vsync_reg/Q
                         net (fo=2, routed)           4.116     4.634    Output_VGA_Vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.199 r  Output_VGA_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.199    Output_VGA_Vsync
    B12                                                               r  Output_VGA_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.169ns  (logic 4.033ns (49.369%)  route 4.136ns (50.631%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[0]/C
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segmentRegister/tempSegmentReg_reg[0]/Q
                         net (fo=1, routed)           4.136     4.592    segmentValues_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.169 r  segmentValues_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.169    segmentValues[0]
    T10                                                               r  segmentValues[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA/Output_Hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Output_VGA_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 4.083ns (50.934%)  route 3.933ns (49.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE                         0.000     0.000 r  module_VGA/Output_Hsync_reg/C
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  module_VGA/Output_Hsync_reg/Q
                         net (fo=2, routed)           3.933     4.451    Output_VGA_Hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.015 r  Output_VGA_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.015    Output_VGA_Hsync
    B11                                                               r  Output_VGA_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.657ns  (logic 4.153ns (54.231%)  route 3.505ns (45.769%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[5]/C
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  segmentRegister/tempSegmentReg_reg[5]/Q
                         net (fo=1, routed)           3.505     3.924    segmentValues_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.734     7.657 r  segmentValues_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.657    segmentValues[5]
    T11                                                               r  segmentValues[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA/vgaColor_reg[2]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            Output_VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.531ns  (logic 3.991ns (52.998%)  route 3.540ns (47.002%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y107        FDRE                         0.000     0.000 r  module_VGA/vgaColor_reg[2]_lopt_replica_3/C
    SLICE_X72Y107        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/vgaColor_reg[2]_lopt_replica_3/Q
                         net (fo=1, routed)           3.540     3.996    lopt_22
    C5                   OBUF (Prop_obuf_I_O)         3.535     7.531 r  Output_VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.531    Output_VGA_RED[2]
    C5                                                                r  Output_VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.466ns  (logic 3.990ns (53.436%)  route 3.476ns (46.564%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y105        FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[4]/C
    SLICE_X39Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segmentRegister/tempSegmentReg_reg[4]/Q
                         net (fo=1, routed)           3.476     3.932    segmentValues_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.466 r  segmentValues_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.466    segmentValues[4]
    P15                                                               r  segmentValues[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA/vgaColor_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            Output_VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.994ns (54.031%)  route 3.398ns (45.969%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE                         0.000     0.000 r  module_VGA/vgaColor_reg[1]_lopt_replica/C
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/vgaColor_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.398     3.854    lopt_16
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.392 r  Output_VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.392    Output_VGA_GREEN[0]
    C6                                                                r  Output_VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA/vgaColor_reg[1]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            Output_VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.381ns  (logic 4.002ns (54.224%)  route 3.379ns (45.776%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDRE                         0.000     0.000 r  module_VGA/vgaColor_reg[1]_lopt_replica_3/C
    SLICE_X73Y107        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/vgaColor_reg[1]_lopt_replica_3/Q
                         net (fo=1, routed)           3.379     3.835    lopt_18
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.381 r  Output_VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.381    Output_VGA_GREEN[2]
    B6                                                                r  Output_VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.191ns (68.938%)  route 0.086ns (31.062%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE                         0.000     0.000 r  symbolDecoder/handler/counter_reg[2]/C
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 f  symbolDecoder/handler/counter_reg[2]/Q
                         net (fo=6, routed)           0.086     0.232    symbolDecoder/handler/counter[2]
    SLICE_X33Y101        LUT6 (Prop_lut6_I1_O)        0.045     0.277 r  symbolDecoder/handler/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.277    symbolDecoder/handler/FSM_onehot_state[0]_i_1_n_0
    SLICE_X33Y101        FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA/V_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA/V_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.943%)  route 0.100ns (35.057%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE                         0.000     0.000 r  module_VGA/V_counter_reg[2]/C
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  module_VGA/V_counter_reg[2]/Q
                         net (fo=8, routed)           0.100     0.241    module_VGA/V_counter_reg_n_0_[2]
    SLICE_X53Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  module_VGA/V_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.286    module_VGA/V_counter[5]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  module_VGA/V_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.146ns (47.484%)  route 0.161ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.161     0.307    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X34Y102        FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.146ns (47.484%)  route 0.161ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.161     0.307    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X34Y102        FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.146ns (47.484%)  route 0.161ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.161     0.307    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X34Y102        FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.146ns (47.314%)  route 0.163ns (52.686%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.163     0.309    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X32Y103        FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.146ns (47.314%)  route 0.163ns (52.686%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/C
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/FSM_onehot_state_reg[1]/Q
                         net (fo=11, routed)          0.163     0.309    symbolDecoder/handler/keyboardDataBuffer_0
    SLICE_X32Y103        FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.232ns (73.287%)  route 0.085ns (26.713%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE                         0.000     0.000 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/C
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.133     0.133 r  symbolDecoder/handler/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.085     0.218    symbolDecoder/handler/FSM_onehot_state_reg_n_0_[2]
    SLICE_X33Y101        LUT6 (Prop_lut6_I1_O)        0.099     0.317 r  symbolDecoder/handler/FSM_onehot_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.317    symbolDecoder/handler/FSM_onehot_state[4]_i_2_n_0
    SLICE_X33Y101        FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA/V_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE                         0.000     0.000 r  module_VGA/FSM_sequential_state_reg[0]/C
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  module_VGA/FSM_sequential_state_reg[0]/Q
                         net (fo=16, routed)          0.133     0.274    module_VGA/state__0[0]
    SLICE_X53Y98         LUT5 (Prop_lut5_I1_O)        0.045     0.319 r  module_VGA/V_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.319    module_VGA/V_counter[1]_i_1_n_0
    SLICE_X53Y98         FDRE                                         r  module_VGA/V_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA/H_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA/H_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.227ns (68.632%)  route 0.104ns (31.368%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE                         0.000     0.000 r  module_VGA/H_counter_reg[7]/C
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  module_VGA/H_counter_reg[7]/Q
                         net (fo=7, routed)           0.104     0.232    module_VGA/H_counter_reg_n_0_[7]
    SLICE_X48Y99         LUT6 (Prop_lut6_I1_O)        0.099     0.331 r  module_VGA/H_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.331    module_VGA/H_counter[8]_i_1_n_0
    SLICE_X48Y99         FDRE                                         r  module_VGA/H_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 3.669ns (41.514%)  route 5.169ns (58.486%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.755     5.357    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.229 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.294    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.719 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.292    11.012    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_6[0]
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124    11.136 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.649    11.784    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    11.908 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.034    12.942    module_VGA_Manager/Wire_Color_Data[2]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.066 r  module_VGA_Manager/vgaColor[2]_i_3/O
                         net (fo=4, routed)           1.129    14.195    module_VGA/D[2]
    SLICE_X72Y107        FDRE                                         r  module_VGA/vgaColor_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.669ns (41.478%)  route 5.177ns (58.522%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.640     5.243    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.115 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.180    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.605 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.014    10.619    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_1[0]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.743 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.030    11.772    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.124    11.896 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.605    12.502    module_VGA_Manager/Wire_Color_Data[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.626 r  module_VGA_Manager/vgaColor[0]_i_1/O
                         net (fo=4, routed)           1.463    14.088    module_VGA/D[0]
    SLICE_X66Y121        FDRE                                         r  module_VGA/vgaColor_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 3.669ns (42.393%)  route 4.986ns (57.607%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.755     5.357    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.229 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.294    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.719 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.292    11.012    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_6[0]
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124    11.136 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.649    11.784    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    11.908 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.034    12.942    module_VGA_Manager/Wire_Color_Data[2]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.066 r  module_VGA_Manager/vgaColor[2]_i_3/O
                         net (fo=4, routed)           0.946    14.012    module_VGA/D[2]
    SLICE_X72Y107        FDRE                                         r  module_VGA/vgaColor_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[2]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.652ns  (logic 3.669ns (42.408%)  route 4.983ns (57.592%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.755     5.357    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.229 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.294    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.719 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.292    11.012    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_6[0]
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124    11.136 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.649    11.784    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    11.908 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.034    12.942    module_VGA_Manager/Wire_Color_Data[2]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.066 r  module_VGA_Manager/vgaColor[2]_i_3/O
                         net (fo=4, routed)           0.943    14.009    module_VGA/D[2]
    SLICE_X72Y107        FDRE                                         r  module_VGA/vgaColor_reg[2]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.656ns  (logic 3.669ns (42.385%)  route 4.987ns (57.615%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.640     5.243    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.115 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.180    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.605 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.014    10.619    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_1[0]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.743 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.030    11.772    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.124    11.896 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.605    12.502    module_VGA_Manager/Wire_Color_Data[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.626 r  module_VGA_Manager/vgaColor[0]_i_1/O
                         net (fo=4, routed)           1.274    13.899    module_VGA/D[0]
    SLICE_X66Y121        FDRE                                         r  module_VGA/vgaColor_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[2]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.460ns  (logic 3.669ns (43.371%)  route 4.791ns (56.629%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.755     5.357    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.229 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.294    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.719 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.292    11.012    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_6[0]
    SLICE_X64Y102        LUT4 (Prop_lut4_I3_O)        0.124    11.136 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.649    11.784    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X63Y102        LUT5 (Prop_lut5_I0_O)        0.124    11.908 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.034    12.942    module_VGA_Manager/Wire_Color_Data[2]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124    13.066 r  module_VGA_Manager/vgaColor[2]_i_3/O
                         net (fo=4, routed)           0.750    13.817    module_VGA/D[2]
    SLICE_X72Y107        FDRE                                         r  module_VGA/vgaColor_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[1]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.423ns  (logic 3.663ns (43.486%)  route 4.760ns (56.514%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.753     5.355    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.227 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.292    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.717 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.264    10.981    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_1[0]
    SLICE_X64Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.105 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.805    11.910    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.034 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.484    12.518    module_VGA_Manager/Wire_Color_Data[1]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.118    12.636 r  module_VGA_Manager/vgaColor[1]_i_1/O
                         net (fo=4, routed)           1.143    13.779    module_VGA/D[1]
    SLICE_X73Y107        FDRE                                         r  module_VGA/vgaColor_reg[1]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.467ns  (logic 3.669ns (43.332%)  route 4.798ns (56.668%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.640     5.243    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.115 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.180    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.605 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.014    10.619    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_1[0]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.743 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.030    11.772    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.124    11.896 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.605    12.502    module_VGA_Manager/Wire_Color_Data[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.626 r  module_VGA_Manager/vgaColor[0]_i_1/O
                         net (fo=4, routed)           1.084    13.710    module_VGA/D[0]
    SLICE_X66Y121        FDRE                                         r  module_VGA/vgaColor_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.467ns  (logic 3.669ns (43.332%)  route 4.798ns (56.668%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.640     5.243    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.115 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.180    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.605 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.014    10.619    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_1[0]
    SLICE_X62Y103        LUT6 (Prop_lut6_I5_O)        0.124    10.743 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.030    11.772    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X62Y102        LUT5 (Prop_lut5_I4_O)        0.124    11.896 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           0.605    12.502    module_VGA_Manager/Wire_Color_Data[0]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.124    12.626 r  module_VGA_Manager/vgaColor[0]_i_1/O
                         net (fo=4, routed)           1.084    13.710    module_VGA/D[0]
    SLICE_X66Y121        FDRE                                         r  module_VGA/vgaColor_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module_VGA/vgaColor_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 3.663ns (44.485%)  route 4.571ns (55.515%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.753     5.355    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.227 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.292    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/cascadelatb_tmp
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.717 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.264    10.981    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_1[0]
    SLICE_X64Y102        LUT6 (Prop_lut6_I5_O)        0.124    11.105 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.805    11.910    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X64Y103        LUT5 (Prop_lut5_I0_O)        0.124    12.034 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           0.484    12.518    module_VGA_Manager/Wire_Color_Data[1]
    SLICE_X64Y103        LUT2 (Prop_lut2_I0_O)        0.118    12.636 r  module_VGA_Manager/vgaColor[1]_i_1/O
                         net (fo=4, routed)           0.953    13.589    module_VGA/D[1]
    SLICE_X73Y107        FDRE                                         r  module_VGA/vgaColor_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.564     1.483    symbolDecoder/handler/clock_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.121     1.745    symbolDecoder/handler/p_1_in0
    SLICE_X34Y102        FDRE                                         r  symbolDecoder/handler/keyboardDataBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.226ns (58.685%)  route 0.159ns (41.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.128     1.612 r  uart/module_UART_Reader/Temp_Package_Data_reg[6]/Q
                         net (fo=5, routed)           0.159     1.772    uart/module_UART_Reader/Temp_Package_Data_reg[6]_1
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.098     1.870 r  uart/module_UART_Reader/Output_Hex_5bits[0]_i_1/O
                         net (fo=2, routed)           0.000     1.870    uart/module_UART_ASCII_To_Hex/D[0]
    SLICE_X32Y106        FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.186ns (48.260%)  route 0.199ns (51.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  uart/module_UART_Reader/Temp_Package_Data_reg[4]/Q
                         net (fo=6, routed)           0.199     1.825    uart/module_UART_Reader/Temp_Package_Data_reg[4]_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  uart/module_UART_Reader/Output_Hex_5bits[2]_i_1/O
                         net (fo=2, routed)           0.000     1.870    uart/module_UART_ASCII_To_Hex/D[2]
    SLICE_X32Y106        FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.226ns (40.302%)  route 0.335ns (59.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.128     1.612 r  uart/module_UART_Reader/Temp_Package_Data_reg[6]/Q
                         net (fo=5, routed)           0.159     1.772    uart/module_UART_Reader/Temp_Package_Data_reg[6]_1
    SLICE_X32Y106        LUT5 (Prop_lut5_I2_O)        0.098     1.870 r  uart/module_UART_Reader/Output_Hex_5bits[0]_i_1/O
                         net (fo=2, routed)           0.176     2.045    uart/module_UART_ASCII_To_Hex/D[0]
    SLICE_X32Y106        FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Reader/Temp_Package_Data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.186ns (32.589%)  route 0.385ns (67.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.565     1.484    uart/module_UART_Reader/clock_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  uart/module_UART_Reader/Temp_Package_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  uart/module_UART_Reader/Temp_Package_Data_reg[4]/Q
                         net (fo=6, routed)           0.199     1.825    uart/module_UART_Reader/Temp_Package_Data_reg[4]_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  uart/module_UART_Reader/Output_Hex_5bits[2]_i_1/O
                         net (fo=2, routed)           0.185     2.055    uart/module_UART_ASCII_To_Hex/D[2]
    SLICE_X32Y106        FDRE                                         r  uart/module_UART_ASCII_To_Hex/Output_Hex_5bits_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.231ns (36.289%)  route 0.406ns (63.711%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.564     1.483    symbolDecoder/handler/clock_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  symbolDecoder/handler/keyboardDataSyncronized_reg[1]/Q
                         net (fo=2, routed)           0.231     1.855    symbolDecoder/handler/p_1_in0
    SLICE_X35Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.900 r  symbolDecoder/handler/FSM_onehot_state[4]_i_3/O
                         net (fo=2, routed)           0.175     2.075    symbolDecoder/handler/in3
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.045     2.120 r  symbolDecoder/handler/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.120    symbolDecoder/handler/FSM_onehot_state[3]_i_1_n_0
    SLICE_X33Y101        FDRE                                         r  symbolDecoder/handler/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Transiver/module_UART_Queue/Memory_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/Temp_Package_Data_reg[1]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.657ns  (logic 0.234ns (35.636%)  route 0.423ns (64.364%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.551     1.470    uart/module_UART_Transiver/module_UART_Queue/clock_IBUF_BUFG
    SLICE_X47Y120        FDRE                                         r  uart/module_UART_Transiver/module_UART_Queue/Memory_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141     1.611 f  uart/module_UART_Transiver/module_UART_Queue/Memory_reg[1]/Q
                         net (fo=1, routed)           0.054     1.666    uart/module_UART_Transiver/module_UART_Queue/Memory_reg_n_0_[1]
    SLICE_X46Y120        LUT6 (Prop_lut6_I0_O)        0.045     1.711 r  uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[1]_LDC_i_3/O
                         net (fo=2, routed)           0.176     1.886    uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[1]_LDC_i_3_n_0
    SLICE_X46Y120        LUT2 (Prop_lut2_I1_O)        0.048     1.934 f  uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.193     2.127    uart/module_UART_Transiver/module_UART_Queue_n_8
    SLICE_X45Y121        FDPE                                         f  uart/module_UART_Transiver/Temp_Package_Data_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Transiver/module_UART_Queue/Memory_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/Temp_Package_Data_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.231ns (35.040%)  route 0.428ns (64.960%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.551     1.470    uart/module_UART_Transiver/module_UART_Queue/clock_IBUF_BUFG
    SLICE_X47Y120        FDRE                                         r  uart/module_UART_Transiver/module_UART_Queue/Memory_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart/module_UART_Transiver/module_UART_Queue/Memory_reg[0]/Q
                         net (fo=1, routed)           0.091     1.703    uart/module_UART_Transiver/module_UART_Queue/Memory_reg_n_0_[0]
    SLICE_X46Y120        LUT6 (Prop_lut6_I2_O)        0.045     1.748 f  uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[0]_LDC_i_3/O
                         net (fo=2, routed)           0.152     1.900    uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[0]_LDC_i_3_n_0
    SLICE_X46Y120        LUT2 (Prop_lut2_I1_O)        0.045     1.945 f  uart/module_UART_Transiver/module_UART_Queue/Temp_Package_Data_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.185     2.130    uart/module_UART_Transiver/module_UART_Queue_n_7
    SLICE_X46Y118        LDCE                                         f  uart/module_UART_Transiver/Temp_Package_Data_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.186ns (28.484%)  route 0.467ns (71.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.558     1.477    uart/module_UART_BackpackData_Transiver_Helper/clock_IBUF_BUFG
    SLICE_X43Y113        FDRE                                         r  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[2]/Q
                         net (fo=46, routed)          0.251     1.869    uart/module_UART_BackpackData_Transiver_Helper/BitCounter_reg[2]
    SLICE_X44Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.914 r  uart/module_UART_BackpackData_Transiver_Helper/Memory[27]_i_1/O
                         net (fo=6, routed)           0.216     2.130    uart/module_UART_Transiver/Wire_UART_HexToAsc_Package_8bits[3]
    SLICE_X47Y118        FDCE                                         r  uart/module_UART_Transiver/Temp_Package_Data_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/module_UART_Transiver/FromState_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.661ns  (logic 0.141ns (21.318%)  route 0.520ns (78.682%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.553     1.472    uart/module_UART_Transiver/module_UART_Queue/clock_IBUF_BUFG
    SLICE_X43Y120        FDRE                                         r  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y120        FDRE (Prop_fdre_C_Q)         0.141     1.613 f  uart/module_UART_Transiver/module_UART_Queue/Output_Queue_Ready_reg/Q
                         net (fo=15, routed)          0.520     2.134    uart/module_UART_Transiver/Wire_Queue_ReadyToOutput
    SLICE_X44Y118        FDCE                                         f  uart/module_UART_Transiver/FromState_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           966 Endpoints
Min Delay           966 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.242ns  (logic 0.456ns (7.305%)  route 5.786ns (92.695%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[7]/C
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/Output_Color_Address_reg[7]/Q
                         net (fo=48, routed)          5.786     6.242    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.634     5.056    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 0.456ns (7.365%)  route 5.736ns (92.635%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[3]/C
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/Output_Color_Address_reg[3]/Q
                         net (fo=48, routed)          5.736     6.192    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.634     5.056    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.156ns  (logic 0.456ns (7.408%)  route 5.700ns (92.592%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[12]/C
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/Output_Color_Address_reg[12]/Q
                         net (fo=48, routed)          5.700     6.156    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.634     5.056    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            shiftRegister/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.085ns  (logic 1.849ns (30.390%)  route 4.236ns (69.610%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           2.985     4.462    uart/module_UART_ASCII_To_Hex/inp_IBUF[3]
    SLICE_X31Y103        LUT2 (Prop_lut2_I0_O)        0.124     4.586 r  uart/module_UART_ASCII_To_Hex/value[3]_i_5/O
                         net (fo=1, routed)           0.957     5.544    uart/module_UART_Reader/module_UART_ListenerUART_Listener/value_reg[3]_1
    SLICE_X34Y105        LUT6 (Prop_lut6_I5_O)        0.124     5.668 r  uart/module_UART_Reader/module_UART_ListenerUART_Listener/value[3]_i_2/O
                         net (fo=1, routed)           0.293     5.961    uart/module_UART_Reader/module_UART_ListenerUART_Listener/value[3]_i_2_n_0
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.124     6.085 r  uart/module_UART_Reader/module_UART_ListenerUART_Listener/value[3]_i_1/O
                         net (fo=1, routed)           0.000     6.085    shiftRegister/value_reg[63]_2[3]
    SLICE_X37Y106        FDRE                                         r  shiftRegister/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.503     4.925    shiftRegister/clock_IBUF_BUFG
    SLICE_X37Y106        FDRE                                         r  shiftRegister/value_reg[3]/C

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.904ns  (logic 0.456ns (7.724%)  route 5.448ns (92.276%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[7]/C
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/Output_Color_Address_reg[7]/Q
                         net (fo=48, routed)          5.448     5.904    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X3Y15         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.631     5.053    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.854ns  (logic 0.456ns (7.790%)  route 5.398ns (92.210%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[3]/C
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/Output_Color_Address_reg[3]/Q
                         net (fo=48, routed)          5.398     5.854    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.631     5.053    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.818ns  (logic 0.456ns (7.838%)  route 5.362ns (92.162%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[12]/C
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/Output_Color_Address_reg[12]/Q
                         net (fo=48, routed)          5.362     5.818    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X3Y15         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.631     5.053    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.751ns  (logic 0.456ns (7.929%)  route 5.295ns (92.071%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[6]/C
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/Output_Color_Address_reg[6]/Q
                         net (fo=48, routed)          5.295     5.751    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.634     5.056    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 0.456ns (7.952%)  route 5.279ns (92.048%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[0]/C
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module_VGA/Output_Color_Address_reg[0]/Q
                         net (fo=49, routed)          5.279     5.735    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.634     5.056    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 0.580ns (10.292%)  route 5.055ns (89.708%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[16]/C
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  module_VGA/Output_Color_Address_reg[16]/Q
                         net (fo=35, routed)          3.971     4.427    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/pwropt_5
    SLICE_X72Y72         LUT5 (Prop_lut5_I1_O)        0.124     4.551 r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_130_LOPT_REMAP/O
                         net (fo=1, routed)           1.084     5.635    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_69
    RAMB36_X2Y12         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         1.635     5.057    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 symbolDecoder/decoder/rButtonFlagD_reg/G
                            (positive level-sensitive latch)
  Destination:            shiftRegister/rButtonFlagDelayed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.178ns (59.523%)  route 0.121ns (40.477%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        LDCE                         0.000     0.000 r  symbolDecoder/decoder/rButtonFlagD_reg/G
    SLICE_X34Y103        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  symbolDecoder/decoder/rButtonFlagD_reg/Q
                         net (fo=2, routed)           0.121     0.299    shiftRegister/rButtonFlagH
    SLICE_X35Y104        FDRE                                         r  shiftRegister/rButtonFlagDelayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.835     2.000    shiftRegister/clock_IBUF_BUFG
    SLICE_X35Y104        FDRE                                         r  shiftRegister/rButtonFlagDelayed_reg/C

Slack:                    inf
  Source:                 symbolDecoder/decoder/flags_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            shiftRegister/inputBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.203ns (54.909%)  route 0.167ns (45.091%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        LDCE                         0.000     0.000 r  symbolDecoder/decoder/flags_reg[0]/G
    SLICE_X35Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  symbolDecoder/decoder/flags_reg[0]/Q
                         net (fo=5, routed)           0.167     0.325    symbolDecoder/handler/Q[0]
    SLICE_X34Y104        LUT5 (Prop_lut5_I2_O)        0.045     0.370 r  symbolDecoder/handler/inputBuffer[0]_i_2/O
                         net (fo=2, routed)           0.000     0.370    shiftRegister/inputBuffer_reg[3]_1[0]
    SLICE_X34Y104        FDRE                                         r  shiftRegister/inputBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.835     2.000    shiftRegister/clock_IBUF_BUFG
    SLICE_X34Y104        FDRE                                         r  shiftRegister/inputBuffer_reg[0]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.146ns (39.312%)  route 0.225ns (60.688%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=8, routed)           0.225     0.371    symbolDecoder/isKeyboardReadyOutput
    SLICE_X32Y104        FDRE                                         r  symbolDecoder/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.836     2.001    symbolDecoder/clock_IBUF_BUFG
    SLICE_X32Y104        FDRE                                         r  symbolDecoder/state_reg/C

Slack:                    inf
  Source:                 symbolDecoder/decoder/flags_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            shiftRegister/flagsDelayed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.419ns  (logic 0.158ns (37.735%)  route 0.261ns (62.265%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        LDCE                         0.000     0.000 r  symbolDecoder/decoder/flags_reg[1]/G
    SLICE_X35Y102        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  symbolDecoder/decoder/flags_reg[1]/Q
                         net (fo=2, routed)           0.261     0.419    shiftRegister/Q[0]
    SLICE_X35Y104        FDRE                                         r  shiftRegister/flagsDelayed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.835     2.000    shiftRegister/clock_IBUF_BUFG
    SLICE_X35Y104        FDRE                                         r  shiftRegister/flagsDelayed_reg/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.191ns (43.604%)  route 0.247ns (56.396%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=8, routed)           0.247     0.393    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X35Y104        LUT6 (Prop_lut6_I4_O)        0.045     0.438 r  symbolDecoder/handler/inputBuffer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.438    shiftRegister/inputBuffer_reg[3]_1[1]
    SLICE_X35Y104        FDRE                                         r  shiftRegister/inputBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.835     2.000    shiftRegister/clock_IBUF_BUFG
    SLICE_X35Y104        FDRE                                         r  shiftRegister/inputBuffer_reg[1]/C

Slack:                    inf
  Source:                 symbolDecoder/handler/isReadyOutput_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            symbolDecoder/releaseFlag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.323%)  route 0.260ns (57.677%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE                         0.000     0.000 r  symbolDecoder/handler/isReadyOutput_reg/C
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  symbolDecoder/handler/isReadyOutput_reg/Q
                         net (fo=8, routed)           0.260     0.406    symbolDecoder/handler/isKeyboardReadyOutput
    SLICE_X32Y104        LUT6 (Prop_lut6_I3_O)        0.045     0.451 r  symbolDecoder/handler/releaseFlag_i_1/O
                         net (fo=1, routed)           0.000     0.451    symbolDecoder/handler_n_12
    SLICE_X32Y104        FDRE                                         r  symbolDecoder/releaseFlag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.836     2.001    symbolDecoder/clock_IBUF_BUFG
    SLICE_X32Y104        FDRE                                         r  symbolDecoder/releaseFlag_reg/C

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.768%)  route 0.333ns (70.232%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[17]/C
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  module_VGA/Output_Color_Address_reg[17]/Q
                         net (fo=35, routed)          0.333     0.474    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[4]
    SLICE_X62Y102        FDRE                                         r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.833     1.999    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y102        FDRE                                         r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.537%)  route 0.336ns (70.463%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y103        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[18]/C
    SLICE_X57Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  module_VGA/Output_Color_Address_reg[18]/Q
                         net (fo=35, routed)          0.336     0.477    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[5]
    SLICE_X62Y102        FDRE                                         r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.833     1.999    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X62Y102        FDRE                                         r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C

Slack:                    inf
  Source:                 module_VGA/Output_Color_Address_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.333%)  route 0.375ns (72.667%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE                         0.000     0.000 r  module_VGA/Output_Color_Address_reg[15]/C
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  module_VGA/Output_Color_Address_reg[15]/Q
                         net (fo=69, routed)          0.375     0.516    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y20         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.876     2.041    module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y20         RAMB36E1                                     r  module_VGA_Manager/frame_buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK

Slack:                    inf
  Source:                 symbolDecoder/handler/keyboardDataBuffer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shiftRegister/inputBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.212ns (40.630%)  route 0.310ns (59.370%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDRE                         0.000     0.000 r  symbolDecoder/handler/keyboardDataBuffer_reg[6]/C
    SLICE_X34Y102        FDRE (Prop_fdre_C_Q)         0.167     0.167 f  symbolDecoder/handler/keyboardDataBuffer_reg[6]/Q
                         net (fo=15, routed)          0.184     0.351    symbolDecoder/handler/keyboardDataBuffer[6]
    SLICE_X35Y103        LUT6 (Prop_lut6_I4_O)        0.045     0.396 r  symbolDecoder/handler/inputBuffer[2]_i_2/O
                         net (fo=2, routed)           0.126     0.522    shiftRegister/inputBuffer_reg[3]_1[2]
    SLICE_X35Y103        FDRE                                         r  shiftRegister/inputBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=934, routed)         0.835     2.000    shiftRegister/clock_IBUF_BUFG
    SLICE_X35Y103        FDRE                                         r  shiftRegister/inputBuffer_reg[2]/C





