

================================================================
== Vitis HLS Report for 'RNI_Pipeline_NEURONS_LOOP'
================================================================
* Date:           Mon Mar 18 20:43:20 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURONS_LOOP  |        4|        4|         2|          1|          1|     4|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     43|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|     79|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_73_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln74_fu_62_p2  |      icmp|   0|  0|  13|           5|           5|
    |icmp_ln85_fu_84_p2  |      icmp|   0|  0|  15|           8|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  43|          19|          13|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_neuron_index  |   9|          2|    5|         10|
    |neuron_index_1_fu_32           |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   12|         24|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |NEURONS_MEMBRANE_addr_reg_100  |  5|   0|    6|          1|
    |ap_CS_fsm                      |  1|   0|    1|          0|
    |ap_done_reg                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |  1|   0|    1|          0|
    |neuron_index_1_fu_32           |  5|   0|    5|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          | 13|   0|   14|          1|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  RNI_Pipeline_NEURONS_LOOP|  return value|
|NEURONS_MEMBRANE_address0  |  out|    6|   ap_memory|           NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce0       |  out|    1|   ap_memory|           NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_we0       |  out|    1|   ap_memory|           NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_d0        |  out|    8|   ap_memory|           NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_address1  |  out|    6|   ap_memory|           NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_ce1       |  out|    1|   ap_memory|           NEURONS_MEMBRANE|         array|
|NEURONS_MEMBRANE_q1        |   in|    8|   ap_memory|           NEURONS_MEMBRANE|         array|
+---------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%neuron_index_1 = alloca i32 1"   --->   Operation 5 'alloca' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 16, i5 %neuron_index_1"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end.i254"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%neuron_index = load i5 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 8 'load' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln74 = icmp_eq  i5 %neuron_index, i5 20" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 10 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.end.i254.split, void %for.end.i272.preheader.exitStub" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 12 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%neuron_index_1_cast = zext i5 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 13 'zext' 'neuron_index_1_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %neuron_index_1_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 14 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 15 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln74 = add i5 %neuron_index, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 16 'add' 'add_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln74 = store i5 %add_ln74, i5 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 17 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.end.i254" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 18 'br' 'br_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.55>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 19 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 20 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_2 : Operation 21 [1/1] (1.91ns)   --->   "%icmp_ln85 = icmp_sgt  i8 %NEURONS_MEMBRANE_load, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 21 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc37.i, void %if.then28.i" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 22 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.32ns)   --->   "%store_ln88 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:88->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 23 'store' 'store_ln88' <Predicate = (icmp_ln85)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc37.i" [B_RNI_HLS/apc/src/RNI_2.cpp:89->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 24 'br' 'br_ln89' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ NEURONS_MEMBRANE]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
neuron_index_1        (alloca           ) [ 010]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
neuron_index          (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln74             (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
br_ln74               (br               ) [ 000]
neuron_index_1_cast   (zext             ) [ 000]
NEURONS_MEMBRANE_addr (getelementptr    ) [ 011]
add_ln74              (add              ) [ 000]
store_ln74            (store            ) [ 000]
br_ln74               (br               ) [ 000]
specloopname_ln74     (specloopname     ) [ 000]
NEURONS_MEMBRANE_load (load             ) [ 000]
icmp_ln85             (icmp             ) [ 011]
br_ln85               (br               ) [ 000]
store_ln88            (store            ) [ 000]
br_ln89               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="neuron_index_1_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neuron_index_1/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="5" slack="0"/>
<pin id="40" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="6" slack="1"/>
<pin id="45" dir="0" index="1" bw="8" slack="0"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="48" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="49" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="50" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="51" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/1 store_ln88/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="store_ln0_store_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="5" slack="0"/>
<pin id="56" dir="0" index="1" bw="5" slack="0"/>
<pin id="57" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="neuron_index_load_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="5" slack="0"/>
<pin id="61" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="neuron_index/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="icmp_ln74_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="neuron_index_1_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_1_cast/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="add_ln74_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln74_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="0" index="1" bw="5" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln85_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/2 "/>
</bind>
</comp>

<comp id="90" class="1005" name="neuron_index_1_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="neuron_index_1 "/>
</bind>
</comp>

<comp id="100" class="1005" name="NEURONS_MEMBRANE_addr_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="1"/>
<pin id="102" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="20" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="52"><net_src comp="36" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="66"><net_src comp="59" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="59" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="77"><net_src comp="59" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="73" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="43" pin="7"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="93"><net_src comp="32" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="95"><net_src comp="90" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="96"><net_src comp="90" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="103"><net_src comp="36" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="43" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: NEURONS_MEMBRANE | {2 }
 - Input state : 
	Port: RNI_Pipeline_NEURONS_LOOP : NEURONS_MEMBRANE | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		neuron_index : 1
		icmp_ln74 : 2
		br_ln74 : 3
		neuron_index_1_cast : 2
		NEURONS_MEMBRANE_addr : 3
		NEURONS_MEMBRANE_load : 4
		add_ln74 : 2
		store_ln74 : 3
	State 2
		icmp_ln85 : 1
		br_ln85 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln74_fu_62      |    0    |    13   |
|          |      icmp_ln85_fu_84      |    0    |    15   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln74_fu_73      |    0    |    13   |
|----------|---------------------------|---------|---------|
|   zext   | neuron_index_1_cast_fu_68 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    41   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|NEURONS_MEMBRANE_addr_reg_100|    6   |
|    neuron_index_1_reg_90    |    5   |
+-----------------------------+--------+
|            Total            |   11   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   41   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   11   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   11   |   50   |
+-----------+--------+--------+--------+
