13:36:37 INFO  : Registering command handlers for SDK TCF services
13:36:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
13:36:42 INFO  : XSCT server has started successfully.
13:36:42 INFO  : Successfully done setting XSCT server connection channel  
13:36:42 INFO  : Successfully done setting SDK workspace  
13:36:42 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
13:37:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:38:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/fpga_wrapper.bit"
13:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:38:11 INFO  : 'fpga -state' command is executed.
13:38:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:11 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:38:11 INFO  : 'jtag frequency' command is executed.
13:38:11 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:11 INFO  : Context for 'APU' is selected.
13:38:11 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:38:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:11 INFO  : Context for 'APU' is selected.
13:38:11 INFO  : 'stop' command is executed.
13:38:12 INFO  : 'ps7_init' command is executed.
13:38:12 INFO  : 'ps7_post_config' command is executed.
13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:12 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:12 INFO  : 'con' command is executed.
13:38:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:38:12 INFO  : Disconnected from the channel tcfchan#1.
13:38:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:38:49 INFO  : 'fpga -state' command is executed.
13:38:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:49 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:38:49 INFO  : 'jtag frequency' command is executed.
13:38:49 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:49 INFO  : Context for 'APU' is selected.
13:38:51 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:38:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:51 INFO  : Context for 'APU' is selected.
13:38:52 INFO  : 'stop' command is executed.
13:38:52 INFO  : 'ps7_init' command is executed.
13:38:52 INFO  : 'ps7_post_config' command is executed.
13:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:53 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:53 INFO  : 'con' command is executed.
13:38:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:38:53 INFO  : Disconnected from the channel tcfchan#2.
13:39:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A4315AA" && level==0} -index 1' command is executed.
13:39:17 INFO  : 'fpga -state' command is executed.
13:39:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:17 INFO  : Jtag cable 'Digilent Zybo 210279A4315AA' is selected.
13:39:17 INFO  : 'jtag frequency' command is executed.
13:39:17 INFO  : Sourcing of 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:17 INFO  : Context for 'APU' is selected.
13:39:19 INFO  : Hardware design information is loaded from 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf'.
13:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:19 INFO  : Context for 'APU' is selected.
13:39:19 INFO  : 'stop' command is executed.
13:39:20 INFO  : 'ps7_init' command is executed.
13:39:20 INFO  : 'ps7_post_config' command is executed.
13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:20 INFO  : The application 'C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
loadhw -hw C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
dow C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga/Debug/fpga.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:20 INFO  : 'con' command is executed.
13:39:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279A4315AA"} -index 0
con
----------------End of Script----------------

13:39:20 INFO  : Disconnected from the channel tcfchan#3.
19:54:14 INFO  : Registering command handlers for SDK TCF services
19:54:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
19:54:23 INFO  : XSCT server has started successfully.
19:54:24 INFO  : Successfully done setting XSCT server connection channel  
19:54:24 INFO  : Successfully done setting SDK workspace  
19:54:24 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
19:54:24 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
22:05:35 INFO  : Registering command handlers for SDK TCF services
22:05:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Xilinx\Vivado\2018.2\layouts\workspace\5th_exercise\fir_in_fpga\fir_in_fpga.sdk\temp_xsdb_launch_script.tcl
22:05:41 INFO  : XSCT server has started successfully.
22:05:41 INFO  : Successfully done setting XSCT server connection channel  
22:05:42 INFO  : Successfully done setting SDK workspace  
22:05:42 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2018.2/layouts/workspace/5th_exercise/fir_in_fpga/fir_in_fpga.sdk/fpga_wrapper.hdf.
22:05:42 INFO  : Checking for hwspec changes in the project fpga_wrapper_hw_platform_0.
