// Seed: 1632254451
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input wire id_2,
    output tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6,
    output wand id_7
);
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input tri1 id_2,
    output supply1 id_3,
    output logic id_4
);
  assign id_3 = 1'b0;
  reg id_6;
  module_0(
      id_2, id_2, id_2, id_3, id_2, id_3, id_2, id_3
  );
  final
    if (1)
      if (1 == 1'b0) @(1 or posedge 1 or posedge 1 or posedge 1 or posedge id_6) id_6 <= id_0;
      else id_4 <= 1;
  assign id_4 = id_1;
  wire id_7;
endmodule
