

####   Resource Utilization Report   ####

    Top level module name: fibonaci

    Resource usage:
      45 Logic 6-LUT CLBs
          175 CLB LUTs utilized (up to 4 per CLB)
          148 CLB FFs utilized (up to 4 pairs per CLB)
       5 I/O CLBs
            2  Input pins
            5 Output pins
            2 Output FFs utilized
       1 Clock
           Clock 0: net   491, $iopadmap$clk, Fanout: 46 CLBs
    need 0 DSP and 1 Logic-Memory EFLX 1K Tiles.

 
####   Resource Utilization Complete   ####

TILE-REQ:		0		0		0		1

### Total EFLX resources from current floorplan: ###
                       184 IOBs
                       140 Logic 6-LUT CLBs
                              40 CLBs support RAM/SR

Usage of Logic CLBs is 32.1%.
    Logic-Memory CLB for RAM/Shift-Register is 0.0%.
Usage of LUTs is 31.2%.
    dual-LUTs is 13.9%.
Usage of FF is 26.4%.
    dual-FF is 12.5%.
Usage of IO CLB is 2.7%.

ERROR! EFLX-1K tile support a maximum carry length of 10 CLBs. But current design requires a carry length of 18 CLBs.

If you wish to continue with current floorplan, please re-run EFLX Compiler with option '-MAX_CARRY_LEN 10' or smaller.

