static inline int F_1 ( int V_1 , int V_2 )\r\n{\r\nF_2 ( V_2 , V_1 ) ;\r\nreturn F_3 ( V_1 + 1 ) ;\r\n}\r\nstatic inline int F_4 ( int V_1 )\r\n{\r\nif ( ! F_5 ( V_1 , 2 , L_1 ) ) {\r\nF_6 ( L_2 , V_1 ) ;\r\nreturn - V_3 ;\r\n}\r\nF_2 ( V_4 , V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic inline void F_7 ( int V_1 , int V_5 )\r\n{\r\nF_2 ( V_6 , V_1 ) ;\r\nF_2 ( V_5 , V_1 + 1 ) ;\r\n}\r\nstatic inline void F_8 ( int V_1 )\r\n{\r\nF_2 ( V_7 , V_1 ) ;\r\nF_9 ( V_1 , 2 ) ;\r\n}\r\nstatic int F_10 ( T_1 V_8 , T_2 V_9 , T_1 V_2 , T_2 V_10 )\r\n{\r\nT_2 V_11 ;\r\nint V_12 ;\r\nconst int V_13 = 64 ;\r\nconst int V_14 = 32 ;\r\nV_11 = F_3 ( V_8 + 1 ) ;\r\nF_2 ( V_11 , V_8 + 1 ) ;\r\nF_2 ( 0x00 , V_8 + 2 ) ;\r\nF_2 ( 0x80 , V_8 + 3 ) ;\r\nF_2 ( V_9 , V_8 + 4 ) ;\r\nF_2 ( 0x01 , V_8 + 5 ) ;\r\nF_2 ( 0x04 , V_8 + 2 ) ;\r\nif ( V_9 == V_15 )\r\nF_2 ( V_10 , V_8 + 4 ) ;\r\nF_2 ( V_2 & 0xff , V_8 + 6 ) ;\r\nF_2 ( V_2 >> 8 , V_8 + 7 ) ;\r\nF_2 ( 0x01 , V_8 ) ;\r\nfor ( V_12 = 0 ; V_12 < V_13 + V_14 ; V_12 ++ ) {\r\nif ( V_12 >= V_13 )\r\nF_11 ( 1 ) ;\r\nV_11 = F_3 ( V_8 + 8 ) ;\r\nif ( V_11 )\r\nF_2 ( V_11 , V_8 + 8 ) ;\r\nif ( V_11 & 0x01 )\r\nbreak;\r\n}\r\nif ( V_12 == V_13 + V_14 ) {\r\nF_6 ( L_3\r\nL_4 , V_2 , 1 ) ;\r\nreturn - V_16 ;\r\n}\r\nfor ( V_12 = 0 ; V_12 < V_13 ; V_12 ++ ) {\r\nV_11 = F_3 ( V_8 + 1 ) ;\r\nif ( V_11 == 0x01 )\r\nbreak;\r\nif ( V_12 == 0 )\r\nF_12 ( L_5\r\nL_6 , ( unsigned int ) V_11 , V_2 ) ;\r\n}\r\nif ( V_12 == V_13 ) {\r\nF_6 ( L_3\r\nL_4 , V_2 , 2 ) ;\r\nreturn - V_16 ;\r\n}\r\nif ( V_9 == V_17 )\r\nreturn F_3 ( V_8 + 4 ) ;\r\nreturn 0 ;\r\n}\r\nint F_13 ( T_1 V_8 , T_1 V_2 )\r\n{\r\nreturn F_10 ( V_8 , V_17 , V_2 , 0 ) ;\r\n}\r\nint F_14 ( T_1 V_8 , T_1 V_2 , T_2 V_11 )\r\n{\r\nreturn F_10 ( V_8 , V_15 , V_2 , V_11 ) ;\r\n}\r\nint F_15 ( T_1 V_8 , T_1 V_2 )\r\n{\r\nint V_18 , V_19 ;\r\nV_18 = F_13 ( V_8 , V_2 ) ;\r\nif ( V_18 < 0 )\r\nreturn V_18 ;\r\nV_19 = F_13 ( V_8 , V_2 + 1 ) ;\r\nif ( V_19 < 0 )\r\nreturn V_19 ;\r\nreturn V_18 | ( V_19 << 8 ) ;\r\n}\r\nint F_16 ( T_1 V_8 , T_1 V_20 , T_1 V_21 ,\r\nint V_22 )\r\n{\r\nint V_19 , V_23 ;\r\nV_19 = F_13 ( V_8 , V_20 ) ;\r\nif ( V_19 < 0 )\r\nreturn V_19 ;\r\nV_23 = F_13 ( V_8 , V_21 ) ;\r\nif ( V_23 < 0 )\r\nreturn V_23 ;\r\nif ( V_22 )\r\nreturn ( V_19 << 4 ) | ( V_23 >> 4 ) ;\r\nelse\r\nreturn ( V_19 << 4 ) | ( V_23 & 0x0f ) ;\r\n}\r\nstatic int T_3 F_17 ( int V_24 , unsigned short * V_25 ,\r\nconst char * * V_26 )\r\n{\r\nT_2 V_27 ;\r\nint V_28 ;\r\nV_28 = F_4 ( V_24 ) ;\r\nif ( V_28 )\r\nreturn V_28 ;\r\nV_27 = F_1 ( V_24 , V_29 ) ;\r\nswitch ( V_27 ) {\r\ncase V_30 :\r\n* V_26 = L_7 ;\r\nbreak;\r\ncase V_31 :\r\n* V_26 = L_8 ;\r\nbreak;\r\ndefault:\r\nF_18 ( L_9 ,\r\n( unsigned int ) V_27 ) ;\r\nV_28 = - V_32 ;\r\ngoto exit;\r\n}\r\nF_7 ( V_24 , V_33 ) ;\r\nif ( ! ( F_1 ( V_24 , V_34 ) & 0x01 ) ) {\r\nF_12 ( L_10 ) ;\r\nV_28 = - V_32 ;\r\ngoto exit;\r\n}\r\n* V_25 = F_1 ( V_24 , V_35 ) |\r\nF_1 ( V_24 , V_35 + 1 ) << 8 ;\r\nif ( * V_25 == 0 ) {\r\nF_12 ( L_11 ) ;\r\nV_28 = - V_32 ;\r\ngoto exit;\r\n}\r\nexit:\r\nF_8 ( V_24 ) ;\r\nreturn V_28 ;\r\n}\r\nstatic int T_3 F_19 ( unsigned short V_25 , const char * V_26 )\r\n{\r\nstruct V_36 V_37 = {\r\n. V_38 = V_25 ,\r\n. V_39 = V_25 + V_40 - 1 ,\r\n. V_41 = V_42 ,\r\n} ;\r\nint V_28 ;\r\nV_43 = F_20 ( V_26 , V_25 ) ;\r\nif ( ! V_43 )\r\nreturn - V_44 ;\r\nV_37 . V_26 = V_43 -> V_26 ;\r\nV_28 = F_21 ( & V_37 ) ;\r\nif ( V_28 )\r\ngoto V_45;\r\nV_28 = F_22 ( V_43 , & V_37 , 1 ) ;\r\nif ( V_28 ) {\r\nF_6 ( L_12 ) ;\r\ngoto V_45;\r\n}\r\nV_28 = F_23 ( V_43 ) ;\r\nif ( V_28 ) {\r\nF_6 ( L_13 ) ;\r\ngoto V_45;\r\n}\r\nreturn 0 ;\r\nV_45:\r\nF_24 ( V_43 ) ;\r\nreturn V_28 ;\r\n}\r\nstatic int T_3 F_25 ( void )\r\n{\r\nint V_28 ;\r\nunsigned short V_25 ;\r\nconst char * V_26 ;\r\nV_28 = F_17 ( 0x4e , & V_25 , & V_26 ) ;\r\nif ( V_28 )\r\nV_28 = F_17 ( 0x2e , & V_25 , & V_26 ) ;\r\nif ( V_28 )\r\nreturn V_28 ;\r\nreturn F_19 ( V_25 , V_26 ) ;\r\n}\r\nstatic void T_4 F_26 ( void )\r\n{\r\nF_27 ( V_43 ) ;\r\n}
