# SV-codes
A collection of SystemVerilog (SV) design and verification codes showcasing RTL modules, testbenches, and simulation examples. This repository serves as a learning and reference resource for FPGA/ASIC developers working on digital logic design, functional verification, and automation using SV.

ðŸš€ Features

Modular RTL design examples (combinational & sequential logic)

Testbenches with self-checking and randomized stimulus

Assertions (SVA) and functional coverage examples

UVM-based verification snippets for reusable environments

Scripts for simulation, synthesis, and waveform analysis

ðŸ§© Tech Stack

Language: SystemVerilog (IEEE 1800-2017)

Tools: ModelSim / QuestaSim / VCS / Synopsys DC / Vivado /  Aldec
