{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702354911085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702354911093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 23:21:50 2023 " "Processing started: Mon Dec 11 23:21:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702354911093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354911093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354911093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702354911676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702354911676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_SYNC vga_sync skeleton.v(25) " "Verilog HDL Declaration information at skeleton.v(25): object \"VGA_SYNC\" differs only in case from object \"vga_sync\" in the same scope" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702354919129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_32bit " "Found entity 1: dffe_32bit" {  } { { "dffe.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 2 2 " "Found 2 design units, including 2 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919140 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "regfile.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "control.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_config.v 3 3 " "Found 3 design units, including 3 entities, in source file clock_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div2 " "Found entity 1: clk_div2" {  } { { "clock_config.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919143 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_div4 " "Found entity 2: clk_div4" {  } { { "clock_config.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919143 ""} { "Info" "ISGN_ENTITY_NAME" "3 clk_config " "Found entity 3: clk_config" {  } { { "clock_config.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "virtual_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file virtual_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 virtual_mem " "Found entity 1: virtual_mem" {  } { { "virtual_mem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/virtual_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_generator " "Found entity 1: pipe_generator" {  } { { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file game_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pressed_times_cnt " "Found entity 1: pressed_times_cnt" {  } { { "game_counter.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/game_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919150 ""} { "Info" "ISGN_ENTITY_NAME" "2 paly_time_cnt " "Found entity 2: paly_time_cnt" {  } { { "game_counter.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/game_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919153 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_interface.v(49) " "Verilog HDL information at ps2_interface.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702354919154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_interface " "Found entity 1: ps2_interface" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "ps2_controller.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_reset " "Found entity 1: vga_reset" {  } { { "vga_reset.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_image_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_image_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_image_mask " "Found entity 1: vga_image_mask" {  } { { "vga_image_mask.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_generator " "Found entity 1: vga_address_generator" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_sync_generator " "Found entity 1: vga_video_sync_generator" {  } { { "vga_video_sync_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_video_sync_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_aduio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_aduio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_aduio_pll " "Found entity 1: vga_aduio_pll" {  } { { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_index.v 1 1 " "Found 1 design units, including 1 entities, in source file color_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_index " "Found entity 1: color_index" {  } { { "color_index.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "title.v 1 1 " "Found 1 design units, including 1 entities, in source file title.v" { { "Info" "ISGN_ENTITY_NAME" "1 title " "Found entity 1: title" {  } { { "title.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover.v 1 1 " "Found 1 design units, including 1 entities, in source file gameover.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover " "Found entity 1: gameover" {  } { { "gameover.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702354919328 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(25) " "Output port \"VGA_SYNC\" at skeleton.v(25) has no driver" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1702354919331 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_config processor:myprocessor\|clk_config:myconfig " "Elaborating entity \"clk_config\" for hierarchy \"processor:myprocessor\|clk_config:myconfig\"" {  } { { "processor.v" "myconfig" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div4 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk " "Elaborating entity \"clk_div4\" for hierarchy \"processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\"" {  } { { "clock_config.v" "pc_clk" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div2 processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2 " "Elaborating entity \"clk_div2\" for hierarchy \"processor:myprocessor\|clk_config:myconfig\|clk_div4:pc_clk\|clk_div2:div2\"" {  } { { "clock_config.v" "div2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/clock_config.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_32bit processor:myprocessor\|dffe_32bit:pc1 " "Elaborating entity \"dffe_32bit\" for hierarchy \"processor:myprocessor\|dffe_32bit:pc1\"" {  } { { "processor.v" "pc1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:pc_alu " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:pc_alu\"" {  } { { "processor.v" "pc_alu" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit processor:myprocessor\|ctrl_unit:control " "Elaborating entity \"ctrl_unit\" for hierarchy \"processor:myprocessor\|ctrl_unit:control\"" {  } { { "processor.v" "control" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:my_imem\"" {  } { { "processor.v" "my_imem" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919442 ""}  } { { "imem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354919442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8591 " "Found entity 1: altsyncram_8591" {  } { { "db/altsyncram_8591.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_8591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8591 processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_8591:auto_generated " "Elaborating entity \"altsyncram_8591\" for hierarchy \"processor:myprocessor\|imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_8591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem processor:myprocessor\|dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\"" {  } { { "processor.v" "my_dmem" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919526 ""}  } { { "dmem.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354919526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vff1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vff1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vff1 " "Found entity 1: altsyncram_vff1" {  } { { "db/altsyncram_vff1.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_vff1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vff1 processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_vff1:auto_generated " "Elaborating entity \"altsyncram_vff1\" for hierarchy \"processor:myprocessor\|dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_vff1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\"" {  } { { "processor.v" "my_regfile" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:myprocessor\|regfile:my_regfile\|decoder:drA " "Elaborating entity \"decoder\" for hierarchy \"processor:myprocessor\|regfile:my_regfile\|decoder:drA\"" {  } { { "regfile.v" "drA" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "virtual_mem virtual_mem:my_vmem " "Elaborating entity \"virtual_mem\" for hierarchy \"virtual_mem:my_vmem\"" {  } { { "skeleton.v" "my_vmem" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_interface ps2_interface:myps2 " "Elaborating entity \"ps2_interface\" for hierarchy \"ps2_interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919621 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ps2_interface.v(107) " "Verilog HDL Case Statement information at ps2_interface.v(107): all case item expressions in this case statement are onehot" {  } { { "ps2_interface.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 107 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702354919623 "|skeleton|ps2_interface:myps2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_controller ps2_interface:myps2\|ps2_controller:PS2 " "Elaborating entity \"ps2_controller\" for hierarchy \"ps2_interface:myps2\|ps2_controller:PS2\"" {  } { { "ps2_interface.v" "PS2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/ps2_interface.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pressed_times_cnt pressed_times_cnt:pcnt_inst " "Elaborating entity \"pressed_times_cnt\" for hierarchy \"pressed_times_cnt:pcnt_inst\"" {  } { { "skeleton.v" "pcnt_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "paly_time_cnt paly_time_cnt:gcnt_inst " "Elaborating entity \"paly_time_cnt\" for hierarchy \"paly_time_cnt:gcnt_inst\"" {  } { { "skeleton.v" "gcnt_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_reset vga_reset:r0 " "Elaborating entity \"vga_reset\" for hierarchy \"vga_reset:r0\"" {  } { { "skeleton.v" "r0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_aduio_pll vga_aduio_pll:p1 " "Elaborating entity \"vga_aduio_pll\" for hierarchy \"vga_aduio_pll:p1\"" {  } { { "skeleton.v" "p1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_aduio_pll:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_aduio_pll:p1\|altpll:altpll_component\"" {  } { { "vga_aduio_pll.v" "altpll_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_aduio_pll:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_aduio_pll:p1\|altpll:altpll_component\"" {  } { { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_aduio_pll:p1\|altpll:altpll_component " "Instantiated megafunction \"vga_aduio_pll:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_aduio_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_aduio_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919711 ""}  } { { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354919711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_aduio_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_aduio_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_aduio_pll_altpll " "Found entity 1: vga_aduio_pll_altpll" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_aduio_pll_altpll vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated " "Elaborating entity \"vga_aduio_pll_altpll\" for hierarchy \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_sync_generator vga_controller:vga_ins\|vga_video_sync_generator:LTM_ins " "Elaborating entity \"vga_video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|vga_video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_generator vga_controller:vga_ins\|vga_address_generator:ADR_ins " "Elaborating entity \"vga_address_generator\" for hierarchy \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\"" {  } { { "vga_controller.v" "ADR_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919772 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_address_generator.v(117) " "Verilog HDL Case Statement information at vga_address_generator.v(117): all case item expressions in this case statement are onehot" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 117 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1702354919776 "|skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_address_generator.v(189) " "Verilog HDL assignment warning at vga_address_generator.v(189): truncated value with size 8 to match size of target (4)" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702354919776 "|skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 vga_address_generator.v(190) " "Verilog HDL assignment warning at vga_address_generator.v(190): truncated value with size 8 to match size of target (4)" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702354919776 "|skeleton|vga_controller:vga_ins|vga_address_generator:ADR_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_generator vga_controller:vga_ins\|pipe_generator:PIPE_ins " "Elaborating entity \"pipe_generator\" for hierarchy \"vga_controller:vga_ins\|pipe_generator:PIPE_ins\"" {  } { { "vga_controller.v" "PIPE_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_image_mask vga_controller:vga_ins\|vga_image_mask:mask_ins " "Elaborating entity \"vga_image_mask\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\"" {  } { { "vga_controller.v" "mask_ins" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst " "Elaborating entity \"background\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\"" {  } { { "vga_image_mask.v" "background_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\"" {  } { { "background.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\"" {  } { { "background.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../background.mif " "Parameter \"init_file\" = \"../background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354919796 ""}  } { { "background.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/background.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354919796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cv91 " "Found entity 1: altsyncram_cv91" {  } { { "db/altsyncram_cv91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cv91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated " "Elaborating entity \"altsyncram_cv91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_cv91.tdf" "rden_decode" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354919993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354919993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|background:background_inst\|altsyncram:altsyncram_component\|altsyncram_cv91:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_cv91.tdf" "mux2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_cv91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354919993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flappy_bird vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst " "Elaborating entity \"flappy_bird\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\"" {  } { { "vga_image_mask.v" "flappy_bird_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\"" {  } { { "flappy_bird.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\"" {  } { { "flappy_bird.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file flappy_bird.mif " "Parameter \"init_file\" = \"flappy_bird.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1200 " "Parameter \"numwords_a\" = \"1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920038 ""}  } { { "flappy_bird.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/flappy_bird.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354920038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sq91 " "Found entity 1: altsyncram_sq91" {  } { { "db/altsyncram_sq91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_sq91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sq91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\|altsyncram_sq91:auto_generated " "Elaborating entity \"altsyncram_sq91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|flappy_bird:flappy_bird_inst\|altsyncram:altsyncram_component\|altsyncram_sq91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst " "Elaborating entity \"pipe\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\"" {  } { { "vga_image_mask.v" "pipe_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\"" {  } { { "pipe.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\"" {  } { { "pipe.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pipe.mif " "Parameter \"init_file\" = \"pipe.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 58800 " "Parameter \"numwords_a\" = \"58800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920111 ""}  } { { "pipe.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354920111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5691 " "Found entity 1: altsyncram_5691" {  } { { "db/altsyncram_5691.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5691 vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated " "Elaborating entity \"altsyncram_5691\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_5691.tdf" "rden_decode" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\|mux_bnb:mux2 " "Elaborating entity \"mux_bnb\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|pipe:pipe_inst\|altsyncram:altsyncram_component\|altsyncram_5691:auto_generated\|mux_bnb:mux2\"" {  } { { "db/altsyncram_5691.tdf" "mux2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_5691.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst " "Elaborating entity \"number\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\"" {  } { { "vga_image_mask.v" "number_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\"" {  } { { "number.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\"" {  } { { "number.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../number.mif " "Parameter \"init_file\" = \"../number.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20000 " "Parameter \"numwords_a\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920292 ""}  } { { "number.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/number.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354920292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ng91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ng91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ng91 " "Found entity 1: altsyncram_ng91" {  } { { "db/altsyncram_ng91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ng91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated " "Elaborating entity \"altsyncram_ng91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_e8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\|decode_e8a:rden_decode " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\|decode_e8a:rden_decode\"" {  } { { "db/altsyncram_ng91.tdf" "rden_decode" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5nb " "Found entity 1: mux_5nb" {  } { { "db/mux_5nb.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_5nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5nb vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\|mux_5nb:mux2 " "Elaborating entity \"mux_5nb\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|number:number_inst\|altsyncram:altsyncram_component\|altsyncram_ng91:auto_generated\|mux_5nb:mux2\"" {  } { { "db/altsyncram_ng91.tdf" "mux2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_ng91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst " "Elaborating entity \"gameover\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\"" {  } { { "vga_image_mask.v" "gg_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\"" {  } { { "gameover.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../gameover.mif " "Parameter \"init_file\" = \"../gameover.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25425 " "Parameter \"numwords_a\" = \"25425\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920473 ""}  } { { "gameover.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/gameover.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354920473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kn91 " "Found entity 1: altsyncram_kn91" {  } { { "db/altsyncram_kn91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kn91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated " "Elaborating entity \"altsyncram_kn91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_kn91.tdf" "rden_decode" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|gameover:gg_inst\|altsyncram:altsyncram_component\|altsyncram_kn91:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_kn91.tdf" "mux2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_kn91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst " "Elaborating entity \"title\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\"" {  } { { "vga_image_mask.v" "title_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_image_mask.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\"" {  } { { "title.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\"" {  } { { "title.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../title.mif " "Parameter \"init_file\" = \"../title.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 17286 " "Parameter \"numwords_a\" = \"17286\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920652 ""}  } { { "title.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/title.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354920652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6e91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6e91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6e91 " "Found entity 1: altsyncram_6e91" {  } { { "db/altsyncram_6e91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_6e91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6e91 vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\|altsyncram_6e91:auto_generated " "Elaborating entity \"altsyncram_6e91\" for hierarchy \"vga_controller:vga_ins\|vga_image_mask:mask_ins\|title:title_inst\|altsyncram:altsyncram_component\|altsyncram_6e91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_index vga_controller:vga_ins\|color_index:index_inst " "Elaborating entity \"color_index\" for hierarchy \"vga_controller:vga_ins\|color_index:index_inst\"" {  } { { "vga_controller.v" "index_inst" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_controller.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\"" {  } { { "color_index.v" "altsyncram_component" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920737 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\"" {  } { { "color_index.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../color_index.mif " "Parameter \"init_file\" = \"../color_index.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354920745 ""}  } { { "color_index.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/color_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354920745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fu91 " "Found entity 1: altsyncram_fu91" {  } { { "db/altsyncram_fu91.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/altsyncram_fu91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354920819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354920819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fu91 vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\|altsyncram_fu91:auto_generated " "Elaborating entity \"altsyncram_fu91\" for hierarchy \"vga_controller:vga_ins\|color_index:index_inst\|altsyncram:altsyncram_component\|altsyncram_fu91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354920820 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[31\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[30\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[29\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[28\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[27\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[26\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[25\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[24\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[23\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[22\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[21\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[20\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[19\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[18\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[17\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[16\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[15\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[14\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[13\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[12\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[11\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[10\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[9\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[8\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[7\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[6\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[5\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[4\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[3\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[2\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[1\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegA\[0\]\" into a selector" {  } { { "alu.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/alu.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[31\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[31\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[30\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[30\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[29\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[29\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[28\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[28\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[27\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[27\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[26\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[26\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[25\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[25\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[24\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[24\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[23\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[23\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[22\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[22\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[21\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[21\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[20\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[20\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[19\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[19\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[18\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[18\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[17\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[17\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[16\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[16\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[15\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[15\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[14\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[14\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[13\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[13\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[12\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[12\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[11\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[11\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[10\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[10\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[9\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[9\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[8\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[8\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[7\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[7\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[6\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[6\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[5\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[5\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[4\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[4\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[3\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[3\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[2\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[2\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[1\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[1\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[0\]\" " "Converted tri-state node \"processor:myprocessor\|regfile:my_regfile\|data_readRegB\[0\]\" into a selector" {  } { { "processor.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/processor.v" 30 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1702354921566 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702354921566 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mod0\"" {  } { { "vga_address_generator.v" "Mod0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Div0\"" {  } { { "vga_address_generator.v" "Div0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 170 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|pipe_generator:PIPE_ins\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|pipe_generator:PIPE_ins\|Mod0\"" {  } { { "pipe_generator.v" "Mod0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult1\"" {  } { { "vga_address_generator.v" "Mult1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult3\"" {  } { { "vga_address_generator.v" "Mult3" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 123 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult2\"" {  } { { "vga_address_generator.v" "Mult2" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 121 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult5\"" {  } { { "vga_address_generator.v" "Mult5" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mod1\"" {  } { { "vga_address_generator.v" "Mod1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Div1\"" {  } { { "vga_address_generator.v" "Div1" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult0\"" {  } { { "vga_address_generator.v" "Mult0" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|Mult4\"" {  } { { "vga_address_generator.v" "Mult4" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702354948952 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702354948952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod0\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949003 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354949003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lcm " "Found entity 1: lpm_divide_lcm" {  } { { "db/lpm_divide_lcm.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_lcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/alt_u_div_8af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div0\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 170 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div0 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949256 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 170 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354949256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_ikm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|pipe_generator:PIPE_ins\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|pipe_generator:PIPE_ins\|lpm_divide:Mod0\"" {  } { { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|pipe_generator:PIPE_ins\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_controller:vga_ins\|pipe_generator:PIPE_ins\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949312 ""}  } { { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354949312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949459 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354949459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949524 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ckh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949620 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949684 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949689 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|altshift:external_latency_ffs vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 119 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949797 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354949797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949801 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "multcore.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ekh " "Found entity 1: add_sub_ekh" {  } { { "db/add_sub_ekh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ekh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_k9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354949963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354949963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|altshift:external_latency_ffs vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult5\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 147 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod1\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod1 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949975 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354949975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div1\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 189 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354949983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div1 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354949983 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 189 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354949983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354950050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354950050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354950067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950067 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354950067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354950072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354950075 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354950080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354950124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354950124 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354950134 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354950139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/add_sub_qgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702354950182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354950182 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 111 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354950187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult4\"" {  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354950193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult4 " "Instantiated megafunction \"vga_controller:vga_ins\|vga_address_generator:ADR_ins\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702354950193 ""}  } { { "vga_address_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_address_generator.v" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702354950193 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702354951641 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/lcd.sv" 48 -1 0 } } { "pipe_generator.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/pipe_generator.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1702354951734 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1702354951734 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] GND " "Pin \"seg4\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] GND " "Pin \"seg4\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] GND " "Pin \"seg4\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] GND " "Pin \"seg4\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] GND " "Pin \"seg4\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] GND " "Pin \"seg4\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702354955654 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702354955654 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702354955970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702354969156 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/output_files/skeleton.map.smsg " "Generated suppressed messages file E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354969489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702354970031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702354970031 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } } { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 114 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1702354970199 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"vga_aduio_pll:p1\|altpll:altpll_component\|vga_aduio_pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/vga_aduio_pll_altpll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/db/vga_aduio_pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "f:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_aduio_pll.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/vga_aduio_pll.v" 108 0 0 } } { "skeleton.v" "" { Text "E:/Duke_Study/Semester_1/ECE550D-Fundemental Computer System and Engineering/Project/Project4/skeleton.v" 114 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1702354970199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7950 " "Implemented 7950 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702354970517 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702354970517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7295 " "Implemented 7295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702354970517 ""} { "Info" "ICUT_CUT_TM_RAMS" "544 " "Implemented 544 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1702354970517 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702354970517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702354970517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702354970560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 23:22:50 2023 " "Processing ended: Mon Dec 11 23:22:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702354970560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702354970560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702354970560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702354970560 ""}
