{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663848691406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663848691407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 22 09:11:31 2022 " "Processing started: Thu Sep 22 09:11:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663848691407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848691407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848691407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663848691738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663848691738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC Pc MIPS.v(81) " "Verilog HDL Declaration information at MIPS.v(81): object \"PC\" differs only in case from object \"Pc\" in the same scope" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1663848698286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 7 7 " "Found 7 design units, including 7 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1_NBits " "Found entity 1: Mux_4x1_NBits" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698287 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_2x1_NBits " "Found entity 2: Mux_2x1_NBits" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698287 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder32_0 " "Found entity 3: Adder32_0" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698287 ""} { "Info" "ISGN_ENTITY_NAME" "4 DIG_BitExtender " "Found entity 4: DIG_BitExtender" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698287 ""} { "Info" "ISGN_ENTITY_NAME" "5 Shift32 " "Found entity 5: Shift32" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698287 ""} { "Info" "ISGN_ENTITY_NAME" "6 Adder32_1 " "Found entity 6: Adder32_1" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698287 ""} { "Info" "ISGN_ENTITY_NAME" "7 MIPS " "Found entity 7: MIPS" {  } { { "MIPS.v" "" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698287 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mux.v " "Can't analyze file -- file Mux.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698291 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sign_extender.v " "Can't analyze file -- file sign_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698295 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SignExtender.v " "Can't analyze file -- file SignExtender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698298 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Alu.v " "Can't analyze file -- file Alu.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "C:/Users/Leandro/Documents/arq/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "d_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/d_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UlaCtrl " "Found entity 1: UlaCtrl" {  } { { "ula_ctrl.v" "" { Text "C:/Users/Leandro/Documents/arq/ula_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/Leandro/Documents/arq/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/Leandro/Documents/arq/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698310 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sll.v " "Can't analyze file -- file sll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698314 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "add_ula.v " "Can't analyze file -- file add_ula.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698317 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_gate.v " "Can't analyze file -- file and_gate.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698321 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sll2.v " "Can't analyze file -- file sll2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698324 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "zero_extender.v " "Can't analyze file -- file zero_extender.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1663848698328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663848698358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RegFile " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RegFile\"" {  } { { "MIPS.v" "RegFile" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698361 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegFile.v(51) " "Verilog HDL Always Construct warning at RegFile.v(51): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegFile.v" "" { Text "C:/Users/Leandro/Documents/arq/RegFile.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1663848698367 "|MIPS|RegFile:RegFile_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DMem:DMem " "Elaborating entity \"DMem\" for hierarchy \"DMem:DMem\"" {  } { { "MIPS.v" "DMem" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1_NBits Mux_4x1_NBits:Mux_4x1_NBits_1 " "Elaborating entity \"Mux_4x1_NBits\" for hierarchy \"Mux_4x1_NBits:Mux_4x1_NBits_1\"" {  } { { "MIPS.v" "Mux_4x1_NBits_1" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1_NBits Mux_2x1_NBits:Mux_2x1_NBits_1 " "Elaborating entity \"Mux_2x1_NBits\" for hierarchy \"Mux_2x1_NBits:Mux_2x1_NBits_1\"" {  } { { "MIPS.v" "Mux_2x1_NBits_1" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698373 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "ula.v" "" { Text "C:/Users/Leandro/Documents/arq/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663848698383 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1663848698383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula Ula:Ula " "Elaborating entity \"Ula\" for hierarchy \"Ula:Ula\"" {  } { { "MIPS.v" "Ula" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Pc " "Elaborating entity \"PC\" for hierarchy \"PC:Pc\"" {  } { { "MIPS.v" "Pc" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:IMem " "Elaborating entity \"IMem\" for hierarchy \"IMem:IMem\"" {  } { { "MIPS.v" "IMem" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698387 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "instructcion.list i_mem.v(9) " "Verilog HDL File I/O error at i_mem.v(9): can't open Verilog Design File \"instructcion.list\"" {  } { { "i_mem.v" "" { Text "C:/Users/Leandro/Documents/arq/i_mem.v" 9 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698390 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "IMem:IMem " "Can't elaborate user hierarchy \"IMem:IMem\"" {  } { { "MIPS.v" "IMem" { Text "C:/Users/Leandro/Documents/arq/MIPS.v" 227 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1663848698390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leandro/Documents/arq/output_files/MIPS.map.smsg " "Generated suppressed messages file C:/Users/Leandro/Documents/arq/output_files/MIPS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698420 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663848698454 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 22 09:11:38 2022 " "Processing ended: Thu Sep 22 09:11:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663848698454 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663848698454 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663848698454 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848698454 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663848699039 ""}
