<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › cm-regbits-34xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cm-regbits-34xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_CM_REGBITS_34XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_CM_REGBITS_34XX_H</span>

<span class="cm">/*</span>
<span class="cm"> * OMAP3430 Clock Management register bits</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2008 Texas Instruments, Inc.</span>
<span class="cm"> * Copyright (C) 2007-2008 Nokia Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Written by Paul Walmsley</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cm">/* Bits shared between registers */</span>

<span class="cm">/* CM_FCLKEN1_CORE and CM_ICLKEN1_CORE shared bits */</span>
<span class="cp">#define OMAP3430ES2_EN_MMC3_MASK			(1 &lt;&lt; 30)</span>
<span class="cp">#define OMAP3430ES2_EN_MMC3_SHIFT			30</span>
<span class="cp">#define OMAP3430_EN_MSPRO_MASK				(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP3430_EN_MSPRO_SHIFT				23</span>
<span class="cp">#define OMAP3430_EN_HDQ_MASK				(1 &lt;&lt; 22)</span>
<span class="cp">#define OMAP3430_EN_HDQ_SHIFT				22</span>
<span class="cp">#define OMAP3430ES1_EN_FSHOSTUSB_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430ES1_EN_FSHOSTUSB_SHIFT			5</span>
<span class="cp">#define OMAP3430ES1_EN_D2D_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430ES1_EN_D2D_SHIFT			3</span>
<span class="cp">#define OMAP3430_EN_SSI_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_EN_SSI_SHIFT				0</span>

<span class="cm">/* CM_FCLKEN3_CORE and CM_ICLKEN3_CORE shared bits */</span>
<span class="cp">#define OMAP3430ES2_EN_USBTLL_SHIFT			2</span>
<span class="cp">#define OMAP3430ES2_EN_USBTLL_MASK			(1 &lt;&lt; 2)</span>

<span class="cm">/* CM_FCLKEN_WKUP and CM_ICLKEN_WKUP shared bits */</span>
<span class="cp">#define OMAP3430_EN_WDT2_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_EN_WDT2_SHIFT				5</span>

<span class="cm">/* CM_ICLKEN_CAM, CM_FCLKEN_CAM shared bits */</span>
<span class="cp">#define OMAP3430_EN_CAM_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_EN_CAM_SHIFT				0</span>

<span class="cm">/* CM_FCLKEN_PER, CM_ICLKEN_PER shared bits */</span>
<span class="cp">#define OMAP3430_EN_WDT3_MASK				(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP3430_EN_WDT3_SHIFT				12</span>

<span class="cm">/* CM_CLKSEL2_EMU, CM_CLKSEL3_EMU shared bits */</span>
<span class="cp">#define OMAP3430_OVERRIDE_ENABLE_MASK			(1 &lt;&lt; 19)</span>


<span class="cm">/* Bits specific to each register */</span>

<span class="cm">/* CM_FCLKEN_IVA2 */</span>
<span class="cp">#define OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_SHIFT		0</span>

<span class="cm">/* CM_CLKEN_PLL_IVA2 */</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_RAMPTIME_SHIFT		8</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_RAMPTIME_MASK		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_FREQSEL_SHIFT		4</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_FREQSEL_MASK			(0xf &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_EN_IVA2_DPLL_DRIFTGUARD_SHIFT		3</span>
<span class="cp">#define OMAP3430_EN_IVA2_DPLL_DRIFTGUARD_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_EN_IVA2_DPLL_SHIFT			0</span>
<span class="cp">#define OMAP3430_EN_IVA2_DPLL_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_IVA2 */</span>
<span class="cp">#define OMAP3430_ST_IVA2_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_PLL_IVA2 */</span>
<span class="cp">#define OMAP3430_ST_IVA2_CLK_SHIFT			0</span>
<span class="cp">#define OMAP3430_ST_IVA2_CLK_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_PLL_IVA2 */</span>
<span class="cp">#define OMAP3430_AUTO_IVA2_DPLL_SHIFT			0</span>
<span class="cp">#define OMAP3430_AUTO_IVA2_DPLL_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL1_PLL_IVA2 */</span>
<span class="cp">#define OMAP3430_IVA2_CLK_SRC_SHIFT			19</span>
<span class="cp">#define OMAP3430_IVA2_CLK_SRC_MASK			(0x7 &lt;&lt; 19)</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_MULT_SHIFT			8</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_MULT_MASK			(0x7ff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_DIV_SHIFT			0</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_DIV_MASK			(0x7f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL2_PLL_IVA2 */</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_CLKOUT_DIV_SHIFT		0</span>
<span class="cp">#define OMAP3430_IVA2_DPLL_CLKOUT_DIV_MASK		(0x1f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTCTRL_IVA2 */</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_IVA2_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_IVA2_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_IVA2 */</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_IVA2_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_IVA2_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_REVISION specific bits */</span>

<span class="cm">/* CM_SYSCONFIG specific bits */</span>

<span class="cm">/* CM_CLKEN_PLL_MPU */</span>
<span class="cp">#define OMAP3430_MPU_DPLL_RAMPTIME_SHIFT		8</span>
<span class="cp">#define OMAP3430_MPU_DPLL_RAMPTIME_MASK			(0x3 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_MPU_DPLL_FREQSEL_SHIFT			4</span>
<span class="cp">#define OMAP3430_MPU_DPLL_FREQSEL_MASK			(0xf &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_EN_MPU_DPLL_DRIFTGUARD_SHIFT		3</span>
<span class="cp">#define OMAP3430_EN_MPU_DPLL_DRIFTGUARD_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_EN_MPU_DPLL_SHIFT			0</span>
<span class="cp">#define OMAP3430_EN_MPU_DPLL_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_MPU */</span>
<span class="cp">#define OMAP3430_ST_MPU_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_PLL_MPU */</span>
<span class="cp">#define OMAP3430_ST_MPU_CLK_SHIFT			0</span>
<span class="cp">#define OMAP3430_ST_MPU_CLK_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_PLL_MPU */</span>
<span class="cp">#define OMAP3430_AUTO_MPU_DPLL_SHIFT			0</span>
<span class="cp">#define OMAP3430_AUTO_MPU_DPLL_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL1_PLL_MPU */</span>
<span class="cp">#define OMAP3430_MPU_CLK_SRC_SHIFT			19</span>
<span class="cp">#define OMAP3430_MPU_CLK_SRC_MASK			(0x7 &lt;&lt; 19)</span>
<span class="cp">#define OMAP3430_MPU_DPLL_MULT_SHIFT			8</span>
<span class="cp">#define OMAP3430_MPU_DPLL_MULT_MASK			(0x7ff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_MPU_DPLL_DIV_SHIFT			0</span>
<span class="cp">#define OMAP3430_MPU_DPLL_DIV_MASK			(0x7f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL2_PLL_MPU */</span>
<span class="cp">#define OMAP3430_MPU_DPLL_CLKOUT_DIV_SHIFT		0</span>
<span class="cp">#define OMAP3430_MPU_DPLL_CLKOUT_DIV_MASK		(0x1f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTCTRL_MPU */</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_MPU_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_MPU_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_MPU */</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_MPU_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_MPU_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN1_CORE specific bits */</span>
<span class="cp">#define OMAP3430_EN_MODEM_MASK				(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP3430_EN_MODEM_SHIFT				31</span>

<span class="cm">/* CM_ICLKEN1_CORE specific bits */</span>
<span class="cp">#define OMAP3430_EN_ICR_MASK				(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP3430_EN_ICR_SHIFT				29</span>
<span class="cp">#define OMAP3430_EN_AES2_MASK				(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP3430_EN_AES2_SHIFT				28</span>
<span class="cp">#define OMAP3430_EN_SHA12_MASK				(1 &lt;&lt; 27)</span>
<span class="cp">#define OMAP3430_EN_SHA12_SHIFT				27</span>
<span class="cp">#define OMAP3430_EN_DES2_MASK				(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP3430_EN_DES2_SHIFT				26</span>
<span class="cp">#define OMAP3430ES1_EN_FAC_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430ES1_EN_FAC_SHIFT			8</span>
<span class="cp">#define OMAP3430_EN_MAILBOXES_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_EN_MAILBOXES_SHIFT			7</span>
<span class="cp">#define OMAP3430_EN_OMAPCTRL_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_EN_OMAPCTRL_SHIFT			6</span>
<span class="cp">#define OMAP3430_EN_SAD2D_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_EN_SAD2D_SHIFT				3</span>
<span class="cp">#define OMAP3430_EN_SDRC_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_EN_SDRC_SHIFT				1</span>

<span class="cm">/* AM35XX specific CM_ICLKEN1_CORE bits */</span>
<span class="cp">#define AM35XX_EN_IPSS_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define AM35XX_EN_IPSS_SHIFT				4</span>
<span class="cp">#define AM35XX_EN_UART4_MASK				(1 &lt;&lt; 23)</span>
<span class="cp">#define AM35XX_EN_UART4_SHIFT				23</span>

<span class="cm">/* CM_ICLKEN2_CORE */</span>
<span class="cp">#define OMAP3430_EN_PKA_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_EN_PKA_SHIFT				4</span>
<span class="cp">#define OMAP3430_EN_AES1_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_EN_AES1_SHIFT				3</span>
<span class="cp">#define OMAP3430_EN_RNG_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_EN_RNG_SHIFT				2</span>
<span class="cp">#define OMAP3430_EN_SHA11_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_EN_SHA11_SHIFT				1</span>
<span class="cp">#define OMAP3430_EN_DES1_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_EN_DES1_SHIFT				0</span>

<span class="cm">/* CM_ICLKEN3_CORE */</span>
<span class="cp">#define OMAP3430_EN_MAD2D_SHIFT				3</span>
<span class="cp">#define OMAP3430_EN_MAD2D_MASK				(1 &lt;&lt; 3)</span>

<span class="cm">/* CM_FCLKEN3_CORE specific bits */</span>
<span class="cp">#define OMAP3430ES2_EN_TS_SHIFT				1</span>
<span class="cp">#define OMAP3430ES2_EN_TS_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430ES2_EN_CPEFUSE_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_EN_CPEFUSE_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST1_CORE specific bits */</span>
<span class="cp">#define OMAP3430ES2_ST_MMC3_SHIFT			30</span>
<span class="cp">#define OMAP3430ES2_ST_MMC3_MASK			(1 &lt;&lt; 30)</span>
<span class="cp">#define OMAP3430_ST_ICR_SHIFT				29</span>
<span class="cp">#define OMAP3430_ST_ICR_MASK				(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP3430_ST_AES2_SHIFT				28</span>
<span class="cp">#define OMAP3430_ST_AES2_MASK				(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP3430_ST_SHA12_SHIFT				27</span>
<span class="cp">#define OMAP3430_ST_SHA12_MASK				(1 &lt;&lt; 27)</span>
<span class="cp">#define OMAP3430_ST_DES2_SHIFT				26</span>
<span class="cp">#define OMAP3430_ST_DES2_MASK				(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP3430_ST_MSPRO_SHIFT				23</span>
<span class="cp">#define OMAP3430_ST_MSPRO_MASK				(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP3430_ST_HDQ_SHIFT				22</span>
<span class="cp">#define OMAP3430_ST_HDQ_MASK				(1 &lt;&lt; 22)</span>
<span class="cp">#define OMAP3430ES1_ST_FAC_SHIFT			8</span>
<span class="cp">#define OMAP3430ES1_ST_FAC_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430ES2_ST_SSI_IDLE_SHIFT			8</span>
<span class="cp">#define OMAP3430ES2_ST_SSI_IDLE_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_ST_MAILBOXES_SHIFT			7</span>
<span class="cp">#define OMAP3430_ST_MAILBOXES_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_ST_OMAPCTRL_SHIFT			6</span>
<span class="cp">#define OMAP3430_ST_OMAPCTRL_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_ST_SDMA_SHIFT				2</span>
<span class="cp">#define OMAP3430_ST_SDMA_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_ST_SDRC_SHIFT				1</span>
<span class="cp">#define OMAP3430_ST_SDRC_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_ST_SSI_STDBY_SHIFT			0</span>
<span class="cp">#define OMAP3430_ST_SSI_STDBY_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* AM35xx specific CM_IDLEST1_CORE bits */</span>
<span class="cp">#define AM35XX_ST_IPSS_SHIFT				5</span>
<span class="cp">#define AM35XX_ST_IPSS_MASK 				(1 &lt;&lt; 5)</span>

<span class="cm">/* CM_IDLEST2_CORE */</span>
<span class="cp">#define OMAP3430_ST_PKA_SHIFT				4</span>
<span class="cp">#define OMAP3430_ST_PKA_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_ST_AES1_SHIFT				3</span>
<span class="cp">#define OMAP3430_ST_AES1_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_ST_RNG_SHIFT				2</span>
<span class="cp">#define OMAP3430_ST_RNG_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_ST_SHA11_SHIFT				1</span>
<span class="cp">#define OMAP3430_ST_SHA11_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_ST_DES1_SHIFT				0</span>
<span class="cp">#define OMAP3430_ST_DES1_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST3_CORE */</span>
<span class="cp">#define OMAP3430ES2_ST_USBTLL_SHIFT			2</span>
<span class="cp">#define OMAP3430ES2_ST_USBTLL_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430ES2_ST_CPEFUSE_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_ST_CPEFUSE_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE1_CORE */</span>
<span class="cp">#define OMAP3430_AUTO_MODEM_MASK			(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP3430_AUTO_MODEM_SHIFT			31</span>
<span class="cp">#define OMAP3430ES2_AUTO_MMC3_MASK			(1 &lt;&lt; 30)</span>
<span class="cp">#define OMAP3430ES2_AUTO_MMC3_SHIFT			30</span>
<span class="cp">#define OMAP3430ES2_AUTO_ICR_MASK			(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP3430ES2_AUTO_ICR_SHIFT			29</span>
<span class="cp">#define OMAP3430_AUTO_AES2_MASK				(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP3430_AUTO_AES2_SHIFT			28</span>
<span class="cp">#define OMAP3430_AUTO_SHA12_MASK			(1 &lt;&lt; 27)</span>
<span class="cp">#define OMAP3430_AUTO_SHA12_SHIFT			27</span>
<span class="cp">#define OMAP3430_AUTO_DES2_MASK				(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP3430_AUTO_DES2_SHIFT			26</span>
<span class="cp">#define OMAP3430_AUTO_MMC2_MASK				(1 &lt;&lt; 25)</span>
<span class="cp">#define OMAP3430_AUTO_MMC2_SHIFT			25</span>
<span class="cp">#define OMAP3430_AUTO_MMC1_MASK				(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_AUTO_MMC1_SHIFT			24</span>
<span class="cp">#define OMAP3430_AUTO_MSPRO_MASK			(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP3430_AUTO_MSPRO_SHIFT			23</span>
<span class="cp">#define OMAP3430_AUTO_HDQ_MASK				(1 &lt;&lt; 22)</span>
<span class="cp">#define OMAP3430_AUTO_HDQ_SHIFT				22</span>
<span class="cp">#define OMAP3430_AUTO_MCSPI4_MASK			(1 &lt;&lt; 21)</span>
<span class="cp">#define OMAP3430_AUTO_MCSPI4_SHIFT			21</span>
<span class="cp">#define OMAP3430_AUTO_MCSPI3_MASK			(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP3430_AUTO_MCSPI3_SHIFT			20</span>
<span class="cp">#define OMAP3430_AUTO_MCSPI2_MASK			(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP3430_AUTO_MCSPI2_SHIFT			19</span>
<span class="cp">#define OMAP3430_AUTO_MCSPI1_MASK			(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3430_AUTO_MCSPI1_SHIFT			18</span>
<span class="cp">#define OMAP3430_AUTO_I2C3_MASK				(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP3430_AUTO_I2C3_SHIFT			17</span>
<span class="cp">#define OMAP3430_AUTO_I2C2_MASK				(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_AUTO_I2C2_SHIFT			16</span>
<span class="cp">#define OMAP3430_AUTO_I2C1_MASK				(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP3430_AUTO_I2C1_SHIFT			15</span>
<span class="cp">#define OMAP3430_AUTO_UART2_MASK			(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP3430_AUTO_UART2_SHIFT			14</span>
<span class="cp">#define OMAP3430_AUTO_UART1_MASK			(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP3430_AUTO_UART1_SHIFT			13</span>
<span class="cp">#define OMAP3430_AUTO_GPT11_MASK			(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP3430_AUTO_GPT11_SHIFT			12</span>
<span class="cp">#define OMAP3430_AUTO_GPT10_MASK			(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_AUTO_GPT10_SHIFT			11</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP5_MASK			(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP5_SHIFT			10</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP1_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP1_SHIFT			9</span>
<span class="cp">#define OMAP3430ES1_AUTO_FAC_MASK			(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430ES1_AUTO_FAC_SHIFT			8</span>
<span class="cp">#define OMAP3430_AUTO_MAILBOXES_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_AUTO_MAILBOXES_SHIFT			7</span>
<span class="cp">#define OMAP3430_AUTO_OMAPCTRL_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_AUTO_OMAPCTRL_SHIFT			6</span>
<span class="cp">#define OMAP3430ES1_AUTO_FSHOSTUSB_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430ES1_AUTO_FSHOSTUSB_SHIFT		5</span>
<span class="cp">#define OMAP3430_AUTO_HSOTGUSB_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_AUTO_HSOTGUSB_SHIFT			4</span>
<span class="cp">#define OMAP3430ES1_AUTO_D2D_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430ES1_AUTO_D2D_SHIFT			3</span>
<span class="cp">#define OMAP3430_AUTO_SAD2D_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_AUTO_SAD2D_SHIFT			3</span>
<span class="cp">#define OMAP3430_AUTO_SSI_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_AUTO_SSI_SHIFT				0</span>

<span class="cm">/* CM_AUTOIDLE2_CORE */</span>
<span class="cp">#define OMAP3430_AUTO_PKA_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_AUTO_PKA_SHIFT				4</span>
<span class="cp">#define OMAP3430_AUTO_AES1_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_AUTO_AES1_SHIFT			3</span>
<span class="cp">#define OMAP3430_AUTO_RNG_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_AUTO_RNG_SHIFT				2</span>
<span class="cp">#define OMAP3430_AUTO_SHA11_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_AUTO_SHA11_SHIFT			1</span>
<span class="cp">#define OMAP3430_AUTO_DES1_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_AUTO_DES1_SHIFT			0</span>

<span class="cm">/* CM_AUTOIDLE3_CORE */</span>
<span class="cp">#define	OMAP3430ES2_AUTO_USBHOST			(1 &lt;&lt; 0)</span>
<span class="cp">#define	OMAP3430ES2_AUTO_USBHOST_SHIFT			0</span>
<span class="cp">#define	OMAP3430ES2_AUTO_USBTLL				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430ES2_AUTO_USBTLL_SHIFT			2</span>
<span class="cp">#define OMAP3430ES2_AUTO_USBTLL_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_AUTO_MAD2D_SHIFT			3</span>
<span class="cp">#define OMAP3430_AUTO_MAD2D_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* CM_CLKSEL_CORE */</span>
<span class="cp">#define OMAP3430_CLKSEL_SSI_SHIFT			8</span>
<span class="cp">#define OMAP3430_CLKSEL_SSI_MASK			(0xf &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT11_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT11_SHIFT			7</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT10_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT10_SHIFT			6</span>
<span class="cp">#define OMAP3430ES1_CLKSEL_FSHOSTUSB_SHIFT		4</span>
<span class="cp">#define OMAP3430ES1_CLKSEL_FSHOSTUSB_MASK		(0x3 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_CLKSEL_L4_SHIFT			2</span>
<span class="cp">#define OMAP3430_CLKSEL_L4_MASK				(0x3 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_CLKSEL_L3_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKSEL_L3_MASK				(0x3 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3630_CLKSEL_96M_SHIFT			12</span>
<span class="cp">#define OMAP3630_CLKSEL_96M_MASK			(0x3 &lt;&lt; 12)</span>

<span class="cm">/* CM_CLKSTCTRL_CORE */</span>
<span class="cp">#define OMAP3430ES1_CLKTRCTRL_D2D_SHIFT			4</span>
<span class="cp">#define OMAP3430ES1_CLKTRCTRL_D2D_MASK			(0x3 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_L4_SHIFT			2</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_L4_MASK			(0x3 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_L3_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_L3_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_CORE */</span>
<span class="cp">#define OMAP3430ES1_CLKACTIVITY_D2D_SHIFT		2</span>
<span class="cp">#define OMAP3430ES1_CLKACTIVITY_D2D_MASK		(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_L4_SHIFT			1</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_L4_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_L3_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_L3_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_GFX */</span>
<span class="cp">#define OMAP3430ES1_EN_3D_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430ES1_EN_3D_SHIFT				2</span>
<span class="cp">#define OMAP3430ES1_EN_2D_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430ES1_EN_2D_SHIFT				1</span>

<span class="cm">/* CM_ICLKEN_GFX specific bits */</span>

<span class="cm">/* CM_IDLEST_GFX specific bits */</span>

<span class="cm">/* CM_CLKSEL_GFX specific bits */</span>

<span class="cm">/* CM_SLEEPDEP_GFX specific bits */</span>

<span class="cm">/* CM_CLKSTCTRL_GFX */</span>
<span class="cp">#define OMAP3430ES1_CLKTRCTRL_GFX_SHIFT			0</span>
<span class="cp">#define OMAP3430ES1_CLKTRCTRL_GFX_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_GFX */</span>
<span class="cp">#define OMAP3430ES1_CLKACTIVITY_GFX_SHIFT		0</span>
<span class="cp">#define OMAP3430ES1_CLKACTIVITY_GFX_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_SGX */</span>
<span class="cp">#define OMAP3430ES2_CM_FCLKEN_SGX_EN_SGX_SHIFT		1</span>
<span class="cp">#define OMAP3430ES2_CM_FCLKEN_SGX_EN_SGX_MASK		(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_IDLEST_SGX */</span>
<span class="cp">#define OMAP3430ES2_ST_SGX_SHIFT			1</span>
<span class="cp">#define OMAP3430ES2_ST_SGX_MASK				(1 &lt;&lt; 1)</span>

<span class="cm">/* CM_ICLKEN_SGX */</span>
<span class="cp">#define OMAP3430ES2_CM_ICLKEN_SGX_EN_SGX_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_CM_ICLKEN_SGX_EN_SGX_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL_SGX */</span>
<span class="cp">#define OMAP3430ES2_CLKSEL_SGX_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_CLKSEL_SGX_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTCTRL_SGX */</span>
<span class="cp">#define OMAP3430ES2_CLKTRCTRL_SGX_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_CLKTRCTRL_SGX_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_SGX */</span>
<span class="cp">#define OMAP3430ES2_CLKACTIVITY_SGX_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_CLKACTIVITY_SGX_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_WKUP specific bits */</span>
<span class="cp">#define OMAP3430ES2_EN_USIMOCP_SHIFT			9</span>
<span class="cp">#define OMAP3430ES2_EN_USIMOCP_MASK			(1 &lt;&lt; 9)</span>

<span class="cm">/* CM_ICLKEN_WKUP specific bits */</span>
<span class="cp">#define OMAP3430_EN_WDT1_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_EN_WDT1_SHIFT				4</span>
<span class="cp">#define OMAP3430_EN_32KSYNC_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_EN_32KSYNC_SHIFT			2</span>

<span class="cm">/* CM_IDLEST_WKUP specific bits */</span>
<span class="cp">#define OMAP3430ES2_ST_USIMOCP_SHIFT			9</span>
<span class="cp">#define OMAP3430ES2_ST_USIMOCP_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_ST_WDT2_SHIFT				5</span>
<span class="cp">#define OMAP3430_ST_WDT2_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_ST_WDT1_SHIFT				4</span>
<span class="cp">#define OMAP3430_ST_WDT1_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_ST_32KSYNC_SHIFT			2</span>
<span class="cp">#define OMAP3430_ST_32KSYNC_MASK			(1 &lt;&lt; 2)</span>

<span class="cm">/* CM_AUTOIDLE_WKUP */</span>
<span class="cp">#define OMAP3430ES2_AUTO_USIMOCP_MASK			(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430ES2_AUTO_USIMOCP_SHIFT			9</span>
<span class="cp">#define OMAP3430_AUTO_WDT2_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_AUTO_WDT2_SHIFT			5</span>
<span class="cp">#define OMAP3430_AUTO_WDT1_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_AUTO_WDT1_SHIFT			4</span>
<span class="cp">#define OMAP3430_AUTO_GPIO1_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_AUTO_GPIO1_SHIFT			3</span>
<span class="cp">#define OMAP3430_AUTO_32KSYNC_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_AUTO_32KSYNC_SHIFT			2</span>
<span class="cp">#define OMAP3430_AUTO_GPT12_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_AUTO_GPT12_SHIFT			1</span>
<span class="cp">#define OMAP3430_AUTO_GPT1_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_AUTO_GPT1_SHIFT			0</span>

<span class="cm">/* CM_CLKSEL_WKUP */</span>
<span class="cp">#define OMAP3430ES2_CLKSEL_USIMOCP_MASK			(0xf &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_CLKSEL_RM_SHIFT			1</span>
<span class="cp">#define OMAP3430_CLKSEL_RM_MASK				(0x3 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT1_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT1_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKEN_PLL */</span>
<span class="cp">#define OMAP3430_PWRDN_EMU_PERIPH_SHIFT			31</span>
<span class="cp">#define OMAP3430_PWRDN_CAM_SHIFT			30</span>
<span class="cp">#define OMAP3430_PWRDN_DSS1_SHIFT			29</span>
<span class="cp">#define OMAP3430_PWRDN_TV_SHIFT				28</span>
<span class="cp">#define OMAP3430_PWRDN_96M_SHIFT			27</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_RAMPTIME_SHIFT		24</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_RAMPTIME_MASK		(0x3 &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_FREQSEL_SHIFT		20</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_FREQSEL_MASK		(0xf &lt;&lt; 20)</span>
<span class="cp">#define OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_SHIFT	19</span>
<span class="cp">#define OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_MASK		(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP3430_EN_PERIPH_DPLL_SHIFT			16</span>
<span class="cp">#define OMAP3430_EN_PERIPH_DPLL_MASK			(0x7 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_PWRDN_EMU_CORE_SHIFT			12</span>
<span class="cp">#define OMAP3430_CORE_DPLL_RAMPTIME_SHIFT		8</span>
<span class="cp">#define OMAP3430_CORE_DPLL_RAMPTIME_MASK		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_CORE_DPLL_FREQSEL_SHIFT		4</span>
<span class="cp">#define OMAP3430_CORE_DPLL_FREQSEL_MASK			(0xf &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_EN_CORE_DPLL_DRIFTGUARD_SHIFT		3</span>
<span class="cp">#define OMAP3430_EN_CORE_DPLL_DRIFTGUARD_MASK		(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_EN_CORE_DPLL_SHIFT			0</span>
<span class="cp">#define OMAP3430_EN_CORE_DPLL_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKEN2_PLL */</span>
<span class="cp">#define OMAP3430ES2_EN_PERIPH2_DPLL_LPMODE_SHIFT	10</span>
<span class="cp">#define OMAP3430ES2_PERIPH2_DPLL_RAMPTIME_MASK		(0x3 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430ES2_PERIPH2_DPLL_FREQSEL_SHIFT		4</span>
<span class="cp">#define OMAP3430ES2_PERIPH2_DPLL_FREQSEL_MASK		(0xf &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430ES2_EN_PERIPH2_DPLL_DRIFTGUARD_SHIFT	3</span>
<span class="cp">#define OMAP3430ES2_EN_PERIPH2_DPLL_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_EN_PERIPH2_DPLL_MASK		(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_CKGEN */</span>
<span class="cp">#define OMAP3430_ST_54M_CLK_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_ST_12M_CLK_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_ST_48M_CLK_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_ST_96M_CLK_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_ST_PERIPH_CLK_SHIFT			1</span>
<span class="cp">#define OMAP3430_ST_PERIPH_CLK_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_ST_CORE_CLK_SHIFT			0</span>
<span class="cp">#define OMAP3430_ST_CORE_CLK_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST2_CKGEN */</span>
<span class="cp">#define OMAP3430ES2_ST_USIM_CLK_SHIFT			2</span>
<span class="cp">#define OMAP3430ES2_ST_USIM_CLK_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430ES2_ST_120M_CLK_SHIFT			1</span>
<span class="cp">#define OMAP3430ES2_ST_120M_CLK_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430ES2_ST_PERIPH2_CLK_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_ST_PERIPH2_CLK_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_PLL */</span>
<span class="cp">#define OMAP3430_AUTO_PERIPH_DPLL_SHIFT			3</span>
<span class="cp">#define OMAP3430_AUTO_PERIPH_DPLL_MASK			(0x7 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_AUTO_CORE_DPLL_SHIFT			0</span>
<span class="cp">#define OMAP3430_AUTO_CORE_DPLL_MASK			(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE2_PLL */</span>
<span class="cp">#define OMAP3430ES2_AUTO_PERIPH2_DPLL_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_AUTO_PERIPH2_DPLL_MASK		(0x7 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL1_PLL */</span>
<span class="cm">/* Note that OMAP3430_CORE_DPLL_CLKOUT_DIV_MASK was (0x3 &lt;&lt; 27) on 3430ES1 */</span>
<span class="cp">#define OMAP3430_CORE_DPLL_CLKOUT_DIV_SHIFT		27</span>
<span class="cp">#define OMAP3430_CORE_DPLL_CLKOUT_DIV_MASK		(0x1f &lt;&lt; 27)</span>
<span class="cp">#define OMAP3430_CORE_DPLL_MULT_SHIFT			16</span>
<span class="cp">#define OMAP3430_CORE_DPLL_MULT_MASK			(0x7ff &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_CORE_DPLL_DIV_SHIFT			8</span>
<span class="cp">#define OMAP3430_CORE_DPLL_DIV_MASK			(0x7f &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_SOURCE_96M_SHIFT			6</span>
<span class="cp">#define OMAP3430_SOURCE_96M_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_SOURCE_54M_SHIFT			5</span>
<span class="cp">#define OMAP3430_SOURCE_54M_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_SOURCE_48M_SHIFT			3</span>
<span class="cp">#define OMAP3430_SOURCE_48M_MASK			(1 &lt;&lt; 3)</span>

<span class="cm">/* CM_CLKSEL2_PLL */</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_MULT_SHIFT			8</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_MULT_MASK			(0x7ff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3630_PERIPH_DPLL_MULT_MASK			(0xfff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_DIV_SHIFT			0</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_DIV_MASK			(0x7f &lt;&lt; 0)</span>
<span class="cp">#define OMAP3630_PERIPH_DPLL_DCO_SEL_SHIFT		21</span>
<span class="cp">#define OMAP3630_PERIPH_DPLL_DCO_SEL_MASK		(0x7 &lt;&lt; 21)</span>
<span class="cp">#define OMAP3630_PERIPH_DPLL_SD_DIV_SHIFT		24</span>
<span class="cp">#define OMAP3630_PERIPH_DPLL_SD_DIV_MASK		(0xff &lt;&lt; 24)</span>

<span class="cm">/* CM_CLKSEL3_PLL */</span>
<span class="cp">#define OMAP3430_DIV_96M_SHIFT				0</span>
<span class="cp">#define OMAP3430_DIV_96M_MASK				(0x1f &lt;&lt; 0)</span>
<span class="cp">#define OMAP3630_DIV_96M_MASK				(0x3f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL4_PLL */</span>
<span class="cp">#define OMAP3430ES2_PERIPH2_DPLL_MULT_SHIFT		8</span>
<span class="cp">#define OMAP3430ES2_PERIPH2_DPLL_MULT_MASK		(0x7ff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430ES2_PERIPH2_DPLL_DIV_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_PERIPH2_DPLL_DIV_MASK		(0x7f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL5_PLL */</span>
<span class="cp">#define OMAP3430ES2_DIV_120M_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_DIV_120M_MASK			(0x1f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKOUT_CTRL */</span>
<span class="cp">#define OMAP3430_CLKOUT2_EN_SHIFT			7</span>
<span class="cp">#define OMAP3430_CLKOUT2_EN_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_CLKOUT2_DIV_SHIFT			3</span>
<span class="cp">#define OMAP3430_CLKOUT2_DIV_MASK			(0x7 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_CLKOUT2SOURCE_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKOUT2SOURCE_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_DSS */</span>
<span class="cp">#define OMAP3430_EN_TV_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_EN_TV_SHIFT				2</span>
<span class="cp">#define OMAP3430_EN_DSS2_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_EN_DSS2_SHIFT				1</span>
<span class="cp">#define OMAP3430_EN_DSS1_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_EN_DSS1_SHIFT				0</span>

<span class="cm">/* CM_ICLKEN_DSS */</span>
<span class="cp">#define OMAP3430_CM_ICLKEN_DSS_EN_DSS_MASK		(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_CM_ICLKEN_DSS_EN_DSS_SHIFT		0</span>

<span class="cm">/* CM_IDLEST_DSS */</span>
<span class="cp">#define OMAP3430ES2_ST_DSS_IDLE_SHIFT			1</span>
<span class="cp">#define OMAP3430ES2_ST_DSS_IDLE_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430ES2_ST_DSS_STDBY_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_ST_DSS_STDBY_MASK			(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430ES1_ST_DSS_SHIFT			0</span>
<span class="cp">#define OMAP3430ES1_ST_DSS_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_DSS */</span>
<span class="cp">#define OMAP3430_AUTO_DSS_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_AUTO_DSS_SHIFT				0</span>

<span class="cm">/* CM_CLKSEL_DSS */</span>
<span class="cp">#define OMAP3430_CLKSEL_TV_SHIFT			8</span>
<span class="cp">#define OMAP3430_CLKSEL_TV_MASK				(0x1f &lt;&lt; 8)</span>
<span class="cp">#define OMAP3630_CLKSEL_TV_MASK				(0x3f &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_CLKSEL_DSS1_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKSEL_DSS1_MASK			(0x1f &lt;&lt; 0)</span>
<span class="cp">#define OMAP3630_CLKSEL_DSS1_MASK			(0x3f &lt;&lt; 0)</span>

<span class="cm">/* CM_SLEEPDEP_DSS specific bits */</span>

<span class="cm">/* CM_CLKSTCTRL_DSS */</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_DSS_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_DSS_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_DSS */</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_DSS_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_DSS_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_CAM specific bits */</span>
<span class="cp">#define OMAP3430_EN_CSI2_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_EN_CSI2_SHIFT				1</span>

<span class="cm">/* CM_ICLKEN_CAM specific bits */</span>

<span class="cm">/* CM_IDLEST_CAM */</span>
<span class="cp">#define OMAP3430_ST_CAM_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_CAM */</span>
<span class="cp">#define OMAP3430_AUTO_CAM_MASK				(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_AUTO_CAM_SHIFT				0</span>

<span class="cm">/* CM_CLKSEL_CAM */</span>
<span class="cp">#define OMAP3430_CLKSEL_CAM_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKSEL_CAM_MASK			(0x1f &lt;&lt; 0)</span>
<span class="cp">#define OMAP3630_CLKSEL_CAM_MASK			(0x3f &lt;&lt; 0)</span>

<span class="cm">/* CM_SLEEPDEP_CAM specific bits */</span>

<span class="cm">/* CM_CLKSTCTRL_CAM */</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_CAM_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_CAM_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_CAM */</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_CAM_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_CAM_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_PER specific bits */</span>

<span class="cm">/* CM_ICLKEN_PER specific bits */</span>

<span class="cm">/* CM_IDLEST_PER */</span>
<span class="cp">#define OMAP3430_ST_WDT3_SHIFT				12</span>
<span class="cp">#define OMAP3430_ST_WDT3_MASK				(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP3430_ST_MCBSP4_SHIFT			2</span>
<span class="cp">#define OMAP3430_ST_MCBSP4_MASK				(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_ST_MCBSP3_SHIFT			1</span>
<span class="cp">#define OMAP3430_ST_MCBSP3_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_ST_MCBSP2_SHIFT			0</span>
<span class="cp">#define OMAP3430_ST_MCBSP2_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_PER */</span>
<span class="cp">#define OMAP3630_AUTO_UART4_MASK			(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP3630_AUTO_UART4_SHIFT			18</span>
<span class="cp">#define OMAP3430_AUTO_GPIO6_MASK			(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP3430_AUTO_GPIO6_SHIFT			17</span>
<span class="cp">#define OMAP3430_AUTO_GPIO5_MASK			(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_AUTO_GPIO5_SHIFT			16</span>
<span class="cp">#define OMAP3430_AUTO_GPIO4_MASK			(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP3430_AUTO_GPIO4_SHIFT			15</span>
<span class="cp">#define OMAP3430_AUTO_GPIO3_MASK			(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP3430_AUTO_GPIO3_SHIFT			14</span>
<span class="cp">#define OMAP3430_AUTO_GPIO2_MASK			(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP3430_AUTO_GPIO2_SHIFT			13</span>
<span class="cp">#define OMAP3430_AUTO_WDT3_MASK				(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP3430_AUTO_WDT3_SHIFT			12</span>
<span class="cp">#define OMAP3430_AUTO_UART3_MASK			(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_AUTO_UART3_SHIFT			11</span>
<span class="cp">#define OMAP3430_AUTO_GPT9_MASK				(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP3430_AUTO_GPT9_SHIFT			10</span>
<span class="cp">#define OMAP3430_AUTO_GPT8_MASK				(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP3430_AUTO_GPT8_SHIFT			9</span>
<span class="cp">#define OMAP3430_AUTO_GPT7_MASK				(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_AUTO_GPT7_SHIFT			8</span>
<span class="cp">#define OMAP3430_AUTO_GPT6_MASK				(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_AUTO_GPT6_SHIFT			7</span>
<span class="cp">#define OMAP3430_AUTO_GPT5_MASK				(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_AUTO_GPT5_SHIFT			6</span>
<span class="cp">#define OMAP3430_AUTO_GPT4_MASK				(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_AUTO_GPT4_SHIFT			5</span>
<span class="cp">#define OMAP3430_AUTO_GPT3_MASK				(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_AUTO_GPT3_SHIFT			4</span>
<span class="cp">#define OMAP3430_AUTO_GPT2_MASK				(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_AUTO_GPT2_SHIFT			3</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP4_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP4_SHIFT			2</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP3_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP3_SHIFT			1</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP2_MASK			(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_AUTO_MCBSP2_SHIFT			0</span>

<span class="cm">/* CM_CLKSEL_PER */</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT9_MASK			(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT9_SHIFT			7</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT8_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT8_SHIFT			6</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT7_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT7_SHIFT			5</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT6_MASK			(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT6_SHIFT			4</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT5_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT5_SHIFT			3</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT4_MASK			(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT4_SHIFT			2</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT3_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT3_SHIFT			1</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT2_MASK			(1 &lt;&lt; 0)</span>
<span class="cp">#define OMAP3430_CLKSEL_GPT2_SHIFT			0</span>

<span class="cm">/* CM_SLEEPDEP_PER specific bits */</span>
<span class="cp">#define OMAP3430_CM_SLEEPDEP_PER_EN_IVA2_MASK		(1 &lt;&lt; 2)</span>

<span class="cm">/* CM_CLKSTCTRL_PER */</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_PER_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_PER_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_PER */</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_PER_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_PER_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL1_EMU */</span>
<span class="cp">#define OMAP3430_DIV_DPLL4_SHIFT			24</span>
<span class="cp">#define OMAP3430_DIV_DPLL4_MASK				(0x1f &lt;&lt; 24)</span>
<span class="cp">#define OMAP3630_DIV_DPLL4_MASK				(0x3f &lt;&lt; 24)</span>
<span class="cp">#define OMAP3430_DIV_DPLL3_SHIFT			16</span>
<span class="cp">#define OMAP3430_DIV_DPLL3_MASK				(0x1f &lt;&lt; 16)</span>
<span class="cp">#define OMAP3430_CLKSEL_TRACECLK_SHIFT			11</span>
<span class="cp">#define OMAP3430_CLKSEL_TRACECLK_MASK			(0x7 &lt;&lt; 11)</span>
<span class="cp">#define OMAP3430_CLKSEL_PCLK_SHIFT			8</span>
<span class="cp">#define OMAP3430_CLKSEL_PCLK_MASK			(0x7 &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_CLKSEL_PCLKX2_SHIFT			6</span>
<span class="cp">#define OMAP3430_CLKSEL_PCLKX2_MASK			(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP3430_CLKSEL_ATCLK_SHIFT			4</span>
<span class="cp">#define OMAP3430_CLKSEL_ATCLK_MASK			(0x3 &lt;&lt; 4)</span>
<span class="cp">#define OMAP3430_TRACE_MUX_CTRL_SHIFT			2</span>
<span class="cp">#define OMAP3430_TRACE_MUX_CTRL_MASK			(0x3 &lt;&lt; 2)</span>
<span class="cp">#define OMAP3430_MUX_CTRL_SHIFT				0</span>
<span class="cp">#define OMAP3430_MUX_CTRL_MASK				(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTCTRL_EMU */</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_EMU_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_EMU_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_EMU */</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_EMU_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKACTIVITY_EMU_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL2_EMU specific bits */</span>
<span class="cp">#define OMAP3430_CORE_DPLL_EMU_MULT_SHIFT		8</span>
<span class="cp">#define OMAP3430_CORE_DPLL_EMU_MULT_MASK		(0x7ff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_CORE_DPLL_EMU_DIV_SHIFT		0</span>
<span class="cp">#define OMAP3430_CORE_DPLL_EMU_DIV_MASK			(0x7f &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSEL3_EMU specific bits */</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_EMU_MULT_SHIFT		8</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_EMU_MULT_MASK		(0x7ff &lt;&lt; 8)</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_EMU_DIV_SHIFT		0</span>
<span class="cp">#define OMAP3430_PERIPH_DPLL_EMU_DIV_MASK		(0x7f &lt;&lt; 0)</span>

<span class="cm">/* CM_POLCTRL */</span>
<span class="cp">#define OMAP3430_CLKOUT2_POL_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_NEON */</span>
<span class="cp">#define OMAP3430_ST_NEON_MASK				(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTCTRL_NEON */</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_NEON_SHIFT			0</span>
<span class="cp">#define OMAP3430_CLKTRCTRL_NEON_MASK			(0x3 &lt;&lt; 0)</span>

<span class="cm">/* CM_FCLKEN_USBHOST */</span>
<span class="cp">#define OMAP3430ES2_EN_USBHOST2_SHIFT			1</span>
<span class="cp">#define OMAP3430ES2_EN_USBHOST2_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430ES2_EN_USBHOST1_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_EN_USBHOST1_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_ICLKEN_USBHOST */</span>
<span class="cp">#define OMAP3430ES2_EN_USBHOST_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_EN_USBHOST_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_IDLEST_USBHOST */</span>
<span class="cp">#define OMAP3430ES2_ST_USBHOST_IDLE_SHIFT		1</span>
<span class="cp">#define OMAP3430ES2_ST_USBHOST_IDLE_MASK		(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430ES2_ST_USBHOST_STDBY_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_ST_USBHOST_STDBY_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_AUTOIDLE_USBHOST */</span>
<span class="cp">#define OMAP3430ES2_AUTO_USBHOST_SHIFT			0</span>
<span class="cp">#define OMAP3430ES2_AUTO_USBHOST_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CM_SLEEPDEP_USBHOST */</span>
<span class="cp">#define OMAP3430ES2_EN_MPU_SHIFT			1</span>
<span class="cp">#define OMAP3430ES2_EN_MPU_MASK				(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP3430ES2_EN_IVA2_SHIFT			2</span>
<span class="cp">#define OMAP3430ES2_EN_IVA2_MASK			(1 &lt;&lt; 2)</span>

<span class="cm">/* CM_CLKSTCTRL_USBHOST */</span>
<span class="cp">#define OMAP3430ES2_CLKTRCTRL_USBHOST_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_CLKTRCTRL_USBHOST_MASK		(3 &lt;&lt; 0)</span>

<span class="cm">/* CM_CLKSTST_USBHOST */</span>
<span class="cp">#define OMAP3430ES2_CLKACTIVITY_USBHOST_SHIFT		0</span>
<span class="cp">#define OMAP3430ES2_CLKACTIVITY_USBHOST_MASK		(1 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/* OMAP3XXX CM_CLKSTCTRL_*.CLKTRCTRL_* register bit values */</span>
<span class="cp">#define OMAP34XX_CLKSTCTRL_DISABLE_AUTO		0x0</span>
<span class="cp">#define OMAP34XX_CLKSTCTRL_FORCE_SLEEP		0x1</span>
<span class="cp">#define OMAP34XX_CLKSTCTRL_FORCE_WAKEUP		0x2</span>
<span class="cp">#define OMAP34XX_CLKSTCTRL_ENABLE_AUTO		0x3</span>


<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
