INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project7/Project7.srcs/sources_1/new/clock_conut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_conut
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CODES/vivado/Project7/Project7.srcs/sim_1/new/clock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_tb
