// Seed: 1836913780
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout tri id_8;
  input wire id_7;
  input wire id_6;
  inout uwire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = -1'd0;
  assign id_8 = 1;
  logic [1 : -1] id_10;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wire id_2,
    input tri id_3,
    output supply1 id_4,
    input tri1 id_5
);
  wand id_7 = id_0 - 1 != -1'h0;
  tri0 id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  logic id_9 = -1'b0;
  logic [1 : 1  +  1] id_10;
  logic [-1  ==  -1 : 1] id_11;
endmodule
