SPI receiver with pipelined logic