INFO: [VRFC 10-2263] Analyzing Verilog file "D:/UCLA/OTHERS/interns/FPGA/ripple_carry_4bit/ripple_carry_4bit.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-311] analyzing module ripple_carry
INFO: [VRFC 10-2458] undeclared symbol temp_c1, assumed default net type wire [D:/UCLA/OTHERS/interns/FPGA/ripple_carry_4bit/ripple_carry_4bit.srcs/sources_1/new/top.v:20]
