{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1768956812301 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DigitalLock EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DigitalLock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1768956812465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768956812530 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1768956812530 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768956812908 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1768956812940 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768956813812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768956813812 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1768956813812 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1768956813812 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7324 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768956813844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7325 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768956813844 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7326 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1768956813844 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1768956813844 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768956813907 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 61 " "No exact pin location assignment(s) for 61 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[0\] " "Pin hex_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[1\] " "Pin hex_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[2\] " "Pin hex_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[3\] " "Pin hex_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[4\] " "Pin hex_external_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[4] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[5\] " "Pin hex_external_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[5] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[6\] " "Pin hex_external_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[6] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[7\] " "Pin hex_external_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[7] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[8\] " "Pin hex_external_export\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[8] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[9\] " "Pin hex_external_export\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[9] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[10\] " "Pin hex_external_export\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[10] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[11\] " "Pin hex_external_export\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[11] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[12\] " "Pin hex_external_export\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[12] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[13\] " "Pin hex_external_export\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[13] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[14\] " "Pin hex_external_export\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[14] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[15\] " "Pin hex_external_export\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[15] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[16\] " "Pin hex_external_export\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[16] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[17\] " "Pin hex_external_export\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[17] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[18\] " "Pin hex_external_export\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[18] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[19\] " "Pin hex_external_export\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[19] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[20\] " "Pin hex_external_export\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[20] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[21\] " "Pin hex_external_export\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[21] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[22\] " "Pin hex_external_export\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[22] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[23\] " "Pin hex_external_export\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[23] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[24\] " "Pin hex_external_export\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[24] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[25\] " "Pin hex_external_export\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[25] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[26\] " "Pin hex_external_export\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[26] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hex_external_export\[27\] " "Pin hex_external_export\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { hex_external_export[27] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex_external_export[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[0\] " "Pin ledg_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[1\] " "Pin ledg_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[2\] " "Pin ledg_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[3\] " "Pin ledg_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[4\] " "Pin ledg_external_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[4] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[5\] " "Pin ledg_external_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[5] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[6\] " "Pin ledg_external_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[6] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledg_external_export\[7\] " "Pin ledg_external_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledg_external_export[7] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledg_external_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[0\] " "Pin ledr_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[1\] " "Pin ledr_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[2\] " "Pin ledr_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[3\] " "Pin ledr_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[4\] " "Pin ledr_external_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[4] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[5\] " "Pin ledr_external_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[5] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[6\] " "Pin ledr_external_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[6] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[7\] " "Pin ledr_external_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[7] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[8\] " "Pin ledr_external_export\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[8] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ledr_external_export\[9\] " "Pin ledr_external_export\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ledr_external_export[9] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr_external_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_clk " "Pin clk_clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_clk } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[0\] " "Pin sw_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_export\[0\] " "Pin key_external_export\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { key_external_export[0] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_external_export[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[1\] " "Pin sw_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_export\[1\] " "Pin key_external_export\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { key_external_export[1] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_external_export[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[2\] " "Pin sw_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_export\[2\] " "Pin key_external_export\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { key_external_export[2] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_external_export[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[3\] " "Pin sw_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key_external_export\[3\] " "Pin key_external_export\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { key_external_export[3] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_external_export[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[4\] " "Pin sw_external_export\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[4] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[5\] " "Pin sw_external_export\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[5] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[6\] " "Pin sw_external_export\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[6] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[7\] " "Pin sw_external_export\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[7] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[8\] " "Pin sw_external_export\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[8] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_external_export\[9\] " "Pin sw_external_export\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { sw_external_export[9] } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_external_export[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1768956814115 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1768956814115 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1768956814712 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1768956814712 ""}
{ "Info" "ISTA_SDC_FOUND" "DigitalLock/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DigitalLock/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768956814824 ""}
{ "Info" "ISTA_SDC_FOUND" "DigitalLock/synthesis/submodules/DigitalLock_CPU.sdc " "Reading SDC File: 'DigitalLock/synthesis/submodules/DigitalLock_CPU.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1768956814839 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768956814919 "|DigitalLock|clk_clk"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1768956815002 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768956815004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768956815004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1768956815004 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1768956815004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk_clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk_clk } } } { "DigitalLock/synthesis/DigitalLock.vhd" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/DigitalLock.vhd" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 3144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "DigitalLock/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_controller.v" 177 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 3366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DigitalLock_CPU:cpu\|W_rf_wren " "Destination node DigitalLock_CPU:cpu\|W_rf_wren" {  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 3700 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalLock_CPU:cpu|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 2724 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0 " "Destination node DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1~0" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalLock_CPU:cpu|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 4899 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "DigitalLock/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7058 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7192 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7193 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 7317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 6951 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|resetrequest  " "Automatically promoted node DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1768956815299 ""}  } { { "DigitalLock/synthesis/submodules/DigitalLock_CPU.v" "" { Text "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/DigitalLock/synthesis/submodules/DigitalLock_CPU.v" 180 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DigitalLock_CPU:cpu\|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci\|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DigitalLock_CPU:cpu|DigitalLock_CPU_nios2_oci:the_DigitalLock_CPU_nios2_oci|DigitalLock_CPU_nios2_oci_debug:the_DigitalLock_CPU_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 0 { 0 ""} 0 1870 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768956815299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768956816156 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768956816156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768956816156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768956816172 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768956816188 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768956816214 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768956816216 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768956816232 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768956816299 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1768956816299 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768956816299 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 3.3V 14 46 0 " "Number of I/O pins in group: 60 (unused VREF, 3.3V VCCIO, 14 input, 46 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1768956816315 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1768956816315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1768956816315 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 6 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1768956816315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1768956816315 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1768956816315 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956816410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768956818793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956820601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768956820639 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768956821841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956821841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768956822489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1768956824740 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768956824740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956825276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1768956825279 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1768956825279 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768956825279 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1768956825452 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768956825468 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[0\] 0 " "Pin \"hex_external_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[1\] 0 " "Pin \"hex_external_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[2\] 0 " "Pin \"hex_external_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[3\] 0 " "Pin \"hex_external_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[4\] 0 " "Pin \"hex_external_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[5\] 0 " "Pin \"hex_external_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[6\] 0 " "Pin \"hex_external_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[7\] 0 " "Pin \"hex_external_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[8\] 0 " "Pin \"hex_external_export\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[9\] 0 " "Pin \"hex_external_export\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[10\] 0 " "Pin \"hex_external_export\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[11\] 0 " "Pin \"hex_external_export\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[12\] 0 " "Pin \"hex_external_export\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[13\] 0 " "Pin \"hex_external_export\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[14\] 0 " "Pin \"hex_external_export\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[15\] 0 " "Pin \"hex_external_export\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[16\] 0 " "Pin \"hex_external_export\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[17\] 0 " "Pin \"hex_external_export\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[18\] 0 " "Pin \"hex_external_export\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[19\] 0 " "Pin \"hex_external_export\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[20\] 0 " "Pin \"hex_external_export\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[21\] 0 " "Pin \"hex_external_export\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[22\] 0 " "Pin \"hex_external_export\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[23\] 0 " "Pin \"hex_external_export\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[24\] 0 " "Pin \"hex_external_export\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[25\] 0 " "Pin \"hex_external_export\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[26\] 0 " "Pin \"hex_external_export\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex_external_export\[27\] 0 " "Pin \"hex_external_export\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[0\] 0 " "Pin \"ledg_external_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[1\] 0 " "Pin \"ledg_external_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[2\] 0 " "Pin \"ledg_external_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[3\] 0 " "Pin \"ledg_external_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[4\] 0 " "Pin \"ledg_external_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[5\] 0 " "Pin \"ledg_external_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[6\] 0 " "Pin \"ledg_external_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg_external_export\[7\] 0 " "Pin \"ledg_external_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[0\] 0 " "Pin \"ledr_external_export\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[1\] 0 " "Pin \"ledr_external_export\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[2\] 0 " "Pin \"ledr_external_export\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[3\] 0 " "Pin \"ledr_external_export\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[4\] 0 " "Pin \"ledr_external_export\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[5\] 0 " "Pin \"ledr_external_export\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[6\] 0 " "Pin \"ledr_external_export\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[7\] 0 " "Pin \"ledr_external_export\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[8\] 0 " "Pin \"ledr_external_export\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr_external_export\[9\] 0 " "Pin \"ledr_external_export\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1768956825565 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1768956825565 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768956826671 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768956826941 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768956828066 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768956828510 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768956828573 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1768956828655 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.fit.smsg " "Generated suppressed messages file C:/Digital Lock-Password System (Mini Security System) using Nios II + FPGA (SoC)/output_files/DigitalLock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768956829096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1768956830383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 21 01:53:50 2026 " "Processing ended: Wed Jan 21 01:53:50 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1768956830383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1768956830383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1768956830383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768956830383 ""}
