<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2678941-A2" country="EP" doc-number="2678941" kind="A2" date="20140101" family-id="46652239" file-reference-id="255734" date-produced="20180823" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146550556" ucid="EP-2678941-A2"><document-id><country>EP</country><doc-number>2678941</doc-number><kind>A2</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12749746-A" is-representative="NO"><document-id mxw-id="PAPP154824479" load-source="docdb" format="epo"><country>EP</country><doc-number>12749746</doc-number><kind>A</kind><date>20120220</date><lang>EN</lang></document-id><document-id mxw-id="PAPP220438181" load-source="docdb" format="original"><country>EP</country><doc-number>12749746.9</doc-number><date>20120220</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140451865" ucid="US-201113170211-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201113170211</doc-number><kind>A</kind><date>20110628</date></document-id></priority-claim><priority-claim mxw-id="PPC140448310" ucid="US-201161445626-P" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201161445626</doc-number><kind>P</kind><date>20110223</date></document-id></priority-claim><priority-claim mxw-id="PPC140451704" ucid="US-2012025803-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2012025803</doc-number><kind>W</kind><date>20120220</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1865074547" load-source="docdb">H03K  19/0175      20060101ALN20161215BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1865074548" load-source="docdb">H03K  19/01        20060101ALN20161215BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1865074549" load-source="docdb">H03K  17/16        20060101ALN20161215BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1865074550" load-source="docdb">H03K   3/356       20060101ALI20161215BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1865074551" load-source="docdb">H03K   3/00        20060101AFI20161215BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL1988106373" load-source="docdb" scheme="CPC">H03K  19/01        20130101 FI20130626BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988114255" load-source="docdb" scheme="CPC">H03K  19/0175      20130101 LA20130626BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988125284" load-source="docdb" scheme="CPC">H03K   3/356113    20130101 LI20130626BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988126511" load-source="docdb" scheme="CPC">H03K  17/164       20130101 LI20130626BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132184152" lang="DE" load-source="patent-office">TREIBERSCHALTUNG FÜR EINEN HALBLEITER-LEISTUNGSSCHALTER</invention-title><invention-title mxw-id="PT132184153" lang="EN" load-source="patent-office">DRIVER CIRCUIT FOR A SEMICONDUCTOR POWER SWITCH</invention-title><invention-title mxw-id="PT132184154" lang="FR" load-source="patent-office">CIRCUIT D'ATTAQUE POUR UN COMMUTATEUR DE PUISSANCE SEMI-CONDUCTEUR</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918138434" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>DEERE &amp; CO</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR918152872" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>DEERE &amp; COMPANY</last-name></addressbook></applicant><applicant mxw-id="PPAR918992967" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Deere &amp; Company</last-name><iid>101150216</iid><address><street>One John Deere Place</street><city>Moline, IL 61265</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918137500" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>CLEMENTS NEAL D</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR918168777" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>CLEMENTS, NEAL, D.</last-name></addressbook></inventor><inventor mxw-id="PPAR918988855" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>CLEMENTS, NEAL, D.</last-name><address><street>4410 9th Avenue South Apt. 303</street><city>Fargo, ND 58103</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR918990730" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Holst, Sönke</last-name><iid>101371590</iid><address><street>John Deere GmbH &amp; Co. KG Mannheim Regional Center Global Intellectual Property Services John-Deere-Strasse 70</street><city>68163 Mannheim</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2012025803-W"><document-id><country>US</country><doc-number>2012025803</doc-number><kind>W</kind><date>20120220</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2012115900-A2"><document-id><country>WO</country><doc-number>2012115900</doc-number><kind>A2</kind><date>20120830</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS548911525" load-source="docdb">AL</country><country mxw-id="DS548912863" load-source="docdb">AT</country><country mxw-id="DS548911535" load-source="docdb">BE</country><country mxw-id="DS548909191" load-source="docdb">BG</country><country mxw-id="DS548894788" load-source="docdb">CH</country><country mxw-id="DS548831854" load-source="docdb">CY</country><country mxw-id="DS548912864" load-source="docdb">CZ</country><country mxw-id="DS548911536" load-source="docdb">DE</country><country mxw-id="DS548831855" load-source="docdb">DK</country><country mxw-id="DS548831856" load-source="docdb">EE</country><country mxw-id="DS548812048" load-source="docdb">ES</country><country mxw-id="DS548909192" load-source="docdb">FI</country><country mxw-id="DS548909193" load-source="docdb">FR</country><country mxw-id="DS548911537" load-source="docdb">GB</country><country mxw-id="DS548831857" load-source="docdb">GR</country><country mxw-id="DS548911546" load-source="docdb">HR</country><country mxw-id="DS548912865" load-source="docdb">HU</country><country mxw-id="DS548894789" load-source="docdb">IE</country><country mxw-id="DS548831858" load-source="docdb">IS</country><country mxw-id="DS548909202" load-source="docdb">IT</country><country mxw-id="DS548831859" load-source="docdb">LI</country><country mxw-id="DS548919070" load-source="docdb">LT</country><country mxw-id="DS548913206" load-source="docdb">LU</country><country mxw-id="DS548919071" load-source="docdb">LV</country><country mxw-id="DS548919072" load-source="docdb">MC</country><country mxw-id="DS548859271" load-source="docdb">MK</country><country mxw-id="DS548859272" load-source="docdb">MT</country><country mxw-id="DS548812049" load-source="docdb">NL</country><country mxw-id="DS548913207" load-source="docdb">NO</country><country mxw-id="DS548859273" load-source="docdb">PL</country><country mxw-id="DS548831860" load-source="docdb">PT</country><country mxw-id="DS548812050" load-source="docdb">RO</country><country mxw-id="DS548831861" load-source="docdb">RS</country><country mxw-id="DS548859274" load-source="docdb">SE</country><country mxw-id="DS548911547" load-source="docdb">SI</country><country mxw-id="DS548913208" load-source="docdb">SK</country><country mxw-id="DS548859275" load-source="docdb">SM</country><country mxw-id="DS548894790" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA99619564" ref-ucid="WO-2012115900-A2" lang="EN" load-source="patent-office"><p num="0000">A driver circuit (10) for controlling a semiconductor power switch (Q7) comprises a first power driver transistor (QS) and a second power driver transistor (Q5) complementary to the first power driver transistor (08). Both power driver transistors (Q5, Q6) have an output terminal connected to an input terminal {34} of the semiconductor power switch (Q7). An input terminal of the second power driver transistor (Q5) is connected to a half bridge circuit comprising a; first pre-driver transistor (Q3) and a second pre-driver transistor (04) complementary to the first pre-driver transistor &lt;Q3). Both first and second pre-driver transistors (03, Q4) have an output terminal (18) connected to the input terminal of the second power driver transistor (05). This provides fast switching times with low power consumption for the pre-driver transistors (Q3, Q4).</p></abstract><abstract mxw-id="PA99819245" ref-ucid="WO-2012115900-A2" lang="EN" source="national office" load-source="docdb"><p>A driver circuit (10) for controlling a semiconductor power switch (Q7) comprises a first power driver transistor (QS) and a second power driver transistor (Q5) complementary to the first power driver transistor (08). Both power driver transistors (Q5, Q6) have an output terminal connected to an input terminal {34} of the semiconductor power switch (Q7). An input terminal of the second power driver transistor (Q5) is connected to a half bridge circuit comprising a; first pre-driver transistor (Q3) and a second pre-driver transistor (04) complementary to the first pre-driver transistor &lt;Q3). Both first and second pre-driver transistors (03, Q4) have an output terminal (18) connected to the input terminal of the second power driver transistor (05). This provides fast switching times with low power consumption for the pre-driver transistors (Q3, Q4).</p></abstract><abstract mxw-id="PA99619565" ref-ucid="WO-2012115900-A2" lang="FR" load-source="patent-office"><p num="0000">Cette invention concerne un circuit d'attaque (10) pour contrôler un commutateur de puissance semi-conducteur (Q7). Ledit circuit d'attaque comprend un premier transistor d'attaque (QS) et un second transistor d'attaque (Q5) complémentaire au premier transistor d'attaque (Q8). Les deux transistors d'attaque (Q5, Q6) ont une borne de sortie reliée à une borne d'entrée (34) du commutateur de puissance semi-conducteur (Q7). Une borne d'entrée du second transistor d'attaque (Q5) est reliée à un circuit en demi-pont comprenant un premier transistor de pré-attaque (Q3) et un second transistor de pré-attaque (04) complémentaire au premier transistor de pré-attaque (Q3). Le premier et le second transistor de pré-attaque (Q3, Q4) ont tous deux une borne de sortie (18) reliée à la borne d'entrée du second transistor d'attaque (Q5). Ce mode de réalisation assure des temps de commutation rapides à faible consommation de courant pour les transistors de pré-attaque (Q3, Q4).</p></abstract><abstract mxw-id="PA99819246" ref-ucid="WO-2012115900-A2" lang="FR" source="national office" load-source="docdb"><p>Cette invention concerne un circuit d'attaque (10) pour contrôler un commutateur de puissance semi-conducteur (Q7). Ledit circuit d'attaque comprend un premier transistor d'attaque (QS) et un second transistor d'attaque (Q5) complémentaire au premier transistor d'attaque (Q8). Les deux transistors d'attaque (Q5, Q6) ont une borne de sortie reliée à une borne d'entrée (34) du commutateur de puissance semi-conducteur (Q7). Une borne d'entrée du second transistor d'attaque (Q5) est reliée à un circuit en demi-pont comprenant un premier transistor de pré-attaque (Q3) et un second transistor de pré-attaque (04) complémentaire au premier transistor de pré-attaque (Q3). Le premier et le second transistor de pré-attaque (Q3, Q4) ont tous deux une borne de sortie (18) reliée à la borne d'entrée du second transistor d'attaque (Q5). Ce mode de réalisation assure des temps de commutation rapides à faible consommation de courant pour les transistors de pré-attaque (Q3, Q4).</p></abstract><description mxw-id="PDES50930326" ref-ucid="WO-2012115900-A2" lang="EN" load-source="patent-office"><!-- EPO <DP n="3"/>--><p id="p0001" num="0001"> Driver Circuit for a Semiconductor Power Switch </p><p id="p0002" num="0002">Field of the Invention </p><p id="p0003" num="0003"> This invention relates to a driver circuit for a semiconductor power switch. </p><p id="p0004" num="0004">This document claims priority based on U.S. provisional application serial number </p><p id="p0005" num="0005">61/445,626, filed on 23 February 2011 and entitled DRIVER CIRCUIT FOR A </p><p id="p0006" num="0006">SEMICONDUCTOR POWER SWITCH, under 35 U.S.C. 119(e). </p><p id="p0007" num="0007">Background of the Invention </p><p id="p0008" num="0008"> Electrical loads, which are driven with relatively high electric power, are sometimes controlled by electronic control circuits that make use of semiconductor power switches. A typical example for such an electronic control circuit is an inverter that generates an alternating voltage from a direct current for driving an electric motor. The power switches are usually metal-oxide semiconductor, field-effect transistors (MOSFETs) or insulated-gate bipolar transistors (IGBT's). </p><p id="p0009" num="0009"> Two types of gate driver circuits for controlling the main power switches of the electronic control circuit are commonly used, bipolar and complementary. The bipolar gate drivers suffers from poor voltage utilization, speed limitations, and difficulty in applying different turn-on versus turn-off output resistances. The complementary configuration gate driver overcomes these problems, but a translation from logic level signals (e.g., 0 and 5 volts) to the correct levels is needed to drive a driver transistor (e.g., driver output transistor). A simple resistor and P-channel MOSFET inverter is typically used for this purpose as a pre- driver in conjunction with a voltage limiter, but this pre-driver is either slow with low power consumption or fast with high power consumption depending on design choices. </p><p id="p0010" num="0010"> Thus, there is a need for a pre-driver circuit for driving a power driver controlling a semiconductor power switch that provides fast switching speed with low power consumption. </p><p id="p0011" num="0011">Summary of the Invention </p><p id="p0012" num="0012"> In accordance with one embodiment, a driver circuit for controlling a semiconductor power switch comprises a first power driver transistor and a second power driver transistor complementary to the first power driver transistor. The first and second power driver transistors each have an output terminal connected to an input terminal of the semiconductor power switch. An input terminal of the second power driver transistor is connected to a half bridge circuit comprising a first pre-driver transistor and a second pre-driver transistor complementary to the first pre-driver transistor. Both first and second pre-driver transistors 
<!-- EPO <DP n="4"/>-->
 have an output terminal connected to the input terminal of the second power driver transistor. </p><p id="p0013" num="0013">Brief Description of the Drawings </p><p id="p0014" num="0014"> FIG. 1 is an electronic circuit diagram of an electronic control circuit with a </p><p id="p0015" num="0015">semiconductor power switch and a driver circuit. </p><p id="p0016" num="0016">Description of the Preferred Embodiment </p><p id="p0017" num="0017"> An electronic control circuit 10 shown in FIG. 1 comprises a first stage 14 (e.g., a pre- driver or level shifter stage) and a second stage 12 (e.g., output power stage), among other circuit elements. In one embodiment, the electronic control circuit 10 comprises an inverter that generates an alternating voltage from the direct current for driving a load connected to the second stage 12. </p><p id="p0018" num="0018"> The output stage 2 comprises a semiconductor power switch Q7. For example, the semiconductor power switch Q7 may be embodied in the form of an insulated-gate bipolar transistor (IGBT) (as illustrated in FIG. 1), a bipolar transistor, a MOSFET, a thyristor, silicon controlled rectifier (SCR), or another suitable semiconductor device or arrangement of semiconductor devices. An output terminal 36 (e.g., collector or emitter) of the </p><p id="p0019" num="0019">semiconductor power switch Q7 is connected to an electric load, such as a motor (e.g., an alternating current motor, an induction motor, or permanent magnet motor). Another terminal 38 of the semiconductor power switch Q7 (e.g., emitter or collector) is connected to a DC power source (both not shown). In one embodiment, a gate drive circuit can uses the emitter of Q7 as its ground reference. </p><p id="p0020" num="0020"> As illustrated in FIG. 1, an input terminal 34 (e.g., gate or base) of semiconductor power switch Q7 is connected by a resistor R4 to the output terminal (e.g., drain or electrode) of a first power driver transistor Q6. For example, the first power driver transistor Q6 may comprise an enhancement type N-channel MOSFET, as shown. The source of Q6 is connected to a negative supply voltage 28 (e.g., -Vcc). The negative supply voltage 28 can be any suitable value (e.g., -8 VDC) with respect to ground. An input terminal (gate) of Q6 is directly connected to a first input 16 of the electronic control circuit 10. </p><p id="p0021" num="0021"> In one embodiment, an input terminal 34 (e.g., gate or base) of semiconductor power switch Q7 is connected by a resistor R7 to the output terminal (e.g., drain or electrode) of a power driver transistor Q8. For example, the first power driver transistor Q8 may comprise an enhancement type N-channel MOSFET, as shown. The source of Q8 is connected to a 
<!-- EPO <DP n="5"/>-->
 negative supply voltage 28 (e.g., Vcc). An input terminal (gate) of Q8 is directly connected to a second input 24 of the electronic control circuit 10. </p><p id="p0022" num="0022"> The input terminal 34 (gate) of Q7 is also connected by a resistor R2 to an output terminal (drain) of a second power driver transistor Q5. For example, the second power driver transistor may comprise an enhancement type P-channel MOSFET Q5. The source of Q5 is connected to a positive supply voltage 26 (e.g., +Vcc). The positive supply voltage 26 can be any suitable value (e.g., +14VDC) with respect to ground. The direct current (DC) supply voltage (+Vcc) is buffered or isolated from ground by capacitors C1 and C2. The direct current (DC) supply voltage -Vcc is buffered or isolated from ground by capacitors C3 and C4. An input terminal (gate) of Q5 is connected to an output 18 of the first stage 14 (e.g., pre-driver and level shifter circuit). Together, transistors Q5 and Q6 make up a complementary power driver for the semiconductor power switch Q7. </p><p id="p0023" num="0023"> The first stage 14 (e.g., pre-driver and level shifter circuit) comprises a first (or output) pre-driver transistor Q3. For example, the first pre-driver transistor Q3 may comprise an enhancement type P-channel MOSFET having an output terminal (drain) connected to output 18 and a source connected via a resistor R3 to the positive supply voltage (+Vcc). Output 18 is further connected to the cathode of a voltage limiting diode D2 (e.g., a Zener diode, the anode of which connected to the output terminal (drain) of a second (lower) pre- driver transistor Q4. For example, the second pre-driver transistor Q4 may comprise in an enhancement type N-channel MOSFET having a source connected to the negative power supply terminal 28 (-Vcc). In one embodiment, the voltage limiting diode D2 may comprise a Zener diode with a suitable voltage rating relative to the positive and negative supply voltage, such as 15 VDC breakdown voltage. </p><p id="p0024" num="0024"> A first pre-pre-driver transistor Q1 has a source connected to the positive supply voltage 26 (+Vcc) by a resistor R1 and an output terminal (drain) connected to the cathode of another voltage limiting diode D1 (e.g., a Zener diode). The voltage limiting diode D1 has an anode connected to the output terminal (drain) of a second pre-pre-driver transistor Q2. Here, the first pre-pre-driver transistor Q1 may comprise an enhancement type P-channel MOSFET and the second pre-pre-driver transistor Q2 may comprise an enhancement type N-channel MOSFET having a source connected to negative supply voltage 28 (-Vcc). An input terminal (gate) of Q1 is directly connected to output 18 and by a resistor R5 to the positive supply voltage 26 (+Vcc). An input terminal (gate) of the first pre-driver transistor Q3 is connected by a resistor R6 to the positive supply voltage 26 (+Vcc) and directly to the output terminal (drain) of the first pre-pre-driver transistor Q1. 
<!-- EPO <DP n="6"/>-->
 The input terminal (gate) of the second pre-driver transistor Q4 is directly connected to a second input 20 of the electronic control circuit 10. The second input 20 is also connected to an input terminal of a logic inverter 22. An output terminal of logic inverter 22 is connected to an input terminal (gate) of the second pre-pre-d river transistor Q2. The logic inverter 22 is connected to a supply voltage 30 (e.g., -Vcc2) that can be in any suitable value (e.g., -3V with respect to ground, which may correspond to +5V with respect to -Vcc). The second supply voltage input of logic inverter 22 may be connected to -Vcc. Here, the logic inverter is supplied with a suitable differential voltage (e.g., 5V transistor-to-transistor logic (TTL) voltage). </p><p id="p0025" num="0025"> The inputs 16 and 20 are normally driven with complementary (inverted) logic (TTL) signals with respect to -Vcc. While the two logic signals on inputs 16 and 20 cannot be both simultaneously high, they however can both be low. A second off channel is also provided with a third input 24 connected to the input terminal (gate) of a third power driver transistor Q8 in the form of an enhancement type N-channel MOSFET, having a source connected to the negative supply voltage 28 (e.g., -Vcc) and an output terminal (drain) connected via a resistor R7 having a higher resistance than R4 to the input (gate) of Q7. This second off channel is used to turn Q7 off more slowly during high current faults than via input 16 to avoid overvoltage of Q7 due to high current change speeds during turn-off. Only one of the three logic inputs 16, 20, 24 is normally high. Thus, if the first input 16 is logic zero or a low logic level (e.g., 0V with respect to -Vcc), the second input 20 is logic one or a high logic level (e.g., +5V with respect to -Vcc). In this case, the first power driver transistor Q6 is off. On the other hand, the gate of the second driver transistor Q4 is on +5V with respect to the negative supply voltage 28 (-Vcc) and thus Q4 is on, switching output 18 to +7V with respect to ground, and thus switching the second power driver transistor Q5 and hence the semiconductor power switch Q7 and finally the load on. The output of the logic inverter 22 is 0V with respect to the negative supply voltage 28 (-Vcc). Thus, Q2 is off, while Q1 is on because output 18 and thus the gate of Q1 is on +7V with respect to ground. Since Q1 is on, the gate of Q3 is on +Vcc and thus Q3 is off. </p><p id="p0026" num="0026"> On the other hand, if the first input 16 is logic one (+5V with respect to -Vcc), the second input 20 is zero (0V with respect to -Vcc). In this case, the first power driver transistor Q6 is on. On the other hand, the gate of the second driver transistor Q4 is on 0V with respect to -Vcc and thus Q4 is off. The output of the logic inverter 22 is +5V with respect to -Vcc. Thus, Q2 is on, bringing the source of Q1 and the gate of Q3 to +7V with respect to ground. Consequently, Q3 is on, such that output 18 is on +Vcc, switching the 
<!-- EPO <DP n="7"/>-->
 second power driver transistor Q5 and hence the semiconductor power switch Q7 and finally the load off. Q1 is then also off. The same is true when the third input 24 is on logic one. </p><p id="p0027" num="0027"> The first pre-driver transistor Q3 and the second pre-driver transistor Q4 together make up a complementary half bridge (e.g., first complementary half bridge) for driving the output 18 of first stage (e.g., the pre-driver and level shifter circuit). The complementary half bridge is advantageous in the above described situations, or different operating modes, where no high steady state power dissipation is required to bring output 18 to a low potential, but allows a fast transition between the described states. The first pre-pre-driver transistor Q1 and the second pre-pre-driver transistor Q2 together make up another complementary half bridge (e.g., a second complementary half bridge) for controlling the input terminal (gate) of the first pre-driver transistor Q3. This also requires no high steady state power dissipation for bringing the control input of the first pre-driver transistor Q3 to a low potential, but allows for a high switching speed. The pull-up resistor R3 can be sized based on the switching speed requirement for Q5 rather than power dissipation and is typically sufficiently small. The output resistance of the complementary half bridge, composed of Q3, Q4, can be made sufficiently low in both on and off stages and can thus drive the second power driver transistor Q5 much faster than conventional solutions with a single transistor and resistor. </p><p id="p0028" num="0028"> The complementary half bridge of the first stage 14 supports lower output impedance or lower output resistance in both the on and off states at output terminal 18 to facilitate fast and efficient driving of the second stage 12 (e.g., at power driver transistor Q5). Because the first and second pre-driver transistors (e.g., transistors Q3 and Q4, respectively) each have an output terminal (e.g., drain) coupled to the input terminal of the second power driver transistor (e.g., transistor Q5), where Q4 is coupled via the voltage limiting diode D2, the driver circuit of the first stage 14 facilitates relatively fast switching times with low power consumption for the pre-driver transistors. </p><p id="p0029" num="0029"> Having described the preferred embodiment, it will become apparent that various modifications can be made without departing from the scope of the invention as defined in the accompanying claims. 
</p></description><claims mxw-id="PCLM44726247" ref-ucid="WO-2012115900-A2" lang="EN" load-source="patent-office"><claim-statement><!-- EPO <DP n="8"/>-->The following is claimed: </claim-statement><claim id="clm-0001" num="1"><claim-text> 1. A driver circuit for controlling a semiconductor power switch, the driver circuit comprising: a first power driver transistor and a second power driver transistor, complementary to the first power driver transistor; the first and second power driver transistors having an output terminal connected to an input terminal of the semiconductor power switch, </claim-text><claim-text> an input terminal of the second power driver transistor is connected to a half bridge circuit comprising a first pre-driver transistor and a second pre-driver transistor, </claim-text><claim-text>complementary to the first pre-driver transistor; the first and second pre-driver transistors having an output terminal connected to the input terminal of the second power driver transistor. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The driver circuit as claimed in claim 1 wherein an input terminal of the first pre-driver transistor is connected to a half bridge circuit comprising a first pre-pre-driver transistor and a second pre-pre-driver transistor complementary to the first pre-pre-driver transistor, both first and second pre-pre-driver transistors having an output terminal connected to the input terminal of the first pre-driver transistor. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The driver circuit as claimed in claim 2 wherein an input terminal of the second pre-driver transistor is directly connected to an input of the driver circuit, the input also connected to a logic inverter having its output connected to an input terminal of the second pre-pre-driver transistor. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The driver circuit as claimed in claim 2 wherein an input terminal of the first pre-pre-driver transistor is connected to the output terminal of the first pre-driver transistor. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The driver circuit as claimed in claim 1 wherein a voltage limiter is connected between the outputs of the first pre-driver transistor and the second pre-driver transistor. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The driver circuit as claimed in claim 2 wherein a voltage limiter is connected between the outputs of the first pre-pre-driver transistor and the second pre-pre-driver transistor. <!-- EPO <DP n="9"/>--> </claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The driver circuit as claimed in claim 1 wherein the first pre-driver transistor is a P- channel metal-oxide-semiconductor field-effect transistor and the second pre-driver transistor is an N-channel metal-oxide-semiconductor field-effect transistor. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The driver circuit as claimed in claim 2 wherein the first pre-pre-driver transistor is a P- channel metal-oxide semiconductor field-effect transistor and the second pre-pre-driver transistor is an N-channel metal-oxide-semiconductor field-effect transistor. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. The driver circuit as claimed in claim 1 wherein the first power driver transistor is an N- channel metal-oxide semiconductor field-effect transistor and the second power driver transistor is a P-channel metal-oxide semiconductor field-effect transistor. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. An inverter for generating an alternating voltage from a direct current for driving an electric load comprising a semiconductor power switch connected to a driver circuit as claimed in claim 1. </claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
