
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/prim/rtl/prim_alert_sender.sv Cov: 99% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // The alert sender primitive module differentially encodes and transmits an</pre>
<pre style="margin:0; padding:0 ">   6: // alert signal to the prim_alert_receiver module. An alert will be signalled</pre>
<pre style="margin:0; padding:0 ">   7: // by a full handshake on alert_p/n and ack_p/n. The alert_i signal may</pre>
<pre style="margin:0; padding:0 ">   8: // be continuously asserted, in which case the alert signalling handshake</pre>
<pre style="margin:0; padding:0 ">   9: // will be repeatedly initiated.</pre>
<pre style="margin:0; padding:0 ">  10: //</pre>
<pre style="margin:0; padding:0 ">  11: // Further, this module supports in-band ping testing, which means that a level</pre>
<pre style="margin:0; padding:0 ">  12: // change on the ping_p/n diff pair will result in a full-handshake response</pre>
<pre style="margin:0; padding:0 ">  13: // on alert_p/n and ack_p/n.</pre>
<pre style="margin:0; padding:0 ">  14: //</pre>
<pre style="margin:0; padding:0 ">  15: // The protocol works in both asynchronous and synchronous cases. In the</pre>
<pre style="margin:0; padding:0 ">  16: // asynchronous case, the parameter AsyncOn must be set to 1'b1 in order to</pre>
<pre style="margin:0; padding:0 ">  17: // instantiate additional synchronization logic. Further, it must be ensured</pre>
<pre style="margin:0; padding:0 ">  18: // that the timing skew between all diff pairs is smaller than the shortest</pre>
<pre style="margin:0; padding:0 ">  19: // clock period of the involved clocks.</pre>
<pre style="margin:0; padding:0 ">  20: //</pre>
<pre style="margin:0; padding:0 ">  21: // Incorrectly encoded diff inputs can be detected and will be signalled</pre>
<pre style="margin:0; padding:0 ">  22: // to the receiver by placing an inconsistent diff value on the differential</pre>
<pre style="margin:0; padding:0 ">  23: // output (and continuously toggling it).</pre>
<pre style="margin:0; padding:0 ">  24: //</pre>
<pre style="margin:0; padding:0 ">  25: // See also: prim_alert_receiver, prim_diff_decode, alert_handler</pre>
<pre style="margin:0; padding:0 ">  26: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27: module prim_alert_sender import prim_pkg::*; #(</pre>
<pre style="margin:0; padding:0 ">  28:   // enables additional synchronization logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  29:   parameter bit AsyncOn = 1'b1</pre>
<pre style="margin:0; padding:0 ">  30: ) (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   input             clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   input             rst_ni,</pre>
<pre style="margin:0; padding:0 ">  33:   // native alert from the peripheral</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   input             alert_i,</pre>
<pre style="margin:0; padding:0 ">  35:   // ping input diff pair and ack diff pair</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   input alert_rx_t  alert_rx_i,</pre>
<pre style="margin:0; padding:0 ">  37:   // alert output diff pair</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   output alert_tx_t alert_tx_o</pre>
<pre style="margin:0; padding:0 ">  39: );</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="margin:0; padding:0 ">  41: </pre>
<pre style="margin:0; padding:0 ">  42:   /////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  43:   // decode differential signals //</pre>
<pre style="margin:0; padding:0 ">  44:   /////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   logic ping_sigint, ping_event;</pre>
<pre style="margin:0; padding:0 ">  46: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   prim_diff_decode #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:     .AsyncOn(AsyncOn)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   ) i_decode_ping (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:     .diff_pi  ( alert_rx_i.ping_p     ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:     .diff_ni  ( alert_rx_i.ping_n     ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     .level_o  (             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:     .rise_o   (             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:     .fall_o   (             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     .event_o  ( ping_event  ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:     .sigint_o ( ping_sigint )</pre>
<pre style="margin:0; padding:0 ">  59:   );</pre>
<pre style="margin:0; padding:0 ">  60: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:   logic ack_sigint, ack_level;</pre>
<pre style="margin:0; padding:0 ">  62: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:   prim_diff_decode #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     .AsyncOn(AsyncOn)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:   ) i_decode_ack (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     .diff_pi  ( alert_rx_i.ack_p      ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     .diff_ni  ( alert_rx_i.ack_n      ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     .level_o  ( ack_level   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     .rise_o   (             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     .fall_o   (             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     .event_o  (             ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:     .sigint_o ( ack_sigint  )</pre>
<pre style="margin:0; padding:0 ">  75:   );</pre>
<pre style="margin:0; padding:0 ">  76: </pre>
<pre style="margin:0; padding:0 ">  77: </pre>
<pre style="margin:0; padding:0 ">  78:   ///////////////////////////////////////////////////</pre>
<pre style="margin:0; padding:0 ">  79:   // main protocol FSM that drives the diff output //</pre>
<pre style="margin:0; padding:0 ">  80:   ///////////////////////////////////////////////////</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   typedef enum logic [2:0] {Idle, HsPhase1, HsPhase2, SigInt, Pause0, Pause1} state_e;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   state_e state_d, state_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic alert_pq, alert_nq, alert_pd, alert_nd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic sigint_detected;</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   assign sigint_detected = ack_sigint | ping_sigint;</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:   // diff pair output</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   assign alert_tx_o.alert_p = alert_pq;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   assign alert_tx_o.alert_n = alert_nq;</pre>
<pre style="margin:0; padding:0 ">  91: </pre>
<pre style="margin:0; padding:0 ">  92:   // alert and ping set regs</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   logic alert_set_d, alert_set_q, alert_clr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   logic ping_set_d, ping_set_q, ping_clr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   assign alert_set_d = (alert_clr) ? 1'b0 :  (alert_set_q | alert_i);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   assign ping_set_d  = (ping_clr) ? 1'b0 : (ping_set_q | ping_event);</pre>
<pre style="margin:0; padding:0 ">  97: </pre>
<pre style="margin:0; padding:0 ">  98:   // this FSM performs a full four phase handshake upon a ping or alert trigger.</pre>
<pre style="margin:0; padding:0 ">  99:   // note that the latency of the alert_p/n diff pair is at least one cycle</pre>
<pre style="margin:0; padding:0 "> 100:   // until it enters the receiver FSM. the same holds for the ack_* diff pair</pre>
<pre style="margin:0; padding:0 "> 101:   // input. in case a signal integrity issue is detected, the FSM bails out,</pre>
<pre style="margin:0; padding:0 "> 102:   // sets the alert_p/n diff pair to the same value and toggles it in order to</pre>
<pre style="margin:0; padding:0 "> 103:   // signal that condition over to the receiver.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   always_comb begin : p_fsm</pre>
<pre style="margin:0; padding:0 "> 105:     // default</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:     state_d = state_q;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     alert_pd   = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:     alert_nd   = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:     ping_clr   = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:     alert_clr  = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 111: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:     unique case (state_q)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:       Idle: begin</pre>
<pre style="margin:0; padding:0 "> 114:         // alert always takes precedence</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:         if (alert_i || alert_set_q || ping_event || ping_set_q) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:           state_d   = HsPhase1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:           alert_pd  = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:           alert_nd  = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:           if (ping_event || ping_set_q) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:             ping_clr  = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:           end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:             alert_clr = 1'b1;</pre>
<pre style="margin:0; padding:0 "> 123:           end</pre>
<pre style="margin:0; padding:0 "> 124:         end</pre>
<pre style="margin:0; padding:0 "> 125:       end</pre>
<pre style="margin:0; padding:0 "> 126:       // waiting for ack from receiver</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:       HsPhase1: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:         if (ack_level) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:           state_d  = HsPhase2;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:         end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:           alert_pd = 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:           alert_nd = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 133:         end</pre>
<pre style="margin:0; padding:0 "> 134:       end</pre>
<pre style="margin:0; padding:0 "> 135:       // wait for deassertion of ack</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:       HsPhase2: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:         if (!ack_level) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:           state_d = Pause0;</pre>
<pre style="margin:0; padding:0 "> 139:         end</pre>
<pre style="margin:0; padding:0 "> 140:       end</pre>
<pre style="margin:0; padding:0 "> 141:       // pause cycles between back-to-back handshakes</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:       Pause0: state_d = Pause1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:       Pause1: state_d = Idle;</pre>
<pre style="margin:0; padding:0 "> 144:       // we have a signal integrity issue at one of</pre>
<pre style="margin:0; padding:0 "> 145:       // the incoming diff pairs. this condition is</pre>
<pre style="margin:0; padding:0 "> 146:       // signalled by setting the output diffpair</pre>
<pre style="margin:0; padding:0 "> 147:       // to the same value and continuously toggling</pre>
<pre style="margin:0; padding:0 "> 148:       // them.</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:       SigInt: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:         state_d  = Idle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:         if (sigint_detected) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:           state_d  = SigInt;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:           alert_pd = ~alert_pq;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:           alert_nd = ~alert_pq;</pre>
<pre style="margin:0; padding:0 "> 155:         end</pre>
<pre style="margin:0; padding:0 "> 156:       end</pre>
<pre style="margin:0; padding:0 "> 157:       // catch parasitic states</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:       default : state_d = Idle;</pre>
<pre style="margin:0; padding:0 "> 159:     endcase</pre>
<pre style="margin:0; padding:0 "> 160:     // bail out if a signal integrity issue has been detected</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:     if (sigint_detected && (state_q != SigInt)) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:       state_d   = SigInt;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:       alert_pd  = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:       alert_nd  = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:       ping_clr  = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:       alert_clr = 1'b0;</pre>
<pre style="margin:0; padding:0 "> 167:     end</pre>
<pre style="margin:0; padding:0 "> 168:   end</pre>
<pre style="margin:0; padding:0 "> 169: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   always_ff @(posedge clk_i or negedge rst_ni) begin : p_reg</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:     if (!rst_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:       state_q     <= Idle;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:       alert_pq    <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:       alert_nq    <= 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:       alert_set_q <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:       ping_set_q  <= 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:       state_q     <= state_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:       alert_pq    <= alert_pd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:       alert_nq    <= alert_nd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:       alert_set_q <= alert_set_d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:       ping_set_q  <= ping_set_d;</pre>
<pre style="margin:0; padding:0 "> 183:     end</pre>
<pre style="margin:0; padding:0 "> 184:   end</pre>
<pre style="margin:0; padding:0 "> 185: </pre>
<pre style="margin:0; padding:0 "> 186: </pre>
<pre style="margin:0; padding:0 "> 187:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 188:   // assertions //</pre>
<pre style="margin:0; padding:0 "> 189:   ////////////////</pre>
<pre style="margin:0; padding:0 "> 190: </pre>
<pre style="margin:0; padding:0 "> 191:   // check whether all outputs have a good known state after reset</pre>
<pre style="margin:0; padding:0 "> 192:   `ASSERT_KNOWN(AlertPKnownO_A, alert_tx_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 193: </pre>
<pre id="id194" style="background-color: #FFB6C1; margin:0; padding:0 "> 194:   if (AsyncOn) begin : gen_async_assert</pre>
<pre style="margin:0; padding:0 "> 195:     // check propagation of sigint issues to output within three cycles</pre>
<pre style="margin:0; padding:0 "> 196:     `ASSERT(SigIntPing_A, alert_rx_i.ping_p == alert_rx_i.ping_n [*2] |-></pre>
<pre style="margin:0; padding:0 "> 197:         ##3 alert_tx_o.alert_p == alert_tx_o.alert_n, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 198:     `ASSERT(SigIntAck_A,  alert_rx_i.ack_p == alert_rx_i.ack_n   [*2] |-></pre>
<pre style="margin:0; padding:0 "> 199:         ##3 alert_tx_o.alert_p == alert_tx_o.alert_n, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 200:     // output must be driven diff unless sigint issue detected</pre>
<pre style="margin:0; padding:0 "> 201:     `ASSERT(DiffEncoding_A, (alert_rx_i.ack_p ^ alert_rx_i.ack_n) &&</pre>
<pre style="margin:0; padding:0 "> 202:         (alert_rx_i.ping_p ^ alert_rx_i.ping_n) |-></pre>
<pre style="margin:0; padding:0 "> 203:         ##3 alert_tx_o.alert_p ^ alert_tx_o.alert_n, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 204: </pre>
<pre style="margin:0; padding:0 "> 205:     // handshakes can take indefinite time if blocked due to sigint on outgoing</pre>
<pre style="margin:0; padding:0 "> 206:     // lines (which is not visible here). thus, we only check whether the</pre>
<pre style="margin:0; padding:0 "> 207:     // handshake is correctly initiated and defer the full handshake checking to the testbench.</pre>
<pre style="margin:0; padding:0 "> 208:     // TODO: add the staggered cases as well</pre>
<pre style="margin:0; padding:0 "> 209:     `ASSERT(PingHs_A, ##1 $changed(alert_rx_i.ping_p) &&</pre>
<pre style="margin:0; padding:0 "> 210:         (alert_rx_i.ping_p ^ alert_rx_i.ping_n) ##2 state_q == Idle |=></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:         $rose(alert_tx_o.alert_p), clk_i, !rst_ni || (alert_tx_o.alert_p == alert_tx_o.alert_n))</pre>
<pre style="margin:0; padding:0 "> 212:   end else begin : gen_sync_assert</pre>
<pre style="margin:0; padding:0 "> 213:     // check propagation of sigint issues to output within one cycle</pre>
<pre style="margin:0; padding:0 "> 214:     `ASSERT(SigIntPing_A, alert_rx_i.ping_p == alert_rx_i.ping_n |=></pre>
<pre style="margin:0; padding:0 "> 215:         alert_tx_o.alert_p == alert_tx_o.alert_n, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 216:     `ASSERT(SigIntAck_A,  alert_rx_i.ack_p == alert_rx_i.ack_n   |=></pre>
<pre style="margin:0; padding:0 "> 217:         alert_tx_o.alert_p == alert_tx_o.alert_n, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 218:     // output must be driven diff unless sigint issue detected</pre>
<pre style="margin:0; padding:0 "> 219:     `ASSERT(DiffEncoding_A, (alert_rx_i.ack_p ^ alert_rx_i.ack_n) &&</pre>
<pre style="margin:0; padding:0 "> 220:         (alert_rx_i.ping_p ^ alert_rx_i.ping_n) |=> alert_tx_o.alert_p ^ alert_tx_o.alert_n,</pre>
<pre style="margin:0; padding:0 "> 221:         clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "> 222:     // handshakes can take indefinite time if blocked due to sigint on outgoing</pre>
<pre style="margin:0; padding:0 "> 223:     // lines (which is not visible here). thus, we only check whether the handshake</pre>
<pre style="margin:0; padding:0 "> 224:     // is correctly initiated and defer the full handshake checking to the testbench.</pre>
<pre style="margin:0; padding:0 "> 225:     `ASSERT(PingHs_A, ##1 $changed(alert_rx_i.ping_p) && state_q == Idle |=></pre>
<pre style="margin:0; padding:0 "> 226:         $rose(alert_tx_o.alert_p), clk_i, !rst_ni || (alert_tx_o.alert_p == alert_tx_o.alert_n))</pre>
<pre style="margin:0; padding:0 "> 227:   end</pre>
<pre style="margin:0; padding:0 "> 228: </pre>
<pre style="margin:0; padding:0 "> 229:   // if alert_i is true, handshakes should be continuously repeated</pre>
<pre style="margin:0; padding:0 "> 230:   `ASSERT(AlertHs_A, alert_i && state_q == Idle |=> $rose(alert_tx_o.alert_p),</pre>
<pre style="margin:0; padding:0 "> 231:       clk_i, !rst_ni || (alert_tx_o.alert_p == alert_tx_o.alert_n))</pre>
<pre style="margin:0; padding:0 "> 232: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233: endmodule : prim_alert_sender</pre>
<pre style="margin:0; padding:0 "> 234: </pre>
</body>
</html>
