{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563688955941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563688955947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 10:32:35 2019 " "Processing started: Sun Jul 21 10:32:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563688955947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688955947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adaptor -c Adaptor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adaptor -c Adaptor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688955947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563688959365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563688959365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/adaptor2x2.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/adaptor2x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2 " "Found entity 1: adaptor2x2" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adaptor2x2/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adaptor2x2/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_irq_mapper " "Found entity 1: adaptor2x2_irq_mapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_irq_mapper.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_3 " "Found entity 1: adaptor2x2_mm_interconnect_3" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_3.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: adaptor2x2_mm_interconnect_0_avalon_st_adapter_002" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_avalon_st_adapter " "Found entity 1: adaptor2x2_mm_interconnect_0_avalon_st_adapter" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_rsp_mux_001 " "Found entity 1: adaptor2x2_mm_interconnect_0_rsp_mux_001" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973970 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_rsp_mux " "Found entity 1: adaptor2x2_mm_interconnect_0_rsp_mux" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_rsp_demux " "Found entity 1: adaptor2x2_mm_interconnect_0_rsp_demux" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_cmd_mux_003 " "Found entity 1: adaptor2x2_mm_interconnect_0_cmd_mux_003" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688973992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688973992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_cmd_mux " "Found entity 1: adaptor2x2_mm_interconnect_0_cmd_mux" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_cmd_demux_001 " "Found entity 1: adaptor2x2_mm_interconnect_0_cmd_demux_001" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_cmd_demux " "Found entity 1: adaptor2x2_mm_interconnect_0_cmd_demux" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974045 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974045 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974045 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974045 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974045 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "adaptor2x2/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "adaptor2x2/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_007_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_007_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974107 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_007 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_007" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_005_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_005_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974117 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_005 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_005" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974122 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_004_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_004_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974127 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_004 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_004" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_002_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_002_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974137 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_002 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_002" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_001_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_001_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974148 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router_001 " "Found entity 2: adaptor2x2_mm_interconnect_0_router_001" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974148 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_1_router_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_1_router_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974159 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_1_router " "Found entity 2: adaptor2x2_mm_interconnect_1_router" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "adaptor2x2/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "adaptor2x2/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_2 " "Found entity 1: adaptor2x2_mm_interconnect_2" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_2.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_1 " "Found entity 1: adaptor2x2_mm_interconnect_1" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0 " "Found entity 1: adaptor2x2_mm_interconnect_0" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adaptor2x2_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adaptor2x2_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at adaptor2x2_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1563688974257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_mm_interconnect_0_router_default_decode " "Found entity 1: adaptor2x2_mm_interconnect_0_router_default_decode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974262 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_mm_interconnect_0_router " "Found entity 2: adaptor2x2_mm_interconnect_0_router" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11 " "Found entity 1: adaptor2x2_nios2_gen2_11" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_register_bank_a_module " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_register_bank_a_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_nios2_gen2_11_cpu_register_bank_b_module " "Found entity 2: adaptor2x2_nios2_gen2_11_cpu_register_bank_b_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug " "Found entity 3: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_debug" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break " "Found entity 4: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_break" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk " "Found entity 5: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_xbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "6 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk " "Found entity 6: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "7 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace " "Found entity 7: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_itrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "8 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_td_mode " "Found entity 8: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_td_mode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "9 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace " "Found entity 9: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_dtrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "10 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "11 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "12 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "13 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo " "Found entity 13: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_fifo" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "14 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib " "Found entity 14: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_pib" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "15 adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im " "Found entity 15: adaptor2x2_nios2_gen2_11_cpu_nios2_oci_im" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptor2x2_nios2_gen2_11_cpu_nios2_performance_monitors " "Found entity 16: adaptor2x2_nios2_gen2_11_cpu_nios2_performance_monitors" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg " "Found entity 17: adaptor2x2_nios2_gen2_11_cpu_nios2_avalon_reg" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "18 adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram_module " "Found entity 18: adaptor2x2_nios2_gen2_11_cpu_ociram_sp_ram_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "19 adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem " "Found entity 19: adaptor2x2_nios2_gen2_11_cpu_nios2_ocimem" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "20 adaptor2x2_nios2_gen2_11_cpu_nios2_oci " "Found entity 20: adaptor2x2_nios2_gen2_11_cpu_nios2_oci" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""} { "Info" "ISGN_ENTITY_NAME" "21 adaptor2x2_nios2_gen2_11_cpu " "Found entity 21: adaptor2x2_nios2_gen2_11_cpu" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_11_cpu_test_bench " "Found entity 1: adaptor2x2_nios2_gen2_11_cpu_test_bench" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_11_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10 " "Found entity 1: adaptor2x2_nios2_gen2_10" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_register_bank_a_module " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_register_bank_a_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_nios2_gen2_10_cpu_register_bank_b_module " "Found entity 2: adaptor2x2_nios2_gen2_10_cpu_register_bank_b_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug " "Found entity 3: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_debug" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break " "Found entity 4: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_break" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk " "Found entity 5: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_xbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "6 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk " "Found entity 6: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "7 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace " "Found entity 7: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_itrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "8 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_td_mode " "Found entity 8: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_td_mode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "9 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace " "Found entity 9: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_dtrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "10 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "11 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "12 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "13 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo " "Found entity 13: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_fifo" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "14 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib " "Found entity 14: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_pib" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "15 adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im " "Found entity 15: adaptor2x2_nios2_gen2_10_cpu_nios2_oci_im" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptor2x2_nios2_gen2_10_cpu_nios2_performance_monitors " "Found entity 16: adaptor2x2_nios2_gen2_10_cpu_nios2_performance_monitors" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg " "Found entity 17: adaptor2x2_nios2_gen2_10_cpu_nios2_avalon_reg" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "18 adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram_module " "Found entity 18: adaptor2x2_nios2_gen2_10_cpu_ociram_sp_ram_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "19 adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem " "Found entity 19: adaptor2x2_nios2_gen2_10_cpu_nios2_ocimem" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "20 adaptor2x2_nios2_gen2_10_cpu_nios2_oci " "Found entity 20: adaptor2x2_nios2_gen2_10_cpu_nios2_oci" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""} { "Info" "ISGN_ENTITY_NAME" "21 adaptor2x2_nios2_gen2_10_cpu " "Found entity 21: adaptor2x2_nios2_gen2_10_cpu" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_10_cpu_test_bench " "Found entity 1: adaptor2x2_nios2_gen2_10_cpu_test_bench" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_10_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01 " "Found entity 1: adaptor2x2_nios2_gen2_01" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_register_bank_a_module " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_register_bank_a_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_nios2_gen2_01_cpu_register_bank_b_module " "Found entity 2: adaptor2x2_nios2_gen2_01_cpu_register_bank_b_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug " "Found entity 3: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_debug" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break " "Found entity 4: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_break" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk " "Found entity 5: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_xbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "6 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk " "Found entity 6: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "7 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace " "Found entity 7: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_itrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "8 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_td_mode " "Found entity 8: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_td_mode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "9 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace " "Found entity 9: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_dtrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "10 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "11 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "12 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "13 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo " "Found entity 13: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_fifo" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "14 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib " "Found entity 14: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_pib" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "15 adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im " "Found entity 15: adaptor2x2_nios2_gen2_01_cpu_nios2_oci_im" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptor2x2_nios2_gen2_01_cpu_nios2_performance_monitors " "Found entity 16: adaptor2x2_nios2_gen2_01_cpu_nios2_performance_monitors" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg " "Found entity 17: adaptor2x2_nios2_gen2_01_cpu_nios2_avalon_reg" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "18 adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram_module " "Found entity 18: adaptor2x2_nios2_gen2_01_cpu_ociram_sp_ram_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "19 adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem " "Found entity 19: adaptor2x2_nios2_gen2_01_cpu_nios2_ocimem" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "20 adaptor2x2_nios2_gen2_01_cpu_nios2_oci " "Found entity 20: adaptor2x2_nios2_gen2_01_cpu_nios2_oci" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""} { "Info" "ISGN_ENTITY_NAME" "21 adaptor2x2_nios2_gen2_01_cpu " "Found entity 21: adaptor2x2_nios2_gen2_01_cpu" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_01_cpu_test_bench " "Found entity 1: adaptor2x2_nios2_gen2_01_cpu_test_bench" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_01_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00 " "Found entity 1: adaptor2x2_nios2_gen2_00" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_register_bank_a_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_nios2_gen2_00_cpu_register_bank_b_module " "Found entity 2: adaptor2x2_nios2_gen2_00_cpu_register_bank_b_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug " "Found entity 3: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_debug" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break " "Found entity 4: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_break" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk " "Found entity 5: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_xbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "6 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk " "Found entity 6: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dbrk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "7 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace " "Found entity 7: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_itrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "8 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_td_mode " "Found entity 8: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_td_mode" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "9 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace " "Found entity 9: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_dtrace" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "10 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "11 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "12 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "13 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo " "Found entity 13: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_fifo" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "14 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib " "Found entity 14: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_pib" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "15 adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im " "Found entity 15: adaptor2x2_nios2_gen2_00_cpu_nios2_oci_im" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "16 adaptor2x2_nios2_gen2_00_cpu_nios2_performance_monitors " "Found entity 16: adaptor2x2_nios2_gen2_00_cpu_nios2_performance_monitors" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg " "Found entity 17: adaptor2x2_nios2_gen2_00_cpu_nios2_avalon_reg" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "18 adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module " "Found entity 18: adaptor2x2_nios2_gen2_00_cpu_ociram_sp_ram_module" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "19 adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem " "Found entity 19: adaptor2x2_nios2_gen2_00_cpu_nios2_ocimem" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "20 adaptor2x2_nios2_gen2_00_cpu_nios2_oci " "Found entity 20: adaptor2x2_nios2_gen2_00_cpu_nios2_oci" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""} { "Info" "ISGN_ENTITY_NAME" "21 adaptor2x2_nios2_gen2_00_cpu " "Found entity 21: adaptor2x2_nios2_gen2_00_cpu" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_nios2_gen2_00_cpu_test_bench " "Found entity 1: adaptor2x2_nios2_gen2_00_cpu_test_bench" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_test_bench.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_nios2_gen2_00_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v 5 5 " "Found 5 design units, including 5 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_jtag_uart_00_sim_scfifo_w " "Found entity 1: adaptor2x2_jtag_uart_00_sim_scfifo_w" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974834 ""} { "Info" "ISGN_ENTITY_NAME" "2 adaptor2x2_jtag_uart_00_scfifo_w " "Found entity 2: adaptor2x2_jtag_uart_00_scfifo_w" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974834 ""} { "Info" "ISGN_ENTITY_NAME" "3 adaptor2x2_jtag_uart_00_sim_scfifo_r " "Found entity 3: adaptor2x2_jtag_uart_00_sim_scfifo_r" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974834 ""} { "Info" "ISGN_ENTITY_NAME" "4 adaptor2x2_jtag_uart_00_scfifo_r " "Found entity 4: adaptor2x2_jtag_uart_00_scfifo_r" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974834 ""} { "Info" "ISGN_ENTITY_NAME" "5 adaptor2x2_jtag_uart_00 " "Found entity 5: adaptor2x2_jtag_uart_00" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_jtag_uart_00.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor " "Found entity 1: adaptor" {  } { { "adaptor2x2/synthesis/submodules/adaptor.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974847 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_dp_ar_aw.v(58) " "Verilog HDL warning at ram_dp_ar_aw.v(58): extended using \"x\" or \"z\"" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563688974853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram_dp_ar_aw.v(74) " "Verilog HDL warning at ram_dp_ar_aw.v(74): extended using \"x\" or \"z\"" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1563688974854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dp_ar_aw " "Found entity 1: ram_dp_ar_aw" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/syn_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/syn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 syn_fifo " "Found entity 1: syn_fifo" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688974868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688974868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/computation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/computation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Computation-behavioral " "Found design unit 1: Computation-behavioral" {  } { { "adaptor2x2/synthesis/submodules/Computation.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Computation.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975457 ""} { "Info" "ISGN_ENTITY_NAME" "1 Computation " "Found entity 1: Computation" {  } { { "adaptor2x2/synthesis/submodules/Computation.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Computation.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/connectionpack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file adaptor2x2/synthesis/submodules/connectionpack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConnectionPack (adaptor2x2) " "Found design unit 1: ConnectionPack (adaptor2x2)" {  } { { "adaptor2x2/synthesis/submodules/ConnectionPack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ConnectionPack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975464 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ConnectionPack-body " "Found design unit 2: ConnectionPack-body" {  } { { "adaptor2x2/synthesis/submodules/ConnectionPack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ConnectionPack.vhd" 181 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/filepack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file adaptor2x2/synthesis/submodules/filepack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FilePack (adaptor2x2) " "Found design unit 1: FilePack (adaptor2x2)" {  } { { "adaptor2x2/synthesis/submodules/FilePack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/FilePack.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975471 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FilePack-body " "Found design unit 2: FilePack-body" {  } { { "adaptor2x2/synthesis/submodules/FilePack.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/FilePack.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/noc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/noc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOC-behavioral " "Found design unit 1: NOC-behavioral" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975479 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOC " "Found entity 1: NOC" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Node-behavioral " "Found design unit 1: Node-behavioral" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975486 ""} { "Info" "ISGN_ENTITY_NAME" "1 Node " "Found entity 1: Node" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975486 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux adaptor2x2/synthesis/submodules/RouterA.vhd " "Entity \"Mux\" obtained from \"adaptor2x2/synthesis/submodules/RouterA.vhd\" instead of from Quartus Prime megafunction library" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 671 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1563688975496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/routera.vhd 18 9 " "Found 18 design units, including 9 entities, in source file adaptor2x2/synthesis/submodules/routera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIFO-behavioral " "Found design unit 1: FIFO-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Combiner-behavioral " "Found design unit 2: Combiner-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 DeMux-behavioral " "Found design unit 3: DeMux-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Reservator-behavioral " "Found design unit 4: Reservator-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Selector-behavioral " "Found design unit 5: Selector-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 309 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Switch-behavioral " "Found design unit 6: Switch-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 403 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 AddressExt-behavioral " "Found design unit 7: AddressExt-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 501 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Mux-behavioral " "Found design unit 8: Mux-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 693 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Router-behavioral " "Found design unit 9: Router-behavioral" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 810 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "2 Combiner " "Found entity 2: Combiner" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "3 DeMux " "Found entity 3: DeMux" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "4 Reservator " "Found entity 4: Reservator" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "5 Selector " "Found entity 5: Selector" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "6 Switch " "Found entity 6: Switch" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "7 AddressExt " "Found entity 7: AddressExt" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux " "Found entity 8: Mux" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""} { "Info" "ISGN_ENTITY_NAME" "9 Router " "Found entity 9: Router" {  } { { "adaptor2x2/synthesis/submodules/RouterA.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/RouterA.vhd" 775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_11.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Instruction_Memory_11 " "Found entity 1: adaptor2x2_Instruction_Memory_11" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_10.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Instruction_Memory_10 " "Found entity 1: adaptor2x2_Instruction_Memory_10" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Instruction_Memory_01 " "Found entity 1: adaptor2x2_Instruction_Memory_01" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_00.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_instruction_memory_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Instruction_Memory_00 " "Found entity 1: adaptor2x2_Instruction_Memory_00" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_11.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_11.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Data_Memory_11 " "Found entity 1: adaptor2x2_Data_Memory_11" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_10.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Data_Memory_10 " "Found entity 1: adaptor2x2_Data_Memory_10" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_01.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_01.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Data_Memory_01 " "Found entity 1: adaptor2x2_Data_Memory_01" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_00.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptor2x2/synthesis/submodules/adaptor2x2_data_memory_00.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptor2x2_Data_Memory_00 " "Found entity 1: adaptor2x2_Data_Memory_00" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688975610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688975610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adaptor2x2 " "Elaborating entity \"adaptor2x2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563688976494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Data_Memory_00 adaptor2x2_Data_Memory_00:data_memory_00 " "Elaborating entity \"adaptor2x2_Data_Memory_00\" for hierarchy \"adaptor2x2_Data_Memory_00:data_memory_00\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "data_memory_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688976522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688976771 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688976774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Data_Memory_00.hex " "Parameter \"init_file\" = \"adaptor2x2_Data_Memory_00.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688976774 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_00.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563688976774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kan1 " "Found entity 1: altsyncram_kan1" {  } { { "db/altsyncram_kan1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_kan1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688976903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688976903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kan1 adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\|altsyncram_kan1:auto_generated " "Elaborating entity \"altsyncram_kan1\" for hierarchy \"adaptor2x2_Data_Memory_00:data_memory_00\|altsyncram:the_altsyncram\|altsyncram_kan1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688976913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Data_Memory_01 adaptor2x2_Data_Memory_01:data_memory_01 " "Elaborating entity \"adaptor2x2_Data_Memory_01\" for hierarchy \"adaptor2x2_Data_Memory_01:data_memory_01\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "data_memory_01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688977386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688977430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688977433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Data_Memory_01.hex " "Parameter \"init_file\" = \"adaptor2x2_Data_Memory_01.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688977433 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_01.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563688977433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lan1 " "Found entity 1: altsyncram_lan1" {  } { { "db/altsyncram_lan1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_lan1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688977565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688977565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lan1 adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\|altsyncram_lan1:auto_generated " "Elaborating entity \"altsyncram_lan1\" for hierarchy \"adaptor2x2_Data_Memory_01:data_memory_01\|altsyncram:the_altsyncram\|altsyncram_lan1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688977575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Data_Memory_10 adaptor2x2_Data_Memory_10:data_memory_10 " "Elaborating entity \"adaptor2x2_Data_Memory_10\" for hierarchy \"adaptor2x2_Data_Memory_10:data_memory_10\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "data_memory_10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688978032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688978071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688978075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Data_Memory_10.hex " "Parameter \"init_file\" = \"adaptor2x2_Data_Memory_10.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978075 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_10.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563688978075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_man1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_man1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_man1 " "Found entity 1: altsyncram_man1" {  } { { "db/altsyncram_man1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_man1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688978202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688978202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_man1 adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\|altsyncram_man1:auto_generated " "Elaborating entity \"altsyncram_man1\" for hierarchy \"adaptor2x2_Data_Memory_10:data_memory_10\|altsyncram:the_altsyncram\|altsyncram_man1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688978212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Data_Memory_11 adaptor2x2_Data_Memory_11:data_memory_11 " "Elaborating entity \"adaptor2x2_Data_Memory_11\" for hierarchy \"adaptor2x2_Data_Memory_11:data_memory_11\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "data_memory_11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688978668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688978708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688978714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Data_Memory_11.hex " "Parameter \"init_file\" = \"adaptor2x2_Data_Memory_11.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688978714 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Data_Memory_11.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563688978714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nan1 " "Found entity 1: altsyncram_nan1" {  } { { "db/altsyncram_nan1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_nan1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688978840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688978840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nan1 adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\|altsyncram_nan1:auto_generated " "Elaborating entity \"altsyncram_nan1\" for hierarchy \"adaptor2x2_Data_Memory_11:data_memory_11\|altsyncram:the_altsyncram\|altsyncram_nan1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688978850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Instruction_Memory_00 adaptor2x2_Instruction_Memory_00:instruction_memory_00 " "Elaborating entity \"adaptor2x2_Instruction_Memory_00\" for hierarchy \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "instruction_memory_00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688979313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688979354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688979360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Instruction_Memory_00.hex " "Parameter \"init_file\" = \"adaptor2x2_Instruction_Memory_00.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688979361 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_00.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563688979361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s3o1 " "Found entity 1: altsyncram_s3o1" {  } { { "db/altsyncram_s3o1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_s3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688979486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688979486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s3o1 adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\|altsyncram_s3o1:auto_generated " "Elaborating entity \"altsyncram_s3o1\" for hierarchy \"adaptor2x2_Instruction_Memory_00:instruction_memory_00\|altsyncram:the_altsyncram\|altsyncram_s3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688979497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Instruction_Memory_01 adaptor2x2_Instruction_Memory_01:instruction_memory_01 " "Elaborating entity \"adaptor2x2_Instruction_Memory_01\" for hierarchy \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "instruction_memory_01" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688979958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688979997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688980005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Instruction_Memory_01.hex " "Parameter \"init_file\" = \"adaptor2x2_Instruction_Memory_01.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980005 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_01.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563688980005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3o1 " "Found entity 1: altsyncram_t3o1" {  } { { "db/altsyncram_t3o1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_t3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688980131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688980131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3o1 adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\|altsyncram_t3o1:auto_generated " "Elaborating entity \"altsyncram_t3o1\" for hierarchy \"adaptor2x2_Instruction_Memory_01:instruction_memory_01\|altsyncram:the_altsyncram\|altsyncram_t3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688980142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Instruction_Memory_10 adaptor2x2_Instruction_Memory_10:instruction_memory_10 " "Elaborating entity \"adaptor2x2_Instruction_Memory_10\" for hierarchy \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "instruction_memory_10" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688980613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688980653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688980661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Instruction_Memory_10.hex " "Parameter \"init_file\" = \"adaptor2x2_Instruction_Memory_10.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688980661 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_10.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563688980661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3o1 " "Found entity 1: altsyncram_u3o1" {  } { { "db/altsyncram_u3o1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_u3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688980790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688980790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3o1 adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\|altsyncram_u3o1:auto_generated " "Elaborating entity \"altsyncram_u3o1\" for hierarchy \"adaptor2x2_Instruction_Memory_10:instruction_memory_10\|altsyncram:the_altsyncram\|altsyncram_u3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688980801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor2x2_Instruction_Memory_11 adaptor2x2_Instruction_Memory_11:instruction_memory_11 " "Elaborating entity \"adaptor2x2_Instruction_Memory_11\" for hierarchy \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "instruction_memory_11" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688981272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" "the_altsyncram" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688981311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688981321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram " "Instantiated megafunction \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adaptor2x2_Instruction_Memory_11.hex " "Parameter \"init_file\" = \"adaptor2x2_Instruction_Memory_11.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1563688981321 ""}  } { { "adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor2x2_Instruction_Memory_11.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1563688981321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3o1 " "Found entity 1: altsyncram_v3o1" {  } { { "db/altsyncram_v3o1.tdf" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/db/altsyncram_v3o1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563688981449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688981449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v3o1 adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\|altsyncram_v3o1:auto_generated " "Elaborating entity \"altsyncram_v3o1\" for hierarchy \"adaptor2x2_Instruction_Memory_11:instruction_memory_11\|altsyncram:the_altsyncram\|altsyncram_v3o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688981460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptor adaptor:adaptor_2x2_0 " "Elaborating entity \"adaptor\" for hierarchy \"adaptor:adaptor_2x2_0\"" {  } { { "adaptor2x2/synthesis/adaptor2x2.v" "adaptor_2x2_0" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/adaptor2x2.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688981931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syn_fifo adaptor:adaptor_2x2_0\|syn_fifo:f00 " "Elaborating entity \"syn_fifo\" for hierarchy \"adaptor:adaptor_2x2_0\|syn_fifo:f00\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor.v" "f00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688981946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 syn_fifo.v(53) " "Verilog HDL assignment warning at syn_fifo.v(53): truncated value with size 32 to match size of target (8)" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563688981947 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 syn_fifo.v(62) " "Verilog HDL assignment warning at syn_fifo.v(62): truncated value with size 32 to match size of target (8)" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563688981947 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 syn_fifo.v(82) " "Verilog HDL assignment warning at syn_fifo.v(82): truncated value with size 32 to match size of target (9)" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563688981947 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 syn_fifo.v(86) " "Verilog HDL assignment warning at syn_fifo.v(86): truncated value with size 32 to match size of target (9)" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1563688981947 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dp_ar_aw adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM " "Elaborating entity \"ram_dp_ar_aw\" for hierarchy \"adaptor:adaptor_2x2_0\|syn_fifo:f00\|ram_dp_ar_aw:DP_RAM\"" {  } { { "adaptor2x2/synthesis/submodules/syn_fifo.v" "DP_RAM" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/syn_fifo.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688981961 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "we_0 ram_dp_ar_aw.v(64) " "Verilog HDL Always Construct warning at ram_dp_ar_aw.v(64): variable \"we_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/ram_dp_ar_aw.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1563688981962 "|adaptor2x2|adaptor:adaptor_2x2_0|syn_fifo:f00|ram_dp_ar_aw:DP_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOC adaptor:adaptor_2x2_0\|NOC:n1 " "Elaborating entity \"NOC\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\"" {  } { { "adaptor2x2/synthesis/submodules/adaptor.v" "n1" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/adaptor.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688982052 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563688982072 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Data2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Data2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563688982072 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563688982072 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Sel2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Sel2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563688982072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Node adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00 " "Elaborating entity \"Node\" for hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\"" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "m00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688982120 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CurrentNode Node.vhd(77) " "Verilog HDL or VHDL warning at Node.vhd(77): object \"CurrentNode\" assigned a value but never read" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563688982121 "|adaptor2x2|adaptor:adaptor_2x2_0|NOC:n1|Node:m00"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "1 2 Node.vhd(114) " "VHDL expression error at Node.vhd(114): expression has 1 elements, but must have 2 elements" {  } { { "adaptor2x2/synthesis/submodules/Node.vhd" "" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/Node.vhd" 114 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1563688982122 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00 " "Can't elaborate user hierarchy \"adaptor:adaptor_2x2_0\|NOC:n1\|Node:m00\"" {  } { { "adaptor2x2/synthesis/submodules/NOC.vhd" "m00" { Text "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/adaptor2x2/synthesis/submodules/NOC.vhd" 383 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563688982122 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/output_files/Adaptor.map.smsg " "Generated suppressed messages file C:/Users/Mahdi2016/Desktop/ThesisProject/ThesisProject/QsysComponents/Adaptor_NoC_2x2/output_files/Adaptor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688982549 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563688989852 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 21 10:33:09 2019 " "Processing ended: Sun Jul 21 10:33:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563688989852 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563688989852 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563688989852 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563688989852 ""}
