{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645646192261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645646192274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 14:56:32 2022 " "Processing started: Wed Feb 23 14:56:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645646192274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645646192274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL4 -c Yongru_Pan_VHDL4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Yongru_Pan_VHDL4 -c Yongru_Pan_VHDL4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645646192274 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645646193173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.0/yongru_pan_vhdl3/yongru_pan_vhdl3_bcd_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /intelfpga_lite/18.0/yongru_pan_vhdl3/yongru_pan_vhdl3_bcd_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Yongru_Pan_VHDL3_BCD_behavioral-behavioral " "Found design unit 1: Yongru_Pan_VHDL3_BCD_behavioral-behavioral" {  } { { "../Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_BCD_behavioral.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_BCD_behavioral.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203103 ""} { "Info" "ISGN_ENTITY_NAME" "1 Yongru_Pan_VHDL3_BCD_behavioral " "Found entity 1: Yongru_Pan_VHDL3_BCD_behavioral" {  } { { "../Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_BCD_behavioral.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL3/Yongru_Pan_VHDL3_BCD_behavioral.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645646203103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/seven_segment_decoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203111 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/seven_segment_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645646203111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_arch " "Found design unit 1: full_adder-full_arch" {  } { { "full_adder.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203123 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/full_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645646203123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rca_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rca_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rca_structural-rca_struct_arch " "Found design unit 1: rca_structural-rca_struct_arch" {  } { { "rca_structural.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/rca_structural.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203131 ""} { "Info" "ISGN_ENTITY_NAME" "1 rca_structural " "Found entity 1: rca_structural" {  } { { "rca_structural.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/rca_structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645646203131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chenyi_xu_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chenyi_xu_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chenyi_xu_wrapper-wrapper_arch " "Found design unit 1: chenyi_xu_wrapper-wrapper_arch" {  } { { "chenyi_xu_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203139 ""} { "Info" "ISGN_ENTITY_NAME" "1 chenyi_xu_wrapper " "Found entity 1: chenyi_xu_wrapper" {  } { { "chenyi_xu_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645646203139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645646203139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chenyi_xu_wrapper " "Elaborating entity \"chenyi_xu_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645646203235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:stage0 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:stage0\"" {  } { { "chenyi_xu_wrapper.vhd" "stage0" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645646203292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Yongru_Pan_VHDL3_BCD_behavioral Yongru_Pan_VHDL3_BCD_behavioral:stage2 " "Elaborating entity \"Yongru_Pan_VHDL3_BCD_behavioral\" for hierarchy \"Yongru_Pan_VHDL3_BCD_behavioral:stage2\"" {  } { { "chenyi_xu_wrapper.vhd" "stage2" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645646203304 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[8\] GND " "Pin \"decoded_AplusB\[8\]\" is stuck at GND" {  } { { "chenyi_xu_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645646204154 "|chenyi_xu_wrapper|decoded_AplusB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[9\] GND " "Pin \"decoded_AplusB\[9\]\" is stuck at GND" {  } { { "chenyi_xu_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645646204154 "|chenyi_xu_wrapper|decoded_AplusB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decoded_AplusB\[13\] VCC " "Pin \"decoded_AplusB\[13\]\" is stuck at VCC" {  } { { "chenyi_xu_wrapper.vhd" "" { Text "C:/intelFPGA_lite/18.0/Yongru_Pan_VHDL4/chenyi_xu_wrapper.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645646204154 "|chenyi_xu_wrapper|decoded_AplusB[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645646204154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645646204266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645646204790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645646204790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645646204937 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645646204937 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645646204937 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645646204937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645646204958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 23 14:56:44 2022 " "Processing ended: Wed Feb 23 14:56:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645646204958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645646204958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645646204958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645646204958 ""}
