// Seed: 2849637564
`default_nettype wire
`define pp_6 0
`timescale 1ps / 1ps
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_9 0
`default_nettype id_2
`define pp_10 (  pp_11  ,  pp_12  )  0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  assign id_3 = id_1;
  logic id_4;
  assign id_4 = 1;
  assign id_4 = id_4;
  logic id_5;
endmodule
module module_1 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input logic id_5
);
  logic id_6;
  logic id_7 = id_6 || id_3 <= id_2, id_8;
endmodule
