Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/softwares/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 050626efd94d4d5ea6e2961871563d3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Decoder_TB_behav xil_defaultlib.Main_Decoder_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port op on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:15]
ERROR: [VRFC 10-426] cannot find port zero on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:16]
ERROR: [VRFC 10-426] cannot find port RegWrite on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:17]
ERROR: [VRFC 10-426] cannot find port MemWrite on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:18]
ERROR: [VRFC 10-426] cannot find port ResultSrc on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:19]
ERROR: [VRFC 10-426] cannot find port ALUSrc on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:20]
ERROR: [VRFC 10-426] cannot find port PCSrc on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:21]
ERROR: [VRFC 10-426] cannot find port ImmSrc on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:22]
ERROR: [VRFC 10-426] cannot find port ALUOp on this module [E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sim_2/new/tb_Main_Decoder.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
