Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA.v" in library work
Compiling verilog file "sine_wave_rom_do.v" in library work
Module <VGA> compiled
Compiling verilog file "Paddle.v" in library work
Module <sinewave_rom_do> compiled
Compiling verilog file "clk_divider.v" in library work
Module <Paddle> compiled
Compiling verilog file "ball.v" in library work
Module <clk_divider> compiled
Compiling verilog file "Main.v" in library work
Module <ball> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000001001100010010110100000"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000100110001001011010000"

Analyzing hierarchy for module <Paddle> in library <work>.

Analyzing hierarchy for module <ball> in library <work> with parameters.
	BALL_SIZE = "00000000000000000000000000000111"
	BLOCK_HEIGHT = "0000011110"
	BLOCK_SPACING_X = "0000101000"
	BLOCK_SPACING_Y = "0000010100"
	BLOCK_WIDTH = "0001010000"
	SCREEN_H = "00000000000000000000000111100000"
	SCREEN_W = "00000000000000000000001010000000"

Analyzing hierarchy for module <VGA> in library <work> with parameters.
	BALL_SIZE = "00000000000000000000000000000111"
	BLOCK_HEIGHT = "0000011110"
	BLOCK_SPACING_X = "0000101000"
	BLOCK_WIDTH = "0001010000"
	FIFTH_ROW_Y = "0011110000"
	FIRST_ROW_Y = "0000101000"
	FOURTH_ROW_Y = "0010111110"
	SECOND_ROW_Y = "0001011010"
	THIRD_ROW_Y = "0010001100"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000000000000101110101010"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000000000000101001100100"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000000000000100101000001"

Analyzing hierarchy for module <clk_divider> in library <work> with parameters.
	limit = "00000000000000000000011111001001"

Analyzing hierarchy for module <sinewave_rom_do> in library <work>.

WARNING:Xst:2591 - "Main.v" line 37: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Main.v" line 37: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
WARNING:Xst:863 - "Main.v" line 5: Name conflict (<rgb> and <RGB>, renaming rgb as rgb_rnm0).
Module <Main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
Analyzing module <clk_divider.1> in library <work>.
	limit = 32'b00000000001001100010010110100000
Module <clk_divider.1> is correct for synthesis.
 
Analyzing module <clk_divider.2> in library <work>.
	limit = 32'b00000000000100110001001011010000
Module <clk_divider.2> is correct for synthesis.
 
Analyzing module <Paddle> in library <work>.
Module <Paddle> is correct for synthesis.
 
Analyzing module <ball> in library <work>.
	BALL_SIZE = 32'sb00000000000000000000000000000111
	BLOCK_HEIGHT = 10'b0000011110
	BLOCK_SPACING_X = 10'b0000101000
	BLOCK_SPACING_Y = 10'b0000010100
	BLOCK_WIDTH = 10'b0001010000
	SCREEN_H = 32'sb00000000000000000000000111100000
	SCREEN_W = 32'sb00000000000000000000001010000000
Module <ball> is correct for synthesis.
 
Analyzing module <VGA> in library <work>.
	BALL_SIZE = 32'sb00000000000000000000000000000111
	BLOCK_HEIGHT = 10'b0000011110
	BLOCK_SPACING_X = 10'b0000101000
	BLOCK_WIDTH = 10'b0001010000
	FIFTH_ROW_Y = 10'b0011110000
	FIRST_ROW_Y = 10'b0000101000
	FOURTH_ROW_Y = 10'b0010111110
	SECOND_ROW_Y = 10'b0001011010
	THIRD_ROW_Y = 10'b0010001100
Module <VGA> is correct for synthesis.
 
Analyzing module <clk_divider.3> in library <work>.
	limit = 32'b00000000000000000000101110101010
Module <clk_divider.3> is correct for synthesis.
 
Analyzing module <clk_divider.4> in library <work>.
	limit = 32'b00000000000000000000101001100100
Module <clk_divider.4> is correct for synthesis.
 
Analyzing module <clk_divider.5> in library <work>.
	limit = 32'b00000000000000000000100101000001
Module <clk_divider.5> is correct for synthesis.
 
Analyzing module <clk_divider.6> in library <work>.
	limit = 32'b00000000000000000000011111001001
Module <clk_divider.6> is correct for synthesis.
 
Analyzing module <sinewave_rom_do> in library <work>.
Module <sinewave_rom_do> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <ball> has a constant value of 1100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <VGA> has a constant value of 01100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<0>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<1>> in unit <VGA> has a constant value of 0010100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<2>> in unit <VGA> has a constant value of 0100011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<3>> in unit <VGA> has a constant value of 0110010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<4>> in unit <VGA> has a constant value of 1000001000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<5>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<6>> in unit <VGA> has a constant value of 0010100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<7>> in unit <VGA> has a constant value of 0100011000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<8>> in unit <VGA> has a constant value of 0110010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<9>> in unit <VGA> has a constant value of 1000001000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<10>> in unit <VGA> has a constant value of 0010100000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_x<11>> in unit <VGA> has a constant value of 0110010000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<0>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<1>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<2>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<3>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<4>> in unit <VGA> has a constant value of 0000101000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<5>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<6>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<7>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<8>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<9>> in unit <VGA> has a constant value of 0001011010 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<10>> in unit <VGA> has a constant value of 0010001100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <data_y<11>> in unit <VGA> has a constant value of 0010001100 during circuit operation. The register is replaced by logic.

Synthesizing Unit <clk_divider_1>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_1$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_1> synthesized.


Synthesizing Unit <clk_divider_2>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_2$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_2> synthesized.


Synthesizing Unit <Paddle>.
    Related source file is "Paddle.v".
    Found 10-bit register for signal <position>.
    Found 10-bit comparator greater for signal <position$cmp_gt0000> created at line 19.
    Found 10-bit comparator less for signal <position$cmp_lt0000> created at line 22.
    Found 10-bit addsub for signal <position$share0000>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <Paddle> synthesized.


Synthesizing Unit <ball>.
    Related source file is "ball.v".
WARNING:Xst:646 - Signal <win> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <p_sound> equivalent to <erase_e> has been removed
    Found 1-bit register for signal <play_sound2>.
    Found 12-bit subtractor for signal <$sub0000> created at line 73.
    Found 12-bit subtractor for signal <$sub0001> created at line 86.
    Found 12-bit register for signal <active>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 412.
    Found 10-bit register for signal <ball_dx>.
    Found 10-bit register for signal <ball_dy>.
    Found 10-bit up accumulator for signal <ball_x>.
    Found 10-bit up accumulator for signal <ball_y>.
    Found 1-bit register for signal <erase_e>.
    Found 6-bit register for signal <erase_pos>.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0000> created at line 73.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0001> created at line 73.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0002> created at line 73.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0003> created at line 86.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0004> created at line 86.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0005> created at line 86.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0006> created at line 101.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0007> created at line 101.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0008> created at line 113.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0009> created at line 129.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0010> created at line 129.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0011> created at line 141.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0012> created at line 157.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0013> created at line 157.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0014> created at line 169.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0015> created at line 185.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0016> created at line 185.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0017> created at line 197.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0018> created at line 212.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0019> created at line 223.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0020> created at line 223.
    Found 10-bit comparator greatequal for signal <erase_pos$cmp_ge0021> created at line 351.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0022> created at line 363.
    Found 12-bit comparator greatequal for signal <erase_pos$cmp_ge0023> created at line 363.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0000> created at line 73.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0001> created at line 73.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0002> created at line 73.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0003> created at line 86.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0004> created at line 86.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0005> created at line 86.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0006> created at line 101.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0007> created at line 101.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0008> created at line 113.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0009> created at line 129.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0010> created at line 129.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0011> created at line 141.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0012> created at line 157.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0013> created at line 157.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0014> created at line 169.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0015> created at line 185.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0016> created at line 185.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0017> created at line 197.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0018> created at line 212.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0019> created at line 223.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0020> created at line 223.
    Found 10-bit comparator lessequal for signal <erase_pos$cmp_le0021> created at line 351.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0022> created at line 363.
    Found 11-bit comparator lessequal for signal <erase_pos$cmp_le0023> created at line 363.
    Found 10-bit adder for signal <old_ball_dx_11$addsub0000>.
    Found 11-bit comparator greater for signal <old_ball_dx_11$cmp_gt0000> created at line 129.
    Found 11-bit comparator greater for signal <old_ball_dx_11$cmp_gt0001> created at line 129.
    Found 12-bit comparator less for signal <old_ball_dx_11$cmp_lt0000> created at line 129.
    Found 12-bit comparator less for signal <old_ball_dx_11$cmp_lt0001> created at line 129.
    Found 10-bit adder for signal <old_ball_dx_13$addsub0000>.
    Found 11-bit comparator greater for signal <old_ball_dx_13$cmp_gt0000> created at line 157.
    Found 11-bit comparator greater for signal <old_ball_dx_13$cmp_gt0001> created at line 157.
    Found 12-bit comparator less for signal <old_ball_dx_13$cmp_lt0000> created at line 157.
    Found 12-bit comparator less for signal <old_ball_dx_13$cmp_lt0001> created at line 157.
    Found 10-bit adder for signal <old_ball_dx_15$addsub0000>.
    Found 11-bit comparator greater for signal <old_ball_dx_15$cmp_gt0000> created at line 185.
    Found 11-bit comparator greater for signal <old_ball_dx_15$cmp_gt0001> created at line 185.
    Found 12-bit comparator less for signal <old_ball_dx_15$cmp_lt0000> created at line 185.
    Found 12-bit comparator less for signal <old_ball_dx_15$cmp_lt0001> created at line 185.
    Found 10-bit adder for signal <old_ball_dx_17$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dx_17$cmp_gt0000> created at line 212.
    Found 10-bit comparator less for signal <old_ball_dx_17$cmp_lt0000> created at line 212.
    Found 10-bit adder for signal <old_ball_dx_19$addsub0000>.
    Found 10-bit adder for signal <old_ball_dx_21$addsub0000>.
    Found 10-bit adder for signal <old_ball_dx_23$addsub0000>.
    Found 10-bit adder for signal <old_ball_dx_25$addsub0000>.
    Found 10-bit adder for signal <old_ball_dx_32$addsub0000>.
    Found 10-bit adder for signal <old_ball_dx_5$addsub0000>.
    Found 10-bit comparator greatequal for signal <old_ball_dx_5$cmp_ge0000> created at line 51.
    Found 10-bit comparator lessequal for signal <old_ball_dx_5$cmp_le0000> created at line 51.
    Found 10-bit adder for signal <old_ball_dx_7$addsub0000>.
    Found 10-bit adder carry out for signal <old_ball_dx_7$addsub0001> created at line 73.
    Found 10-bit comparator greater for signal <old_ball_dx_7$cmp_gt0000> created at line 73.
    Found 11-bit comparator greater for signal <old_ball_dx_7$cmp_gt0001> created at line 73.
    Found 11-bit comparator greater for signal <old_ball_dx_7$cmp_gt0002> created at line 73.
    Found 10-bit comparator less for signal <old_ball_dx_7$cmp_lt0000> created at line 73.
    Found 12-bit comparator less for signal <old_ball_dx_7$cmp_lt0001> created at line 73.
    Found 12-bit comparator less for signal <old_ball_dx_7$cmp_lt0002> created at line 73.
    Found 10-bit adder for signal <old_ball_dx_9$addsub0000>.
    Found 11-bit comparator greater for signal <old_ball_dx_9$cmp_gt0000> created at line 101.
    Found 11-bit comparator greater for signal <old_ball_dx_9$cmp_gt0001> created at line 101.
    Found 12-bit comparator less for signal <old_ball_dx_9$cmp_lt0000> created at line 101.
    Found 12-bit comparator less for signal <old_ball_dx_9$cmp_lt0001> created at line 101.
    Found 10-bit adder for signal <old_ball_dy_10$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dy_10$cmp_gt0000> created at line 113.
    Found 10-bit comparator less for signal <old_ball_dy_10$cmp_lt0000> created at line 113.
    Found 10-bit adder for signal <old_ball_dy_12$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dy_12$cmp_gt0000> created at line 141.
    Found 10-bit comparator less for signal <old_ball_dy_12$cmp_lt0000> created at line 141.
    Found 10-bit adder for signal <old_ball_dy_14$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dy_14$cmp_gt0000> created at line 169.
    Found 10-bit comparator less for signal <old_ball_dy_14$cmp_lt0000> created at line 169.
    Found 10-bit adder for signal <old_ball_dy_16$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dy_16$cmp_gt0000> created at line 197.
    Found 10-bit comparator less for signal <old_ball_dy_16$cmp_lt0000> created at line 197.
    Found 10-bit adder for signal <old_ball_dy_18$addsub0000>.
    Found 11-bit comparator greater for signal <old_ball_dy_18$cmp_gt0000> created at line 223.
    Found 11-bit comparator greater for signal <old_ball_dy_18$cmp_gt0001> created at line 223.
    Found 12-bit comparator less for signal <old_ball_dy_18$cmp_lt0000> created at line 223.
    Found 12-bit comparator less for signal <old_ball_dy_18$cmp_lt0001> created at line 223.
    Found 10-bit adder for signal <old_ball_dy_20$addsub0000>.
    Found 10-bit adder for signal <old_ball_dy_22$addsub0000>.
    Found 10-bit adder for signal <old_ball_dy_24$addsub0000>.
    Found 10-bit adder for signal <old_ball_dy_26$addsub0000>.
    Found 10-bit adder for signal <old_ball_dy_27$addsub0000>.
    Found 11-bit comparator greater for signal <old_ball_dy_27$cmp_gt0000> created at line 363.
    Found 11-bit comparator greater for signal <old_ball_dy_27$cmp_gt0001> created at line 363.
    Found 12-bit comparator less for signal <old_ball_dy_27$cmp_lt0000> created at line 363.
    Found 12-bit comparator less for signal <old_ball_dy_27$cmp_lt0001> created at line 363.
    Found 10-bit adder for signal <old_ball_dy_28$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dy_28$cmp_gt0000> created at line 379.
    Found 10-bit comparator less for signal <old_ball_dy_28$cmp_lt0000> created at line 379.
    Found 10-bit adder for signal <old_ball_dy_30$addsub0000>.
    Found 10-bit adder for signal <old_ball_dy_33$addsub0000>.
    Found 11-bit comparator greatequal for signal <old_ball_dy_33$cmp_ge0000> created at line 412.
    Found 10-bit comparator greater for signal <old_ball_dy_33$cmp_gt0000> created at line 412.
    Found 11-bit comparator less for signal <old_ball_dy_33$cmp_lt0000> created at line 412.
    Found 12-bit comparator less for signal <old_ball_dy_33$cmp_lt0001> created at line 412.
    Found 10-bit comparator lessequal for signal <old_ball_dy_4$cmp_le0000> created at line 56.
    Found 10-bit adder for signal <old_ball_dy_6$addsub0000>.
    Found 10-bit comparator greater for signal <old_ball_dy_6$cmp_gt0000> created at line 63.
    Found 10-bit adder for signal <old_ball_dy_8$addsub0000>.
    Found 10-bit adder carry out for signal <old_ball_dy_8$addsub0001> created at line 86.
    Found 10-bit comparator greater for signal <old_ball_dy_8$cmp_gt0000> created at line 86.
    Found 11-bit comparator greater for signal <old_ball_dy_8$cmp_gt0001> created at line 86.
    Found 11-bit comparator greater for signal <old_ball_dy_8$cmp_gt0002> created at line 86.
    Found 10-bit comparator less for signal <old_ball_dy_8$cmp_lt0000> created at line 86.
    Found 12-bit comparator less for signal <old_ball_dy_8$cmp_lt0001> created at line 86.
    Found 12-bit comparator less for signal <old_ball_dy_8$cmp_lt0002> created at line 86.
    Found 11-bit comparator less for signal <play_sound2$cmp_lt0000> created at line 412.
    Summary:
	inferred   2 Accumulator(s).
	inferred  40 D-type flip-flop(s).
	inferred  32 Adder/Subtractor(s).
	inferred 105 Comparator(s).
Unit <ball> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "VGA.v".
WARNING:Xst:647 - Input <erase_pos<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rgb_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <vsync>.
    Found 3-bit register for signal <RGB>.
    Found 1-bit register for signal <hsync>.
    Found 12-bit register for signal <active>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 107.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 103.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 103.
    Found 10-bit register for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 93.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 93.
    Found 10-bit adder for signal <old_hcount_35$addsub0000> created at line 83.
    Found 10-bit adder for signal <old_vcount_34$addsub0000> created at line 79.
    Found 10-bit adder for signal <RGB$addsub0000> created at line 169.
    Found 10-bit adder for signal <RGB$addsub0001> created at line 169.
    Found 10-bit adder for signal <RGB$addsub0002> created at line 164.
    Found 10-bit adder for signal <RGB$addsub0003> created at line 164.
    Found 10-bit adder for signal <RGB$addsub0004> created at line 159.
    Found 10-bit adder for signal <RGB$addsub0005> created at line 159.
    Found 10-bit adder for signal <RGB$addsub0006> created at line 154.
    Found 10-bit adder for signal <RGB$addsub0007> created at line 154.
    Found 10-bit adder for signal <RGB$addsub0008> created at line 149.
    Found 10-bit adder for signal <RGB$addsub0009> created at line 149.
    Found 10-bit adder for signal <RGB$addsub0010> created at line 144.
    Found 10-bit adder for signal <RGB$addsub0011> created at line 144.
    Found 10-bit adder for signal <RGB$addsub0012> created at line 139.
    Found 10-bit adder for signal <RGB$addsub0013> created at line 139.
    Found 10-bit adder for signal <RGB$addsub0014> created at line 133.
    Found 10-bit adder for signal <RGB$addsub0015> created at line 133.
    Found 10-bit adder for signal <RGB$addsub0016> created at line 128.
    Found 10-bit adder for signal <RGB$addsub0017> created at line 128.
    Found 10-bit adder for signal <RGB$addsub0018> created at line 123.
    Found 10-bit adder for signal <RGB$addsub0019> created at line 123.
    Found 10-bit adder for signal <RGB$addsub0020> created at line 118.
    Found 10-bit adder for signal <RGB$addsub0021> created at line 118.
    Found 10-bit adder for signal <RGB$addsub0022> created at line 113.
    Found 10-bit adder for signal <RGB$addsub0023> created at line 113.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 169.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 169.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0002> created at line 164.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0003> created at line 164.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0004> created at line 159.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0005> created at line 159.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0006> created at line 154.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0007> created at line 154.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0008> created at line 149.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0009> created at line 149.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0010> created at line 144.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0011> created at line 144.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0012> created at line 139.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0013> created at line 139.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0014> created at line 133.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0015> created at line 133.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0016> created at line 128.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0017> created at line 128.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0018> created at line 123.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0019> created at line 123.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0020> created at line 118.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0021> created at line 118.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0022> created at line 113.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0023> created at line 113.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0024> created at line 103.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0025> created at line 103.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0000> created at line 107.
    Found 10-bit comparator greater for signal <RGB$cmp_gt0001> created at line 107.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0000> created at line 169.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0001> created at line 169.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0002> created at line 164.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0003> created at line 164.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0004> created at line 159.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0005> created at line 159.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0006> created at line 154.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0007> created at line 154.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0008> created at line 149.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0009> created at line 149.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0010> created at line 144.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0011> created at line 144.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0012> created at line 139.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0013> created at line 139.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0014> created at line 133.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0015> created at line 133.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0016> created at line 128.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0017> created at line 128.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0018> created at line 123.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0019> created at line 123.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0020> created at line 118.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0021> created at line 118.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0022> created at line 113.
    Found 10-bit comparator lessequal for signal <RGB$cmp_le0023> created at line 113.
    Found 11-bit comparator lessequal for signal <RGB$cmp_le0024> created at line 103.
    Found 11-bit comparator lessequal for signal <RGB$cmp_le0025> created at line 103.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 100.
    Found 10-bit comparator less for signal <RGB$cmp_lt0001> created at line 100.
    Found 10-bit comparator less for signal <RGB$cmp_lt0002> created at line 107.
    Found 11-bit comparator less for signal <RGB$cmp_lt0003> created at line 107.
    Found 10-bit register for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 86.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 86.
    Summary:
	inferred  37 D-type flip-flop(s).
	inferred  29 Adder/Subtractor(s).
	inferred  62 Comparator(s).
Unit <VGA> synthesized.


Synthesizing Unit <clk_divider_3>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_36$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_3> synthesized.


Synthesizing Unit <clk_divider_4>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_37$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_4> synthesized.


Synthesizing Unit <clk_divider_5>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_38$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_5> synthesized.


Synthesizing Unit <clk_divider_6>.
    Related source file is "clk_divider.v".
    Found 1-bit register for signal <clk_buf>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <old_counter_39$add0000> created at line 14.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <clk_divider_6> synthesized.


Synthesizing Unit <sinewave_rom_do>.
    Related source file is "sine_wave_rom_do.v".
    Found 32x4-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <sinewave_rom_do> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:647 - Input <clk_audio> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mi_nota> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <vcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <data> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <clk_out_sol> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_out_mi> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <address_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit up counter for signal <address_audio>.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Main> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 68
 10-bit adder                                          : 53
 10-bit adder carry out                                : 6
 10-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 32-bit adder                                          : 6
# Counters                                             : 7
 32-bit up counter                                     : 6
 5-bit up counter                                      : 1
# Accumulators                                         : 2
 10-bit up accumulator                                 : 2
# Registers                                            : 42
 1-bit register                                        : 35
 10-bit register                                       : 5
 3-bit register                                        : 1
 6-bit register                                        : 1
# Comparators                                          : 169
 10-bit comparator greatequal                          : 37
 10-bit comparator greater                             : 13
 10-bit comparator less                                : 14
 10-bit comparator lessequal                           : 34
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 16
 11-bit comparator less                                : 3
 11-bit comparator lessequal                           : 18
 12-bit comparator greatequal                          : 16
 12-bit comparator less                                : 17

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <clk_mi> is unconnected in block <Main>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clk_sol> is unconnected in block <Main>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <erase_pos_4> in Unit <bola> is equivalent to the following FF/Latch, which will be removed : <erase_pos_5> 
WARNING:Xst:2677 - Node <erase_pos_4> of sequential type is unconnected in block <bola>.
WARNING:Xst:2404 -  FFs/Latches <erase_pos<5:4>> (without init value) have a constant value of 0 in block <ball>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 68
 10-bit adder                                          : 53
 10-bit adder carry out                                : 6
 10-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 32-bit adder                                          : 6
# Counters                                             : 7
 32-bit up counter                                     : 6
 5-bit up counter                                      : 1
# Accumulators                                         : 2
 10-bit up accumulator                                 : 2
# Registers                                            : 92
 Flip-Flops                                            : 92
# Comparators                                          : 169
 10-bit comparator greatequal                          : 37
 10-bit comparator greater                             : 13
 10-bit comparator less                                : 14
 10-bit comparator lessequal                           : 34
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 16
 11-bit comparator less                                : 3
 11-bit comparator lessequal                           : 18
 12-bit comparator greatequal                          : 16
 12-bit comparator less                                : 17

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clk_mi/clk_buf> of sequential type is unconnected in block <Main>.
WARNING:Xst:2677 - Node <clk_sol/clk_buf> of sequential type is unconnected in block <Main>.
INFO:Xst:1901 - Instance vga_clock_dcm in unit Main of type DCM has been replaced by DCM_SP

Optimizing unit <Main> ...

Optimizing unit <Paddle> ...

Optimizing unit <ball> ...

Optimizing unit <VGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 243
 Flip-Flops                                            : 243

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 3184
#      GND                         : 1
#      INV                         : 94
#      LUT1                        : 332
#      LUT2                        : 136
#      LUT2_D                      : 18
#      LUT2_L                      : 1
#      LUT3                        : 313
#      LUT3_D                      : 25
#      LUT3_L                      : 16
#      LUT4                        : 642
#      LUT4_D                      : 69
#      LUT4_L                      : 7
#      MULT_AND                    : 5
#      MUXCY                       : 845
#      MUXF5                       : 40
#      VCC                         : 1
#      XORCY                       : 639
# FlipFlops/Latches                : 243
#      FD                          : 35
#      FDE                         : 8
#      FDR                         : 150
#      FDRS                        : 1
#      FDS                         : 34
#      FDSE                        : 15
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 13
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 9
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      860  out of   4656    18%  
 Number of Slice Flip Flops:            243  out of   9312     2%  
 Number of 4 input LUTs:               1653  out of   9312    17%  
 Number of IOs:                          15
 Number of bonded IOBs:                  13  out of    190     6%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50mhz                           | IBUFG+BUFG             | 133   |
temp                               | NONE(address_audio_1)  | 5     |
clk_paddle_p/clk_buf               | NONE(pd/position_9)    | 10    |
clk_ball_divider/clk_buf1          | BUFG                   | 58    |
clk50mhz                           | vga_clock_dcm:CLKFX    | 37    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 34.885ns (Maximum Frequency: 28.665MHz)
   Minimum input arrival time before clock: 12.837ns
   Maximum output required time after clock: 5.875ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50mhz'
  Clock period: 7.833ns (frequency: 127.663MHz)
  Total number of paths / destination ports: 131318 / 294
-------------------------------------------------------------------------
Delay:               7.833ns (Levels of Logic = 33)
  Source:            clk_paddle_p/counter_1 (FF)
  Destination:       clk_paddle_p/counter_0 (FF)
  Source Clock:      clk50mhz rising
  Destination Clock: clk50mhz rising

  Data Path: clk_paddle_p/counter_1 to clk_paddle_p/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  clk_paddle_p/counter_1 (clk_paddle_p/counter_1)
     LUT1:I0->O            1   0.612   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<1>_rt (clk_paddle_p/Madd_old_counter_1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<1> (clk_paddle_p/Madd_old_counter_1_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<2> (clk_paddle_p/Madd_old_counter_1_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<3> (clk_paddle_p/Madd_old_counter_1_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<4> (clk_paddle_p/Madd_old_counter_1_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<5> (clk_paddle_p/Madd_old_counter_1_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<6> (clk_paddle_p/Madd_old_counter_1_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<7> (clk_paddle_p/Madd_old_counter_1_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<8> (clk_paddle_p/Madd_old_counter_1_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<9> (clk_paddle_p/Madd_old_counter_1_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<10> (clk_paddle_p/Madd_old_counter_1_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<11> (clk_paddle_p/Madd_old_counter_1_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<12> (clk_paddle_p/Madd_old_counter_1_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<13> (clk_paddle_p/Madd_old_counter_1_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<14> (clk_paddle_p/Madd_old_counter_1_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<15> (clk_paddle_p/Madd_old_counter_1_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<16> (clk_paddle_p/Madd_old_counter_1_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<17> (clk_paddle_p/Madd_old_counter_1_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<18> (clk_paddle_p/Madd_old_counter_1_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<19> (clk_paddle_p/Madd_old_counter_1_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<20> (clk_paddle_p/Madd_old_counter_1_add0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<21> (clk_paddle_p/Madd_old_counter_1_add0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  clk_paddle_p/Madd_old_counter_1_add0000_cy<22> (clk_paddle_p/Madd_old_counter_1_add0000_cy<22>)
     XORCY:CI->O           1   0.699   0.509  clk_paddle_p/Madd_old_counter_1_add0000_xor<23> (clk_paddle_p/old_counter_1_add0000<23>)
     LUT4:I0->O            1   0.612   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_lut<0> (clk_paddle_p/clk_buf_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<0> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<1> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<2> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<3> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<4> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<5> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<6> (clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<6>)
     MUXCY:CI->O          33   0.289   1.073  clk_paddle_p/clk_buf_cmp_eq00001_wg_cy<7> (clk_paddle_p/clk_buf_cmp_eq0000)
     FDR:R                     0.795          clk_paddle_p/counter_0
    ----------------------------------------
    Total                      7.833ns (5.719ns logic, 2.114ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'temp'
  Clock period: 2.641ns (frequency: 378.666MHz)
  Total number of paths / destination ports: 19 / 5
-------------------------------------------------------------------------
Delay:               2.641ns (Levels of Logic = 2)
  Source:            address_audio_0 (FF)
  Destination:       address_audio_4 (FF)
  Source Clock:      temp rising
  Destination Clock: temp rising

  Data Path: address_audio_0 to address_audio_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             12   0.514   0.969  address_audio_0 (address_audio_0)
     LUT4:I0->O            1   0.612   0.000  Result<4>12 (Result<4>12)
     MUXF5:I0->O           1   0.278   0.000  Result<4>1_f5 (Result<4>1)
     FD:D                      0.268          address_audio_4
    ----------------------------------------
    Total                      2.641ns (1.672ns logic, 0.969ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_paddle_p/clk_buf'
  Clock period: 7.641ns (frequency: 130.881MHz)
  Total number of paths / destination ports: 950 / 10
-------------------------------------------------------------------------
Delay:               7.641ns (Levels of Logic = 15)
  Source:            pd/position_7 (FF)
  Destination:       pd/position_9 (FF)
  Source Clock:      clk_paddle_p/clk_buf rising
  Destination Clock: clk_paddle_p/clk_buf rising

  Data Path: pd/position_7 to pd/position_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.514   0.902  pd/position_7 (pd/position_7)
     LUT4:I0->O            1   0.612   0.000  pd/position_cmp_gt0000291 (pd/position_cmp_gt0000291)
     MUXF5:I0->O           1   0.278   0.387  pd/position_cmp_gt000029_f5 (pd/position_cmp_gt000029)
     LUT4:I2->O           12   0.612   0.969  pd/position_cmp_gt0000234 (pd/position_cmp_gt0000)
     LUT4:I0->O            1   0.612   0.000  pd/Maddsub_position_share0000_lut<0> (pd/Maddsub_position_share0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  pd/Maddsub_position_share0000_cy<0> (pd/Maddsub_position_share0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<1> (pd/Maddsub_position_share0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<2> (pd/Maddsub_position_share0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<3> (pd/Maddsub_position_share0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<4> (pd/Maddsub_position_share0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<5> (pd/Maddsub_position_share0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<6> (pd/Maddsub_position_share0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  pd/Maddsub_position_share0000_cy<7> (pd/Maddsub_position_share0000_cy<7>)
     MUXCY:CI->O           0   0.051   0.000  pd/Maddsub_position_share0000_cy<8> (pd/Maddsub_position_share0000_cy<8>)
     XORCY:CI->O           1   0.699   0.360  pd/Maddsub_position_share0000_xor<9> (pd/position_share0000<9>)
     LUT4:I3->O            1   0.612   0.000  pd/position_mux0000<9>1 (pd/position_mux0000<9>)
     FD:D                      0.268          pd/position_9
    ----------------------------------------
    Total                      7.641ns (5.023ns logic, 2.618ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_ball_divider/clk_buf1'
  Clock period: 34.885ns (frequency: 28.665MHz)
  Total number of paths / destination ports: 799046784182 / 63
-------------------------------------------------------------------------
Delay:               34.885ns (Levels of Logic = 45)
  Source:            bola/ball_y_1 (FF)
  Destination:       bola/ball_y_9 (FF)
  Source Clock:      clk_ball_divider/clk_buf1 rising
  Destination Clock: clk_ball_divider/clk_buf1 rising

  Data Path: bola/ball_y_1 to bola/ball_y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             10   0.514   0.902  bola/ball_y_1 (bola/ball_y_1)
     LUT1:I0->O            1   0.612   0.000  bola/Msub__sub0001_cy<1>_rt (bola/Msub__sub0001_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  bola/Msub__sub0001_cy<1> (bola/Msub__sub0001_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  bola/Msub__sub0001_cy<2> (bola/Msub__sub0001_cy<2>)
     XORCY:CI->O           7   0.699   0.754  bola/Msub__sub0001_xor<3> (bola/_sub0001<3>)
     LUT3:I0->O            1   0.612   0.509  bola/old_ball_dy_8_cmp_lt000118 (bola/old_ball_dy_8_cmp_lt000118)
     LUT4:I0->O            5   0.612   0.541  bola/erase_pos_and0001_SW0 (N32)
     LUT4_D:I3->O          8   0.612   0.646  bola/old_ball_dy_8_or0000_1 (bola/old_ball_dy_8_or00001)
     LUT4:I3->O            1   0.612   0.000  bola/_old_ball_dy_8<0>1 (bola/_old_ball_dy_8<0>1)
     MUXCY:S->O            1   0.404   0.000  bola/Madd_old_ball_dy_10_addsub0000_cy<0> (bola/Madd_old_ball_dy_10_addsub0000_cy<0>)
     XORCY:CI->O           3   0.699   0.481  bola/Madd_old_ball_dy_10_addsub0000_xor<1> (bola/old_ball_dy_10_addsub0000<1>)
     LUT3:I2->O            1   0.612   0.000  bola/Madd_old_ball_dy_12_not0000<1>1 (bola/Madd_old_ball_dy_12_not0000<1>)
     MUXCY:S->O            1   0.404   0.000  bola/Madd_old_ball_dy_12_addsub0000_cy<1> (bola/Madd_old_ball_dy_12_addsub0000_cy<1>)
     XORCY:CI->O           2   0.699   0.410  bola/Madd_old_ball_dy_12_addsub0000_xor<2> (bola/old_ball_dy_12_addsub0000<2>)
     LUT3:I2->O            1   0.612   0.000  bola/Madd_old_ball_dy_14_not0000<2> (bola/Madd_old_ball_dy_14_not0000<2>)
     MUXCY:S->O            1   0.404   0.000  bola/Madd_old_ball_dy_14_addsub0000_cy<2> (bola/Madd_old_ball_dy_14_addsub0000_cy<2>)
     XORCY:CI->O           2   0.699   0.383  bola/Madd_old_ball_dy_14_addsub0000_xor<3> (bola/old_ball_dy_14_addsub0000<3>)
     LUT4:I3->O            1   0.612   0.000  bola/Madd_old_ball_dy_16_not0000<3>1 (bola/Madd_old_ball_dy_16_not0000<3>)
     MUXCY:S->O            1   0.404   0.000  bola/Madd_old_ball_dy_16_addsub0000_cy<3> (bola/Madd_old_ball_dy_16_addsub0000_cy<3>)
     XORCY:CI->O           3   0.699   0.454  bola/Madd_old_ball_dy_16_addsub0000_xor<4> (bola/old_ball_dy_16_addsub0000<4>)
     LUT4:I3->O            1   0.612   0.000  bola/Madd_old_ball_dy_18_not0000<4>1 (bola/Madd_old_ball_dy_18_not0000<4>)
     MUXCY:S->O            1   0.404   0.000  bola/Madd_old_ball_dy_18_addsub0000_cy<4> (bola/Madd_old_ball_dy_18_addsub0000_cy<4>)
     XORCY:CI->O           2   0.699   0.383  bola/Madd_old_ball_dy_18_addsub0000_xor<5> (bola/old_ball_dy_18_addsub0000<5>)
     LUT4:I3->O            1   0.612   0.000  bola/Madd_old_ball_dy_20_not0000<5> (bola/Madd_old_ball_dy_20_not0000<5>)
     MUXCY:S->O            1   0.404   0.000  bola/Madd_old_ball_dy_20_addsub0000_cy<5> (bola/Madd_old_ball_dy_20_addsub0000_cy<5>)
     XORCY:CI->O           2   0.699   0.383  bola/Madd_old_ball_dy_20_addsub0000_xor<6> (bola/old_ball_dy_20_addsub0000<6>)
     LUT4:I3->O            1   0.612   0.000  bola/Madd_old_ball_dy_22_not0000<6>1 (bola/Madd_old_ball_dy_22_not0000<6>)
     MUXCY:S->O            1   0.404   0.000  bola/Madd_old_ball_dy_22_addsub0000_cy<6> (bola/Madd_old_ball_dy_22_addsub0000_cy<6>)
     XORCY:CI->O           3   0.699   0.481  bola/Madd_old_ball_dy_22_addsub0000_xor<7> (bola/old_ball_dy_22_addsub0000<7>)
     LUT3:I2->O            1   0.612   0.000  bola/Madd_old_ball_dy_24_not0000<7>1 (bola/Madd_old_ball_dy_24_not0000<7>)
     MUXCY:S->O            1   0.404   0.000  bola/Madd_old_ball_dy_24_addsub0000_cy<7> (bola/Madd_old_ball_dy_24_addsub0000_cy<7>)
     XORCY:CI->O           2   0.699   0.383  bola/Madd_old_ball_dy_24_addsub0000_xor<8> (bola/old_ball_dy_24_addsub0000<8>)
     LUT4:I3->O            1   0.612   0.000  bola/Madd_old_ball_dy_26_not0000<8> (bola/Madd_old_ball_dy_26_not0000<8>)
     MUXCY:S->O            0   0.404   0.000  bola/Madd_old_ball_dy_26_addsub0000_cy<8> (bola/Madd_old_ball_dy_26_addsub0000_cy<8>)
     XORCY:CI->O           2   0.699   0.383  bola/Madd_old_ball_dy_26_addsub0000_xor<9> (bola/old_ball_dy_26_addsub0000<9>)
     LUT4:I3->O            0   0.612   0.000  bola/Madd_old_ball_dy_27_not0000<9>1 (bola/Madd_old_ball_dy_27_not0000<9>)
     XORCY:LI->O           2   0.458   0.410  bola/Madd_old_ball_dy_27_addsub0000_xor<9> (bola/old_ball_dy_27_addsub0000<9>)
     LUT3:I2->O            0   0.612   0.000  bola/Madd_old_ball_dy_28_not0000<9>1 (bola/Madd_old_ball_dy_28_not0000<9>)
     XORCY:LI->O           4   0.458   0.502  bola/Madd_old_ball_dy_28_addsub0000_xor<9> (bola/old_ball_dy_28_addsub0000<9>)
     LUT4:I3->O            0   0.612   0.000  bola/Madd_old_ball_dy_30_not0000<9>1 (bola/Madd_old_ball_dy_30_not0000<9>)
     XORCY:LI->O           2   0.458   0.410  bola/Madd_old_ball_dy_30_addsub0000_xor<9> (bola/old_ball_dy_30_addsub0000<9>)
     LUT3:I2->O            1   0.612   0.000  bola/_old_ball_dy_30<9>_f5_G (N317)
     MUXF5:I1->O           3   0.278   0.481  bola/_old_ball_dy_30<9>_f5 (bola/_old_ball_dy_30<9>)
     LUT3:I2->O            1   0.612   0.387  bola/_old_ball_dy_33<9>1_SW1 (N251)
     LUT4:I2->O            0   0.612   0.000  bola/Maccum_ball_y_lut<9> (bola/Maccum_ball_y_lut<9>)
     XORCY:LI->O           1   0.458   0.000  bola/Maccum_ball_y_xor<9> (bola/Result<9>1)
     FDR:D                     0.268          bola/ball_y_9
    ----------------------------------------
    Total                     34.885ns (25.601ns logic, 9.284ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_paddle_p/clk_buf'
  Total number of paths / destination ports: 320 / 10
-------------------------------------------------------------------------
Offset:              7.822ns (Levels of Logic = 6)
  Source:            reset_button (PAD)
  Destination:       pd/position_9 (FF)
  Destination Clock: clk_paddle_p/clk_buf rising

  Data Path: reset_button to pd/position_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.106   1.247  reset_button_IBUF (reset_button_IBUF)
     LUT2:I0->O            1   0.612   0.426  pd/_old_position_3<1>1 (pd/_old_position_3<1>)
     LUT4:I1->O            1   0.612   0.426  pd/position_mux0000<0>118 (pd/position_mux0000<0>118)
     LUT4:I1->O            1   0.612   0.387  pd/position_mux0000<0>166 (pd/position_mux0000<0>166)
     LUT3:I2->O           10   0.612   0.902  pd/position_mux0000<0>181 (pd/N01)
     LUT4:I0->O            1   0.612   0.000  pd/position_mux0000<0>1 (pd/position_mux0000<0>)
     FD:D                      0.268          pd/position_0
    ----------------------------------------
    Total                      7.822ns (4.434ns logic, 3.388ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_ball_divider/clk_buf1'
  Total number of paths / destination ports: 52 / 52
-------------------------------------------------------------------------
Offset:              2.996ns (Levels of Logic = 1)
  Source:            reset_button (PAD)
  Destination:       bola/ball_y_9 (FF)
  Destination Clock: clk_ball_divider/clk_buf1 rising

  Data Path: reset_button to bola/ball_y_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.106   1.095  reset_button_IBUF (reset_button_IBUF)
     FDS:S                     0.795          bola/active_0
    ----------------------------------------
    Total                      2.996ns (1.901ns logic, 1.095ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50mhz'
  Total number of paths / destination ports: 3847 / 41
-------------------------------------------------------------------------
Offset:              12.837ns (Levels of Logic = 13)
  Source:            reset_button (PAD)
  Destination:       vga/RGB_2 (FF)
  Destination Clock: clk50mhz rising 0.5X

  Data Path: reset_button to vga/RGB_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           114   1.106   1.164  reset_button_IBUF (reset_button_IBUF)
     LUT2:I1->O            1   0.612   0.000  vga/_old_vcount_34<0>2491 (vga/_old_vcount_34<0>249)
     MUXF5:I1->O          10   0.278   0.753  vga/_old_vcount_34<0>249_f5 (vga/N16)
     LUT4:I3->O           12   0.612   0.969  vga/_old_vcount_34<3>1 (vga/_old_vcount_34<3>)
     LUT4:I0->O            1   0.612   0.000  vga/RGB_and00042171 (vga/RGB_and00042171)
     MUXF5:I1->O           1   0.278   0.387  vga/RGB_and0004217_f5 (vga/RGB_and0004217)
     LUT4:I2->O            6   0.612   0.638  vga/RGB_and0004267 (vga/N63)
     LUT4:I1->O            3   0.612   0.603  vga/RGB_and0007 (vga/RGB_and0007)
     LUT2:I0->O            1   0.612   0.000  vga/RGB_mux0000<0>111_SW02 (vga/RGB_mux0000<0>111_SW01)
     MUXF5:I0->O           2   0.278   0.410  vga/RGB_mux0000<0>111_SW0_f5 (N20)
     LUT3:I2->O            1   0.612   0.000  vga/RGB_mux0000<0>1112 (vga/RGB_mux0000<0>1111)
     MUXF5:I0->O           2   0.278   0.532  vga/RGB_mux0000<0>111_f5 (vga/N15)
     LUT3:I0->O            1   0.612   0.000  vga/RGB_mux0000<0>11 (vga/RGB_mux0000<0>1)
     FDR:D                     0.268          vga/RGB_2
    ----------------------------------------
    Total                     12.837ns (7.382ns logic, 5.455ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50mhz'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            vga/vsync (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk50mhz rising 0.5X

  Data Path: vga/vsync to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  vga/vsync (vga/vsync)
     OBUF:I->O                 3.169          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'temp'
  Total number of paths / destination ports: 28 / 4
-------------------------------------------------------------------------
Offset:              5.875ns (Levels of Logic = 3)
  Source:            address_audio_1 (FF)
  Destination:       tono<0> (PAD)
  Source Clock:      temp rising

  Data Path: address_audio_1 to tono<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.514   0.945  address_audio_1 (address_audio_1)
     LUT4:I0->O            1   0.612   0.000  tono<0>1 (tono<0>1)
     MUXF5:I1->O           1   0.278   0.357  tono<0>_f5 (tono_0_OBUF)
     OBUF:I->O                 3.169          tono_0_OBUF (tono<0>)
    ----------------------------------------
    Total                      5.875ns (4.573ns logic, 1.302ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 218.00 secs
Total CPU time to Xst completion: 218.54 secs
 
--> 

Total memory usage is 852144 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   30 (   0 filtered)

