;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	CMP @127, 106
	CMP @127, 106
	CMP #0, 6
	SLT 0, @42
	SLT 0, @42
	SLT 0, @42
	MOV -7, <-20
	SUB #12, @200
	SUB 12, @0
	SUB #99, <-1
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	CMP 12, @10
	SUB @121, 106
	MOV -7, <-20
	CMP 12, @10
	SLT 521, 20
	SUB #111, -100
	SUB #12, @200
	SLT 521, 20
	SUB @127, 100
	SUB @127, 100
	CMP 12, @10
	JMZ <12, #200
	JMZ <12, #200
	SUB 12, @10
	SLT 121, 0
	ADD 270, 1
	SPL @100, #-100
	SLT 0, @42
	MOV -7, <-20
	MOV -7, <-20
	SPL @100, #-100
	MOV -7, <-20
	SUB #72, @200
	SUB #72, @200
	CMP -7, <-420
	SUB #72, @200
	SUB #72, @200
	MOV -1, <-20
	MOV -1, <-20
	CMP -7, <-420
