Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Oct 24 20:17:25 2017
| Host         : pc-klas1-5.esat.kuleuven.be running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hweval_adder_timing_summary_routed.rpt -rpx hweval_adder_timing_summary_routed.rpx
| Design       : hweval_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.034        0.000                      0                 4144        0.077        0.000                      0                 4144        4.262        0.000                       0                  2607  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_gen  {0.000 4.762}        9.524           104.998         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             1.034        0.000                      0                 4144        0.077        0.000                      0                 4144        4.262        0.000                       0                  2607  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 6.307ns (76.012%)  route 1.990ns (23.988%))
  Logic Levels:           44  (CARRY4=42 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.478 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.132    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.249 r  dut/reg_result_reg[509]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.249    dut/reg_result_reg[509]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.468 r  dut/reg_result_reg[513]_i_3/O[0]
                         net (fo=1, routed)           0.954    13.422    dut/reg_result[168]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.295    13.717 r  dut/reg_result[510]_i_1/O
                         net (fo=1, routed)           0.000    13.717    dut/p_2_in[510]
    SLICE_X36Y51         FDRE                                         r  dut/reg_result_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.563    14.478    dut/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  dut/reg_result_reg[510]/C
                         clock pessimism              0.277    14.755    
                         clock uncertainty           -0.035    14.720    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.031    14.751    dut/reg_result_reg[510]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.123ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 6.328ns (77.391%)  route 1.849ns (22.609%))
  Logic Levels:           43  (CARRY4=41 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.402 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.132    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.447 r  dut/reg_result_reg[509]_i_2/O[3]
                         net (fo=1, routed)           0.812    13.259    dut/reg_result[167]
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.337    13.596 r  dut/reg_result[509]_i_1/O
                         net (fo=1, routed)           0.000    13.596    dut/p_2_in[509]
    SLICE_X35Y55         FDRE                                         r  dut/reg_result_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.487    14.402    dut/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  dut/reg_result_reg[509]/C
                         clock pessimism              0.277    14.679    
                         clock uncertainty           -0.035    14.644    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)        0.075    14.719    dut/reg_result_reg[509]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.596    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[513]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 6.441ns (79.884%)  route 1.622ns (20.116%))
  Logic Levels:           44  (CARRY4=42 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.402 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.132    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.249 r  dut/reg_result_reg[509]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.249    dut/reg_result_reg[509]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.564 r  dut/reg_result_reg[513]_i_3/O[3]
                         net (fo=1, routed)           0.585    13.149    dut/reg_result[171]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.333    13.482 r  dut/reg_result[513]_i_2/O
                         net (fo=1, routed)           0.000    13.482    dut/p_2_in[513]
    SLICE_X33Y54         FDRE                                         r  dut/reg_result_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.487    14.402    dut/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  dut/reg_result_reg[513]/C
                         clock pessimism              0.277    14.679    
                         clock uncertainty           -0.035    14.644    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)        0.075    14.719    dut/reg_result_reg[513]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.238ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[511]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 6.422ns (80.122%)  route 1.593ns (19.878%))
  Logic Levels:           44  (CARRY4=42 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.402 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.132    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.249 r  dut/reg_result_reg[509]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.249    dut/reg_result_reg[509]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.572 r  dut/reg_result_reg[513]_i_3/O[1]
                         net (fo=1, routed)           0.557    13.129    dut/reg_result[169]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.306    13.435 r  dut/reg_result[511]_i_1/O
                         net (fo=1, routed)           0.000    13.435    dut/p_2_in[511]
    SLICE_X33Y54         FDRE                                         r  dut/reg_result_reg[511]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.487    14.402    dut/clk_IBUF_BUFG
    SLICE_X33Y54         FDRE                                         r  dut/reg_result_reg[511]/C
                         clock pessimism              0.277    14.679    
                         clock uncertainty           -0.035    14.644    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)        0.029    14.673    dut/reg_result_reg[511]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -13.435    
  -------------------------------------------------------------------
                         slack                                  1.238    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 6.206ns (77.449%)  route 1.807ns (22.551%))
  Logic Levels:           42  (CARRY4=40 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 14.403 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.330 r  dut/reg_result_reg[505]_i_2/O[3]
                         net (fo=1, routed)           0.770    13.100    dut/reg_result[163]
    SLICE_X35Y50         LUT4 (Prop_lut4_I3_O)        0.332    13.432 r  dut/reg_result[505]_i_1/O
                         net (fo=1, routed)           0.000    13.432    dut/p_2_in[505]
    SLICE_X35Y50         FDRE                                         r  dut/reg_result_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.488    14.403    dut/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  dut/reg_result_reg[505]/C
                         clock pessimism              0.277    14.680    
                         clock uncertainty           -0.035    14.645    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.075    14.720    dut/reg_result_reg[505]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.432    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 6.328ns (78.287%)  route 1.755ns (21.713%))
  Logic Levels:           44  (CARRY4=42 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.478 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.132    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.249 r  dut/reg_result_reg[509]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.249    dut/reg_result_reg[509]_i_2_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.488 r  dut/reg_result_reg[513]_i_3/O[2]
                         net (fo=1, routed)           0.719    13.206    dut/reg_result[170]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.296    13.502 r  dut/reg_result[512]_i_1/O
                         net (fo=1, routed)           0.000    13.502    dut/p_2_in[512]
    SLICE_X36Y51         FDRE                                         r  dut/reg_result_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.563    14.478    dut/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  dut/reg_result_reg[512]/C
                         clock pessimism              0.277    14.755    
                         clock uncertainty           -0.035    14.720    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.075    14.795    dut/reg_result_reg[512]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -13.502    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 6.188ns (77.961%)  route 1.749ns (22.039%))
  Logic Levels:           42  (CARRY4=40 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.402 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.338 r  dut/reg_result_reg[505]_i_2/O[1]
                         net (fo=1, routed)           0.713    13.051    dut/reg_result[161]
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.306    13.357 r  dut/reg_result[503]_i_1/O
                         net (fo=1, routed)           0.000    13.357    dut/p_2_in[503]
    SLICE_X35Y55         FDRE                                         r  dut/reg_result_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.487    14.402    dut/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  dut/reg_result_reg[503]/C
                         clock pessimism              0.277    14.679    
                         clock uncertainty           -0.035    14.644    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)        0.031    14.675    dut/reg_result_reg[503]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.969ns  (logic 6.216ns (78.002%)  route 1.753ns (21.999%))
  Logic Levels:           43  (CARRY4=41 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.402 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.132    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.351 r  dut/reg_result_reg[509]_i_2/O[0]
                         net (fo=1, routed)           0.716    13.067    dut/reg_result[164]
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.321    13.388 r  dut/reg_result[506]_i_1/O
                         net (fo=1, routed)           0.000    13.388    dut/p_2_in[506]
    SLICE_X35Y55         FDRE                                         r  dut/reg_result_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.487    14.402    dut/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  dut/reg_result_reg[506]/C
                         clock pessimism              0.277    14.679    
                         clock uncertainty           -0.035    14.644    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)        0.075    14.719    dut/reg_result_reg[506]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 6.216ns (78.602%)  route 1.692ns (21.398%))
  Logic Levels:           43  (CARRY4=41 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.478 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.132 r  dut/reg_result_reg[505]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.132    dut/reg_result_reg[505]_i_2_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.371 r  dut/reg_result_reg[509]_i_2/O[2]
                         net (fo=1, routed)           0.656    13.026    dut/reg_result[166]
    SLICE_X36Y51         LUT4 (Prop_lut4_I3_O)        0.301    13.327 r  dut/reg_result[508]_i_1/O
                         net (fo=1, routed)           0.000    13.327    dut/p_2_in[508]
    SLICE_X36Y51         FDRE                                         r  dut/reg_result_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.563    14.478    dut/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  dut/reg_result_reg[508]/C
                         clock pessimism              0.277    14.755    
                         clock uncertainty           -0.035    14.720    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.029    14.749    dut/reg_result_reg[508]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 subtract_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/reg_result_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.524ns  (clk_gen rise@9.524ns - clk_gen rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 6.099ns (77.641%)  route 1.756ns (22.359%))
  Logic Levels:           42  (CARRY4=40 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.402 - 9.524 ) 
    Source Clock Delay      (SCD):    5.419ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.751     5.419    clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  subtract_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.456     5.875 r  subtract_reg/Q
                         net (fo=173, routed)         1.027     6.902    dut/subtract
    SLICE_X34Y13         LUT3 (Prop_lut3_I1_O)        0.124     7.026 r  dut/reg_result[349]_i_5/O
                         net (fo=1, routed)           0.000     7.026    dut/reg_result[349]_i_5_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.559 r  dut/reg_result_reg[349]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.559    dut/reg_result_reg[349]_i_2_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.676 r  dut/reg_result_reg[353]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    dut/reg_result_reg[353]_i_2_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.793 r  dut/reg_result_reg[357]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.793    dut/reg_result_reg[357]_i_2_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.910 r  dut/reg_result_reg[361]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.910    dut/reg_result_reg[361]_i_2_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.027 r  dut/reg_result_reg[365]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.027    dut/reg_result_reg[365]_i_2_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.144 r  dut/reg_result_reg[369]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.144    dut/reg_result_reg[369]_i_2_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.261 r  dut/reg_result_reg[373]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.261    dut/reg_result_reg[373]_i_2_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.378 r  dut/reg_result_reg[377]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.378    dut/reg_result_reg[377]_i_2_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  dut/reg_result_reg[381]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.495    dut/reg_result_reg[381]_i_2_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.612 r  dut/reg_result_reg[385]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.612    dut/reg_result_reg[385]_i_2_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.729 r  dut/reg_result_reg[389]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.729    dut/reg_result_reg[389]_i_2_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.846 r  dut/reg_result_reg[393]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.855    dut/reg_result_reg[393]_i_2_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.972 r  dut/reg_result_reg[397]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.972    dut/reg_result_reg[397]_i_2_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.089 r  dut/reg_result_reg[401]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.089    dut/reg_result_reg[401]_i_2_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.206 r  dut/reg_result_reg[405]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.206    dut/reg_result_reg[405]_i_2_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.323 r  dut/reg_result_reg[409]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.323    dut/reg_result_reg[409]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.440 r  dut/reg_result_reg[413]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.440    dut/reg_result_reg[413]_i_2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.557 r  dut/reg_result_reg[417]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.557    dut/reg_result_reg[417]_i_2_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.674 r  dut/reg_result_reg[421]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.674    dut/reg_result_reg[421]_i_2_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.791 r  dut/reg_result_reg[425]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.791    dut/reg_result_reg[425]_i_2_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.908 r  dut/reg_result_reg[429]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.908    dut/reg_result_reg[429]_i_2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.025 r  dut/reg_result_reg[433]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.025    dut/reg_result_reg[433]_i_2_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.142 r  dut/reg_result_reg[437]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.142    dut/reg_result_reg[437]_i_2_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.259 r  dut/reg_result_reg[441]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.259    dut/reg_result_reg[441]_i_2_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.376 r  dut/reg_result_reg[445]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.376    dut/reg_result_reg[445]_i_2_n_0
    SLICE_X34Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.493 r  dut/reg_result_reg[449]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.493    dut/reg_result_reg[449]_i_2_n_0
    SLICE_X34Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.610 r  dut/reg_result_reg[453]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.610    dut/reg_result_reg[453]_i_2_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.727 r  dut/reg_result_reg[457]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.727    dut/reg_result_reg[457]_i_2_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.844 r  dut/reg_result_reg[461]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.844    dut/reg_result_reg[461]_i_2_n_0
    SLICE_X34Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.961 r  dut/reg_result_reg[465]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.961    dut/reg_result_reg[465]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.078 r  dut/reg_result_reg[469]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.078    dut/reg_result_reg[469]_i_2_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.195 r  dut/reg_result_reg[473]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.195    dut/reg_result_reg[473]_i_2_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.312 r  dut/reg_result_reg[477]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.312    dut/reg_result_reg[477]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.429 r  dut/reg_result_reg[481]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.429    dut/reg_result_reg[481]_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.546 r  dut/reg_result_reg[485]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.546    dut/reg_result_reg[485]_i_2_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.663 r  dut/reg_result_reg[489]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.663    dut/reg_result_reg[489]_i_2_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.780 r  dut/reg_result_reg[493]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.781    dut/reg_result_reg[493]_i_2_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.898 r  dut/reg_result_reg[497]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.898    dut/reg_result_reg[497]_i_2_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.015 r  dut/reg_result_reg[501]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.015    dut/reg_result_reg[501]_i_2_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.234 r  dut/reg_result_reg[505]_i_2/O[0]
                         net (fo=1, routed)           0.720    12.954    dut/reg_result[160]
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.321    13.275 r  dut/reg_result[502]_i_1/O
                         net (fo=1, routed)           0.000    13.275    dut/p_2_in[502]
    SLICE_X35Y55         FDRE                                         r  dut/reg_result_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    9.524     9.524 r  
    L16                                               0.000     9.524 r  clk (IN)
                         net (fo=0)                   0.000     9.524    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    10.945 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.825    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        1.487    14.402    dut/clk_IBUF_BUFG
    SLICE_X35Y55         FDRE                                         r  dut/reg_result_reg[502]/C
                         clock pessimism              0.277    14.679    
                         clock uncertainty           -0.035    14.644    
    SLICE_X35Y55         FDRE (Setup_fdre_C_D)        0.075    14.719    dut/reg_result_reg[502]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.275    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dut/b_reg[234]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/b_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.992%)  route 0.247ns (57.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.552     1.464    dut/clk_IBUF_BUFG
    SLICE_X21Y27         FDRE                                         r  dut/b_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  dut/b_reg[234]/Q
                         net (fo=1, routed)           0.247     1.851    dut/b_reg_n_0_[234]
    SLICE_X27Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.896 r  dut/b[63]_i_1/O
                         net (fo=1, routed)           0.000     1.896    dut/b[63]_i_1_n_0
    SLICE_X27Y27         FDRE                                         r  dut/b_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.820     1.979    dut/clk_IBUF_BUFG
    SLICE_X27Y27         FDRE                                         r  dut/b_reg[63]/C
                         clock pessimism             -0.252     1.727    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.092     1.819    dut/b_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 dut/b_reg[235]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/b_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.404%)  route 0.298ns (61.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.552     1.464    dut/clk_IBUF_BUFG
    SLICE_X21Y27         FDRE                                         r  dut/b_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  dut/b_reg[235]/Q
                         net (fo=1, routed)           0.298     1.903    dut/b_reg_n_0_[235]
    SLICE_X24Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  dut/b[64]_i_1/O
                         net (fo=1, routed)           0.000     1.948    dut/b[64]_i_1_n_0
    SLICE_X24Y27         FDRE                                         r  dut/b_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.817     1.976    dut/clk_IBUF_BUFG
    SLICE_X24Y27         FDRE                                         r  dut/b_reg[64]/C
                         clock pessimism             -0.252     1.724    
    SLICE_X24Y27         FDRE (Hold_fdre_C_D)         0.121     1.845    dut/b_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 in_b_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/b_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.566     1.478    clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  in_b_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  in_b_reg[145]/Q
                         net (fo=2, routed)           0.063     1.682    dut/Q[145]
    SLICE_X30Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.727 r  dut/b[145]_i_1/O
                         net (fo=1, routed)           0.000     1.727    dut/b[145]_i_1_n_0
    SLICE_X30Y48         FDRE                                         r  dut/b_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.834     1.993    dut/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  dut/b_reg[145]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X30Y48         FDRE (Hold_fdre_C_D)         0.121     1.612    dut/b_reg[145]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 in_b_reg[148]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/b_reg[148]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.566     1.478    clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  in_b_reg[148]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  in_b_reg[148]/Q
                         net (fo=2, routed)           0.063     1.682    dut/Q[148]
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.045     1.727 r  dut/b[148]_i_1/O
                         net (fo=1, routed)           0.000     1.727    dut/b[148]_i_1_n_0
    SLICE_X30Y49         FDRE                                         r  dut/b_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.834     1.993    dut/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  dut/b_reg[148]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.121     1.612    dut/b_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 in_a_reg[392]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/a_reg[392]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.555     1.467    clk_IBUF_BUFG
    SLICE_X29Y22         FDRE                                         r  in_a_reg[392]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  in_a_reg[392]/Q
                         net (fo=2, routed)           0.065     1.673    dut/in_a_reg[511][392]
    SLICE_X28Y22         LUT5 (Prop_lut5_I4_O)        0.045     1.718 r  dut/a[392]_i_1/O
                         net (fo=1, routed)           0.000     1.718    dut/p_1_in[392]
    SLICE_X28Y22         FDRE                                         r  dut/a_reg[392]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.820     1.979    dut/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  dut/a_reg[392]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X28Y22         FDRE (Hold_fdre_C_D)         0.121     1.601    dut/a_reg[392]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 in_b_reg[288]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/b_reg[288]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.593     1.505    clk_IBUF_BUFG
    SLICE_X43Y41         FDRE                                         r  in_b_reg[288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  in_b_reg[288]/Q
                         net (fo=2, routed)           0.065     1.711    dut/Q[288]
    SLICE_X42Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.756 r  dut/b[288]_i_1/O
                         net (fo=1, routed)           0.000     1.756    dut/b[288]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  dut/b_reg[288]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.862     2.021    dut/clk_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  dut/b_reg[288]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.121     1.639    dut/b_reg[288]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 in_a_reg[222]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/a_reg[222]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  in_a_reg[222]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  in_a_reg[222]/Q
                         net (fo=2, routed)           0.067     1.672    dut/in_a_reg[511][222]
    SLICE_X30Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.717 r  dut/a[222]_i_1/O
                         net (fo=1, routed)           0.000     1.717    dut/p_1_in[222]
    SLICE_X30Y24         FDRE                                         r  dut/a_reg[222]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.817     1.976    dut/clk_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  dut/a_reg[222]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.120     1.597    dut/a_reg[222]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 in_b_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/b_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.552     1.464    clk_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  in_b_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  in_b_reg[53]/Q
                         net (fo=2, routed)           0.067     1.672    dut/Q[53]
    SLICE_X28Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.717 r  dut/b[53]_i_1/O
                         net (fo=1, routed)           0.000     1.717    dut/b[53]_i_1_n_0
    SLICE_X28Y24         FDRE                                         r  dut/b_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.817     1.976    dut/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  dut/b_reg[53]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.120     1.597    dut/b_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 in_a_reg[498]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/a_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.559     1.471    clk_IBUF_BUFG
    SLICE_X33Y55         FDRE                                         r  in_a_reg[498]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  in_a_reg[498]/Q
                         net (fo=2, routed)           0.067     1.679    dut/in_a_reg[511][498]
    SLICE_X32Y55         LUT5 (Prop_lut5_I4_O)        0.045     1.724 r  dut/a[498]_i_1/O
                         net (fo=1, routed)           0.000     1.724    dut/p_1_in[498]
    SLICE_X32Y55         FDRE                                         r  dut/a_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.828     1.987    dut/clk_IBUF_BUFG
    SLICE_X32Y55         FDRE                                         r  dut/a_reg[498]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X32Y55         FDRE (Hold_fdre_C_D)         0.120     1.604    dut/a_reg[498]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 in_a_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Destination:            dut/a_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@4.762ns period=9.524ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.553     1.465    clk_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  in_a_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  in_a_reg[61]/Q
                         net (fo=2, routed)           0.067     1.673    dut/in_a_reg[511][61]
    SLICE_X32Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.718 r  dut/a[61]_i_1/O
                         net (fo=1, routed)           0.000     1.718    dut/p_1_in[61]
    SLICE_X32Y26         FDRE                                         r  dut/a_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=2606, routed)        0.818     1.977    dut/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  dut/a_reg[61]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.120     1.598    dut/a_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 4.762 }
Period(ns):         9.524
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         9.524       7.369      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X28Y35    dut/a_reg[260]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X28Y35    dut/a_reg[261]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X27Y34    dut/a_reg[262]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X29Y36    dut/a_reg[263]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X30Y35    dut/a_reg[264]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X30Y35    dut/a_reg[265]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X30Y35    dut/a_reg[266]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X30Y37    dut/a_reg[267]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.524       8.524      SLICE_X29Y36    dut/a_reg[268]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X41Y51    dut/b_reg[499]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X42Y53    dut/b_reg[500]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X41Y51    dut/b_reg[502]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X41Y51    dut/b_reg[503]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X40Y54    dut/b_reg[505]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X40Y54    dut/b_reg[506]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X40Y54    dut/b_reg[507]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X42Y53    dut/b_reg[509]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X40Y50    in_b_reg[328]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X41Y53    in_b_reg[329]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X28Y35    dut/a_reg[260]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X28Y35    dut/a_reg[261]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X27Y34    dut/a_reg[262]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X29Y36    dut/a_reg[263]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X30Y35    dut/a_reg[264]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X30Y35    dut/a_reg[265]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X30Y35    dut/a_reg[266]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X30Y37    dut/a_reg[267]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X29Y36    dut/a_reg[268]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.762       4.262      SLICE_X32Y37    dut/a_reg[269]/C



