|top_design
clk => clk.IN7
rst => rst.IN2
xclk << xclk.DB_MAX_OUTPUT_PORT_TYPE
scl << I2C_AV_Config:I2C_AV_Config_0.I2C_SCLK
sda <> I2C_AV_Config:I2C_AV_Config_0.I2C_SDAT
cam_rst << cam_rst~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst1 => ~NO_FANOUT~
config_down << I2C_AV_Config:I2C_AV_Config_0.Config_Done
led0 << full_mover:full_mover_ins.mov_complete
vsync => vsync.IN1
href => href.IN1
pclk => pclk.IN1
d7 => d7.IN1
d6 => d6.IN1
d5 => d5.IN1
d4 => d4.IN1
d3 => d3.IN1
d2 => d2.IN1
d1 => d1.IN1
d0 => d0.IN1
led1 << <GND>
uart_pin << uart_pin~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_pin_1 << full_mover:full_mover_ins.uart_pin
soft_rst => soft_rst_last.DATAIN
i2c_rst => last_i2c_rst.DATAIN
pwdn << <GND>
uart_pin_rec => ~NO_FANOUT~
sdram_clk << capture:capture_ins.sdram_clk
sdram_cke << capture:capture_ins.cke
sdram_csn << capture:capture_ins.csn
sdram_rasn << capture:capture_ins.rasn
sdram_casn << capture:capture_ins.casn
sdram_wen << capture:capture_ins.wen
sdram_bank[0] << capture:capture_ins.bank
sdram_bank[1] << capture:capture_ins.bank
sdram_addr[0] << capture:capture_ins.addr
sdram_addr[1] << capture:capture_ins.addr
sdram_addr[2] << capture:capture_ins.addr
sdram_addr[3] << capture:capture_ins.addr
sdram_addr[4] << capture:capture_ins.addr
sdram_addr[5] << capture:capture_ins.addr
sdram_addr[6] << capture:capture_ins.addr
sdram_addr[7] << capture:capture_ins.addr
sdram_addr[8] << capture:capture_ins.addr
sdram_addr[9] << capture:capture_ins.addr
sdram_addr[10] << capture:capture_ins.addr
sdram_addr[11] << capture:capture_ins.addr
sdram_addr[12] << capture:capture_ins.addr
sdram_dq[0] <> capture:capture_ins.dq
sdram_dq[1] <> capture:capture_ins.dq
sdram_dq[2] <> capture:capture_ins.dq
sdram_dq[3] <> capture:capture_ins.dq
sdram_dq[4] <> capture:capture_ins.dq
sdram_dq[5] <> capture:capture_ins.dq
sdram_dq[6] <> capture:capture_ins.dq
sdram_dq[7] <> capture:capture_ins.dq
sdram_dq[8] <> capture:capture_ins.dq
sdram_dq[9] <> capture:capture_ins.dq
sdram_dq[10] <> capture:capture_ins.dq
sdram_dq[11] <> capture:capture_ins.dq
sdram_dq[12] <> capture:capture_ins.dq
sdram_dq[13] <> capture:capture_ins.dq
sdram_dq[14] <> capture:capture_ins.dq
sdram_dq[15] <> capture:capture_ins.dq
sdram_dqm[0] << capture:capture_ins.dqm
sdram_dqm[1] << capture:capture_ins.dqm
mode_switch => mode_switch_last.DATAIN
pump_enable << full_mover:full_mover_ins.pump_enable
test_change => test_change_last.DATAIN
mover_enable => mover_enable_last.DATAIN
move_to_home_enable => move_to_home_last.DATAIN
uart_test1 << full_mover:full_mover_ins.uart_pin


|top_design|pll0:pll0_inst
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|top_design|pll0:pll0_inst|altpll:altpll_component
inclk[0] => pll0_altpll1:auto_generated.inclk[0]
inclk[1] => pll0_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll0_altpll1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_design|pll0:pll0_inst|altpll:altpll_component|pll0_altpll1:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|top_design|I2C_AV_Config:I2C_AV_Config_0
rst => rst.IN2
iCLK => iCLK.IN2
clk_fast => clk_fast.IN1
I2C_SCLK <= i2c_master:u_i2c.i2c_scl
I2C_SDAT <> I2C_SDAT
Config_Done <= cmos_config:u_cfg.config_done


|top_design|I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg
clk => tran_dout[0].CLK
clk => tran_dout[1].CLK
clk => tran_dout[2].CLK
clk => tran_dout[3].CLK
clk => tran_dout[4].CLK
clk => tran_dout[5].CLK
clk => tran_dout[6].CLK
clk => tran_dout[7].CLK
clk => tran_cmd[0].CLK
clk => tran_cmd[1].CLK
clk => tran_cmd[2].CLK
clk => tran_cmd[3].CLK
clk => tran_req.CLK
clk => config_flag.CLK
clk => cnt1[0].CLK
clk => cnt1[1].CLK
clk => cnt0[0].CLK
clk => cnt0[1].CLK
clk => cnt0[2].CLK
clk => cnt0[3].CLK
clk => cnt0[4].CLK
clk => cnt0[5].CLK
clk => cnt0[6].CLK
clk => cnt0[7].CLK
clk => cnt0[8].CLK
clk => cnt0[9].CLK
clk => cnt0[10].CLK
clk => cnt0[11].CLK
clk => cnt0[12].CLK
clk => cnt0[13].CLK
clk => cnt0[14].CLK
clk => cnt0[15].CLK
clk => cnt0[16].CLK
clk => cnt0[17].CLK
clk => cnt0[18].CLK
clk => cnt0[19].CLK
clk => state_c~1.DATAIN
rst_n => cnt0[0].ACLR
rst_n => cnt0[1].ACLR
rst_n => cnt0[2].ACLR
rst_n => cnt0[3].ACLR
rst_n => cnt0[4].ACLR
rst_n => cnt0[5].ACLR
rst_n => cnt0[6].ACLR
rst_n => cnt0[7].ACLR
rst_n => cnt0[8].ACLR
rst_n => cnt0[9].ACLR
rst_n => cnt0[10].ACLR
rst_n => cnt0[11].ACLR
rst_n => cnt0[12].ACLR
rst_n => cnt0[13].ACLR
rst_n => cnt0[14].ACLR
rst_n => cnt0[15].ACLR
rst_n => cnt0[16].ACLR
rst_n => cnt0[17].ACLR
rst_n => cnt0[18].ACLR
rst_n => cnt0[19].ACLR
rst_n => tran_dout[0].ACLR
rst_n => tran_dout[1].ACLR
rst_n => tran_dout[2].ACLR
rst_n => tran_dout[3].ACLR
rst_n => tran_dout[4].ACLR
rst_n => tran_dout[5].ACLR
rst_n => tran_dout[6].ACLR
rst_n => tran_dout[7].ACLR
rst_n => tran_cmd[0].ACLR
rst_n => tran_cmd[1].ACLR
rst_n => tran_cmd[2].ACLR
rst_n => tran_cmd[3].ACLR
rst_n => tran_req.ACLR
rst_n => cnt1[0].ACLR
rst_n => cnt1[1].ACLR
rst_n => config_flag.PRESET
rst_n => state_c~3.DATAIN
clk_fast => clk_fast.IN1
req <= tran_req.DB_MAX_OUTPUT_PORT_TYPE
cmd[0] <= tran_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
cmd[1] <= tran_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
cmd[2] <= tran_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
cmd[3] <= tran_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
dout[0] <= tran_dout[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= tran_dout[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= tran_dout[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= tran_dout[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= tran_dout[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= tran_dout[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= tran_dout[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= tran_dout[7].DB_MAX_OUTPUT_PORT_TYPE
done => add_cnt1.IN0
config_done <= config_flag.DB_MAX_OUTPUT_PORT_TYPE


|top_design|I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|i2c_rom:i2c_rom_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|top_design|I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|i2c_rom:i2c_rom_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ad91:auto_generated.address_a[0]
address_a[1] => altsyncram_ad91:auto_generated.address_a[1]
address_a[2] => altsyncram_ad91:auto_generated.address_a[2]
address_a[3] => altsyncram_ad91:auto_generated.address_a[3]
address_a[4] => altsyncram_ad91:auto_generated.address_a[4]
address_a[5] => altsyncram_ad91:auto_generated.address_a[5]
address_a[6] => altsyncram_ad91:auto_generated.address_a[6]
address_a[7] => altsyncram_ad91:auto_generated.address_a[7]
address_a[8] => altsyncram_ad91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ad91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ad91:auto_generated.q_a[0]
q_a[1] <= altsyncram_ad91:auto_generated.q_a[1]
q_a[2] <= altsyncram_ad91:auto_generated.q_a[2]
q_a[3] <= altsyncram_ad91:auto_generated.q_a[3]
q_a[4] <= altsyncram_ad91:auto_generated.q_a[4]
q_a[5] <= altsyncram_ad91:auto_generated.q_a[5]
q_a[6] <= altsyncram_ad91:auto_generated.q_a[6]
q_a[7] <= altsyncram_ad91:auto_generated.q_a[7]
q_a[8] <= altsyncram_ad91:auto_generated.q_a[8]
q_a[9] <= altsyncram_ad91:auto_generated.q_a[9]
q_a[10] <= altsyncram_ad91:auto_generated.q_a[10]
q_a[11] <= altsyncram_ad91:auto_generated.q_a[11]
q_a[12] <= altsyncram_ad91:auto_generated.q_a[12]
q_a[13] <= altsyncram_ad91:auto_generated.q_a[13]
q_a[14] <= altsyncram_ad91:auto_generated.q_a[14]
q_a[15] <= altsyncram_ad91:auto_generated.q_a[15]
q_a[16] <= altsyncram_ad91:auto_generated.q_a[16]
q_a[17] <= altsyncram_ad91:auto_generated.q_a[17]
q_a[18] <= altsyncram_ad91:auto_generated.q_a[18]
q_a[19] <= altsyncram_ad91:auto_generated.q_a[19]
q_a[20] <= altsyncram_ad91:auto_generated.q_a[20]
q_a[21] <= altsyncram_ad91:auto_generated.q_a[21]
q_a[22] <= altsyncram_ad91:auto_generated.q_a[22]
q_a[23] <= altsyncram_ad91:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_design|I2C_AV_Config:I2C_AV_Config_0|cmos_config:u_cfg|i2c_rom:i2c_rom_inst|altsyncram:altsyncram_component|altsyncram_ad91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|top_design|I2C_AV_Config:I2C_AV_Config_0|i2c_master:u_i2c
clk => rx_ack.CLK
clk => rx_data[0].CLK
clk => rx_data[1].CLK
clk => rx_data[2].CLK
clk => rx_data[3].CLK
clk => rx_data[4].CLK
clk => rx_data[5].CLK
clk => rx_data[6].CLK
clk => rx_data[7].CLK
clk => sda_out_en.CLK
clk => sda_out.CLK
clk => scl.CLK
clk => tx_data[0].CLK
clk => tx_data[1].CLK
clk => tx_data[2].CLK
clk => tx_data[3].CLK
clk => tx_data[4].CLK
clk => tx_data[5].CLK
clk => tx_data[6].CLK
clk => tx_data[7].CLK
clk => command[1].CLK
clk => command[2].CLK
clk => command[3].CLK
clk => cnt_bit[0].CLK
clk => cnt_bit[1].CLK
clk => cnt_bit[2].CLK
clk => cnt_bit[3].CLK
clk => cnt_scl[0].CLK
clk => cnt_scl[1].CLK
clk => cnt_scl[2].CLK
clk => cnt_scl[3].CLK
clk => cnt_scl[4].CLK
clk => cnt_scl[5].CLK
clk => cnt_scl[6].CLK
clk => cnt_scl[7].CLK
clk => cnt_scl[8].CLK
clk => state_c~1.DATAIN
rst_n => rx_data[0].ACLR
rst_n => rx_data[1].ACLR
rst_n => rx_data[2].ACLR
rst_n => rx_data[3].ACLR
rst_n => rx_data[4].ACLR
rst_n => rx_data[5].ACLR
rst_n => rx_data[6].ACLR
rst_n => rx_data[7].ACLR
rst_n => rx_ack.PRESET
rst_n => scl.PRESET
rst_n => sda_out.PRESET
rst_n => sda_out_en.ACLR
rst_n => cnt_scl[0].ACLR
rst_n => cnt_scl[1].ACLR
rst_n => cnt_scl[2].ACLR
rst_n => cnt_scl[3].ACLR
rst_n => cnt_scl[4].ACLR
rst_n => cnt_scl[5].ACLR
rst_n => cnt_scl[6].ACLR
rst_n => cnt_scl[7].ACLR
rst_n => cnt_scl[8].ACLR
rst_n => cnt_bit[0].ACLR
rst_n => cnt_bit[1].ACLR
rst_n => cnt_bit[2].ACLR
rst_n => cnt_bit[3].ACLR
rst_n => command[1].ACLR
rst_n => command[2].ACLR
rst_n => command[3].ACLR
rst_n => tx_data[0].ACLR
rst_n => tx_data[1].ACLR
rst_n => tx_data[2].ACLR
rst_n => tx_data[3].ACLR
rst_n => tx_data[4].ACLR
rst_n => tx_data[5].ACLR
rst_n => tx_data[6].ACLR
rst_n => tx_data[7].ACLR
rst_n => state_c~3.DATAIN
req => idle2start.IN0
req => idle2write.IN0
req => idle2read.IN0
req => command[3].ENA
req => command[2].ENA
req => command[1].ENA
req => tx_data[7].ENA
req => tx_data[6].ENA
req => tx_data[5].ENA
req => tx_data[4].ENA
req => tx_data[3].ENA
req => tx_data[2].ENA
req => tx_data[1].ENA
req => tx_data[0].ENA
cmd[0] => idle2start.IN1
cmd[1] => idle2write.IN1
cmd[1] => command[1].DATAIN
cmd[2] => idle2read.IN1
cmd[2] => command[2].DATAIN
cmd[3] => command[3].DATAIN
din[0] => tx_data[0].DATAIN
din[1] => tx_data[1].DATAIN
din[2] => tx_data[2].DATAIN
din[3] => tx_data[3].DATAIN
din[4] => tx_data[4].DATAIN
din[5] => tx_data[5].DATAIN
din[6] => tx_data[6].DATAIN
din[7] => tx_data[7].DATAIN
dout[0] <= rx_data[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= rx_data[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= rx_data[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= rx_data[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= rx_data[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= rx_data[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= rx_data[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= rx_data[7].DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
slave_ack <= rx_ack.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <= scl.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda_i => rx_data.DATAB
i2c_sda_i => rx_data.DATAB
i2c_sda_i => rx_data.DATAB
i2c_sda_i => rx_data.DATAB
i2c_sda_i => rx_data.DATAB
i2c_sda_i => rx_data.DATAB
i2c_sda_i => rx_data.DATAB
i2c_sda_i => rx_data.DATAB
i2c_sda_i => rx_ack.DATAIN
i2c_sda_o <= sda_out.DB_MAX_OUTPUT_PORT_TYPE
i2c_sda_oe <= sda_out_en.DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins
clk => clk.IN1
clk_10hz => fifo_ok_status.CLK
clk_10hz => latency_of_fifo_reset[0].CLK
clk_10hz => latency_of_fifo_reset[1].CLK
clk_10hz => latency_of_fifo_reset[2].CLK
rst_n => rst_n.IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
pclk => pclk_buf.DATAIN
vsync => vsync_buf.DATAIN
href => href_buf.DATAIN
dout[0] <= sdram_controller:u_meme_controller.dout
dout[1] <= sdram_controller:u_meme_controller.dout
dout[2] <= sdram_controller:u_meme_controller.dout
dout[3] <= sdram_controller:u_meme_controller.dout
dout[4] <= sdram_controller:u_meme_controller.dout
dout[5] <= sdram_controller:u_meme_controller.dout
dout[6] <= sdram_controller:u_meme_controller.dout
dout[7] <= sdram_controller:u_meme_controller.dout
dout[8] <= sdram_controller:u_meme_controller.dout
dout[9] <= sdram_controller:u_meme_controller.dout
dout[10] <= sdram_controller:u_meme_controller.dout
dout[11] <= sdram_controller:u_meme_controller.dout
dout[12] <= sdram_controller:u_meme_controller.dout
dout[13] <= sdram_controller:u_meme_controller.dout
dout[14] <= sdram_controller:u_meme_controller.dout
dout[15] <= sdram_controller:u_meme_controller.dout
dout_req => dout_req.IN1
dout_vld <= sdram_controller:u_meme_controller.dout_vld
ready_to_read <= ready_to_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_read_addr => clr_read_addr.IN1
sdram_clk <= clk_100m_s.DB_MAX_OUTPUT_PORT_TYPE
cke <= sdram_controller:u_meme_controller.cke
csn <= sdram_controller:u_meme_controller.csn
rasn <= sdram_controller:u_meme_controller.rasn
casn <= sdram_controller:u_meme_controller.casn
wen <= sdram_controller:u_meme_controller.wen
bank[0] <= sdram_controller:u_meme_controller.bank
bank[1] <= sdram_controller:u_meme_controller.bank
addr[0] <= sdram_controller:u_meme_controller.addr
addr[1] <= sdram_controller:u_meme_controller.addr
addr[2] <= sdram_controller:u_meme_controller.addr
addr[3] <= sdram_controller:u_meme_controller.addr
addr[4] <= sdram_controller:u_meme_controller.addr
addr[5] <= sdram_controller:u_meme_controller.addr
addr[6] <= sdram_controller:u_meme_controller.addr
addr[7] <= sdram_controller:u_meme_controller.addr
addr[8] <= sdram_controller:u_meme_controller.addr
addr[9] <= sdram_controller:u_meme_controller.addr
addr[10] <= sdram_controller:u_meme_controller.addr
addr[11] <= sdram_controller:u_meme_controller.addr
addr[12] <= sdram_controller:u_meme_controller.addr
dq[0] <> sdram_controller:u_meme_controller.dq
dq[1] <> sdram_controller:u_meme_controller.dq
dq[2] <> sdram_controller:u_meme_controller.dq
dq[3] <> sdram_controller:u_meme_controller.dq
dq[4] <> sdram_controller:u_meme_controller.dq
dq[5] <> sdram_controller:u_meme_controller.dq
dq[6] <> sdram_controller:u_meme_controller.dq
dq[7] <> sdram_controller:u_meme_controller.dq
dq[8] <> sdram_controller:u_meme_controller.dq
dq[9] <> sdram_controller:u_meme_controller.dq
dq[10] <> sdram_controller:u_meme_controller.dq
dq[11] <> sdram_controller:u_meme_controller.dq
dq[12] <> sdram_controller:u_meme_controller.dq
dq[13] <> sdram_controller:u_meme_controller.dq
dq[14] <> sdram_controller:u_meme_controller.dq
dq[15] <> sdram_controller:u_meme_controller.dq
dqm[0] <= sdram_controller:u_meme_controller.dqm
dqm[1] <= sdram_controller:u_meme_controller.dqm


|top_design|capture:capture_ins|pll1:u_pll1
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top_design|capture:capture_ins|pll1:u_pll1|altpll:altpll_component
inclk[0] => pll1_altpll:auto_generated.inclk[0]
inclk[1] => pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top_design|capture:capture_ins|pll1:u_pll1|altpll:altpll_component|pll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller
clk => clk.IN1
clk_fifo_read => clk_fifo_read.IN1
clk_in => clk_in.IN1
rst_n => rst_n.IN1
din[0] => wfifo_data[0].IN1
din[1] => wfifo_data[1].IN1
din[2] => wfifo_data[2].IN1
din[3] => wfifo_data[3].IN1
din[4] => wfifo_data[4].IN1
din[5] => wfifo_data[5].IN1
din[6] => wfifo_data[6].IN1
din[7] => wfifo_data[7].IN1
din_vld => wfifo_wrreq.IN1
rd_req => rd_req_last.DATAIN
rd_req => avm_read.OUTPUTSELECT
rd_req => dout_vld.OUTPUTSELECT
dout[0] <= sdram_interface:u_interface.avs_readdata
dout[1] <= sdram_interface:u_interface.avs_readdata
dout[2] <= sdram_interface:u_interface.avs_readdata
dout[3] <= sdram_interface:u_interface.avs_readdata
dout[4] <= sdram_interface:u_interface.avs_readdata
dout[5] <= sdram_interface:u_interface.avs_readdata
dout[6] <= sdram_interface:u_interface.avs_readdata
dout[7] <= sdram_interface:u_interface.avs_readdata
dout[8] <= sdram_interface:u_interface.avs_readdata
dout[9] <= sdram_interface:u_interface.avs_readdata
dout[10] <= sdram_interface:u_interface.avs_readdata
dout[11] <= sdram_interface:u_interface.avs_readdata
dout[12] <= sdram_interface:u_interface.avs_readdata
dout[13] <= sdram_interface:u_interface.avs_readdata
dout[14] <= sdram_interface:u_interface.avs_readdata
dout[15] <= sdram_interface:u_interface.avs_readdata
dout_vld <= dout_vld~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr_write_clr => always1.IN0
addr_read_clr => always5.IN0
w_or_r_req => w_or_r_ack.IN1
w_or_r_ack <= w_or_r_ack.DB_MAX_OUTPUT_PORT_TYPE
cke <= sdram_interface:u_interface.mem_pin_cke
csn <= sdram_interface:u_interface.mem_pin_cs_n
rasn <= sdram_interface:u_interface.mem_pin_ras_n
casn <= sdram_interface:u_interface.mem_pin_cas_n
wen <= sdram_interface:u_interface.mem_pin_we_n
bank[0] <= sdram_interface:u_interface.mem_pin_ba
bank[1] <= sdram_interface:u_interface.mem_pin_ba
addr[0] <= sdram_interface:u_interface.mem_pin_addr
addr[1] <= sdram_interface:u_interface.mem_pin_addr
addr[2] <= sdram_interface:u_interface.mem_pin_addr
addr[3] <= sdram_interface:u_interface.mem_pin_addr
addr[4] <= sdram_interface:u_interface.mem_pin_addr
addr[5] <= sdram_interface:u_interface.mem_pin_addr
addr[6] <= sdram_interface:u_interface.mem_pin_addr
addr[7] <= sdram_interface:u_interface.mem_pin_addr
addr[8] <= sdram_interface:u_interface.mem_pin_addr
addr[9] <= sdram_interface:u_interface.mem_pin_addr
addr[10] <= sdram_interface:u_interface.mem_pin_addr
addr[11] <= sdram_interface:u_interface.mem_pin_addr
addr[12] <= sdram_interface:u_interface.mem_pin_addr
dq[0] <> sdram_interface:u_interface.mem_pin_dq
dq[1] <> sdram_interface:u_interface.mem_pin_dq
dq[2] <> sdram_interface:u_interface.mem_pin_dq
dq[3] <> sdram_interface:u_interface.mem_pin_dq
dq[4] <> sdram_interface:u_interface.mem_pin_dq
dq[5] <> sdram_interface:u_interface.mem_pin_dq
dq[6] <> sdram_interface:u_interface.mem_pin_dq
dq[7] <> sdram_interface:u_interface.mem_pin_dq
dq[8] <> sdram_interface:u_interface.mem_pin_dq
dq[9] <> sdram_interface:u_interface.mem_pin_dq
dq[10] <> sdram_interface:u_interface.mem_pin_dq
dq[11] <> sdram_interface:u_interface.mem_pin_dq
dq[12] <> sdram_interface:u_interface.mem_pin_dq
dq[13] <> sdram_interface:u_interface.mem_pin_dq
dq[14] <> sdram_interface:u_interface.mem_pin_dq
dq[15] <> sdram_interface:u_interface.mem_pin_dq
dqm[0] <= sdram_interface:u_interface.mem_pin_dqm
dqm[1] <= sdram_interface:u_interface.mem_pin_dqm


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_2rk1:auto_generated.aclr
data[0] => dcfifo_2rk1:auto_generated.data[0]
data[1] => dcfifo_2rk1:auto_generated.data[1]
data[2] => dcfifo_2rk1:auto_generated.data[2]
data[3] => dcfifo_2rk1:auto_generated.data[3]
data[4] => dcfifo_2rk1:auto_generated.data[4]
data[5] => dcfifo_2rk1:auto_generated.data[5]
data[6] => dcfifo_2rk1:auto_generated.data[6]
data[7] => dcfifo_2rk1:auto_generated.data[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_2rk1:auto_generated.q[0]
q[1] <= dcfifo_2rk1:auto_generated.q[1]
q[2] <= dcfifo_2rk1:auto_generated.q[2]
q[3] <= dcfifo_2rk1:auto_generated.q[3]
q[4] <= dcfifo_2rk1:auto_generated.q[4]
q[5] <= dcfifo_2rk1:auto_generated.q[5]
q[6] <= dcfifo_2rk1:auto_generated.q[6]
q[7] <= dcfifo_2rk1:auto_generated.q[7]
q[8] <= dcfifo_2rk1:auto_generated.q[8]
q[9] <= dcfifo_2rk1:auto_generated.q[9]
q[10] <= dcfifo_2rk1:auto_generated.q[10]
q[11] <= dcfifo_2rk1:auto_generated.q[11]
q[12] <= dcfifo_2rk1:auto_generated.q[12]
q[13] <= dcfifo_2rk1:auto_generated.q[13]
q[14] <= dcfifo_2rk1:auto_generated.q[14]
q[15] <= dcfifo_2rk1:auto_generated.q[15]
rdclk => dcfifo_2rk1:auto_generated.rdclk
rdempty <= dcfifo_2rk1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_2rk1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
wrclk => dcfifo_2rk1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_2rk1:auto_generated.wrfull
wrreq => dcfifo_2rk1:auto_generated.wrreq
wrusedw[0] <= dcfifo_2rk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_2rk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_2rk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_2rk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_2rk1:auto_generated.wrusedw[4]


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated
aclr => a_graycounter_p57:rdptr_g1p.aclr
aclr => a_graycounter_kjc:wrptr_g1p.aclr
aclr => altsyncram_ta11:fifo_ram.aclr1
aclr => delayed_wrptr_g[4].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[4].IN0
aclr => rs_dgwp_reg[4].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[5].IN0
aclr => ws_dgrp_reg[4].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_ta11:fifo_ram.data_a[0]
data[1] => altsyncram_ta11:fifo_ram.data_a[1]
data[2] => altsyncram_ta11:fifo_ram.data_a[2]
data[3] => altsyncram_ta11:fifo_ram.data_a[3]
data[4] => altsyncram_ta11:fifo_ram.data_a[4]
data[5] => altsyncram_ta11:fifo_ram.data_a[5]
data[6] => altsyncram_ta11:fifo_ram.data_a[6]
data[7] => altsyncram_ta11:fifo_ram.data_a[7]
q[0] <= altsyncram_ta11:fifo_ram.q_b[0]
q[1] <= altsyncram_ta11:fifo_ram.q_b[1]
q[2] <= altsyncram_ta11:fifo_ram.q_b[2]
q[3] <= altsyncram_ta11:fifo_ram.q_b[3]
q[4] <= altsyncram_ta11:fifo_ram.q_b[4]
q[5] <= altsyncram_ta11:fifo_ram.q_b[5]
q[6] <= altsyncram_ta11:fifo_ram.q_b[6]
q[7] <= altsyncram_ta11:fifo_ram.q_b[7]
q[8] <= altsyncram_ta11:fifo_ram.q_b[8]
q[9] <= altsyncram_ta11:fifo_ram.q_b[9]
q[10] <= altsyncram_ta11:fifo_ram.q_b[10]
q[11] <= altsyncram_ta11:fifo_ram.q_b[11]
q[12] <= altsyncram_ta11:fifo_ram.q_b[12]
q[13] <= altsyncram_ta11:fifo_ram.q_b[13]
q[14] <= altsyncram_ta11:fifo_ram.q_b[14]
q[15] <= altsyncram_ta11:fifo_ram.q_b[15]
rdclk => a_graycounter_p57:rdptr_g1p.clock
rdclk => altsyncram_ta11:fifo_ram.clock1
rdclk => alt_synch_pipe_snl:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_kjc:wrptr_g1p.clock
wrclk => altsyncram_ta11:fifo_ram.clock0
wrclk => dffpipe_cd9:ws_brp.clock
wrclk => dffpipe_ed9:ws_bwp.clock
wrclk => alt_synch_pipe_tnl:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_gray2bin_qgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= gray[4].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN1
gray[4] => bin[4].DATAIN
gray[4] => xor3.IN0


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_gray2bin_qgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= gray[4].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN1
gray[4] => bin[4].DATAIN
gray[4] => xor3.IN0


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_p57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|a_graycounter_kjc:wrptr_g1p
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|altsyncram_ta11:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a0.PORTBDATAOUT1
q_b[9] <= ram_block11a1.PORTBDATAOUT1
q_b[10] <= ram_block11a2.PORTBDATAOUT1
q_b[11] <= ram_block11a3.PORTBDATAOUT1
q_b[12] <= ram_block11a4.PORTBDATAOUT1
q_b[13] <= ram_block11a5.PORTBDATAOUT1
q_b[14] <= ram_block11a6.PORTBDATAOUT1
q_b[15] <= ram_block11a7.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp
clock => dffpipe_dd9:dffpipe12.clock
clrn => dffpipe_dd9:dffpipe12.clrn
d[0] => dffpipe_dd9:dffpipe12.d[0]
d[1] => dffpipe_dd9:dffpipe12.d[1]
d[2] => dffpipe_dd9:dffpipe12.d[2]
d[3] => dffpipe_dd9:dffpipe12.d[3]
d[4] => dffpipe_dd9:dffpipe12.d[4]
q[0] <= dffpipe_dd9:dffpipe12.q[0]
q[1] <= dffpipe_dd9:dffpipe12.q[1]
q[2] <= dffpipe_dd9:dffpipe12.q[2]
q[3] <= dffpipe_dd9:dffpipe12.q[3]
q[4] <= dffpipe_dd9:dffpipe12.q[4]


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_cd9:ws_brp
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|dffpipe_ed9:ws_bwp
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp
clock => dffpipe_hd9:dffpipe17.clock
clrn => dffpipe_hd9:dffpipe17.clrn
d[0] => dffpipe_hd9:dffpipe17.d[0]
d[1] => dffpipe_hd9:dffpipe17.d[1]
d[2] => dffpipe_hd9:dffpipe17.d[2]
d[3] => dffpipe_hd9:dffpipe17.d[3]
d[4] => dffpipe_hd9:dffpipe17.d[4]
q[0] <= dffpipe_hd9:dffpipe17.q[0]
q[1] <= dffpipe_hd9:dffpipe17.q[1]
q[2] <= dffpipe_hd9:dffpipe17.q[2]
q[3] <= dffpipe_hd9:dffpipe17.q[3]
q[4] <= dffpipe_hd9:dffpipe17.q[4]


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|alt_synch_pipe_tnl:ws_dgrp|dffpipe_hd9:dffpipe17
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
d[1] => dffe18a[1].IN0
d[2] => dffe18a[2].IN0
d[3] => dffe18a[3].IN0
d[4] => dffe18a[4].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe19a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe19a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe19a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe19a[4].DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cmpr_866:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cmpr_966:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cmpr_866:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cmpr_966:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cmpr_866:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cmpr_966:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cmpr_866:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|wrfifo:wrfifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_2rk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface
avs_address[0] => avs_address[0].IN1
avs_address[1] => avs_address[1].IN1
avs_address[2] => avs_address[2].IN1
avs_address[3] => avs_address[3].IN1
avs_address[4] => avs_address[4].IN1
avs_address[5] => avs_address[5].IN1
avs_address[6] => avs_address[6].IN1
avs_address[7] => avs_address[7].IN1
avs_address[8] => avs_address[8].IN1
avs_address[9] => avs_address[9].IN1
avs_address[10] => avs_address[10].IN1
avs_address[11] => avs_address[11].IN1
avs_address[12] => avs_address[12].IN1
avs_address[13] => avs_address[13].IN1
avs_address[14] => avs_address[14].IN1
avs_address[15] => avs_address[15].IN1
avs_address[16] => avs_address[16].IN1
avs_address[17] => avs_address[17].IN1
avs_address[18] => avs_address[18].IN1
avs_address[19] => avs_address[19].IN1
avs_address[20] => avs_address[20].IN1
avs_address[21] => avs_address[21].IN1
avs_address[22] => avs_address[22].IN1
avs_address[23] => avs_address[23].IN1
avs_byteenable_n[0] => avs_byteenable_n[0].IN1
avs_byteenable_n[1] => avs_byteenable_n[1].IN1
avs_chipselect => avs_chipselect.IN1
avs_writedata[0] => avs_writedata[0].IN1
avs_writedata[1] => avs_writedata[1].IN1
avs_writedata[2] => avs_writedata[2].IN1
avs_writedata[3] => avs_writedata[3].IN1
avs_writedata[4] => avs_writedata[4].IN1
avs_writedata[5] => avs_writedata[5].IN1
avs_writedata[6] => avs_writedata[6].IN1
avs_writedata[7] => avs_writedata[7].IN1
avs_writedata[8] => avs_writedata[8].IN1
avs_writedata[9] => avs_writedata[9].IN1
avs_writedata[10] => avs_writedata[10].IN1
avs_writedata[11] => avs_writedata[11].IN1
avs_writedata[12] => avs_writedata[12].IN1
avs_writedata[13] => avs_writedata[13].IN1
avs_writedata[14] => avs_writedata[14].IN1
avs_writedata[15] => avs_writedata[15].IN1
avs_read_n => avs_read_n.IN1
avs_write_n => avs_write_n.IN1
avs_readdata[0] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[1] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[2] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[3] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[4] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[5] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[6] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[7] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[8] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[9] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[10] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[11] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[12] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[13] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[14] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdata[15] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_data
avs_readdatavalid <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_valid
avs_waitrequest <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.za_waitrequest
clk_clk => clk_clk.IN2
mem_pin_addr[0] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[1] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[2] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[3] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[4] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[5] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[6] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[7] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[8] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[9] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[10] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[11] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_addr[12] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_addr
mem_pin_ba[0] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_ba
mem_pin_ba[1] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_ba
mem_pin_cas_n <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_cas_n
mem_pin_cke <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_cke
mem_pin_cs_n <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_cs_n
mem_pin_dq[0] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[1] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[2] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[3] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[4] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[5] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[6] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[7] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[8] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[9] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[10] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[11] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[12] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[13] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[14] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dq[15] <> sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dq
mem_pin_dqm[0] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dqm
mem_pin_dqm[1] <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_dqm
mem_pin_ras_n <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_ras_n
mem_pin_we_n <= sdram_interface_new_sdram_controller_0:new_sdram_controller_0.zs_we_n
reset_reset_n => _.IN1


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|sdram_interface_new_sdram_controller_0:new_sdram_controller_0|sdram_interface_new_sdram_controller_0_input_efifo_module:the_sdram_interface_new_sdram_controller_0_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_design|capture:capture_ins|sdram_controller:u_meme_controller|sdram_interface:u_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|top_design|debug_mux:debug_mux_ins
clk => sdram_clr_read_addr~reg0.CLK
clk => current_mode.CLK
clk => work_mode.CLK
clk => uart_watcher_en_buf.CLK
clk => sensor_filter_en_buf.CLK
clk => mode_switch_last.CLK
clk => work_change_cnt~6.DATAIN
rst_n => work_change_cnt.100.OUTPUTSELECT
rst_n => work_change_cnt.011.OUTPUTSELECT
rst_n => work_change_cnt.010.OUTPUTSELECT
rst_n => work_change_cnt.001.OUTPUTSELECT
rst_n => work_change_cnt.000.OUTPUTSELECT
rst_n => sdram_clr_read_addr~reg0.ACLR
rst_n => current_mode.ACLR
rst_n => work_mode.ACLR
rst_n => uart_watcher_en_buf.ACLR
rst_n => sensor_filter_en_buf.PRESET
rst_n => mode_switch_last.ACLR
mode_switch => mode_switch_posedge.IN1
mode_switch => mode_switch_last.DATAIN
mode_switch => mode_switch_negedge.IN1
sdram_dout[0] => sensor_filter_din[0]$latch.DATAIN
sdram_dout[0] => uart_watcher_din[0]$latch.DATAIN
sdram_dout[1] => sensor_filter_din[1]$latch.DATAIN
sdram_dout[1] => uart_watcher_din[1]$latch.DATAIN
sdram_dout[2] => sensor_filter_din[2]$latch.DATAIN
sdram_dout[2] => uart_watcher_din[2]$latch.DATAIN
sdram_dout[3] => sensor_filter_din[3]$latch.DATAIN
sdram_dout[3] => uart_watcher_din[3]$latch.DATAIN
sdram_dout[4] => sensor_filter_din[4]$latch.DATAIN
sdram_dout[4] => uart_watcher_din[4]$latch.DATAIN
sdram_dout[5] => sensor_filter_din[5]$latch.DATAIN
sdram_dout[5] => uart_watcher_din[5]$latch.DATAIN
sdram_dout[6] => sensor_filter_din[6]$latch.DATAIN
sdram_dout[6] => uart_watcher_din[6]$latch.DATAIN
sdram_dout[7] => sensor_filter_din[7]$latch.DATAIN
sdram_dout[7] => uart_watcher_din[7]$latch.DATAIN
sdram_dout[8] => sensor_filter_din[8]$latch.DATAIN
sdram_dout[8] => uart_watcher_din[8]$latch.DATAIN
sdram_dout[9] => sensor_filter_din[9]$latch.DATAIN
sdram_dout[9] => uart_watcher_din[9]$latch.DATAIN
sdram_dout[10] => sensor_filter_din[10]$latch.DATAIN
sdram_dout[10] => uart_watcher_din[10]$latch.DATAIN
sdram_dout[11] => sensor_filter_din[11]$latch.DATAIN
sdram_dout[11] => uart_watcher_din[11]$latch.DATAIN
sdram_dout[12] => sensor_filter_din[12]$latch.DATAIN
sdram_dout[12] => uart_watcher_din[12]$latch.DATAIN
sdram_dout[13] => sensor_filter_din[13]$latch.DATAIN
sdram_dout[13] => uart_watcher_din[13]$latch.DATAIN
sdram_dout[14] => sensor_filter_din[14]$latch.DATAIN
sdram_dout[14] => uart_watcher_din[14]$latch.DATAIN
sdram_dout[15] => sensor_filter_din[15]$latch.DATAIN
sdram_dout[15] => uart_watcher_din[15]$latch.DATAIN
sdram_dout_req <= sdram_dout_req.DB_MAX_OUTPUT_PORT_TYPE
sdram_dout_vld => uart_watcher_sdram_read_ack.DATAB
sdram_dout_vld => sensor_filter_sdram_read_ack.DATAA
sdram_ready_to_read => uart_watcher_en.IN1
sdram_ready_to_read => sensor_filter_en.IN1
sdram_clr_read_addr <= sdram_clr_read_addr~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[0] <= sensor_filter_din[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[1] <= sensor_filter_din[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[2] <= sensor_filter_din[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[3] <= sensor_filter_din[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[4] <= sensor_filter_din[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[5] <= sensor_filter_din[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[6] <= sensor_filter_din[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[7] <= sensor_filter_din[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[8] <= sensor_filter_din[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[9] <= sensor_filter_din[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[10] <= sensor_filter_din[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[11] <= sensor_filter_din[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[12] <= sensor_filter_din[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[13] <= sensor_filter_din[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[14] <= sensor_filter_din[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_din[15] <= sensor_filter_din[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_en <= sensor_filter_en.DB_MAX_OUTPUT_PORT_TYPE
sensor_filter_sdram_rd_req => sdram_dout_req.DATAA
sensor_filter_sdram_read_ack <= sensor_filter_sdram_read_ack.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[0] <= uart_watcher_din[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[1] <= uart_watcher_din[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[2] <= uart_watcher_din[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[3] <= uart_watcher_din[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[4] <= uart_watcher_din[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[5] <= uart_watcher_din[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[6] <= uart_watcher_din[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[7] <= uart_watcher_din[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[8] <= uart_watcher_din[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[9] <= uart_watcher_din[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[10] <= uart_watcher_din[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[11] <= uart_watcher_din[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[12] <= uart_watcher_din[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[13] <= uart_watcher_din[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[14] <= uart_watcher_din[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_din[15] <= uart_watcher_din[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_en <= uart_watcher_en.DB_MAX_OUTPUT_PORT_TYPE
uart_watcher_sdram_rd_req => sdram_dout_req.DATAB
uart_watcher_sdram_read_ack <= uart_watcher_sdram_read_ack.DB_MAX_OUTPUT_PORT_TYPE


|top_design|uart_watcher:uart_watcher_ins
clk => clk.IN1
rst_n => rst_n.IN1
en => always1.IN1
din[0] => uart_data_image[0].DATAIN
din[1] => uart_data_image[1].DATAIN
din[2] => uart_data_image[2].DATAIN
din[3] => uart_data_image[3].DATAIN
din[4] => uart_data_image[4].DATAIN
din[5] => uart_data_image[5].DATAIN
din[6] => uart_data_image[6].DATAIN
din[7] => uart_data_image[7].DATAIN
din[8] => uart_data_image[8].DATAIN
din[9] => uart_data_image[9].DATAIN
din[10] => uart_data_image[10].DATAIN
din[11] => uart_data_image[11].DATAIN
din[12] => uart_data_image[12].DATAIN
din[13] => uart_data_image[13].DATAIN
din[14] => uart_data_image[14].DATAIN
din[15] => uart_data_image[15].DATAIN
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_read_ack => sdram_rd_req.IN0
sdram_read_ack => uart_data_image[0].LATCH_ENABLE
sdram_read_ack => uart_data_image[1].LATCH_ENABLE
sdram_read_ack => uart_data_image[2].LATCH_ENABLE
sdram_read_ack => uart_data_image[3].LATCH_ENABLE
sdram_read_ack => uart_data_image[4].LATCH_ENABLE
sdram_read_ack => uart_data_image[5].LATCH_ENABLE
sdram_read_ack => uart_data_image[6].LATCH_ENABLE
sdram_read_ack => uart_data_image[7].LATCH_ENABLE
sdram_read_ack => uart_data_image[8].LATCH_ENABLE
sdram_read_ack => uart_data_image[9].LATCH_ENABLE
sdram_read_ack => uart_data_image[10].LATCH_ENABLE
sdram_read_ack => uart_data_image[11].LATCH_ENABLE
sdram_read_ack => uart_data_image[12].LATCH_ENABLE
sdram_read_ack => uart_data_image[13].LATCH_ENABLE
sdram_read_ack => uart_data_image[14].LATCH_ENABLE
sdram_read_ack => uart_data_image[15].LATCH_ENABLE
uart_pin <= UART_CONTROLLER_WRITE:uart_011.uart_pin


|top_design|uart_watcher:uart_watcher_ins|UART_CONTROLLER_WRITE:uart_011
rst => baud_rate_counter[0].ACLR
rst => baud_rate_counter[1].ACLR
rst => baud_rate_counter[2].ACLR
rst => baud_rate_counter[3].ACLR
rst => baud_rate_counter[4].ACLR
rst => baud_rate_counter[5].ACLR
rst => baud_rate_counter[6].ACLR
rst => baud_rate_counter[7].ACLR
rst => baud_rate_counter[8].ACLR
rst => baud_rate_generate.ACLR
rst => operator_counter[0].ACLR
rst => operator_counter[1].ACLR
rst => operator_counter[2].ACLR
rst => operator_counter[3].ACLR
rst => data_line_write_buf.PRESET
rst => busy~reg0.ACLR
rst => last_baud_clock.ACLR
rst => WR_last_1.ACLR
rst => WR_last.ACLR
clk => operator_counter[0].CLK
clk => operator_counter[1].CLK
clk => operator_counter[2].CLK
clk => operator_counter[3].CLK
clk => data_line_write_buf.CLK
clk => busy~reg0.CLK
clk => WR_last_1.CLK
clk => WR_last.CLK
clk => last_baud_clock.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_generate.CLK
uart_pin <= uart_pin.DB_MAX_OUTPUT_PORT_TYPE
WR => uart_pin.OUTPUTSELECT
WR => always3.IN1
WR => WR_last.DATAIN
write_data[0] => Mux0.IN15
write_data[1] => Mux0.IN14
write_data[2] => Mux0.IN13
write_data[3] => Mux0.IN12
write_data[4] => Mux0.IN11
write_data[5] => Mux0.IN10
write_data[6] => Mux0.IN9
write_data[7] => Mux0.IN8
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_design|sensor_filter_mid:sensor_filter
clk => V_m[0].CLK
clk => V_m[1].CLK
clk => V_m[2].CLK
clk => V_m[3].CLK
clk => V_m[4].CLK
clk => V_m[5].CLK
clk => V_m[6].CLK
clk => V_m[7].CLK
clk => V_m[8].CLK
clk => V_m[9].CLK
clk => V_m[10].CLK
clk => V_m[11].CLK
clk => V_m[12].CLK
clk => V_m[13].CLK
clk => V_m[14].CLK
clk => V_m[15].CLK
clk => V_m[16].CLK
clk => V_m[17].CLK
clk => V_m[18].CLK
clk => V_m[19].CLK
clk => V_m[20].CLK
clk => V_m[21].CLK
clk => V_m[22].CLK
clk => V[0].CLK
clk => V[1].CLK
clk => V[2].CLK
clk => V[3].CLK
clk => V[4].CLK
clk => V[5].CLK
clk => V[6].CLK
clk => V[7].CLK
clk => V[8].CLK
clk => V[9].CLK
clk => V[10].CLK
clk => V[11].CLK
clk => V[12].CLK
clk => V[13].CLK
clk => V[14].CLK
clk => V[15].CLK
clk => V[16].CLK
clk => V[17].CLK
clk => V[18].CLK
clk => V[19].CLK
clk => V[20].CLK
clk => V[21].CLK
clk => V[22].CLK
clk => U[0].CLK
clk => U[1].CLK
clk => U[2].CLK
clk => U[3].CLK
clk => U[4].CLK
clk => U[5].CLK
clk => U[6].CLK
clk => U[7].CLK
clk => U[8].CLK
clk => U[9].CLK
clk => U[10].CLK
clk => U[11].CLK
clk => U[12].CLK
clk => U[13].CLK
clk => U[14].CLK
clk => U[15].CLK
clk => U[16].CLK
clk => U[17].CLK
clk => U[18].CLK
clk => U[19].CLK
clk => U[20].CLK
clk => U[21].CLK
clk => U[22].CLK
clk => U_m[0].CLK
clk => U_m[1].CLK
clk => U_m[2].CLK
clk => U_m[3].CLK
clk => U_m[4].CLK
clk => U_m[5].CLK
clk => U_m[6].CLK
clk => U_m[7].CLK
clk => U_m[8].CLK
clk => U_m[9].CLK
clk => U_m[10].CLK
clk => U_m[11].CLK
clk => U_m[12].CLK
clk => U_m[13].CLK
clk => U_m[14].CLK
clk => U_m[15].CLK
clk => U_m[16].CLK
clk => U_m[17].CLK
clk => U_m[18].CLK
clk => U_m[19].CLK
clk => U_m[20].CLK
clk => U_m[21].CLK
clk => U_m[22].CLK
clk => Y[0].CLK
clk => Y[1].CLK
clk => Y[2].CLK
clk => Y[3].CLK
clk => Y[4].CLK
clk => Y[5].CLK
clk => Y[6].CLK
clk => Y[7].CLK
clk => Y[8].CLK
clk => Y[9].CLK
clk => Y[10].CLK
clk => Y[11].CLK
clk => Y[12].CLK
clk => Y[13].CLK
clk => Y[14].CLK
clk => Y[15].CLK
clk => Y[16].CLK
clk => Y[17].CLK
clk => Y[18].CLK
clk => Y[19].CLK
clk => Y[20].CLK
clk => Y[21].CLK
clk => Y[22].CLK
clk => ack_out~reg0.CLK
clk => blue_color_data[0].CLK
clk => blue_color_data[1].CLK
clk => blue_color_data[2].CLK
clk => blue_color_data[3].CLK
clk => blue_color_data[4].CLK
clk => blue_color_data[5].CLK
clk => blue_color_data[6].CLK
clk => blue_color_data[7].CLK
clk => green_color_data[0].CLK
clk => green_color_data[1].CLK
clk => green_color_data[2].CLK
clk => green_color_data[3].CLK
clk => green_color_data[4].CLK
clk => green_color_data[5].CLK
clk => green_color_data[6].CLK
clk => green_color_data[7].CLK
clk => red_color_data[0].CLK
clk => red_color_data[1].CLK
clk => red_color_data[2].CLK
clk => red_color_data[3].CLK
clk => red_color_data[4].CLK
clk => red_color_data[5].CLK
clk => red_color_data[6].CLK
clk => red_color_data[7].CLK
clk => work_state[0].CLK
clk => work_state[1].CLK
clk => work_state[2].CLK
clk => color_out~reg0.CLK
clk => ack_in_last_1.CLK
clk => ack_in_last.CLK
rst_n => ack_out~reg0.ACLR
rst_n => blue_color_data[0].ACLR
rst_n => blue_color_data[1].ACLR
rst_n => blue_color_data[2].ACLR
rst_n => blue_color_data[3].ACLR
rst_n => blue_color_data[4].ACLR
rst_n => blue_color_data[5].ACLR
rst_n => blue_color_data[6].ACLR
rst_n => blue_color_data[7].ACLR
rst_n => green_color_data[0].ACLR
rst_n => green_color_data[1].ACLR
rst_n => green_color_data[2].ACLR
rst_n => green_color_data[3].ACLR
rst_n => green_color_data[4].ACLR
rst_n => green_color_data[5].ACLR
rst_n => green_color_data[6].ACLR
rst_n => green_color_data[7].ACLR
rst_n => red_color_data[0].ACLR
rst_n => red_color_data[1].ACLR
rst_n => red_color_data[2].ACLR
rst_n => red_color_data[3].ACLR
rst_n => red_color_data[4].ACLR
rst_n => red_color_data[5].ACLR
rst_n => red_color_data[6].ACLR
rst_n => red_color_data[7].ACLR
rst_n => work_state[0].ACLR
rst_n => work_state[1].ACLR
rst_n => work_state[2].ACLR
rst_n => color_out~reg0.ACLR
rst_n => req_out.IN0
rst_n => ack_in_last_1.ACLR
rst_n => ack_in_last.ACLR
rst_n => V_m[0].ENA
rst_n => Y[22].ENA
rst_n => Y[21].ENA
rst_n => Y[20].ENA
rst_n => Y[19].ENA
rst_n => Y[18].ENA
rst_n => Y[17].ENA
rst_n => Y[16].ENA
rst_n => Y[15].ENA
rst_n => Y[14].ENA
rst_n => Y[13].ENA
rst_n => Y[12].ENA
rst_n => Y[11].ENA
rst_n => Y[10].ENA
rst_n => Y[9].ENA
rst_n => Y[8].ENA
rst_n => Y[7].ENA
rst_n => Y[6].ENA
rst_n => Y[5].ENA
rst_n => Y[4].ENA
rst_n => Y[3].ENA
rst_n => Y[2].ENA
rst_n => Y[1].ENA
rst_n => Y[0].ENA
rst_n => U_m[22].ENA
rst_n => U_m[21].ENA
rst_n => U_m[20].ENA
rst_n => U_m[19].ENA
rst_n => U_m[18].ENA
rst_n => U_m[17].ENA
rst_n => U_m[16].ENA
rst_n => U_m[15].ENA
rst_n => U_m[14].ENA
rst_n => U_m[13].ENA
rst_n => U_m[12].ENA
rst_n => U_m[11].ENA
rst_n => U_m[10].ENA
rst_n => U_m[9].ENA
rst_n => U_m[8].ENA
rst_n => U_m[7].ENA
rst_n => U_m[6].ENA
rst_n => U_m[5].ENA
rst_n => U_m[4].ENA
rst_n => U_m[3].ENA
rst_n => U_m[2].ENA
rst_n => U_m[1].ENA
rst_n => U_m[0].ENA
rst_n => U[22].ENA
rst_n => U[21].ENA
rst_n => U[20].ENA
rst_n => U[19].ENA
rst_n => U[18].ENA
rst_n => U[17].ENA
rst_n => U[16].ENA
rst_n => U[15].ENA
rst_n => U[14].ENA
rst_n => U[13].ENA
rst_n => U[12].ENA
rst_n => U[11].ENA
rst_n => U[10].ENA
rst_n => U[9].ENA
rst_n => U[8].ENA
rst_n => U[7].ENA
rst_n => U[6].ENA
rst_n => U[5].ENA
rst_n => U[4].ENA
rst_n => U[3].ENA
rst_n => U[2].ENA
rst_n => U[1].ENA
rst_n => U[0].ENA
rst_n => V[22].ENA
rst_n => V[21].ENA
rst_n => V[20].ENA
rst_n => V[19].ENA
rst_n => V[18].ENA
rst_n => V[17].ENA
rst_n => V[16].ENA
rst_n => V[15].ENA
rst_n => V[14].ENA
rst_n => V[13].ENA
rst_n => V[12].ENA
rst_n => V[11].ENA
rst_n => V[10].ENA
rst_n => V[9].ENA
rst_n => V[8].ENA
rst_n => V[7].ENA
rst_n => V[6].ENA
rst_n => V[5].ENA
rst_n => V[4].ENA
rst_n => V[3].ENA
rst_n => V[2].ENA
rst_n => V[1].ENA
rst_n => V[0].ENA
rst_n => V_m[22].ENA
rst_n => V_m[21].ENA
rst_n => V_m[20].ENA
rst_n => V_m[19].ENA
rst_n => V_m[18].ENA
rst_n => V_m[17].ENA
rst_n => V_m[16].ENA
rst_n => V_m[15].ENA
rst_n => V_m[14].ENA
rst_n => V_m[13].ENA
rst_n => V_m[12].ENA
rst_n => V_m[11].ENA
rst_n => V_m[10].ENA
rst_n => V_m[9].ENA
rst_n => V_m[8].ENA
rst_n => V_m[7].ENA
rst_n => V_m[6].ENA
rst_n => V_m[5].ENA
rst_n => V_m[4].ENA
rst_n => V_m[3].ENA
rst_n => V_m[2].ENA
rst_n => V_m[1].ENA
sensor_data[0] => blue_color_data[3].DATAIN
sensor_data[1] => blue_color_data[4].DATAIN
sensor_data[2] => blue_color_data[5].DATAIN
sensor_data[3] => blue_color_data[6].DATAIN
sensor_data[4] => blue_color_data[7].DATAIN
sensor_data[5] => green_color_data[2].DATAIN
sensor_data[6] => green_color_data[3].DATAIN
sensor_data[7] => green_color_data[4].DATAIN
sensor_data[8] => green_color_data[5].DATAIN
sensor_data[9] => green_color_data[6].DATAIN
sensor_data[10] => green_color_data[7].DATAIN
sensor_data[11] => red_color_data[3].DATAIN
sensor_data[12] => red_color_data[4].DATAIN
sensor_data[13] => red_color_data[5].DATAIN
sensor_data[14] => red_color_data[6].DATAIN
sensor_data[15] => red_color_data[7].DATAIN
req_in => always3.IN1
req_in => req_out~reg0.CLK
req_in => always3.IN1
req_out <= req_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_in => ack_in_last.DATAIN
ack_in => req_out.IN1
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_select[0] => Decoder0.IN1
color_select[0] => LessThan0.IN22
color_select[0] => LessThan1.IN22
color_select[0] => LessThan5.IN18
color_select[1] => Decoder0.IN0
color_select[1] => LessThan2.IN21
color_select[1] => LessThan2.IN23
color_select[1] => LessThan4.IN19
color_select[1] => LessThan5.IN19
color_select[1] => LessThan5.IN21
color_out <= color_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_design|shape_finder:shape_finder_ins
clk => left_or_right~reg0.CLK
clk => square_left[0]~reg0.CLK
clk => square_left[1]~reg0.CLK
clk => square_left[2]~reg0.CLK
clk => square_left[3]~reg0.CLK
clk => square_left[4]~reg0.CLK
clk => square_left[5]~reg0.CLK
clk => square_left[6]~reg0.CLK
clk => square_left[7]~reg0.CLK
clk => square_left[8]~reg0.CLK
clk => square_right[0]~reg0.CLK
clk => square_right[1]~reg0.CLK
clk => square_right[2]~reg0.CLK
clk => square_right[3]~reg0.CLK
clk => square_right[4]~reg0.CLK
clk => square_right[5]~reg0.CLK
clk => square_right[6]~reg0.CLK
clk => square_right[7]~reg0.CLK
clk => square_right[8]~reg0.CLK
clk => min_area[0].CLK
clk => min_area[1].CLK
clk => min_area[2].CLK
clk => min_area[3].CLK
clk => min_area[4].CLK
clk => min_area[5].CLK
clk => min_area[6].CLK
clk => min_area[7].CLK
clk => min_area[8].CLK
clk => min_area[9].CLK
clk => min_area[10].CLK
clk => max_area[0].CLK
clk => max_area[1].CLK
clk => max_area[2].CLK
clk => max_area[3].CLK
clk => max_area[4].CLK
clk => max_area[5].CLK
clk => max_area[6].CLK
clk => max_area[7].CLK
clk => max_area[8].CLK
clk => max_area[9].CLK
clk => max_area[10].CLK
clk => search_index[0].CLK
clk => search_index[1].CLK
clk => search_index[2].CLK
clk => search_index[3].CLK
clk => search_index[4].CLK
clk => search_index[5].CLK
clk => analysis_done~reg0.CLK
clk => square_y[0]~reg0.CLK
clk => square_y[1]~reg0.CLK
clk => square_y[2]~reg0.CLK
clk => square_y[3]~reg0.CLK
clk => square_y[4]~reg0.CLK
clk => square_y[5]~reg0.CLK
clk => square_y[6]~reg0.CLK
clk => square_y[7]~reg0.CLK
clk => square_x[0]~reg0.CLK
clk => square_x[1]~reg0.CLK
clk => square_x[2]~reg0.CLK
clk => square_x[3]~reg0.CLK
clk => square_x[4]~reg0.CLK
clk => square_x[5]~reg0.CLK
clk => square_x[6]~reg0.CLK
clk => square_x[7]~reg0.CLK
clk => square_x[8]~reg0.CLK
clk => circle_y[0]~reg0.CLK
clk => circle_y[1]~reg0.CLK
clk => circle_y[2]~reg0.CLK
clk => circle_y[3]~reg0.CLK
clk => circle_y[4]~reg0.CLK
clk => circle_y[5]~reg0.CLK
clk => circle_y[6]~reg0.CLK
clk => circle_y[7]~reg0.CLK
clk => circle_x[0]~reg0.CLK
clk => circle_x[1]~reg0.CLK
clk => circle_x[2]~reg0.CLK
clk => circle_x[3]~reg0.CLK
clk => circle_x[4]~reg0.CLK
clk => circle_x[5]~reg0.CLK
clk => circle_x[6]~reg0.CLK
clk => circle_x[7]~reg0.CLK
clk => circle_x[8]~reg0.CLK
clk => hexagon_y[0]~reg0.CLK
clk => hexagon_y[1]~reg0.CLK
clk => hexagon_y[2]~reg0.CLK
clk => hexagon_y[3]~reg0.CLK
clk => hexagon_y[4]~reg0.CLK
clk => hexagon_y[5]~reg0.CLK
clk => hexagon_y[6]~reg0.CLK
clk => hexagon_y[7]~reg0.CLK
clk => hexagon_x[0]~reg0.CLK
clk => hexagon_x[1]~reg0.CLK
clk => hexagon_x[2]~reg0.CLK
clk => hexagon_x[3]~reg0.CLK
clk => hexagon_x[4]~reg0.CLK
clk => hexagon_x[5]~reg0.CLK
clk => hexagon_x[6]~reg0.CLK
clk => hexagon_x[7]~reg0.CLK
clk => hexagon_x[8]~reg0.CLK
clk => last_operate_y_8[0].CLK
clk => last_operate_y_8[1].CLK
clk => last_operate_y_8[2].CLK
clk => last_operate_y_8[3].CLK
clk => last_operate_y_8[4].CLK
clk => last_operate_y_8[5].CLK
clk => last_operate_y_8[6].CLK
clk => last_operate_y_8[7].CLK
clk => x_max_in_line_current_8[0].CLK
clk => x_max_in_line_current_8[1].CLK
clk => x_max_in_line_current_8[2].CLK
clk => x_max_in_line_current_8[3].CLK
clk => x_max_in_line_current_8[4].CLK
clk => x_max_in_line_current_8[5].CLK
clk => x_max_in_line_current_8[6].CLK
clk => x_max_in_line_current_8[7].CLK
clk => x_max_in_line_current_8[8].CLK
clk => x_min_in_line_current_8[0].CLK
clk => x_min_in_line_current_8[1].CLK
clk => x_min_in_line_current_8[2].CLK
clk => x_min_in_line_current_8[3].CLK
clk => x_min_in_line_current_8[4].CLK
clk => x_min_in_line_current_8[5].CLK
clk => x_min_in_line_current_8[6].CLK
clk => x_min_in_line_current_8[7].CLK
clk => x_min_in_line_current_8[8].CLK
clk => x_max_in_line_8[0].CLK
clk => x_max_in_line_8[1].CLK
clk => x_max_in_line_8[2].CLK
clk => x_max_in_line_8[3].CLK
clk => x_max_in_line_8[4].CLK
clk => x_max_in_line_8[5].CLK
clk => x_max_in_line_8[6].CLK
clk => x_max_in_line_8[7].CLK
clk => x_max_in_line_8[8].CLK
clk => x_min_in_line_8[0].CLK
clk => x_min_in_line_8[1].CLK
clk => x_min_in_line_8[2].CLK
clk => x_min_in_line_8[3].CLK
clk => x_min_in_line_8[4].CLK
clk => x_min_in_line_8[5].CLK
clk => x_min_in_line_8[6].CLK
clk => x_min_in_line_8[7].CLK
clk => x_min_in_line_8[8].CLK
clk => y_max_8[0].CLK
clk => y_max_8[1].CLK
clk => y_max_8[2].CLK
clk => y_max_8[3].CLK
clk => y_max_8[4].CLK
clk => y_max_8[5].CLK
clk => y_max_8[6].CLK
clk => y_max_8[7].CLK
clk => y_min_8[0].CLK
clk => y_min_8[1].CLK
clk => y_min_8[2].CLK
clk => y_min_8[3].CLK
clk => y_min_8[4].CLK
clk => y_min_8[5].CLK
clk => y_min_8[6].CLK
clk => y_min_8[7].CLK
clk => x_max_8[0].CLK
clk => x_max_8[1].CLK
clk => x_max_8[2].CLK
clk => x_max_8[3].CLK
clk => x_max_8[4].CLK
clk => x_max_8[5].CLK
clk => x_max_8[6].CLK
clk => x_max_8[7].CLK
clk => x_max_8[8].CLK
clk => x_min_8[0].CLK
clk => x_min_8[1].CLK
clk => x_min_8[2].CLK
clk => x_min_8[3].CLK
clk => x_min_8[4].CLK
clk => x_min_8[5].CLK
clk => x_min_8[6].CLK
clk => x_min_8[7].CLK
clk => x_min_8[8].CLK
clk => area_8[0].CLK
clk => area_8[1].CLK
clk => area_8[2].CLK
clk => area_8[3].CLK
clk => area_8[4].CLK
clk => area_8[5].CLK
clk => area_8[6].CLK
clk => area_8[7].CLK
clk => area_8[8].CLK
clk => area_8[9].CLK
clk => area_8[10].CLK
clk => last_operate_y_7[0].CLK
clk => last_operate_y_7[1].CLK
clk => last_operate_y_7[2].CLK
clk => last_operate_y_7[3].CLK
clk => last_operate_y_7[4].CLK
clk => last_operate_y_7[5].CLK
clk => last_operate_y_7[6].CLK
clk => last_operate_y_7[7].CLK
clk => x_max_in_line_current_7[0].CLK
clk => x_max_in_line_current_7[1].CLK
clk => x_max_in_line_current_7[2].CLK
clk => x_max_in_line_current_7[3].CLK
clk => x_max_in_line_current_7[4].CLK
clk => x_max_in_line_current_7[5].CLK
clk => x_max_in_line_current_7[6].CLK
clk => x_max_in_line_current_7[7].CLK
clk => x_max_in_line_current_7[8].CLK
clk => x_min_in_line_current_7[0].CLK
clk => x_min_in_line_current_7[1].CLK
clk => x_min_in_line_current_7[2].CLK
clk => x_min_in_line_current_7[3].CLK
clk => x_min_in_line_current_7[4].CLK
clk => x_min_in_line_current_7[5].CLK
clk => x_min_in_line_current_7[6].CLK
clk => x_min_in_line_current_7[7].CLK
clk => x_min_in_line_current_7[8].CLK
clk => x_max_in_line_7[0].CLK
clk => x_max_in_line_7[1].CLK
clk => x_max_in_line_7[2].CLK
clk => x_max_in_line_7[3].CLK
clk => x_max_in_line_7[4].CLK
clk => x_max_in_line_7[5].CLK
clk => x_max_in_line_7[6].CLK
clk => x_max_in_line_7[7].CLK
clk => x_max_in_line_7[8].CLK
clk => x_min_in_line_7[0].CLK
clk => x_min_in_line_7[1].CLK
clk => x_min_in_line_7[2].CLK
clk => x_min_in_line_7[3].CLK
clk => x_min_in_line_7[4].CLK
clk => x_min_in_line_7[5].CLK
clk => x_min_in_line_7[6].CLK
clk => x_min_in_line_7[7].CLK
clk => x_min_in_line_7[8].CLK
clk => y_max_7[0].CLK
clk => y_max_7[1].CLK
clk => y_max_7[2].CLK
clk => y_max_7[3].CLK
clk => y_max_7[4].CLK
clk => y_max_7[5].CLK
clk => y_max_7[6].CLK
clk => y_max_7[7].CLK
clk => y_min_7[0].CLK
clk => y_min_7[1].CLK
clk => y_min_7[2].CLK
clk => y_min_7[3].CLK
clk => y_min_7[4].CLK
clk => y_min_7[5].CLK
clk => y_min_7[6].CLK
clk => y_min_7[7].CLK
clk => x_max_7[0].CLK
clk => x_max_7[1].CLK
clk => x_max_7[2].CLK
clk => x_max_7[3].CLK
clk => x_max_7[4].CLK
clk => x_max_7[5].CLK
clk => x_max_7[6].CLK
clk => x_max_7[7].CLK
clk => x_max_7[8].CLK
clk => x_min_7[0].CLK
clk => x_min_7[1].CLK
clk => x_min_7[2].CLK
clk => x_min_7[3].CLK
clk => x_min_7[4].CLK
clk => x_min_7[5].CLK
clk => x_min_7[6].CLK
clk => x_min_7[7].CLK
clk => x_min_7[8].CLK
clk => area_7[0].CLK
clk => area_7[1].CLK
clk => area_7[2].CLK
clk => area_7[3].CLK
clk => area_7[4].CLK
clk => area_7[5].CLK
clk => area_7[6].CLK
clk => area_7[7].CLK
clk => area_7[8].CLK
clk => area_7[9].CLK
clk => area_7[10].CLK
clk => last_operate_y_6[0].CLK
clk => last_operate_y_6[1].CLK
clk => last_operate_y_6[2].CLK
clk => last_operate_y_6[3].CLK
clk => last_operate_y_6[4].CLK
clk => last_operate_y_6[5].CLK
clk => last_operate_y_6[6].CLK
clk => last_operate_y_6[7].CLK
clk => x_max_in_line_current_6[0].CLK
clk => x_max_in_line_current_6[1].CLK
clk => x_max_in_line_current_6[2].CLK
clk => x_max_in_line_current_6[3].CLK
clk => x_max_in_line_current_6[4].CLK
clk => x_max_in_line_current_6[5].CLK
clk => x_max_in_line_current_6[6].CLK
clk => x_max_in_line_current_6[7].CLK
clk => x_max_in_line_current_6[8].CLK
clk => x_min_in_line_current_6[0].CLK
clk => x_min_in_line_current_6[1].CLK
clk => x_min_in_line_current_6[2].CLK
clk => x_min_in_line_current_6[3].CLK
clk => x_min_in_line_current_6[4].CLK
clk => x_min_in_line_current_6[5].CLK
clk => x_min_in_line_current_6[6].CLK
clk => x_min_in_line_current_6[7].CLK
clk => x_min_in_line_current_6[8].CLK
clk => x_max_in_line_6[0].CLK
clk => x_max_in_line_6[1].CLK
clk => x_max_in_line_6[2].CLK
clk => x_max_in_line_6[3].CLK
clk => x_max_in_line_6[4].CLK
clk => x_max_in_line_6[5].CLK
clk => x_max_in_line_6[6].CLK
clk => x_max_in_line_6[7].CLK
clk => x_max_in_line_6[8].CLK
clk => x_min_in_line_6[0].CLK
clk => x_min_in_line_6[1].CLK
clk => x_min_in_line_6[2].CLK
clk => x_min_in_line_6[3].CLK
clk => x_min_in_line_6[4].CLK
clk => x_min_in_line_6[5].CLK
clk => x_min_in_line_6[6].CLK
clk => x_min_in_line_6[7].CLK
clk => x_min_in_line_6[8].CLK
clk => y_max_6[0].CLK
clk => y_max_6[1].CLK
clk => y_max_6[2].CLK
clk => y_max_6[3].CLK
clk => y_max_6[4].CLK
clk => y_max_6[5].CLK
clk => y_max_6[6].CLK
clk => y_max_6[7].CLK
clk => y_min_6[0].CLK
clk => y_min_6[1].CLK
clk => y_min_6[2].CLK
clk => y_min_6[3].CLK
clk => y_min_6[4].CLK
clk => y_min_6[5].CLK
clk => y_min_6[6].CLK
clk => y_min_6[7].CLK
clk => x_max_6[0].CLK
clk => x_max_6[1].CLK
clk => x_max_6[2].CLK
clk => x_max_6[3].CLK
clk => x_max_6[4].CLK
clk => x_max_6[5].CLK
clk => x_max_6[6].CLK
clk => x_max_6[7].CLK
clk => x_max_6[8].CLK
clk => x_min_6[0].CLK
clk => x_min_6[1].CLK
clk => x_min_6[2].CLK
clk => x_min_6[3].CLK
clk => x_min_6[4].CLK
clk => x_min_6[5].CLK
clk => x_min_6[6].CLK
clk => x_min_6[7].CLK
clk => x_min_6[8].CLK
clk => area_6[0].CLK
clk => area_6[1].CLK
clk => area_6[2].CLK
clk => area_6[3].CLK
clk => area_6[4].CLK
clk => area_6[5].CLK
clk => area_6[6].CLK
clk => area_6[7].CLK
clk => area_6[8].CLK
clk => area_6[9].CLK
clk => area_6[10].CLK
clk => last_operate_y_5[0].CLK
clk => last_operate_y_5[1].CLK
clk => last_operate_y_5[2].CLK
clk => last_operate_y_5[3].CLK
clk => last_operate_y_5[4].CLK
clk => last_operate_y_5[5].CLK
clk => last_operate_y_5[6].CLK
clk => last_operate_y_5[7].CLK
clk => x_max_in_line_current_5[0].CLK
clk => x_max_in_line_current_5[1].CLK
clk => x_max_in_line_current_5[2].CLK
clk => x_max_in_line_current_5[3].CLK
clk => x_max_in_line_current_5[4].CLK
clk => x_max_in_line_current_5[5].CLK
clk => x_max_in_line_current_5[6].CLK
clk => x_max_in_line_current_5[7].CLK
clk => x_max_in_line_current_5[8].CLK
clk => x_min_in_line_current_5[0].CLK
clk => x_min_in_line_current_5[1].CLK
clk => x_min_in_line_current_5[2].CLK
clk => x_min_in_line_current_5[3].CLK
clk => x_min_in_line_current_5[4].CLK
clk => x_min_in_line_current_5[5].CLK
clk => x_min_in_line_current_5[6].CLK
clk => x_min_in_line_current_5[7].CLK
clk => x_min_in_line_current_5[8].CLK
clk => x_max_in_line_5[0].CLK
clk => x_max_in_line_5[1].CLK
clk => x_max_in_line_5[2].CLK
clk => x_max_in_line_5[3].CLK
clk => x_max_in_line_5[4].CLK
clk => x_max_in_line_5[5].CLK
clk => x_max_in_line_5[6].CLK
clk => x_max_in_line_5[7].CLK
clk => x_max_in_line_5[8].CLK
clk => x_min_in_line_5[0].CLK
clk => x_min_in_line_5[1].CLK
clk => x_min_in_line_5[2].CLK
clk => x_min_in_line_5[3].CLK
clk => x_min_in_line_5[4].CLK
clk => x_min_in_line_5[5].CLK
clk => x_min_in_line_5[6].CLK
clk => x_min_in_line_5[7].CLK
clk => x_min_in_line_5[8].CLK
clk => y_max_5[0].CLK
clk => y_max_5[1].CLK
clk => y_max_5[2].CLK
clk => y_max_5[3].CLK
clk => y_max_5[4].CLK
clk => y_max_5[5].CLK
clk => y_max_5[6].CLK
clk => y_max_5[7].CLK
clk => y_min_5[0].CLK
clk => y_min_5[1].CLK
clk => y_min_5[2].CLK
clk => y_min_5[3].CLK
clk => y_min_5[4].CLK
clk => y_min_5[5].CLK
clk => y_min_5[6].CLK
clk => y_min_5[7].CLK
clk => x_max_5[0].CLK
clk => x_max_5[1].CLK
clk => x_max_5[2].CLK
clk => x_max_5[3].CLK
clk => x_max_5[4].CLK
clk => x_max_5[5].CLK
clk => x_max_5[6].CLK
clk => x_max_5[7].CLK
clk => x_max_5[8].CLK
clk => x_min_5[0].CLK
clk => x_min_5[1].CLK
clk => x_min_5[2].CLK
clk => x_min_5[3].CLK
clk => x_min_5[4].CLK
clk => x_min_5[5].CLK
clk => x_min_5[6].CLK
clk => x_min_5[7].CLK
clk => x_min_5[8].CLK
clk => area_5[0].CLK
clk => area_5[1].CLK
clk => area_5[2].CLK
clk => area_5[3].CLK
clk => area_5[4].CLK
clk => area_5[5].CLK
clk => area_5[6].CLK
clk => area_5[7].CLK
clk => area_5[8].CLK
clk => area_5[9].CLK
clk => area_5[10].CLK
clk => last_operate_y_4[0].CLK
clk => last_operate_y_4[1].CLK
clk => last_operate_y_4[2].CLK
clk => last_operate_y_4[3].CLK
clk => last_operate_y_4[4].CLK
clk => last_operate_y_4[5].CLK
clk => last_operate_y_4[6].CLK
clk => last_operate_y_4[7].CLK
clk => x_max_in_line_current_4[0].CLK
clk => x_max_in_line_current_4[1].CLK
clk => x_max_in_line_current_4[2].CLK
clk => x_max_in_line_current_4[3].CLK
clk => x_max_in_line_current_4[4].CLK
clk => x_max_in_line_current_4[5].CLK
clk => x_max_in_line_current_4[6].CLK
clk => x_max_in_line_current_4[7].CLK
clk => x_max_in_line_current_4[8].CLK
clk => x_min_in_line_current_4[0].CLK
clk => x_min_in_line_current_4[1].CLK
clk => x_min_in_line_current_4[2].CLK
clk => x_min_in_line_current_4[3].CLK
clk => x_min_in_line_current_4[4].CLK
clk => x_min_in_line_current_4[5].CLK
clk => x_min_in_line_current_4[6].CLK
clk => x_min_in_line_current_4[7].CLK
clk => x_min_in_line_current_4[8].CLK
clk => x_max_in_line_4[0].CLK
clk => x_max_in_line_4[1].CLK
clk => x_max_in_line_4[2].CLK
clk => x_max_in_line_4[3].CLK
clk => x_max_in_line_4[4].CLK
clk => x_max_in_line_4[5].CLK
clk => x_max_in_line_4[6].CLK
clk => x_max_in_line_4[7].CLK
clk => x_max_in_line_4[8].CLK
clk => x_min_in_line_4[0].CLK
clk => x_min_in_line_4[1].CLK
clk => x_min_in_line_4[2].CLK
clk => x_min_in_line_4[3].CLK
clk => x_min_in_line_4[4].CLK
clk => x_min_in_line_4[5].CLK
clk => x_min_in_line_4[6].CLK
clk => x_min_in_line_4[7].CLK
clk => x_min_in_line_4[8].CLK
clk => y_max_4[0].CLK
clk => y_max_4[1].CLK
clk => y_max_4[2].CLK
clk => y_max_4[3].CLK
clk => y_max_4[4].CLK
clk => y_max_4[5].CLK
clk => y_max_4[6].CLK
clk => y_max_4[7].CLK
clk => y_min_4[0].CLK
clk => y_min_4[1].CLK
clk => y_min_4[2].CLK
clk => y_min_4[3].CLK
clk => y_min_4[4].CLK
clk => y_min_4[5].CLK
clk => y_min_4[6].CLK
clk => y_min_4[7].CLK
clk => x_max_4[0].CLK
clk => x_max_4[1].CLK
clk => x_max_4[2].CLK
clk => x_max_4[3].CLK
clk => x_max_4[4].CLK
clk => x_max_4[5].CLK
clk => x_max_4[6].CLK
clk => x_max_4[7].CLK
clk => x_max_4[8].CLK
clk => x_min_4[0].CLK
clk => x_min_4[1].CLK
clk => x_min_4[2].CLK
clk => x_min_4[3].CLK
clk => x_min_4[4].CLK
clk => x_min_4[5].CLK
clk => x_min_4[6].CLK
clk => x_min_4[7].CLK
clk => x_min_4[8].CLK
clk => area_4[0].CLK
clk => area_4[1].CLK
clk => area_4[2].CLK
clk => area_4[3].CLK
clk => area_4[4].CLK
clk => area_4[5].CLK
clk => area_4[6].CLK
clk => area_4[7].CLK
clk => area_4[8].CLK
clk => area_4[9].CLK
clk => area_4[10].CLK
clk => last_operate_y_3[0].CLK
clk => last_operate_y_3[1].CLK
clk => last_operate_y_3[2].CLK
clk => last_operate_y_3[3].CLK
clk => last_operate_y_3[4].CLK
clk => last_operate_y_3[5].CLK
clk => last_operate_y_3[6].CLK
clk => last_operate_y_3[7].CLK
clk => x_max_in_line_current_3[0].CLK
clk => x_max_in_line_current_3[1].CLK
clk => x_max_in_line_current_3[2].CLK
clk => x_max_in_line_current_3[3].CLK
clk => x_max_in_line_current_3[4].CLK
clk => x_max_in_line_current_3[5].CLK
clk => x_max_in_line_current_3[6].CLK
clk => x_max_in_line_current_3[7].CLK
clk => x_max_in_line_current_3[8].CLK
clk => x_min_in_line_current_3[0].CLK
clk => x_min_in_line_current_3[1].CLK
clk => x_min_in_line_current_3[2].CLK
clk => x_min_in_line_current_3[3].CLK
clk => x_min_in_line_current_3[4].CLK
clk => x_min_in_line_current_3[5].CLK
clk => x_min_in_line_current_3[6].CLK
clk => x_min_in_line_current_3[7].CLK
clk => x_min_in_line_current_3[8].CLK
clk => x_max_in_line_3[0].CLK
clk => x_max_in_line_3[1].CLK
clk => x_max_in_line_3[2].CLK
clk => x_max_in_line_3[3].CLK
clk => x_max_in_line_3[4].CLK
clk => x_max_in_line_3[5].CLK
clk => x_max_in_line_3[6].CLK
clk => x_max_in_line_3[7].CLK
clk => x_max_in_line_3[8].CLK
clk => x_min_in_line_3[0].CLK
clk => x_min_in_line_3[1].CLK
clk => x_min_in_line_3[2].CLK
clk => x_min_in_line_3[3].CLK
clk => x_min_in_line_3[4].CLK
clk => x_min_in_line_3[5].CLK
clk => x_min_in_line_3[6].CLK
clk => x_min_in_line_3[7].CLK
clk => x_min_in_line_3[8].CLK
clk => y_max_3[0].CLK
clk => y_max_3[1].CLK
clk => y_max_3[2].CLK
clk => y_max_3[3].CLK
clk => y_max_3[4].CLK
clk => y_max_3[5].CLK
clk => y_max_3[6].CLK
clk => y_max_3[7].CLK
clk => y_min_3[0].CLK
clk => y_min_3[1].CLK
clk => y_min_3[2].CLK
clk => y_min_3[3].CLK
clk => y_min_3[4].CLK
clk => y_min_3[5].CLK
clk => y_min_3[6].CLK
clk => y_min_3[7].CLK
clk => x_max_3[0].CLK
clk => x_max_3[1].CLK
clk => x_max_3[2].CLK
clk => x_max_3[3].CLK
clk => x_max_3[4].CLK
clk => x_max_3[5].CLK
clk => x_max_3[6].CLK
clk => x_max_3[7].CLK
clk => x_max_3[8].CLK
clk => x_min_3[0].CLK
clk => x_min_3[1].CLK
clk => x_min_3[2].CLK
clk => x_min_3[3].CLK
clk => x_min_3[4].CLK
clk => x_min_3[5].CLK
clk => x_min_3[6].CLK
clk => x_min_3[7].CLK
clk => x_min_3[8].CLK
clk => area_3[0].CLK
clk => area_3[1].CLK
clk => area_3[2].CLK
clk => area_3[3].CLK
clk => area_3[4].CLK
clk => area_3[5].CLK
clk => area_3[6].CLK
clk => area_3[7].CLK
clk => area_3[8].CLK
clk => area_3[9].CLK
clk => area_3[10].CLK
clk => last_operate_y_2[0].CLK
clk => last_operate_y_2[1].CLK
clk => last_operate_y_2[2].CLK
clk => last_operate_y_2[3].CLK
clk => last_operate_y_2[4].CLK
clk => last_operate_y_2[5].CLK
clk => last_operate_y_2[6].CLK
clk => last_operate_y_2[7].CLK
clk => x_max_in_line_current_2[0].CLK
clk => x_max_in_line_current_2[1].CLK
clk => x_max_in_line_current_2[2].CLK
clk => x_max_in_line_current_2[3].CLK
clk => x_max_in_line_current_2[4].CLK
clk => x_max_in_line_current_2[5].CLK
clk => x_max_in_line_current_2[6].CLK
clk => x_max_in_line_current_2[7].CLK
clk => x_max_in_line_current_2[8].CLK
clk => x_min_in_line_current_2[0].CLK
clk => x_min_in_line_current_2[1].CLK
clk => x_min_in_line_current_2[2].CLK
clk => x_min_in_line_current_2[3].CLK
clk => x_min_in_line_current_2[4].CLK
clk => x_min_in_line_current_2[5].CLK
clk => x_min_in_line_current_2[6].CLK
clk => x_min_in_line_current_2[7].CLK
clk => x_min_in_line_current_2[8].CLK
clk => x_max_in_line_2[0].CLK
clk => x_max_in_line_2[1].CLK
clk => x_max_in_line_2[2].CLK
clk => x_max_in_line_2[3].CLK
clk => x_max_in_line_2[4].CLK
clk => x_max_in_line_2[5].CLK
clk => x_max_in_line_2[6].CLK
clk => x_max_in_line_2[7].CLK
clk => x_max_in_line_2[8].CLK
clk => x_min_in_line_2[0].CLK
clk => x_min_in_line_2[1].CLK
clk => x_min_in_line_2[2].CLK
clk => x_min_in_line_2[3].CLK
clk => x_min_in_line_2[4].CLK
clk => x_min_in_line_2[5].CLK
clk => x_min_in_line_2[6].CLK
clk => x_min_in_line_2[7].CLK
clk => x_min_in_line_2[8].CLK
clk => y_max_2[0].CLK
clk => y_max_2[1].CLK
clk => y_max_2[2].CLK
clk => y_max_2[3].CLK
clk => y_max_2[4].CLK
clk => y_max_2[5].CLK
clk => y_max_2[6].CLK
clk => y_max_2[7].CLK
clk => y_min_2[0].CLK
clk => y_min_2[1].CLK
clk => y_min_2[2].CLK
clk => y_min_2[3].CLK
clk => y_min_2[4].CLK
clk => y_min_2[5].CLK
clk => y_min_2[6].CLK
clk => y_min_2[7].CLK
clk => x_max_2[0].CLK
clk => x_max_2[1].CLK
clk => x_max_2[2].CLK
clk => x_max_2[3].CLK
clk => x_max_2[4].CLK
clk => x_max_2[5].CLK
clk => x_max_2[6].CLK
clk => x_max_2[7].CLK
clk => x_max_2[8].CLK
clk => x_min_2[0].CLK
clk => x_min_2[1].CLK
clk => x_min_2[2].CLK
clk => x_min_2[3].CLK
clk => x_min_2[4].CLK
clk => x_min_2[5].CLK
clk => x_min_2[6].CLK
clk => x_min_2[7].CLK
clk => x_min_2[8].CLK
clk => area_2[0].CLK
clk => area_2[1].CLK
clk => area_2[2].CLK
clk => area_2[3].CLK
clk => area_2[4].CLK
clk => area_2[5].CLK
clk => area_2[6].CLK
clk => area_2[7].CLK
clk => area_2[8].CLK
clk => area_2[9].CLK
clk => area_2[10].CLK
clk => last_operate_y_1[0].CLK
clk => last_operate_y_1[1].CLK
clk => last_operate_y_1[2].CLK
clk => last_operate_y_1[3].CLK
clk => last_operate_y_1[4].CLK
clk => last_operate_y_1[5].CLK
clk => last_operate_y_1[6].CLK
clk => last_operate_y_1[7].CLK
clk => x_max_in_line_current_1[0].CLK
clk => x_max_in_line_current_1[1].CLK
clk => x_max_in_line_current_1[2].CLK
clk => x_max_in_line_current_1[3].CLK
clk => x_max_in_line_current_1[4].CLK
clk => x_max_in_line_current_1[5].CLK
clk => x_max_in_line_current_1[6].CLK
clk => x_max_in_line_current_1[7].CLK
clk => x_max_in_line_current_1[8].CLK
clk => x_min_in_line_current_1[0].CLK
clk => x_min_in_line_current_1[1].CLK
clk => x_min_in_line_current_1[2].CLK
clk => x_min_in_line_current_1[3].CLK
clk => x_min_in_line_current_1[4].CLK
clk => x_min_in_line_current_1[5].CLK
clk => x_min_in_line_current_1[6].CLK
clk => x_min_in_line_current_1[7].CLK
clk => x_min_in_line_current_1[8].CLK
clk => x_max_in_line_1[0].CLK
clk => x_max_in_line_1[1].CLK
clk => x_max_in_line_1[2].CLK
clk => x_max_in_line_1[3].CLK
clk => x_max_in_line_1[4].CLK
clk => x_max_in_line_1[5].CLK
clk => x_max_in_line_1[6].CLK
clk => x_max_in_line_1[7].CLK
clk => x_max_in_line_1[8].CLK
clk => x_min_in_line_1[0].CLK
clk => x_min_in_line_1[1].CLK
clk => x_min_in_line_1[2].CLK
clk => x_min_in_line_1[3].CLK
clk => x_min_in_line_1[4].CLK
clk => x_min_in_line_1[5].CLK
clk => x_min_in_line_1[6].CLK
clk => x_min_in_line_1[7].CLK
clk => x_min_in_line_1[8].CLK
clk => y_max_1[0].CLK
clk => y_max_1[1].CLK
clk => y_max_1[2].CLK
clk => y_max_1[3].CLK
clk => y_max_1[4].CLK
clk => y_max_1[5].CLK
clk => y_max_1[6].CLK
clk => y_max_1[7].CLK
clk => y_min_1[0].CLK
clk => y_min_1[1].CLK
clk => y_min_1[2].CLK
clk => y_min_1[3].CLK
clk => y_min_1[4].CLK
clk => y_min_1[5].CLK
clk => y_min_1[6].CLK
clk => y_min_1[7].CLK
clk => x_max_1[0].CLK
clk => x_max_1[1].CLK
clk => x_max_1[2].CLK
clk => x_max_1[3].CLK
clk => x_max_1[4].CLK
clk => x_max_1[5].CLK
clk => x_max_1[6].CLK
clk => x_max_1[7].CLK
clk => x_max_1[8].CLK
clk => x_min_1[0].CLK
clk => x_min_1[1].CLK
clk => x_min_1[2].CLK
clk => x_min_1[3].CLK
clk => x_min_1[4].CLK
clk => x_min_1[5].CLK
clk => x_min_1[6].CLK
clk => x_min_1[7].CLK
clk => x_min_1[8].CLK
clk => area_1[0].CLK
clk => area_1[1].CLK
clk => area_1[2].CLK
clk => area_1[3].CLK
clk => area_1[4].CLK
clk => area_1[5].CLK
clk => area_1[6].CLK
clk => area_1[7].CLK
clk => area_1[8].CLK
clk => area_1[9].CLK
clk => area_1[10].CLK
clk => current_y[0].CLK
clk => current_y[1].CLK
clk => current_y[2].CLK
clk => current_y[3].CLK
clk => current_y[4].CLK
clk => current_y[5].CLK
clk => current_y[6].CLK
clk => current_y[7].CLK
clk => current_x[0].CLK
clk => current_x[1].CLK
clk => current_x[2].CLK
clk => current_x[3].CLK
clk => current_x[4].CLK
clk => current_x[5].CLK
clk => current_x[6].CLK
clk => current_x[7].CLK
clk => current_x[8].CLK
clk => data_req~reg0.CLK
clk => capture_finished.CLK
clk => data_last.CLK
clk => process_x_min[0].CLK
clk => process_x_min[1].CLK
clk => process_x_min[2].CLK
clk => process_x_min[3].CLK
clk => process_x_min[4].CLK
clk => process_x_min[5].CLK
clk => process_x_min[6].CLK
clk => process_x_min[7].CLK
clk => process_x_min[8].CLK
clk => process_x_min[9].CLK
clk => process_x_max[0].CLK
clk => process_x_max[1].CLK
clk => process_x_max[2].CLK
clk => process_x_max[3].CLK
clk => process_x_max[4].CLK
clk => process_x_max[5].CLK
clk => process_x_max[6].CLK
clk => process_x_max[7].CLK
clk => process_x_max[8].CLK
clk => process_x_max[9].CLK
clk => ready_for_req.CLK
rst_n => last_operate_y_8[0].PRESET
rst_n => last_operate_y_8[1].ACLR
rst_n => last_operate_y_8[2].ACLR
rst_n => last_operate_y_8[3].ACLR
rst_n => last_operate_y_8[4].PRESET
rst_n => last_operate_y_8[5].PRESET
rst_n => last_operate_y_8[6].PRESET
rst_n => last_operate_y_8[7].PRESET
rst_n => x_max_in_line_current_8[0].ACLR
rst_n => x_max_in_line_current_8[1].ACLR
rst_n => x_max_in_line_current_8[2].ACLR
rst_n => x_max_in_line_current_8[3].ACLR
rst_n => x_max_in_line_current_8[4].ACLR
rst_n => x_max_in_line_current_8[5].ACLR
rst_n => x_max_in_line_current_8[6].ACLR
rst_n => x_max_in_line_current_8[7].ACLR
rst_n => x_max_in_line_current_8[8].ACLR
rst_n => x_min_in_line_current_8[0].PRESET
rst_n => x_min_in_line_current_8[1].ACLR
rst_n => x_min_in_line_current_8[2].ACLR
rst_n => x_min_in_line_current_8[3].ACLR
rst_n => x_min_in_line_current_8[4].ACLR
rst_n => x_min_in_line_current_8[5].ACLR
rst_n => x_min_in_line_current_8[6].PRESET
rst_n => x_min_in_line_current_8[7].ACLR
rst_n => x_min_in_line_current_8[8].PRESET
rst_n => x_max_in_line_8[0].ACLR
rst_n => x_max_in_line_8[1].ACLR
rst_n => x_max_in_line_8[2].ACLR
rst_n => x_max_in_line_8[3].ACLR
rst_n => x_max_in_line_8[4].ACLR
rst_n => x_max_in_line_8[5].ACLR
rst_n => x_max_in_line_8[6].ACLR
rst_n => x_max_in_line_8[7].ACLR
rst_n => x_max_in_line_8[8].ACLR
rst_n => x_min_in_line_8[0].PRESET
rst_n => x_min_in_line_8[1].ACLR
rst_n => x_min_in_line_8[2].ACLR
rst_n => x_min_in_line_8[3].ACLR
rst_n => x_min_in_line_8[4].ACLR
rst_n => x_min_in_line_8[5].ACLR
rst_n => x_min_in_line_8[6].PRESET
rst_n => x_min_in_line_8[7].ACLR
rst_n => x_min_in_line_8[8].PRESET
rst_n => y_max_8[0].ACLR
rst_n => y_max_8[1].ACLR
rst_n => y_max_8[2].ACLR
rst_n => y_max_8[3].ACLR
rst_n => y_max_8[4].ACLR
rst_n => y_max_8[5].ACLR
rst_n => y_max_8[6].ACLR
rst_n => y_max_8[7].ACLR
rst_n => y_min_8[0].PRESET
rst_n => y_min_8[1].ACLR
rst_n => y_min_8[2].ACLR
rst_n => y_min_8[3].ACLR
rst_n => y_min_8[4].PRESET
rst_n => y_min_8[5].PRESET
rst_n => y_min_8[6].PRESET
rst_n => y_min_8[7].PRESET
rst_n => x_max_8[0].ACLR
rst_n => x_max_8[1].ACLR
rst_n => x_max_8[2].ACLR
rst_n => x_max_8[3].ACLR
rst_n => x_max_8[4].ACLR
rst_n => x_max_8[5].ACLR
rst_n => x_max_8[6].ACLR
rst_n => x_max_8[7].ACLR
rst_n => x_max_8[8].ACLR
rst_n => x_min_8[0].PRESET
rst_n => x_min_8[1].ACLR
rst_n => x_min_8[2].ACLR
rst_n => x_min_8[3].ACLR
rst_n => x_min_8[4].ACLR
rst_n => x_min_8[5].ACLR
rst_n => x_min_8[6].PRESET
rst_n => x_min_8[7].ACLR
rst_n => x_min_8[8].PRESET
rst_n => area_8[0].ACLR
rst_n => area_8[1].ACLR
rst_n => area_8[2].ACLR
rst_n => area_8[3].ACLR
rst_n => area_8[4].ACLR
rst_n => area_8[5].ACLR
rst_n => area_8[6].ACLR
rst_n => area_8[7].ACLR
rst_n => area_8[8].ACLR
rst_n => area_8[9].ACLR
rst_n => area_8[10].ACLR
rst_n => last_operate_y_7[0].PRESET
rst_n => last_operate_y_7[1].ACLR
rst_n => last_operate_y_7[2].ACLR
rst_n => last_operate_y_7[3].ACLR
rst_n => last_operate_y_7[4].PRESET
rst_n => last_operate_y_7[5].PRESET
rst_n => last_operate_y_7[6].PRESET
rst_n => last_operate_y_7[7].PRESET
rst_n => x_max_in_line_current_7[0].ACLR
rst_n => x_max_in_line_current_7[1].ACLR
rst_n => x_max_in_line_current_7[2].ACLR
rst_n => x_max_in_line_current_7[3].ACLR
rst_n => x_max_in_line_current_7[4].ACLR
rst_n => x_max_in_line_current_7[5].ACLR
rst_n => x_max_in_line_current_7[6].ACLR
rst_n => x_max_in_line_current_7[7].ACLR
rst_n => x_max_in_line_current_7[8].ACLR
rst_n => x_min_in_line_current_7[0].PRESET
rst_n => x_min_in_line_current_7[1].ACLR
rst_n => x_min_in_line_current_7[2].ACLR
rst_n => x_min_in_line_current_7[3].ACLR
rst_n => x_min_in_line_current_7[4].ACLR
rst_n => x_min_in_line_current_7[5].ACLR
rst_n => x_min_in_line_current_7[6].PRESET
rst_n => x_min_in_line_current_7[7].ACLR
rst_n => x_min_in_line_current_7[8].PRESET
rst_n => x_max_in_line_7[0].ACLR
rst_n => x_max_in_line_7[1].ACLR
rst_n => x_max_in_line_7[2].ACLR
rst_n => x_max_in_line_7[3].ACLR
rst_n => x_max_in_line_7[4].ACLR
rst_n => x_max_in_line_7[5].ACLR
rst_n => x_max_in_line_7[6].ACLR
rst_n => x_max_in_line_7[7].ACLR
rst_n => x_max_in_line_7[8].ACLR
rst_n => x_min_in_line_7[0].PRESET
rst_n => x_min_in_line_7[1].ACLR
rst_n => x_min_in_line_7[2].ACLR
rst_n => x_min_in_line_7[3].ACLR
rst_n => x_min_in_line_7[4].ACLR
rst_n => x_min_in_line_7[5].ACLR
rst_n => x_min_in_line_7[6].PRESET
rst_n => x_min_in_line_7[7].ACLR
rst_n => x_min_in_line_7[8].PRESET
rst_n => y_max_7[0].ACLR
rst_n => y_max_7[1].ACLR
rst_n => y_max_7[2].ACLR
rst_n => y_max_7[3].ACLR
rst_n => y_max_7[4].ACLR
rst_n => y_max_7[5].ACLR
rst_n => y_max_7[6].ACLR
rst_n => y_max_7[7].ACLR
rst_n => y_min_7[0].PRESET
rst_n => y_min_7[1].ACLR
rst_n => y_min_7[2].ACLR
rst_n => y_min_7[3].ACLR
rst_n => y_min_7[4].PRESET
rst_n => y_min_7[5].PRESET
rst_n => y_min_7[6].PRESET
rst_n => y_min_7[7].PRESET
rst_n => x_max_7[0].ACLR
rst_n => x_max_7[1].ACLR
rst_n => x_max_7[2].ACLR
rst_n => x_max_7[3].ACLR
rst_n => x_max_7[4].ACLR
rst_n => x_max_7[5].ACLR
rst_n => x_max_7[6].ACLR
rst_n => x_max_7[7].ACLR
rst_n => x_max_7[8].ACLR
rst_n => x_min_7[0].PRESET
rst_n => x_min_7[1].ACLR
rst_n => x_min_7[2].ACLR
rst_n => x_min_7[3].ACLR
rst_n => x_min_7[4].ACLR
rst_n => x_min_7[5].ACLR
rst_n => x_min_7[6].PRESET
rst_n => x_min_7[7].ACLR
rst_n => x_min_7[8].PRESET
rst_n => area_7[0].ACLR
rst_n => area_7[1].ACLR
rst_n => area_7[2].ACLR
rst_n => area_7[3].ACLR
rst_n => area_7[4].ACLR
rst_n => area_7[5].ACLR
rst_n => area_7[6].ACLR
rst_n => area_7[7].ACLR
rst_n => area_7[8].ACLR
rst_n => area_7[9].ACLR
rst_n => area_7[10].ACLR
rst_n => last_operate_y_6[0].PRESET
rst_n => last_operate_y_6[1].ACLR
rst_n => last_operate_y_6[2].ACLR
rst_n => last_operate_y_6[3].ACLR
rst_n => last_operate_y_6[4].PRESET
rst_n => last_operate_y_6[5].PRESET
rst_n => last_operate_y_6[6].PRESET
rst_n => last_operate_y_6[7].PRESET
rst_n => x_max_in_line_current_6[0].ACLR
rst_n => x_max_in_line_current_6[1].ACLR
rst_n => x_max_in_line_current_6[2].ACLR
rst_n => x_max_in_line_current_6[3].ACLR
rst_n => x_max_in_line_current_6[4].ACLR
rst_n => x_max_in_line_current_6[5].ACLR
rst_n => x_max_in_line_current_6[6].ACLR
rst_n => x_max_in_line_current_6[7].ACLR
rst_n => x_max_in_line_current_6[8].ACLR
rst_n => x_min_in_line_current_6[0].PRESET
rst_n => x_min_in_line_current_6[1].ACLR
rst_n => x_min_in_line_current_6[2].ACLR
rst_n => x_min_in_line_current_6[3].ACLR
rst_n => x_min_in_line_current_6[4].ACLR
rst_n => x_min_in_line_current_6[5].ACLR
rst_n => x_min_in_line_current_6[6].PRESET
rst_n => x_min_in_line_current_6[7].ACLR
rst_n => x_min_in_line_current_6[8].PRESET
rst_n => x_max_in_line_6[0].ACLR
rst_n => x_max_in_line_6[1].ACLR
rst_n => x_max_in_line_6[2].ACLR
rst_n => x_max_in_line_6[3].ACLR
rst_n => x_max_in_line_6[4].ACLR
rst_n => x_max_in_line_6[5].ACLR
rst_n => x_max_in_line_6[6].ACLR
rst_n => x_max_in_line_6[7].ACLR
rst_n => x_max_in_line_6[8].ACLR
rst_n => x_min_in_line_6[0].PRESET
rst_n => x_min_in_line_6[1].ACLR
rst_n => x_min_in_line_6[2].ACLR
rst_n => x_min_in_line_6[3].ACLR
rst_n => x_min_in_line_6[4].ACLR
rst_n => x_min_in_line_6[5].ACLR
rst_n => x_min_in_line_6[6].PRESET
rst_n => x_min_in_line_6[7].ACLR
rst_n => x_min_in_line_6[8].PRESET
rst_n => y_max_6[0].ACLR
rst_n => y_max_6[1].ACLR
rst_n => y_max_6[2].ACLR
rst_n => y_max_6[3].ACLR
rst_n => y_max_6[4].ACLR
rst_n => y_max_6[5].ACLR
rst_n => y_max_6[6].ACLR
rst_n => y_max_6[7].ACLR
rst_n => y_min_6[0].PRESET
rst_n => y_min_6[1].ACLR
rst_n => y_min_6[2].ACLR
rst_n => y_min_6[3].ACLR
rst_n => y_min_6[4].PRESET
rst_n => y_min_6[5].PRESET
rst_n => y_min_6[6].PRESET
rst_n => y_min_6[7].PRESET
rst_n => x_max_6[0].ACLR
rst_n => x_max_6[1].ACLR
rst_n => x_max_6[2].ACLR
rst_n => x_max_6[3].ACLR
rst_n => x_max_6[4].ACLR
rst_n => x_max_6[5].ACLR
rst_n => x_max_6[6].ACLR
rst_n => x_max_6[7].ACLR
rst_n => x_max_6[8].ACLR
rst_n => x_min_6[0].PRESET
rst_n => x_min_6[1].ACLR
rst_n => x_min_6[2].ACLR
rst_n => x_min_6[3].ACLR
rst_n => x_min_6[4].ACLR
rst_n => x_min_6[5].ACLR
rst_n => x_min_6[6].PRESET
rst_n => x_min_6[7].ACLR
rst_n => x_min_6[8].PRESET
rst_n => area_6[0].ACLR
rst_n => area_6[1].ACLR
rst_n => area_6[2].ACLR
rst_n => area_6[3].ACLR
rst_n => area_6[4].ACLR
rst_n => area_6[5].ACLR
rst_n => area_6[6].ACLR
rst_n => area_6[7].ACLR
rst_n => area_6[8].ACLR
rst_n => area_6[9].ACLR
rst_n => area_6[10].ACLR
rst_n => last_operate_y_5[0].PRESET
rst_n => last_operate_y_5[1].ACLR
rst_n => last_operate_y_5[2].ACLR
rst_n => last_operate_y_5[3].ACLR
rst_n => last_operate_y_5[4].PRESET
rst_n => last_operate_y_5[5].PRESET
rst_n => last_operate_y_5[6].PRESET
rst_n => last_operate_y_5[7].PRESET
rst_n => x_max_in_line_current_5[0].ACLR
rst_n => x_max_in_line_current_5[1].ACLR
rst_n => x_max_in_line_current_5[2].ACLR
rst_n => x_max_in_line_current_5[3].ACLR
rst_n => x_max_in_line_current_5[4].ACLR
rst_n => x_max_in_line_current_5[5].ACLR
rst_n => x_max_in_line_current_5[6].ACLR
rst_n => x_max_in_line_current_5[7].ACLR
rst_n => x_max_in_line_current_5[8].ACLR
rst_n => x_min_in_line_current_5[0].PRESET
rst_n => x_min_in_line_current_5[1].ACLR
rst_n => x_min_in_line_current_5[2].ACLR
rst_n => x_min_in_line_current_5[3].ACLR
rst_n => x_min_in_line_current_5[4].ACLR
rst_n => x_min_in_line_current_5[5].ACLR
rst_n => x_min_in_line_current_5[6].PRESET
rst_n => x_min_in_line_current_5[7].ACLR
rst_n => x_min_in_line_current_5[8].PRESET
rst_n => x_max_in_line_5[0].ACLR
rst_n => x_max_in_line_5[1].ACLR
rst_n => x_max_in_line_5[2].ACLR
rst_n => x_max_in_line_5[3].ACLR
rst_n => x_max_in_line_5[4].ACLR
rst_n => x_max_in_line_5[5].ACLR
rst_n => x_max_in_line_5[6].ACLR
rst_n => x_max_in_line_5[7].ACLR
rst_n => x_max_in_line_5[8].ACLR
rst_n => x_min_in_line_5[0].PRESET
rst_n => x_min_in_line_5[1].ACLR
rst_n => x_min_in_line_5[2].ACLR
rst_n => x_min_in_line_5[3].ACLR
rst_n => x_min_in_line_5[4].ACLR
rst_n => x_min_in_line_5[5].ACLR
rst_n => x_min_in_line_5[6].PRESET
rst_n => x_min_in_line_5[7].ACLR
rst_n => x_min_in_line_5[8].PRESET
rst_n => y_max_5[0].ACLR
rst_n => y_max_5[1].ACLR
rst_n => y_max_5[2].ACLR
rst_n => y_max_5[3].ACLR
rst_n => y_max_5[4].ACLR
rst_n => y_max_5[5].ACLR
rst_n => y_max_5[6].ACLR
rst_n => y_max_5[7].ACLR
rst_n => y_min_5[0].PRESET
rst_n => y_min_5[1].ACLR
rst_n => y_min_5[2].ACLR
rst_n => y_min_5[3].ACLR
rst_n => y_min_5[4].PRESET
rst_n => y_min_5[5].PRESET
rst_n => y_min_5[6].PRESET
rst_n => y_min_5[7].PRESET
rst_n => x_max_5[0].ACLR
rst_n => x_max_5[1].ACLR
rst_n => x_max_5[2].ACLR
rst_n => x_max_5[3].ACLR
rst_n => x_max_5[4].ACLR
rst_n => x_max_5[5].ACLR
rst_n => x_max_5[6].ACLR
rst_n => x_max_5[7].ACLR
rst_n => x_max_5[8].ACLR
rst_n => x_min_5[0].PRESET
rst_n => x_min_5[1].ACLR
rst_n => x_min_5[2].ACLR
rst_n => x_min_5[3].ACLR
rst_n => x_min_5[4].ACLR
rst_n => x_min_5[5].ACLR
rst_n => x_min_5[6].PRESET
rst_n => x_min_5[7].ACLR
rst_n => x_min_5[8].PRESET
rst_n => area_5[0].ACLR
rst_n => area_5[1].ACLR
rst_n => area_5[2].ACLR
rst_n => area_5[3].ACLR
rst_n => area_5[4].ACLR
rst_n => area_5[5].ACLR
rst_n => area_5[6].ACLR
rst_n => area_5[7].ACLR
rst_n => area_5[8].ACLR
rst_n => area_5[9].ACLR
rst_n => area_5[10].ACLR
rst_n => last_operate_y_4[0].PRESET
rst_n => last_operate_y_4[1].ACLR
rst_n => last_operate_y_4[2].ACLR
rst_n => last_operate_y_4[3].ACLR
rst_n => last_operate_y_4[4].PRESET
rst_n => last_operate_y_4[5].PRESET
rst_n => last_operate_y_4[6].PRESET
rst_n => last_operate_y_4[7].PRESET
rst_n => x_max_in_line_current_4[0].ACLR
rst_n => x_max_in_line_current_4[1].ACLR
rst_n => x_max_in_line_current_4[2].ACLR
rst_n => x_max_in_line_current_4[3].ACLR
rst_n => x_max_in_line_current_4[4].ACLR
rst_n => x_max_in_line_current_4[5].ACLR
rst_n => x_max_in_line_current_4[6].ACLR
rst_n => x_max_in_line_current_4[7].ACLR
rst_n => x_max_in_line_current_4[8].ACLR
rst_n => x_min_in_line_current_4[0].PRESET
rst_n => x_min_in_line_current_4[1].ACLR
rst_n => x_min_in_line_current_4[2].ACLR
rst_n => x_min_in_line_current_4[3].ACLR
rst_n => x_min_in_line_current_4[4].ACLR
rst_n => x_min_in_line_current_4[5].ACLR
rst_n => x_min_in_line_current_4[6].PRESET
rst_n => x_min_in_line_current_4[7].ACLR
rst_n => x_min_in_line_current_4[8].PRESET
rst_n => x_max_in_line_4[0].ACLR
rst_n => x_max_in_line_4[1].ACLR
rst_n => x_max_in_line_4[2].ACLR
rst_n => x_max_in_line_4[3].ACLR
rst_n => x_max_in_line_4[4].ACLR
rst_n => x_max_in_line_4[5].ACLR
rst_n => x_max_in_line_4[6].ACLR
rst_n => x_max_in_line_4[7].ACLR
rst_n => x_max_in_line_4[8].ACLR
rst_n => x_min_in_line_4[0].PRESET
rst_n => x_min_in_line_4[1].ACLR
rst_n => x_min_in_line_4[2].ACLR
rst_n => x_min_in_line_4[3].ACLR
rst_n => x_min_in_line_4[4].ACLR
rst_n => x_min_in_line_4[5].ACLR
rst_n => x_min_in_line_4[6].PRESET
rst_n => x_min_in_line_4[7].ACLR
rst_n => x_min_in_line_4[8].PRESET
rst_n => y_max_4[0].ACLR
rst_n => y_max_4[1].ACLR
rst_n => y_max_4[2].ACLR
rst_n => y_max_4[3].ACLR
rst_n => y_max_4[4].ACLR
rst_n => y_max_4[5].ACLR
rst_n => y_max_4[6].ACLR
rst_n => y_max_4[7].ACLR
rst_n => y_min_4[0].PRESET
rst_n => y_min_4[1].ACLR
rst_n => y_min_4[2].ACLR
rst_n => y_min_4[3].ACLR
rst_n => y_min_4[4].PRESET
rst_n => y_min_4[5].PRESET
rst_n => y_min_4[6].PRESET
rst_n => y_min_4[7].PRESET
rst_n => x_max_4[0].ACLR
rst_n => x_max_4[1].ACLR
rst_n => x_max_4[2].ACLR
rst_n => x_max_4[3].ACLR
rst_n => x_max_4[4].ACLR
rst_n => x_max_4[5].ACLR
rst_n => x_max_4[6].ACLR
rst_n => x_max_4[7].ACLR
rst_n => x_max_4[8].ACLR
rst_n => x_min_4[0].PRESET
rst_n => x_min_4[1].ACLR
rst_n => x_min_4[2].ACLR
rst_n => x_min_4[3].ACLR
rst_n => x_min_4[4].ACLR
rst_n => x_min_4[5].ACLR
rst_n => x_min_4[6].PRESET
rst_n => x_min_4[7].ACLR
rst_n => x_min_4[8].PRESET
rst_n => area_4[0].ACLR
rst_n => area_4[1].ACLR
rst_n => area_4[2].ACLR
rst_n => area_4[3].ACLR
rst_n => area_4[4].ACLR
rst_n => area_4[5].ACLR
rst_n => area_4[6].ACLR
rst_n => area_4[7].ACLR
rst_n => area_4[8].ACLR
rst_n => area_4[9].ACLR
rst_n => area_4[10].ACLR
rst_n => last_operate_y_3[0].PRESET
rst_n => last_operate_y_3[1].ACLR
rst_n => last_operate_y_3[2].ACLR
rst_n => last_operate_y_3[3].ACLR
rst_n => last_operate_y_3[4].PRESET
rst_n => last_operate_y_3[5].PRESET
rst_n => last_operate_y_3[6].PRESET
rst_n => last_operate_y_3[7].PRESET
rst_n => x_max_in_line_current_3[0].ACLR
rst_n => x_max_in_line_current_3[1].ACLR
rst_n => x_max_in_line_current_3[2].ACLR
rst_n => x_max_in_line_current_3[3].ACLR
rst_n => x_max_in_line_current_3[4].ACLR
rst_n => x_max_in_line_current_3[5].ACLR
rst_n => x_max_in_line_current_3[6].ACLR
rst_n => x_max_in_line_current_3[7].ACLR
rst_n => x_max_in_line_current_3[8].ACLR
rst_n => x_min_in_line_current_3[0].PRESET
rst_n => x_min_in_line_current_3[1].ACLR
rst_n => x_min_in_line_current_3[2].ACLR
rst_n => x_min_in_line_current_3[3].ACLR
rst_n => x_min_in_line_current_3[4].ACLR
rst_n => x_min_in_line_current_3[5].ACLR
rst_n => x_min_in_line_current_3[6].PRESET
rst_n => x_min_in_line_current_3[7].ACLR
rst_n => x_min_in_line_current_3[8].PRESET
rst_n => x_max_in_line_3[0].ACLR
rst_n => x_max_in_line_3[1].ACLR
rst_n => x_max_in_line_3[2].ACLR
rst_n => x_max_in_line_3[3].ACLR
rst_n => x_max_in_line_3[4].ACLR
rst_n => x_max_in_line_3[5].ACLR
rst_n => x_max_in_line_3[6].ACLR
rst_n => x_max_in_line_3[7].ACLR
rst_n => x_max_in_line_3[8].ACLR
rst_n => x_min_in_line_3[0].PRESET
rst_n => x_min_in_line_3[1].ACLR
rst_n => x_min_in_line_3[2].ACLR
rst_n => x_min_in_line_3[3].ACLR
rst_n => x_min_in_line_3[4].ACLR
rst_n => x_min_in_line_3[5].ACLR
rst_n => x_min_in_line_3[6].PRESET
rst_n => x_min_in_line_3[7].ACLR
rst_n => x_min_in_line_3[8].PRESET
rst_n => y_max_3[0].ACLR
rst_n => y_max_3[1].ACLR
rst_n => y_max_3[2].ACLR
rst_n => y_max_3[3].ACLR
rst_n => y_max_3[4].ACLR
rst_n => y_max_3[5].ACLR
rst_n => y_max_3[6].ACLR
rst_n => y_max_3[7].ACLR
rst_n => y_min_3[0].PRESET
rst_n => y_min_3[1].ACLR
rst_n => y_min_3[2].ACLR
rst_n => y_min_3[3].ACLR
rst_n => y_min_3[4].PRESET
rst_n => y_min_3[5].PRESET
rst_n => y_min_3[6].PRESET
rst_n => y_min_3[7].PRESET
rst_n => x_max_3[0].ACLR
rst_n => x_max_3[1].ACLR
rst_n => x_max_3[2].ACLR
rst_n => x_max_3[3].ACLR
rst_n => x_max_3[4].ACLR
rst_n => x_max_3[5].ACLR
rst_n => x_max_3[6].ACLR
rst_n => x_max_3[7].ACLR
rst_n => x_max_3[8].ACLR
rst_n => x_min_3[0].PRESET
rst_n => x_min_3[1].ACLR
rst_n => x_min_3[2].ACLR
rst_n => x_min_3[3].ACLR
rst_n => x_min_3[4].ACLR
rst_n => x_min_3[5].ACLR
rst_n => x_min_3[6].PRESET
rst_n => x_min_3[7].ACLR
rst_n => x_min_3[8].PRESET
rst_n => area_3[0].ACLR
rst_n => area_3[1].ACLR
rst_n => area_3[2].ACLR
rst_n => area_3[3].ACLR
rst_n => area_3[4].ACLR
rst_n => area_3[5].ACLR
rst_n => area_3[6].ACLR
rst_n => area_3[7].ACLR
rst_n => area_3[8].ACLR
rst_n => area_3[9].ACLR
rst_n => area_3[10].ACLR
rst_n => last_operate_y_2[0].PRESET
rst_n => last_operate_y_2[1].ACLR
rst_n => last_operate_y_2[2].ACLR
rst_n => last_operate_y_2[3].ACLR
rst_n => last_operate_y_2[4].PRESET
rst_n => last_operate_y_2[5].PRESET
rst_n => last_operate_y_2[6].PRESET
rst_n => last_operate_y_2[7].PRESET
rst_n => x_max_in_line_current_2[0].ACLR
rst_n => x_max_in_line_current_2[1].ACLR
rst_n => x_max_in_line_current_2[2].ACLR
rst_n => x_max_in_line_current_2[3].ACLR
rst_n => x_max_in_line_current_2[4].ACLR
rst_n => x_max_in_line_current_2[5].ACLR
rst_n => x_max_in_line_current_2[6].ACLR
rst_n => x_max_in_line_current_2[7].ACLR
rst_n => x_max_in_line_current_2[8].ACLR
rst_n => x_min_in_line_current_2[0].PRESET
rst_n => x_min_in_line_current_2[1].ACLR
rst_n => x_min_in_line_current_2[2].ACLR
rst_n => x_min_in_line_current_2[3].ACLR
rst_n => x_min_in_line_current_2[4].ACLR
rst_n => x_min_in_line_current_2[5].ACLR
rst_n => x_min_in_line_current_2[6].PRESET
rst_n => x_min_in_line_current_2[7].ACLR
rst_n => x_min_in_line_current_2[8].PRESET
rst_n => x_max_in_line_2[0].ACLR
rst_n => x_max_in_line_2[1].ACLR
rst_n => x_max_in_line_2[2].ACLR
rst_n => x_max_in_line_2[3].ACLR
rst_n => x_max_in_line_2[4].ACLR
rst_n => x_max_in_line_2[5].ACLR
rst_n => x_max_in_line_2[6].ACLR
rst_n => x_max_in_line_2[7].ACLR
rst_n => x_max_in_line_2[8].ACLR
rst_n => x_min_in_line_2[0].PRESET
rst_n => x_min_in_line_2[1].ACLR
rst_n => x_min_in_line_2[2].ACLR
rst_n => x_min_in_line_2[3].ACLR
rst_n => x_min_in_line_2[4].ACLR
rst_n => x_min_in_line_2[5].ACLR
rst_n => x_min_in_line_2[6].PRESET
rst_n => x_min_in_line_2[7].ACLR
rst_n => x_min_in_line_2[8].PRESET
rst_n => y_max_2[0].ACLR
rst_n => y_max_2[1].ACLR
rst_n => y_max_2[2].ACLR
rst_n => y_max_2[3].ACLR
rst_n => y_max_2[4].ACLR
rst_n => y_max_2[5].ACLR
rst_n => y_max_2[6].ACLR
rst_n => y_max_2[7].ACLR
rst_n => y_min_2[0].PRESET
rst_n => y_min_2[1].ACLR
rst_n => y_min_2[2].ACLR
rst_n => y_min_2[3].ACLR
rst_n => y_min_2[4].PRESET
rst_n => y_min_2[5].PRESET
rst_n => y_min_2[6].PRESET
rst_n => y_min_2[7].PRESET
rst_n => x_max_2[0].ACLR
rst_n => x_max_2[1].ACLR
rst_n => x_max_2[2].ACLR
rst_n => x_max_2[3].ACLR
rst_n => x_max_2[4].ACLR
rst_n => x_max_2[5].ACLR
rst_n => x_max_2[6].ACLR
rst_n => x_max_2[7].ACLR
rst_n => x_max_2[8].ACLR
rst_n => x_min_2[0].PRESET
rst_n => x_min_2[1].ACLR
rst_n => x_min_2[2].ACLR
rst_n => x_min_2[3].ACLR
rst_n => x_min_2[4].ACLR
rst_n => x_min_2[5].ACLR
rst_n => x_min_2[6].PRESET
rst_n => x_min_2[7].ACLR
rst_n => x_min_2[8].PRESET
rst_n => area_2[0].ACLR
rst_n => area_2[1].ACLR
rst_n => area_2[2].ACLR
rst_n => area_2[3].ACLR
rst_n => area_2[4].ACLR
rst_n => area_2[5].ACLR
rst_n => area_2[6].ACLR
rst_n => area_2[7].ACLR
rst_n => area_2[8].ACLR
rst_n => area_2[9].ACLR
rst_n => area_2[10].ACLR
rst_n => last_operate_y_1[0].PRESET
rst_n => last_operate_y_1[1].ACLR
rst_n => last_operate_y_1[2].ACLR
rst_n => last_operate_y_1[3].ACLR
rst_n => last_operate_y_1[4].PRESET
rst_n => last_operate_y_1[5].PRESET
rst_n => last_operate_y_1[6].PRESET
rst_n => last_operate_y_1[7].PRESET
rst_n => x_max_in_line_current_1[0].ACLR
rst_n => x_max_in_line_current_1[1].ACLR
rst_n => x_max_in_line_current_1[2].ACLR
rst_n => x_max_in_line_current_1[3].ACLR
rst_n => x_max_in_line_current_1[4].ACLR
rst_n => x_max_in_line_current_1[5].ACLR
rst_n => x_max_in_line_current_1[6].ACLR
rst_n => x_max_in_line_current_1[7].ACLR
rst_n => x_max_in_line_current_1[8].ACLR
rst_n => x_min_in_line_current_1[0].PRESET
rst_n => x_min_in_line_current_1[1].ACLR
rst_n => x_min_in_line_current_1[2].ACLR
rst_n => x_min_in_line_current_1[3].ACLR
rst_n => x_min_in_line_current_1[4].ACLR
rst_n => x_min_in_line_current_1[5].ACLR
rst_n => x_min_in_line_current_1[6].PRESET
rst_n => x_min_in_line_current_1[7].ACLR
rst_n => x_min_in_line_current_1[8].PRESET
rst_n => x_max_in_line_1[0].ACLR
rst_n => x_max_in_line_1[1].ACLR
rst_n => x_max_in_line_1[2].ACLR
rst_n => x_max_in_line_1[3].ACLR
rst_n => x_max_in_line_1[4].ACLR
rst_n => x_max_in_line_1[5].ACLR
rst_n => x_max_in_line_1[6].ACLR
rst_n => x_max_in_line_1[7].ACLR
rst_n => x_max_in_line_1[8].ACLR
rst_n => x_min_in_line_1[0].PRESET
rst_n => x_min_in_line_1[1].ACLR
rst_n => x_min_in_line_1[2].ACLR
rst_n => x_min_in_line_1[3].ACLR
rst_n => x_min_in_line_1[4].ACLR
rst_n => x_min_in_line_1[5].ACLR
rst_n => x_min_in_line_1[6].PRESET
rst_n => x_min_in_line_1[7].ACLR
rst_n => x_min_in_line_1[8].PRESET
rst_n => y_max_1[0].ACLR
rst_n => y_max_1[1].ACLR
rst_n => y_max_1[2].ACLR
rst_n => y_max_1[3].ACLR
rst_n => y_max_1[4].ACLR
rst_n => y_max_1[5].ACLR
rst_n => y_max_1[6].ACLR
rst_n => y_max_1[7].ACLR
rst_n => y_min_1[0].PRESET
rst_n => y_min_1[1].ACLR
rst_n => y_min_1[2].ACLR
rst_n => y_min_1[3].ACLR
rst_n => y_min_1[4].PRESET
rst_n => y_min_1[5].PRESET
rst_n => y_min_1[6].PRESET
rst_n => y_min_1[7].PRESET
rst_n => x_max_1[0].ACLR
rst_n => x_max_1[1].ACLR
rst_n => x_max_1[2].ACLR
rst_n => x_max_1[3].ACLR
rst_n => x_max_1[4].ACLR
rst_n => x_max_1[5].ACLR
rst_n => x_max_1[6].ACLR
rst_n => x_max_1[7].ACLR
rst_n => x_max_1[8].ACLR
rst_n => x_min_1[0].PRESET
rst_n => x_min_1[1].ACLR
rst_n => x_min_1[2].ACLR
rst_n => x_min_1[3].ACLR
rst_n => x_min_1[4].ACLR
rst_n => x_min_1[5].ACLR
rst_n => x_min_1[6].PRESET
rst_n => x_min_1[7].ACLR
rst_n => x_min_1[8].PRESET
rst_n => area_1[0].ACLR
rst_n => area_1[1].ACLR
rst_n => area_1[2].ACLR
rst_n => area_1[3].ACLR
rst_n => area_1[4].ACLR
rst_n => area_1[5].ACLR
rst_n => area_1[6].ACLR
rst_n => area_1[7].ACLR
rst_n => area_1[8].ACLR
rst_n => area_1[9].ACLR
rst_n => area_1[10].ACLR
rst_n => current_y[0].PRESET
rst_n => current_y[1].ACLR
rst_n => current_y[2].ACLR
rst_n => current_y[3].ACLR
rst_n => current_y[4].PRESET
rst_n => current_y[5].PRESET
rst_n => current_y[6].PRESET
rst_n => current_y[7].PRESET
rst_n => current_x[0].PRESET
rst_n => current_x[1].ACLR
rst_n => current_x[2].ACLR
rst_n => current_x[3].ACLR
rst_n => current_x[4].ACLR
rst_n => current_x[5].ACLR
rst_n => current_x[6].PRESET
rst_n => current_x[7].ACLR
rst_n => current_x[8].PRESET
rst_n => data_req~reg0.ACLR
rst_n => capture_finished.ACLR
rst_n => data_last.ACLR
rst_n => process_x_min[0].ACLR
rst_n => process_x_min[1].ACLR
rst_n => process_x_min[2].ACLR
rst_n => process_x_min[3].ACLR
rst_n => process_x_min[4].ACLR
rst_n => process_x_min[5].ACLR
rst_n => process_x_min[6].ACLR
rst_n => process_x_min[7].ACLR
rst_n => process_x_min[8].ACLR
rst_n => process_x_min[9].ACLR
rst_n => process_x_max[0].ACLR
rst_n => process_x_max[1].ACLR
rst_n => process_x_max[2].ACLR
rst_n => process_x_max[3].ACLR
rst_n => process_x_max[4].ACLR
rst_n => process_x_max[5].ACLR
rst_n => process_x_max[6].ACLR
rst_n => process_x_max[7].ACLR
rst_n => process_x_max[8].ACLR
rst_n => process_x_max[9].ACLR
rst_n => ready_for_req.PRESET
rst_n => min_area[0].ACLR
rst_n => min_area[1].ACLR
rst_n => min_area[2].ACLR
rst_n => min_area[3].PRESET
rst_n => min_area[4].PRESET
rst_n => min_area[5].PRESET
rst_n => min_area[6].PRESET
rst_n => min_area[7].PRESET
rst_n => min_area[8].PRESET
rst_n => min_area[9].PRESET
rst_n => min_area[10].PRESET
rst_n => max_area[0].ACLR
rst_n => max_area[1].ACLR
rst_n => max_area[2].ACLR
rst_n => max_area[3].ACLR
rst_n => max_area[4].ACLR
rst_n => max_area[5].ACLR
rst_n => max_area[6].ACLR
rst_n => max_area[7].ACLR
rst_n => max_area[8].ACLR
rst_n => max_area[9].ACLR
rst_n => max_area[10].ACLR
rst_n => search_index[0].ACLR
rst_n => search_index[1].ACLR
rst_n => search_index[2].ACLR
rst_n => search_index[3].ACLR
rst_n => search_index[4].ACLR
rst_n => search_index[5].ACLR
rst_n => analysis_done~reg0.ACLR
rst_n => square_y[0]~reg0.ACLR
rst_n => square_y[1]~reg0.ACLR
rst_n => square_y[2]~reg0.ACLR
rst_n => square_y[3]~reg0.ACLR
rst_n => square_y[4]~reg0.ACLR
rst_n => square_y[5]~reg0.ACLR
rst_n => square_y[6]~reg0.ACLR
rst_n => square_y[7]~reg0.ACLR
rst_n => square_x[0]~reg0.ACLR
rst_n => square_x[1]~reg0.ACLR
rst_n => square_x[2]~reg0.ACLR
rst_n => square_x[3]~reg0.ACLR
rst_n => square_x[4]~reg0.ACLR
rst_n => square_x[5]~reg0.ACLR
rst_n => square_x[6]~reg0.ACLR
rst_n => square_x[7]~reg0.ACLR
rst_n => square_x[8]~reg0.ACLR
rst_n => circle_y[0]~reg0.ACLR
rst_n => circle_y[1]~reg0.ACLR
rst_n => circle_y[2]~reg0.ACLR
rst_n => circle_y[3]~reg0.ACLR
rst_n => circle_y[4]~reg0.ACLR
rst_n => circle_y[5]~reg0.ACLR
rst_n => circle_y[6]~reg0.ACLR
rst_n => circle_y[7]~reg0.ACLR
rst_n => circle_x[0]~reg0.ACLR
rst_n => circle_x[1]~reg0.ACLR
rst_n => circle_x[2]~reg0.ACLR
rst_n => circle_x[3]~reg0.ACLR
rst_n => circle_x[4]~reg0.ACLR
rst_n => circle_x[5]~reg0.ACLR
rst_n => circle_x[6]~reg0.ACLR
rst_n => circle_x[7]~reg0.ACLR
rst_n => circle_x[8]~reg0.ACLR
rst_n => hexagon_y[0]~reg0.ACLR
rst_n => hexagon_y[1]~reg0.ACLR
rst_n => hexagon_y[2]~reg0.ACLR
rst_n => hexagon_y[3]~reg0.ACLR
rst_n => hexagon_y[4]~reg0.ACLR
rst_n => hexagon_y[5]~reg0.ACLR
rst_n => hexagon_y[6]~reg0.ACLR
rst_n => hexagon_y[7]~reg0.ACLR
rst_n => hexagon_x[0]~reg0.ACLR
rst_n => hexagon_x[1]~reg0.ACLR
rst_n => hexagon_x[2]~reg0.ACLR
rst_n => hexagon_x[3]~reg0.ACLR
rst_n => hexagon_x[4]~reg0.ACLR
rst_n => hexagon_x[5]~reg0.ACLR
rst_n => hexagon_x[6]~reg0.ACLR
rst_n => hexagon_x[7]~reg0.ACLR
rst_n => hexagon_x[8]~reg0.ACLR
rst_n => left_or_right~reg0.ENA
rst_n => square_right[8]~reg0.ENA
rst_n => square_right[7]~reg0.ENA
rst_n => square_right[6]~reg0.ENA
rst_n => square_right[5]~reg0.ENA
rst_n => square_right[4]~reg0.ENA
rst_n => square_right[3]~reg0.ENA
rst_n => square_right[2]~reg0.ENA
rst_n => square_right[1]~reg0.ENA
rst_n => square_right[0]~reg0.ENA
rst_n => square_left[8]~reg0.ENA
rst_n => square_left[7]~reg0.ENA
rst_n => square_left[6]~reg0.ENA
rst_n => square_left[5]~reg0.ENA
rst_n => square_left[4]~reg0.ENA
rst_n => square_left[3]~reg0.ENA
rst_n => square_left[2]~reg0.ENA
rst_n => square_left[1]~reg0.ENA
rst_n => square_left[0]~reg0.ENA
en => ready_for_req.ENA
en => process_x_max[9].ENA
en => process_x_max[8].ENA
en => process_x_max[7].ENA
en => process_x_max[6].ENA
en => process_x_max[5].ENA
en => process_x_max[4].ENA
en => process_x_max[3].ENA
en => process_x_max[2].ENA
en => process_x_max[1].ENA
en => process_x_max[0].ENA
en => process_x_min[9].ENA
en => process_x_min[8].ENA
en => process_x_min[7].ENA
en => process_x_min[6].ENA
en => process_x_min[5].ENA
en => process_x_min[4].ENA
en => process_x_min[3].ENA
en => process_x_min[2].ENA
en => process_x_min[1].ENA
en => process_x_min[0].ENA
en => data_last.ENA
en => capture_finished.ENA
en => data_req~reg0.ENA
en => current_x[8].ENA
en => current_x[7].ENA
en => current_x[6].ENA
en => current_x[5].ENA
en => current_x[4].ENA
en => current_x[3].ENA
en => current_x[2].ENA
en => current_x[1].ENA
en => current_x[0].ENA
en => current_y[7].ENA
en => current_y[6].ENA
en => current_y[5].ENA
en => current_y[4].ENA
en => current_y[3].ENA
en => current_y[2].ENA
en => current_y[1].ENA
en => current_y[0].ENA
en => area_1[10].ENA
en => area_1[9].ENA
en => area_1[8].ENA
en => area_1[7].ENA
en => area_1[6].ENA
en => area_1[5].ENA
en => area_1[4].ENA
en => area_1[3].ENA
en => area_1[2].ENA
en => area_1[1].ENA
en => area_1[0].ENA
en => x_min_1[8].ENA
en => x_min_1[7].ENA
en => x_min_1[6].ENA
en => x_min_1[5].ENA
en => x_min_1[4].ENA
en => x_min_1[3].ENA
en => x_min_1[2].ENA
en => x_min_1[1].ENA
en => x_min_1[0].ENA
en => x_max_1[8].ENA
en => x_max_1[7].ENA
en => x_max_1[6].ENA
en => x_max_1[5].ENA
en => x_max_1[4].ENA
en => x_max_1[3].ENA
en => x_max_1[2].ENA
en => x_max_1[1].ENA
en => x_max_1[0].ENA
en => y_min_1[7].ENA
en => y_min_1[6].ENA
en => y_min_1[5].ENA
en => y_min_1[4].ENA
en => y_min_1[3].ENA
en => y_min_1[2].ENA
en => y_min_1[1].ENA
en => y_min_1[0].ENA
en => y_max_1[7].ENA
en => y_max_1[6].ENA
en => y_max_1[5].ENA
en => y_max_1[4].ENA
en => y_max_1[3].ENA
en => y_max_1[2].ENA
en => y_max_1[1].ENA
en => y_max_1[0].ENA
en => x_min_in_line_1[8].ENA
en => x_min_in_line_1[7].ENA
en => x_min_in_line_1[6].ENA
en => x_min_in_line_1[5].ENA
en => x_min_in_line_1[4].ENA
en => x_min_in_line_1[3].ENA
en => x_min_in_line_1[2].ENA
en => x_min_in_line_1[1].ENA
en => x_min_in_line_1[0].ENA
en => x_max_in_line_1[8].ENA
en => x_max_in_line_1[7].ENA
en => x_max_in_line_1[6].ENA
en => x_max_in_line_1[5].ENA
en => x_max_in_line_1[4].ENA
en => x_max_in_line_1[3].ENA
en => x_max_in_line_1[2].ENA
en => x_max_in_line_1[1].ENA
en => x_max_in_line_1[0].ENA
en => x_min_in_line_current_1[8].ENA
en => x_min_in_line_current_1[7].ENA
en => x_min_in_line_current_1[6].ENA
en => x_min_in_line_current_1[5].ENA
en => x_min_in_line_current_1[4].ENA
en => x_min_in_line_current_1[3].ENA
en => x_min_in_line_current_1[2].ENA
en => x_min_in_line_current_1[1].ENA
en => x_min_in_line_current_1[0].ENA
en => x_max_in_line_current_1[8].ENA
en => x_max_in_line_current_1[7].ENA
en => x_max_in_line_current_1[6].ENA
en => x_max_in_line_current_1[5].ENA
en => x_max_in_line_current_1[4].ENA
en => x_max_in_line_current_1[3].ENA
en => x_max_in_line_current_1[2].ENA
en => x_max_in_line_current_1[1].ENA
en => x_max_in_line_current_1[0].ENA
en => last_operate_y_1[7].ENA
en => last_operate_y_1[6].ENA
en => last_operate_y_1[5].ENA
en => last_operate_y_1[4].ENA
en => last_operate_y_1[3].ENA
en => last_operate_y_1[2].ENA
en => last_operate_y_1[1].ENA
en => last_operate_y_1[0].ENA
en => area_2[10].ENA
en => area_2[9].ENA
en => area_2[8].ENA
en => area_2[7].ENA
en => area_2[6].ENA
en => area_2[5].ENA
en => area_2[4].ENA
en => area_2[3].ENA
en => area_2[2].ENA
en => area_2[1].ENA
en => area_2[0].ENA
en => x_min_2[8].ENA
en => x_min_2[7].ENA
en => x_min_2[6].ENA
en => x_min_2[5].ENA
en => x_min_2[4].ENA
en => x_min_2[3].ENA
en => x_min_2[2].ENA
en => x_min_2[1].ENA
en => x_min_2[0].ENA
en => x_max_2[8].ENA
en => x_max_2[7].ENA
en => x_max_2[6].ENA
en => x_max_2[5].ENA
en => x_max_2[4].ENA
en => x_max_2[3].ENA
en => x_max_2[2].ENA
en => x_max_2[1].ENA
en => x_max_2[0].ENA
en => y_min_2[7].ENA
en => y_min_2[6].ENA
en => y_min_2[5].ENA
en => y_min_2[4].ENA
en => y_min_2[3].ENA
en => y_min_2[2].ENA
en => y_min_2[1].ENA
en => y_min_2[0].ENA
en => y_max_2[7].ENA
en => y_max_2[6].ENA
en => y_max_2[5].ENA
en => y_max_2[4].ENA
en => y_max_2[3].ENA
en => y_max_2[2].ENA
en => y_max_2[1].ENA
en => y_max_2[0].ENA
en => x_min_in_line_2[8].ENA
en => x_min_in_line_2[7].ENA
en => x_min_in_line_2[6].ENA
en => x_min_in_line_2[5].ENA
en => x_min_in_line_2[4].ENA
en => x_min_in_line_2[3].ENA
en => x_min_in_line_2[2].ENA
en => x_min_in_line_2[1].ENA
en => x_min_in_line_2[0].ENA
en => x_max_in_line_2[8].ENA
en => x_max_in_line_2[7].ENA
en => x_max_in_line_2[6].ENA
en => x_max_in_line_2[5].ENA
en => x_max_in_line_2[4].ENA
en => x_max_in_line_2[3].ENA
en => x_max_in_line_2[2].ENA
en => x_max_in_line_2[1].ENA
en => x_max_in_line_2[0].ENA
en => x_min_in_line_current_2[8].ENA
en => x_min_in_line_current_2[7].ENA
en => x_min_in_line_current_2[6].ENA
en => x_min_in_line_current_2[5].ENA
en => x_min_in_line_current_2[4].ENA
en => x_min_in_line_current_2[3].ENA
en => x_min_in_line_current_2[2].ENA
en => x_min_in_line_current_2[1].ENA
en => x_min_in_line_current_2[0].ENA
en => x_max_in_line_current_2[8].ENA
en => x_max_in_line_current_2[7].ENA
en => x_max_in_line_current_2[6].ENA
en => x_max_in_line_current_2[5].ENA
en => x_max_in_line_current_2[4].ENA
en => x_max_in_line_current_2[3].ENA
en => x_max_in_line_current_2[2].ENA
en => x_max_in_line_current_2[1].ENA
en => x_max_in_line_current_2[0].ENA
en => last_operate_y_2[7].ENA
en => last_operate_y_2[6].ENA
en => last_operate_y_2[5].ENA
en => last_operate_y_2[4].ENA
en => last_operate_y_2[3].ENA
en => last_operate_y_2[2].ENA
en => last_operate_y_2[1].ENA
en => last_operate_y_2[0].ENA
en => area_3[10].ENA
en => area_3[9].ENA
en => area_3[8].ENA
en => area_3[7].ENA
en => area_3[6].ENA
en => area_3[5].ENA
en => area_3[4].ENA
en => area_3[3].ENA
en => area_3[2].ENA
en => area_3[1].ENA
en => area_3[0].ENA
en => x_min_3[8].ENA
en => x_min_3[7].ENA
en => x_min_3[6].ENA
en => x_min_3[5].ENA
en => x_min_3[4].ENA
en => x_min_3[3].ENA
en => x_min_3[2].ENA
en => x_min_3[1].ENA
en => x_min_3[0].ENA
en => x_max_3[8].ENA
en => x_max_3[7].ENA
en => x_max_3[6].ENA
en => x_max_3[5].ENA
en => x_max_3[4].ENA
en => x_max_3[3].ENA
en => x_max_3[2].ENA
en => x_max_3[1].ENA
en => x_max_3[0].ENA
en => y_min_3[7].ENA
en => y_min_3[6].ENA
en => y_min_3[5].ENA
en => y_min_3[4].ENA
en => y_min_3[3].ENA
en => y_min_3[2].ENA
en => y_min_3[1].ENA
en => y_min_3[0].ENA
en => y_max_3[7].ENA
en => y_max_3[6].ENA
en => y_max_3[5].ENA
en => y_max_3[4].ENA
en => y_max_3[3].ENA
en => y_max_3[2].ENA
en => y_max_3[1].ENA
en => y_max_3[0].ENA
en => x_min_in_line_3[8].ENA
en => x_min_in_line_3[7].ENA
en => x_min_in_line_3[6].ENA
en => x_min_in_line_3[5].ENA
en => x_min_in_line_3[4].ENA
en => x_min_in_line_3[3].ENA
en => x_min_in_line_3[2].ENA
en => x_min_in_line_3[1].ENA
en => x_min_in_line_3[0].ENA
en => x_max_in_line_3[8].ENA
en => x_max_in_line_3[7].ENA
en => x_max_in_line_3[6].ENA
en => x_max_in_line_3[5].ENA
en => x_max_in_line_3[4].ENA
en => x_max_in_line_3[3].ENA
en => x_max_in_line_3[2].ENA
en => x_max_in_line_3[1].ENA
en => x_max_in_line_3[0].ENA
en => x_min_in_line_current_3[8].ENA
en => x_min_in_line_current_3[7].ENA
en => x_min_in_line_current_3[6].ENA
en => x_min_in_line_current_3[5].ENA
en => x_min_in_line_current_3[4].ENA
en => x_min_in_line_current_3[3].ENA
en => x_min_in_line_current_3[2].ENA
en => x_min_in_line_current_3[1].ENA
en => x_min_in_line_current_3[0].ENA
en => x_max_in_line_current_3[8].ENA
en => x_max_in_line_current_3[7].ENA
en => x_max_in_line_current_3[6].ENA
en => x_max_in_line_current_3[5].ENA
en => x_max_in_line_current_3[4].ENA
en => x_max_in_line_current_3[3].ENA
en => x_max_in_line_current_3[2].ENA
en => x_max_in_line_current_3[1].ENA
en => x_max_in_line_current_3[0].ENA
en => last_operate_y_3[7].ENA
en => last_operate_y_3[6].ENA
en => last_operate_y_3[5].ENA
en => last_operate_y_3[4].ENA
en => last_operate_y_3[3].ENA
en => last_operate_y_3[2].ENA
en => last_operate_y_3[1].ENA
en => last_operate_y_3[0].ENA
en => area_4[10].ENA
en => area_4[9].ENA
en => area_4[8].ENA
en => area_4[7].ENA
en => area_4[6].ENA
en => area_4[5].ENA
en => area_4[4].ENA
en => area_4[3].ENA
en => area_4[2].ENA
en => area_4[1].ENA
en => area_4[0].ENA
en => x_min_4[8].ENA
en => x_min_4[7].ENA
en => x_min_4[6].ENA
en => x_min_4[5].ENA
en => x_min_4[4].ENA
en => x_min_4[3].ENA
en => x_min_4[2].ENA
en => x_min_4[1].ENA
en => x_min_4[0].ENA
en => x_max_4[8].ENA
en => x_max_4[7].ENA
en => x_max_4[6].ENA
en => x_max_4[5].ENA
en => x_max_4[4].ENA
en => x_max_4[3].ENA
en => x_max_4[2].ENA
en => x_max_4[1].ENA
en => x_max_4[0].ENA
en => y_min_4[7].ENA
en => y_min_4[6].ENA
en => y_min_4[5].ENA
en => y_min_4[4].ENA
en => y_min_4[3].ENA
en => y_min_4[2].ENA
en => y_min_4[1].ENA
en => y_min_4[0].ENA
en => y_max_4[7].ENA
en => y_max_4[6].ENA
en => y_max_4[5].ENA
en => y_max_4[4].ENA
en => y_max_4[3].ENA
en => y_max_4[2].ENA
en => y_max_4[1].ENA
en => y_max_4[0].ENA
en => x_min_in_line_4[8].ENA
en => x_min_in_line_4[7].ENA
en => x_min_in_line_4[6].ENA
en => x_min_in_line_4[5].ENA
en => x_min_in_line_4[4].ENA
en => x_min_in_line_4[3].ENA
en => x_min_in_line_4[2].ENA
en => x_min_in_line_4[1].ENA
en => x_min_in_line_4[0].ENA
en => x_max_in_line_4[8].ENA
en => x_max_in_line_4[7].ENA
en => x_max_in_line_4[6].ENA
en => x_max_in_line_4[5].ENA
en => x_max_in_line_4[4].ENA
en => x_max_in_line_4[3].ENA
en => x_max_in_line_4[2].ENA
en => x_max_in_line_4[1].ENA
en => x_max_in_line_4[0].ENA
en => x_min_in_line_current_4[8].ENA
en => x_min_in_line_current_4[7].ENA
en => x_min_in_line_current_4[6].ENA
en => x_min_in_line_current_4[5].ENA
en => x_min_in_line_current_4[4].ENA
en => x_min_in_line_current_4[3].ENA
en => x_min_in_line_current_4[2].ENA
en => x_min_in_line_current_4[1].ENA
en => x_min_in_line_current_4[0].ENA
en => x_max_in_line_current_4[8].ENA
en => x_max_in_line_current_4[7].ENA
en => x_max_in_line_current_4[6].ENA
en => x_max_in_line_current_4[5].ENA
en => x_max_in_line_current_4[4].ENA
en => x_max_in_line_current_4[3].ENA
en => x_max_in_line_current_4[2].ENA
en => x_max_in_line_current_4[1].ENA
en => x_max_in_line_current_4[0].ENA
en => last_operate_y_4[7].ENA
en => last_operate_y_4[6].ENA
en => last_operate_y_4[5].ENA
en => last_operate_y_4[4].ENA
en => last_operate_y_4[3].ENA
en => last_operate_y_4[2].ENA
en => last_operate_y_4[1].ENA
en => last_operate_y_4[0].ENA
en => area_5[10].ENA
en => area_5[9].ENA
en => area_5[8].ENA
en => area_5[7].ENA
en => area_5[6].ENA
en => area_5[5].ENA
en => area_5[4].ENA
en => area_5[3].ENA
en => area_5[2].ENA
en => area_5[1].ENA
en => area_5[0].ENA
en => x_min_5[8].ENA
en => x_min_5[7].ENA
en => x_min_5[6].ENA
en => x_min_5[5].ENA
en => x_min_5[4].ENA
en => x_min_5[3].ENA
en => x_min_5[2].ENA
en => x_min_5[1].ENA
en => x_min_5[0].ENA
en => x_max_5[8].ENA
en => x_max_5[7].ENA
en => x_max_5[6].ENA
en => x_max_5[5].ENA
en => x_max_5[4].ENA
en => x_max_5[3].ENA
en => x_max_5[2].ENA
en => x_max_5[1].ENA
en => x_max_5[0].ENA
en => y_min_5[7].ENA
en => y_min_5[6].ENA
en => y_min_5[5].ENA
en => y_min_5[4].ENA
en => y_min_5[3].ENA
en => y_min_5[2].ENA
en => y_min_5[1].ENA
en => y_min_5[0].ENA
en => y_max_5[7].ENA
en => y_max_5[6].ENA
en => y_max_5[5].ENA
en => y_max_5[4].ENA
en => y_max_5[3].ENA
en => y_max_5[2].ENA
en => y_max_5[1].ENA
en => y_max_5[0].ENA
en => x_min_in_line_5[8].ENA
en => x_min_in_line_5[7].ENA
en => x_min_in_line_5[6].ENA
en => x_min_in_line_5[5].ENA
en => x_min_in_line_5[4].ENA
en => x_min_in_line_5[3].ENA
en => x_min_in_line_5[2].ENA
en => x_min_in_line_5[1].ENA
en => x_min_in_line_5[0].ENA
en => x_max_in_line_5[8].ENA
en => x_max_in_line_5[7].ENA
en => x_max_in_line_5[6].ENA
en => x_max_in_line_5[5].ENA
en => x_max_in_line_5[4].ENA
en => x_max_in_line_5[3].ENA
en => x_max_in_line_5[2].ENA
en => x_max_in_line_5[1].ENA
en => x_max_in_line_5[0].ENA
en => x_min_in_line_current_5[8].ENA
en => x_min_in_line_current_5[7].ENA
en => x_min_in_line_current_5[6].ENA
en => x_min_in_line_current_5[5].ENA
en => x_min_in_line_current_5[4].ENA
en => x_min_in_line_current_5[3].ENA
en => x_min_in_line_current_5[2].ENA
en => x_min_in_line_current_5[1].ENA
en => x_min_in_line_current_5[0].ENA
en => x_max_in_line_current_5[8].ENA
en => x_max_in_line_current_5[7].ENA
en => x_max_in_line_current_5[6].ENA
en => x_max_in_line_current_5[5].ENA
en => x_max_in_line_current_5[4].ENA
en => x_max_in_line_current_5[3].ENA
en => x_max_in_line_current_5[2].ENA
en => x_max_in_line_current_5[1].ENA
en => x_max_in_line_current_5[0].ENA
en => last_operate_y_5[7].ENA
en => last_operate_y_5[6].ENA
en => last_operate_y_5[5].ENA
en => last_operate_y_5[4].ENA
en => last_operate_y_5[3].ENA
en => last_operate_y_5[2].ENA
en => last_operate_y_5[1].ENA
en => last_operate_y_5[0].ENA
en => area_6[10].ENA
en => area_6[9].ENA
en => area_6[8].ENA
en => area_6[7].ENA
en => area_6[6].ENA
en => area_6[5].ENA
en => area_6[4].ENA
en => area_6[3].ENA
en => area_6[2].ENA
en => area_6[1].ENA
en => area_6[0].ENA
en => x_min_6[8].ENA
en => x_min_6[7].ENA
en => x_min_6[6].ENA
en => x_min_6[5].ENA
en => x_min_6[4].ENA
en => x_min_6[3].ENA
en => x_min_6[2].ENA
en => x_min_6[1].ENA
en => x_min_6[0].ENA
en => x_max_6[8].ENA
en => x_max_6[7].ENA
en => x_max_6[6].ENA
en => x_max_6[5].ENA
en => x_max_6[4].ENA
en => x_max_6[3].ENA
en => x_max_6[2].ENA
en => x_max_6[1].ENA
en => x_max_6[0].ENA
en => y_min_6[7].ENA
en => y_min_6[6].ENA
en => y_min_6[5].ENA
en => y_min_6[4].ENA
en => y_min_6[3].ENA
en => y_min_6[2].ENA
en => y_min_6[1].ENA
en => y_min_6[0].ENA
en => y_max_6[7].ENA
en => y_max_6[6].ENA
en => y_max_6[5].ENA
en => y_max_6[4].ENA
en => y_max_6[3].ENA
en => y_max_6[2].ENA
en => y_max_6[1].ENA
en => y_max_6[0].ENA
en => x_min_in_line_6[8].ENA
en => x_min_in_line_6[7].ENA
en => x_min_in_line_6[6].ENA
en => x_min_in_line_6[5].ENA
en => x_min_in_line_6[4].ENA
en => x_min_in_line_6[3].ENA
en => x_min_in_line_6[2].ENA
en => x_min_in_line_6[1].ENA
en => x_min_in_line_6[0].ENA
en => x_max_in_line_6[8].ENA
en => x_max_in_line_6[7].ENA
en => x_max_in_line_6[6].ENA
en => x_max_in_line_6[5].ENA
en => x_max_in_line_6[4].ENA
en => x_max_in_line_6[3].ENA
en => x_max_in_line_6[2].ENA
en => x_max_in_line_6[1].ENA
en => x_max_in_line_6[0].ENA
en => x_min_in_line_current_6[8].ENA
en => x_min_in_line_current_6[7].ENA
en => x_min_in_line_current_6[6].ENA
en => x_min_in_line_current_6[5].ENA
en => x_min_in_line_current_6[4].ENA
en => x_min_in_line_current_6[3].ENA
en => x_min_in_line_current_6[2].ENA
en => x_min_in_line_current_6[1].ENA
en => x_min_in_line_current_6[0].ENA
en => x_max_in_line_current_6[8].ENA
en => x_max_in_line_current_6[7].ENA
en => x_max_in_line_current_6[6].ENA
en => x_max_in_line_current_6[5].ENA
en => x_max_in_line_current_6[4].ENA
en => x_max_in_line_current_6[3].ENA
en => x_max_in_line_current_6[2].ENA
en => x_max_in_line_current_6[1].ENA
en => x_max_in_line_current_6[0].ENA
en => last_operate_y_6[7].ENA
en => last_operate_y_6[6].ENA
en => last_operate_y_6[5].ENA
en => last_operate_y_6[4].ENA
en => last_operate_y_6[3].ENA
en => last_operate_y_6[2].ENA
en => last_operate_y_6[1].ENA
en => last_operate_y_6[0].ENA
en => area_7[10].ENA
en => area_7[9].ENA
en => area_7[8].ENA
en => area_7[7].ENA
en => area_7[6].ENA
en => area_7[5].ENA
en => area_7[4].ENA
en => area_7[3].ENA
en => area_7[2].ENA
en => area_7[1].ENA
en => area_7[0].ENA
en => x_min_7[8].ENA
en => x_min_7[7].ENA
en => x_min_7[6].ENA
en => x_min_7[5].ENA
en => x_min_7[4].ENA
en => x_min_7[3].ENA
en => x_min_7[2].ENA
en => x_min_7[1].ENA
en => x_min_7[0].ENA
en => x_max_7[8].ENA
en => x_max_7[7].ENA
en => x_max_7[6].ENA
en => x_max_7[5].ENA
en => x_max_7[4].ENA
en => x_max_7[3].ENA
en => x_max_7[2].ENA
en => x_max_7[1].ENA
en => x_max_7[0].ENA
en => y_min_7[7].ENA
en => y_min_7[6].ENA
en => y_min_7[5].ENA
en => y_min_7[4].ENA
en => y_min_7[3].ENA
en => y_min_7[2].ENA
en => y_min_7[1].ENA
en => y_min_7[0].ENA
en => y_max_7[7].ENA
en => y_max_7[6].ENA
en => y_max_7[5].ENA
en => y_max_7[4].ENA
en => y_max_7[3].ENA
en => y_max_7[2].ENA
en => y_max_7[1].ENA
en => y_max_7[0].ENA
en => x_min_in_line_7[8].ENA
en => x_min_in_line_7[7].ENA
en => x_min_in_line_7[6].ENA
en => x_min_in_line_7[5].ENA
en => x_min_in_line_7[4].ENA
en => x_min_in_line_7[3].ENA
en => x_min_in_line_7[2].ENA
en => x_min_in_line_7[1].ENA
en => x_min_in_line_7[0].ENA
en => x_max_in_line_7[8].ENA
en => x_max_in_line_7[7].ENA
en => x_max_in_line_7[6].ENA
en => x_max_in_line_7[5].ENA
en => x_max_in_line_7[4].ENA
en => x_max_in_line_7[3].ENA
en => x_max_in_line_7[2].ENA
en => x_max_in_line_7[1].ENA
en => x_max_in_line_7[0].ENA
en => x_min_in_line_current_7[8].ENA
en => x_min_in_line_current_7[7].ENA
en => x_min_in_line_current_7[6].ENA
en => x_min_in_line_current_7[5].ENA
en => x_min_in_line_current_7[4].ENA
en => x_min_in_line_current_7[3].ENA
en => x_min_in_line_current_7[2].ENA
en => x_min_in_line_current_7[1].ENA
en => x_min_in_line_current_7[0].ENA
en => x_max_in_line_current_7[8].ENA
en => x_max_in_line_current_7[7].ENA
en => x_max_in_line_current_7[6].ENA
en => x_max_in_line_current_7[5].ENA
en => x_max_in_line_current_7[4].ENA
en => x_max_in_line_current_7[3].ENA
en => x_max_in_line_current_7[2].ENA
en => x_max_in_line_current_7[1].ENA
en => x_max_in_line_current_7[0].ENA
en => last_operate_y_7[7].ENA
en => last_operate_y_7[6].ENA
en => last_operate_y_7[5].ENA
en => last_operate_y_7[4].ENA
en => last_operate_y_7[3].ENA
en => last_operate_y_7[2].ENA
en => last_operate_y_7[1].ENA
en => last_operate_y_7[0].ENA
en => area_8[10].ENA
en => area_8[9].ENA
en => area_8[8].ENA
en => area_8[7].ENA
en => area_8[6].ENA
en => area_8[5].ENA
en => area_8[4].ENA
en => area_8[3].ENA
en => area_8[2].ENA
en => area_8[1].ENA
en => area_8[0].ENA
en => x_min_8[8].ENA
en => x_min_8[7].ENA
en => x_min_8[6].ENA
en => x_min_8[5].ENA
en => x_min_8[4].ENA
en => x_min_8[3].ENA
en => x_min_8[2].ENA
en => x_min_8[1].ENA
en => x_min_8[0].ENA
en => x_max_8[8].ENA
en => x_max_8[7].ENA
en => x_max_8[6].ENA
en => x_max_8[5].ENA
en => x_max_8[4].ENA
en => x_max_8[3].ENA
en => x_max_8[2].ENA
en => x_max_8[1].ENA
en => x_max_8[0].ENA
en => y_min_8[7].ENA
en => y_min_8[6].ENA
en => y_min_8[5].ENA
en => y_min_8[4].ENA
en => y_min_8[3].ENA
en => y_min_8[2].ENA
en => y_min_8[1].ENA
en => y_min_8[0].ENA
en => y_max_8[7].ENA
en => y_max_8[6].ENA
en => y_max_8[5].ENA
en => y_max_8[4].ENA
en => y_max_8[3].ENA
en => y_max_8[2].ENA
en => y_max_8[1].ENA
en => y_max_8[0].ENA
en => x_min_in_line_8[8].ENA
en => x_min_in_line_8[7].ENA
en => x_min_in_line_8[6].ENA
en => x_min_in_line_8[5].ENA
en => x_min_in_line_8[4].ENA
en => x_min_in_line_8[3].ENA
en => x_min_in_line_8[2].ENA
en => x_min_in_line_8[1].ENA
en => x_min_in_line_8[0].ENA
en => x_max_in_line_8[8].ENA
en => x_max_in_line_8[7].ENA
en => x_max_in_line_8[6].ENA
en => x_max_in_line_8[5].ENA
en => x_max_in_line_8[4].ENA
en => x_max_in_line_8[3].ENA
en => x_max_in_line_8[2].ENA
en => x_max_in_line_8[1].ENA
en => x_max_in_line_8[0].ENA
en => x_min_in_line_current_8[8].ENA
en => x_min_in_line_current_8[7].ENA
en => x_min_in_line_current_8[6].ENA
en => x_min_in_line_current_8[5].ENA
en => x_min_in_line_current_8[4].ENA
en => x_min_in_line_current_8[3].ENA
en => x_min_in_line_current_8[2].ENA
en => x_min_in_line_current_8[1].ENA
en => x_min_in_line_current_8[0].ENA
en => x_max_in_line_current_8[8].ENA
en => x_max_in_line_current_8[7].ENA
en => x_max_in_line_current_8[6].ENA
en => x_max_in_line_current_8[5].ENA
en => x_max_in_line_current_8[4].ENA
en => x_max_in_line_current_8[3].ENA
en => x_max_in_line_current_8[2].ENA
en => x_max_in_line_current_8[1].ENA
en => x_max_in_line_current_8[0].ENA
en => last_operate_y_8[7].ENA
en => last_operate_y_8[6].ENA
en => last_operate_y_8[5].ENA
en => last_operate_y_8[4].ENA
en => last_operate_y_8[3].ENA
en => last_operate_y_8[2].ENA
en => last_operate_y_8[1].ENA
en => last_operate_y_8[0].ENA
data_req <= data_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_ack => data_last.OUTPUTSELECT
data_ack => data_req.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_min.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => process_x_max.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_min_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_max_in_line_current_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_min_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => x_max_1.OUTPUTSELECT
data_ack => y_min_1.OUTPUTSELECT
data_ack => y_min_1.OUTPUTSELECT
data_ack => y_min_1.OUTPUTSELECT
data_ack => y_min_1.OUTPUTSELECT
data_ack => y_min_1.OUTPUTSELECT
data_ack => y_min_1.OUTPUTSELECT
data_ack => y_min_1.OUTPUTSELECT
data_ack => y_min_1.OUTPUTSELECT
data_ack => y_max_1.OUTPUTSELECT
data_ack => y_max_1.OUTPUTSELECT
data_ack => y_max_1.OUTPUTSELECT
data_ack => y_max_1.OUTPUTSELECT
data_ack => y_max_1.OUTPUTSELECT
data_ack => y_max_1.OUTPUTSELECT
data_ack => y_max_1.OUTPUTSELECT
data_ack => y_max_1.OUTPUTSELECT
data_ack => last_operate_y_1.OUTPUTSELECT
data_ack => last_operate_y_1.OUTPUTSELECT
data_ack => last_operate_y_1.OUTPUTSELECT
data_ack => last_operate_y_1.OUTPUTSELECT
data_ack => last_operate_y_1.OUTPUTSELECT
data_ack => last_operate_y_1.OUTPUTSELECT
data_ack => last_operate_y_1.OUTPUTSELECT
data_ack => last_operate_y_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => area_1.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_in_line_current_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_min_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => x_max_2.OUTPUTSELECT
data_ack => y_min_2.OUTPUTSELECT
data_ack => y_min_2.OUTPUTSELECT
data_ack => y_min_2.OUTPUTSELECT
data_ack => y_min_2.OUTPUTSELECT
data_ack => y_min_2.OUTPUTSELECT
data_ack => y_min_2.OUTPUTSELECT
data_ack => y_min_2.OUTPUTSELECT
data_ack => y_min_2.OUTPUTSELECT
data_ack => y_max_2.OUTPUTSELECT
data_ack => y_max_2.OUTPUTSELECT
data_ack => y_max_2.OUTPUTSELECT
data_ack => y_max_2.OUTPUTSELECT
data_ack => y_max_2.OUTPUTSELECT
data_ack => y_max_2.OUTPUTSELECT
data_ack => y_max_2.OUTPUTSELECT
data_ack => y_max_2.OUTPUTSELECT
data_ack => last_operate_y_2.OUTPUTSELECT
data_ack => last_operate_y_2.OUTPUTSELECT
data_ack => last_operate_y_2.OUTPUTSELECT
data_ack => last_operate_y_2.OUTPUTSELECT
data_ack => last_operate_y_2.OUTPUTSELECT
data_ack => last_operate_y_2.OUTPUTSELECT
data_ack => last_operate_y_2.OUTPUTSELECT
data_ack => last_operate_y_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => area_2.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_min_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_max_in_line_current_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_min_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => x_max_3.OUTPUTSELECT
data_ack => y_min_3.OUTPUTSELECT
data_ack => y_min_3.OUTPUTSELECT
data_ack => y_min_3.OUTPUTSELECT
data_ack => y_min_3.OUTPUTSELECT
data_ack => y_min_3.OUTPUTSELECT
data_ack => y_min_3.OUTPUTSELECT
data_ack => y_min_3.OUTPUTSELECT
data_ack => y_min_3.OUTPUTSELECT
data_ack => y_max_3.OUTPUTSELECT
data_ack => y_max_3.OUTPUTSELECT
data_ack => y_max_3.OUTPUTSELECT
data_ack => y_max_3.OUTPUTSELECT
data_ack => y_max_3.OUTPUTSELECT
data_ack => y_max_3.OUTPUTSELECT
data_ack => y_max_3.OUTPUTSELECT
data_ack => y_max_3.OUTPUTSELECT
data_ack => last_operate_y_3.OUTPUTSELECT
data_ack => last_operate_y_3.OUTPUTSELECT
data_ack => last_operate_y_3.OUTPUTSELECT
data_ack => last_operate_y_3.OUTPUTSELECT
data_ack => last_operate_y_3.OUTPUTSELECT
data_ack => last_operate_y_3.OUTPUTSELECT
data_ack => last_operate_y_3.OUTPUTSELECT
data_ack => last_operate_y_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => area_3.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_min_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_max_in_line_current_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_min_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => x_max_4.OUTPUTSELECT
data_ack => y_min_4.OUTPUTSELECT
data_ack => y_min_4.OUTPUTSELECT
data_ack => y_min_4.OUTPUTSELECT
data_ack => y_min_4.OUTPUTSELECT
data_ack => y_min_4.OUTPUTSELECT
data_ack => y_min_4.OUTPUTSELECT
data_ack => y_min_4.OUTPUTSELECT
data_ack => y_min_4.OUTPUTSELECT
data_ack => y_max_4.OUTPUTSELECT
data_ack => y_max_4.OUTPUTSELECT
data_ack => y_max_4.OUTPUTSELECT
data_ack => y_max_4.OUTPUTSELECT
data_ack => y_max_4.OUTPUTSELECT
data_ack => y_max_4.OUTPUTSELECT
data_ack => y_max_4.OUTPUTSELECT
data_ack => y_max_4.OUTPUTSELECT
data_ack => last_operate_y_4.OUTPUTSELECT
data_ack => last_operate_y_4.OUTPUTSELECT
data_ack => last_operate_y_4.OUTPUTSELECT
data_ack => last_operate_y_4.OUTPUTSELECT
data_ack => last_operate_y_4.OUTPUTSELECT
data_ack => last_operate_y_4.OUTPUTSELECT
data_ack => last_operate_y_4.OUTPUTSELECT
data_ack => last_operate_y_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => area_4.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_min_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_max_in_line_current_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_min_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => x_max_5.OUTPUTSELECT
data_ack => y_min_5.OUTPUTSELECT
data_ack => y_min_5.OUTPUTSELECT
data_ack => y_min_5.OUTPUTSELECT
data_ack => y_min_5.OUTPUTSELECT
data_ack => y_min_5.OUTPUTSELECT
data_ack => y_min_5.OUTPUTSELECT
data_ack => y_min_5.OUTPUTSELECT
data_ack => y_min_5.OUTPUTSELECT
data_ack => y_max_5.OUTPUTSELECT
data_ack => y_max_5.OUTPUTSELECT
data_ack => y_max_5.OUTPUTSELECT
data_ack => y_max_5.OUTPUTSELECT
data_ack => y_max_5.OUTPUTSELECT
data_ack => y_max_5.OUTPUTSELECT
data_ack => y_max_5.OUTPUTSELECT
data_ack => y_max_5.OUTPUTSELECT
data_ack => last_operate_y_5.OUTPUTSELECT
data_ack => last_operate_y_5.OUTPUTSELECT
data_ack => last_operate_y_5.OUTPUTSELECT
data_ack => last_operate_y_5.OUTPUTSELECT
data_ack => last_operate_y_5.OUTPUTSELECT
data_ack => last_operate_y_5.OUTPUTSELECT
data_ack => last_operate_y_5.OUTPUTSELECT
data_ack => last_operate_y_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => area_5.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_min_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_max_in_line_current_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_min_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => x_max_6.OUTPUTSELECT
data_ack => y_min_6.OUTPUTSELECT
data_ack => y_min_6.OUTPUTSELECT
data_ack => y_min_6.OUTPUTSELECT
data_ack => y_min_6.OUTPUTSELECT
data_ack => y_min_6.OUTPUTSELECT
data_ack => y_min_6.OUTPUTSELECT
data_ack => y_min_6.OUTPUTSELECT
data_ack => y_min_6.OUTPUTSELECT
data_ack => y_max_6.OUTPUTSELECT
data_ack => y_max_6.OUTPUTSELECT
data_ack => y_max_6.OUTPUTSELECT
data_ack => y_max_6.OUTPUTSELECT
data_ack => y_max_6.OUTPUTSELECT
data_ack => y_max_6.OUTPUTSELECT
data_ack => y_max_6.OUTPUTSELECT
data_ack => y_max_6.OUTPUTSELECT
data_ack => last_operate_y_6.OUTPUTSELECT
data_ack => last_operate_y_6.OUTPUTSELECT
data_ack => last_operate_y_6.OUTPUTSELECT
data_ack => last_operate_y_6.OUTPUTSELECT
data_ack => last_operate_y_6.OUTPUTSELECT
data_ack => last_operate_y_6.OUTPUTSELECT
data_ack => last_operate_y_6.OUTPUTSELECT
data_ack => last_operate_y_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => area_6.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_min_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_max_in_line_current_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_min_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => x_max_7.OUTPUTSELECT
data_ack => y_min_7.OUTPUTSELECT
data_ack => y_min_7.OUTPUTSELECT
data_ack => y_min_7.OUTPUTSELECT
data_ack => y_min_7.OUTPUTSELECT
data_ack => y_min_7.OUTPUTSELECT
data_ack => y_min_7.OUTPUTSELECT
data_ack => y_min_7.OUTPUTSELECT
data_ack => y_min_7.OUTPUTSELECT
data_ack => y_max_7.OUTPUTSELECT
data_ack => y_max_7.OUTPUTSELECT
data_ack => y_max_7.OUTPUTSELECT
data_ack => y_max_7.OUTPUTSELECT
data_ack => y_max_7.OUTPUTSELECT
data_ack => y_max_7.OUTPUTSELECT
data_ack => y_max_7.OUTPUTSELECT
data_ack => y_max_7.OUTPUTSELECT
data_ack => last_operate_y_7.OUTPUTSELECT
data_ack => last_operate_y_7.OUTPUTSELECT
data_ack => last_operate_y_7.OUTPUTSELECT
data_ack => last_operate_y_7.OUTPUTSELECT
data_ack => last_operate_y_7.OUTPUTSELECT
data_ack => last_operate_y_7.OUTPUTSELECT
data_ack => last_operate_y_7.OUTPUTSELECT
data_ack => last_operate_y_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => area_7.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_min_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_max_in_line_current_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_min_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => x_max_8.OUTPUTSELECT
data_ack => y_min_8.OUTPUTSELECT
data_ack => y_min_8.OUTPUTSELECT
data_ack => y_min_8.OUTPUTSELECT
data_ack => y_min_8.OUTPUTSELECT
data_ack => y_min_8.OUTPUTSELECT
data_ack => y_min_8.OUTPUTSELECT
data_ack => y_min_8.OUTPUTSELECT
data_ack => y_min_8.OUTPUTSELECT
data_ack => y_max_8.OUTPUTSELECT
data_ack => y_max_8.OUTPUTSELECT
data_ack => y_max_8.OUTPUTSELECT
data_ack => y_max_8.OUTPUTSELECT
data_ack => y_max_8.OUTPUTSELECT
data_ack => y_max_8.OUTPUTSELECT
data_ack => y_max_8.OUTPUTSELECT
data_ack => y_max_8.OUTPUTSELECT
data_ack => last_operate_y_8.OUTPUTSELECT
data_ack => last_operate_y_8.OUTPUTSELECT
data_ack => last_operate_y_8.OUTPUTSELECT
data_ack => last_operate_y_8.OUTPUTSELECT
data_ack => last_operate_y_8.OUTPUTSELECT
data_ack => last_operate_y_8.OUTPUTSELECT
data_ack => last_operate_y_8.OUTPUTSELECT
data_ack => last_operate_y_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => area_8.OUTPUTSELECT
data_ack => ready_for_req.DATAIN
data_in => data.DATAA
analysis_done <= analysis_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[0] <= hexagon_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[1] <= hexagon_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[2] <= hexagon_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[3] <= hexagon_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[4] <= hexagon_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[5] <= hexagon_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[6] <= hexagon_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[7] <= hexagon_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_x[8] <= hexagon_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_y[0] <= hexagon_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_y[1] <= hexagon_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_y[2] <= hexagon_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_y[3] <= hexagon_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_y[4] <= hexagon_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_y[5] <= hexagon_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_y[6] <= hexagon_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hexagon_y[7] <= hexagon_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[0] <= circle_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[1] <= circle_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[2] <= circle_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[3] <= circle_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[4] <= circle_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[5] <= circle_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[6] <= circle_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[7] <= circle_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_x[8] <= circle_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_y[0] <= circle_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_y[1] <= circle_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_y[2] <= circle_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_y[3] <= circle_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_y[4] <= circle_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_y[5] <= circle_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_y[6] <= circle_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
circle_y[7] <= circle_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[0] <= square_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[1] <= square_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[2] <= square_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[3] <= square_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[4] <= square_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[5] <= square_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[6] <= square_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[7] <= square_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_x[8] <= square_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_y[0] <= square_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_y[1] <= square_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_y[2] <= square_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_y[3] <= square_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_y[4] <= square_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_y[5] <= square_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_y[6] <= square_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_y[7] <= square_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[0] <= square_left[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[1] <= square_left[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[2] <= square_left[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[3] <= square_left[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[4] <= square_left[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[5] <= square_left[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[6] <= square_left[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[7] <= square_left[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_left[8] <= square_left[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[0] <= square_right[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[1] <= square_right[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[2] <= square_right[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[3] <= square_right[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[4] <= square_right[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[5] <= square_right[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[6] <= square_right[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[7] <= square_right[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square_right[8] <= square_right[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_or_right <= left_or_right~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_design|full_mover:full_mover_ins
clk => clk.IN4
clk_slow => angle_correction_rst.CLK
clk_slow => pump_enable~reg0.CLK
clk_slow => target_lut_address[0].CLK
clk_slow => target_lut_address[1].CLK
clk_slow => target_lut_address[2].CLK
clk_slow => target_lut_address[3].CLK
clk_slow => target_lut_address[4].CLK
clk_slow => target_lut_address[5].CLK
clk_slow => delay_en.CLK
clk_slow => send_angle[0].CLK
clk_slow => send_angle[1].CLK
clk_slow => send_angle[2].CLK
clk_slow => send_angle[3].CLK
clk_slow => send_angle[4].CLK
clk_slow => send_angle[5].CLK
clk_slow => send_angle[6].CLK
clk_slow => send_angle[7].CLK
clk_slow => send_angle[8].CLK
clk_slow => send_angle[9].CLK
clk_slow => send_angle[10].CLK
clk_slow => send_angle[11].CLK
clk_slow => send_angle[12].CLK
clk_slow => send_angle[13].CLK
clk_slow => send_angle[14].CLK
clk_slow => send_angle[15].CLK
clk_slow => servo_id[0].CLK
clk_slow => servo_id[1].CLK
clk_slow => servo_id[2].CLK
clk_slow => servo_id[3].CLK
clk_slow => servo_go.CLK
clk_slow => move_hundreds_milliseconds[0].CLK
clk_slow => move_hundreds_milliseconds[1].CLK
clk_slow => move_hundreds_milliseconds[2].CLK
clk_slow => move_hundreds_milliseconds[3].CLK
clk_slow => move_seconds[0].CLK
clk_slow => move_seconds[1].CLK
clk_slow => move_seconds[2].CLK
clk_slow => move_seconds[3].CLK
clk_slow => delay_compare[0].CLK
clk_slow => delay_compare[1].CLK
clk_slow => delay_compare[2].CLK
clk_slow => delay_compare[3].CLK
clk_slow => delay_compare[4].CLK
clk_slow => move_state_machine[0].CLK
clk_slow => move_state_machine[1].CLK
clk_slow => move_state_machine[2].CLK
clk_slow => move_state_machine[3].CLK
clk_slow => move_state_machine[4].CLK
clk_slow => move_state_machine[5].CLK
clk_slow => move_operation_en.CLK
clk_slow => target_lut_address_base[0].CLK
clk_slow => target_lut_address_base[1].CLK
clk_slow => target_lut_address_base[2].CLK
clk_slow => target_lut_address_base[3].CLK
clk_slow => target_lut_address_base[4].CLK
clk_slow => target_lut_address_base[5].CLK
clk_slow => start_y_buf[1].CLK
clk_slow => start_y_buf[2].CLK
clk_slow => start_y_buf[3].CLK
clk_slow => start_y_buf[4].CLK
clk_slow => start_y_buf[5].CLK
clk_slow => start_y_buf[6].CLK
clk_slow => start_y_buf[7].CLK
clk_slow => start_y_buf[8].CLK
clk_slow => start_x_buf[0].CLK
clk_slow => start_x_buf[1].CLK
clk_slow => start_x_buf[2].CLK
clk_slow => start_x_buf[3].CLK
clk_slow => start_x_buf[4].CLK
clk_slow => start_x_buf[5].CLK
clk_slow => start_x_buf[6].CLK
clk_slow => start_x_buf[7].CLK
clk_slow => start_x_buf[8].CLK
clk_slow => shape_operation_state_machine[0].CLK
clk_slow => shape_operation_state_machine[1].CLK
clk_slow => shape_operation_state_machine[2].CLK
clk_slow => shape_operation_state_machine[3].CLK
clk_slow => shape_operation_state_machine[4].CLK
clk_slow => shape_operation_state_machine[5].CLK
clk_slow => color_select[0]~reg0.CLK
clk_slow => color_select[1]~reg0.CLK
clk_slow => color_select_state_machine[0].CLK
clk_slow => color_select_state_machine[1].CLK
clk_slow => color_select_state_machine[2].CLK
clk_slow => color_select_state_machine[3].CLK
clk_slow => color_select_state_machine[4].CLK
clk_slow => color_select_state_machine[5].CLK
clk_slow => sub_module_reset~reg0.CLK
clk_slow => shape_operation_en.CLK
clk_10hz => delay_output.CLK
clk_10hz => delay_counter[0].CLK
clk_10hz => delay_counter[1].CLK
clk_10hz => delay_counter[2].CLK
clk_10hz => delay_counter[3].CLK
clk_10hz => delay_counter[4].CLK
rst_n => rst_n.IN1
square_start_x[0] => start_x_buf.DATAB
square_start_x[0] => Equal3.IN8
square_start_x[1] => start_x_buf.DATAB
square_start_x[1] => Equal3.IN7
square_start_x[2] => start_x_buf.DATAB
square_start_x[2] => Equal3.IN6
square_start_x[3] => start_x_buf.DATAB
square_start_x[3] => Equal3.IN5
square_start_x[4] => start_x_buf.DATAB
square_start_x[4] => Equal3.IN4
square_start_x[5] => start_x_buf.DATAB
square_start_x[5] => Equal3.IN3
square_start_x[6] => start_x_buf.DATAB
square_start_x[6] => Equal3.IN2
square_start_x[7] => start_x_buf.DATAB
square_start_x[7] => Equal3.IN1
square_start_x[8] => start_x_buf.DATAB
square_start_x[8] => Equal3.IN0
square_start_y[0] => Equal4.IN8
square_start_y[1] => start_y_buf.DATAB
square_start_y[1] => Equal4.IN7
square_start_y[2] => start_y_buf.DATAB
square_start_y[2] => Equal4.IN6
square_start_y[3] => start_y_buf.DATAB
square_start_y[3] => Equal4.IN5
square_start_y[4] => start_y_buf.DATAB
square_start_y[4] => Equal4.IN4
square_start_y[5] => start_y_buf.DATAB
square_start_y[5] => Equal4.IN3
square_start_y[6] => start_y_buf.DATAB
square_start_y[6] => Equal4.IN2
square_start_y[7] => start_y_buf.DATAB
square_start_y[7] => Equal4.IN1
circle_start_x[0] => start_x_buf.DATAB
circle_start_x[0] => Equal5.IN8
circle_start_x[1] => start_x_buf.DATAB
circle_start_x[1] => Equal5.IN7
circle_start_x[2] => start_x_buf.DATAB
circle_start_x[2] => Equal5.IN6
circle_start_x[3] => start_x_buf.DATAB
circle_start_x[3] => Equal5.IN5
circle_start_x[4] => start_x_buf.DATAB
circle_start_x[4] => Equal5.IN4
circle_start_x[5] => start_x_buf.DATAB
circle_start_x[5] => Equal5.IN3
circle_start_x[6] => start_x_buf.DATAB
circle_start_x[6] => Equal5.IN2
circle_start_x[7] => start_x_buf.DATAB
circle_start_x[7] => Equal5.IN1
circle_start_x[8] => start_x_buf.DATAB
circle_start_x[8] => Equal5.IN0
circle_start_y[0] => Equal6.IN8
circle_start_y[1] => start_y_buf.DATAB
circle_start_y[1] => Equal6.IN7
circle_start_y[2] => start_y_buf.DATAB
circle_start_y[2] => Equal6.IN6
circle_start_y[3] => start_y_buf.DATAB
circle_start_y[3] => Equal6.IN5
circle_start_y[4] => start_y_buf.DATAB
circle_start_y[4] => Equal6.IN4
circle_start_y[5] => start_y_buf.DATAB
circle_start_y[5] => Equal6.IN3
circle_start_y[6] => start_y_buf.DATAB
circle_start_y[6] => Equal6.IN2
circle_start_y[7] => start_y_buf.DATAB
circle_start_y[7] => Equal6.IN1
hexagon_start_x[0] => start_x_buf.DATAB
hexagon_start_x[0] => Equal7.IN8
hexagon_start_x[1] => start_x_buf.DATAB
hexagon_start_x[1] => Equal7.IN7
hexagon_start_x[2] => start_x_buf.DATAB
hexagon_start_x[2] => Equal7.IN6
hexagon_start_x[3] => start_x_buf.DATAB
hexagon_start_x[3] => Equal7.IN5
hexagon_start_x[4] => start_x_buf.DATAB
hexagon_start_x[4] => Equal7.IN4
hexagon_start_x[5] => start_x_buf.DATAB
hexagon_start_x[5] => Equal7.IN3
hexagon_start_x[6] => start_x_buf.DATAB
hexagon_start_x[6] => Equal7.IN2
hexagon_start_x[7] => start_x_buf.DATAB
hexagon_start_x[7] => Equal7.IN1
hexagon_start_x[8] => start_x_buf.DATAB
hexagon_start_x[8] => Equal7.IN0
hexagon_start_y[0] => Equal8.IN8
hexagon_start_y[1] => start_y_buf.DATAB
hexagon_start_y[1] => Equal8.IN7
hexagon_start_y[2] => start_y_buf.DATAB
hexagon_start_y[2] => Equal8.IN6
hexagon_start_y[3] => start_y_buf.DATAB
hexagon_start_y[3] => Equal8.IN5
hexagon_start_y[4] => start_y_buf.DATAB
hexagon_start_y[4] => Equal8.IN4
hexagon_start_y[5] => start_y_buf.DATAB
hexagon_start_y[5] => Equal8.IN3
hexagon_start_y[6] => start_y_buf.DATAB
hexagon_start_y[6] => Equal8.IN2
hexagon_start_y[7] => start_y_buf.DATAB
hexagon_start_y[7] => Equal8.IN1
left_or_right => left_or_right.IN1
square_left[0] => square_left[0].IN1
square_left[1] => square_left[1].IN1
square_left[2] => square_left[2].IN1
square_left[3] => square_left[3].IN1
square_left[4] => square_left[4].IN1
square_left[5] => square_left[5].IN1
square_left[6] => square_left[6].IN1
square_left[7] => square_left[7].IN1
square_left[8] => square_left[8].IN1
square_right[0] => square_right[0].IN1
square_right[1] => square_right[1].IN1
square_right[2] => square_right[2].IN1
square_right[3] => square_right[3].IN1
square_right[4] => square_right[4].IN1
square_right[5] => square_right[5].IN1
square_right[6] => square_right[6].IN1
square_right[7] => square_right[7].IN1
square_right[8] => square_right[8].IN1
color_select[0] <= color_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
color_select[1] <= color_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
process_ok => color_select_state_machine.OUTPUTSELECT
process_ok => color_select_state_machine.OUTPUTSELECT
process_ok => color_select_state_machine.OUTPUTSELECT
process_ok => color_select_state_machine.OUTPUTSELECT
process_ok => color_select_state_machine.OUTPUTSELECT
process_ok => color_select_state_machine.OUTPUTSELECT
process_ok => shape_operation_en.OUTPUTSELECT
en => always1.IN0
en => shape_operation_en.ENA
en => sub_module_reset~reg0.ENA
en => color_select_state_machine[5].ENA
en => color_select_state_machine[4].ENA
en => color_select_state_machine[3].ENA
en => color_select_state_machine[2].ENA
en => color_select_state_machine[1].ENA
en => color_select_state_machine[0].ENA
en => color_select[1]~reg0.ENA
en => color_select[0]~reg0.ENA
move_to_home => servo_go.OUTPUTSELECT
move_to_home => move_state_machine.OUTPUTSELECT
move_to_home => move_state_machine.OUTPUTSELECT
move_to_home => move_state_machine.OUTPUTSELECT
move_to_home => move_state_machine.OUTPUTSELECT
move_to_home => move_state_machine.OUTPUTSELECT
move_to_home => move_state_machine.OUTPUTSELECT
move_to_home => servo_id.OUTPUTSELECT
move_to_home => servo_id.OUTPUTSELECT
move_to_home => servo_id.OUTPUTSELECT
move_to_home => servo_id.OUTPUTSELECT
move_to_home => move_seconds.OUTPUTSELECT
move_to_home => move_seconds.OUTPUTSELECT
move_to_home => move_seconds.OUTPUTSELECT
move_to_home => move_seconds.OUTPUTSELECT
move_to_home => move_hundreds_milliseconds.OUTPUTSELECT
move_to_home => move_hundreds_milliseconds.OUTPUTSELECT
move_to_home => move_hundreds_milliseconds.OUTPUTSELECT
move_to_home => move_hundreds_milliseconds.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => send_angle.OUTPUTSELECT
move_to_home => delay_en.OUTPUTSELECT
move_to_home => delay_compare.OUTPUTSELECT
move_to_home => delay_compare.OUTPUTSELECT
move_to_home => delay_compare.OUTPUTSELECT
move_to_home => delay_compare.OUTPUTSELECT
move_to_home => delay_compare.OUTPUTSELECT
move_to_home => target_lut_address.OUTPUTSELECT
move_to_home => target_lut_address.OUTPUTSELECT
move_to_home => target_lut_address.OUTPUTSELECT
move_to_home => target_lut_address.OUTPUTSELECT
move_to_home => target_lut_address.OUTPUTSELECT
move_to_home => target_lut_address.OUTPUTSELECT
move_to_home => pump_enable.OUTPUTSELECT
move_to_home => angle_correction_rst.OUTPUTSELECT
move_to_home => always3.IN1
pump_enable <= pump_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
mov_complete <= <GND>
sub_module_reset <= sub_module_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_pin <= servo_controller:servo_ins.uart_pin


|top_design|full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|top_design|full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tu91:auto_generated.address_a[0]
address_a[1] => altsyncram_tu91:auto_generated.address_a[1]
address_a[2] => altsyncram_tu91:auto_generated.address_a[2]
address_a[3] => altsyncram_tu91:auto_generated.address_a[3]
address_a[4] => altsyncram_tu91:auto_generated.address_a[4]
address_a[5] => altsyncram_tu91:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tu91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tu91:auto_generated.q_a[0]
q_a[1] <= altsyncram_tu91:auto_generated.q_a[1]
q_a[2] <= altsyncram_tu91:auto_generated.q_a[2]
q_a[3] <= altsyncram_tu91:auto_generated.q_a[3]
q_a[4] <= altsyncram_tu91:auto_generated.q_a[4]
q_a[5] <= altsyncram_tu91:auto_generated.q_a[5]
q_a[6] <= altsyncram_tu91:auto_generated.q_a[6]
q_a[7] <= altsyncram_tu91:auto_generated.q_a[7]
q_a[8] <= altsyncram_tu91:auto_generated.q_a[8]
q_a[9] <= altsyncram_tu91:auto_generated.q_a[9]
q_a[10] <= altsyncram_tu91:auto_generated.q_a[10]
q_a[11] <= altsyncram_tu91:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_design|full_mover:full_mover_ins|servo_target_lut:servo_target_lut_inst|altsyncram:altsyncram_component|altsyncram_tu91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|top_design|full_mover:full_mover_ins|servo_lut:servo_lut_ins
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a


|top_design|full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mea1:auto_generated.address_a[0]
address_a[1] => altsyncram_mea1:auto_generated.address_a[1]
address_a[2] => altsyncram_mea1:auto_generated.address_a[2]
address_a[3] => altsyncram_mea1:auto_generated.address_a[3]
address_a[4] => altsyncram_mea1:auto_generated.address_a[4]
address_a[5] => altsyncram_mea1:auto_generated.address_a[5]
address_a[6] => altsyncram_mea1:auto_generated.address_a[6]
address_a[7] => altsyncram_mea1:auto_generated.address_a[7]
address_a[8] => altsyncram_mea1:auto_generated.address_a[8]
address_a[9] => altsyncram_mea1:auto_generated.address_a[9]
address_a[10] => altsyncram_mea1:auto_generated.address_a[10]
address_a[11] => altsyncram_mea1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mea1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mea1:auto_generated.q_a[0]
q_a[1] <= altsyncram_mea1:auto_generated.q_a[1]
q_a[2] <= altsyncram_mea1:auto_generated.q_a[2]
q_a[3] <= altsyncram_mea1:auto_generated.q_a[3]
q_a[4] <= altsyncram_mea1:auto_generated.q_a[4]
q_a[5] <= altsyncram_mea1:auto_generated.q_a[5]
q_a[6] <= altsyncram_mea1:auto_generated.q_a[6]
q_a[7] <= altsyncram_mea1:auto_generated.q_a[7]
q_a[8] <= altsyncram_mea1:auto_generated.q_a[8]
q_a[9] <= altsyncram_mea1:auto_generated.q_a[9]
q_a[10] <= altsyncram_mea1:auto_generated.q_a[10]
q_a[11] <= altsyncram_mea1:auto_generated.q_a[11]
q_a[12] <= altsyncram_mea1:auto_generated.q_a[12]
q_a[13] <= altsyncram_mea1:auto_generated.q_a[13]
q_a[14] <= altsyncram_mea1:auto_generated.q_a[14]
q_a[15] <= altsyncram_mea1:auto_generated.q_a[15]
q_a[16] <= altsyncram_mea1:auto_generated.q_a[16]
q_a[17] <= altsyncram_mea1:auto_generated.q_a[17]
q_a[18] <= altsyncram_mea1:auto_generated.q_a[18]
q_a[19] <= altsyncram_mea1:auto_generated.q_a[19]
q_a[20] <= altsyncram_mea1:auto_generated.q_a[20]
q_a[21] <= altsyncram_mea1:auto_generated.q_a[21]
q_a[22] <= altsyncram_mea1:auto_generated.q_a[22]
q_a[23] <= altsyncram_mea1:auto_generated.q_a[23]
q_a[24] <= altsyncram_mea1:auto_generated.q_a[24]
q_a[25] <= altsyncram_mea1:auto_generated.q_a[25]
q_a[26] <= altsyncram_mea1:auto_generated.q_a[26]
q_a[27] <= altsyncram_mea1:auto_generated.q_a[27]
q_a[28] <= altsyncram_mea1:auto_generated.q_a[28]
q_a[29] <= altsyncram_mea1:auto_generated.q_a[29]
q_a[30] <= altsyncram_mea1:auto_generated.q_a[30]
q_a[31] <= altsyncram_mea1:auto_generated.q_a[31]
q_a[32] <= altsyncram_mea1:auto_generated.q_a[32]
q_a[33] <= altsyncram_mea1:auto_generated.q_a[33]
q_a[34] <= altsyncram_mea1:auto_generated.q_a[34]
q_a[35] <= altsyncram_mea1:auto_generated.q_a[35]
q_a[36] <= altsyncram_mea1:auto_generated.q_a[36]
q_a[37] <= altsyncram_mea1:auto_generated.q_a[37]
q_a[38] <= altsyncram_mea1:auto_generated.q_a[38]
q_a[39] <= altsyncram_mea1:auto_generated.q_a[39]
q_a[40] <= altsyncram_mea1:auto_generated.q_a[40]
q_a[41] <= altsyncram_mea1:auto_generated.q_a[41]
q_a[42] <= altsyncram_mea1:auto_generated.q_a[42]
q_a[43] <= altsyncram_mea1:auto_generated.q_a[43]
q_a[44] <= altsyncram_mea1:auto_generated.q_a[44]
q_a[45] <= altsyncram_mea1:auto_generated.q_a[45]
q_a[46] <= altsyncram_mea1:auto_generated.q_a[46]
q_a[47] <= altsyncram_mea1:auto_generated.q_a[47]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_design|full_mover:full_mover_ins|servo_lut:servo_lut_ins|altsyncram:altsyncram_component|altsyncram_mea1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT


|top_design|full_mover:full_mover_ins|servo_controller:servo_ins
clk => clk.IN2
rst => rst.IN2
uart_pin <= UART_CONTROLLER_S:uart_sender.uart_pin
angle_in[0] => angle_in[0].IN1
angle_in[1] => angle_in[1].IN1
angle_in[2] => angle_in[2].IN1
angle_in[3] => angle_in[3].IN1
angle_in[4] => angle_in[4].IN1
angle_in[5] => angle_in[5].IN1
angle_in[6] => angle_in[6].IN1
angle_in[7] => angle_in[7].IN1
angle_in[8] => angle_in[8].IN1
angle_in[9] => angle_in[9].IN1
angle_in[10] => angle_in[10].IN1
angle_in[11] => angle_in[11].IN1
servo_id[0] => Selector9.IN9
servo_id[1] => Selector8.IN9
servo_id[2] => Selector7.IN9
servo_id[3] => Selector6.IN7
move_seconds[0] => Selector9.IN10
move_seconds[1] => Selector8.IN10
move_seconds[2] => Selector7.IN10
move_seconds[3] => Selector6.IN8
move_hundreds_milliseconds[0] => Selector9.IN11
move_hundreds_milliseconds[1] => Selector8.IN11
move_hundreds_milliseconds[2] => Selector7.IN11
move_hundreds_milliseconds[3] => Selector6.IN9
go => comb.IN1
go => go_last.DATAIN
send_complete <= send_complete~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|bin2bcdascii:ascii_cov
rst => go_latch.ACLR
rst => done~reg0.PRESET
rst => bcd[0].PRESET
rst => bcd[1].ACLR
rst => bcd[2].ACLR
rst => bcd[3].PRESET
rst => bcd[4].ACLR
rst => bcd[5].ACLR
rst => bcd[6].ACLR
rst => bcd[7].ACLR
rst => bcd[8].PRESET
rst => bcd[9].ACLR
rst => bcd[10].ACLR
rst => bcd[11].PRESET
rst => bcd[12].ACLR
rst => bcd[13].ACLR
rst => bcd[14].ACLR
rst => bcd[15].ACLR
rst => bcd[16].PRESET
rst => bcd[17].ACLR
rst => bcd[18].ACLR
rst => bcd[19].PRESET
rst => bcd[20].ACLR
rst => bcd[21].ACLR
rst => bcd[22].ACLR
rst => bcd[23].ACLR
rst => bcd[24].PRESET
rst => bcd[25].ACLR
rst => bcd[26].ACLR
rst => bcd[27].PRESET
rst => bcd[28].ACLR
rst => bcd[29].ACLR
rst => bcd[30].ACLR
rst => bcd[31].ACLR
rst => go_last.ACLR
rst => try_pos~7.DATAIN
clk => go_last.CLK
clk => go_latch.CLK
clk => done~reg0.CLK
clk => bcd[0].CLK
clk => bcd[1].CLK
clk => bcd[2].CLK
clk => bcd[3].CLK
clk => bcd[4].CLK
clk => bcd[5].CLK
clk => bcd[6].CLK
clk => bcd[7].CLK
clk => bcd[8].CLK
clk => bcd[9].CLK
clk => bcd[10].CLK
clk => bcd[11].CLK
clk => bcd[12].CLK
clk => bcd[13].CLK
clk => bcd[14].CLK
clk => bcd[15].CLK
clk => bcd[16].CLK
clk => bcd[17].CLK
clk => bcd[18].CLK
clk => bcd[19].CLK
clk => bcd[20].CLK
clk => bcd[21].CLK
clk => bcd[22].CLK
clk => bcd[23].CLK
clk => bcd[24].CLK
clk => bcd[25].CLK
clk => bcd[26].CLK
clk => bcd[27].CLK
clk => bcd[28].CLK
clk => bcd[29].CLK
clk => bcd[30].CLK
clk => bcd[31].CLK
clk => try_pos~5.DATAIN
binin[0] => LessThan0.IN36
binin[0] => LessThan1.IN38
binin[0] => LessThan2.IN38
binin[0] => LessThan3.IN38
binin[1] => LessThan0.IN35
binin[1] => LessThan1.IN37
binin[1] => LessThan2.IN37
binin[1] => LessThan3.IN37
binin[2] => LessThan0.IN34
binin[2] => LessThan1.IN36
binin[2] => LessThan2.IN36
binin[2] => LessThan3.IN36
binin[3] => LessThan0.IN33
binin[3] => LessThan1.IN35
binin[3] => LessThan2.IN35
binin[3] => LessThan3.IN35
binin[4] => LessThan0.IN32
binin[4] => LessThan1.IN34
binin[4] => LessThan2.IN34
binin[4] => LessThan3.IN34
binin[5] => LessThan0.IN31
binin[5] => LessThan1.IN33
binin[5] => LessThan2.IN33
binin[5] => LessThan3.IN33
binin[6] => LessThan0.IN30
binin[6] => LessThan1.IN32
binin[6] => LessThan2.IN32
binin[6] => LessThan3.IN32
binin[7] => LessThan0.IN29
binin[7] => LessThan1.IN31
binin[7] => LessThan2.IN31
binin[7] => LessThan3.IN31
binin[8] => LessThan0.IN28
binin[8] => LessThan1.IN30
binin[8] => LessThan2.IN30
binin[8] => LessThan3.IN30
binin[9] => LessThan0.IN27
binin[9] => LessThan1.IN29
binin[9] => LessThan2.IN29
binin[9] => LessThan3.IN29
binin[10] => LessThan0.IN26
binin[10] => LessThan1.IN28
binin[10] => LessThan2.IN28
binin[10] => LessThan3.IN28
binin[11] => LessThan0.IN25
binin[11] => LessThan1.IN27
binin[11] => LessThan2.IN27
binin[11] => LessThan3.IN27
select[0] => Mux0.IN10
select[0] => Mux1.IN10
select[0] => Mux2.IN10
select[0] => Mux3.IN10
select[0] => Mux4.IN6
select[0] => Mux5.IN6
select[0] => Mux6.IN6
select[0] => Mux7.IN6
select[1] => Mux0.IN9
select[1] => Mux1.IN9
select[1] => Mux2.IN9
select[1] => Mux3.IN9
select[1] => Mux4.IN5
select[1] => Mux5.IN5
select[1] => Mux6.IN5
select[1] => Mux7.IN5
select[2] => Mux0.IN8
select[2] => Mux1.IN8
select[2] => Mux2.IN8
select[2] => Mux3.IN8
select[2] => Mux4.IN4
select[2] => Mux5.IN4
select[2] => Mux6.IN4
select[2] => Mux7.IN4
ascii[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ascii[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ascii[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ascii[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ascii[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ascii[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ascii[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ascii[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
go => start.IN1
go => go_last.DATAIN
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_design|full_mover:full_mover_ins|servo_controller:servo_ins|UART_CONTROLLER_S:uart_sender
rst => baud_rate_counter[0].ACLR
rst => baud_rate_counter[1].ACLR
rst => baud_rate_counter[2].ACLR
rst => baud_rate_counter[3].ACLR
rst => baud_rate_counter[4].ACLR
rst => baud_rate_counter[5].ACLR
rst => baud_rate_counter[6].ACLR
rst => baud_rate_counter[7].ACLR
rst => baud_rate_counter[8].ACLR
rst => baud_rate_generate.ACLR
rst => operator_counter[0].ACLR
rst => operator_counter[1].ACLR
rst => operator_counter[2].ACLR
rst => operator_counter[3].ACLR
rst => data_line_write_buf.PRESET
rst => busy~reg0.ACLR
rst => last_baud_clock.ACLR
rst => WR_last_1.ACLR
rst => WR_last.ACLR
clk => operator_counter[0].CLK
clk => operator_counter[1].CLK
clk => operator_counter[2].CLK
clk => operator_counter[3].CLK
clk => data_line_write_buf.CLK
clk => busy~reg0.CLK
clk => WR_last_1.CLK
clk => WR_last.CLK
clk => last_baud_clock.CLK
clk => baud_rate_counter[0].CLK
clk => baud_rate_counter[1].CLK
clk => baud_rate_counter[2].CLK
clk => baud_rate_counter[3].CLK
clk => baud_rate_counter[4].CLK
clk => baud_rate_counter[5].CLK
clk => baud_rate_counter[6].CLK
clk => baud_rate_counter[7].CLK
clk => baud_rate_counter[8].CLK
clk => baud_rate_generate.CLK
uart_pin <= uart_pin.DB_MAX_OUTPUT_PORT_TYPE
WR => uart_pin.OUTPUTSELECT
WR => always3.IN1
WR => WR_last.DATAIN
write_data[0] => Mux0.IN15
write_data[1] => Mux0.IN14
write_data[2] => Mux0.IN13
write_data[3] => Mux0.IN12
write_data[4] => Mux0.IN11
write_data[5] => Mux0.IN10
write_data[6] => Mux0.IN9
write_data[7] => Mux0.IN8
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_design|full_mover:full_mover_ins|angle_correction:angle_corr
clk => single_num_count[0].CLK
clk => single_num_count[1].CLK
clk => single_num_count[2].CLK
clk => single_num_count[3].CLK
clk => corrected_angle[0]~reg0.CLK
clk => corrected_angle[1]~reg0.CLK
clk => corrected_angle[2]~reg0.CLK
clk => corrected_angle[3]~reg0.CLK
clk => corrected_angle[4]~reg0.CLK
clk => corrected_angle[5]~reg0.CLK
clk => corrected_angle[6]~reg0.CLK
clk => corrected_angle[7]~reg0.CLK
clk => corrected_angle[8]~reg0.CLK
clk => corrected_angle[9]~reg0.CLK
clk => corrected_angle[10]~reg0.CLK
clk => corrected_angle[11]~reg0.CLK
clk => corrected_angle[12]~reg0.CLK
clk => corrected_angle[13]~reg0.CLK
clk => corrected_angle[14]~reg0.CLK
clk => corrected_angle[15]~reg0.CLK
clk => angle_count[0].CLK
clk => angle_count[1].CLK
clk => angle_count[2].CLK
clk => angle_count[3].CLK
clk => angle_count[4].CLK
clk => angle_count[5].CLK
clk => angle_count[6].CLK
clk => angle_count[7].CLK
clk => angle_count[8].CLK
clk => angle_count[9].CLK
clk => angle_count[10].CLK
clk => angle_count[11].CLK
clk => single_num_index~6.DATAIN
rst_n => single_num_count[0].ACLR
rst_n => single_num_count[1].ACLR
rst_n => single_num_count[2].ACLR
rst_n => single_num_count[3].ACLR
rst_n => corrected_angle[0]~reg0.ACLR
rst_n => corrected_angle[1]~reg0.ACLR
rst_n => corrected_angle[2]~reg0.ACLR
rst_n => corrected_angle[3]~reg0.ACLR
rst_n => corrected_angle[4]~reg0.ACLR
rst_n => corrected_angle[5]~reg0.ACLR
rst_n => corrected_angle[6]~reg0.ACLR
rst_n => corrected_angle[7]~reg0.ACLR
rst_n => corrected_angle[8]~reg0.ACLR
rst_n => corrected_angle[9]~reg0.ACLR
rst_n => corrected_angle[10]~reg0.ACLR
rst_n => corrected_angle[11]~reg0.ACLR
rst_n => corrected_angle[12]~reg0.ACLR
rst_n => corrected_angle[13]~reg0.ACLR
rst_n => corrected_angle[14]~reg0.ACLR
rst_n => corrected_angle[15]~reg0.ACLR
rst_n => angle_count[0].ACLR
rst_n => angle_count[1].ACLR
rst_n => angle_count[2].ACLR
rst_n => angle_count[3].ACLR
rst_n => angle_count[4].ACLR
rst_n => angle_count[5].ACLR
rst_n => angle_count[6].ACLR
rst_n => angle_count[7].ACLR
rst_n => angle_count[8].ACLR
rst_n => angle_count[9].ACLR
rst_n => angle_count[10].ACLR
rst_n => angle_count[11].ACLR
rst_n => single_num_index~8.DATAIN
source_angle[0] => Add3.IN12
source_angle[1] => Add3.IN11
source_angle[2] => Add3.IN7
source_angle[3] => Add3.IN6
source_angle[4] => Add3.IN5
source_angle[5] => Add3.IN10
source_angle[6] => Add3.IN4
source_angle[7] => Add3.IN3
source_angle[8] => Add3.IN2
source_angle[9] => Add3.IN9
source_angle[10] => Add3.IN1
source_angle[11] => Add3.IN8
target_angle[0] => Add0.IN64
target_angle[0] => Add4.IN64
target_angle[1] => Add0.IN63
target_angle[1] => Add4.IN63
target_angle[2] => Add0.IN62
target_angle[2] => Add4.IN62
target_angle[3] => Add0.IN61
target_angle[3] => Add4.IN61
target_angle[4] => Add0.IN60
target_angle[4] => Add4.IN60
target_angle[5] => Add0.IN59
target_angle[5] => Add4.IN59
target_angle[6] => Add0.IN58
target_angle[6] => Add4.IN58
target_angle[7] => Add0.IN57
target_angle[7] => Add4.IN57
target_angle[8] => Add0.IN56
target_angle[8] => Add4.IN56
target_angle[9] => Add0.IN55
target_angle[9] => Add4.IN55
target_angle[10] => Add0.IN54
target_angle[10] => Add4.IN54
target_angle[11] => Add0.IN53
target_angle[11] => Add4.IN53
x_left[0] => Add5.IN9
x_left[1] => Add5.IN8
x_left[2] => Add5.IN7
x_left[3] => Add5.IN6
x_left[4] => Add5.IN5
x_left[5] => Add5.IN4
x_left[6] => Add5.IN3
x_left[7] => Add5.IN2
x_left[8] => Add5.IN1
x_right[0] => Add5.IN18
x_right[1] => Add5.IN17
x_right[2] => Add5.IN16
x_right[3] => Add5.IN15
x_right[4] => Add5.IN14
x_right[5] => Add5.IN13
x_right[6] => Add5.IN12
x_right[7] => Add5.IN11
x_right[8] => Add5.IN10
left_or_right => angle_diff[11].OUTPUTSELECT
left_or_right => angle_diff[10].OUTPUTSELECT
left_or_right => angle_diff[9].OUTPUTSELECT
left_or_right => angle_diff[8].OUTPUTSELECT
left_or_right => angle_diff[7].OUTPUTSELECT
left_or_right => angle_diff[6].OUTPUTSELECT
left_or_right => angle_diff[5].OUTPUTSELECT
left_or_right => angle_diff[4].OUTPUTSELECT
left_or_right => angle_diff[3].OUTPUTSELECT
left_or_right => angle_diff[2].OUTPUTSELECT
left_or_right => angle_diff[1].OUTPUTSELECT
left_or_right => angle_diff[0].OUTPUTSELECT
corrected_angle[0] <= corrected_angle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[1] <= corrected_angle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[2] <= corrected_angle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[3] <= corrected_angle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[4] <= corrected_angle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[5] <= corrected_angle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[6] <= corrected_angle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[7] <= corrected_angle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[8] <= corrected_angle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[9] <= corrected_angle[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[10] <= corrected_angle[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[11] <= corrected_angle[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[12] <= corrected_angle[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[13] <= corrected_angle[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[14] <= corrected_angle[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
corrected_angle[15] <= corrected_angle[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


