Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 11 17:33:55 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionAXI_top_timing_summary_routed.rpt -pb firConvolutionAXI_top_timing_summary_routed.pb -rpx firConvolutionAXI_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionAXI_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.369        0.000                      0                 1306        0.121        0.000                      0                 1306        4.500        0.000                       0                   700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               1.369        0.000                      0                 1306        0.121        0.000                      0                 1306        4.500        0.000                       0                   700  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        1.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.369ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 3.121ns (37.973%)  route 5.098ns (62.027%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.311    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.425    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.759 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13/O[1]
                         net (fo=3, routed)           0.995     9.754    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13_n_6
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10/O
                         net (fo=2, routed)           0.670    10.727    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.124    10.851 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2/O
                         net (fo=2, routed)           0.553    11.403    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.527 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6/O
                         net (fo=1, routed)           0.000    11.527    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.928 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.928    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.257 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1/O[3]
                         net (fo=2, routed)           1.057    13.315    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[27]
    SLICE_X10Y27         FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.564    14.501    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X10Y27         FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[27]/C
                         clock pessimism              0.458    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.240    14.683    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[27]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                                  1.369    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 3.162ns (39.068%)  route 4.932ns (60.932%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.501ns = ( 14.501 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.311    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.425    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.759 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13/O[1]
                         net (fo=3, routed)           0.995     9.754    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13_n_6
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10/O
                         net (fo=2, routed)           0.670    10.727    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.124    10.851 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2/O
                         net (fo=2, routed)           0.553    11.403    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.527 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6/O
                         net (fo=1, routed)           0.000    11.527    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.928 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.928    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.042    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.298 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.891    13.189    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[30]
    SLICE_X10Y27         FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.564    14.501    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X10Y27         FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[30]/C
                         clock pessimism              0.458    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.204    14.719    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[30]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -13.189    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 3.141ns (39.373%)  route 4.836ns (60.627%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.311    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.425    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.759 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13/O[1]
                         net (fo=3, routed)           0.995     9.754    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13_n_6
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10/O
                         net (fo=2, routed)           0.670    10.727    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.124    10.851 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2/O
                         net (fo=2, routed)           0.553    11.403    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.527 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6/O
                         net (fo=1, routed)           0.000    11.527    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.928 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.928    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.042    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.277 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[31]_i_2/O[0]
                         net (fo=2, routed)           0.796    13.073    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[28]
    SLICE_X8Y23          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.562    14.499    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X8Y23          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[28]/C
                         clock pessimism              0.458    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.201    14.720    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[28]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 3.140ns (39.275%)  route 4.855ns (60.725%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.311    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.425    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.759 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13/O[1]
                         net (fo=3, routed)           0.995     9.754    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13_n_6
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10/O
                         net (fo=2, routed)           0.670    10.727    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.124    10.851 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2/O
                         net (fo=2, routed)           0.553    11.403    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.527 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6/O
                         net (fo=1, routed)           0.000    11.527    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.928 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.928    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.276 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1/O[1]
                         net (fo=2, routed)           0.814    13.090    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[25]
    SLICE_X7Y22          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.641    14.578    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X7Y22          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[25]/C
                         clock pessimism              0.497    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.284    14.755    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[25]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -13.090    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 3.254ns (40.985%)  route 4.686ns (59.015%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.311    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.425    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.759 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13/O[1]
                         net (fo=3, routed)           0.995     9.754    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13_n_6
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10/O
                         net (fo=2, routed)           0.670    10.727    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.124    10.851 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2/O
                         net (fo=2, routed)           0.553    11.403    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.527 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6/O
                         net (fo=1, routed)           0.000    11.527    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.928 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.928    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.042    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    12.390 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.645    13.035    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[29]
    SLICE_X7Y22          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.641    14.578    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X7Y22          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[29]/C
                         clock pessimism              0.497    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.287    14.752    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[29]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.800ns  (logic 3.048ns (39.075%)  route 4.752ns (60.925%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 14.499 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.311    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.425    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.759 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13/O[1]
                         net (fo=3, routed)           0.995     9.754    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13_n_6
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10/O
                         net (fo=2, routed)           0.670    10.727    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.124    10.851 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2/O
                         net (fo=2, routed)           0.553    11.403    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.527 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6/O
                         net (fo=1, routed)           0.000    11.527    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.928 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.928    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.184 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.712    12.896    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[26]
    SLICE_X8Y23          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.562    14.499    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X8Y23          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[26]/C
                         clock pessimism              0.458    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)       -0.202    14.719    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[26]
  -------------------------------------------------------------------
                         required time                         14.719    
                         arrival time                         -12.896    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.793ns  (logic 3.235ns (41.509%)  route 4.558ns (58.491%))
  Logic Levels:           13  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 14.578 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.311    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.425    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.759 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13/O[1]
                         net (fo=3, routed)           0.995     9.754    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13_n_6
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10/O
                         net (fo=2, routed)           0.670    10.727    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.124    10.851 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2/O
                         net (fo=2, routed)           0.553    11.403    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.527 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6/O
                         net (fo=1, routed)           0.000    11.527    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.928 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.928    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.042 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.042    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.371 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.518    12.889    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[31]
    SLICE_X7Y22          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.641    14.578    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X7Y22          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[31]/C
                         clock pessimism              0.497    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X7Y22          FDRE (Setup_fdre_C_D)       -0.240    14.799    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[31]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 2.908ns (37.984%)  route 4.748ns (62.016%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 14.503 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.420 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/O[0]
                         net (fo=3, routed)           0.952     9.372    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I1_O)        0.299     9.671 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_11/O
                         net (fo=2, routed)           0.505    10.177    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_11_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_3/O
                         net (fo=2, routed)           0.637    10.937    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_3_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.061 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_7/O
                         net (fo=1, routed)           0.000    11.061    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.459 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    11.921 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/O[1]
                         net (fo=2, routed)           0.830    12.752    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[21]
    SLICE_X8Y20          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.566    14.503    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X8Y20          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[21]/C
                         clock pessimism              0.458    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.242    14.683    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[21]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 3.027ns (39.649%)  route 4.607ns (60.351%))
  Logic Levels:           12  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 14.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.311 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.311    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.425 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.425    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_13_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.759 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13/O[1]
                         net (fo=3, routed)           0.995     9.754    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_13_n_6
    SLICE_X4Y19          LUT3 (Prop_lut3_I0_O)        0.303    10.057 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10/O
                         net (fo=2, routed)           0.670    10.727    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_10_n_0
    SLICE_X10Y19         LUT5 (Prop_lut5_I3_O)        0.124    10.851 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2/O
                         net (fo=2, routed)           0.553    11.403    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_2_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.124    11.527 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6/O
                         net (fo=1, routed)           0.000    11.527    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[23]_i_6_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.928 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.928    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    12.163 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[27]_i_1/O[0]
                         net (fo=2, routed)           0.567    12.730    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[24]
    SLICE_X10Y20         FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.567    14.504    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X10Y20         FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[24]/C
                         clock pessimism              0.458    14.962    
                         clock uncertainty           -0.035    14.926    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)       -0.220    14.706    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[24]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 2.889ns (37.991%)  route 4.715ns (62.009%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.503ns = ( 14.503 - 10.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.816     5.096    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y23          FDRE                                         r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.518     5.614 r  firConvolutionAXI_IP/U0/tmp5_reg_374_reg[5]/Q
                         net (fo=2, routed)           1.032     6.646    firConvolutionAXI_IP/U0/tmp5_reg_374[5]
    SLICE_X6Y28          LUT3 (Prop_lut3_I1_O)        0.124     6.770 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16/O
                         net (fo=2, routed)           0.782     7.552    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_16_n_0
    SLICE_X7Y23          LUT4 (Prop_lut4_I3_O)        0.124     7.676 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20/O
                         net (fo=1, routed)           0.000     7.676    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[11]_i_20_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.074 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.074    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[11]_i_13_n_0
    SLICE_X7Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.188 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.009     8.197    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_13_n_0
    SLICE_X7Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.420 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13/O[0]
                         net (fo=3, routed)           0.952     9.372    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_13_n_7
    SLICE_X8Y17          LUT3 (Prop_lut3_I1_O)        0.299     9.671 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_11/O
                         net (fo=2, routed)           0.505    10.177    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_11_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.124    10.301 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_3/O
                         net (fo=2, routed)           0.637    10.937    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_3_n_0
    SLICE_X7Y17          LUT6 (Prop_lut6_I0_O)        0.124    11.061 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_7/O
                         net (fo=1, routed)           0.000    11.061    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A[15]_i_7_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.459 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.459    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[15]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.573 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.573    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    11.902 r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[23]_i_1/O[3]
                         net (fo=2, routed)           0.798    12.700    firConvolutionAXI_IP/U0/tmp_data_V_fu_319_p2[23]
    SLICE_X8Y20          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    AA9                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         1.566    14.503    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X8Y20          FDRE                                         r  firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[23]/C
                         clock pessimism              0.458    14.961    
                         clock uncertainty           -0.035    14.925    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.216    14.709    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[23]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.700    
  -------------------------------------------------------------------
                         slack                                  2.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_7_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.586     1.511    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X15Y19         FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  firConvolutionAXI_IP/U0/shiftRegister_6_reg[9]/Q
                         net (fo=1, routed)           0.056     1.708    firConvolutionAXI_IP/U0/shiftRegister_6[9]
    SLICE_X15Y19         FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_7_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.853     2.026    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X15Y19         FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_7_reg[9]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X15Y19         FDRE (Hold_fdre_C_D)         0.076     1.587    firConvolutionAXI_IP/U0/shiftRegister_7_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_0_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.615     1.540    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_0_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  firConvolutionAXI_IP/U0/shiftRegister_0_reg[17]/Q
                         net (fo=1, routed)           0.056     1.760    firConvolutionAXI_IP/U0/shiftRegister_0[17]
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.883     2.056    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_reg[17]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.064     1.604    firConvolutionAXI_IP/U0/shiftRegister_1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.615     1.540    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  firConvolutionAXI_IP/U0/shiftRegister_0_reg[22]/Q
                         net (fo=1, routed)           0.056     1.760    firConvolutionAXI_IP/U0/shiftRegister_0[22]
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.883     2.056    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_reg[22]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.064     1.604    firConvolutionAXI_IP/U0/shiftRegister_1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.616     1.541    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[8]/Q
                         net (fo=1, routed)           0.056     1.761    firConvolutionAXI_IP/U0/shiftRegister_2[8]
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.884     2.057    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_3_reg[8]/C
                         clock pessimism             -0.517     1.541    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.064     1.605    firConvolutionAXI_IP/U0/shiftRegister_3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.616     1.541    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[9]/Q
                         net (fo=1, routed)           0.056     1.761    firConvolutionAXI_IP/U0/shiftRegister_2[9]
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.884     2.057    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_3_reg[9]/C
                         clock pessimism             -0.517     1.541    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.064     1.605    firConvolutionAXI_IP/U0/shiftRegister_3_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.615     1.540    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  firConvolutionAXI_IP/U0/shiftRegister_0_reg[15]/Q
                         net (fo=1, routed)           0.056     1.760    firConvolutionAXI_IP/U0/shiftRegister_0[15]
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.883     2.056    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_reg[15]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.060     1.600    firConvolutionAXI_IP/U0/shiftRegister_1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.614     1.539    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X3Y20          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[7]/Q
                         net (fo=1, routed)           0.113     1.793    firConvolutionAXI_IP/U0/shiftRegister_2[7]
    SLICE_X4Y19          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.882     2.055    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X4Y19          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_3_reg[7]/C
                         clock pessimism             -0.482     1.574    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.053     1.627    firConvolutionAXI_IP/U0/shiftRegister_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.615     1.540    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  firConvolutionAXI_IP/U0/shiftRegister_0_reg[16]/Q
                         net (fo=1, routed)           0.056     1.760    firConvolutionAXI_IP/U0/shiftRegister_0[16]
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.883     2.056    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_reg[16]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.053     1.593    firConvolutionAXI_IP/U0/shiftRegister_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.616     1.541    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.705 r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[6]/Q
                         net (fo=1, routed)           0.056     1.761    firConvolutionAXI_IP/U0/shiftRegister_2[6]
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.884     2.057    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X2Y18          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_3_reg[6]/C
                         clock pessimism             -0.517     1.541    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.053     1.594    firConvolutionAXI_IP/U0/shiftRegister_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 firConvolutionAXI_IP/U0/shiftRegister_1_load_reg_334_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionAXI_IP/U0/shiftRegister_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.616     1.541    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X5Y31          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_1_load_reg_334_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  firConvolutionAXI_IP/U0/shiftRegister_1_load_reg_334_reg[15]/Q
                         net (fo=1, routed)           0.099     1.781    firConvolutionAXI_IP/U0/shiftRegister_1_load_reg_334[15]
    SLICE_X6Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ap_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=699, routed)         0.882     2.055    firConvolutionAXI_IP/U0/ap_clk
    SLICE_X6Y30          FDRE                                         r  firConvolutionAXI_IP/U0/shiftRegister_2_reg[15]/C
                         clock pessimism             -0.502     1.554    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.059     1.613    firConvolutionAXI_IP/U0/shiftRegister_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    firConvolutionAXI_IP/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    firConvolutionAXI_IP/U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    firConvolutionAXI_IP/U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    firConvolutionAXI_IP/U0/ap_enable_reg_pp0_iter0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y37    firConvolutionAXI_IP/U0/ap_enable_reg_pp0_iter1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    firConvolutionAXI_IP/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    firConvolutionAXI_IP/U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    firConvolutionAXI_IP/U0/ap_CS_fsm_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    firConvolutionAXI_IP/U0/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    firConvolutionAXI_IP/U0/ap_enable_reg_pp0_iter3_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    firConvolutionAXI_IP/U0/outputStreamFilter_V_last_V_1_payload_A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y37    firConvolutionAXI_IP/U0/outputStreamFilter_V_last_V_1_payload_B_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    firConvolutionAXI_IP/U0/ap_enable_reg_pp0_iter0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    firConvolutionAXI_IP/U0/ap_enable_reg_pp0_iter0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y14    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_A_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y27   firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y14    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_payload_B_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37    firConvolutionAXI_IP/U0/outputStreamFilter_V_data_V_1_sel_rd_reg/C



