// Seed: 3500176087
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_3;
  logic id_4;
  assign id_1 = id_4;
  generate
    begin
      logic id_5;
      logic id_6 = 1;
    end
    type_9(
        id_1, 1
    );
  endgenerate
endmodule
