int F_1 ( T_1 V_1 , T_1 V_2 , T_1 * V_3 , T_1 V_4 )\r\n{\r\nint V_5 ;\r\nif ( ( V_4 < 1 ) || ( 4 < V_4 ) )\r\nreturn - V_6 ;\r\nF_2 ( & V_7 . V_8 ) ;\r\nwhile ( F_3 ( V_9 ) & F_4 ( 5 ) )\r\nF_5 () ;\r\nF_6 ( V_1 , V_10 ) ;\r\nF_6 ( V_2 , V_11 ) ;\r\nF_6 ( V_4 , V_12 ) ;\r\nF_6 ( V_13 , V_14 ) ;\r\nF_7 ( F_4 ( 5 ) , V_15 ) ;\r\nF_8 ( & V_7 . V_16 ) ;\r\nV_5 = 0 ;\r\nif ( ( V_7 . V_17 . V_18 == V_13 ) &&\r\n( V_7 . V_17 . V_19 == V_20 ) )\r\nmemcpy ( V_3 , V_7 . V_17 . V_3 , ( V_21 ) V_4 ) ;\r\nelse\r\nV_5 = - V_22 ;\r\nF_9 ( & V_7 . V_8 ) ;\r\nreturn V_5 ;\r\n}\r\nint F_10 ( T_1 V_1 , T_1 V_2 , T_1 * V_3 , T_1 V_4 )\r\n{\r\nint V_5 ;\r\nif ( ( V_4 < 1 ) || ( 4 < V_4 ) )\r\nreturn - V_6 ;\r\nF_2 ( & V_7 . V_8 ) ;\r\nwhile ( F_3 ( V_9 ) & F_4 ( 5 ) )\r\nF_5 () ;\r\nF_6 ( V_1 , V_10 ) ;\r\nF_6 ( V_2 , V_11 ) ;\r\nF_6 ( V_4 , V_12 ) ;\r\nF_11 ( V_23 , V_3 , V_4 ) ;\r\nF_6 ( V_24 , V_14 ) ;\r\nF_7 ( F_4 ( 5 ) , V_15 ) ;\r\nF_8 ( & V_7 . V_16 ) ;\r\nif ( ( V_7 . V_17 . V_18 == V_24 ) &&\r\n( V_7 . V_17 . V_19 == V_20 ) )\r\nV_5 = 0 ;\r\nelse\r\nV_5 = - V_22 ;\r\nF_9 ( & V_7 . V_8 ) ;\r\nreturn V_5 ;\r\n}\r\nint F_12 ( void )\r\n{\r\nint V_25 ;\r\nF_7 ( V_26 , V_27 ) ;\r\nF_7 ( V_28 , V_29 ) ;\r\nF_7 ( V_30 , V_31 ) ;\r\nF_7 ( V_32 ,\r\nV_33 ) ;\r\nF_7 ( V_34 , V_35 ) ;\r\nF_7 ( V_36 , V_37 ) ;\r\nF_7 ( V_38 , V_39 ) ;\r\nfor ( V_25 = 0 ; V_25 < 10 ; V_25 ++ ) {\r\nif ( ( F_3 ( V_40 ) &\r\nV_41 ) == V_41 )\r\nbreak;\r\nF_13 ( 100 ) ;\r\n}\r\nF_7 ( V_26 , V_42 ) ;\r\nreturn 0 ;\r\n}\r\nint F_14 ( void )\r\n{\r\nF_7 ( V_43 , V_37 ) ;\r\nF_7 ( V_44 , V_35 ) ;\r\nreturn 0 ;\r\n}\r\nint F_15 ( void )\r\n{\r\nF_7 ( V_45 , V_46 ) ;\r\nF_7 ( V_47 , V_48 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( void )\r\n{\r\nunsigned long V_49 ;\r\nF_17 ( & V_50 . V_8 , V_49 ) ;\r\nwhile ( F_3 ( V_9 ) & F_4 ( 0 ) )\r\nF_5 () ;\r\nF_6 ( V_51 , V_52 ) ;\r\nF_7 ( F_4 ( 0 ) , V_15 ) ;\r\nF_18 ( & V_50 . V_8 , V_49 ) ;\r\n}\r\nstatic inline void F_19 ( T_1 V_53 , T_1 V_18 )\r\n{\r\nF_20 ( L_1 ,\r\nV_18 , V_53 ) ;\r\n}\r\nstatic bool F_21 ( void )\r\n{\r\nbool V_5 ;\r\nT_1 V_18 ;\r\nV_18 = F_22 ( V_54 ) ;\r\nswitch ( V_18 ) {\r\ncase V_55 :\r\nV_5 = true ;\r\nbreak;\r\ndefault:\r\nF_19 ( 0 , V_18 ) ;\r\nV_5 = false ;\r\nbreak;\r\n}\r\nF_7 ( F_4 ( 0 ) , V_56 ) ;\r\nreturn V_5 ;\r\n}\r\nstatic bool F_23 ( void )\r\n{\r\nF_7 ( F_4 ( 1 ) , V_56 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_24 ( void )\r\n{\r\nF_7 ( F_4 ( 2 ) , V_56 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_25 ( void )\r\n{\r\nF_7 ( F_4 ( 3 ) , V_56 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_26 ( void )\r\n{\r\nF_7 ( F_4 ( 4 ) , V_56 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_27 ( void )\r\n{\r\nT_1 V_18 ;\r\nV_18 = F_22 ( V_57 ) ;\r\nswitch ( V_18 ) {\r\ncase V_13 :\r\nF_28 ( V_7 . V_17 . V_3 , V_58 , 4 ) ;\r\ncase V_24 :\r\nV_7 . V_17 . V_18 = V_18 ;\r\nV_7 . V_17 . V_19 = F_22 ( V_59 ) ;\r\nF_29 ( & V_7 . V_16 ) ;\r\nbreak;\r\ndefault:\r\nF_19 ( 5 , V_18 ) ;\r\nbreak;\r\n}\r\nF_7 ( F_4 ( 5 ) , V_56 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_30 ( void )\r\n{\r\nF_7 ( F_4 ( 6 ) , V_56 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_31 ( void )\r\n{\r\nF_7 ( F_4 ( 7 ) , V_56 ) ;\r\nreturn false ;\r\n}\r\nstatic T_2 F_32 ( int V_60 , void * V_61 )\r\n{\r\nT_3 V_62 ;\r\nT_1 V_53 ;\r\nT_2 V_5 ;\r\nV_62 = ( F_3 ( V_63 ) & V_64 ) ;\r\nif ( F_33 ( ! V_62 ) )\r\nreturn V_65 ;\r\nV_5 = V_66 ;\r\nfor ( V_53 = 0 ; V_62 ; V_53 ++ ) {\r\nif ( V_62 & F_4 ( V_53 ) ) {\r\nV_62 -= F_4 ( V_53 ) ;\r\nif ( V_67 [ V_53 ] ( ) )\r\nV_5 = V_68 ;\r\n}\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_2 F_34 ( int V_60 , void * V_61 )\r\n{\r\nF_16 () ;\r\nreturn V_66 ;\r\n}\r\nvoid T_4 F_35 ( void )\r\n{\r\nV_69 = F_36 ( V_70 ) ;\r\nF_37 ( & V_50 . V_8 ) ;\r\nF_38 ( & V_7 . V_8 ) ;\r\nF_39 ( & V_7 . V_16 ) ;\r\n}\r\nint T_4 F_40 ( void )\r\n{\r\nint V_5 = 0 ;\r\nif ( F_41 () || ! F_42 () )\r\nreturn - V_71 ;\r\nF_7 ( V_64 , V_56 ) ;\r\nV_5 = F_43 ( V_72 , F_32 ,\r\nF_34 , 0 , L_2 , NULL ) ;\r\nif ( V_5 < 0 ) {\r\nF_44 ( L_3 ) ;\r\nreturn - V_73 ;\r\n}\r\nreturn 0 ;\r\n}
