Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 16 03:48:28 2022
| Host         : DESKTOP-REAJEEH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (29)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (29)
-------------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.361        0.000                      0                  353        0.201        0.000                      0                  353        4.500        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.361        0.000                      0                  353        0.201        0.000                      0                  353        4.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regZ_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.601ns  (logic 5.103ns (53.153%)  route 4.498ns (46.847%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841    11.880 f  alutop/arith/temp0/P[7]
                         net (fo=1, routed)           1.048    12.927    alutop/arith/temp0_n_98
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    13.051 f  alutop/arith/M_regOut_q[7]_i_10/O
                         net (fo=2, routed)           0.585    13.636    alutop/arith/M_regOut_q[7]_i_10_n_0
    SLICE_X55Y58         LUT4 (Prop_lut4_I2_O)        0.124    13.760 f  alutop/arith/M_regZ_q_i_10/O
                         net (fo=1, routed)           0.428    14.188    alutop/arith/M_regZ_q_i_10_n_0
    SLICE_X56Y57         LUT5 (Prop_lut5_I4_O)        0.124    14.312 f  alutop/arith/M_regZ_q_i_3/O
                         net (fo=1, routed)           0.302    14.615    alutop/arith/M_regZ_q_i_3_n_0
    SLICE_X55Y57         LUT6 (Prop_lut6_I2_O)        0.124    14.739 r  alutop/arith/M_regZ_q_i_1/O
                         net (fo=1, routed)           0.000    14.739    M_regZ_d
    SLICE_X55Y57         FDRE                                         r  M_regZ_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.441    14.845    clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  M_regZ_q_reg/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X55Y57         FDRE (Setup_fdre_C_D)        0.032    15.100    M_regZ_q_reg
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.541ns  (logic 4.979ns (52.185%)  route 4.562ns (47.815%))
  Logic Levels:           6  (DSP48E1=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      3.841    11.880 r  alutop/arith/temp0/P[0]
                         net (fo=1, routed)           0.955    12.835    alutop/arith/temp0_n_105
    SLICE_X56Y59         LUT5 (Prop_lut5_I2_O)        0.124    12.959 r  alutop/arith/M_regOut_q[0]_i_7/O
                         net (fo=2, routed)           0.788    13.747    alutop/arith/M_regOut_q[0]_i_7_n_0
    SLICE_X56Y54         LUT6 (Prop_lut6_I5_O)        0.124    13.871 r  alutop/arith/M_regOut_q[0]_i_3/O
                         net (fo=3, routed)           0.684    14.555    alutop/arith/M_alutop_out[0]
    SLICE_X56Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.679 r  alutop/arith/M_regOut_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.679    M_regOut_d[0]
    SLICE_X56Y54         FDRE                                         r  M_regOut_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.443    14.847    clk_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  M_regOut_q_reg[0]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y54         FDRE (Setup_fdre_C_D)        0.077    15.147    M_regOut_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 5.227ns (55.486%)  route 4.193ns (44.514%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841    11.880 r  alutop/arith/temp0/P[7]
                         net (fo=1, routed)           1.048    12.927    alutop/arith/temp0_n_98
    SLICE_X55Y57         LUT5 (Prop_lut5_I2_O)        0.124    13.051 r  alutop/arith/M_regOut_q[7]_i_10/O
                         net (fo=2, routed)           0.307    13.358    alutop/arith/M_regOut_q[7]_i_10_n_0
    SLICE_X55Y56         LUT3 (Prop_lut3_I1_O)        0.124    13.482 f  alutop/arith/M_regOut_q[7]_i_5/O
                         net (fo=1, routed)           0.263    13.745    alutop/arith/M_regOut_q[7]_i_5_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I1_O)        0.124    13.869 r  alutop/arith/M_regOut_q[7]_i_3/O
                         net (fo=3, routed)           0.177    14.046    alutop/arith/M_alutop_out[7]
    SLICE_X55Y56         LUT6 (Prop_lut6_I4_O)        0.124    14.170 r  alutop/arith/M_regOut_q[7]_i_2/O
                         net (fo=1, routed)           0.264    14.434    alutop/arith/M_regOut_q[7]_i_2_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.558 r  alutop/arith/M_regOut_q[7]_i_1/O
                         net (fo=1, routed)           0.000    14.558    M_regOut_d[7]
    SLICE_X55Y56         FDRE                                         r  M_regOut_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.442    14.846    clk_IBUF_BUFG
    SLICE_X55Y56         FDRE                                         r  M_regOut_q_reg[7]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X55Y56         FDRE (Setup_fdre_C_D)        0.031    15.100    M_regOut_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.558    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.468ns  (logic 5.227ns (55.205%)  route 4.241ns (44.795%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841    11.880 r  alutop/arith/temp0/P[3]
                         net (fo=1, routed)           0.791    12.671    alutop/arith/temp0_n_102
    SLICE_X56Y58         LUT5 (Prop_lut5_I2_O)        0.124    12.795 r  alutop/arith/M_regOut_q[3]_i_11/O
                         net (fo=2, routed)           0.693    13.488    alutop/arith/M_regOut_q[3]_i_11_n_0
    SLICE_X58Y55         LUT3 (Prop_lut3_I1_O)        0.124    13.612 f  alutop/arith/M_regOut_q[3]_i_5/O
                         net (fo=1, routed)           0.161    13.773    alutop/arith/M_regOut_q[3]_i_5_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    13.897 r  alutop/arith/M_regOut_q[3]_i_3/O
                         net (fo=3, routed)           0.310    14.207    alutop/arith/M_alutop_out[3]
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.124    14.331 r  alutop/arith/M_regOut_q[3]_i_2/O
                         net (fo=1, routed)           0.151    14.482    alutop/arith/M_regOut_q[3]_i_2_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I0_O)        0.124    14.606 r  alutop/arith/M_regOut_q[3]_i_1/O
                         net (fo=1, routed)           0.000    14.606    M_regOut_d[3]
    SLICE_X59Y55         FDRE                                         r  M_regOut_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.508    14.912    clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  M_regOut_q_reg[3]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)        0.031    15.166    M_regOut_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 5.103ns (54.309%)  route 4.293ns (45.691%))
  Logic Levels:           7  (DSP48E1=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[6])
                                                      3.841    11.880 r  alutop/arith/temp0/P[6]
                         net (fo=1, routed)           0.841    12.721    alutop/arith/temp0_n_99
    SLICE_X56Y56         LUT5 (Prop_lut5_I2_O)        0.124    12.845 r  alutop/arith/M_regZ_q_i_6/O
                         net (fo=3, routed)           0.476    13.321    alutop/arith/M_regZ_q_i_6_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I5_O)        0.124    13.445 r  alutop/arith/M_regOut_q[6]_i_6/O
                         net (fo=2, routed)           0.577    14.022    alutop/arith/M_regOut_q[6]_i_6_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I3_O)        0.124    14.146 r  alutop/arith/M_regOut_q[6]_i_2/O
                         net (fo=1, routed)           0.264    14.410    alutop/arith/M_regOut_q[6]_i_2_n_0
    SLICE_X57Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.534 r  alutop/arith/M_regOut_q[6]_i_1/O
                         net (fo=1, routed)           0.000    14.534    M_regOut_d[6]
    SLICE_X57Y56         FDRE                                         r  M_regOut_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.443    14.847    clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  M_regOut_q_reg[6]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)        0.031    15.101    M_regOut_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 5.227ns (55.555%)  route 4.182ns (44.445%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841    11.880 r  alutop/arith/temp0/P[10]
                         net (fo=1, routed)           0.841    12.721    alutop/arith/temp0_n_95
    SLICE_X56Y57         LUT5 (Prop_lut5_I2_O)        0.124    12.845 r  alutop/arith/M_regOut_q[10]_i_9/O
                         net (fo=2, routed)           0.415    13.260    alutop/arith/M_regOut_q[10]_i_9_n_0
    SLICE_X57Y56         LUT3 (Prop_lut3_I1_O)        0.124    13.384 f  alutop/arith/M_regOut_q[10]_i_5/O
                         net (fo=1, routed)           0.303    13.687    alutop/arith/M_regOut_q[10]_i_5_n_0
    SLICE_X56Y57         LUT6 (Prop_lut6_I2_O)        0.124    13.811 r  alutop/arith/M_regOut_q[10]_i_3/O
                         net (fo=3, routed)           0.326    14.137    alutop/arith/M_alutop_out[10]
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.124    14.261 r  alutop/arith/M_regOut_q[10]_i_2/O
                         net (fo=1, routed)           0.162    14.423    alutop/arith/M_regOut_q[10]_i_2_n_0
    SLICE_X56Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.547 r  alutop/arith/M_regOut_q[10]_i_1/O
                         net (fo=1, routed)           0.000    14.547    M_regOut_d[10]
    SLICE_X56Y56         FDRE                                         r  M_regOut_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.443    14.847    clk_IBUF_BUFG
    SLICE_X56Y56         FDRE                                         r  M_regOut_q_reg[10]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y56         FDRE (Setup_fdre_C_D)        0.081    15.151    M_regOut_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.413ns  (logic 5.227ns (55.527%)  route 4.186ns (44.473%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      3.841    11.880 r  alutop/arith/temp0/P[2]
                         net (fo=1, routed)           0.781    12.660    alutop/arith/temp0_n_103
    SLICE_X55Y59         LUT5 (Prop_lut5_I2_O)        0.124    12.784 r  alutop/arith/M_regOut_q[2]_i_10/O
                         net (fo=2, routed)           0.649    13.434    alutop/arith/M_regOut_q[2]_i_10_n_0
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.124    13.558 f  alutop/arith/M_regOut_q[2]_i_5/O
                         net (fo=1, routed)           0.154    13.712    alutop/arith/M_regOut_q[2]_i_5_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124    13.836 r  alutop/arith/M_regOut_q[2]_i_3/O
                         net (fo=3, routed)           0.313    14.149    alutop/arith/M_alutop_out[2]
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    14.273 r  alutop/arith/M_regOut_q[2]_i_2/O
                         net (fo=1, routed)           0.154    14.427    alutop/arith/M_regOut_q[2]_i_2_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  alutop/arith/M_regOut_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.551    M_regOut_d[2]
    SLICE_X59Y59         FDRE                                         r  M_regOut_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.506    14.910    clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  M_regOut_q_reg[2]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)        0.029    15.162    M_regOut_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                         -14.551    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 5.227ns (55.562%)  route 4.180ns (44.438%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841    11.880 r  alutop/arith/temp0/P[9]
                         net (fo=1, routed)           0.777    12.656    alutop/arith/temp0_n_96
    SLICE_X57Y62         LUT5 (Prop_lut5_I2_O)        0.124    12.780 r  alutop/arith/M_regOut_q[9]_i_13/O
                         net (fo=3, routed)           0.426    13.206    alutop/arith/M_regOut_q[9]_i_13_n_0
    SLICE_X57Y62         LUT3 (Prop_lut3_I1_O)        0.124    13.330 f  alutop/arith/M_regOut_q[9]_i_6/O
                         net (fo=2, routed)           0.299    13.629    alutop/arith/M_regOut_q[9]_i_6_n_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.753 r  alutop/arith/M_regOut_q[9]_i_5/O
                         net (fo=1, routed)           0.386    14.139    alutop/arith/M_regOut_q[9]_i_5_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.263 r  alutop/arith/M_regOut_q[9]_i_2/O
                         net (fo=1, routed)           0.158    14.422    alutop/arith/M_regOut_q[9]_i_2_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I2_O)        0.124    14.545 r  alutop/arith/M_regOut_q[9]_i_1/O
                         net (fo=1, routed)           0.000    14.545    M_regOut_d[9]
    SLICE_X58Y63         FDRE                                         r  M_regOut_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.503    14.907    clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  M_regOut_q_reg[9]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X58Y63         FDRE (Setup_fdre_C_D)        0.031    15.161    M_regOut_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -14.546    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 5.227ns (55.933%)  route 4.118ns (44.067%))
  Logic Levels:           8  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      3.841    11.880 r  alutop/arith/temp0/P[5]
                         net (fo=1, routed)           0.971    12.851    alutop/arith/temp0_n_100
    SLICE_X57Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.975 r  alutop/arith/M_regZ_q_i_4/O
                         net (fo=2, routed)           0.307    13.282    alutop/arith/M_regZ_q_i_4_n_0
    SLICE_X57Y54         LUT3 (Prop_lut3_I1_O)        0.124    13.406 f  alutop/arith/M_regOut_q[5]_i_5/O
                         net (fo=1, routed)           0.263    13.669    alutop/arith/M_regOut_q[5]_i_5_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.793 r  alutop/arith/M_regOut_q[5]_i_3/O
                         net (fo=3, routed)           0.178    13.971    alutop/arith/M_alutop_out[5]
    SLICE_X57Y54         LUT6 (Prop_lut6_I4_O)        0.124    14.095 r  alutop/arith/M_regOut_q[5]_i_2/O
                         net (fo=1, routed)           0.264    14.359    alutop/arith/M_regOut_q[5]_i_2_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.124    14.483 r  alutop/arith/M_regOut_q[5]_i_1/O
                         net (fo=1, routed)           0.000    14.483    M_regOut_d[5]
    SLICE_X57Y54         FDRE                                         r  M_regOut_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.443    14.847    clk_IBUF_BUFG
    SLICE_X57Y54         FDRE                                         r  M_regOut_q_reg[5]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X57Y54         FDRE (Setup_fdre_C_D)        0.031    15.101    M_regOut_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 FSM_sequential_M_states_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_regOut_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 5.103ns (54.310%)  route 4.293ns (45.690%))
  Logic Levels:           7  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.554     5.138    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  FSM_sequential_M_states_q_reg[0]/Q
                         net (fo=92, routed)          0.830     6.486    alutop/arith/temp0_1[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124     6.610 r  alutop/arith/io_led_OBUF[21]_inst_i_2/O
                         net (fo=155, routed)         0.876     7.485    alutop/arith/FSM_sequential_M_states_q_reg[0]
    SLICE_X54Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.609 r  alutop/arith/temp0_i_24/O
                         net (fo=10, routed)          0.430     8.039    alutop/arith/M_alutop_x[8]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841    11.880 r  alutop/arith/temp0/P[4]
                         net (fo=1, routed)           0.856    12.735    alutop/arith/temp0_n_101
    SLICE_X56Y61         LUT5 (Prop_lut5_I2_O)        0.124    12.859 r  alutop/arith/M_regOut_q[4]_i_11/O
                         net (fo=2, routed)           0.533    13.392    alutop/arith/M_regOut_q[4]_i_11_n_0
    SLICE_X59Y60         LUT3 (Prop_lut3_I1_O)        0.124    13.516 f  alutop/arith/M_regOut_q[4]_i_5/O
                         net (fo=1, routed)           0.303    13.819    alutop/arith/M_regOut_q[4]_i_5_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I1_O)        0.124    13.943 r  alutop/arith/M_regOut_q[4]_i_3/O
                         net (fo=3, routed)           0.467    14.410    alutop/arith/M_alutop_out[4]
    SLICE_X58Y58         LUT6 (Prop_lut6_I4_O)        0.124    14.534 r  alutop/arith/M_regOut_q[4]_i_1/O
                         net (fo=1, routed)           0.000    14.534    M_regOut_d[4]
    SLICE_X58Y58         FDRE                                         r  M_regOut_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         1.507    14.911    clk_IBUF_BUFG
    SLICE_X58Y58         FDRE                                         r  M_regOut_q_reg[4]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X58Y58         FDRE (Setup_fdre_C_D)        0.029    15.163    M_regOut_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -14.534    
  -------------------------------------------------------------------
                         slack                                  0.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 M_regAlufn_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_register_status_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.237%)  route 0.151ns (44.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.588     1.532    clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  M_regAlufn_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  M_regAlufn_q_reg[4]/Q
                         net (fo=3, routed)           0.151     1.824    M_regAlufn_q[4]
    SLICE_X60Y62         LUT4 (Prop_lut4_I0_O)        0.045     1.869 r  M_register_status_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.869    M_register_status_q[4]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  M_register_status_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.858     2.047    clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  M_register_status_q_reg[4]/C
                         clock pessimism             -0.500     1.548    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.120     1.668    M_register_status_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 M_stateCase_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_stateCase_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.247ns (65.866%)  route 0.128ns (34.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.505    clk_IBUF_BUFG
    SLICE_X52Y62         FDRE                                         r  M_stateCase_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.148     1.653 r  M_stateCase_q_reg[0]/Q
                         net (fo=63, routed)          0.128     1.781    M_stateCase_q_reg[0]
    SLICE_X52Y62         LUT6 (Prop_lut6_I3_O)        0.099     1.880 r  M_stateCase_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.880    M_stateCase_q[3]_i_2_n_0
    SLICE_X52Y62         FDRE                                         r  M_stateCase_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.830     2.020    clk_IBUF_BUFG
    SLICE_X52Y62         FDRE                                         r  M_stateCase_q_reg[3]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.121     1.626    M_stateCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 seg/ctr/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.564     1.508    seg/ctr/clk_IBUF_BUFG
    SLICE_X52Y54         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.164     1.672 f  seg/ctr/M_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.175     1.847    seg/ctr/M_ctr_q_reg_n_0_[0]
    SLICE_X52Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.892 r  seg/ctr/M_ctr_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.892    seg/ctr/M_ctr_d[0]
    SLICE_X52Y54         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.834     2.024    seg/ctr/clk_IBUF_BUFG
    SLICE_X52Y54         FDRE                                         r  seg/ctr/M_ctr_q_reg[0]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X52Y54         FDRE (Hold_fdre_C_D)         0.120     1.628    seg/ctr/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 M_regV_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_register_status_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.658%)  route 0.213ns (53.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X59Y61         FDRE                                         r  M_regV_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  M_regV_q_reg/Q
                         net (fo=2, routed)           0.213     1.887    in6[8]
    SLICE_X59Y64         LUT5 (Prop_lut5_I0_O)        0.045     1.932 r  M_register_status_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    M_register_status_q[1]_i_1_n_0
    SLICE_X59Y64         FDRE                                         r  M_register_status_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.856     2.046    clk_IBUF_BUFG
    SLICE_X59Y64         FDRE                                         r  M_register_status_q_reg[1]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.091     1.638    M_register_status_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FSM_sequential_M_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_states_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.356%)  route 0.207ns (52.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.505    clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  FSM_sequential_M_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  FSM_sequential_M_states_q_reg[5]/Q
                         net (fo=70, routed)          0.207     1.853    M_states_q[5]
    SLICE_X53Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.898 r  FSM_sequential_M_states_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.898    M_states_d__0[5]
    SLICE_X53Y62         FDRE                                         r  FSM_sequential_M_states_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.830     2.020    clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  FSM_sequential_M_states_q_reg[5]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.092     1.597    FSM_sequential_M_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 FSM_sequential_M_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_M_states_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.577%)  route 0.251ns (57.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.505    clk_IBUF_BUFG
    SLICE_X53Y62         FDRE                                         r  FSM_sequential_M_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  FSM_sequential_M_states_q_reg[1]/Q
                         net (fo=105, routed)         0.251     1.897    M_states_q[1]
    SLICE_X50Y63         LUT5 (Prop_lut5_I1_O)        0.045     1.942 r  FSM_sequential_M_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.942    M_states_d__0[0]
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.829     2.019    clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  FSM_sequential_M_states_q_reg[0]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.121     1.640    FSM_sequential_M_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.562     1.506    clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  M_counter_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  M_counter_q_reg[19]/Q
                         net (fo=1, routed)           0.158     1.805    M_counter_q_reg_n_0_[19]
    SLICE_X51Y60         LUT3 (Prop_lut3_I0_O)        0.045     1.850 r  M_counter_q[16]_i_2/O
                         net (fo=1, routed)           0.000     1.850    M_counter_q[16]_i_2_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.913 r  M_counter_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    M_counter_q_reg[16]_i_1_n_4
    SLICE_X51Y60         FDRE                                         r  M_counter_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.832     2.022    clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  M_counter_q_reg[19]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.105     1.611    M_counter_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.562     1.506    clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  M_counter_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  M_counter_q_reg[23]/Q
                         net (fo=1, routed)           0.158     1.805    M_counter_q_reg_n_0_[23]
    SLICE_X51Y61         LUT3 (Prop_lut3_I0_O)        0.045     1.850 r  M_counter_q[20]_i_2/O
                         net (fo=1, routed)           0.000     1.850    M_counter_q[20]_i_2_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.913 r  M_counter_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    M_counter_q_reg[20]_i_1_n_4
    SLICE_X51Y61         FDRE                                         r  M_counter_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.832     2.022    clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  M_counter_q_reg[23]/C
                         clock pessimism             -0.517     1.506    
    SLICE_X51Y61         FDRE (Hold_fdre_C_D)         0.105     1.611    M_counter_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.561     1.505    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  M_counter_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  M_counter_q_reg[27]/Q
                         net (fo=1, routed)           0.158     1.804    M_counter_q_reg_n_0_[27]
    SLICE_X51Y62         LUT3 (Prop_lut3_I0_O)        0.045     1.849 r  M_counter_q[24]_i_2/O
                         net (fo=1, routed)           0.000     1.849    M_counter_q[24]_i_2_n_0
    SLICE_X51Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.912 r  M_counter_q_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    M_counter_q_reg[24]_i_1_n_4
    SLICE_X51Y62         FDRE                                         r  M_counter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.830     2.020    clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  M_counter_q_reg[27]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X51Y62         FDRE (Hold_fdre_C_D)         0.105     1.610    M_counter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 M_counter_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_counter_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.563     1.507    clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  M_counter_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  M_counter_q_reg[11]/Q
                         net (fo=1, routed)           0.158     1.806    M_counter_q_reg_n_0_[11]
    SLICE_X51Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  M_counter_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.851    M_counter_q[8]_i_2_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.914 r  M_counter_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    M_counter_q_reg[8]_i_1_n_4
    SLICE_X51Y58         FDRE                                         r  M_counter_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=125, routed)         0.833     2.023    clk_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  M_counter_q_reg[11]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.105     1.612    M_counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y22   M_regRightAnswer_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y63   FSM_sequential_M_states_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y62   FSM_sequential_M_states_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y64   FSM_sequential_M_states_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X52Y64   FSM_sequential_M_states_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y63   FSM_sequential_M_states_q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y62   FSM_sequential_M_states_q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y56   M_counter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y58   M_counter_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y63   FSM_sequential_M_states_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y62   FSM_sequential_M_states_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y64   FSM_sequential_M_states_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y64   FSM_sequential_M_states_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y63   FSM_sequential_M_states_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y62   FSM_sequential_M_states_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62   M_counter_q_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62   M_counter_q_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62   M_counter_q_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y62   M_counter_q_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y63   FSM_sequential_M_states_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y62   FSM_sequential_M_states_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y64   FSM_sequential_M_states_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y64   FSM_sequential_M_states_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y63   FSM_sequential_M_states_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y62   FSM_sequential_M_states_q_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y59   M_counter_q_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y59   M_counter_q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y59   M_counter_q_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y59   M_counter_q_reg[15]/C



