// Seed: 2803895565
module module_0 (
    input  wand id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri  id_3,
    output wand id_4
);
  assign id_4 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    output supply1 id_4
    , id_18,
    output wand id_5,
    input wor id_6,
    output supply0 id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    input supply1 id_14,
    input tri0 id_15,
    output tri1 id_16
);
  supply0 id_19 = id_15;
  wire id_20;
  always begin : LABEL_0
    @(*) begin : LABEL_0
      id_20 = id_18;
    end
  end
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_14,
      id_8,
      id_2
  );
  id_22 :
  assert property (@(negedge 1) id_15)
  else;
  wire id_23;
  wire id_24;
endmodule
