Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: brojilo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "brojilo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "brojilo"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : brojilo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/nikola/ZAD10_XS3brojilo/freqDivGen.vhd" into library work
Parsing entity <freqDivGen>.
INFO:HDLCompiler:1676 - "/home/nikola/ZAD10_XS3brojilo/freqDivGen.vhd" Line 12. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <Behavioral> of entity <freqdivgen>.
WARNING:HDLCompiler:1369 - "/home/nikola/ZAD10_XS3brojilo/freqDivGen.vhd" Line 19: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" into library work
Parsing entity <brojilo>.
Parsing architecture <Behavioral> of entity <brojilo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <brojilo> (architecture <Behavioral>) from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <freqDivGen> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 29: Assignment to clk_o ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 37: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 48: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 56: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 64: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 72: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 80: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 88: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 96: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 104: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 112: ss should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" Line 120: ss should be on the sensitivity list of the process
WARNING:Xst:2972 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" line 24. All outputs of instance <a1> of block <freqDivGen> are unconnected in block <brojilo>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" line 25. All outputs of instance <a2> of block <freqDivGen> are unconnected in block <brojilo>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" line 26. All outputs of instance <a3> of block <freqDivGen> are unconnected in block <brojilo>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <brojilo>.
    Related source file is "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd".
WARNING:Xst:647 - Input <freqSel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ulaz> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/nikola/ZAD10_XS3brojilo/brojilo.vhd" line 26: Output port <clk_o> of the instance <a3> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <cur>.
    Found finite state machine <FSM_0> for signal <cur>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 1                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4x4-bit Read Only RAM for signal <pok>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Finite State Machine(s).
Unit <brojilo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <brojilo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_pok> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pokSel>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pok>           |          |
    -----------------------------------------------------------------------
Unit <brojilo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <cur[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 0000
 s1    | 0001
 s2    | 0010
 s3    | 0011
 s4    | 0100
 s5    | 0101
 s6    | 0110
 s7    | 0111
 s8    | 1000
 s9    | 1001
-------------------

Optimizing unit <brojilo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block brojilo, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : brojilo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 3
#      LUT4                        : 8
#      LUT5                        : 2
# FlipFlops/Latches                : 4
#      FDC                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 4
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               4  out of  18224     0%  
 Number of Slice LUTs:                   18  out of   9112     0%  
    Number used as Logic:                18  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     18
   Number with an unused Flip Flop:      14  out of     18    77%  
   Number with an unused LUT:             0  out of     18     0%  
   Number of fully used LUT-FF pairs:     4  out of     18    22%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.940ns (Maximum Frequency: 515.437MHz)
   Minimum input arrival time before clock: 2.555ns
   Maximum output required time after clock: 5.052ns
   Maximum combinational path delay: 5.296ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.940ns (frequency: 515.437MHz)
  Total number of paths / destination ports: 12 / 4
-------------------------------------------------------------------------
Delay:               1.940ns (Levels of Logic = 1)
  Source:            cur_FSM_FFd2 (FF)
  Destination:       cur_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cur_FSM_FFd2 to cur_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.186  cur_FSM_FFd2 (cur_FSM_FFd2)
     LUT5:I2->O            1   0.205   0.000  cur_FSM_FFd3-In1 (cur_FSM_FFd3-In)
     FDC:D                     0.102          cur_FSM_FFd3
    ----------------------------------------
    Total                      1.940ns (0.754ns logic, 1.186ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.555ns (Levels of Logic = 2)
  Source:            ss (PAD)
  Destination:       cur_FSM_FFd3 (FF)
  Destination Clock: clk rising

  Data Path: ss to cur_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   1.028  ss_IBUF (ss_IBUF)
     LUT5:I0->O            1   0.203   0.000  cur_FSM_FFd3-In1 (cur_FSM_FFd3-In)
     FDC:D                     0.102          cur_FSM_FFd3
    ----------------------------------------
    Total                      2.555ns (1.527ns logic, 1.028ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 43 / 15
-------------------------------------------------------------------------
Offset:              5.052ns (Levels of Logic = 2)
  Source:            cur_FSM_FFd4 (FF)
  Destination:       led<0> (PAD)
  Source Clock:      clk rising

  Data Path: cur_FSM_FFd4 to led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.252  cur_FSM_FFd4 (cur_FSM_FFd4)
     LUT4:I0->O            1   0.203   0.579  cur__n0052<11>1 (led_0_OBUF)
     OBUF:I->O                 2.571          led_0_OBUF (led<0>)
    ----------------------------------------
    Total                      5.052ns (3.221ns logic, 1.831ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 3
-------------------------------------------------------------------------
Delay:               5.296ns (Levels of Logic = 3)
  Source:            pokSel<0> (PAD)
  Destination:       pok<3> (PAD)

  Data Path: pokSel<0> to pok<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  pokSel_0_IBUF (pokSel_0_IBUF)
     LUT2:I0->O            1   0.203   0.579  Mram_pok111 (pok_1_OBUF)
     OBUF:I->O                 2.571          pok_1_OBUF (pok<1>)
    ----------------------------------------
    Total                      5.296ns (3.996ns logic, 1.300ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.940|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.23 secs
 
--> 


Total memory usage is 375484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    2 (   0 filtered)

