// Seed: 3508486135
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @* $unsigned(86);
  ;
  wire id_4;
  parameter [1 : -1] id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input wire id_2,
    input uwire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri0 id_9,
    output tri1 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  wire id_13;
  wire [1 : -1 'h0] id_14;
  parameter id_15 = 1;
  wire [-1 'b0 : 1  **  -1] id_16;
  assign id_10#(
      .id_14(id_15),
      .id_12(-1)
  ) = id_13;
endmodule
