Fitter report for sobel
Thu Dec 22 20:26:40 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Fitter Messages
 31. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Thu Dec 22 20:26:40 2022           ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; sobel                                       ;
; Top-level Entity Name              ; sobel                                       ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 642 / 10,320 ( 6 % )                        ;
;     Total combinational functions  ; 553 / 10,320 ( 5 % )                        ;
;     Dedicated logic registers      ; 335 / 10,320 ( 3 % )                        ;
; Total registers                    ; 335                                         ;
; Total pins                         ; 24 / 180 ( 13 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288 / 423,936 ( 124 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  25.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; rgb[0]   ; Missing drive strength and slew rate ;
; rgb[1]   ; Missing drive strength and slew rate ;
; rgb[2]   ; Missing drive strength and slew rate ;
; rgb[3]   ; Missing drive strength and slew rate ;
; rgb[4]   ; Missing drive strength and slew rate ;
; rgb[5]   ; Missing drive strength and slew rate ;
; rgb[6]   ; Missing drive strength and slew rate ;
; rgb[7]   ; Missing drive strength and slew rate ;
; rgb[8]   ; Missing drive strength and slew rate ;
; rgb[9]   ; Missing drive strength and slew rate ;
; rgb[10]  ; Missing drive strength and slew rate ;
; rgb[11]  ; Missing drive strength and slew rate ;
; rgb[12]  ; Missing drive strength and slew rate ;
; rgb[13]  ; Missing drive strength and slew rate ;
; rgb[14]  ; Missing drive strength and slew rate ;
; rgb[15]  ; Missing drive strength and slew rate ;
; hsync    ; Missing drive strength and slew rate ;
; vsync    ; Missing drive strength and slew rate ;
; tft_clk  ; Missing drive strength and slew rate ;
; tft_bl   ; Missing drive strength and slew rate ;
; tft_de   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                    ;
+----------+----------------+--------------+------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+------------+---------------+----------------+
; Location ;                ;              ; tx         ; PIN_N5        ; QSF Assignment ;
+----------+----------------+--------------+------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1015 ) ; 0.00 % ( 0 / 1015 )        ; 0.00 % ( 0 / 1015 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1015 ) ; 0.00 % ( 0 / 1015 )        ; 0.00 % ( 0 / 1015 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1002 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 642 / 10,320 ( 6 % )        ;
;     -- Combinational with no register       ; 307                         ;
;     -- Register only                        ; 89                          ;
;     -- Combinational with a register        ; 246                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 183                         ;
;     -- 3 input functions                    ; 135                         ;
;     -- <=2 input functions                  ; 235                         ;
;     -- Register only                        ; 89                          ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 297                         ;
;     -- arithmetic mode                      ; 256                         ;
;                                             ;                             ;
; Total registers*                            ; 335 / 11,172 ( 3 % )        ;
;     -- Dedicated logic registers            ; 335 / 10,320 ( 3 % )        ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )             ;
;                                             ;                             ;
; Total LABs                                  ; Not available               ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 24 / 180 ( 13 % )           ;
;     -- Clock pins                           ; 0 / 3 ( 0 % )               ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )               ;
;                                             ;                             ;
; Global signals                              ; 4                           ;
; M9Ks                                        ; 64 / 46 ( 139 % )           ;
; Total block memory bits                     ; 524,288 / 423,936 ( 124 % ) ;
; Total block memory implementation bits      ; 589,824 / 423,936 ( 139 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )              ;
; PLLs                                        ; 1 / 2 ( 50 % )              ;
; Global clocks                               ; 4 / 10 ( 40 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Maximum fan-out                             ; 387                         ;
; Highest non-global fan-out                  ; 52                          ;
; Total fan-out                               ; 4727                        ;
; Average fan-out                             ; 4.66                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                             ;
+-----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; rx        ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n ; Unassigned ; --       ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+-----------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; hsync   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[0]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[10] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[11] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[12] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[13] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[14] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[15] ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[1]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[2]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[3]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[4]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[5]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[6]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[7]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[8]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rgb[9]  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_bl  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_clk ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tft_de  ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vsync   ; Unassigned ; --       ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+------------+----------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                   ;
+----------+-----------+-------------+------------------+---------------------------+
; Location ; Pin Name  ; Reserved As ; User Signal Name ; Pin Type                  ;
+----------+-----------+-------------+------------------+---------------------------+
; F4       ; nSTATUS   ; -           ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG   ; -           ; -                ; Dedicated Programming Pin ;
; J3       ; nCE       ; -           ; -                ; Dedicated Programming Pin ;
; H14      ; CONF_DONE ; -           ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0     ; -           ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2     ; -           ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3     ; -           ; -                ; Dedicated Programming Pin ;
+----------+-----------+-------------+------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 17 ( 0 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 19 ( 0 % ) ; 2.5V          ; --           ;
; 3        ; 0 / 26 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 0 / 14 ( 0 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % ) ; 2.5V          ; --           ;
; Unknown  ; 29             ; --            ;              ;
+----------+----------------+---------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                              ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; On           ;
; H2       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                            ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                            ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                           ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; clk_gen_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 50.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                                        ;
; Nominal VCO frequency         ; 450.0 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 277 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 33.34 MHz                                                                       ;
; Freq max lock                 ; 72.24 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 9                                                                               ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 27                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                            ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_1                                                                           ;
; Inclk0 signal                 ; sys_clk                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 9    ; 50  ; 9.0 MHz          ; 0 (0 ps)    ; 0.90 (277 ps)    ; 50/50      ; C0      ; 50            ; 25/25 Even ; --            ; 1       ; 0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 5.00 (277 ps)    ; 50/50      ; C1      ; 9             ; 5/4 Odd    ; --            ; 1       ; 0       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                  ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sobel                                             ; 0 (0)       ; 335 (0)                   ; 0 (0)         ; 524288      ; 0            ; 0       ; 0         ; 24   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel                                                                                                                                                                                               ; work         ;
;    |clk_gen:clk_gen_inst|                          ; 0 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|clk_gen:clk_gen_inst                                                                                                                                                                          ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|clk_gen:clk_gen_inst|altpll:altpll_component                                                                                                                                                  ; work         ;
;          |clk_gen_altpll:auto_generated|           ; 0 (0)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                                    ; work         ;
;    |sobel_ctrl:sobel_ctrl_inst|                    ; 0 (0)       ; 235 (145)                 ; 0 (0)         ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst                                                                                                                                                                    ; work         ;
;       |fifo_8x16384:fifo1_inst1|                   ; 0 (0)       ; 45 (0)                    ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1                                                                                                                                           ; work         ;
;          |scfifo:scfifo_component|                 ; 0 (0)       ; 45 (0)                    ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component                                                                                                                   ; work         ;
;             |scfifo_p721:auto_generated|           ; 0 (0)       ; 45 (0)                    ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated                                                                                        ; work         ;
;                |a_dpfifo_0e21:dpfifo|              ; 0 (0)       ; 45 (0)                    ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo                                                                   ; work         ;
;                   |a_fefifo_nce:fifo_state|        ; 0 (0)       ; 16 (2)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state                                           ; work         ;
;                      |cntr_sp7:count_usedw|        ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw                      ; work         ;
;                   |cntr_gpb:rd_ptr_count|          ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count                                             ; work         ;
;                   |cntr_gpb:wr_ptr|                ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr                                                   ; work         ;
;                   |dpram_h811:FIFOram|             ; 0 (0)       ; 1 (0)                     ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram                                                ; work         ;
;                      |altsyncram_k3k1:altsyncram1| ; 0 (0)       ; 1 (1)                     ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1                    ; work         ;
;                         |decode_a87:decode3|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3 ; work         ;
;                         |mux_q28:mux4|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4       ; work         ;
;       |fifo_8x16384:fifo1_inst2|                   ; 0 (0)       ; 45 (0)                    ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2                                                                                                                                           ; work         ;
;          |scfifo:scfifo_component|                 ; 0 (0)       ; 45 (0)                    ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component                                                                                                                   ; work         ;
;             |scfifo_p721:auto_generated|           ; 0 (0)       ; 45 (0)                    ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated                                                                                        ; work         ;
;                |a_dpfifo_0e21:dpfifo|              ; 0 (0)       ; 45 (0)                    ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo                                                                   ; work         ;
;                   |a_fefifo_nce:fifo_state|        ; 0 (0)       ; 16 (2)                    ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state                                           ; work         ;
;                      |cntr_sp7:count_usedw|        ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw                      ; work         ;
;                   |cntr_gpb:rd_ptr_count|          ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count                                             ; work         ;
;                   |cntr_gpb:wr_ptr|                ; 0 (0)       ; 14 (14)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr                                                   ; work         ;
;                   |dpram_h811:FIFOram|             ; 0 (0)       ; 1 (0)                     ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram                                                ; work         ;
;                      |altsyncram_k3k1:altsyncram1| ; 0 (0)       ; 1 (1)                     ; 0 (0)         ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1                    ; work         ;
;                         |decode_a87:decode3|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3 ; work         ;
;       |lpm_add_sub:Add14|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14                                                                                                                                                  ; work         ;
;          |add_sub_cui:auto_generated|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated                                                                                                                       ; work         ;
;    |tft_ctrl:tft_ctrl_inst|                        ; 0 (0)       ; 20 (20)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|tft_ctrl:tft_ctrl_inst                                                                                                                                                                        ; work         ;
;    |tft_pic:tft_pic_inst|                          ; 0 (0)       ; 38 (36)                   ; 0 (0)         ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|tft_pic:tft_pic_inst                                                                                                                                                                          ; work         ;
;       |ram_pic:ram_pic_inst|                       ; 0 (0)       ; 2 (0)                     ; 0 (0)         ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|tft_pic:tft_pic_inst|ram_pic:ram_pic_inst                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)       ; 2 (0)                     ; 0 (0)         ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component                                                                                                                     ; work         ;
;             |altsyncram_2cr1:auto_generated|       ; 0 (0)       ; 2 (2)                     ; 0 (0)         ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated                                                                                      ; work         ;
;                |decode_jsa:decode2|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|decode_jsa:decode2                                                                   ; work         ;
;    |uart_rx:uart_rx_inst|                          ; 0 (0)       ; 41 (41)                   ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sobel|uart_rx:uart_rx_inst                                                                                                                                                                          ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; rgb[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rgb[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsync     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vsync     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_clk   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_bl    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; tft_de    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_rst_n ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
; sys_clk   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; rx        ; Input    ; 0             ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sys_rst_n           ;                   ;         ;
; sys_clk             ;                   ;         ;
; rx                  ;                   ;         ;
+---------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                     ; Location   ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0]                                                                                                              ; PLL_1      ; 76      ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1]                                                                                                              ; PLL_1      ; 355     ; Clock                      ; yes    ; Global Clock         ; Not Available    ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked                                                                                                              ; PLL_1      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                                                                                                                                                  ; Unassigned ; 242     ; Async. clear               ; yes    ; Global Clock         ; Not Available    ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|always3~2                                                                                                                                                                     ; Unassigned ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|_~0                                                  ; Unassigned ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3|eq_node[0] ; Unassigned ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3|eq_node[1] ; Unassigned ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|valid_rreq                                                                   ; Unassigned ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|valid_wreq                                                                   ; Unassigned ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|_~0                                                  ; Unassigned ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3|eq_node[0] ; Unassigned ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3|eq_node[1] ; Unassigned ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|valid_rreq                                                                   ; Unassigned ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|valid_wreq                                                                   ; Unassigned ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                                    ; Unassigned ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|gxy_flag                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|rd_en_reg1                                                                                                                                                                    ; Unassigned ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|rd_en_reg2                                                                                                                                                                    ; Unassigned ; 52      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sobel_ctrl:sobel_ctrl_inst|wr_en1~0                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                  ; Unassigned ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                ; Unassigned ; 2       ; Async. clear               ; yes    ; Global Clock         ; Not Available    ; --                        ;
; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|decode_jsa:decode2|eq_node[0]                                                                   ; Unassigned ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|decode_jsa:decode2|eq_node[1]~0                                                                 ; Unassigned ; 17      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; tft_pic:tft_pic_inst|rd_en~9                                                                                                                                                                             ; Unassigned ; 48      ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|always5~0                                                                                                                                                                           ; Unassigned ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; uart_rx:uart_rx_inst|rx_flag                                                                                                                                                                             ; Unassigned ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location   ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1      ; 76      ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1      ; 355     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; rst_n~0                                                                                     ; Unassigned ; 242     ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
; sys_rst_n                                                                                   ; Unassigned ; 2       ; 0                                    ; Global Clock         ; Not Available    ; --                        ;
+---------------------------------------------------------------------------------------------+------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                     ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sobel_ctrl:sobel_ctrl_inst|rd_en_reg2                                                                                                                                                                    ; 52      ;
; tft_pic:tft_pic_inst|rd_en~9                                                                                                                                                                             ; 48      ;
; tft_pic:tft_pic_inst|rd_addr[12]                                                                                                                                                                         ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[11]                                                                                                                                                                         ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[10]                                                                                                                                                                         ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[9]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[8]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[7]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[6]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[5]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[4]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[3]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[2]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[1]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|rd_addr[0]                                                                                                                                                                          ; 35      ;
; tft_pic:tft_pic_inst|wr_addr[12]                                                                                                                                                                         ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[11]                                                                                                                                                                         ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[10]                                                                                                                                                                         ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[9]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[8]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[7]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[6]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[5]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[4]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[3]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[2]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[1]                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|wr_addr[0]                                                                                                                                                                          ; 34      ;
; tft_ctrl:tft_ctrl_inst|tft_de~6                                                                                                                                                                          ; 34      ;
; tft_pic:tft_pic_inst|image_valid                                                                                                                                                                         ; 32      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|valid_rreq                                                                   ; 31      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|valid_rreq                                                                   ; 31      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|valid_wreq                                                                   ; 27      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|valid_wreq                                                                   ; 27      ;
; sobel_ctrl:sobel_ctrl_inst|gx_gy_flag                                                                                                                                                                    ; 19      ;
; sobel_ctrl:sobel_ctrl_inst|rd_en_reg1                                                                                                                                                                    ; 18      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12]                                    ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11]                                    ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[10]                                    ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[9]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[7]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]                                          ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]                                          ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]                                          ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[12]                                    ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[11]                                    ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[10]                                    ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[9]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[8]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[7]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[6]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[5]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[4]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[3]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[2]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[1]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[0]                                     ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]                                          ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]                                          ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]                                          ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]                                           ; 17      ;
; sobel_ctrl:sobel_ctrl_inst|po_data[7]                                                                                                                                                                    ; 17      ;
; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|decode_jsa:decode2|eq_node[1]~0                                                                 ; 17      ;
; ~GND                                                                                                                                                                                                     ; 16      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3|eq_node[1] ; 16      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3|eq_node[0] ; 16      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3|eq_node[0] ; 16      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|decode_a87:decode3|eq_node[1] ; 16      ;
; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|decode_jsa:decode2|eq_node[0]                                                                   ; 16      ;
; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|out_address_reg_b[0]                                                                            ; 16      ;
; tft_ctrl:tft_ctrl_inst|Equal0~2                                                                                                                                                                          ; 15      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|_~0                                                  ; 14      ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|_~0                                                  ; 14      ;
; tft_pic:tft_pic_inst|Equal1~4                                                                                                                                                                            ; 14      ;
; uart_rx:uart_rx_inst|always5~0                                                                                                                                                                           ; 13      ;
; sobel_ctrl:sobel_ctrl_inst|rd_en                                                                                                                                                                         ; 12      ;
; tft_ctrl:tft_ctrl_inst|Add2~12                                                                                                                                                                           ; 11      ;
; tft_ctrl:tft_ctrl_inst|cnt_v[8]~0                                                                                                                                                                        ; 10      ;
; sobel_ctrl:sobel_ctrl_inst|wr_en1~0                                                                                                                                                                      ; 9       ;
; sobel_ctrl:sobel_ctrl_inst|always3~2                                                                                                                                                                     ; 9       ;
; uart_rx:uart_rx_inst|rx_reg3                                                                                                                                                                             ; 9       ;
; sobel_ctrl:sobel_ctrl_inst|always0~0                                                                                                                                                                     ; 9       ;
; uart_rx:uart_rx_inst|rx_flag                                                                                                                                                                             ; 9       ;
; uart_rx:uart_rx_inst|po_flag                                                                                                                                                                             ; 9       ;
; sobel_ctrl:sobel_ctrl_inst|gxy_flag                                                                                                                                                                      ; 9       ;
; sobel_ctrl:sobel_ctrl_inst|gx[8]                                                                                                                                                                         ; 9       ;
; sobel_ctrl:sobel_ctrl_inst|gy[8]                                                                                                                                                                         ; 9       ;
; tft_ctrl:tft_ctrl_inst|Add2~10                                                                                                                                                                           ; 9       ;
; uart_rx:uart_rx_inst|bit_cnt[1]                                                                                                                                                                          ; 8       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|address_reg_b[0]              ; 8       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|address_reg_b[0]              ; 8       ;
; sobel_ctrl:sobel_ctrl_inst|Add6~1                                                                                                                                                                        ; 8       ;
; tft_ctrl:tft_ctrl_inst|Add2~14                                                                                                                                                                           ; 8       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]~0                                                                                                                                                                  ; 7       ;
; sobel_ctrl:sobel_ctrl_inst|wr_en2                                                                                                                                                                        ; 7       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]                                                                                                                                                                    ; 7       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]                                                                                                                                                                    ; 7       ;
; uart_rx:uart_rx_inst|bit_cnt[3]                                                                                                                                                                          ; 6       ;
; uart_rx:uart_rx_inst|bit_flag                                                                                                                                                                            ; 6       ;
; uart_rx:uart_rx_inst|bit_cnt[2]                                                                                                                                                                          ; 6       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                               ; 6       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full                                               ; 6       ;
; sobel_ctrl:sobel_ctrl_inst|wr_en1                                                                                                                                                                        ; 6       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]                                                                                                                                                                    ; 6       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]                                                                                                                                                                    ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[1]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[9]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[9]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[4]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[5]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[5]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[6]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[7]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[8]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[2]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[3]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[4]                                                                                                                                                                          ; 6       ;
; tft_ctrl:tft_ctrl_inst|Add2~16                                                                                                                                                                           ; 6       ;
; tft_ctrl:tft_ctrl_inst|Add2~8                                                                                                                                                                            ; 6       ;
; uart_rx:uart_rx_inst|always4~0                                                                                                                                                                           ; 5       ;
; sobel_ctrl:sobel_ctrl_inst|Equal0~1                                                                                                                                                                      ; 5       ;
; sobel_ctrl:sobel_ctrl_inst|Equal0~0                                                                                                                                                                      ; 5       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]                                                                                                                                                                    ; 5       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd[5]                                                                                                                                                                     ; 5       ;
; tft_pic:tft_pic_inst|always0~4                                                                                                                                                                           ; 5       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[0]                                                                                                                                                                          ; 5       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[6]                                                                                                                                                                          ; 5       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[7]                                                                                                                                                                          ; 5       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[8]                                                                                                                                                                          ; 5       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[3]                                                                                                                                                                          ; 5       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[2]                                                                                                                                                                          ; 5       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[0]                                                                                                                                                                          ; 5       ;
; tft_ctrl:tft_ctrl_inst|cnt_h[1]                                                                                                                                                                          ; 5       ;
; uart_rx:uart_rx_inst|work_en                                                                                                                                                                             ; 4       ;
; uart_rx:uart_rx_inst|bit_cnt[0]                                                                                                                                                                          ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                          ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                          ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|always3~0                                                                                                                                                                     ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]                                                                                                                                                                    ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]                                                                                                                                                                    ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]                                                                                                                                                                    ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|always8~0                                                                                                                                                                     ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|c3[0]                                                                                                                                                                         ; 4       ;
; tft_pic:tft_pic_inst|rd_addr[13]                                                                                                                                                                         ; 4       ;
; tft_pic:tft_pic_inst|pix_back_data~7                                                                                                                                                                     ; 4       ;
; tft_pic:tft_pic_inst|LessThan6~0                                                                                                                                                                         ; 4       ;
; tft_pic:tft_pic_inst|pix_back_data~3                                                                                                                                                                     ; 4       ;
; tft_ctrl:tft_ctrl_inst|Add2~6                                                                                                                                                                            ; 4       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[0]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[1]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[2]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[3]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[4]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[5]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[6]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[7]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[8]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[9]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[10]             ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[11]             ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[12]             ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[13]             ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[0]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[1]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[2]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[3]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[4]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[5]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[6]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[7]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[8]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[9]              ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[10]             ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[11]             ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[12]             ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_reg_bit[13]             ; 3       ;
; uart_rx:uart_rx_inst|always4~1                                                                                                                                                                           ; 3       ;
; uart_rx:uart_rx_inst|Decoder0~1                                                                                                                                                                          ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]                                          ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[13]                                          ; 3       ;
; uart_rx:uart_rx_inst|po_data[0]                                                                                                                                                                          ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|always8~1                                                                                                                                                                     ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd[0]                                                                                                                                                                     ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd[1]                                                                                                                                                                     ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd[6]                                                                                                                                                                     ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|a3[1]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|a3[2]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|a3[3]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|a3[4]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|a3[5]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|a3[6]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|a3[7]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|c1[0]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|a3[0]                                                                                                                                                                         ; 3       ;
; tft_pic:tft_pic_inst|pix_back_data~14                                                                                                                                                                    ; 3       ;
; tft_pic:tft_pic_inst|LessThan1~0                                                                                                                                                                         ; 3       ;
; tft_pic:tft_pic_inst|LessThan6~2                                                                                                                                                                         ; 3       ;
; tft_pic:tft_pic_inst|pix_back_data[10]~4                                                                                                                                                                 ; 3       ;
; tft_pic:tft_pic_inst|LessThan8~0                                                                                                                                                                         ; 3       ;
; tft_pic:tft_pic_inst|wr_addr[13]                                                                                                                                                                         ; 3       ;
; sobel_ctrl:sobel_ctrl_inst|po_flag                                                                                                                                                                       ; 3       ;
; tft_pic:tft_pic_inst|pix_back_data[4]~2                                                                                                                                                                  ; 3       ;
; tft_pic:tft_pic_inst|pix_back_data[15]                                                                                                                                                                   ; 3       ;
; tft_pic:tft_pic_inst|pix_back_data[8]                                                                                                                                                                    ; 3       ;
; tft_pic:tft_pic_inst|pix_back_data[4]                                                                                                                                                                    ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[12]                                                                                                                                                                        ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[10]                                                                                                                                                                        ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[6]                                                                                                                                                                         ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[11]                                                                                                                                                                        ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[9]                                                                                                                                                                         ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[4]                                                                                                                                                                         ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[2]                                                                                                                                                                         ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[5]                                                                                                                                                                         ; 3       ;
; uart_rx:uart_rx_inst|baud_cnt[3]                                                                                                                                                                         ; 3       ;
; tft_ctrl:tft_ctrl_inst|Add3~10                                                                                                                                                                           ; 3       ;
; tft_pic:tft_pic_inst|pix_back_data~25                                                                                                                                                                    ; 2       ;
; uart_rx:uart_rx_inst|Decoder0~5                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|Decoder0~4                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|Decoder0~3                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|Decoder0~2                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|rx_data[1]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|rx_data[2]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|rx_data[3]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|rx_data[4]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|rx_data[5]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|rx_data[6]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|rx_data[7]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|rx_reg2                                                                                                                                                                             ; 2       ;
; uart_rx:uart_rx_inst|Equal1~0                                                                                                                                                                            ; 2       ;
; uart_rx:uart_rx_inst|po_data[1]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|po_data[2]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|po_data[3]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|po_data[4]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|po_data[5]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|po_data[6]                                                                                                                                                                          ; 2       ;
; uart_rx:uart_rx_inst|po_data[7]                                                                                                                                                                          ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|always1~2                                                                                                                                                                     ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col[2]                                                                                                                                                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col[3]                                                                                                                                                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col[0]                                                                                                                                                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col[1]                                                                                                                                                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col[4]                                                                                                                                                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col[7]                                                                                                                                                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col[5]                                                                                                                                                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col[6]                                                                                                                                                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data2[0]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data2[1]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data2[2]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data2[3]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data2[4]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data2[5]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data2[6]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[13]                                    ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data2[7]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_reg_bit[13]                                    ; 2       ;
; uart_rx:uart_rx_inst|rx_data[0]                                                                                                                                                                          ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd[2]                                                                                                                                                                     ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd[3]                                                                                                                                                                     ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd[4]                                                                                                                                                                     ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd[7]                                                                                                                                                                     ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|b3[0]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|b3[1]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|b3[2]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|b3[3]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|b3[4]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|b3[5]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|b3[6]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|b3[7]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a1[1]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a1[2]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a1[3]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a1[4]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a1[5]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a1[6]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a1[7]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a2[0]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|c2[0]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a2[1]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a2[2]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a2[3]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a2[4]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a2[5]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a2[6]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a2[7]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|a1[0]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|com_flag                                                                                                                                                                      ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data~22                                                                                                                                                                    ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data~19                                                                                                                                                                    ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data~15                                                                                                                                                                    ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data~12                                                                                                                                                                    ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data~11                                                                                                                                                                    ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data~9                                                                                                                                                                     ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data~6                                                                                                                                                                     ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data~5                                                                                                                                                                     ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data[13]                                                                                                                                                                   ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data[9]                                                                                                                                                                    ; 2       ;
; tft_pic:tft_pic_inst|pix_back_data[2]                                                                                                                                                                    ; 2       ;
; tft_ctrl:tft_ctrl_inst|always1~0                                                                                                                                                                         ; 2       ;
; tft_ctrl:tft_ctrl_inst|LessThan0~0                                                                                                                                                                       ; 2       ;
; tft_ctrl:tft_ctrl_inst|LessThan2~0                                                                                                                                                                       ; 2       ;
; tft_ctrl:tft_ctrl_inst|LessThan4~0                                                                                                                                                                       ; 2       ;
; uart_rx:uart_rx_inst|baud_cnt[8]                                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|baud_cnt[7]                                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|baud_cnt[1]                                                                                                                                                                         ; 2       ;
; uart_rx:uart_rx_inst|baud_cnt[0]                                                                                                                                                                         ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[1]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[2]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[3]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[4]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[5]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[6]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[7]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[0]                                                                                                                                                                   ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[0]~0                                                                                                                                                                 ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[1]~1                                                                                                                                                                 ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[2]~2                                                                                                                                                                 ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[3]~3                                                                                                                                                                 ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[4]~4                                                                                                                                                                 ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[5]~5                                                                                                                                                                 ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[6]~6                                                                                                                                                                 ; 2       ;
; sobel_ctrl:sobel_ctrl_inst|wr_data1[7]~7                                                                                                                                                                 ; 2       ;
; tft_ctrl:tft_ctrl_inst|Add3~6                                                                                                                                                                            ; 2       ;
; tft_ctrl:tft_ctrl_inst|Add3~4                                                                                                                                                                            ; 2       ;
; tft_ctrl:tft_ctrl_inst|Add3~2                                                                                                                                                                            ; 2       ;
; tft_ctrl:tft_ctrl_inst|Add3~0                                                                                                                                                                            ; 2       ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_locked                                                                                                              ; 2       ;
; rx~input                                                                                                                                                                                                 ; 1       ;
; sys_clk~input                                                                                                                                                                                            ; 1       ;
; sys_rst_n~input                                                                                                                                                                                          ; 1       ;
; uart_rx:uart_rx_inst|rx_reg1~0                                                                                                                                                                           ; 1       ;
; tft_pic:tft_pic_inst|image_valid~0                                                                                                                                                                       ; 1       ;
; uart_rx:uart_rx_inst|always3~0                                                                                                                                                                           ; 1       ;
; uart_rx:uart_rx_inst|work_en~0                                                                                                                                                                           ; 1       ;
; uart_rx:uart_rx_inst|start_flag                                                                                                                                                                          ; 1       ;
; uart_rx:uart_rx_inst|rx_data[1]~7                                                                                                                                                                        ; 1       ;
; uart_rx:uart_rx_inst|rx_data[2]~6                                                                                                                                                                        ; 1       ;
; uart_rx:uart_rx_inst|rx_data[3]~5                                                                                                                                                                        ; 1       ;
; uart_rx:uart_rx_inst|rx_data[4]~4                                                                                                                                                                        ; 1       ;
; uart_rx:uart_rx_inst|rx_data[5]~3                                                                                                                                                                        ; 1       ;
; uart_rx:uart_rx_inst|rx_data[6]~2                                                                                                                                                                        ; 1       ;
; uart_rx:uart_rx_inst|rx_data[7]~1                                                                                                                                                                        ; 1       ;
; uart_rx:uart_rx_inst|rx_reg1                                                                                                                                                                             ; 1       ;
; uart_rx:uart_rx_inst|Equal1~3                                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx_inst|Equal1~2                                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx_inst|Equal1~1                                                                                                                                                                            ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag~0                                                                                                                                                                  ; 1       ;
; uart_rx:uart_rx_inst|bit_cnt~1                                                                                                                                                                           ; 1       ;
; uart_rx:uart_rx_inst|Equal2~2                                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx_inst|Equal2~1                                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx_inst|Equal2~0                                                                                                                                                                            ; 1       ;
; uart_rx:uart_rx_inst|bit_cnt~0                                                                                                                                                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col~2                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col~1                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_col~0                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[0]~8                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~5                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~4                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~3                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~2                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~1                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~0                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~5                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~4                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~3                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~2                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~1                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~0                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always5~2                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always5~1                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always5~0                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~5                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~4                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~3                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~2                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~1                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_non_empty~0                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~5                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~4                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~3                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~2                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~1                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|b_full~0                                             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always3~1                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|wr_rd_flag                                                                                                                                                                    ; 1       ;
; uart_rx:uart_rx_inst|rx_data[0]~0                                                                                                                                                                        ; 1       ;
; uart_rx:uart_rx_inst|Decoder0~0                                                                                                                                                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[7]~7                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[5]~6                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[6]~5                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[1]~4                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[2]~3                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[3]~2                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_row[4]~1                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always1~1                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always1~0                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always7~1                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always7~0                                                                                                                                                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4|result_node[1]~7 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4|result_node[2]~6 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4|result_node[3]~5 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4|result_node[4]~4 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4|result_node[5]~3 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4|result_node[6]~2 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4|result_node[7]~1 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|mux_q28:mux4|result_node[0]~0 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd~2                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd~1                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|cnt_rd~0                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b2[0]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg[0]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b2[1]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg[1]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b2[2]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg[2]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b2[3]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg[3]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b2[4]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg[4]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b2[5]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg[5]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b2[6]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg[6]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b2[7]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data2_reg[7]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg[1]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg[2]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg[3]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg[4]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg[5]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg[6]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg[7]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|rd_data1_reg[0]                                                                                                                                                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|pi_data_reg                                                                                                                                                                   ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always15~1                                                                                                                                                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|always15~0                                                                                                                                                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b1[0]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b1[1]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b1[2]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b1[3]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b1[4]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b1[5]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b1[6]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|b1[7]                                                                                                                                                                         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add6~0                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[13]~13                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated|_~7                                                                                                                              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated|_~6                                                                                                                              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated|_~5                                                                                                                              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated|_~4                                                                                                                              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated|_~3                                                                                                                              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated|_~2                                                                                                                              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated|_~1                                                                                                                              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add13~0                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|lpm_add_sub:Add14|add_sub_cui:auto_generated|_~0                                                                                                                              ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[12]~12                                                                                                                                                                      ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[11]~11                                                                                                                                                                      ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[10]~10                                                                                                                                                                      ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[9]~9                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[8]~8                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[7]~7                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[6]~6                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[5]~5                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[4]~4                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[3]~3                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[2]~2                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[1]~1                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|rd_addr[0]~0                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|Equal1~3                                                                                                                                                                            ; 1       ;
; tft_pic:tft_pic_inst|Equal1~2                                                                                                                                                                            ; 1       ;
; tft_pic:tft_pic_inst|Equal1~1                                                                                                                                                                            ; 1       ;
; tft_pic:tft_pic_inst|Equal1~0                                                                                                                                                                            ; 1       ;
; tft_pic:tft_pic_inst|wr_addr~4                                                                                                                                                                           ; 1       ;
; tft_pic:tft_pic_inst|wr_addr~3                                                                                                                                                                           ; 1       ;
; tft_pic:tft_pic_inst|wr_addr~2                                                                                                                                                                           ; 1       ;
; tft_pic:tft_pic_inst|wr_addr~1                                                                                                                                                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|po_data[7]~2                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|po_data[7]~1                                                                                                                                                                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|po_data[7]~0                                                                                                                                                                  ; 1       ;
; tft_pic:tft_pic_inst|wr_addr~0                                                                                                                                                                           ; 1       ;
; tft_pic:tft_pic_inst|always0~3                                                                                                                                                                           ; 1       ;
; tft_pic:tft_pic_inst|always0~2                                                                                                                                                                           ; 1       ;
; tft_pic:tft_pic_inst|always0~1                                                                                                                                                                           ; 1       ;
; tft_pic:tft_pic_inst|always0~0                                                                                                                                                                           ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[0]~10                                                                                                                                                                       ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[1]~9                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~24                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~23                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~21                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~20                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~18                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~17                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~16                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~13                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~10                                                                                                                                                                    ; 1       ;
; tft_pic:tft_pic_inst|LessThan6~1                                                                                                                                                                         ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data~8                                                                                                                                                                     ; 1       ;
; tft_ctrl:tft_ctrl_inst|pix_x[8]~0                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|address_reg_b[0]                                                                                ; 1       ;
; tft_pic:tft_pic_inst|rd_en~8                                                                                                                                                                             ; 1       ;
; tft_pic:tft_pic_inst|rd_en~7                                                                                                                                                                             ; 1       ;
; tft_pic:tft_pic_inst|rd_en~6                                                                                                                                                                             ; 1       ;
; tft_pic:tft_pic_inst|rd_en~5                                                                                                                                                                             ; 1       ;
; tft_pic:tft_pic_inst|rd_en~4                                                                                                                                                                             ; 1       ;
; tft_pic:tft_pic_inst|rd_en~3                                                                                                                                                                             ; 1       ;
; tft_pic:tft_pic_inst|rd_en~2                                                                                                                                                                             ; 1       ;
; tft_pic:tft_pic_inst|rd_en~1                                                                                                                                                                             ; 1       ;
; tft_pic:tft_pic_inst|rd_en~0                                                                                                                                                                             ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[9]~8                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_h~3                                                                                                                                                                           ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_h~2                                                                                                                                                                           ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_h~1                                                                                                                                                                           ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_h~0                                                                                                                                                                           ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[5]~7                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[6]~6                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[7]~5                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[8]~4                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[2]~3                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[3]~2                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|cnt_v[4]~1                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|always1~2                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|always1~1                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|Equal0~1                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|Equal0~0                                                                                                                                                                          ; 1       ;
; rst_n~0                                                                                                                                                                                                  ; 1       ;
; clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll_lock_sync                                                                                                                 ; 1       ;
; tft_ctrl:tft_ctrl_inst|LessThan1~1                                                                                                                                                                       ; 1       ;
; tft_ctrl:tft_ctrl_inst|LessThan1~0                                                                                                                                                                       ; 1       ;
; tft_ctrl:tft_ctrl_inst|LessThan0~2                                                                                                                                                                       ; 1       ;
; tft_ctrl:tft_ctrl_inst|LessThan0~1                                                                                                                                                                       ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[15]~31                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[15]~30                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[14]~29                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[14]~28                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[13]~27                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[13]~26                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[12]~25                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[12]~24                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[11]~23                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[11]~22                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[10]~21                                                                                                                                                                        ; 1       ;
; tft_pic:tft_pic_inst|pix_back_data[10]                                                                                                                                                                   ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[10]~20                                                                                                                                                                        ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[9]~19                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[9]~18                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[8]~17                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[8]~16                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[7]~15                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[7]~14                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[6]~13                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[6]~12                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[5]~11                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[5]~10                                                                                                                                                                         ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[4]~9                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[4]~8                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[3]~7                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[3]~6                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[2]~5                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[2]~4                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[1]~3                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[1]~2                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[0]~1                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|rgb[0]~0                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|tft_de~5                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|tft_de~4                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|tft_de~3                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|tft_de~2                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|tft_de~1                                                                                                                                                                          ; 1       ;
; tft_ctrl:tft_ctrl_inst|tft_de~0                                                                                                                                                                          ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[12]~37                                                                                                                                                                     ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[11]~36                                                                                                                                                                     ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[11]~35                                                                                                                                                                     ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[10]~34                                                                                                                                                                     ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[10]~33                                                                                                                                                                     ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[9]~32                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[9]~31                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[8]~30                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[8]~29                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[7]~28                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[7]~27                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[6]~26                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[6]~25                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[5]~24                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[5]~23                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[4]~22                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[4]~21                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[3]~20                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[3]~19                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[2]~18                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[2]~17                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[1]~16                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[1]~15                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[0]~14                                                                                                                                                                      ; 1       ;
; uart_rx:uart_rx_inst|baud_cnt[0]~13                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita13             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita12~COUT        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita12             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita11~COUT        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita11             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita10~COUT        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita10             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita9~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita9              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita8~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita8              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita7~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita7              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita6~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita6              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita5~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita5              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita4~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita4              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita3~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita3              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita2~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita2              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita1~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita1              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita0~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita0              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita13             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita12~COUT        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita12             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita11~COUT        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita11             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita10~COUT        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita10             ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita9~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita9              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita8~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita8              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita7~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita7              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita6~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita6              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita5~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita5              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita4~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita4              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita3~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita3              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita2~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita2              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita1~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita1              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita0~COUT         ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|a_fefifo_nce:fifo_state|cntr_sp7:count_usedw|counter_comb_bita0              ; 1       ;
; uart_rx:uart_rx_inst|Add1~6                                                                                                                                                                              ; 1       ;
; uart_rx:uart_rx_inst|Add1~5                                                                                                                                                                              ; 1       ;
; uart_rx:uart_rx_inst|Add1~4                                                                                                                                                                              ; 1       ;
; uart_rx:uart_rx_inst|Add1~3                                                                                                                                                                              ; 1       ;
; uart_rx:uart_rx_inst|Add1~2                                                                                                                                                                              ; 1       ;
; uart_rx:uart_rx_inst|Add1~1                                                                                                                                                                              ; 1       ;
; uart_rx:uart_rx_inst|Add1~0                                                                                                                                                                              ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~14                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~13                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~12                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~11                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~10                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~9                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~8                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~7                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~6                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~5                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~4                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~3                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~2                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~1                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add0~0                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita13                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita12~COUT                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita12                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita11~COUT                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita11                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita10~COUT                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita10                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita9~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita9                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita8~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita8                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita7~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita7                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita6~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita6                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita5~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita5                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita4~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita4                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita3~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita3                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita2~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita2                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita1~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita1                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita0~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita0                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita13                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita12~COUT                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita12                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita11~COUT                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita11                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita10~COUT                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita10                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita9~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita9                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita8~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita8                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita7~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita7                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita6~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita6                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita5~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita5                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita4~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita4                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita3~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita3                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita2~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita2                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita1~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita1                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita0~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita0                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita13                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita12~COUT                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita12                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita11~COUT                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita11                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita10~COUT                               ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita10                                    ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita9~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita9                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita8~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita8                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita7~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita7                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita6~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita6                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita5~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita5                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita4~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita4                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita3~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita3                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita2~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita2                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita1~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita1                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita0~COUT                                ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:rd_ptr_count|counter_comb_bita0                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita13                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita12~COUT                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita12                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita11~COUT                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita11                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita10~COUT                                     ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita10                                          ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita9~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita9                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita8~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita8                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita7~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita7                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita6~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita6                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita5~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita5                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita4~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita4                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita3~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita3                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita2~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita2                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita1~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita1                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita0~COUT                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|cntr_gpb:wr_ptr|counter_comb_bita0                                           ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~14                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~13                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~12                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~11                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~10                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~9                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~8                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~7                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~6                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~5                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~4                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~3                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~2                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~1                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add1~0                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a9                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a1                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a10                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a2                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a11                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a3                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a12                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a4                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a13                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a5                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a14                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a6                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a15                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a7                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a1                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a9                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a2                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a10                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a3                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a11                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a4                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a12                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a5                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a13                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a6                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a14                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a7                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a15                 ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8                  ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~14                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~13                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~12                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~11                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~10                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~9                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~8                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~7                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~6                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~5                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~4                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~3                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~2                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~1                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add2~0                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[8]~25                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[7]~24                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[7]~23                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[6]~22                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[6]~21                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[5]~20                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[5]~19                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[4]~18                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[4]~17                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[3]~16                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[3]~15                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[2]~14                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[2]~13                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[1]~12                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[1]~11                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~14                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~13                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~12                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~11                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~10                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~9                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~8                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~7                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~6                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~5                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~4                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~3                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~2                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~1                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add5~0                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~16                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~15                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~14                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~13                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~12                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~11                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~10                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~9                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~8                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~7                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~6                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~5                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~4                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~3                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~2                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~14                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~13                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~12                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~11                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~10                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~9                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~8                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~7                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~6                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~5                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~4                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~3                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~2                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~1                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add4~0                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[0]~10                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gx[0]~9                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~1                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add3~0                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[8]~25                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[7]~24                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[7]~23                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[6]~22                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[6]~21                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[5]~20                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[5]~19                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[4]~18                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[4]~17                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[3]~16                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[3]~15                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[2]~14                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[2]~13                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[1]~12                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|gy[1]~11                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~14                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~13                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~12                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~11                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~10                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~9                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~8                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~7                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~6                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~5                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~4                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~3                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~2                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~1                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add10~0                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~16                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~15                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~14                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~13                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~12                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~11                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~10                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~9                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~8                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~7                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~6                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~5                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~4                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~3                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add8~2                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~14                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~13                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~12                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~11                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~10                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~9                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~8                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~7                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~6                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~5                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~4                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~3                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~2                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~1                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add9~0                                                                                                                                                                        ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~16                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~15                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~14                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~13                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~12                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~11                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~10                                                                                                                                                                      ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~9                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~8                                                                                                                                                                       ; 1       ;
; sobel_ctrl:sobel_ctrl_inst|Add11~7                                                                                                                                                                       ; 1       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+---------------+
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16   ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ; Yes           ;
; sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16   ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ; Yes           ;
; tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks ; 16384        ; 16           ; 16384        ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 16384                       ; 16                          ; 16384                       ; 16                          ; 262144              ; 32   ; None ; Unassigned ; Don't care           ; Old data        ; Old data        ; Yes           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 24        ; 0            ; 24        ; 0            ; 0            ; 24        ; 24        ; 0            ; 24        ; 24        ; 0            ; 21           ; 0            ; 0            ; 3            ; 0            ; 21           ; 3            ; 0            ; 0            ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 0            ; 24        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 24           ; 0         ; 24           ; 24           ; 0         ; 0         ; 24           ; 0         ; 0         ; 24           ; 3            ; 24           ; 24           ; 21           ; 24           ; 3            ; 21           ; 24           ; 24           ; 24           ; 3            ; 24           ; 24           ; 24           ; 24           ; 24           ; 0         ; 24           ; 24           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rgb[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rgb[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsync              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vsync              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tft_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tft_bl             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tft_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "sobel"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 9, clock division of 50, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sobel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node tft_bl~output
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "clk_gen:clk_gen_inst|altpll:altpll_component|clk_gen_altpll:auto_generated|pll1" output port clk[0] feeds output pin "tft_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "tx" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Error (170048): Selected device has 46 RAM location(s) of type M9K.  However, the current design needs more than 46 to successfully fit
    Info (170057): List of RAM cells constrained to M9K locations
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a16"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a17"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a18"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a19"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a20"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a21"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a22"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a23"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a24"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a25"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a26"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a27"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a28"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a29"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a30"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a31"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a0"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a1"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a2"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a3"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a4"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a5"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a6"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a7"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a8"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a9"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a10"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a11"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a12"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a13"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a14"
        Info (170000): Node "tft_pic:tft_pic_inst|ram_pic:ram_pic_inst|altsyncram:altsyncram_component|altsyncram_2cr1:auto_generated|ram_block1a15"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a15"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a14"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a13"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a12"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a11"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a10"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a9"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a7"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a6"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a5"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a4"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a3"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a2"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst1|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a1"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a7"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a6"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a5"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a4"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a3"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a2"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a1"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a0"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a15"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a14"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a13"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a12"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a11"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a10"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a9"
        Info (170000): Node "sobel_ctrl:sobel_ctrl_inst|fifo_8x16384:fifo1_inst2|scfifo:scfifo_component|scfifo_p721:auto_generated|a_dpfifo_0e21:dpfifo|dpram_h811:FIFOram|altsyncram_k3k1:altsyncram1|ram_block2a8"
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.02 seconds.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (171000): Can't fit design in device
Info (144001): Generated suppressed messages file E:/code/workspace_FPGA/sobel/prj/output_files/sobel.fit.smsg
Error: Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 6 warnings
    Error: Peak virtual memory: 5154 megabytes
    Error: Processing ended: Thu Dec 22 20:26:41 2022
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/code/workspace_FPGA/sobel/prj/output_files/sobel.fit.smsg.


