Simulator report for cos_lab2
Thu Mar 28 15:18:23 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 217 nodes    ;
; Simulation Coverage         ;      95.85 % ;
; Total Number of Transitions ; 1748         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                         ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Option                                                                                     ; Setting       ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------+---------------+
; Simulation mode                                                                            ; Functional    ; Timing        ;
; Start time                                                                                 ; 0 ns          ; 0 ns          ;
; Simulation results format                                                                  ; CVWF          ;               ;
; Vector input source                                                                        ; Waveform1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On            ; On            ;
; Check outputs                                                                              ; Off           ; Off           ;
; Report simulation coverage                                                                 ; On            ; On            ;
; Display complete 1/0 value coverage report                                                 ; On            ; On            ;
; Display missing 1-value coverage report                                                    ; On            ; On            ;
; Display missing 0-value coverage report                                                    ; On            ; On            ;
; Detect setup and hold time violations                                                      ; Off           ; Off           ;
; Detect glitches                                                                            ; Off           ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off           ; Off           ;
; Generate Signal Activity File                                                              ; Off           ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off           ; Off           ;
; Group bus channels in simulation results                                                   ; Off           ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On            ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE    ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off           ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off           ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto          ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport     ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport     ; Transport     ;
+--------------------------------------------------------------------------------------------+---------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      95.85 % ;
; Total nodes checked                                 ; 217          ;
; Total output ports checked                          ; 217          ;
; Total output ports with complete 1/0-value coverage ; 208          ;
; Total output ports with no 1/0-value coverage       ; 9            ;
; Total output ports with no 1-value coverage         ; 9            ;
; Total output ports with no 0-value coverage         ; 9            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                             ; Output Port Name                                                                                      ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |COS_lab2.1|ZF                                                                                        ; |COS_lab2.1|ZF                                                                                        ; pin_out          ;
; |COS_lab2.1|SEL[1]                                                                                    ; |COS_lab2.1|SEL[1]                                                                                    ; out              ;
; |COS_lab2.1|SEL[0]                                                                                    ; |COS_lab2.1|SEL[0]                                                                                    ; out              ;
; |COS_lab2.1|ALU_A[7]                                                                                  ; |COS_lab2.1|ALU_A[7]                                                                                  ; out              ;
; |COS_lab2.1|ALU_A[6]                                                                                  ; |COS_lab2.1|ALU_A[6]                                                                                  ; out              ;
; |COS_lab2.1|ALU_A[5]                                                                                  ; |COS_lab2.1|ALU_A[5]                                                                                  ; out              ;
; |COS_lab2.1|ALU_A[3]                                                                                  ; |COS_lab2.1|ALU_A[3]                                                                                  ; out              ;
; |COS_lab2.1|ALU_A[1]                                                                                  ; |COS_lab2.1|ALU_A[1]                                                                                  ; out              ;
; |COS_lab2.1|ALU_B[7]                                                                                  ; |COS_lab2.1|ALU_B[7]                                                                                  ; out              ;
; |COS_lab2.1|ALU_B[6]                                                                                  ; |COS_lab2.1|ALU_B[6]                                                                                  ; out              ;
; |COS_lab2.1|ALU_B[5]                                                                                  ; |COS_lab2.1|ALU_B[5]                                                                                  ; out              ;
; |COS_lab2.1|ALU_B[4]                                                                                  ; |COS_lab2.1|ALU_B[4]                                                                                  ; out              ;
; |COS_lab2.1|ALU_B[3]                                                                                  ; |COS_lab2.1|ALU_B[3]                                                                                  ; out              ;
; |COS_lab2.1|ALU_B[2]                                                                                  ; |COS_lab2.1|ALU_B[2]                                                                                  ; out              ;
; |COS_lab2.1|ALU_B[1]                                                                                  ; |COS_lab2.1|ALU_B[1]                                                                                  ; out              ;
; |COS_lab2.1|ALU_B[0]                                                                                  ; |COS_lab2.1|ALU_B[0]                                                                                  ; out              ;
; |COS_lab2.1|CF                                                                                        ; |COS_lab2.1|CF                                                                                        ; pin_out          ;
; |COS_lab2.1|OF                                                                                        ; |COS_lab2.1|OF                                                                                        ; pin_out          ;
; |COS_lab2.1|SF                                                                                        ; |COS_lab2.1|SF                                                                                        ; pin_out          ;
; |COS_lab2.1|result[7]                                                                                 ; |COS_lab2.1|result[7]                                                                                 ; pin_out          ;
; |COS_lab2.1|result[6]                                                                                 ; |COS_lab2.1|result[6]                                                                                 ; pin_out          ;
; |COS_lab2.1|result[5]                                                                                 ; |COS_lab2.1|result[5]                                                                                 ; pin_out          ;
; |COS_lab2.1|result[4]                                                                                 ; |COS_lab2.1|result[4]                                                                                 ; pin_out          ;
; |COS_lab2.1|result[3]                                                                                 ; |COS_lab2.1|result[3]                                                                                 ; pin_out          ;
; |COS_lab2.1|result[2]                                                                                 ; |COS_lab2.1|result[2]                                                                                 ; pin_out          ;
; |COS_lab2.1|result[1]                                                                                 ; |COS_lab2.1|result[1]                                                                                 ; pin_out          ;
; |COS_lab2.1|result[0]                                                                                 ; |COS_lab2.1|result[0]                                                                                 ; pin_out          ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[7][1]                                  ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[7][1]                                  ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[4][1]                                  ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[4][1]                                  ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[2][1]                                  ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[2][1]                                  ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[0][1]                                  ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[0][1]                                  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2      ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3      ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4      ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5      ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6      ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7      ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~8      ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~8      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~9      ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~9      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~11     ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~11     ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~14     ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~14     ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~15     ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~15     ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|overflow ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|overflow ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~0                      ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~0                      ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~2                      ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~2                      ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~4                      ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~4                      ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~5                      ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~5                      ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~6                      ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~6                      ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~7                      ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~7                      ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~10                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~10                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~12                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~12                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~13                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~13                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~14                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~14                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~15                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~15                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~17                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~17                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]           ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]           ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~18                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~18                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~20                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~20                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~22                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~22                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~23                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~23                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~24                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~24                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~25                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~25                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~28                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~28                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~30                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~30                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~31                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~31                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~32                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~32                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~33                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~33                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~35                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~35                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]           ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]           ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~36                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~36                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~38                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~38                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~40                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~40                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~41                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~41                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~42                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~42                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~43                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~43                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~46                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~46                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~48                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~48                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~49                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~49                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~50                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~50                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~51                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~51                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~53                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~53                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]           ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]           ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~54                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~54                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~56                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~56                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~58                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~58                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~59                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~59                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~60                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~60                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~61                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~61                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~64                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~64                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~66                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~66                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~67                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~67                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~68                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~68                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~69                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~69                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~71                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~71                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]           ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]           ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~72                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~72                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~74                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~74                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~76                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~76                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~77                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~77                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~78                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~78                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~79                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~79                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~82                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~82                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~84                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~84                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~85                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~85                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~86                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~86                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~87                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~87                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~89                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~89                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9         ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9         ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]           ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]           ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~90                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~90                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~92                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~92                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~94                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~94                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~95                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~95                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~96                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~96                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~97                     ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~97                     ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10        ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10        ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~100                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~100                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~102                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~102                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~103                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~103                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~104                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~104                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~105                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~105                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~107                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~107                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11        ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11        ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]           ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]           ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~108                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~108                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~110                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~110                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~112                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~112                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~113                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~113                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~114                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~114                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~115                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~115                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~118                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~118                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~120                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~120                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~121                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~121                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~122                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~122                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~123                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~123                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~125                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~125                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13        ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13        ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]           ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]           ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~126                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~126                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~128                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~128                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~130                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~130                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~131                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~131                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~132                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~132                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~133                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~133                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14        ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14        ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~136                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~136                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~138                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~138                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~139                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~139                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~140                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~140                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~141                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~141                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~143                    ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~143                    ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15        ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15        ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]           ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]           ; out0             ;
; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][1]                                      ; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][1]                                      ; out0             ;
; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][2]                                      ; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][2]                                      ; out0             ;
; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][3]                                      ; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][3]                                      ; out0             ;
; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][4]                                      ; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][4]                                      ; out0             ;
; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][5]                                      ; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][5]                                      ; out0             ;
; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][6]                                      ; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][6]                                      ; out0             ;
; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][7]                                      ; |COS_lab2.1|lpm_or0:inst10|lpm_or:lpm_or_component|or_node[0][7]                                      ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~7   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~7   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~8   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~8   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~9   ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~9   ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~11  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~11  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~12  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~12  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~14  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~14  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~15  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~15  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~16  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~16  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~17  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~17  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~18  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~18  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~19  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~19  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~20  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~20  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~21  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~21  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~22  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~22  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~24  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~24  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~25  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~25  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~26  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~26  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~27  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~27  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~28  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~28  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~29  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~29  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~30  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~30  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~31  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~31  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~32  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~32  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~34  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~34  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~35  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~35  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~36  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~36  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~37  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~37  ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~39  ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~39  ; out0             ;
+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                            ; Output Port Name                                                                                     ; Output Port Type ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; |COS_lab2.1|ALU_A[4]                                                                                 ; |COS_lab2.1|ALU_A[4]                                                                                 ; out              ;
; |COS_lab2.1|ALU_A[2]                                                                                 ; |COS_lab2.1|ALU_A[2]                                                                                 ; out              ;
; |COS_lab2.1|ALU_A[0]                                                                                 ; |COS_lab2.1|ALU_A[0]                                                                                 ; out              ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[6][1]                                 ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[6][1]                                 ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[5][1]                                 ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[5][1]                                 ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[3][1]                                 ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[3][1]                                 ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[1][1]                                 ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[1][1]                                 ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12       ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12       ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~38 ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~38 ; out0             ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                            ; Output Port Name                                                                                     ; Output Port Type ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+
; |COS_lab2.1|ALU_A[4]                                                                                 ; |COS_lab2.1|ALU_A[4]                                                                                 ; out              ;
; |COS_lab2.1|ALU_A[2]                                                                                 ; |COS_lab2.1|ALU_A[2]                                                                                 ; out              ;
; |COS_lab2.1|ALU_A[0]                                                                                 ; |COS_lab2.1|ALU_A[0]                                                                                 ; out              ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[6][1]                                 ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[6][1]                                 ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[5][1]                                 ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[5][1]                                 ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[3][1]                                 ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[3][1]                                 ; out0             ;
; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[1][1]                                 ; |COS_lab2.1|lpm_and0:inst15|lpm_and:lpm_and_component|and_node[1][1]                                 ; out0             ;
; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12       ; |COS_lab2.1|lpm_mux0:inst18|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12       ; out0             ;
; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~38 ; |COS_lab2.1|lpm_add_sub0:inst13|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~38 ; out0             ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 28 15:18:23 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off cos_lab2 -c cos_lab2
Info: Using vector source file "D:/CodeMonkey/WORKSPACE/COS_LAB/lab2/Waveform1.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      95.85 %
Info: Number of transitions in simulation is 1748
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 178 megabytes
    Info: Processing ended: Thu Mar 28 15:18:23 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


