array const_arr196[784] : w32 -> w8 = [0 0 0 0 5 0 0 0 0 0 0 0 0 0 0 0 224 128 163 77 233 85 0 0 1 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
array model_version[4] : w32 -> w8 = symbolic
array stdin-stat[144] : w32 -> w8 = symbolic
array sym_int[4] : w32 -> w8 = symbolic
array sym_int_1[4] : w32 -> w8 = symbolic
array sym_int_2[4] : w32 -> w8 = symbolic
array sym_int_3[4] : w32 -> w8 = symbolic
array sym_int_4[4] : w32 -> w8 = symbolic
array sym_int_5[4] : w32 -> w8 = symbolic
(query [(Eq false
             (Eq 0
                 (And w64 (ReadLSB w64 8 stdin-stat)
                          2147483647)))
         (Eq 0
             (And w64 (ReadLSB w64 56 stdin-stat)
                      18446744073709486080))
         (Eq 1
             (ReadLSB w32 0 model_version))
         (Eq 0
             (Mul w64 8
                      (ZExt w64 (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_3))))))
         (Eq false
             (Eq 0
                 N0:(Mul w64 8
                             (ZExt w64 N1:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_2)))))))
         (Ult 2147483648 N0)
         (Eq 0
             (Mul w64 4
                      (SExt w64 (Mul w32 N2:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int)))
                                         N3:(Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_1)))))))
         (Eq false (Slt 0 N2))
         (Slt 0 N1)
         (Eq false
             (Ult (Add w64 1728
                           N4:(Add w64 (Mul w64 4
                                                (SExt w64 (Mul w32 (Add w32 4294967295
                                                                            (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_4))))
                                                                   N3)))
                                       (Mul w64 4
                                                (SExt w64 (Add w32 4294967295
                                                                   (Extract w32 0 (SExt w64 (ReadLSB w32 0 sym_int_5))))))))
                  1))
         (Eq false
             (Ult (Add w64 1848 N4) 5))
         (Eq false
             (Ult (Add w64 1896 N4) 1))
         (Eq false
             (Ult (Add w64 3472 N4) 5))
         (Eq false
             (Ult (Add w64 3480 N4) 5))
         (Eq false
             (Ult (Add w64 3536 N4) 1))
         (Eq false
             (Ult (Add w64 3616 N4) 5))
         (Eq false
             (Ult (Add w64 3632 N4) 5))
         (Eq false
             (Ult (Add w64 3656 N4) 1))
         (Eq false
             (Ult (Add w64 3672 N4) 5))
         (Eq false
             (Ult (Add w64 3728 N4) 1))
         (Eq false
             (Ult (Add w64 3792 N4) 5))
         (Eq false
             (Ult (Add w64 3808 N4) 5))
         (Eq false
             (Ult (Add w64 3824 N4) 5))
         (Eq false
             (Ult (Add w64 3840 N4) 5))
         (Eq false
             (Ult (Add w64 3856 N4) 5))
         (Eq false
             (Ult (Add w64 3872 N4) 5))
         (Eq false
             (Ult (Add w64 3896 N4) 1))
         (Eq false
             (Ult (Add w64 3904 N4) 5))
         (Eq false
             (Ult (Add w64 4456 N4) 5))
         (Eq false
             (Ult (Add w64 4464 N4) 5))
         (Eq false
             (Ult (Add w64 4472 N4) 5))
         (Eq false
             (Ult (Add w64 4480 N4) 5))
         (Eq false
             (Ult (Add w64 4488 N4) 5))
         (Eq false
             (Ult (Add w64 4496 N4) 4))
         (Eq false
             (Ult (Add w64 4504 N4) 3))
         (Eq false
             (Ult (Add w64 4512 N4) 4))
         (Eq false
             (Ult (Add w64 4520 N4) 5))
         (Eq false
             (Ult (Add w64 4528 N4) 1))
         (Eq false
             (Ult (Add w64 4536 N4) 5))
         (Eq false
             (Ult (Add w64 4544 N4) 2))
         (Eq false
             (Ult (Add w64 4552 N4) 1))
         (Eq false
             (Ult (Add w64 4560 N4) 1))
         (Eq false
             (Ult (Add w64 4568 N4) 5))
         (Eq false
             (Ult (Add w64 4576 N4) 5))
         (Eq false
             (Ult (Add w64 4584 N4) 5))
         (Eq false
             (Ult (Add w64 4592 N4) 5))
         (Eq false
             (Ult (Add w64 4600 N4) 2))
         (Eq false
             (Ult (Add w64 4608 N4) 3))
         (Eq false
             (Ult (Add w64 4616 N4) 4))
         (Eq false
             (Ult (Add w64 4624 N4) 3))
         (Eq false
             (Ult (Add w64 4640 N4) 4))
         (Eq false
             (Ult (Add w64 4648 N4) 5))
         (Eq false
             (Ult (Add w64 4656 N4) 1))
         (Eq false
             (Ult (Add w64 4664 N4) 5))
         (Eq false
             (Ult (Add w64 4672 N4) 1))
         (Eq false
             (Ult (Add w64 4680 N4) 5))
         (Eq false
             (Ult (Add w64 4688 N4) 5))
         (Eq false
             (Ult (Add w64 4696 N4) 5))
         (Eq false
             (Ult (Add w64 4704 N4) 5))
         (Eq false
             (Ult (Add w64 4712 N4) 5))
         (Eq false
             (Ult (Add w64 4720 N4) 5))
         (Eq false
             (Ult (Add w64 4728 N4) 3))
         (Eq false
             (Ult (Add w64 4736 N4) 3))
         (Eq false
             (Ult (Add w64 4744 N4) 5))
         (Eq false
             (Ult (Add w64 4752 N4) 5))
         (Eq false
             (Ult (Add w64 4760 N4) 5))
         (Eq false
             (Ult (Add w64 4768 N4) 4))
         (Eq false
             (Ult (Add w64 4776 N4) 2))
         (Eq false
             (Ult (Add w64 4784 N4) 2))
         (Eq false
             (Ult (Add w64 4792 N4) 4))
         (Eq false
             (Ult (Add w64 4800 N4) 4))
         (Eq false
             (Ult (Add w64 4808 N4) 3))
         (Eq false
             (Ult (Add w64 4816 N4) 1))
         (Eq false
             (Ult (Add w64 4824 N4) 1))
         (Eq false
             (Ult (Add w64 4832 N4) 1))
         (Eq false
             (Ult (Add w64 4840 N4) 2))
         (Eq false
             (Ult (Add w64 4856 N4) 4))
         (Eq false
             (Ult (Add w64 4864 N4) 1))
         (Eq false
             (Ult (Add w64 4872 N4) 1))
         (Eq false
             (Ult (Add w64 4880 N4) 1))
         (Eq false
             (Ult (Add w64 4888 N4) 1))
         (Eq false
             (Ult (Add w64 4896 N4) 5))
         (Eq false
             (Ult (Add w64 4904 N4) 5))
         (Eq false
             (Ult (Add w64 4912 N4) 1))
         (Eq false
             (Ult (Add w64 4920 N4) 5))
         (Eq false
             (Ult (Add w64 4928 N4) 5))
         (Eq false
             (Ult (Add w64 4936 N4) 5))
         (Eq false
             (Ult (Add w64 4944 N4) 5))
         (Eq false
             (Ult (Add w64 4952 N4) 5))
         (Eq false
             (Ult (Add w64 4968 N4) 5))
         (Eq false
             (Ult (Add w64 38712 N4) 43))
         (Eq false
             (Ult (Add w64 48232 N4) 39))
         (Eq false
             (Ult (Add w64 49288 N4) 45))
         (Eq false
             (Ult (Add w64 49672 N4) 40))
         (Eq false
             (Ult (Add w64 50872 N4) 31))
         (Eq false
             (Ult (Add w64 51016 N4) 44))
         (Eq false
             (Ult (Add w64 82056 N4) 52))
         (Eq false
             (Ult (Add w64 82120 N4) 48))
         (Eq false
             (Ult (Add w64 82184 N4) 57))
         (Eq false
             (Ult (Add w64 82248 N4) 52))
         (Eq false
             (Ult (Add w64 82440 N4) 51))
         (Eq false
             (Ult (Add w64 82504 N4) 47))
         (Eq false
             (Ult (Add w64 82632 N4) 58))
         (Eq false
             (Ult (Add w64 83208 N4) 56))
         (Eq false
             (Ult (Add w64 84936 N4) 50))
         (Eq false
             (Ult (Add w64 85000 N4) 60))
         (Eq false
             (Ult (Add w64 85064 N4) 57))
         (Eq false
             (Ult (Add w64 85128 N4) 50))
         (Eq false
             (Ult (Add w64 85192 N4) 51))
         (Eq false
             (Ult (Add w64 85320 N4) 54))
         (Eq false
             (Ult (Add w64 85384 N4) 54))
         (Eq false
             (Ult (Add w64 85512 N4) 53))
         (Eq false
             (Ult (Add w64 85576 N4) 54))
         (Eq false
             (Ult (Add w64 96328 N4) 46))
         (Eq false
             (Ult (Add w64 146688 N4) 5))
         (Eq false
             (Ult (Add w64 146720 N4) 5))
         (Eq false
             (Ult (Add w64 194824 N4) 101))
         (Eq false
             (Ult (Add w64 195048 N4) 101))
         (Eq false
             (Ult (Add w64 208408 N4) 62))
         (Eq false
             (Ult (Add w64 209048 N4) 72))
         (Eq false
             (Ult (Add w64 214328 N4) 75))
         (Eq false
             (Ult (Add w64 257432 N4) 11))
         (Eq false
             (Ult (Add w64 257448 N4) 13))
         (Eq false
             (Ult (Add w64 257464 N4) 12))
         (Eq false
             (Ult (Add w64 257480 N4) 9))
         (Eq false
             (Ult (Add w64 257496 N4) 13))
         (Eq false
             (Ult (Add w64 257512 N4) 13))
         (Eq false
             (Ult (Add w64 257528 N4) 6))
         (Eq false
             (Ult (Add w64 257544 N4) 9))
         (Eq false
             (Ult (Add w64 257560 N4) 11))
         (Eq false
             (Ult (Add w64 257576 N4) 6))
         (Eq false
             (Ult (Add w64 257592 N4) 11))
         (Eq false
             (Ult (Add w64 257608 N4) 10))
         (Eq false
             (Ult (Add w64 257624 N4) 12))
         (Eq false
             (Ult (Add w64 257640 N4) 11))
         (Eq false
             (Ult (Add w64 257656 N4) 9))
         (Eq false
             (Ult (Add w64 257672 N4) 12))
         (Eq false
             (Ult (Add w64 257688 N4) 8))
         (Eq false
             (Ult (Add w64 257704 N4) 8))
         (Eq false
             (Ult (Add w64 257720 N4) 7))
         (Eq false
             (Ult (Add w64 257736 N4) 6))
         (Eq false
             (Ult (Add w64 257752 N4) 7))
         (Eq false
             (Ult (Add w64 257768 N4) 11))
         (Eq false
             (Ult (Add w64 257784 N4) 11))
         (Eq false
             (Ult (Add w64 257800 N4) 10))
         (Eq false
             (Ult (Add w64 257816 N4) 6))
         (Eq false
             (Ult (Add w64 257832 N4) 6))
         (Eq false
             (Ult (Add w64 257848 N4) 11))
         (Eq false
             (Ult (Add w64 257864 N4) 9))
         (Eq false
             (Ult (Add w64 257880 N4) 10))
         (Eq false
             (Ult (Add w64 257896 N4) 13))
         (Eq false
             (Ult (Add w64 257912 N4) 6))
         (Eq false
             (Ult (Add w64 257928 N4) 7))
         (Eq false
             (Ult (Add w64 257944 N4) 8))
         (Eq false
             (Ult (Add w64 257960 N4) 8))
         (Eq false
             (Ult (Add w64 257976 N4) 9))
         (Eq false
             (Ult (Add w64 257992 N4) 6))
         (Eq false
             (Ult (Add w64 258008 N4) 7))
         (Eq false
             (Ult (Add w64 258024 N4) 9))
         (Eq false
             (Ult (Add w64 258040 N4) 10))
         (Eq false
             (Ult (Add w64 258056 N4) 8))
         (Eq false
             (Ult (Add w64 258072 N4) 9))
         (Eq false
             (Ult (Add w64 258088 N4) 8))
         (Eq false
             (Ult (Add w64 258104 N4) 9))
         (Eq false
             (Ult (Add w64 258120 N4) 7))
         (Eq false
             (Ult (Add w64 258136 N4) 8))
         (Eq false
             (Ult (Add w64 258152 N4) 6))
         (Eq false
             (Ult (Add w64 258168 N4) 7))
         (Eq false
             (Ult (Add w64 258184 N4) 9))
         (Eq false
             (Ult (Add w64 258200 N4) 7))
         (Eq false
             (Ult (Add w64 258232 N4) 11))
         (Eq false
             (Ult (Add w64 258264 N4) 12))
         (Eq false
             (Ult (Add w64 258296 N4) 9))
         (Eq false
             (Ult (Add w64 258328 N4) 8))
         (Eq false
             (Ult (Add w64 281736 N4) 17))
         (Eq false
             (Ult (Add w64 282056 N4) 29))
         (Eq false
             (Ult (Add w64 282120 N4) 28))
         (Eq false
             (Ult (Add w64 282184 N4) 19))
         (Eq false
             (Ult (Add w64 282216 N4) 17))
         (Eq false
             (Ult (Add w64 282280 N4) 28))
         (Eq false
             (Ult (Add w64 282376 N4) 17))
         (Eq false
             (Ult (Add w64 282440 N4) 14))
         (Eq false
             (Ult (Add w64 282536 N4) 17))
         (Eq false
             (Ult (Add w64 282600 N4) 14))
         (Eq false
             (Ult (Add w64 282632 N4) 25))
         (Eq false
             (Ult (Add w64 282664 N4) 17))
         (Eq false
             (Ult (Add w64 282760 N4) 29))
         (Eq false
             (Ult (Add w64 282792 N4) 15))
         (Eq false
             (Ult (Add w64 2767704 N4) 99))
         (Eq false
             (Ult (Add w64 4603144 N4) 205))
         (Eq false
             (Ult (Add w64 4832488 N4) 164))
         (Eq false
             (Ult (Add w64 5566152 N4) 961))
         (Eq false
             (Ult (Add w64 10640584 N4) 1513))
         (Eq false
             (Ult (Add w64 13414952 N4) 397))
         (Eq false
             (Ult (Add w64 13593480 N4) 261))
         (Eq false
             (Ult (Add w64 13594056 N4) 259))
         (Eq false
             (Ult (Add w64 26634872 N4) 141))
         (Eq false
             (Ult (Add w64 27859912 N4) 113))
         (Eq false
             (Ult (Add w64 28080744 N4) 85))
         (Eq false
             (Ult (Add w64 28090584 N4) 130))
         (Eq false
             (Ult (Add w64 28690952 N4) 237))
         (Eq false
             (Ult (Add w64 28691432 N4) 228))
         (Eq false
             (Ult (Add w64 28934088 N4) 765))
         (Eq false
             (Ult (Add w64 28937160 N4) 765))
         (Eq false
             (Ult (Add w64 28937928 N4) 765))
         (Ult N5:(Add w64 29027656 N4) 781)
         (Eq 1
             (ReadLSB w32 N6:(Extract w32 0 N5) U0:[783=0, 782=0, 781=0, 780=0, 779=0, 778=0, 777=0, 776=0, 775=N7:(Read w8 3 model_version),
                                                    774=N8:(Read w8 2 model_version),
                                                    773=N9:(Read w8 1 model_version),
                                                    772=N10:(Read w8 0 model_version)] @ const_arr196))]
        false)
