// Generated by CIRCT firtool-1.75.0
module ChipTop(	// @[generators/chipyard/src/main/scala/ChipTop.scala:33:44]
  output        axi4_mmio_0_clock,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input         axi4_mmio_0_bits_aw_ready,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output        axi4_mmio_0_bits_aw_valid,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [3:0]  axi4_mmio_0_bits_aw_bits_id,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [29:0] axi4_mmio_0_bits_aw_bits_addr,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [7:0]  axi4_mmio_0_bits_aw_bits_len,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [2:0]  axi4_mmio_0_bits_aw_bits_size,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [1:0]  axi4_mmio_0_bits_aw_bits_burst,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output        axi4_mmio_0_bits_aw_bits_lock,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [3:0]  axi4_mmio_0_bits_aw_bits_cache,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [2:0]  axi4_mmio_0_bits_aw_bits_prot,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [3:0]  axi4_mmio_0_bits_aw_bits_qos,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input         axi4_mmio_0_bits_w_ready,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output        axi4_mmio_0_bits_w_valid,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [63:0] axi4_mmio_0_bits_w_bits_data,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [7:0]  axi4_mmio_0_bits_w_bits_strb,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output        axi4_mmio_0_bits_w_bits_last,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output        axi4_mmio_0_bits_b_ready,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input         axi4_mmio_0_bits_b_valid,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input  [3:0]  axi4_mmio_0_bits_b_bits_id,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input  [1:0]  axi4_mmio_0_bits_b_bits_resp,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input         axi4_mmio_0_bits_ar_ready,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output        axi4_mmio_0_bits_ar_valid,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [3:0]  axi4_mmio_0_bits_ar_bits_id,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [29:0] axi4_mmio_0_bits_ar_bits_addr,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [7:0]  axi4_mmio_0_bits_ar_bits_len,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [2:0]  axi4_mmio_0_bits_ar_bits_size,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [1:0]  axi4_mmio_0_bits_ar_bits_burst,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output        axi4_mmio_0_bits_ar_bits_lock,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [3:0]  axi4_mmio_0_bits_ar_bits_cache,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [2:0]  axi4_mmio_0_bits_ar_bits_prot,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output [3:0]  axi4_mmio_0_bits_ar_bits_qos,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  output        axi4_mmio_0_bits_r_ready,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input         axi4_mmio_0_bits_r_valid,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input  [3:0]  axi4_mmio_0_bits_r_bits_id,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input  [63:0] axi4_mmio_0_bits_r_bits_data,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input  [1:0]  axi4_mmio_0_bits_r_bits_resp,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input         axi4_mmio_0_bits_r_bits_last,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:416:22]
  input         tl_slave_0_a_ready,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output        tl_slave_0_a_valid,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output [2:0]  tl_slave_0_a_bits_opcode,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output [2:0]  tl_slave_0_a_bits_param,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output [2:0]  tl_slave_0_a_bits_size,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output [3:0]  tl_slave_0_a_bits_source,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output [31:0] tl_slave_0_a_bits_address,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output [7:0]  tl_slave_0_a_bits_mask,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output [63:0] tl_slave_0_a_bits_data,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output        tl_slave_0_a_bits_corrupt,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  output        tl_slave_0_d_ready,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input         tl_slave_0_d_valid,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input  [2:0]  tl_slave_0_d_bits_opcode,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input  [1:0]  tl_slave_0_d_bits_param,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input  [2:0]  tl_slave_0_d_bits_size,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input  [3:0]  tl_slave_0_d_bits_source,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input         tl_slave_0_d_bits_sink,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input         tl_slave_0_d_bits_denied,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input  [63:0] tl_slave_0_d_bits_data,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input         tl_slave_0_d_bits_corrupt,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:538:33]
  input         custom_boot,	// @[generators/chipyard/src/main/scala/iocell/IOCell.scala:196:23]
  output        uart_tsi_uart_txd,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:530:22]
  input         uart_tsi_uart_rxd,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:530:22]
  output        uart_tsi_dropped,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:530:22]
  output [3:0]  uart_tsi_tsi2tl_state,	// @[generators/chipyard/src/main/scala/iobinders/IOBinders.scala:530:22]
  input         reset_io,	// @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala:87:24]
  input         clock_uncore,	// @[generators/chipyard/src/main/scala/clocking/ClockBinders.scala:95:26]
  output        clock_tap	// @[generators/chipyard/src/main/scala/iocell/IOCell.scala:196:23]
);

  wire _iocell_custom_boot_i;	// @[generators/chipyard/src/main/scala/iocell/IOCell.scala:176:23]
  wire _system_clock_tap;	// @[generators/chipyard/src/main/scala/ChipTop.scala:27:35]
  DigitalTop system (	// @[generators/chipyard/src/main/scala/ChipTop.scala:27:35]
    .auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock (clock_uncore),
    .auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset (reset_io),
    .auto_sbus_fixedClockNode_anon_out_clock                                           (axi4_mmio_0_clock),
    .mem_tl_0_a_ready                                                                  (tl_slave_0_a_ready),
    .mem_tl_0_a_valid                                                                  (tl_slave_0_a_valid),
    .mem_tl_0_a_bits_opcode                                                            (tl_slave_0_a_bits_opcode),
    .mem_tl_0_a_bits_param                                                             (tl_slave_0_a_bits_param),
    .mem_tl_0_a_bits_size                                                              (tl_slave_0_a_bits_size),
    .mem_tl_0_a_bits_source                                                            (tl_slave_0_a_bits_source),
    .mem_tl_0_a_bits_address                                                           (tl_slave_0_a_bits_address),
    .mem_tl_0_a_bits_mask                                                              (tl_slave_0_a_bits_mask),
    .mem_tl_0_a_bits_data                                                              (tl_slave_0_a_bits_data),
    .mem_tl_0_a_bits_corrupt                                                           (tl_slave_0_a_bits_corrupt),
    .mem_tl_0_d_ready                                                                  (tl_slave_0_d_ready),
    .mem_tl_0_d_valid                                                                  (tl_slave_0_d_valid),
    .mem_tl_0_d_bits_opcode                                                            (tl_slave_0_d_bits_opcode),
    .mem_tl_0_d_bits_param                                                             (tl_slave_0_d_bits_param),
    .mem_tl_0_d_bits_size                                                              (tl_slave_0_d_bits_size),
    .mem_tl_0_d_bits_source                                                            (tl_slave_0_d_bits_source),
    .mem_tl_0_d_bits_sink                                                              (tl_slave_0_d_bits_sink),
    .mem_tl_0_d_bits_denied                                                            (tl_slave_0_d_bits_denied),
    .mem_tl_0_d_bits_data                                                              (tl_slave_0_d_bits_data),
    .mem_tl_0_d_bits_corrupt                                                           (tl_slave_0_d_bits_corrupt),
    .mmio_axi4_0_aw_ready                                                              (axi4_mmio_0_bits_aw_ready),
    .mmio_axi4_0_aw_valid                                                              (axi4_mmio_0_bits_aw_valid),
    .mmio_axi4_0_aw_bits_id                                                            (axi4_mmio_0_bits_aw_bits_id),
    .mmio_axi4_0_aw_bits_addr                                                          (axi4_mmio_0_bits_aw_bits_addr),
    .mmio_axi4_0_aw_bits_len                                                           (axi4_mmio_0_bits_aw_bits_len),
    .mmio_axi4_0_aw_bits_size                                                          (axi4_mmio_0_bits_aw_bits_size),
    .mmio_axi4_0_aw_bits_burst                                                         (axi4_mmio_0_bits_aw_bits_burst),
    .mmio_axi4_0_aw_bits_lock                                                          (axi4_mmio_0_bits_aw_bits_lock),
    .mmio_axi4_0_aw_bits_cache                                                         (axi4_mmio_0_bits_aw_bits_cache),
    .mmio_axi4_0_aw_bits_prot                                                          (axi4_mmio_0_bits_aw_bits_prot),
    .mmio_axi4_0_aw_bits_qos                                                           (axi4_mmio_0_bits_aw_bits_qos),
    .mmio_axi4_0_w_ready                                                               (axi4_mmio_0_bits_w_ready),
    .mmio_axi4_0_w_valid                                                               (axi4_mmio_0_bits_w_valid),
    .mmio_axi4_0_w_bits_data                                                           (axi4_mmio_0_bits_w_bits_data),
    .mmio_axi4_0_w_bits_strb                                                           (axi4_mmio_0_bits_w_bits_strb),
    .mmio_axi4_0_w_bits_last                                                           (axi4_mmio_0_bits_w_bits_last),
    .mmio_axi4_0_b_ready                                                               (axi4_mmio_0_bits_b_ready),
    .mmio_axi4_0_b_valid                                                               (axi4_mmio_0_bits_b_valid),
    .mmio_axi4_0_b_bits_id                                                             (axi4_mmio_0_bits_b_bits_id),
    .mmio_axi4_0_b_bits_resp                                                           (axi4_mmio_0_bits_b_bits_resp),
    .mmio_axi4_0_ar_ready                                                              (axi4_mmio_0_bits_ar_ready),
    .mmio_axi4_0_ar_valid                                                              (axi4_mmio_0_bits_ar_valid),
    .mmio_axi4_0_ar_bits_id                                                            (axi4_mmio_0_bits_ar_bits_id),
    .mmio_axi4_0_ar_bits_addr                                                          (axi4_mmio_0_bits_ar_bits_addr),
    .mmio_axi4_0_ar_bits_len                                                           (axi4_mmio_0_bits_ar_bits_len),
    .mmio_axi4_0_ar_bits_size                                                          (axi4_mmio_0_bits_ar_bits_size),
    .mmio_axi4_0_ar_bits_burst                                                         (axi4_mmio_0_bits_ar_bits_burst),
    .mmio_axi4_0_ar_bits_lock                                                          (axi4_mmio_0_bits_ar_bits_lock),
    .mmio_axi4_0_ar_bits_cache                                                         (axi4_mmio_0_bits_ar_bits_cache),
    .mmio_axi4_0_ar_bits_prot                                                          (axi4_mmio_0_bits_ar_bits_prot),
    .mmio_axi4_0_ar_bits_qos                                                           (axi4_mmio_0_bits_ar_bits_qos),
    .mmio_axi4_0_r_ready                                                               (axi4_mmio_0_bits_r_ready),
    .mmio_axi4_0_r_valid                                                               (axi4_mmio_0_bits_r_valid),
    .mmio_axi4_0_r_bits_id                                                             (axi4_mmio_0_bits_r_bits_id),
    .mmio_axi4_0_r_bits_data                                                           (axi4_mmio_0_bits_r_bits_data),
    .mmio_axi4_0_r_bits_resp                                                           (axi4_mmio_0_bits_r_bits_resp),
    .mmio_axi4_0_r_bits_last                                                           (axi4_mmio_0_bits_r_bits_last),
    .uart_tsi_io_uart_txd                                                              (uart_tsi_uart_txd),
    .uart_tsi_io_uart_rxd                                                              (uart_tsi_uart_rxd),
    .uart_tsi_io_dropped                                                               (uart_tsi_dropped),
    .uart_tsi_io_tsi2tl_state                                                          (uart_tsi_tsi2tl_state),
    .custom_boot                                                                       (_iocell_custom_boot_i),	// @[generators/chipyard/src/main/scala/iocell/IOCell.scala:176:23]
    .clock_tap                                                                         (_system_clock_tap)
  );	// @[generators/chipyard/src/main/scala/ChipTop.scala:27:35]
  GenericDigitalInIOCell iocell_custom_boot (	// @[generators/chipyard/src/main/scala/iocell/IOCell.scala:176:23]
    .pad (custom_boot),
    .i   (_iocell_custom_boot_i),
    .ie  (1'h1)
  );	// @[generators/chipyard/src/main/scala/iocell/IOCell.scala:176:23]
  GenericDigitalOutIOCell iocell_clock_tap (	// @[generators/chipyard/src/main/scala/iocell/IOCell.scala:177:24]
    .pad (clock_tap),
    .o   (_system_clock_tap),	// @[generators/chipyard/src/main/scala/ChipTop.scala:27:35]
    .oe  (1'h1)
  );	// @[generators/chipyard/src/main/scala/iocell/IOCell.scala:177:24]
endmodule

