
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 14:25:01 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 49194 ; free virtual = 52005
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 49194 ; free virtual = 52005
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 435.043 ; gain = 0.094 ; free physical = 49123 ; free virtual = 51934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 435.152 ; gain = 0.203 ; free physical = 49161 ; free virtual = 51973
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 48753 ; free virtual = 51566
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:241:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:255:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:262:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 626.949 ; gain = 192.000 ; free physical = 48249 ; free virtual = 51062
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.54 seconds; current allocated memory: 285.538 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 286.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 286.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 287.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 287.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 287.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 288.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 289.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 289.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.31 seconds; current allocated memory: 308.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.57 seconds; current allocated memory: 330.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.66 seconds; current allocated memory: 331.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.54 seconds; current allocated memory: 332.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 333.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 337.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 340.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 342.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 345.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 392.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2', 'mat3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 18.73 seconds; current allocated memory: 578.194 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_5_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_60_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:33 ; elapsed = 00:01:52 . Memory (MB): peak = 1074.961 ; gain = 640.012 ; free physical = 48458 ; free virtual = 51472
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:27:09 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.156 ; gain = 2.016 ; free physical = 47755 ; free virtual = 50788
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.156 ; gain = 0.000 ; free physical = 47641 ; free virtual = 50668
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 14:27:43 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 14:27:43 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 14:27:43 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1378.168 ; gain = 0.000 ; free physical = 47781 ; free virtual = 50926
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1880700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.102 ; gain = 74.000 ; free physical = 47664 ; free virtual = 50809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1880316-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1880316-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.852 ; gain = 127.750 ; free physical = 47682 ; free virtual = 50827
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.852 ; gain = 127.750 ; free physical = 47678 ; free virtual = 50824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.852 ; gain = 127.750 ; free physical = 47678 ; free virtual = 50824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 46562 ; free virtual = 49702
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 46560 ; free virtual = 49700
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 46554 ; free virtual = 49695
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.922 ; gain = 1103.820 ; free physical = 46322 ; free virtual = 49462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.922 ; gain = 1103.820 ; free physical = 46321 ; free virtual = 49461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.922 ; gain = 1103.820 ; free physical = 46316 ; free virtual = 49456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.922 ; gain = 1103.820 ; free physical = 46307 ; free virtual = 49448
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.922 ; gain = 1103.820 ; free physical = 46239 ; free virtual = 49382
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2813.422 ; gain = 1393.320 ; free physical = 46547 ; free virtual = 49696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2813.422 ; gain = 1393.320 ; free physical = 46547 ; free virtual = 49696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:52 . Memory (MB): peak = 2822.438 ; gain = 1402.336 ; free physical = 46546 ; free virtual = 49696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.438 ; gain = 1402.336 ; free physical = 46544 ; free virtual = 49694
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.438 ; gain = 1402.336 ; free physical = 46544 ; free virtual = 49694
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.438 ; gain = 1402.336 ; free physical = 46544 ; free virtual = 49694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.438 ; gain = 1402.336 ; free physical = 46544 ; free virtual = 49694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.438 ; gain = 1402.336 ; free physical = 46544 ; free virtual = 49694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.438 ; gain = 1402.336 ; free physical = 46544 ; free virtual = 49693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.438 ; gain = 1402.336 ; free physical = 46543 ; free virtual = 49693
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 2822.438 ; gain = 426.266 ; free physical = 46571 ; free virtual = 49720
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:53 . Memory (MB): peak = 2822.445 ; gain = 1402.336 ; free physical = 46580 ; free virtual = 49730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.352 ; gain = 0.000 ; free physical = 49701 ; free virtual = 52851
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:57 . Memory (MB): peak = 2887.352 ; gain = 1509.184 ; free physical = 49978 ; free virtual = 53128
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.352 ; gain = 0.000 ; free physical = 49978 ; free virtual = 53128
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 14:41:57 2020...
[Sat Jan 25 14:41:58 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:09:15 ; elapsed = 00:14:14 . Memory (MB): peak = 1614.270 ; gain = 4.000 ; free physical = 51651 ; free virtual = 54799
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 3421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2642.992 ; gain = 0.000 ; free physical = 53396 ; free virtual = 56543
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2235 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2223 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:49 . Memory (MB): peak = 2642.992 ; gain = 1028.723 ; free physical = 53396 ; free virtual = 56543
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 14:42:47 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 21701 |     0 |   1182240 |  1.84 |
|   LUT as Logic             | 19344 |     0 |   1182240 |  1.64 |
|   LUT as Memory            |  2357 |     0 |    591840 |  0.40 |
|     LUT as Distributed RAM |  2223 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 15095 |     0 |   2364480 |  0.64 |
|   Register as Flip Flop    | 15095 |     0 |   2364480 |  0.64 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1166 |     0 |    147780 |  0.79 |
| F7 Muxes                   |    20 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 53    |          Yes |         Set |            - |
| 15042 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  106 |     0 |      2160 |  4.91 |
|   RAMB36/FIFO*    |  104 |     0 |      2160 |  4.81 |
|     RAMB36E2 only |  104 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15042 |            Register |
| LUT4     |  6005 |                 CLB |
| LUT6     |  5988 |                 CLB |
| LUT2     |  4727 |                 CLB |
| LUT5     |  3850 |                 CLB |
| LUT3     |  2503 |                 CLB |
| RAMS32   |  2223 |                 CLB |
| CARRY8   |  1166 |                 CLB |
| LUT1     |   678 |                 CLB |
| SRL16E   |   134 |                 CLB |
| RAMB36E2 |   104 |           Block Ram |
| FDSE     |    53 |            Register |
| MUXF7    |    20 |                 CLB |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:25 ; elapsed = 00:01:48 . Memory (MB): peak = 4224.363 ; gain = 1581.371 ; free physical = 52150 ; free virtual = 55298
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 14:44:35 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.436      -20.517                    279                45645        0.071        0.000                      0                45645        1.155        0.000                       0                 17615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.436      -20.517                    279                45645        0.071        0.000                      0                45645        1.155        0.000                       0                 17615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          279  Failing Endpoints,  Worst Slack       -0.436ns,  Total Violation      -20.517ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 1.397ns (40.516%)  route 2.051ns (59.484%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=365, unplaced)       0.293     1.162    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/q0[0]
                         LUT2 (Prop_LUT2_I0_O)        0.089     1.251 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3701/O
                         net (fo=1, unplaced)         0.249     1.500    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3701_n_9
                         CARRY8 (Prop_CARRY8_DI[0]_O[4])
                                                      0.164     1.664 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_2181/O[4]
                         net (fo=1, unplaced)         0.195     1.859    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/data20[4]
                         LUT4 (Prop_LUT4_I0_O)        0.032     1.891 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_3112/O
                         net (fo=1, unplaced)         0.187     2.078    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_676_0
                         LUT6 (Prop_LUT6_I4_O)        0.032     2.110 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1590/O
                         net (fo=1, unplaced)         0.187     2.297    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1590_n_9
                         LUT6 (Prop_LUT6_I1_O)        0.032     2.329 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_676/O
                         net (fo=1, unplaced)         0.187     2.516    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_676_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.548 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_291__0/O
                         net (fo=1, unplaced)         0.187     2.735    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_291__0_n_9
                         LUT6 (Prop_LUT6_I4_O)        0.032     2.767 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_115__1/O
                         net (fo=1, unplaced)         0.149     2.916    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_8
                         LUT6 (Prop_LUT6_I3_O)        0.083     2.999 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_44__0/O
                         net (fo=1, unplaced)         0.187     3.186    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_44__0_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     3.218 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_9__1/O
                         net (fo=4, unplaced)         0.230     3.448    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_82[4]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.448    
  -------------------------------------------------------------------
                         slack                                 -0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg[10]/Q
                         net (fo=2, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_i_cast5_reg_789_reg_n_9_[10]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/tmp_40_fu_637_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_1_fu_251/p_0_reg_262_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_27/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_27/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_27/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4224.363 ; gain = 0.000 ; free physical = 52150 ; free virtual = 55298
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4256.379 ; gain = 0.000 ; free physical = 52105 ; free virtual = 55278
[Sat Jan 25 14:44:47 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 4256.379 ; gain = 32.016 ; free physical = 52126 ; free virtual = 55287
[Sat Jan 25 14:44:47 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1372.152 ; gain = 0.000 ; free physical = 51964 ; free virtual = 55125
INFO: [Netlist 29-17] Analyzing 3421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.176 ; gain = 0.000 ; free physical = 50610 ; free virtual = 53767
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2235 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2223 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:01:03 . Memory (MB): peak = 2707.176 ; gain = 1335.023 ; free physical = 50609 ; free virtual = 53767
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2847.141 ; gain = 85.031 ; free physical = 50657 ; free virtual = 53814

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1ba0cf535

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2847.141 ; gain = 0.000 ; free physical = 50644 ; free virtual = 53802

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2223 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14b8c6cf6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2898.137 ; gain = 24.012 ; free physical = 50649 ; free virtual = 53806
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 10 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15786ae88

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.137 ; gain = 24.012 ; free physical = 50645 ; free virtual = 53803
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18e1437ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.137 ; gain = 24.012 ; free physical = 50640 ; free virtual = 53798
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18e1437ef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.137 ; gain = 24.012 ; free physical = 50638 ; free virtual = 53796
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1678bcb40

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2898.137 ; gain = 24.012 ; free physical = 50685 ; free virtual = 53855
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1678bcb40

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2898.137 ; gain = 24.012 ; free physical = 50677 ; free virtual = 53854
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              10  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2898.137 ; gain = 0.000 ; free physical = 50675 ; free virtual = 53854
Ending Logic Optimization Task | Checksum: 1678bcb40

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2898.137 ; gain = 24.012 ; free physical = 50673 ; free virtual = 53854

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.436 | TNS=-20.517 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 108 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 216
Ending PowerOpt Patch Enables Task | Checksum: f24ef02f

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48365 ; free virtual = 51529
Ending Power Optimization Task | Checksum: f24ef02f

Time (s): cpu = 00:01:53 ; elapsed = 00:02:07 . Memory (MB): peak = 4600.707 ; gain = 1702.570 ; free physical = 48400 ; free virtual = 51564

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f24ef02f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48400 ; free virtual = 51564

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48400 ; free virtual = 51564
Ending Netlist Obfuscation Task | Checksum: b8801c26

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48400 ; free virtual = 51564
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:08 ; elapsed = 00:02:21 . Memory (MB): peak = 4600.707 ; gain = 1889.531 ; free physical = 48400 ; free virtual = 51564
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48400 ; free virtual = 51564
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48332 ; free virtual = 51518
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 49052 ; free virtual = 52228
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 49051 ; free virtual = 52227
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 49052 ; free virtual = 52224
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4eff9b5e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 49052 ; free virtual = 52224
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 49052 ; free virtual = 52225

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fc0710ff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 49010 ; free virtual = 52182

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10b4bd808

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48640 ; free virtual = 51813

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10b4bd808

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48633 ; free virtual = 51805
Phase 1 Placer Initialization | Checksum: 10b4bd808

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48616 ; free virtual = 51788

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 132852eff

Time (s): cpu = 00:01:47 ; elapsed = 00:00:53 . Memory (MB): peak = 4600.707 ; gain = 0.000 ; free physical = 48414 ; free virtual = 51586

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/addr0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ap_CS_fsm_reg[36][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_31 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/addr0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/addr0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/addr0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/addr0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/addr0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/addr0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_465/ram_reg_0_i_12 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4622.094 ; gain = 0.000 ; free physical = 48567 ; free virtual = 51749

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e837eefa

Time (s): cpu = 00:04:52 ; elapsed = 00:02:56 . Memory (MB): peak = 4622.094 ; gain = 21.387 ; free physical = 48567 ; free virtual = 51750
Phase 2 Global Placement | Checksum: 28ad3deb6

Time (s): cpu = 00:05:04 ; elapsed = 00:03:00 . Memory (MB): peak = 4654.109 ; gain = 53.402 ; free physical = 48534 ; free virtual = 51717

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20514366e

Time (s): cpu = 00:05:05 ; elapsed = 00:03:01 . Memory (MB): peak = 4654.109 ; gain = 53.402 ; free physical = 48532 ; free virtual = 51714

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26da97766

Time (s): cpu = 00:05:18 ; elapsed = 00:03:07 . Memory (MB): peak = 4718.141 ; gain = 117.434 ; free physical = 48486 ; free virtual = 51669

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 236d010d9

Time (s): cpu = 00:05:20 ; elapsed = 00:03:08 . Memory (MB): peak = 4718.141 ; gain = 117.434 ; free physical = 48453 ; free virtual = 51636

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 2b7e283bf

Time (s): cpu = 00:05:21 ; elapsed = 00:03:09 . Memory (MB): peak = 4718.141 ; gain = 117.434 ; free physical = 48416 ; free virtual = 51599

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2b5504b40

Time (s): cpu = 00:05:33 ; elapsed = 00:03:16 . Memory (MB): peak = 4718.141 ; gain = 117.434 ; free physical = 48467 ; free virtual = 51654

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 234f1d354

Time (s): cpu = 00:05:38 ; elapsed = 00:03:21 . Memory (MB): peak = 4718.141 ; gain = 117.434 ; free physical = 48432 ; free virtual = 51619

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1d06d7e65

Time (s): cpu = 00:05:40 ; elapsed = 00:03:22 . Memory (MB): peak = 4718.141 ; gain = 117.434 ; free physical = 48425 ; free virtual = 51612

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 21e7e4eb9

Time (s): cpu = 00:05:45 ; elapsed = 00:03:27 . Memory (MB): peak = 4723.633 ; gain = 122.926 ; free physical = 48339 ; free virtual = 51525

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 2571f7af7

Time (s): cpu = 00:05:55 ; elapsed = 00:03:30 . Memory (MB): peak = 4723.633 ; gain = 122.926 ; free physical = 51866 ; free virtual = 55052

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1ffb3e606

Time (s): cpu = 00:05:58 ; elapsed = 00:03:33 . Memory (MB): peak = 4723.633 ; gain = 122.926 ; free physical = 51938 ; free virtual = 55124

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1ee464df4

Time (s): cpu = 00:05:59 ; elapsed = 00:03:33 . Memory (MB): peak = 4723.633 ; gain = 122.926 ; free physical = 51948 ; free virtual = 55134

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 22e4f54a0

Time (s): cpu = 00:06:44 ; elapsed = 00:03:58 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 51585 ; free virtual = 54767
Phase 3 Detail Placement | Checksum: 22e4f54a0

Time (s): cpu = 00:06:44 ; elapsed = 00:03:58 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 51583 ; free virtual = 54765

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bf64864f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bf64864f

Time (s): cpu = 00:07:15 ; elapsed = 00:04:06 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54662 ; free virtual = 57846

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1bf64864f

Time (s): cpu = 00:07:15 ; elapsed = 00:04:07 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54663 ; free virtual = 57846
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.589. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.589. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 22b3ad902

Time (s): cpu = 00:08:55 ; elapsed = 00:05:51 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54660 ; free virtual = 57846
Phase 4.1.1 Post Placement Optimization | Checksum: 22b3ad902

Time (s): cpu = 00:08:55 ; elapsed = 00:05:52 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54666 ; free virtual = 57852
Phase 4.1 Post Commit Optimization | Checksum: 22b3ad902

Time (s): cpu = 00:08:56 ; elapsed = 00:05:52 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54665 ; free virtual = 57851

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22b3ad902

Time (s): cpu = 00:08:57 ; elapsed = 00:05:53 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54716 ; free virtual = 57902

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22b3ad902

Time (s): cpu = 00:09:27 ; elapsed = 00:06:23 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54594 ; free virtual = 57780

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54594 ; free virtual = 57780
Phase 4.4 Final Placement Cleanup | Checksum: 1f104a79c

Time (s): cpu = 00:09:27 ; elapsed = 00:06:23 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54594 ; free virtual = 57780
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f104a79c

Time (s): cpu = 00:09:27 ; elapsed = 00:06:23 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54594 ; free virtual = 57780
Ending Placer Task | Checksum: 144dbe6bc

Time (s): cpu = 00:09:27 ; elapsed = 00:06:23 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54859 ; free virtual = 58045
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:37 ; elapsed = 00:06:31 . Memory (MB): peak = 4787.664 ; gain = 186.957 ; free physical = 54859 ; free virtual = 58045
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54859 ; free virtual = 58045
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54839 ; free virtual = 58037
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54799 ; free virtual = 58036
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54806 ; free virtual = 58043
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.76 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54755 ; free virtual = 57991
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54808 ; free virtual = 58044
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54825 ; free virtual = 58017

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-341.480 |
Phase 1 Physical Synthesis Initialization | Checksum: 1855fb80a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54729 ; free virtual = 57920
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.589 | TNS=-341.480 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[10]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[13]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[14]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[4]. Replicated 6 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8]. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 3. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 8 nets. Created 22 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 8 nets or cells. Created 22 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.575 | TNS=-339.863 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54734 ; free virtual = 57912
Phase 2 Fanout Optimization | Checksum: 20157f124

Time (s): cpu = 00:00:49 ; elapsed = 00:00:30 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54734 ; free virtual = 57912

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[12].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_5__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_44__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_172__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_172__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1259
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_394_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_394
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_713_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_713
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1258_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1258
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[10]_repN.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_7__1_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_46
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_179__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_179__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_404_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_404
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_749_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_749
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8]_repN_1.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_9__1_replica_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8]_repN.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_9__1_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_5.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_48
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_185__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_185__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_412_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_412
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_758_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_758
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[10].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_7__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[14].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_3__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_198__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_198__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_199__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_199__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[2].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_15
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_11.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_56__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_236_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_236
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_458_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_458
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_876_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_876
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/S[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1195
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_200__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_200__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1260
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1257
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[9].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_8__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_47__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_182__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_182__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1275
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_41_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1187_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_41_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1187
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_408_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_408
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_752_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_752
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[13].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_4__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_43
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_169__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_169__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_390_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_390
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_711_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_711
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[2]_0[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1250
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[13]_repN_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_4__1_replica_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1274_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1274
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_877_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_877
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_748_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_748
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[14]_repN.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_3__1_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_42
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_166__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_166__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_700_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_700
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/tmp_1525_reg_24401_reg[6]_0[1].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_1211
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1251_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1251
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[11].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_6__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[13]_repN.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_4__1_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_2.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_45
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_176__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_176__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_400_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_400
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_744_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_744
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_191__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_191__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_190__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_190__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_201__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_201__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_702_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_702
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1210_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1210
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1256
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_7__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_107_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_107
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_260__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_260__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_42__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_606_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_606
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1392_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_1392
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_61[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1809
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_2[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ram_reg_0_0_i_18__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[3].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_6__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_58__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_58__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/tmp_i_i_39_fu_358_p2.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_35
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ap_CS_fsm_reg[8]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_151__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/grp_Strassen_fu_394_p_dmemi_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_fu_8733/ram_reg_0_0_i_59
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_41__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_41__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[298].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_104__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1290_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1290
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_248__1_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_248__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_572_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_572
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2628_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2628
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_77[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_3244
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_53_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_53
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1267_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1267
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_194__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_194__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_5__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_100__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_100__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1126_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1126
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_227__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_227__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_40__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_40__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_516_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_516
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2404_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_i_2404
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/q0_reg[6]_0[6].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1253
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[6].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_11__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_7.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_52__0
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 12 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 12 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.575 | TNS=-335.697 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54733 ; free virtual = 57911
Phase 3 Placement Based Optimization | Checksum: 18a79fc0e

Time (s): cpu = 00:01:20 ; elapsed = 00:00:47 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54733 ; free virtual = 57911

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 60 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_301__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/q0[3] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_322__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/q0[10] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1529_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_595_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1373_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_438/ram_reg_0_i_157__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_438/ram_reg_0_i_161__1_n_9 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_438/ram_reg_0_i_144__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_438/ram_reg_0_i_148__1_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_438/ram_reg_0_i_132__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_438/ram_reg_0_i_148__1_n_9 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_59__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[1] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_54_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_59__0_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_63_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[30] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_43__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8_1. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_324_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/q0[12] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_62__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_42__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_62__0_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_61__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_41__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_61__0_n_9 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_293__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/q0[28] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/grp_Strassen_fu_394_p_dmemi_link_prev_address0[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_1_fu_8746/ram_reg_0_i_244_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_1_fu_8746/ram_reg_0_i_368_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1567_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_378__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_383__0_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_345_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_378__0_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_370__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_378__0_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_333_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_370__0_n_9 to 2 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_322_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_370__0_n_9 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_1_fu_8746/grp_Strassen_fu_394_p_dmemUL_link_prev_address0[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_325__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[7] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_307__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_251__1_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_326__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_308__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_326__0_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_57__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[19] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_52_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_323__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_244_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_62__0_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/grp_Strassen_fu_394_p_dmemi_link_next_address0[1]. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_61__0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_327__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[20] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_309__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/grp_Strassen_fu_394_p_dmemi_link_prev_address0[0]. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/ram_reg_0_0_i_54 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/grp_Strassen_fu_394_p_dmemi_link_prev_address0[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_1_fu_8746/grp_Strassen_fu_394_p_dmemUL_link_next_address0[3]. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_free_dm_1_fu_8746/ram_reg_0_i_37__0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/grp_p_dst_alloc_malloc_s_fu_238/grp_Strassen_fu_394_p_dmemi_link_prev_address0[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_64_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[21] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_44__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_306__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_55_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/tmp_79_i_reg_870[31]_i_9__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_324__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_60__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[10] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_37_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[21] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_58__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[24] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_53_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_302__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/q0[17] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/ram_reg_0_i_382__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_p_dst_alloc_malloc_1_fu_8712/tmp_79_i_reg_870[8]_i_17__0_n_9 to 3 loads. Replicated 1 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_756_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_245_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_40_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 6 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_54_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8_1. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_59__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_326__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[30] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_55_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_39_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/q0[1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 36 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 36 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54707 ; free virtual = 57886
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.575 | TNS=-328.764 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54707 ; free virtual = 57886
Phase 4 Rewire | Checksum: 1c52f0d97

Time (s): cpu = 00:01:37 ; elapsed = 00:01:00 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54707 ; free virtual = 57885

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 54 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[14]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8]_repN_1. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[10]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[13]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[13]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[14]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[13]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_2_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[4]_repN_1. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_10_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_62__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8_1. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_57__0_n_9. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/tmp_i_i_39_fu_358_p2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_425/ap_CS_fsm_reg[8]_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[1]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_43__0_n_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_59__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_61__0_n_9. Replicated 2 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8_0 was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_451/ap_CS_fsm_reg[46]_0[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0]_repN. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ap_CS_fsm_reg[22]_13 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/tmp_i_i_39_fu_358_p2_0 was not replicated.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_64_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_54. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_238__1_n_9. Replicated 1 times.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_228__1_n_9. Net driver bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_228__1_rewire was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_227__1_n_9. Net driver bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0_i_227__1 was replaced.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_60__0_n_9. Net driver bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15_0_0_i_60__0_rewire was replaced.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0]_repN_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 24 nets. Created 40 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 40 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.575 | TNS=-325.865 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54703 ; free virtual = 57883
Phase 5 Critical Cell Optimization | Checksum: 15da2c8bb

Time (s): cpu = 00:04:21 ; elapsed = 00:02:24 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54703 ; free virtual = 57882

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 15da2c8bb

Time (s): cpu = 00:04:21 ; elapsed = 00:02:24 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54702 ; free virtual = 57881

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemi_link_prev_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_1_U/process_top_p_dst_alloc_node_spl_1_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dst_alloc_node_spl_U/process_top_p_dst_alloc_node_spl_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 15da2c8bb

Time (s): cpu = 00:04:21 ; elapsed = 00:02:24 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54702 ; free virtual = 57882

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 15da2c8bb

Time (s): cpu = 00:04:21 ; elapsed = 00:02:24 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54702 ; free virtual = 57882

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 15da2c8bb

Time (s): cpu = 00:04:21 ; elapsed = 00:02:24 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54703 ; free virtual = 57882

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 40 nets.  Swapped 2083 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2083 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.532 | TNS=-307.434 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54737 ; free virtual = 57916
Phase 10 Critical Pin Optimization | Checksum: 15da2c8bb

Time (s): cpu = 00:04:28 ; elapsed = 00:02:39 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54737 ; free virtual = 57916

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 15da2c8bb

Time (s): cpu = 00:04:28 ; elapsed = 00:02:39 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54737 ; free virtual = 57916

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 15da2c8bb

Time (s): cpu = 00:04:29 ; elapsed = 00:02:39 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54737 ; free virtual = 57917
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54738 ; free virtual = 57918
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.532 | TNS=-307.434 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.014  |          1.617  |           22  |              0  |                     8  |           0  |           1  |  00:00:19  |
|  Placement Based    |          0.000  |          4.165  |            0  |              0  |                    12  |           0  |           1  |  00:00:17  |
|  Rewire             |          0.000  |          6.934  |           10  |              0  |                    36  |           0  |           1  |  00:00:13  |
|  Critical Cell      |          0.000  |          2.898  |           40  |              0  |                    24  |           0  |           1  |  00:01:23  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.043  |         18.432  |            0  |              0  |                    40  |           0  |           1  |  00:00:15  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.057  |         34.046  |           72  |              0  |                   120  |           0  |          11  |  00:02:28  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54738 ; free virtual = 57917
Ending Physical Synthesis Task | Checksum: 1ce5c22b1

Time (s): cpu = 00:04:29 ; elapsed = 00:02:40 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54738 ; free virtual = 57917
INFO: [Common 17-83] Releasing license: Implementation
439 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:51 ; elapsed = 00:02:45 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54834 ; free virtual = 58014
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54834 ; free virtual = 58013
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54817 ; free virtual = 58009
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54774 ; free virtual = 58003
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 4787.664 ; gain = 0.000 ; free physical = 54815 ; free virtual = 58010
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ff6d721c ConstDB: 0 ShapeSum: 78a30879 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 94417f36

Time (s): cpu = 00:03:51 ; elapsed = 00:02:41 . Memory (MB): peak = 5685.277 ; gain = 897.613 ; free physical = 54217 ; free virtual = 57413
Post Restoration Checksum: NetGraph: 5baa906e NumContArr: 3896eec8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 94417f36

Time (s): cpu = 00:03:52 ; elapsed = 00:02:42 . Memory (MB): peak = 5685.277 ; gain = 897.613 ; free physical = 54217 ; free virtual = 57413

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 94417f36

Time (s): cpu = 00:03:52 ; elapsed = 00:02:42 . Memory (MB): peak = 5685.277 ; gain = 897.613 ; free physical = 54081 ; free virtual = 57277

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 94417f36

Time (s): cpu = 00:03:52 ; elapsed = 00:02:42 . Memory (MB): peak = 5685.277 ; gain = 897.613 ; free physical = 54081 ; free virtual = 57277

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 94417f36

Time (s): cpu = 00:03:58 ; elapsed = 00:02:49 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 54065 ; free virtual = 57260

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 10ea234a3

Time (s): cpu = 00:04:22 ; elapsed = 00:02:55 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 54063 ; free virtual = 57259
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.398 | TNS=-135.481| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 145a95063

Time (s): cpu = 00:04:35 ; elapsed = 00:03:00 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 54050 ; free virtual = 57245

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 146218ce4

Time (s): cpu = 00:07:17 ; elapsed = 00:04:00 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53966 ; free virtual = 57158

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6929
 Number of Nodes with overlaps = 734
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.828 | TNS=-564.425| WHS=0.020  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 128f2155c

Time (s): cpu = 00:09:12 ; elapsed = 00:04:51 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53975 ; free virtual = 57167

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.742 | TNS=-538.950| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 100967566

Time (s): cpu = 00:09:32 ; elapsed = 00:05:09 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 54002 ; free virtual = 57194

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.673 | TNS=-515.965| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 14ee8f515

Time (s): cpu = 00:09:58 ; elapsed = 00:05:32 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53981 ; free virtual = 57177

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.654 | TNS=-504.258| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 28e01ea56

Time (s): cpu = 00:10:23 ; elapsed = 00:05:53 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53984 ; free virtual = 57180

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 223
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.631 | TNS=-511.011| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 2367ac9d3

Time (s): cpu = 00:10:52 ; elapsed = 00:06:18 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53989 ; free virtual = 57184

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.660 | TNS=-522.268| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 1c564c491

Time (s): cpu = 00:11:03 ; elapsed = 00:06:28 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53992 ; free virtual = 57187
Phase 4 Rip-up And Reroute | Checksum: 1c564c491

Time (s): cpu = 00:11:03 ; elapsed = 00:06:28 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53992 ; free virtual = 57187

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21b08e4aa

Time (s): cpu = 00:11:13 ; elapsed = 00:06:31 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53992 ; free virtual = 57187
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.631 | TNS=-511.011| WHS=0.020  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10749e906

Time (s): cpu = 00:11:19 ; elapsed = 00:06:34 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53969 ; free virtual = 57164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10749e906

Time (s): cpu = 00:11:19 ; elapsed = 00:06:34 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53969 ; free virtual = 57164
Phase 5 Delay and Skew Optimization | Checksum: 10749e906

Time (s): cpu = 00:11:19 ; elapsed = 00:06:34 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53969 ; free virtual = 57164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fc4a68b3

Time (s): cpu = 00:11:27 ; elapsed = 00:06:37 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53970 ; free virtual = 57165
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.644 | TNS=-513.764| WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fc4a68b3

Time (s): cpu = 00:11:27 ; elapsed = 00:06:37 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53970 ; free virtual = 57165
Phase 6 Post Hold Fix | Checksum: fc4a68b3

Time (s): cpu = 00:11:27 ; elapsed = 00:06:37 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53970 ; free virtual = 57166

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.662133 %
  Global Horizontal Routing Utilization  = 0.573376 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 76.9953%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.6682%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.2308%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.0769%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 16a45eaea

Time (s): cpu = 00:11:31 ; elapsed = 00:06:39 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53958 ; free virtual = 57153

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16a45eaea

Time (s): cpu = 00:11:32 ; elapsed = 00:06:39 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53957 ; free virtual = 57153

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16a45eaea

Time (s): cpu = 00:11:35 ; elapsed = 00:06:42 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53957 ; free virtual = 57152

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.644 | TNS=-513.764| WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16a45eaea

Time (s): cpu = 00:11:35 ; elapsed = 00:06:43 . Memory (MB): peak = 5801.320 ; gain = 1013.656 ; free physical = 53968 ; free virtual = 57163
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.6e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.596 | TNS=-450.845 | WHS=0.026 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 16a45eaea

Time (s): cpu = 00:12:21 ; elapsed = 00:07:10 . Memory (MB): peak = 6537.320 ; gain = 1749.656 ; free physical = 53879 ; free virtual = 57074
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.596 | TNS=-450.845 | WHS=0.026 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/q1[22].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[9].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.596 | TNS=-450.845 | WHS=0.026 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 17e0a6a14

Time (s): cpu = 00:12:32 ; elapsed = 00:07:16 . Memory (MB): peak = 6688.711 ; gain = 1901.047 ; free physical = 53867 ; free virtual = 57062
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6688.711 ; gain = 0.000 ; free physical = 53867 ; free virtual = 57062
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.596 | TNS=-450.845 | WHS=0.026 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 19e29dc3b

Time (s): cpu = 00:12:34 ; elapsed = 00:07:17 . Memory (MB): peak = 6688.711 ; gain = 1901.047 ; free physical = 53935 ; free virtual = 57131
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:34 ; elapsed = 00:07:17 . Memory (MB): peak = 6688.711 ; gain = 1901.047 ; free physical = 54179 ; free virtual = 57375
INFO: [Common 17-83] Releasing license: Implementation
468 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:47 ; elapsed = 00:07:27 . Memory (MB): peak = 6688.711 ; gain = 1901.047 ; free physical = 54179 ; free virtual = 57375
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6688.711 ; gain = 0.000 ; free physical = 54179 ; free virtual = 57375
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6688.711 ; gain = 0.000 ; free physical = 54162 ; free virtual = 57370
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6688.711 ; gain = 0.000 ; free physical = 54113 ; free virtual = 57374
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 6688.711 ; gain = 0.000 ; free physical = 54161 ; free virtual = 57376
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 6776.754 ; gain = 88.043 ; free physical = 54161 ; free virtual = 57376
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 6776.754 ; gain = 0.000 ; free physical = 54045 ; free virtual = 57256
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
480 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 6776.754 ; gain = 0.000 ; free physical = 53995 ; free virtual = 57217
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6776.754 ; gain = 0.000 ; free physical = 53988 ; free virtual = 57210
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 15:06:56 2020...
[Sat Jan 25 15:07:01 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:22:14 . Memory (MB): peak = 4256.379 ; gain = 0.000 ; free physical = 57638 ; free virtual = 60860
INFO: [Netlist 29-17] Analyzing 3421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4453.457 ; gain = 39.070 ; free physical = 57278 ; free virtual = 60500
Restored from archive | CPU: 2.560000 secs | Memory: 42.756561 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4453.457 ; gain = 39.070 ; free physical = 57277 ; free virtual = 60500
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4453.457 ; gain = 0.000 ; free physical = 57283 ; free virtual = 60505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2235 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 2223 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 4453.457 ; gain = 197.078 ; free physical = 57283 ; free virtual = 60505
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       59214 :
       # of nets not needing routing.......... :       25208 :
           # of internally routed nets........ :       23555 :
           # of nets with no loads............ :        1486 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       34006 :
           # of fully routed nets............. :       34006 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 15:07:28 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.596ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 1.453ns (40.183%)  route 2.163ns (59.817%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.622     1.491    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1094[0]
    SLICE_X21Y58         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     1.581 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1276/O
                         net (fo=1, routed)           0.016     1.597    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_886_0[0]
    SLICE_X21Y58         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     1.770 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1102/CO[7]
                         net (fo=1, routed)           0.023     1.793    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1102_n_9
    SLICE_X21Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     1.860 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1094/O[1]
                         net (fo=1, routed)           0.354     2.214    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_2[1]
    SLICE_X15Y54         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.261 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_752/O
                         net (fo=1, routed)           0.095     2.356    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_752_n_9
    SLICE_X16Y54         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.114     2.470 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_408/O
                         net (fo=1, routed)           0.228     2.698    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_47__0_0
    SLICE_X16Y39         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.031     2.729 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_182__1/O
                         net (fo=1, routed)           0.083     2.812    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_182__1_n_9
    SLICE_X16Y40         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.031     2.843 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_47__0/O
                         net (fo=1, routed)           0.042     2.885    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_6
    SLICE_X16Y40         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.031     2.916 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_8__1/O
                         net (fo=32, routed)          0.700     3.616    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[9]
    RAMB36_X0Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.245     3.020    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 -0.596    

Slack (VIOLATED) :        -0.596ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_29/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 1.453ns (40.183%)  route 2.163ns (59.817%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.622     1.491    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1094[0]
    SLICE_X21Y58         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     1.581 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1276/O
                         net (fo=1, routed)           0.016     1.597    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_886_0[0]
    SLICE_X21Y58         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     1.770 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1102/CO[7]
                         net (fo=1, routed)           0.023     1.793    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1102_n_9
    SLICE_X21Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     1.860 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1094/O[1]
                         net (fo=1, routed)           0.354     2.214    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_2[1]
    SLICE_X15Y54         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.261 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_752/O
                         net (fo=1, routed)           0.095     2.356    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_752_n_9
    SLICE_X16Y54         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.114     2.470 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_408/O
                         net (fo=1, routed)           0.228     2.698    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_47__0_0
    SLICE_X16Y39         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.031     2.729 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_182__1/O
                         net (fo=1, routed)           0.083     2.812    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_182__1_n_9
    SLICE_X16Y40         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.031     2.843 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_47__0/O
                         net (fo=1, routed)           0.042     2.885    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_6
    SLICE_X16Y40         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.031     2.916 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_8__1/O
                         net (fo=32, routed)          0.700     3.616    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[9]
    RAMB36_X0Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_29/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.245     3.020    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_29
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 -0.596    

Slack (VIOLATED) :        -0.596ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 1.538ns (43.422%)  route 2.004ns (56.578%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.586     1.455    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1111[0]
    SLICE_X25Y62         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     1.538 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3294/O
                         net (fo=1, routed)           0.016     1.554    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1957[0]
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.084     1.638 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1620/O[1]
                         net (fo=9, routed)           0.250     1.888    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/data143[1]
    SLICE_X22Y60         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.031     1.919 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1923/O
                         net (fo=1, routed)           0.174     2.093    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1923_n_9
    SLICE_X25Y60         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.229 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_831/O
                         net (fo=1, routed)           0.092     2.321    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_831_n_9
    SLICE_X25Y60         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.402 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_344__0/O
                         net (fo=1, routed)           0.295     2.697    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_344__0_n_9
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     2.831 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_128__0/O
                         net (fo=1, routed)           0.166     2.997    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_11
    SLICE_X27Y65         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     3.086 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_47__0/O
                         net (fo=3, routed)           0.209     3.295    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_47__0_n_9
    SLICE_X27Y57         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.031     3.326 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_12__1_replica_1/O
                         net (fo=1, routed)           0.216     3.542    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0]_repN_1_alias
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 -0.596    

Slack (VIOLATED) :        -0.595ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_17/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.346ns (37.316%)  route 2.261ns (62.684%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.674     1.543    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1093[0]
    SLICE_X14Y59         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.633 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1259/O
                         net (fo=1, routed)           0.012     1.645    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_886_2[1]
    SLICE_X14Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.811 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1101/CO[7]
                         net (fo=1, routed)           0.023     1.834    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1101_n_9
    SLICE_X14Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     1.884 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1093/O[0]
                         net (fo=1, routed)           0.249     2.133    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_1[0]
    SLICE_X16Y59         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.047     2.180 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_758/O
                         net (fo=1, routed)           0.150     2.330    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_758_n_9
    SLICE_X16Y53         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.031     2.361 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_412/O
                         net (fo=1, routed)           0.244     2.605    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_48_0
    SLICE_X16Y43         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.636 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_185__1/O
                         net (fo=1, routed)           0.134     2.770    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_185__1_n_9
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.031     2.801 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_48/O
                         net (fo=5, routed)           0.220     3.021    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_7
    SLICE_X12Y39         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     3.052 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_9__1_replica/O
                         net (fo=3, routed)           0.555     3.607    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[8]_repN_alias
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_17/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_17/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_17
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                 -0.595    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 1.554ns (43.911%)  route 1.985ns (56.089%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.586     1.455    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1111[0]
    SLICE_X25Y62         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     1.538 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3294/O
                         net (fo=1, routed)           0.016     1.554    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1957[0]
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.084     1.638 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1620/O[1]
                         net (fo=9, routed)           0.250     1.888    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/data143[1]
    SLICE_X22Y60         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.031     1.919 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1923/O
                         net (fo=1, routed)           0.174     2.093    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1923_n_9
    SLICE_X25Y60         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.229 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_831/O
                         net (fo=1, routed)           0.092     2.321    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_831_n_9
    SLICE_X25Y60         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.402 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_344__0/O
                         net (fo=1, routed)           0.295     2.697    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_344__0_n_9
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     2.831 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_128__0/O
                         net (fo=1, routed)           0.166     2.997    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_11
    SLICE_X27Y65         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     3.086 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_47__0/O
                         net (fo=3, routed)           0.098     3.184    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_47__0_n_9
    SLICE_X27Y65         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.047     3.231 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_12__1/O
                         net (fo=2, routed)           0.308     3.539    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_82[1]
    RAMB36_X2Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y12         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.448ns (40.166%)  route 2.157ns (59.834%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.622     1.491    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/reg_8863_reg[63]_0[0]
    SLICE_X15Y58         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.581 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_1211/O
                         net (fo=1, routed)           0.012     1.593    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_884_0[1]
    SLICE_X15Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.759 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1098/CO[7]
                         net (fo=1, routed)           0.023     1.782    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1098_n_9
    SLICE_X15Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     1.873 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1092/O[6]
                         net (fo=1, routed)           0.234     2.107    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_0[6]
    SLICE_X16Y53         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     2.197 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_700/O
                         net (fo=1, routed)           0.292     2.489    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_700_n_9
    SLICE_X16Y43         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     2.537 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384/O
                         net (fo=1, routed)           0.042     2.579    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_42_2
    SLICE_X16Y43         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     2.610 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_166__1/O
                         net (fo=1, routed)           0.135     2.745    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_166__1_n_9
    SLICE_X16Y38         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     2.777 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_42/O
                         net (fo=6, routed)           0.427     3.204    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_1
    SLICE_X10Y34         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     3.235 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_3__1_replica/O
                         net (fo=6, routed)           0.370     3.605    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[14]_repN_alias
    RAMB36_X0Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 1.538ns (43.483%)  route 1.999ns (56.517%))
  Logic Levels:           8  (CARRY8=1 LUT2=1 LUT6=6)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.586     1.455    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_1111[0]
    SLICE_X25Y62         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.083     1.538 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_i_3294/O
                         net (fo=1, routed)           0.016     1.554    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1957[0]
    SLICE_X25Y62         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.084     1.638 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_i_1620/O[1]
                         net (fo=9, routed)           0.250     1.888    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/data143[1]
    SLICE_X22Y60         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.031     1.919 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1923/O
                         net (fo=1, routed)           0.174     2.093    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_1923_n_9
    SLICE_X25Y60         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.136     2.229 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_831/O
                         net (fo=1, routed)           0.092     2.321    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_831_n_9
    SLICE_X25Y60         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.081     2.402 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_344__0/O
                         net (fo=1, routed)           0.295     2.697    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_344__0_n_9
    SLICE_X23Y65         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.134     2.831 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_46_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_128__0/O
                         net (fo=1, routed)           0.166     2.997    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_11
    SLICE_X27Y65         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     3.086 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_47__0/O
                         net (fo=3, routed)           0.288     3.374    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_47__0_n_9
    SLICE_X29Y71         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.031     3.405 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_24_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_i_12__1_replica/O
                         net (fo=1, routed)           0.132     3.537    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ADDRARDADDR[0]_repN_alias
    RAMB36_X2Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.319     2.946    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                          2.946    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.587ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_29/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 1.346ns (37.399%)  route 2.253ns (62.601%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.674     1.543    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1093[0]
    SLICE_X14Y59         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.633 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1259/O
                         net (fo=1, routed)           0.012     1.645    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_886_2[1]
    SLICE_X14Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.811 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1101/CO[7]
                         net (fo=1, routed)           0.023     1.834    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1101_n_9
    SLICE_X14Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     1.884 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1093/O[0]
                         net (fo=1, routed)           0.249     2.133    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_1[0]
    SLICE_X16Y59         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.047     2.180 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_758/O
                         net (fo=1, routed)           0.150     2.330    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_758_n_9
    SLICE_X16Y53         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.031     2.361 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_412/O
                         net (fo=1, routed)           0.244     2.605    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_48_0
    SLICE_X16Y43         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.636 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_185__1/O
                         net (fo=1, routed)           0.134     2.770    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_185__1_n_9
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.031     2.801 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_48/O
                         net (fo=5, routed)           0.220     3.021    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_7
    SLICE_X12Y39         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     3.052 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_9__1_replica/O
                         net (fo=3, routed)           0.547     3.599    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[8]_repN_alias
    RAMB36_X0Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_29/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X0Y5          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_29/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_29
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                 -0.587    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_31/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.598ns  (logic 1.397ns (38.827%)  route 2.201ns (61.173%))
  Logic Levels:           8  (CARRY8=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.674     1.543    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1093[0]
    SLICE_X14Y59         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.633 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_16_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1259/O
                         net (fo=1, routed)           0.012     1.645    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_886_2[1]
    SLICE_X14Y59         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.811 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1101/CO[7]
                         net (fo=1, routed)           0.023     1.834    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1101_n_9
    SLICE_X14Y60         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.050     1.884 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1093/O[0]
                         net (fo=1, routed)           0.249     2.133    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_1[0]
    SLICE_X16Y59         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.047     2.180 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_758/O
                         net (fo=1, routed)           0.150     2.330    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_758_n_9
    SLICE_X16Y53         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.031     2.361 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_412/O
                         net (fo=1, routed)           0.244     2.605    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_48_0
    SLICE_X16Y43         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     2.636 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_185__1/O
                         net (fo=1, routed)           0.134     2.770    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_185__1_n_9
    SLICE_X16Y39         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.031     2.801 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_48/O
                         net (fo=5, routed)           0.508     3.309    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_7
    SLICE_X9Y56          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.082     3.391 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_9__1_replica_3/O
                         net (fo=1, routed)           0.207     3.598    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[8]_repN_3_alias
    RAMB36_X0Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_31/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X0Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_31/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_31
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                 -0.586    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_17/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.448ns (40.256%)  route 2.149ns (59.744%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.622     1.491    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/reg_8863_reg[63]_0[0]
    SLICE_X15Y58         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     1.581 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_1211/O
                         net (fo=1, routed)           0.012     1.593    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_884_0[1]
    SLICE_X15Y58         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.759 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1098/CO[7]
                         net (fo=1, routed)           0.023     1.782    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1098_n_9
    SLICE_X15Y59         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.091     1.873 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1092/O[6]
                         net (fo=1, routed)           0.234     2.107    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_0[6]
    SLICE_X16Y53         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.090     2.197 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_700/O
                         net (fo=1, routed)           0.292     2.489    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_700_n_9
    SLICE_X16Y43         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.048     2.537 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384/O
                         net (fo=1, routed)           0.042     2.579    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_42_2
    SLICE_X16Y43         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.031     2.610 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_166__1/O
                         net (fo=1, routed)           0.135     2.745    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_166__1_n_9
    SLICE_X16Y38         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.032     2.777 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_42/O
                         net (fo=6, routed)           0.427     3.204    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_1
    SLICE_X10Y34         LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     3.235 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_3__1_replica/O
                         net (fo=6, routed)           0.362     3.597    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[14]_repN_alias
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_17/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X0Y4          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_17/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_17
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                 -0.585    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 15:07:30 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 19972 |     0 |   1182240 |  1.69 |
|   LUT as Logic             | 18782 |     0 |   1182240 |  1.59 |
|   LUT as Memory            |  1190 |     0 |    591840 |  0.20 |
|     LUT as Distributed RAM |  1116 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 15095 |     0 |   2364480 |  0.64 |
|   Register as Flip Flop    | 15095 |     0 |   2364480 |  0.64 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1166 |     0 |    147780 |  0.79 |
| F7 Muxes                   |    20 |     0 |    591120 | <0.01 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 53    |          Yes |         Set |            - |
| 15042 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4097 |     0 |    147780 |  2.77 |
|   CLBL                                     |  1948 |     0 |           |       |
|   CLBM                                     |  2149 |     0 |           |       |
| LUT as Logic                               | 18782 |     0 |   1182240 |  1.59 |
|   using O5 output only                     |    91 |       |           |       |
|   using O6 output only                     | 13660 |       |           |       |
|   using O5 and O6                          |  5031 |       |           |       |
| LUT as Memory                              |  1190 |     0 |    591840 |  0.20 |
|   LUT as Distributed RAM                   |  1116 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     9 |       |           |       |
|     using O5 and O6                        |  1107 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 15095 |     0 |   2364480 |  0.64 |
|   Register driven from within the CLB      |  7363 |       |           |       |
|   Register driven from outside the CLB     |  7732 |       |           |       |
|     LUT in front of the register is unused |  4342 |       |           |       |
|     LUT in front of the register is used   |  3390 |       |           |       |
| Unique Control Sets                        |   610 |       |    295560 |  0.21 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  106 |     0 |      2160 |  4.91 |
|   RAMB36/FIFO*    |  104 |     0 |      2160 |  4.81 |
|     RAMB36E2 only |  104 |       |           |       |
|   RAMB18          |    4 |     0 |      4320 |  0.09 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 15042 |            Register |
| LUT6     |  6031 |                 CLB |
| LUT4     |  5992 |                 CLB |
| LUT2     |  4728 |                 CLB |
| LUT5     |  3867 |                 CLB |
| LUT3     |  2525 |                 CLB |
| RAMS32   |  2223 |                 CLB |
| CARRY8   |  1166 |                 CLB |
| LUT1     |   670 |                 CLB |
| SRL16E   |   134 |                 CLB |
| RAMB36E2 |   104 |           Block Ram |
| FDSE     |    53 |            Register |
| MUXF7    |    20 |                 CLB |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     4 |           Block Ram |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  4097 |    0 |    0 |   8.32 |   0.00 |   0.00 |
|   CLBL                     |  1948 |    0 |    0 |   7.92 |   0.00 |   0.00 |
|   CLBM                     |  2149 |    0 |    0 |   8.71 |   0.00 |   0.00 |
| CLB LUTs                   | 19972 |    0 |    0 |   5.07 |   0.00 |   0.00 |
|   LUT as Logic             | 18782 |    0 |    0 |   4.77 |   0.00 |   0.00 |
|   LUT as Memory            |  1190 |    0 |    0 |   0.60 |   0.00 |   0.00 |
|     LUT as Distributed RAM |  1116 |    0 |    0 |   0.57 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 15095 |    0 |    0 |   1.92 |   0.00 |   0.00 |
| CARRY8                     |  1166 |    0 |    0 |   2.37 |   0.00 |   0.00 |
| F7 Muxes                   |    20 |    0 |    0 |   0.01 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   106 |    0 |    0 |  14.72 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   104 |    0 |    0 |  14.44 |   0.00 |   0.00 |
|   RAMB18                   |     4 |    0 |    0 |   0.28 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   610 |    0 |    0 |   0.62 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 15:07:31 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.596     -450.845                   1985                45642        0.026        0.000                      0                45642        1.155        0.000                       0                 17615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.596     -450.845                   1985                45642        0.026        0.000                      0                45642        1.155        0.000                       0                 17615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         1985  Failing Endpoints,  Worst Slack       -0.596ns,  Total Violation     -450.845ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.596ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 1.453ns (40.183%)  route 2.163ns (59.817%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X2Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.869     0.869 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0/DOUTADOUT[0]
                         net (fo=369, routed)         0.622     1.491    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1094[0]
    SLICE_X21Y58         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     1.581 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_2_ram_U/ram_reg_0_0_i_1276/O
                         net (fo=1, routed)           0.016     1.597    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_886_0[0]
    SLICE_X21Y58         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.173     1.770 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1102/CO[7]
                         net (fo=1, routed)           0.023     1.793    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1102_n_9
    SLICE_X21Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     1.860 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_1094/O[1]
                         net (fo=1, routed)           0.354     2.214    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_384_2[1]
    SLICE_X15Y54         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.047     2.261 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_752/O
                         net (fo=1, routed)           0.095     2.356    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_752_n_9
    SLICE_X16Y54         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.114     2.470 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ram_reg_0_0_i_408/O
                         net (fo=1, routed)           0.228     2.698    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_47__0_0
    SLICE_X16Y39         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.031     2.729 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_182__1/O
                         net (fo=1, routed)           0.083     2.812    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_182__1_n_9
    SLICE_X16Y40         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.031     2.843 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/grp_MatrixMultiply_fu_8662/ram_reg_0_0_i_47__0/O
                         net (fo=1, routed)           0.042     2.885    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_6
    SLICE_X16Y40         LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.031     2.916 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_8__1/O
                         net (fo=32, routed)          0.700     3.616    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ADDRARDADDR[9]
    RAMB36_X0Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X0Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X0Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.245     3.020    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_22
  -------------------------------------------------------------------
                         required time                          3.020    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                 -0.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_CS_fsm_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_CS_fsm_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_clk
    SLICE_X14Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_CS_fsm_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_CS_fsm_reg[130]/Q
                         net (fo=2, routed)           0.034     0.073    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_CS_fsm_state131
    SLICE_X14Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_CS_fsm_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17669, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_clk
    SLICE_X14Y91         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_CS_fsm_reg[131]/C
                         clock pessimism              0.000     0.000    
    SLICE_X14Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/grp_Strassen_fu_394/ap_CS_fsm_reg[131]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X0Y8  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_27/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X0Y8  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_27/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X0Y8  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_27/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.596355, worst hold slack (WHS)=0.026000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.596355) is less than 0
HLS EXTRACTION: calculating BRAM count: (4 bram18) + 2 * (104 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 19972 15095 12 212 0 74 4097 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 15:07:32 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           4097
LUT:          19972
FF:           15095
DSP:             12
BRAM:           212
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.736
CP achieved post-implementation:    3.896
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_8192/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 15:07:32 2020...
INFO: [HLS 200-112] Total elapsed time: 2553.89 seconds; peak allocated memory: 578.194 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 15:07:34 2020...
