Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 348ddc0b464c4bb08719a15911619c84 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_single_cycle_CPU_behav xil_defaultlib.sim_single_cycle_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/Button_In.v:13]
ERROR: [VRFC 10-2063] Module <single_cycle_CPU> not found while processing module instance <singlecyclecpu> [D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/TOP_CPU.v:32]
ERROR: [VRFC 10-2063] Module <CLKDIV> not found while processing module instance <clkdiv> [D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/TOP_CPU.v:45]
ERROR: [VRFC 10-2063] Module <Display> not found while processing module instance <display> [D:/vivado/single_cycle_CPU/single_cycle_CPU.srcs/sources_1/new/TOP_CPU.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
