$date
	Tue Sep 15 16:56:35 2009
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$upscope $end
$scope module top $end
$var reg 4 ! \array[0] [3:0] $end
$upscope $end
$scope module top $end
$var reg 4 " \array[1] [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
bx !
$end
#1
