// Seed: 2180427038
module module_0 (
    output wand id_0,
    input wire id_1,
    output wor id_2,
    output uwire id_3,
    output wire id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri id_7,
    output uwire id_8,
    output wire id_9,
    output tri1 id_10
);
  assign id_10 = 1 & id_6 + 1;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    output wor   id_2,
    input  wor   id_3,
    input  wire  id_4,
    output tri0  id_5,
    input  uwire id_6
);
  wire id_8 = id_8, id_9;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_1,
      id_0,
      id_5,
      id_3,
      id_6,
      id_6,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.type_15 = 0;
  wire id_10;
  wire id_11;
  assign id_5 = 1'b0;
  uwire id_12;
  wire  id_13;
  assign id_2  = id_6;
  assign id_12 = id_3;
endmodule
