
Assignment 2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c88  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000574  08005e18  08005e18  00015e18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800638c  0800638c  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800638c  0800638c  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800638c  0800638c  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800638c  0800638c  0001638c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006390  08006390  00016390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  08006394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200001f4  08006588  000201f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  08006588  00020474  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a1e6  00000000  00000000  00020267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b24  00000000  00000000  0002a44d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d78  00000000  00000000  0002bf78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a13  00000000  00000000  0002ccf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00011562  00000000  00000000  0002d703  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ab85  00000000  00000000  0003ec65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005c91b  00000000  00000000  000497ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004d84  00000000  00000000  000a6108  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  000aae8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e00 	.word	0x08005e00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	08005e00 	.word	0x08005e00

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
 8000bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_AUTOINJECMODE(ADC_InitStruct->ADC_AutoInjMode));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfRegChannel));

  /*---------------------------- ADCx CFGR Configuration -----------------*/
  /* Get the ADCx CFGR value */
  tmpreg1 = ADCx->CFGR;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	68db      	ldr	r3, [r3, #12]
 8000bfa:	60fb      	str	r3, [r7, #12]
  /* Clear SCAN bit */
  tmpreg1 &= CFGR_CLEAR_Mask; 
 8000bfc:	68fa      	ldr	r2, [r7, #12]
 8000bfe:	4b1a      	ldr	r3, [pc, #104]	; (8000c68 <ADC_Init+0x80>)
 8000c00:	4013      	ands	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution|                 
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c0c:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	689b      	ldr	r3, [r3, #8]
  ADC_InitStruct->ADC_Resolution|                 
 8000c12:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	68db      	ldr	r3, [r3, #12]
  ADC_InitStruct->ADC_ExternalTrigConvEvent|         
 8000c18:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_DataAlign|                 
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	691b      	ldr	r3, [r3, #16]
  ADC_InitStruct->ADC_ExternalTrigEventEdge|     
 8000c1e:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_OverrunMode|        
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	695b      	ldr	r3, [r3, #20]
  ADC_InitStruct->ADC_DataAlign|                 
 8000c24:	431a      	orrs	r2, r3
  ADC_InitStruct->ADC_AutoInjMode;
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	699b      	ldr	r3, [r3, #24]
  ADC_InitStruct->ADC_OverrunMode|        
 8000c2a:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)ADC_InitStruct->ADC_ContinuousConvMode | 
 8000c2c:	68fa      	ldr	r2, [r7, #12]
 8000c2e:	4313      	orrs	r3, r2
 8000c30:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx CFGR */
  ADCx->CFGR = tmpreg1;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	68fa      	ldr	r2, [r7, #12]
 8000c36:	60da      	str	r2, [r3, #12]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3c:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= ~(uint32_t)(ADC_SQR1_L);
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	f023 030f 	bic.w	r3, r3, #15
 8000c44:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfRegChannel value */
  tmpreg1 |= (uint32_t) (ADC_InitStruct->ADC_NbrOfRegChannel - 1);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	7f1b      	ldrb	r3, [r3, #28]
 8000c4a:	3b01      	subs	r3, #1
 8000c4c:	461a      	mov	r2, r3
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1; 
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	68fa      	ldr	r2, [r7, #12]
 8000c58:	631a      	str	r2, [r3, #48]	; 0x30
   
}  
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	fdffc007 	.word	0xfdffc007

08000c6c <ADC_StructInit>:
  * @brief  Fills each ADC_InitStruct member with its default value.
  * @param  ADC_InitStruct : pointer to an ADC_InitTypeDef structure which will be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;                 
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	605a      	str	r2, [r3, #4]
  ADC_InitStruct->ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_0;         
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2200      	movs	r2, #0
 8000c84:	609a      	str	r2, [r3, #8]
  ADC_InitStruct->ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_None;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	60da      	str	r2, [r3, #12]
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;                 
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
  ADC_InitStruct->ADC_OverrunMode = DISABLE;   
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2200      	movs	r2, #0
 8000c96:	615a      	str	r2, [r3, #20]
  ADC_InitStruct->ADC_AutoInjMode = DISABLE;  
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	619a      	str	r2, [r3, #24]
  ADC_InitStruct->ADC_NbrOfRegChannel = 1; 
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	771a      	strb	r2, [r3, #28]
}
 8000ca4:	bf00      	nop
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
 8000cb8:	460b      	mov	r3, r1
 8000cba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cbc:	78fb      	ldrb	r3, [r7, #3]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d006      	beq.n	8000cd0 <ADC_Cmd+0x20>
  {
    /* Set the ADEN bit */
    ADCx->CR |= ADC_CR_ADEN;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	689b      	ldr	r3, [r3, #8]
 8000cc6:	f043 0201 	orr.w	r2, r3, #1
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral: Set the ADDIS bit */
    ADCx->CR |= ADC_CR_ADDIS;
  }
}
 8000cce:	e005      	b.n	8000cdc <ADC_Cmd+0x2c>
    ADCx->CR |= ADC_CR_ADDIS;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	f043 0202 	orr.w	r2, r3, #2
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	609a      	str	r2, [r3, #8]
}
 8000cdc:	bf00      	nop
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr

08000ce8 <ADC_StartCalibration>:
  * @brief  Starts the selected ADC calibration process.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartCalibration(ADC_TypeDef* ADCx)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b083      	sub	sp, #12
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADCAL bit */
  ADCx->CR |= ADC_CR_ADCAL;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	689b      	ldr	r3, [r3, #8]
 8000cf4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
}
 8000cfc:	bf00      	nop
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <ADC_SelectCalibrationMode>:
  *          @arg ADC_CalibrationMode_Single: to select the calibration for single channel
  *          @arg ADC_CalibrationMode_Differential: to select the calibration for differential channel         
  * @retval None
  */
void ADC_SelectCalibrationMode(ADC_TypeDef* ADCx, uint32_t ADC_CalibrationMode)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CALIBRATION_MODE(ADC_CalibrationMode));
  /* Set or Reset the ADCALDIF bit */
  ADCx->CR &= (~ADC_CR_ADCALDIF);
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
  ADCx->CR |= ADC_CalibrationMode;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	689a      	ldr	r2, [r3, #8]
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	431a      	orrs	r2, r3
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	609a      	str	r2, [r3, #8]

}
 8000d2a:	bf00      	nop
 8000d2c:	370c      	adds	r7, #12
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr

08000d36 <ADC_GetCalibrationStatus>:
  * @brief  Gets the selected ADC calibration status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC calibration (SET or RESET).
  */
FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)
{
 8000d36:	b480      	push	{r7}
 8000d38:	b085      	sub	sp, #20
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Check the status of CAL bit */
  if ((ADCx->CR & ADC_CR_ADCAL) != (uint32_t)RESET)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	689b      	ldr	r3, [r3, #8]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	da02      	bge.n	8000d50 <ADC_GetCalibrationStatus+0x1a>
  {
    /* CAL bit is set: calibration on going */
    bitstatus = SET;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e001      	b.n	8000d54 <ADC_GetCalibrationStatus+0x1e>
  }
  else
  {
    /* CAL bit is reset: end of calibration */
    bitstatus = RESET;
 8000d50:	2300      	movs	r3, #0
 8000d52:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the CAL bit status */
  return  bitstatus;
 8000d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3714      	adds	r7, #20
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr

08000d62 <ADC_GetDisableCmdStatus>:
  * @brief  Gets the selected ADC disable command Status.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The new state of ADC ADC disable command (SET or RESET).
  */
FlagStatus ADC_GetDisableCmdStatus(ADC_TypeDef* ADCx)
{
 8000d62:	b480      	push	{r7}
 8000d64:	b085      	sub	sp, #20
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of ADDIS bit */
  if ((ADCx->CR & ADC_CR_ADDIS) != (uint32_t)RESET)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	689b      	ldr	r3, [r3, #8]
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <ADC_GetDisableCmdStatus+0x1e>
  {
    /* ADDIS bit is set */
    bitstatus = SET;
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	73fb      	strb	r3, [r7, #15]
 8000d7e:	e001      	b.n	8000d84 <ADC_GetDisableCmdStatus+0x22>
  }
  else
  {
    /* ADDIS bit is reset */
    bitstatus = RESET;
 8000d80:	2300      	movs	r3, #0
 8000d82:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADDIS bit status */
  return  bitstatus;
 8000d84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3714      	adds	r7, #20
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr

08000d92 <ADC_VoltageRegulatorCmd>:
  * @param  NewState: new state of the ADCx Voltage Regulator.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VoltageRegulatorCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000d92:	b480      	push	{r7}
 8000d94:	b083      	sub	sp, #12
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	6078      	str	r0, [r7, #4]
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	70fb      	strb	r3, [r7, #3]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* set the intermediate state before moving the ADC voltage regulator 
  from enable state to disable state or from disable state to enable state */
  ADCx->CR &= ~(ADC_CR_ADVREGEN);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	609a      	str	r2, [r3, #8]
  
  if (NewState != DISABLE)
 8000daa:	78fb      	ldrb	r3, [r7, #3]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d006      	beq.n	8000dbe <ADC_VoltageRegulatorCmd+0x2c>
  {
    /* Set the ADVREGEN bit 0 */
    ADCx->CR |= ADC_CR_ADVREGEN_0;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	689b      	ldr	r3, [r3, #8]
 8000db4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	609a      	str	r2, [r3, #8]
  else
  {
    /* Set the ADVREGEN bit 1 */
    ADCx->CR |=ADC_CR_ADVREGEN_1;
  }
}
 8000dbc:	e005      	b.n	8000dca <ADC_VoltageRegulatorCmd+0x38>
    ADCx->CR |=ADC_CR_ADVREGEN_1;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	689b      	ldr	r3, [r3, #8]
 8000dc2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	b085      	sub	sp, #20
 8000dda:	af00      	add	r7, sp, #0
 8000ddc:	6078      	str	r0, [r7, #4]
 8000dde:	4608      	mov	r0, r1
 8000de0:	4611      	mov	r1, r2
 8000de2:	461a      	mov	r2, r3
 8000de4:	4603      	mov	r3, r0
 8000de6:	70fb      	strb	r3, [r7, #3]
 8000de8:	460b      	mov	r3, r1
 8000dea:	70bb      	strb	r3, [r7, #2]
 8000dec:	4613      	mov	r3, r2
 8000dee:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	60fb      	str	r3, [r7, #12]
 8000df4:	2300      	movs	r3, #0
 8000df6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Regular sequence configuration */
  /* For Rank 1 to 4 */
  if (Rank < 5)
 8000df8:	78bb      	ldrb	r3, [r7, #2]
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	d821      	bhi.n	8000e42 <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e02:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = 0x1F << (6 * (Rank ));
 8000e04:	78ba      	ldrb	r2, [r7, #2]
 8000e06:	4613      	mov	r3, r2
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	4413      	add	r3, r2
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	461a      	mov	r2, r3
 8000e10:	231f      	movs	r3, #31
 8000e12:	4093      	lsls	r3, r2
 8000e14:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e16:	68bb      	ldr	r3, [r7, #8]
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	68fa      	ldr	r2, [r7, #12]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank));
 8000e20:	78f9      	ldrb	r1, [r7, #3]
 8000e22:	78ba      	ldrb	r2, [r7, #2]
 8000e24:	4613      	mov	r3, r2
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	4413      	add	r3, r2
 8000e2a:	005b      	lsls	r3, r3, #1
 8000e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8000e30:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e32:	68fa      	ldr	r2, [r7, #12]
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	68fa      	ldr	r2, [r7, #12]
 8000e3e:	631a      	str	r2, [r3, #48]	; 0x30
 8000e40:	e074      	b.n	8000f2c <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 5 to 9 */
  else if (Rank < 10)
 8000e42:	78bb      	ldrb	r3, [r7, #2]
 8000e44:	2b09      	cmp	r3, #9
 8000e46:	d823      	bhi.n	8000e90 <ADC_RegularChannelConfig+0xba>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e4c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR2_SQ5 << (6 * (Rank - 5));
 8000e4e:	78bb      	ldrb	r3, [r7, #2]
 8000e50:	1f5a      	subs	r2, r3, #5
 8000e52:	4613      	mov	r3, r2
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	4413      	add	r3, r2
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	231f      	movs	r3, #31
 8000e5e:	4093      	lsls	r3, r2
 8000e60:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	43db      	mvns	r3, r3
 8000e66:	68fa      	ldr	r2, [r7, #12]
 8000e68:	4013      	ands	r3, r2
 8000e6a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 5));
 8000e6c:	78f9      	ldrb	r1, [r7, #3]
 8000e6e:	78bb      	ldrb	r3, [r7, #2]
 8000e70:	1f5a      	subs	r2, r3, #5
 8000e72:	4613      	mov	r3, r2
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	4413      	add	r3, r2
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7e:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000e80:	68fa      	ldr	r2, [r7, #12]
 8000e82:	68bb      	ldr	r3, [r7, #8]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e8e:	e04d      	b.n	8000f2c <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 10 to 14 */
  else if (Rank < 15)
 8000e90:	78bb      	ldrb	r3, [r7, #2]
 8000e92:	2b0e      	cmp	r3, #14
 8000e94:	d825      	bhi.n	8000ee2 <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e9a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ10 << (6 * (Rank - 10));
 8000e9c:	78bb      	ldrb	r3, [r7, #2]
 8000e9e:	f1a3 020a 	sub.w	r2, r3, #10
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	005b      	lsls	r3, r3, #1
 8000ea6:	4413      	add	r3, r2
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	461a      	mov	r2, r3
 8000eac:	231f      	movs	r3, #31
 8000eae:	4093      	lsls	r3, r2
 8000eb0:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 10));
 8000ebc:	78f9      	ldrb	r1, [r7, #3]
 8000ebe:	78bb      	ldrb	r3, [r7, #2]
 8000ec0:	f1a3 020a 	sub.w	r2, r3, #10
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	4413      	add	r3, r2
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ed0:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	68fa      	ldr	r2, [r7, #12]
 8000ede:	639a      	str	r2, [r3, #56]	; 0x38
 8000ee0:	e024      	b.n	8000f2c <ADC_RegularChannelConfig+0x156>
  }
  else 
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ee6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ15 << (6 * (Rank - 15));
 8000ee8:	78bb      	ldrb	r3, [r7, #2]
 8000eea:	f1a3 020f 	sub.w	r2, r3, #15
 8000eee:	4613      	mov	r3, r2
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	4413      	add	r3, r2
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	231f      	movs	r3, #31
 8000efa:	4093      	lsls	r3, r2
 8000efc:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	43db      	mvns	r3, r3
 8000f02:	68fa      	ldr	r2, [r7, #12]
 8000f04:	4013      	ands	r3, r2
 8000f06:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 15));
 8000f08:	78f9      	ldrb	r1, [r7, #3]
 8000f0a:	78bb      	ldrb	r3, [r7, #2]
 8000f0c:	f1a3 020f 	sub.w	r2, r3, #15
 8000f10:	4613      	mov	r3, r2
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	4413      	add	r3, r2
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000f1e:	68fa      	ldr	r2, [r7, #12]
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	68fa      	ldr	r2, [r7, #12]
 8000f2a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Channel sampling configuration */
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000f2c:	78fb      	ldrb	r3, [r7, #3]
 8000f2e:	2b09      	cmp	r3, #9
 8000f30:	d923      	bls.n	8000f7a <ADC_RegularChannelConfig+0x1a4>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	699b      	ldr	r3, [r3, #24]
 8000f36:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR2_SMP10 << (3 * (ADC_Channel - 10));
 8000f38:	78fb      	ldrb	r3, [r7, #3]
 8000f3a:	f1a3 020a 	sub.w	r2, r3, #10
 8000f3e:	4613      	mov	r3, r2
 8000f40:	005b      	lsls	r3, r3, #1
 8000f42:	4413      	add	r3, r2
 8000f44:	2207      	movs	r2, #7
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg2;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	699a      	ldr	r2, [r3, #24]
 8000f50:	68bb      	ldr	r3, [r7, #8]
 8000f52:	43db      	mvns	r3, r3
 8000f54:	401a      	ands	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6999      	ldr	r1, [r3, #24]
 8000f5e:	7878      	ldrb	r0, [r7, #1]
 8000f60:	78fb      	ldrb	r3, [r7, #3]
 8000f62:	f1a3 020a 	sub.w	r2, r3, #10
 8000f66:	4613      	mov	r3, r2
 8000f68:	005b      	lsls	r3, r3, #1
 8000f6a:	4413      	add	r3, r2
 8000f6c:	fa00 f303 	lsl.w	r3, r0, r3
 8000f70:	ea41 0203 	orr.w	r2, r1, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	619a      	str	r2, [r3, #24]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg2;
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
  }
}
 8000f78:	e01f      	b.n	8000fba <ADC_RegularChannelConfig+0x1e4>
    tmpreg1 = ADCx->SMPR1;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	695b      	ldr	r3, [r3, #20]
 8000f7e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = ADC_SMPR1_SMP1 << (3 * (ADC_Channel - 1));
 8000f80:	78fb      	ldrb	r3, [r7, #3]
 8000f82:	1e5a      	subs	r2, r3, #1
 8000f84:	4613      	mov	r3, r2
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	2238      	movs	r2, #56	; 0x38
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	60bb      	str	r3, [r7, #8]
	ADCx->SMPR1 &= ~tmpreg2;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	695a      	ldr	r2, [r3, #20]
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	43db      	mvns	r3, r3
 8000f9a:	401a      	ands	r2, r3
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	615a      	str	r2, [r3, #20]
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6959      	ldr	r1, [r3, #20]
 8000fa4:	7878      	ldrb	r0, [r7, #1]
 8000fa6:	78fa      	ldrb	r2, [r7, #3]
 8000fa8:	4613      	mov	r3, r2
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	4413      	add	r3, r2
 8000fae:	fa00 f303 	lsl.w	r3, r0, r3
 8000fb2:	ea41 0203 	orr.w	r2, r1, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	615a      	str	r2, [r3, #20]
}
 8000fba:	bf00      	nop
 8000fbc:	3714      	adds	r7, #20
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <ADC_StartConversion>:
  * @brief  Enables or disables the selected ADC start conversion .
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartConversion(ADC_TypeDef* ADCx)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTART bit */
  ADCx->CR |= ADC_CR_ADSTART;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	f043 0204 	orr.w	r2, r3, #4
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	609a      	str	r2, [r3, #8]
}
 8000fda:	bf00      	nop
 8000fdc:	370c      	adds	r7, #12
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	b29b      	uxth	r3, r3
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 8001000:	b480      	push	{r7}
 8001002:	b085      	sub	sp, #20
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 800100a:	2300      	movs	r3, #0
 800100c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	4013      	ands	r3, r2
 8001016:	2b00      	cmp	r3, #0
 8001018:	d002      	beq.n	8001020 <ADC_GetFlagStatus+0x20>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 800101a:	2301      	movs	r3, #1
 800101c:	73fb      	strb	r3, [r7, #15]
 800101e:	e001      	b.n	8001024 <ADC_GetFlagStatus+0x24>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8001020:	2300      	movs	r3, #0
 8001022:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8001024:	7bfb      	ldrb	r3, [r7, #15]
}
 8001026:	4618      	mov	r0, r3
 8001028:	3714      	adds	r7, #20
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800103c:	2300      	movs	r3, #0
 800103e:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8001040:	2300      	movs	r3, #0
 8001042:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  *(__IO uint32_t *) (((uint32_t) &(EXTI->IMR)) + ((EXTI_Line) >> 5 ) * 0x20) & (uint32_t)(1 << (EXTI_Line & 0x1F));
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	095b      	lsrs	r3, r3, #5
 8001048:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 800104c:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8001050:	015b      	lsls	r3, r3, #5
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	f002 021f 	and.w	r2, r2, #31
 800105a:	2101      	movs	r1, #1
 800105c:	fa01 f202 	lsl.w	r2, r1, r2
 8001060:	4013      	ands	r3, r2
 8001062:	60bb      	str	r3, [r7, #8]
 
  if ( (((*(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + (((EXTI_Line) >> 5 ) * 0x20) )) & (uint32_t)(1 << (EXTI_Line & 0x1F))) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	095b      	lsrs	r3, r3, #5
 8001068:	015a      	lsls	r2, r3, #5
 800106a:	4b0d      	ldr	r3, [pc, #52]	; (80010a0 <EXTI_GetITStatus+0x6c>)
 800106c:	4413      	add	r3, r2
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	f002 021f 	and.w	r2, r2, #31
 8001076:	2101      	movs	r1, #1
 8001078:	fa01 f202 	lsl.w	r2, r1, r2
 800107c:	4013      	ands	r3, r2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d005      	beq.n	800108e <EXTI_GetITStatus+0x5a>
 8001082:	68bb      	ldr	r3, [r7, #8]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d002      	beq.n	800108e <EXTI_GetITStatus+0x5a>
  {
    bitstatus = SET;
 8001088:	2301      	movs	r3, #1
 800108a:	73fb      	strb	r3, [r7, #15]
 800108c:	e001      	b.n	8001092 <EXTI_GetITStatus+0x5e>
  }
  else
  {
    bitstatus = RESET;
 800108e:	2300      	movs	r3, #0
 8001090:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001092:	7bfb      	ldrb	r3, [r7, #15]
  
}
 8001094:	4618      	mov	r0, r3
 8001096:	3714      	adds	r7, #20
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	40010414 	.word	0x40010414

080010a4 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *   This parameter can be any combination of EXTI_Linex where x can be (0..20).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE_EXT(EXTI_Line));
  
  *(__IO uint32_t *) (((uint32_t) &(EXTI->PR)) + ((EXTI_Line) >> 5 ) * 0x20) = (1 << (EXTI_Line & 0x1F));
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f003 031f 	and.w	r3, r3, #31
 80010b2:	2201      	movs	r2, #1
 80010b4:	fa02 f103 	lsl.w	r1, r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	095b      	lsrs	r3, r3, #5
 80010bc:	015a      	lsls	r2, r3, #5
 80010be:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <EXTI_ClearITPendingBit+0x30>)
 80010c0:	4413      	add	r3, r2
 80010c2:	460a      	mov	r2, r1
 80010c4:	601a      	str	r2, [r3, #0]
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40010414 	.word	0x40010414

080010d8 <GPIO_Init>:
  *         GPIO_Pin_0->GPIO_Pin_2, GPIO_Pin_4, GPIO_Pin_6, GPIO_Pin_9 
  *                       and GPIO_Pin_10 for GPIOF.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{ 
 80010d8:	b480      	push	{r7}
 80010da:	b087      	sub	sp, #28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
 80010e6:	2300      	movs	r3, #0
 80010e8:	613b      	str	r3, [r7, #16]
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /*-------------------------- Configure the port pins -----------------------*/
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
 80010f2:	e07c      	b.n	80011ee <GPIO_Init+0x116>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80010f4:	2201      	movs	r2, #1
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80010fe:	683b      	ldr	r3, [r7, #0]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	4013      	ands	r3, r2
 8001106:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001108:	68fa      	ldr	r2, [r7, #12]
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	429a      	cmp	r2, r3
 800110e:	d16b      	bne.n	80011e8 <GPIO_Init+0x110>
    {
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	791b      	ldrb	r3, [r3, #4]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d003      	beq.n	8001120 <GPIO_Init+0x48>
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	791b      	ldrb	r3, [r3, #4]
 800111c:	2b02      	cmp	r3, #2
 800111e:	d134      	bne.n	800118a <GPIO_Init+0xb2>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	689a      	ldr	r2, [r3, #8]
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	2103      	movs	r1, #3
 800112a:	fa01 f303 	lsl.w	r3, r1, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	401a      	ands	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689a      	ldr	r2, [r3, #8]
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	795b      	ldrb	r3, [r3, #5]
 800113e:	4619      	mov	r1, r3
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	fa01 f303 	lsl.w	r3, r1, r3
 8001148:	431a      	orrs	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	889b      	ldrh	r3, [r3, #4]
 8001152:	b29a      	uxth	r2, r3
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	b29b      	uxth	r3, r3
 8001158:	4619      	mov	r1, r3
 800115a:	2301      	movs	r3, #1
 800115c:	408b      	lsls	r3, r1
 800115e:	b29b      	uxth	r3, r3
 8001160:	43db      	mvns	r3, r3
 8001162:	b29b      	uxth	r3, r3
 8001164:	4013      	ands	r3, r2
 8001166:	b29a      	uxth	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	889b      	ldrh	r3, [r3, #4]
 8001170:	b29a      	uxth	r2, r3
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	799b      	ldrb	r3, [r3, #6]
 8001176:	4619      	mov	r1, r3
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	b29b      	uxth	r3, r3
 800117c:	fa01 f303 	lsl.w	r3, r1, r3
 8001180:	b29b      	uxth	r3, r3
 8001182:	4313      	orrs	r3, r2
 8001184:	b29a      	uxth	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	809a      	strh	r2, [r3, #4]
      }
      
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	2103      	movs	r1, #3
 8001194:	fa01 f303 	lsl.w	r3, r1, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	401a      	ands	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	791b      	ldrb	r3, [r3, #4]
 80011a8:	4619      	mov	r1, r3
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	fa01 f303 	lsl.w	r3, r1, r3
 80011b2:	431a      	orrs	r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	601a      	str	r2, [r3, #0]

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	68da      	ldr	r2, [r3, #12]
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	2103      	movs	r1, #3
 80011c4:	fa01 f303 	lsl.w	r3, r1, r3
 80011c8:	43db      	mvns	r3, r3
 80011ca:	401a      	ands	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	68da      	ldr	r2, [r3, #12]
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	79db      	ldrb	r3, [r3, #7]
 80011d8:	4619      	mov	r1, r3
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	fa01 f303 	lsl.w	r3, r1, r3
 80011e2:	431a      	orrs	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	3301      	adds	r3, #1
 80011ec:	617b      	str	r3, [r7, #20]
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	2b0f      	cmp	r3, #15
 80011f2:	f67f af7f 	bls.w	80010f4 <GPIO_Init+0x1c>
    }
  }
}
 80011f6:	bf00      	nop
 80011f8:	bf00      	nop
 80011fa:	371c      	adds	r7, #28
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <GPIO_StructInit>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001212:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2202      	movs	r2, #2
 800121e:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2200      	movs	r2, #0
 8001224:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2200      	movs	r2, #0
 800122a:	71da      	strb	r2, [r3, #7]
}
 800122c:	bf00      	nop
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <GPIO_PinAFConfig>:
  *        for the detailed mapping of the system and peripherals alternate 
  *        function I/O pins.
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	807b      	strh	r3, [r7, #2]
 8001244:	4613      	mov	r3, r2
 8001246:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800124c:	2300      	movs	r3, #0
 800124e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001250:	787a      	ldrb	r2, [r7, #1]
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	f003 0307 	and.w	r3, r3, #7
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4));
 8001260:	887b      	ldrh	r3, [r7, #2]
 8001262:	08db      	lsrs	r3, r3, #3
 8001264:	b29b      	uxth	r3, r3
 8001266:	461a      	mov	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3208      	adds	r2, #8
 800126c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001270:	887b      	ldrh	r3, [r7, #2]
 8001272:	f003 0307 	and.w	r3, r3, #7
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	210f      	movs	r1, #15
 800127a:	fa01 f303 	lsl.w	r3, r1, r3
 800127e:	43db      	mvns	r3, r3
 8001280:	8879      	ldrh	r1, [r7, #2]
 8001282:	08c9      	lsrs	r1, r1, #3
 8001284:	b289      	uxth	r1, r1
 8001286:	4608      	mov	r0, r1
 8001288:	ea02 0103 	and.w	r1, r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f100 0208 	add.w	r2, r0, #8
 8001292:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8001296:	887b      	ldrh	r3, [r7, #2]
 8001298:	08db      	lsrs	r3, r3, #3
 800129a:	b29b      	uxth	r3, r3
 800129c:	461a      	mov	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	3208      	adds	r2, #8
 80012a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012a6:	68fa      	ldr	r2, [r7, #12]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80012ac:	887b      	ldrh	r3, [r7, #2]
 80012ae:	08db      	lsrs	r3, r3, #3
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	461a      	mov	r2, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3208      	adds	r2, #8
 80012b8:	68b9      	ldr	r1, [r7, #8]
 80012ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80012be:	bf00      	nop
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
	...

080012cc <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b08b      	sub	sp, #44	; 0x2c
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	623b      	str	r3, [r7, #32]
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
 80012e0:	2300      	movs	r3, #0
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	2300      	movs	r3, #0
 80012e6:	613b      	str	r3, [r7, #16]
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80012f4:	4b8b      	ldr	r3, [pc, #556]	; (8001524 <RCC_GetClocksFreq+0x258>)
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	f003 030c 	and.w	r3, r3, #12
 80012fc:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 80012fe:	6a3b      	ldr	r3, [r7, #32]
 8001300:	2b08      	cmp	r3, #8
 8001302:	d011      	beq.n	8001328 <RCC_GetClocksFreq+0x5c>
 8001304:	6a3b      	ldr	r3, [r7, #32]
 8001306:	2b08      	cmp	r3, #8
 8001308:	d837      	bhi.n	800137a <RCC_GetClocksFreq+0xae>
 800130a:	6a3b      	ldr	r3, [r7, #32]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d003      	beq.n	8001318 <RCC_GetClocksFreq+0x4c>
 8001310:	6a3b      	ldr	r3, [r7, #32]
 8001312:	2b04      	cmp	r3, #4
 8001314:	d004      	beq.n	8001320 <RCC_GetClocksFreq+0x54>
 8001316:	e030      	b.n	800137a <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a83      	ldr	r2, [pc, #524]	; (8001528 <RCC_GetClocksFreq+0x25c>)
 800131c:	601a      	str	r2, [r3, #0]
      break;
 800131e:	e030      	b.n	8001382 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	4a81      	ldr	r2, [pc, #516]	; (8001528 <RCC_GetClocksFreq+0x25c>)
 8001324:	601a      	str	r2, [r3, #0]
      break;
 8001326:	e02c      	b.n	8001382 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8001328:	4b7e      	ldr	r3, [pc, #504]	; (8001524 <RCC_GetClocksFreq+0x258>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001330:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001332:	4b7c      	ldr	r3, [pc, #496]	; (8001524 <RCC_GetClocksFreq+0x258>)
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800133a:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	0c9b      	lsrs	r3, r3, #18
 8001340:	3302      	adds	r3, #2
 8001342:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d105      	bne.n	8001356 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	4a77      	ldr	r2, [pc, #476]	; (800152c <RCC_GetClocksFreq+0x260>)
 800134e:	fb02 f303 	mul.w	r3, r2, r3
 8001352:	627b      	str	r3, [r7, #36]	; 0x24
 8001354:	e00d      	b.n	8001372 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8001356:	4b73      	ldr	r3, [pc, #460]	; (8001524 <RCC_GetClocksFreq+0x258>)
 8001358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135a:	f003 030f 	and.w	r3, r3, #15
 800135e:	3301      	adds	r3, #1
 8001360:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8001362:	4a71      	ldr	r2, [pc, #452]	; (8001528 <RCC_GetClocksFreq+0x25c>)
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	fbb2 f2f3 	udiv	r2, r2, r3
 800136a:	69fb      	ldr	r3, [r7, #28]
 800136c:	fb02 f303 	mul.w	r3, r2, r3
 8001370:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001376:	601a      	str	r2, [r3, #0]
      break;
 8001378:	e003      	b.n	8001382 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a6a      	ldr	r2, [pc, #424]	; (8001528 <RCC_GetClocksFreq+0x25c>)
 800137e:	601a      	str	r2, [r3, #0]
      break;
 8001380:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8001382:	4b68      	ldr	r3, [pc, #416]	; (8001524 <RCC_GetClocksFreq+0x258>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800138a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 800138c:	6a3b      	ldr	r3, [r7, #32]
 800138e:	091b      	lsrs	r3, r3, #4
 8001390:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 8001392:	4a67      	ldr	r2, [pc, #412]	; (8001530 <RCC_GetClocksFreq+0x264>)
 8001394:	6a3b      	ldr	r3, [r7, #32]
 8001396:	4413      	add	r3, r2
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	b2db      	uxtb	r3, r3
 800139c:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	40da      	lsrs	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80013aa:	4b5e      	ldr	r3, [pc, #376]	; (8001524 <RCC_GetClocksFreq+0x258>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80013b2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80013b4:	6a3b      	ldr	r3, [r7, #32]
 80013b6:	0a1b      	lsrs	r3, r3, #8
 80013b8:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80013ba:	4a5d      	ldr	r2, [pc, #372]	; (8001530 <RCC_GetClocksFreq+0x264>)
 80013bc:	6a3b      	ldr	r3, [r7, #32]
 80013be:	4413      	add	r3, r2
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	40da      	lsrs	r2, r3
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80013d2:	4b54      	ldr	r3, [pc, #336]	; (8001524 <RCC_GetClocksFreq+0x258>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80013da:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 80013dc:	6a3b      	ldr	r3, [r7, #32]
 80013de:	0adb      	lsrs	r3, r3, #11
 80013e0:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 80013e2:	4a53      	ldr	r2, [pc, #332]	; (8001530 <RCC_GetClocksFreq+0x264>)
 80013e4:	6a3b      	ldr	r3, [r7, #32]
 80013e6:	4413      	add	r3, r2
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685a      	ldr	r2, [r3, #4]
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	40da      	lsrs	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 80013fa:	4b4a      	ldr	r3, [pc, #296]	; (8001524 <RCC_GetClocksFreq+0x258>)
 80013fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013fe:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001402:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8001404:	6a3b      	ldr	r3, [r7, #32]
 8001406:	091b      	lsrs	r3, r3, #4
 8001408:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 800140a:	4a4a      	ldr	r2, [pc, #296]	; (8001534 <RCC_GetClocksFreq+0x268>)
 800140c:	6a3b      	ldr	r3, [r7, #32]
 800140e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001412:	b29b      	uxth	r3, r3
 8001414:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8001416:	693b      	ldr	r3, [r7, #16]
 8001418:	f003 0310 	and.w	r3, r3, #16
 800141c:	2b00      	cmp	r3, #0
 800141e:	d006      	beq.n	800142e <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8001420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	fbb2 f2f3 	udiv	r2, r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	611a      	str	r2, [r3, #16]
 800142c:	e003      	b.n	8001436 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8001436:	4b3b      	ldr	r3, [pc, #236]	; (8001524 <RCC_GetClocksFreq+0x258>)
 8001438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800143a:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 800143e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8001440:	6a3b      	ldr	r3, [r7, #32]
 8001442:	0a5b      	lsrs	r3, r3, #9
 8001444:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8001446:	4a3b      	ldr	r2, [pc, #236]	; (8001534 <RCC_GetClocksFreq+0x268>)
 8001448:	6a3b      	ldr	r3, [r7, #32]
 800144a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800144e:	b29b      	uxth	r3, r3
 8001450:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	f003 0310 	and.w	r3, r3, #16
 8001458:	2b00      	cmp	r3, #0
 800145a:	d006      	beq.n	800146a <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 800145c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	fbb2 f2f3 	udiv	r2, r2, r3
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	615a      	str	r2, [r3, #20]
 8001468:	e003      	b.n	8001472 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8001472:	4b2c      	ldr	r3, [pc, #176]	; (8001524 <RCC_GetClocksFreq+0x258>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	f003 0310 	and.w	r3, r3, #16
 800147a:	2b10      	cmp	r3, #16
 800147c:	d003      	beq.n	8001486 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a29      	ldr	r2, [pc, #164]	; (8001528 <RCC_GetClocksFreq+0x25c>)
 8001482:	619a      	str	r2, [r3, #24]
 8001484:	e003      	b.n	800148e <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 800148e:	4b25      	ldr	r3, [pc, #148]	; (8001524 <RCC_GetClocksFreq+0x258>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	f003 0320 	and.w	r3, r3, #32
 8001496:	2b20      	cmp	r3, #32
 8001498:	d003      	beq.n	80014a2 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a22      	ldr	r2, [pc, #136]	; (8001528 <RCC_GetClocksFreq+0x25c>)
 800149e:	61da      	str	r2, [r3, #28]
 80014a0:	e003      	b.n	80014aa <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80014aa:	4b1e      	ldr	r3, [pc, #120]	; (8001524 <RCC_GetClocksFreq+0x258>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014b6:	d10d      	bne.n	80014d4 <RCC_GetClocksFreq+0x208>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014be:	429a      	cmp	r2, r3
 80014c0:	d108      	bne.n	80014d4 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80014c2:	68fa      	ldr	r2, [r7, #12]
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d104      	bne.n	80014d4 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80014ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014cc:	005a      	lsls	r2, r3, #1
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	621a      	str	r2, [r3, #32]
 80014d2:	e003      	b.n	80014dc <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	68da      	ldr	r2, [r3, #12]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80014dc:	4b11      	ldr	r3, [pc, #68]	; (8001524 <RCC_GetClocksFreq+0x258>)
 80014de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80014e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014e8:	d10d      	bne.n	8001506 <RCC_GetClocksFreq+0x23a>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d108      	bne.n	8001506 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 80014f4:	68fa      	ldr	r2, [r7, #12]
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d104      	bne.n	8001506 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 80014fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fe:	005a      	lsls	r2, r3, #1
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	625a      	str	r2, [r3, #36]	; 0x24
 8001504:	e003      	b.n	800150e <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	68da      	ldr	r2, [r3, #12]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <RCC_GetClocksFreq+0x258>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001512:	f003 0303 	and.w	r3, r3, #3
 8001516:	2b00      	cmp	r3, #0
 8001518:	d10e      	bne.n	8001538 <RCC_GetClocksFreq+0x26c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	68da      	ldr	r2, [r3, #12]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	629a      	str	r2, [r3, #40]	; 0x28
 8001522:	e028      	b.n	8001576 <RCC_GetClocksFreq+0x2aa>
 8001524:	40021000 	.word	0x40021000
 8001528:	007a1200 	.word	0x007a1200
 800152c:	003d0900 	.word	0x003d0900
 8001530:	20000000 	.word	0x20000000
 8001534:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8001538:	4b6c      	ldr	r3, [pc, #432]	; (80016ec <RCC_GetClocksFreq+0x420>)
 800153a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153c:	f003 0303 	and.w	r3, r3, #3
 8001540:	2b01      	cmp	r3, #1
 8001542:	d104      	bne.n	800154e <RCC_GetClocksFreq+0x282>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	629a      	str	r2, [r3, #40]	; 0x28
 800154c:	e013      	b.n	8001576 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 800154e:	4b67      	ldr	r3, [pc, #412]	; (80016ec <RCC_GetClocksFreq+0x420>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0303 	and.w	r3, r3, #3
 8001556:	2b02      	cmp	r3, #2
 8001558:	d104      	bne.n	8001564 <RCC_GetClocksFreq+0x298>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001560:	629a      	str	r2, [r3, #40]	; 0x28
 8001562:	e008      	b.n	8001576 <RCC_GetClocksFreq+0x2aa>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8001564:	4b61      	ldr	r3, [pc, #388]	; (80016ec <RCC_GetClocksFreq+0x420>)
 8001566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	2b03      	cmp	r3, #3
 800156e:	d102      	bne.n	8001576 <RCC_GetClocksFreq+0x2aa>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4a5f      	ldr	r2, [pc, #380]	; (80016f0 <RCC_GetClocksFreq+0x424>)
 8001574:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8001576:	4b5d      	ldr	r3, [pc, #372]	; (80016ec <RCC_GetClocksFreq+0x420>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800157e:	2b00      	cmp	r3, #0
 8001580:	d104      	bne.n	800158c <RCC_GetClocksFreq+0x2c0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	689a      	ldr	r2, [r3, #8]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	62da      	str	r2, [r3, #44]	; 0x2c
 800158a:	e021      	b.n	80015d0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 800158c:	4b57      	ldr	r3, [pc, #348]	; (80016ec <RCC_GetClocksFreq+0x420>)
 800158e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001590:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001598:	d104      	bne.n	80015a4 <RCC_GetClocksFreq+0x2d8>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	62da      	str	r2, [r3, #44]	; 0x2c
 80015a2:	e015      	b.n	80015d0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80015a4:	4b51      	ldr	r3, [pc, #324]	; (80016ec <RCC_GetClocksFreq+0x420>)
 80015a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015a8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015ac:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80015b0:	d104      	bne.n	80015bc <RCC_GetClocksFreq+0x2f0>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80015ba:	e009      	b.n	80015d0 <RCC_GetClocksFreq+0x304>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80015bc:	4b4b      	ldr	r3, [pc, #300]	; (80016ec <RCC_GetClocksFreq+0x420>)
 80015be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015c4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80015c8:	d102      	bne.n	80015d0 <RCC_GetClocksFreq+0x304>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a48      	ldr	r2, [pc, #288]	; (80016f0 <RCC_GetClocksFreq+0x424>)
 80015ce:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80015d0:	4b46      	ldr	r3, [pc, #280]	; (80016ec <RCC_GetClocksFreq+0x420>)
 80015d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d104      	bne.n	80015e6 <RCC_GetClocksFreq+0x31a>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689a      	ldr	r2, [r3, #8]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	631a      	str	r2, [r3, #48]	; 0x30
 80015e4:	e021      	b.n	800162a <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 80015e6:	4b41      	ldr	r3, [pc, #260]	; (80016ec <RCC_GetClocksFreq+0x420>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80015ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80015f2:	d104      	bne.n	80015fe <RCC_GetClocksFreq+0x332>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	631a      	str	r2, [r3, #48]	; 0x30
 80015fc:	e015      	b.n	800162a <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 80015fe:	4b3b      	ldr	r3, [pc, #236]	; (80016ec <RCC_GetClocksFreq+0x420>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8001606:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800160a:	d104      	bne.n	8001616 <RCC_GetClocksFreq+0x34a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001612:	631a      	str	r2, [r3, #48]	; 0x30
 8001614:	e009      	b.n	800162a <RCC_GetClocksFreq+0x35e>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8001616:	4b35      	ldr	r3, [pc, #212]	; (80016ec <RCC_GetClocksFreq+0x420>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800161e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001622:	d102      	bne.n	800162a <RCC_GetClocksFreq+0x35e>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	4a32      	ldr	r2, [pc, #200]	; (80016f0 <RCC_GetClocksFreq+0x424>)
 8001628:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 800162a:	4b30      	ldr	r3, [pc, #192]	; (80016ec <RCC_GetClocksFreq+0x420>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d104      	bne.n	8001640 <RCC_GetClocksFreq+0x374>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689a      	ldr	r2, [r3, #8]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	635a      	str	r2, [r3, #52]	; 0x34
 800163e:	e021      	b.n	8001684 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8001640:	4b2a      	ldr	r3, [pc, #168]	; (80016ec <RCC_GetClocksFreq+0x420>)
 8001642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001644:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001648:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800164c:	d104      	bne.n	8001658 <RCC_GetClocksFreq+0x38c>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	635a      	str	r2, [r3, #52]	; 0x34
 8001656:	e015      	b.n	8001684 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 8001658:	4b24      	ldr	r3, [pc, #144]	; (80016ec <RCC_GetClocksFreq+0x420>)
 800165a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001660:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001664:	d104      	bne.n	8001670 <RCC_GetClocksFreq+0x3a4>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800166c:	635a      	str	r2, [r3, #52]	; 0x34
 800166e:	e009      	b.n	8001684 <RCC_GetClocksFreq+0x3b8>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8001670:	4b1e      	ldr	r3, [pc, #120]	; (80016ec <RCC_GetClocksFreq+0x420>)
 8001672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001674:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8001678:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800167c:	d102      	bne.n	8001684 <RCC_GetClocksFreq+0x3b8>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a1b      	ldr	r2, [pc, #108]	; (80016f0 <RCC_GetClocksFreq+0x424>)
 8001682:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8001684:	4b19      	ldr	r3, [pc, #100]	; (80016ec <RCC_GetClocksFreq+0x420>)
 8001686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001688:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800168c:	2b00      	cmp	r3, #0
 800168e:	d104      	bne.n	800169a <RCC_GetClocksFreq+0x3ce>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689a      	ldr	r2, [r3, #8]
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 8001698:	e021      	b.n	80016de <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 800169a:	4b14      	ldr	r3, [pc, #80]	; (80016ec <RCC_GetClocksFreq+0x420>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80016a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016a6:	d104      	bne.n	80016b2 <RCC_GetClocksFreq+0x3e6>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	639a      	str	r2, [r3, #56]	; 0x38
}
 80016b0:	e015      	b.n	80016de <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80016b2:	4b0e      	ldr	r3, [pc, #56]	; (80016ec <RCC_GetClocksFreq+0x420>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80016ba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80016be:	d104      	bne.n	80016ca <RCC_GetClocksFreq+0x3fe>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80016c6:	639a      	str	r2, [r3, #56]	; 0x38
}
 80016c8:	e009      	b.n	80016de <RCC_GetClocksFreq+0x412>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 80016ca:	4b08      	ldr	r3, [pc, #32]	; (80016ec <RCC_GetClocksFreq+0x420>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80016d2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80016d6:	d102      	bne.n	80016de <RCC_GetClocksFreq+0x412>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	4a05      	ldr	r2, [pc, #20]	; (80016f0 <RCC_GetClocksFreq+0x424>)
 80016dc:	639a      	str	r2, [r3, #56]	; 0x38
}
 80016de:	bf00      	nop
 80016e0:	372c      	adds	r7, #44	; 0x2c
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000
 80016f0:	007a1200 	.word	0x007a1200

080016f4 <RCC_ADCCLKConfig>:
  *     @arg RCC_ADC34PLLCLK_Div128: ADC34 clock = PLLCLK/128                                  
  *     @arg RCC_ADC34PLLCLK_Div256: ADC34 clock = PLLCLK/256
  * @retval None
  */
void RCC_ADCCLKConfig(uint32_t RCC_PLLCLK)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PLLCLK));

  tmp = (RCC_PLLCLK >> 28);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	0f1b      	lsrs	r3, r3, #28
 8001704:	60fb      	str	r3, [r7, #12]
  
  /* Clears ADCPRE34 bits */
  if (tmp != 0)
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d006      	beq.n	800171a <RCC_ADCCLKConfig+0x26>
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE34;
 800170c:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <RCC_ADCCLKConfig+0x4c>)
 800170e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001710:	4a0b      	ldr	r2, [pc, #44]	; (8001740 <RCC_ADCCLKConfig+0x4c>)
 8001712:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8001716:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001718:	e005      	b.n	8001726 <RCC_ADCCLKConfig+0x32>
  }
   /* Clears ADCPRE12 bits */
  else
  {
    RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12;
 800171a:	4b09      	ldr	r3, [pc, #36]	; (8001740 <RCC_ADCCLKConfig+0x4c>)
 800171c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800171e:	4a08      	ldr	r2, [pc, #32]	; (8001740 <RCC_ADCCLKConfig+0x4c>)
 8001720:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001724:	62d3      	str	r3, [r2, #44]	; 0x2c
  }
  /* Set ADCPRE bits according to RCC_PLLCLK value */
  RCC->CFGR2 |= RCC_PLLCLK;
 8001726:	4b06      	ldr	r3, [pc, #24]	; (8001740 <RCC_ADCCLKConfig+0x4c>)
 8001728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800172a:	4905      	ldr	r1, [pc, #20]	; (8001740 <RCC_ADCCLKConfig+0x4c>)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	4313      	orrs	r3, r2
 8001730:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8001732:	bf00      	nop
 8001734:	3714      	adds	r7, #20
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	40021000 	.word	0x40021000

08001744 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8001744:	b480      	push	{r7}
 8001746:	b083      	sub	sp, #12
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	460b      	mov	r3, r1
 800174e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001750:	78fb      	ldrb	r3, [r7, #3]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d006      	beq.n	8001764 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8001756:	4b0a      	ldr	r3, [pc, #40]	; (8001780 <RCC_AHBPeriphClockCmd+0x3c>)
 8001758:	695a      	ldr	r2, [r3, #20]
 800175a:	4909      	ldr	r1, [pc, #36]	; (8001780 <RCC_AHBPeriphClockCmd+0x3c>)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4313      	orrs	r3, r2
 8001760:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8001762:	e006      	b.n	8001772 <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8001764:	4b06      	ldr	r3, [pc, #24]	; (8001780 <RCC_AHBPeriphClockCmd+0x3c>)
 8001766:	695a      	ldr	r2, [r3, #20]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	43db      	mvns	r3, r3
 800176c:	4904      	ldr	r1, [pc, #16]	; (8001780 <RCC_AHBPeriphClockCmd+0x3c>)
 800176e:	4013      	ands	r3, r2
 8001770:	614b      	str	r3, [r1, #20]
}
 8001772:	bf00      	nop
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	40021000 	.word	0x40021000

08001784 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	460b      	mov	r3, r1
 800178e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001790:	78fb      	ldrb	r3, [r7, #3]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d006      	beq.n	80017a4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <RCC_APB2PeriphClockCmd+0x3c>)
 8001798:	699a      	ldr	r2, [r3, #24]
 800179a:	4909      	ldr	r1, [pc, #36]	; (80017c0 <RCC_APB2PeriphClockCmd+0x3c>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4313      	orrs	r3, r2
 80017a0:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80017a2:	e006      	b.n	80017b2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80017a4:	4b06      	ldr	r3, [pc, #24]	; (80017c0 <RCC_APB2PeriphClockCmd+0x3c>)
 80017a6:	699a      	ldr	r2, [r3, #24]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	43db      	mvns	r3, r3
 80017ac:	4904      	ldr	r1, [pc, #16]	; (80017c0 <RCC_APB2PeriphClockCmd+0x3c>)
 80017ae:	4013      	ands	r3, r2
 80017b0:	618b      	str	r3, [r1, #24]
}
 80017b2:	bf00      	nop
 80017b4:	370c      	adds	r7, #12
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	40021000 	.word	0x40021000

080017c4 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	460b      	mov	r3, r1
 80017ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80017d0:	78fb      	ldrb	r3, [r7, #3]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d006      	beq.n	80017e4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80017d6:	4b0a      	ldr	r3, [pc, #40]	; (8001800 <RCC_APB1PeriphClockCmd+0x3c>)
 80017d8:	69da      	ldr	r2, [r3, #28]
 80017da:	4909      	ldr	r1, [pc, #36]	; (8001800 <RCC_APB1PeriphClockCmd+0x3c>)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	4313      	orrs	r3, r2
 80017e0:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80017e2:	e006      	b.n	80017f2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <RCC_APB1PeriphClockCmd+0x3c>)
 80017e6:	69da      	ldr	r2, [r3, #28]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	43db      	mvns	r3, r3
 80017ec:	4904      	ldr	r1, [pc, #16]	; (8001800 <RCC_APB1PeriphClockCmd+0x3c>)
 80017ee:	4013      	ands	r3, r2
 80017f0:	61cb      	str	r3, [r1, #28]
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000

08001804 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	460b      	mov	r3, r1
 800180e:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 8001810:	2300      	movs	r3, #0
 8001812:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	330c      	adds	r3, #12
 800181c:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	78fa      	ldrb	r2, [r7, #3]
 8001822:	701a      	strb	r2, [r3, #0]
}
 8001824:	bf00      	nop
 8001826:	3714      	adds	r7, #20
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001830:	b480      	push	{r7}
 8001832:	b085      	sub	sp, #20
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	460b      	mov	r3, r1
 800183a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800183c:	2300      	movs	r3, #0
 800183e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	891b      	ldrh	r3, [r3, #8]
 8001844:	b29a      	uxth	r2, r3
 8001846:	887b      	ldrh	r3, [r7, #2]
 8001848:	4013      	ands	r3, r2
 800184a:	b29b      	uxth	r3, r3
 800184c:	2b00      	cmp	r3, #0
 800184e:	d002      	beq.n	8001856 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001850:	2301      	movs	r3, #1
 8001852:	73fb      	strb	r3, [r7, #15]
 8001854:	e001      	b.n	800185a <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001856:	2300      	movs	r3, #0
 8001858:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800185a:	7bfb      	ldrb	r3, [r7, #15]
}
 800185c:	4618      	mov	r0, r3
 800185e:	3714      	adds	r7, #20
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	881b      	ldrh	r3, [r3, #0]
 800187a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || 
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	4a2d      	ldr	r2, [pc, #180]	; (8001934 <TIM_TimeBaseInit+0xcc>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d00f      	beq.n	80018a4 <TIM_TimeBaseInit+0x3c>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	4a2c      	ldr	r2, [pc, #176]	; (8001938 <TIM_TimeBaseInit+0xd0>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d00b      	beq.n	80018a4 <TIM_TimeBaseInit+0x3c>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001892:	d007      	beq.n	80018a4 <TIM_TimeBaseInit+0x3c>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4a29      	ldr	r2, [pc, #164]	; (800193c <TIM_TimeBaseInit+0xd4>)
 8001898:	4293      	cmp	r3, r2
 800189a:	d003      	beq.n	80018a4 <TIM_TimeBaseInit+0x3c>
     (TIMx == TIM3)|| (TIMx == TIM4)) 
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	4a28      	ldr	r2, [pc, #160]	; (8001940 <TIM_TimeBaseInit+0xd8>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d108      	bne.n	80018b6 <TIM_TimeBaseInit+0x4e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80018a4:	89fb      	ldrh	r3, [r7, #14]
 80018a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80018aa:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	885a      	ldrh	r2, [r3, #2]
 80018b0:	89fb      	ldrh	r3, [r7, #14]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a22      	ldr	r2, [pc, #136]	; (8001944 <TIM_TimeBaseInit+0xdc>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d00c      	beq.n	80018d8 <TIM_TimeBaseInit+0x70>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a21      	ldr	r2, [pc, #132]	; (8001948 <TIM_TimeBaseInit+0xe0>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d008      	beq.n	80018d8 <TIM_TimeBaseInit+0x70>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80018c6:	89fb      	ldrh	r3, [r7, #14]
 80018c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80018cc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	891a      	ldrh	r2, [r3, #8]
 80018d2:	89fb      	ldrh	r3, [r7, #14]
 80018d4:	4313      	orrs	r3, r2
 80018d6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	89fa      	ldrh	r2, [r7, #14]
 80018dc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	685a      	ldr	r2, [r3, #4]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	881a      	ldrh	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15) || 
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4a10      	ldr	r2, [pc, #64]	; (8001934 <TIM_TimeBaseInit+0xcc>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d00f      	beq.n	8001916 <TIM_TimeBaseInit+0xae>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4a0f      	ldr	r2, [pc, #60]	; (8001938 <TIM_TimeBaseInit+0xd0>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d00b      	beq.n	8001916 <TIM_TimeBaseInit+0xae>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4a12      	ldr	r2, [pc, #72]	; (800194c <TIM_TimeBaseInit+0xe4>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d007      	beq.n	8001916 <TIM_TimeBaseInit+0xae>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	4a11      	ldr	r2, [pc, #68]	; (8001950 <TIM_TimeBaseInit+0xe8>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d003      	beq.n	8001916 <TIM_TimeBaseInit+0xae>
      (TIMx == TIM16) || (TIMx == TIM17))  
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	4a10      	ldr	r2, [pc, #64]	; (8001954 <TIM_TimeBaseInit+0xec>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d104      	bne.n	8001920 <TIM_TimeBaseInit+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	7a9b      	ldrb	r3, [r3, #10]
 800191a:	b29a      	uxth	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	615a      	str	r2, [r3, #20]
}
 8001926:	bf00      	nop
 8001928:	3714      	adds	r7, #20
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	40012c00 	.word	0x40012c00
 8001938:	40013400 	.word	0x40013400
 800193c:	40000400 	.word	0x40000400
 8001940:	40000800 	.word	0x40000800
 8001944:	40001000 	.word	0x40001000
 8001948:	40001400 	.word	0x40001400
 800194c:	40014000 	.word	0x40014000
 8001950:	40014400 	.word	0x40014400
 8001954:	40014800 	.word	0x40014800

08001958 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001958:	b480      	push	{r7}
 800195a:	b083      	sub	sp, #12
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f04f 32ff 	mov.w	r2, #4294967295
 8001966:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2200      	movs	r2, #0
 800196c:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2200      	movs	r2, #0
 8001972:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2200      	movs	r2, #0
 800197e:	729a      	strb	r2, [r3, #10]
}
 8001980:	bf00      	nop
 8001982:	370c      	adds	r7, #12
 8001984:	46bd      	mov	sp, r7
 8001986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198a:	4770      	bx	lr

0800198c <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	460b      	mov	r3, r1
 8001996:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001998:	78fb      	ldrb	r3, [r7, #3]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d008      	beq.n	80019b0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	b29a      	uxth	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 80019ae:	e007      	b.n	80019c0 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	881b      	ldrh	r3, [r3, #0]
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	f023 0301 	bic.w	r3, r3, #1
 80019ba:	b29a      	uxth	r2, r3
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	801a      	strh	r2, [r3, #0]
}
 80019c0:	bf00      	nop
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b087      	sub	sp, #28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	2300      	movs	r3, #0
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a1b      	ldr	r3, [r3, #32]
 80019e6:	f023 0201 	bic.w	r2, r3, #1
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	6a1b      	ldr	r3, [r3, #32]
 80019f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	699b      	ldr	r3, [r3, #24]
 80019fe:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR1_OC1M;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= (uint32_t)~TIM_CCMR1_CC1S;
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f023 0303 	bic.w	r3, r3, #3
 8001a12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68fa      	ldr	r2, [r7, #12]
 8001a1a:	4313      	orrs	r3, r2
 8001a1c:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC1P;
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	f023 0302 	bic.w	r3, r3, #2
 8001a24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	899b      	ldrh	r3, [r3, #12]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	617b      	str	r3, [r7, #20]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	889b      	ldrh	r3, [r3, #4]
 8001a36:	461a      	mov	r2, r3
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	617b      	str	r3, [r7, #20]
    
  if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM15) || (TIMx == TIM16) || (TIMx == TIM17))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a26      	ldr	r2, [pc, #152]	; (8001adc <TIM_OC1Init+0x110>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d00f      	beq.n	8001a66 <TIM_OC1Init+0x9a>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a25      	ldr	r2, [pc, #148]	; (8001ae0 <TIM_OC1Init+0x114>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d00b      	beq.n	8001a66 <TIM_OC1Init+0x9a>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4a24      	ldr	r2, [pc, #144]	; (8001ae4 <TIM_OC1Init+0x118>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d007      	beq.n	8001a66 <TIM_OC1Init+0x9a>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a23      	ldr	r2, [pc, #140]	; (8001ae8 <TIM_OC1Init+0x11c>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d003      	beq.n	8001a66 <TIM_OC1Init+0x9a>
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a22      	ldr	r2, [pc, #136]	; (8001aec <TIM_OC1Init+0x120>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d127      	bne.n	8001ab6 <TIM_OC1Init+0xea>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NP;
 8001a66:	697b      	ldr	r3, [r7, #20]
 8001a68:	f023 0308 	bic.w	r3, r3, #8
 8001a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	89db      	ldrh	r3, [r3, #14]
 8001a72:	461a      	mov	r2, r3
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= (uint32_t)~TIM_CCER_CC1NE;
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	f023 0304 	bic.w	r3, r3, #4
 8001a80:	617b      	str	r3, [r7, #20]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	88db      	ldrh	r3, [r3, #6]
 8001a86:	461a      	mov	r2, r3
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1;
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= (uint32_t)~TIM_CR2_OIS1N;
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	8a1b      	ldrh	r3, [r3, #16]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	8a5b      	ldrh	r3, [r3, #18]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	689a      	ldr	r2, [r3, #8]
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	697a      	ldr	r2, [r7, #20]
 8001ace:	621a      	str	r2, [r3, #32]
}
 8001ad0:	bf00      	nop
 8001ad2:	371c      	adds	r7, #28
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	40012c00 	.word	0x40012c00
 8001ae0:	40013400 	.word	0x40013400
 8001ae4:	40014000 	.word	0x40014000
 8001ae8:	40014400 	.word	0x40014400
 8001aec:	40014800 	.word	0x40014800

08001af0 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b087      	sub	sp, #28
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
 8001af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	2300      	movs	r3, #0
 8001b00:	60fb      	str	r3, [r7, #12]
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	69db      	ldr	r3, [r3, #28]
 8001b22:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint32_t)~TIM_CCMR2_OC4M;
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b2a:	613b      	str	r3, [r7, #16]
  tmpccmrx &= (uint32_t)~TIM_CCMR2_CC4S;
 8001b2c:	693b      	ldr	r3, [r7, #16]
 8001b2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b32:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint32_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	021b      	lsls	r3, r3, #8
 8001b3a:	693a      	ldr	r2, [r7, #16]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC4P;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001b46:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCPolarity << 12);
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	899b      	ldrh	r3, [r3, #12]
 8001b4c:	031b      	lsls	r3, r3, #12
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	4313      	orrs	r3, r2
 8001b52:	60fb      	str	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OutputState << 12);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	889b      	ldrh	r3, [r3, #4]
 8001b58:	031b      	lsls	r3, r3, #12
 8001b5a:	68fa      	ldr	r2, [r7, #12]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	60fb      	str	r3, [r7, #12]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a12      	ldr	r2, [pc, #72]	; (8001bac <TIM_OC4Init+0xbc>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d003      	beq.n	8001b70 <TIM_OC4Init+0x80>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a11      	ldr	r2, [pc, #68]	; (8001bb0 <TIM_OC4Init+0xc0>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d109      	bne.n	8001b84 <TIM_OC4Init+0x94>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint32_t) ~TIM_CR2_OIS4;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001b76:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (uint32_t)((uint32_t)TIM_OCInitStruct->TIM_OCIdleState << 6);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	8a1b      	ldrh	r3, [r3, #16]
 8001b7c:	019b      	lsls	r3, r3, #6
 8001b7e:	697a      	ldr	r2, [r7, #20]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	697a      	ldr	r2, [r7, #20]
 8001b88:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	689a      	ldr	r2, [r3, #8]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68fa      	ldr	r2, [r7, #12]
 8001b9c:	621a      	str	r2, [r3, #32]
}
 8001b9e:	bf00      	nop
 8001ba0:	371c      	adds	r7, #28
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba8:	4770      	bx	lr
 8001baa:	bf00      	nop
 8001bac:	40012c00 	.word	0x40012c00
 8001bb0:	40013400 	.word	0x40013400

08001bb4 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	80da      	strh	r2, [r3, #6]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2200      	movs	r2, #0
 8001be4:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2200      	movs	r2, #0
 8001bea:	825a      	strh	r2, [r3, #18]
}
 8001bec:	bf00      	nop
 8001bee:	370c      	adds	r7, #12
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 8, 15, 16 or 17 to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	b083      	sub	sp, #12
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	683a      	ldr	r2, [r7, #0]
 8001c06:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr

08001c14 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
 8001c1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001c24:	bf00      	nop
 8001c26:	370c      	adds	r7, #12
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr

08001c30 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b085      	sub	sp, #20
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	460b      	mov	r3, r1
 8001c3a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr1 = 0;
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint32_t)(~TIM_CCMR1_OC1PE);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	f023 0308 	bic.w	r3, r3, #8
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8001c4e:	887b      	ldrh	r3, [r7, #2]
 8001c50:	68fa      	ldr	r2, [r7, #12]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	68fa      	ldr	r2, [r7, #12]
 8001c5a:	619a      	str	r2, [r3, #24]
}
 8001c5c:	bf00      	nop
 8001c5e:	3714      	adds	r7, #20
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b085      	sub	sp, #20
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	460b      	mov	r3, r1
 8001c72:	807b      	strh	r3, [r7, #2]
  uint32_t tmpccmr2 = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	60fb      	str	r3, [r7, #12]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint32_t)(~TIM_CCMR2_OC4PE);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001c84:	60fb      	str	r3, [r7, #12]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= ((uint32_t)TIM_OCPreload << 8);
 8001c86:	887b      	ldrh	r3, [r7, #2]
 8001c88:	021b      	lsls	r3, r3, #8
 8001c8a:	68fa      	ldr	r2, [r7, #12]
 8001c8c:	4313      	orrs	r3, r2
 8001c8e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	61da      	str	r2, [r3, #28]
}
 8001c96:	bf00      	nop
 8001c98:	3714      	adds	r7, #20
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
 8001caa:	460b      	mov	r3, r1
 8001cac:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001cae:	78fb      	ldrb	r3, [r7, #3]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d006      	beq.n	8001cc2 <TIM_CtrlPWMOutputs+0x20>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb8:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	645a      	str	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }  
}
 8001cc0:	e005      	b.n	8001cce <TIM_CtrlPWMOutputs+0x2c>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	645a      	str	r2, [r3, #68]	; 0x44
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b085      	sub	sp, #20
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	81bb      	strh	r3, [r7, #12]
 8001cee:	2300      	movs	r3, #0
 8001cf0:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	887b      	ldrh	r3, [r7, #2]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	887b      	ldrh	r3, [r7, #2]
 8001d06:	4013      	ands	r3, r2
 8001d08:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8001d0a:	89bb      	ldrh	r3, [r7, #12]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d005      	beq.n	8001d1c <TIM_GetITStatus+0x42>
 8001d10:	897b      	ldrh	r3, [r7, #10]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d002      	beq.n	8001d1c <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001d16:	2301      	movs	r3, #1
 8001d18:	73fb      	strb	r3, [r7, #15]
 8001d1a:	e001      	b.n	8001d20 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3714      	adds	r7, #20
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
 8001d36:	460b      	mov	r3, r1
 8001d38:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8001d3a:	887b      	ldrh	r3, [r7, #2]
 8001d3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d40:	b29a      	uxth	r2, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001d46:	bf00      	nop
 8001d48:	370c      	adds	r7, #12
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr

08001d52 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b089      	sub	sp, #36	; 0x24
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	4613      	mov	r3, r2
 8001d5e:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61bb      	str	r3, [r7, #24]
 8001d64:	2300      	movs	r3, #0
 8001d66:	617b      	str	r3, [r7, #20]
 8001d68:	2300      	movs	r3, #0
 8001d6a:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	0a1b      	lsrs	r3, r3, #8
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 8001d84:	2201      	movs	r2, #1
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	2b02      	cmp	r3, #2
 8001d92:	d103      	bne.n	8001d9c <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	3304      	adds	r3, #4
 8001d98:	61fb      	str	r3, [r7, #28]
 8001d9a:	e005      	b.n	8001da8 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	d102      	bne.n	8001da8 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	3308      	adds	r3, #8
 8001da6:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 8001da8:	79fb      	ldrb	r3, [r7, #7]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d006      	beq.n	8001dbc <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	6819      	ldr	r1, [r3, #0]
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	430a      	orrs	r2, r1
 8001db8:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001dba:	e006      	b.n	8001dca <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	6819      	ldr	r1, [r3, #0]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	43da      	mvns	r2, r3
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	400a      	ands	r2, r1
 8001dc8:	601a      	str	r2, [r3, #0]
}
 8001dca:	bf00      	nop
 8001dcc:	3724      	adds	r7, #36	; 0x24
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr

08001dd6 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8001dd6:	b480      	push	{r7}
 8001dd8:	b085      	sub	sp, #20
 8001dda:	af00      	add	r7, sp, #0
 8001ddc:	6078      	str	r0, [r7, #4]
 8001dde:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8001de0:	2300      	movs	r3, #0
 8001de2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	69da      	ldr	r2, [r3, #28]
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	4013      	ands	r3, r2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d002      	beq.n	8001df6 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8001df0:	2301      	movs	r3, #1
 8001df2:	73fb      	strb	r3, [r7, #15]
 8001df4:	e001      	b.n	8001dfa <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8001df6:	2300      	movs	r3, #0
 8001df8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b087      	sub	sp, #28
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60fb      	str	r3, [r7, #12]
 8001e16:	2300      	movs	r3, #0
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	0a1b      	lsrs	r3, r3, #8
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001e32:	2201      	movs	r2, #1
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d105      	bne.n	8001e4e <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	697a      	ldr	r2, [r7, #20]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	617b      	str	r3, [r7, #20]
 8001e4c:	e00d      	b.n	8001e6a <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	2b02      	cmp	r3, #2
 8001e52:	d105      	bne.n	8001e60 <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	697a      	ldr	r2, [r7, #20]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	e004      	b.n	8001e6a <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	697a      	ldr	r2, [r7, #20]
 8001e66:	4013      	ands	r3, r2
 8001e68:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	0c1b      	lsrs	r3, r3, #16
 8001e6e:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001e70:	2201      	movs	r2, #1
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	4013      	ands	r3, r2
 8001e82:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d005      	beq.n	8001e96 <USART_GetITStatus+0x8e>
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d002      	beq.n	8001e96 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 8001e90:	2301      	movs	r3, #1
 8001e92:	74fb      	strb	r3, [r7, #19]
 8001e94:	e001      	b.n	8001e9a <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8001e96:	2300      	movs	r3, #0
 8001e98:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001e9a:	7cfb      	ldrb	r3, [r7, #19]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	371c      	adds	r7, #28
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr

08001ea8 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001eb2:	79fb      	ldrb	r3, [r7, #7]
 8001eb4:	f003 031f 	and.w	r3, r3, #31
 8001eb8:	2201      	movs	r2, #1
 8001eba:	fa02 f103 	lsl.w	r1, r2, r3
 8001ebe:	4a06      	ldr	r2, [pc, #24]	; (8001ed8 <NVIC_EnableIRQ+0x30>)
 8001ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec4:	095b      	lsrs	r3, r3, #5
 8001ec6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
 8001ed6:	bf00      	nop
 8001ed8:	e000e100 	.word	0xe000e100

08001edc <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	4619      	mov	r1, r3
 8001eec:	4807      	ldr	r0, [pc, #28]	; (8001f0c <uart_put_char+0x30>)
 8001eee:	f7ff ff1e 	bl	8001d2e <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8001ef2:	bf00      	nop
 8001ef4:	2180      	movs	r1, #128	; 0x80
 8001ef6:	4805      	ldr	r0, [pc, #20]	; (8001f0c <uart_put_char+0x30>)
 8001ef8:	f7ff ff6d 	bl	8001dd6 <USART_GetFlagStatus>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d0f8      	beq.n	8001ef4 <uart_put_char+0x18>
}
 8001f02:	bf00      	nop
 8001f04:	bf00      	nop
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40004400 	.word	0x40004400

08001f10 <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b086      	sub	sp, #24
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	60f8      	str	r0, [r7, #12]
 8001f18:	60b9      	str	r1, [r7, #8]
 8001f1a:	607a      	str	r2, [r7, #4]
 8001f1c:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8001f1e:	2300      	movs	r3, #0
 8001f20:	617b      	str	r3, [r7, #20]
 8001f22:	e012      	b.n	8001f4a <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	4413      	add	r3, r2
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2b0a      	cmp	r3, #10
 8001f2e:	d102      	bne.n	8001f36 <_write_r+0x26>
            uart_put_char('\r');
 8001f30:	200d      	movs	r0, #13
 8001f32:	f7ff ffd3 	bl	8001edc <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff ffcc 	bl	8001edc <uart_put_char>
    for (n = 0; n < len; n++) {
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	3301      	adds	r3, #1
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	dbe8      	blt.n	8001f24 <_write_r+0x14>
    }

    return len;
 8001f52:	683b      	ldr	r3, [r7, #0]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8001f60:	4915      	ldr	r1, [pc, #84]	; (8001fb8 <USART2_IRQHandler+0x5c>)
 8001f62:	4816      	ldr	r0, [pc, #88]	; (8001fbc <USART2_IRQHandler+0x60>)
 8001f64:	f7ff ff50 	bl	8001e08 <USART_GetITStatus>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d021      	beq.n	8001fb2 <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 8001f6e:	4b13      	ldr	r3, [pc, #76]	; (8001fbc <USART2_IRQHandler+0x60>)
 8001f70:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001f72:	b299      	uxth	r1, r3
 8001f74:	4b12      	ldr	r3, [pc, #72]	; (8001fc0 <USART2_IRQHandler+0x64>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	b2db      	uxtb	r3, r3
 8001f7a:	1c5a      	adds	r2, r3, #1
 8001f7c:	b2d0      	uxtb	r0, r2
 8001f7e:	4a10      	ldr	r2, [pc, #64]	; (8001fc0 <USART2_IRQHandler+0x64>)
 8001f80:	7010      	strb	r0, [r2, #0]
 8001f82:	461a      	mov	r2, r3
 8001f84:	b2c9      	uxtb	r1, r1
 8001f86:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <USART2_IRQHandler+0x68>)
 8001f88:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <USART2_IRQHandler+0x6c>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	2bff      	cmp	r3, #255	; 0xff
 8001f92:	d107      	bne.n	8001fa4 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8001f94:	4b0d      	ldr	r3, [pc, #52]	; (8001fcc <USART2_IRQHandler+0x70>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	b2da      	uxtb	r2, r3
 8001f9e:	4b0b      	ldr	r3, [pc, #44]	; (8001fcc <USART2_IRQHandler+0x70>)
 8001fa0:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8001fa2:	e006      	b.n	8001fb2 <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <USART2_IRQHandler+0x6c>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	3301      	adds	r3, #1
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <USART2_IRQHandler+0x6c>)
 8001fb0:	701a      	strb	r2, [r3, #0]
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	00050105 	.word	0x00050105
 8001fbc:	40004400 	.word	0x40004400
 8001fc0:	20000310 	.word	0x20000310
 8001fc4:	20000210 	.word	0x20000210
 8001fc8:	20000312 	.word	0x20000312
 8001fcc:	20000311 	.word	0x20000311

08001fd0 <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b094      	sub	sp, #80	; 0x50
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8001fd8:	4b86      	ldr	r3, [pc, #536]	; (80021f4 <uart_init+0x224>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f001 fd09 	bl	80039f8 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8001fe6:	4b83      	ldr	r3, [pc, #524]	; (80021f4 <uart_init+0x224>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	2100      	movs	r1, #0
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f001 fd02 	bl	80039f8 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8001ff4:	4b80      	ldr	r3, [pc, #512]	; (80021f8 <uart_init+0x228>)
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	4a7f      	ldr	r2, [pc, #508]	; (80021f8 <uart_init+0x228>)
 8001ffa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ffe:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8002000:	4b7d      	ldr	r3, [pc, #500]	; (80021f8 <uart_init+0x228>)
 8002002:	69db      	ldr	r3, [r3, #28]
 8002004:	4a7c      	ldr	r2, [pc, #496]	; (80021f8 <uart_init+0x228>)
 8002006:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800200a:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 800200c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002016:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800201a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 800201c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002020:	6a1b      	ldr	r3, [r3, #32]
 8002022:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002026:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800202a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 800202c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002036:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800203a:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 800203c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002046:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800204a:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 800204c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002056:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800205a:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 800205c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002066:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800206a:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 800206c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002070:	889b      	ldrh	r3, [r3, #4]
 8002072:	b29b      	uxth	r3, r3
 8002074:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002078:	f023 030c 	bic.w	r3, r3, #12
 800207c:	b29b      	uxth	r3, r3
 800207e:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8002080:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002084:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002088:	8892      	ldrh	r2, [r2, #4]
 800208a:	b292      	uxth	r2, r2
 800208c:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 800208e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002098:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800209c:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 800209e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020a8:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80020ac:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 80020ae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020bc:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80020be:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80020c8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80020cc:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 80020ce:	4b4b      	ldr	r3, [pc, #300]	; (80021fc <uart_init+0x22c>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a4a      	ldr	r2, [pc, #296]	; (80021fc <uart_init+0x22c>)
 80020d4:	f023 0301 	bic.w	r3, r3, #1
 80020d8:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 80020da:	4b48      	ldr	r3, [pc, #288]	; (80021fc <uart_init+0x22c>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	4a47      	ldr	r2, [pc, #284]	; (80021fc <uart_init+0x22c>)
 80020e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020e4:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 80020e6:	4b45      	ldr	r3, [pc, #276]	; (80021fc <uart_init+0x22c>)
 80020e8:	4a44      	ldr	r2, [pc, #272]	; (80021fc <uart_init+0x22c>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 80020ee:	4b43      	ldr	r3, [pc, #268]	; (80021fc <uart_init+0x22c>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a42      	ldr	r2, [pc, #264]	; (80021fc <uart_init+0x22c>)
 80020f4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80020f8:	f023 030c 	bic.w	r3, r3, #12
 80020fc:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 80020fe:	4b3f      	ldr	r3, [pc, #252]	; (80021fc <uart_init+0x22c>)
 8002100:	4a3e      	ldr	r2, [pc, #248]	; (80021fc <uart_init+0x22c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8002106:	4b3d      	ldr	r3, [pc, #244]	; (80021fc <uart_init+0x22c>)
 8002108:	4a3c      	ldr	r2, [pc, #240]	; (80021fc <uart_init+0x22c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 800210e:	4b3b      	ldr	r3, [pc, #236]	; (80021fc <uart_init+0x22c>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a3a      	ldr	r2, [pc, #232]	; (80021fc <uart_init+0x22c>)
 8002114:	f043 030c 	orr.w	r3, r3, #12
 8002118:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 800211a:	4b38      	ldr	r3, [pc, #224]	; (80021fc <uart_init+0x22c>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	4a37      	ldr	r2, [pc, #220]	; (80021fc <uart_init+0x22c>)
 8002120:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002124:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8002126:	4b35      	ldr	r3, [pc, #212]	; (80021fc <uart_init+0x22c>)
 8002128:	4a34      	ldr	r2, [pc, #208]	; (80021fc <uart_init+0x22c>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002132:	2300      	movs	r3, #0
 8002134:	647b      	str	r3, [r7, #68]	; 0x44
 8002136:	2300      	movs	r3, #0
 8002138:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 800213a:	f107 0308 	add.w	r3, r7, #8
 800213e:	4618      	mov	r0, r3
 8002140:	f7ff f8c4 	bl	80012cc <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8002144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002146:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8002148:	4b2c      	ldr	r3, [pc, #176]	; (80021fc <uart_init+0x22c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d010      	beq.n	8002176 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8002154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002156:	005a      	lsls	r2, r3, #1
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	fbb2 f3f3 	udiv	r3, r2, r3
 800215e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8002160:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002162:	005b      	lsls	r3, r3, #1
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	fbb3 f2f2 	udiv	r2, r3, r2
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	fb01 f202 	mul.w	r2, r1, r2
 8002170:	1a9b      	subs	r3, r3, r2
 8002172:	64bb      	str	r3, [r7, #72]	; 0x48
 8002174:	e00d      	b.n	8002192 <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8002176:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	fbb2 f3f3 	udiv	r3, r2, r3
 800217e:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8002180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	fbb3 f2f2 	udiv	r2, r3, r2
 8002188:	6879      	ldr	r1, [r7, #4]
 800218a:	fb01 f202 	mul.w	r2, r1, r2
 800218e:	1a9b      	subs	r3, r3, r2
 8002190:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	085b      	lsrs	r3, r3, #1
 8002196:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002198:	429a      	cmp	r2, r3
 800219a:	d302      	bcc.n	80021a2 <uart_init+0x1d2>
        divider++;
 800219c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800219e:	3301      	adds	r3, #1
 80021a0:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 80021a2:	4b16      	ldr	r3, [pc, #88]	; (80021fc <uart_init+0x22c>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d00b      	beq.n	80021c6 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 80021ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80021b0:	085b      	lsrs	r3, r3, #1
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 80021b8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021ba:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80021be:	4013      	ands	r3, r2
 80021c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80021c2:	4313      	orrs	r3, r2
 80021c4:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 80021c6:	4b0d      	ldr	r3, [pc, #52]	; (80021fc <uart_init+0x22c>)
 80021c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021ca:	b292      	uxth	r2, r2
 80021cc:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 80021ce:	4b0b      	ldr	r3, [pc, #44]	; (80021fc <uart_init+0x22c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a0a      	ldr	r2, [pc, #40]	; (80021fc <uart_init+0x22c>)
 80021d4:	f043 0301 	orr.w	r3, r3, #1
 80021d8:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80021da:	2201      	movs	r2, #1
 80021dc:	4908      	ldr	r1, [pc, #32]	; (8002200 <uart_init+0x230>)
 80021de:	4807      	ldr	r0, [pc, #28]	; (80021fc <uart_init+0x22c>)
 80021e0:	f7ff fdb7 	bl	8001d52 <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 80021e4:	2026      	movs	r0, #38	; 0x26
 80021e6:	f7ff fe5f 	bl	8001ea8 <NVIC_EnableIRQ>
}
 80021ea:	bf00      	nop
 80021ec:	3750      	adds	r7, #80	; 0x50
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000084 	.word	0x20000084
 80021f8:	40021000 	.word	0x40021000
 80021fc:	40004400 	.word	0x40004400
 8002200:	00050105 	.word	0x00050105

08002204 <GPIO_set_AF1_PA6>:
float VDDA;



// Exercise 3.1
void GPIO_set_AF1_PA6(void) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800220a:	2101      	movs	r1, #1
 800220c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002210:	f7ff fa98 	bl	8001744 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_StructInit(&GPIO_InitStruct);
 8002214:	463b      	mov	r3, r7
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe fff4 	bl	8001204 <GPIO_StructInit>
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF; // Alternating Function mode
 800221c:	2302      	movs	r3, #2
 800221e:	713b      	strb	r3, [r7, #4]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6; // Use pin 6
 8002220:	2340      	movs	r3, #64	; 0x40
 8002222:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL; // NOPULL
 8002224:	2300      	movs	r3, #0
 8002226:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8002228:	2303      	movs	r3, #3
 800222a:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222c:	463b      	mov	r3, r7
 800222e:	4619      	mov	r1, r3
 8002230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002234:	f7fe ff50 	bl	80010d8 <GPIO_Init>
    GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_1); // page 242
 8002238:	2201      	movs	r2, #1
 800223a:	2106      	movs	r1, #6
 800223c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002240:	f7fe fffa 	bl	8001238 <GPIO_PinAFConfig>
}
 8002244:	bf00      	nop
 8002246:	3708      	adds	r7, #8
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}

0800224c <GPIO_set_AF1_PB11>:

// Function to configure PA12 for PWM output using TIM16
void GPIO_set_AF1_PB11(void) {
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8002252:	2101      	movs	r1, #1
 8002254:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002258:	f7ff fa74 	bl	8001744 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_StructInit(&GPIO_InitStruct);
 800225c:	463b      	mov	r3, r7
 800225e:	4618      	mov	r0, r3
 8002260:	f7fe ffd0 	bl	8001204 <GPIO_StructInit>
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF; // Alternating Function mode
 8002264:	2302      	movs	r3, #2
 8002266:	713b      	strb	r3, [r7, #4]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_11; // Use pin 12
 8002268:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800226c:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL; // NOPULL
 800226e:	2300      	movs	r3, #0
 8002270:	71fb      	strb	r3, [r7, #7]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8002272:	2303      	movs	r3, #3
 8002274:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002276:	463b      	mov	r3, r7
 8002278:	4619      	mov	r1, r3
 800227a:	4806      	ldr	r0, [pc, #24]	; (8002294 <GPIO_set_AF1_PB11+0x48>)
 800227c:	f7fe ff2c 	bl	80010d8 <GPIO_Init>
    GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_1); // page 242
 8002280:	2201      	movs	r2, #1
 8002282:	210b      	movs	r1, #11
 8002284:	4803      	ldr	r0, [pc, #12]	; (8002294 <GPIO_set_AF1_PB11+0x48>)
 8002286:	f7fe ffd7 	bl	8001238 <GPIO_PinAFConfig>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	48000400 	.word	0x48000400

08002298 <timer16_clock_init>:




// Exercise 3.1
void timer16_clock_init(void) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
	// For timer 16
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);
 800229e:	2101      	movs	r1, #1
 80022a0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80022a4:	f7ff fa6e 	bl	8001784 <RCC_APB2PeriphClockCmd>
    // Configure TIM16
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;
    TIM_TimeBaseStructInit(&TIM_TimeBaseInitStruct);
 80022a8:	1d3b      	adds	r3, r7, #4
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff fb54 	bl	8001958 <TIM_TimeBaseStructInit>
    // Then set things that are not default.
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 80022b0:	2300      	movs	r3, #0
 80022b2:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80022b4:	2300      	movs	r3, #0
 80022b6:	80fb      	strh	r3, [r7, #6]
    TIM_TimeBaseInitStruct.TIM_Period = 4095;		// 255 in ex3.1 ------- Exercise 3.3 4095 = 12bit
 80022b8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80022bc:	60bb      	str	r3, [r7, #8]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 350;		// 24 in ex3.1 -------- Exercise 3.3 350
 80022be:	f44f 73af 	mov.w	r3, #350	; 0x15e
 80022c2:	80bb      	strh	r3, [r7, #4]
    TIM_TimeBaseInit(TIM16,&TIM_TimeBaseInitStruct);
 80022c4:	1d3b      	adds	r3, r7, #4
 80022c6:	4619      	mov	r1, r3
 80022c8:	4803      	ldr	r0, [pc, #12]	; (80022d8 <timer16_clock_init+0x40>)
 80022ca:	f7ff facd 	bl	8001868 <TIM_TimeBaseInit>
}
 80022ce:	bf00      	nop
 80022d0:	3710      	adds	r7, #16
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40014400 	.word	0x40014400

080022dc <timer2_clock_init>:


void timer2_clock_init(void) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
	// For timer 16
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80022e2:	2101      	movs	r1, #1
 80022e4:	2001      	movs	r0, #1
 80022e6:	f7ff fa6d 	bl	80017c4 <RCC_APB1PeriphClockCmd>
    // Configure TIM16
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;
    TIM_TimeBaseStructInit(&TIM_TimeBaseInitStruct);
 80022ea:	1d3b      	adds	r3, r7, #4
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff fb33 	bl	8001958 <TIM_TimeBaseStructInit>
    // Then set things that are not default.
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 80022f2:	2300      	movs	r3, #0
 80022f4:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80022f6:	2300      	movs	r3, #0
 80022f8:	80fb      	strh	r3, [r7, #6]
    TIM_TimeBaseInitStruct.TIM_Period = 4095;		// 255 in ex3.1 ------- Exercise 3.3 4095 = 12bit
 80022fa:	f640 73ff 	movw	r3, #4095	; 0xfff
 80022fe:	60bb      	str	r3, [r7, #8]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 350;		// 24 in ex3.1 -------- Exercise 3.3 350
 8002300:	f44f 73af 	mov.w	r3, #350	; 0x15e
 8002304:	80bb      	strh	r3, [r7, #4]
    TIM_TimeBaseInit(TIM2,&TIM_TimeBaseInitStruct);
 8002306:	1d3b      	adds	r3, r7, #4
 8002308:	4619      	mov	r1, r3
 800230a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800230e:	f7ff faab 	bl	8001868 <TIM_TimeBaseInit>
}
 8002312:	bf00      	nop
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
	...

0800231c <TIM16_PWM_init>:


void TIM16_PWM_init(uint16_t duty) {
 800231c:	b580      	push	{r7, lr}
 800231e:	b088      	sub	sp, #32
 8002320:	af00      	add	r7, sp, #0
 8002322:	4603      	mov	r3, r0
 8002324:	80fb      	strh	r3, [r7, #6]

//	printf("\nDuty = %d",duty);
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);
 8002326:	2101      	movs	r1, #1
 8002328:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800232c:	f7ff fa2a 	bl	8001784 <RCC_APB2PeriphClockCmd>

    TIM_OCInitTypeDef TIM_OCInitStruct;
    TIM_OCStructInit(&TIM_OCInitStruct);
 8002330:	f107 030c 	add.w	r3, r7, #12
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff fc3d 	bl	8001bb4 <TIM_OCStructInit>
    TIM_OCInitStruct.TIM_OCMode=TIM_OCMode_PWM1;
 800233a:	2360      	movs	r3, #96	; 0x60
 800233c:	60fb      	str	r3, [r7, #12]
    TIM_OCInitStruct.TIM_OutputState=TIM_OutputState_Enable;
 800233e:	2301      	movs	r3, #1
 8002340:	823b      	strh	r3, [r7, #16]
    TIM_OCInitStruct.TIM_Pulse=duty; //254
 8002342:	88fb      	ldrh	r3, [r7, #6]
 8002344:	617b      	str	r3, [r7, #20]
	TIM_OCInitStruct.TIM_OCPolarity = TIM_OCPolarity_High;
 8002346:	2300      	movs	r3, #0
 8002348:	833b      	strh	r3, [r7, #24]
	TIM_OC1Init(TIM16, &TIM_OCInitStruct);
 800234a:	f107 030c 	add.w	r3, r7, #12
 800234e:	4619      	mov	r1, r3
 8002350:	480b      	ldr	r0, [pc, #44]	; (8002380 <TIM16_PWM_init+0x64>)
 8002352:	f7ff fb3b 	bl	80019cc <TIM_OC1Init>
	TIM_OC1PreloadConfig(TIM16, TIM_OCPreload_Enable);
 8002356:	2108      	movs	r1, #8
 8002358:	4809      	ldr	r0, [pc, #36]	; (8002380 <TIM16_PWM_init+0x64>)
 800235a:	f7ff fc69 	bl	8001c30 <TIM_OC1PreloadConfig>

    TIM_CtrlPWMOutputs(TIM16, ENABLE);
 800235e:	2101      	movs	r1, #1
 8002360:	4807      	ldr	r0, [pc, #28]	; (8002380 <TIM16_PWM_init+0x64>)
 8002362:	f7ff fc9e 	bl	8001ca2 <TIM_CtrlPWMOutputs>
    TIM_Cmd(TIM16,ENABLE);
 8002366:	2101      	movs	r1, #1
 8002368:	4805      	ldr	r0, [pc, #20]	; (8002380 <TIM16_PWM_init+0x64>)
 800236a:	f7ff fb0f 	bl	800198c <TIM_Cmd>

    TIM_SetCompare1(TIM16,duty);
 800236e:	88fb      	ldrh	r3, [r7, #6]
 8002370:	4619      	mov	r1, r3
 8002372:	4803      	ldr	r0, [pc, #12]	; (8002380 <TIM16_PWM_init+0x64>)
 8002374:	f7ff fc40 	bl	8001bf8 <TIM_SetCompare1>

}
 8002378:	bf00      	nop
 800237a:	3720      	adds	r7, #32
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40014400 	.word	0x40014400

08002384 <TIM2_PWM_init>:


void TIM2_PWM_init(uint16_t duty) {
 8002384:	b580      	push	{r7, lr}
 8002386:	b088      	sub	sp, #32
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	80fb      	strh	r3, [r7, #6]

//	printf("\nDuty = %d",duty);
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800238e:	2101      	movs	r1, #1
 8002390:	2001      	movs	r0, #1
 8002392:	f7ff fa17 	bl	80017c4 <RCC_APB1PeriphClockCmd>

    TIM_OCInitTypeDef TIM_OCInitStruct;
    TIM_OCStructInit(&TIM_OCInitStruct);
 8002396:	f107 030c 	add.w	r3, r7, #12
 800239a:	4618      	mov	r0, r3
 800239c:	f7ff fc0a 	bl	8001bb4 <TIM_OCStructInit>
    TIM_OCInitStruct.TIM_OCMode=TIM_OCMode_PWM1;
 80023a0:	2360      	movs	r3, #96	; 0x60
 80023a2:	60fb      	str	r3, [r7, #12]
    TIM_OCInitStruct.TIM_OutputState=TIM_OutputState_Enable;
 80023a4:	2301      	movs	r3, #1
 80023a6:	823b      	strh	r3, [r7, #16]
    TIM_OCInitStruct.TIM_Pulse=duty; //254
 80023a8:	88fb      	ldrh	r3, [r7, #6]
 80023aa:	617b      	str	r3, [r7, #20]
    TIM_OCInitStruct.TIM_OCPolarity=TIM_OCPolarity_High;
 80023ac:	2300      	movs	r3, #0
 80023ae:	833b      	strh	r3, [r7, #24]
    TIM_OC4Init(TIM2, &TIM_OCInitStruct);
 80023b0:	f107 030c 	add.w	r3, r7, #12
 80023b4:	4619      	mov	r1, r3
 80023b6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023ba:	f7ff fb99 	bl	8001af0 <TIM_OC4Init>
    TIM_OC4PreloadConfig(TIM2,TIM_OCPreload_Enable);
 80023be:	2108      	movs	r1, #8
 80023c0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023c4:	f7ff fc50 	bl	8001c68 <TIM_OC4PreloadConfig>

    TIM_CtrlPWMOutputs(TIM2, ENABLE);
 80023c8:	2101      	movs	r1, #1
 80023ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023ce:	f7ff fc68 	bl	8001ca2 <TIM_CtrlPWMOutputs>
    TIM_Cmd(TIM2,ENABLE);
 80023d2:	2101      	movs	r1, #1
 80023d4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023d8:	f7ff fad8 	bl	800198c <TIM_Cmd>

    TIM_SetCompare4(TIM2,duty);
 80023dc:	88fb      	ldrh	r3, [r7, #6]
 80023de:	4619      	mov	r1, r3
 80023e0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80023e4:	f7ff fc16 	bl	8001c14 <TIM_SetCompare4>
}
 80023e8:	bf00      	nop
 80023ea:	3720      	adds	r7, #32
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <ADC_measure_PA>:




uint16_t ADC_measure_PA(uint8_t ch) {
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
	ADC_RegularChannelConfig(ADC1, ch, 1, ADC_SampleTime_1Cycles5);
 80023fa:	79f9      	ldrb	r1, [r7, #7]
 80023fc:	2300      	movs	r3, #0
 80023fe:	2201      	movs	r2, #1
 8002400:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002404:	f7fe fce7 	bl	8000dd6 <ADC_RegularChannelConfig>
	ADC_StartConversion(ADC1); 	/* Start ADC read */
 8002408:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800240c:	f7fe fddb 	bl	8000fc6 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0) {} /* Wait for ADC read */
 8002410:	bf00      	nop
 8002412:	2104      	movs	r1, #4
 8002414:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002418:	f7fe fdf2 	bl	8001000 <ADC_GetFlagStatus>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0f7      	beq.n	8002412 <ADC_measure_PA+0x22>
	uint16_t x = ADC_GetConversionValue(ADC1); // Read the ADC value into a variable
 8002422:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002426:	f7fe fdde 	bl	8000fe6 <ADC_GetConversionValue>
 800242a:	4603      	mov	r3, r0
 800242c:	81fb      	strh	r3, [r7, #14]

	return x;
 800242e:	89fb      	ldrh	r3, [r7, #14]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3710      	adds	r7, #16
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}

08002438 <ADC_setup_PA>:
	VDDA = 3.3f * ((float)VREFINT_CAL / (float)VREFINT_DATA);
}



void ADC_setup_PA(void) {
 8002438:	b580      	push	{r7, lr}
 800243a:	b08c      	sub	sp, #48	; 0x30
 800243c:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) static __INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
 800243e:	b672      	cpsid	i
}
 8002440:	bf00      	nop
	__disable_irq(); //Disable global interrupts.
	RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div8);
 8002442:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8002446:	f7ff f955 	bl	80016f4 <RCC_ADCCLKConfig>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 800244a:	2101      	movs	r1, #1
 800244c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002450:	f7ff f978 	bl	8001744 <RCC_AHBPeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8002454:	2101      	movs	r1, #1
 8002456:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800245a:	f7ff f973 	bl	8001744 <RCC_AHBPeriphClockCmd>

	GPIO_InitTypeDef GPIO_InitStructAll; // Define typedef struct for setting pins
	GPIO_StructInit(&GPIO_InitStructAll); // Initialize GPIO struct
 800245e:	f107 0320 	add.w	r3, r7, #32
 8002462:	4618      	mov	r0, r3
 8002464:	f7fe fece 	bl	8001204 <GPIO_StructInit>

	// Sets PA0 to input for the potentiometer
	GPIO_InitStructAll.GPIO_Mode = GPIO_Mode_AN;    // Set as input
 8002468:	2303      	movs	r3, #3
 800246a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_0; // Set so the configuration is on pin 0
 800246e:	2301      	movs	r3, #1
 8002470:	623b      	str	r3, [r7, #32]
	GPIO_InitStructAll.GPIO_Speed = GPIO_Speed_10MHz; // Set speed to 10 MHz
 8002472:	2301      	movs	r3, #1
 8002474:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_Init(GPIOA, &GPIO_InitStructAll);
 8002478:	f107 0320 	add.w	r3, r7, #32
 800247c:	4619      	mov	r1, r3
 800247e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002482:	f7fe fe29 	bl	80010d8 <GPIO_Init>
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_1; // Set so the configuration is on pin 1
 8002486:	2302      	movs	r3, #2
 8002488:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOA, &GPIO_InitStructAll);
 800248a:	f107 0320 	add.w	r3, r7, #32
 800248e:	4619      	mov	r1, r3
 8002490:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002494:	f7fe fe20 	bl	80010d8 <GPIO_Init>
	GPIO_InitStructAll.GPIO_Pin = GPIO_Pin_4; // Set so the configuration is on pin 4
 8002498:	2310      	movs	r3, #16
 800249a:	623b      	str	r3, [r7, #32]
	GPIO_Init(GPIOA, &GPIO_InitStructAll);
 800249c:	f107 0320 	add.w	r3, r7, #32
 80024a0:	4619      	mov	r1, r3
 80024a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024a6:	f7fe fe17 	bl	80010d8 <GPIO_Init>

	// See RM [p.47]
	ADC_InitTypeDef ADC_InitStruct;
	ADC_StructInit(&ADC_InitStruct);
 80024aa:	463b      	mov	r3, r7
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7fe fbdd 	bl	8000c6c <ADC_StructInit>
	ADC_InitStruct.ADC_ContinuousConvMode = DISABLE; // Single mode
 80024b2:	2300      	movs	r3, #0
 80024b4:	603b      	str	r3, [r7, #0]
	ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b; // 12 bit resolution
 80024b6:	2300      	movs	r3, #0
 80024b8:	607b      	str	r3, [r7, #4]
	ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right; // Align right
 80024ba:	2300      	movs	r3, #0
 80024bc:	613b      	str	r3, [r7, #16]
	ADC_InitStruct.ADC_NbrOfRegChannel = 1;
 80024be:	2301      	movs	r3, #1
 80024c0:	773b      	strb	r3, [r7, #28]
	ADC_Init(ADC1, &ADC_InitStruct);
 80024c2:	463b      	mov	r3, r7
 80024c4:	4619      	mov	r1, r3
 80024c6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80024ca:	f7fe fb8d 	bl	8000be8 <ADC_Init>

	ADC_Cmd(ADC1, ENABLE);
 80024ce:	2101      	movs	r1, #1
 80024d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80024d4:	f7fe fbec 	bl	8000cb0 <ADC_Cmd>
	while (!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY)) {}
 80024d8:	bf00      	nop
 80024da:	2101      	movs	r1, #1
 80024dc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80024e0:	f7fe fd8e 	bl	8001000 <ADC_GetFlagStatus>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0f7      	beq.n	80024da <ADC_setup_PA+0xa2>
	ADC_VoltageRegulatorCmd(ADC1, ENABLE); //Wait for at least 10uS before continuing...
 80024ea:	2101      	movs	r1, #1
 80024ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80024f0:	f7fe fc4f 	bl	8000d92 <ADC_VoltageRegulatorCmd>
	// set internal reference voltage source and wait

	for (uint32_t i = 0; i < 10000; i++);
 80024f4:	2300      	movs	r3, #0
 80024f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024f8:	e002      	b.n	8002500 <ADC_setup_PA+0xc8>
 80024fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024fc:	3301      	adds	r3, #1
 80024fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002502:	f242 720f 	movw	r2, #9999	; 0x270f
 8002506:	4293      	cmp	r3, r2
 8002508:	d9f7      	bls.n	80024fa <ADC_setup_PA+0xc2>

	ADC_Cmd(ADC1, DISABLE);
 800250a:	2100      	movs	r1, #0
 800250c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002510:	f7fe fbce 	bl	8000cb0 <ADC_Cmd>
	while (ADC_GetDisableCmdStatus(ADC1)) {} // wait for disable of ADC
 8002514:	bf00      	nop
 8002516:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800251a:	f7fe fc22 	bl	8000d62 <ADC_GetDisableCmdStatus>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1f8      	bne.n	8002516 <ADC_setup_PA+0xde>
	ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 8002524:	2100      	movs	r1, #0
 8002526:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800252a:	f7fe fbed 	bl	8000d08 <ADC_SelectCalibrationMode>

	ADC_StartCalibration(ADC1);
 800252e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002532:	f7fe fbd9 	bl	8000ce8 <ADC_StartCalibration>
	while (ADC_GetCalibrationStatus(ADC1)) {}
 8002536:	bf00      	nop
 8002538:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800253c:	f7fe fbfb 	bl	8000d36 <ADC_GetCalibrationStatus>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d1f8      	bne.n	8002538 <ADC_setup_PA+0x100>
	for (uint32_t i = 0; i < 100; i++);
 8002546:	2300      	movs	r3, #0
 8002548:	62bb      	str	r3, [r7, #40]	; 0x28
 800254a:	e002      	b.n	8002552 <ADC_setup_PA+0x11a>
 800254c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800254e:	3301      	adds	r3, #1
 8002550:	62bb      	str	r3, [r7, #40]	; 0x28
 8002552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002554:	2b63      	cmp	r3, #99	; 0x63
 8002556:	d9f9      	bls.n	800254c <ADC_setup_PA+0x114>

	ADC_Cmd(ADC1, ENABLE);
 8002558:	2101      	movs	r1, #1
 800255a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800255e:	f7fe fba7 	bl	8000cb0 <ADC_Cmd>
  __ASM volatile ("cpsie i");
 8002562:	b662      	cpsie	i
}
 8002564:	bf00      	nop
	__enable_irq(); // Enable interrupts again
}
 8002566:	bf00      	nop
 8002568:	3730      	adds	r7, #48	; 0x30
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
	...

08002570 <EXTI1_IRQHandler>:



void EXTI1_IRQHandler(void) {
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i");
 8002574:	b672      	cpsid	i
}
 8002576:	bf00      	nop
	__disable_irq();
	//split timer / LEFT
	if (EXTI_GetITStatus(EXTI_Line1) != RESET) {
 8002578:	2001      	movs	r0, #1
 800257a:	f7fe fd5b 	bl	8001034 <EXTI_GetITStatus>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d016      	beq.n	80025b2 <EXTI1_IRQHandler+0x42>
		sw_split.hours = sw_time.hours;
 8002584:	4b0d      	ldr	r3, [pc, #52]	; (80025bc <EXTI1_IRQHandler+0x4c>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	b2da      	uxtb	r2, r3
 800258a:	4b0d      	ldr	r3, [pc, #52]	; (80025c0 <EXTI1_IRQHandler+0x50>)
 800258c:	701a      	strb	r2, [r3, #0]
		sw_split.minutes = sw_time.minutes;
 800258e:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <EXTI1_IRQHandler+0x4c>)
 8002590:	785b      	ldrb	r3, [r3, #1]
 8002592:	b2da      	uxtb	r2, r3
 8002594:	4b0a      	ldr	r3, [pc, #40]	; (80025c0 <EXTI1_IRQHandler+0x50>)
 8002596:	705a      	strb	r2, [r3, #1]
		sw_split.seconds = sw_time.seconds;
 8002598:	4b08      	ldr	r3, [pc, #32]	; (80025bc <EXTI1_IRQHandler+0x4c>)
 800259a:	789b      	ldrb	r3, [r3, #2]
 800259c:	b2da      	uxtb	r2, r3
 800259e:	4b08      	ldr	r3, [pc, #32]	; (80025c0 <EXTI1_IRQHandler+0x50>)
 80025a0:	709a      	strb	r2, [r3, #2]
		sw_split.hundredths = sw_time.hundredths;
 80025a2:	4b06      	ldr	r3, [pc, #24]	; (80025bc <EXTI1_IRQHandler+0x4c>)
 80025a4:	78db      	ldrb	r3, [r3, #3]
 80025a6:	b2da      	uxtb	r2, r3
 80025a8:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <EXTI1_IRQHandler+0x50>)
 80025aa:	70da      	strb	r2, [r3, #3]

		EXTI_ClearITPendingBit(EXTI_Line1);
 80025ac:	2001      	movs	r0, #1
 80025ae:	f7fe fd79 	bl	80010a4 <EXTI_ClearITPendingBit>
  __ASM volatile ("cpsie i");
 80025b2:	b662      	cpsie	i
}
 80025b4:	bf00      	nop
	}
	__enable_irq();
}
 80025b6:	bf00      	nop
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	2000031c 	.word	0x2000031c
 80025c0:	20000320 	.word	0x20000320

080025c4 <EXTI0_IRQHandler>:

// Stop and clear timer / DOWN
void EXTI0_IRQHandler(void) {
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i");
 80025c8:	b672      	cpsid	i
}
 80025ca:	bf00      	nop
	__disable_irq();
	if (EXTI_GetITStatus(EXTI_Line0) != RESET) {
 80025cc:	2000      	movs	r0, #0
 80025ce:	f7fe fd31 	bl	8001034 <EXTI_GetITStatus>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d013      	beq.n	8002600 <EXTI0_IRQHandler+0x3c>
		TIM_Cmd(TIM2, DISABLE);
 80025d8:	2100      	movs	r1, #0
 80025da:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80025de:	f7ff f9d5 	bl	800198c <TIM_Cmd>
		sw_time.hours = 0;
 80025e2:	4b09      	ldr	r3, [pc, #36]	; (8002608 <EXTI0_IRQHandler+0x44>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	701a      	strb	r2, [r3, #0]
		sw_time.minutes = 0;
 80025e8:	4b07      	ldr	r3, [pc, #28]	; (8002608 <EXTI0_IRQHandler+0x44>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	705a      	strb	r2, [r3, #1]
		sw_time.seconds = 0;
 80025ee:	4b06      	ldr	r3, [pc, #24]	; (8002608 <EXTI0_IRQHandler+0x44>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	709a      	strb	r2, [r3, #2]
		sw_time.hundredths = 0;
 80025f4:	4b04      	ldr	r3, [pc, #16]	; (8002608 <EXTI0_IRQHandler+0x44>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	70da      	strb	r2, [r3, #3]

		EXTI_ClearITPendingBit(EXTI_Line0);
 80025fa:	2000      	movs	r0, #0
 80025fc:	f7fe fd52 	bl	80010a4 <EXTI_ClearITPendingBit>
  __ASM volatile ("cpsie i");
 8002600:	b662      	cpsie	i
}
 8002602:	bf00      	nop
	}
	__enable_irq();
}
 8002604:	bf00      	nop
 8002606:	bd80      	pop	{r7, pc}
 8002608:	2000031c 	.word	0x2000031c

0800260c <EXTI4_IRQHandler>:

// Start/Stop timer - Up
void EXTI4_IRQHandler(void) {
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i");
 8002610:	b672      	cpsid	i
}
 8002612:	bf00      	nop
	__disable_irq();
	if (EXTI_GetITStatus(EXTI_Line4) != RESET) {
 8002614:	2004      	movs	r0, #4
 8002616:	f7fe fd0d 	bl	8001034 <EXTI_GetITStatus>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00c      	beq.n	800263a <EXTI4_IRQHandler+0x2e>

		TIM2->CR1 ^= TIM_CR1_CEN;
 8002620:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	b29b      	uxth	r3, r3
 8002628:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800262c:	f083 0301 	eor.w	r3, r3, #1
 8002630:	b29b      	uxth	r3, r3
 8002632:	8013      	strh	r3, [r2, #0]

		EXTI_ClearITPendingBit(EXTI_Line4);
 8002634:	2004      	movs	r0, #4
 8002636:	f7fe fd35 	bl	80010a4 <EXTI_ClearITPendingBit>
  __ASM volatile ("cpsie i");
 800263a:	b662      	cpsie	i
}
 800263c:	bf00      	nop
	}
	__enable_irq();
}
 800263e:	bf00      	nop
 8002640:	bd80      	pop	{r7, pc}
	...

08002644 <TIM1_BRK_TIM15_IRQHandler>:
	NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);

	TIM_Cmd(TIM15, ENABLE);
}

void TIM1_BRK_TIM15_IRQHandler(void) {
 8002644:	b580      	push	{r7, lr}
 8002646:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 800264a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i");
 800264c:	b672      	cpsid	i
}
 800264e:	bf00      	nop
	//TODO st et flag her og gr ting i main.c

	__disable_irq();

	uint16_t x = ADC_measure_PA(1);
 8002650:	2001      	movs	r0, #1
 8002652:	f7ff fecd 	bl	80023f0 <ADC_measure_PA>
 8002656:	4603      	mov	r3, r0
 8002658:	f8a7 340e 	strh.w	r3, [r7, #1038]	; 0x40e
	uint16_t y = ADC_measure_PA(2);
 800265c:	2002      	movs	r0, #2
 800265e:	f7ff fec7 	bl	80023f0 <ADC_measure_PA>
 8002662:	4603      	mov	r3, r0
 8002664:	f8a7 340c 	strh.w	r3, [r7, #1036]	; 0x40c

	uint8_t printout[512] = {0};
 8002668:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 800266c:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8002670:	2200      	movs	r2, #0
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	3304      	adds	r3, #4
 8002676:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 800267a:	2100      	movs	r1, #0
 800267c:	4618      	mov	r0, r3
 800267e:	f001 fad4 	bl	8003c2a <memset>

	char str_test[512] = {0};
 8002682:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002686:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	3304      	adds	r3, #4
 8002690:	f44f 72fe 	mov.w	r2, #508	; 0x1fc
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f001 fac7 	bl	8003c2a <memset>

	if (++LCD_COUNTER == LCD_DELAY_MAX) {
 800269c:	4b36      	ldr	r3, [pc, #216]	; (8002778 <TIM1_BRK_TIM15_IRQHandler+0x134>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	3301      	adds	r3, #1
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	4b34      	ldr	r3, [pc, #208]	; (8002778 <TIM1_BRK_TIM15_IRQHandler+0x134>)
 80026a6:	701a      	strb	r2, [r3, #0]
 80026a8:	4b33      	ldr	r3, [pc, #204]	; (8002778 <TIM1_BRK_TIM15_IRQHandler+0x134>)
 80026aa:	781b      	ldrb	r3, [r3, #0]
 80026ac:	2264      	movs	r2, #100	; 0x64
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d15b      	bne.n	800276a <TIM1_BRK_TIM15_IRQHandler+0x126>

		float VCH1 = (VDDA / 4095) * x;
 80026b2:	4b32      	ldr	r3, [pc, #200]	; (800277c <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80026b4:	edd3 7a00 	vldr	s15, [r3]
 80026b8:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002780 <TIM1_BRK_TIM15_IRQHandler+0x13c>
 80026bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026c0:	f8b7 340e 	ldrh.w	r3, [r7, #1038]	; 0x40e
 80026c4:	ee07 3a90 	vmov	s15, r3
 80026c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d0:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 80026d4:	edc3 7a00 	vstr	s15, [r3]
		float VCH2 = (VDDA / 4095) * y;
 80026d8:	4b28      	ldr	r3, [pc, #160]	; (800277c <TIM1_BRK_TIM15_IRQHandler+0x138>)
 80026da:	edd3 7a00 	vldr	s15, [r3]
 80026de:	eddf 6a28 	vldr	s13, [pc, #160]	; 8002780 <TIM1_BRK_TIM15_IRQHandler+0x13c>
 80026e2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026e6:	f8b7 340c 	ldrh.w	r3, [r7, #1036]	; 0x40c
 80026ea:	ee07 3a90 	vmov	s15, r3
 80026ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f6:	f207 4304 	addw	r3, r7, #1028	; 0x404
 80026fa:	edc3 7a00 	vstr	s15, [r3]

		//TODO lav en funktion til at samle nedenstende
		sprintf(str_test, "VCH1 = %.2f", VCH1);
 80026fe:	f507 6381 	add.w	r3, r7, #1032	; 0x408
 8002702:	6818      	ldr	r0, [r3, #0]
 8002704:	f7fd ff20 	bl	8000548 <__aeabi_f2d>
 8002708:	4602      	mov	r2, r0
 800270a:	460b      	mov	r3, r1
 800270c:	1d38      	adds	r0, r7, #4
 800270e:	491d      	ldr	r1, [pc, #116]	; (8002784 <TIM1_BRK_TIM15_IRQHandler+0x140>)
 8002710:	f001 fa28 	bl	8003b64 <siprintf>
		lcd_write_string(str_test, printout, 1, 1);
 8002714:	f507 7101 	add.w	r1, r7, #516	; 0x204
 8002718:	1d38      	adds	r0, r7, #4
 800271a:	2301      	movs	r3, #1
 800271c:	2201      	movs	r2, #1
 800271e:	f000 fa3b 	bl	8002b98 <lcd_write_string>
		lcd_push_buffer(printout);
 8002722:	f507 7301 	add.w	r3, r7, #516	; 0x204
 8002726:	4618      	mov	r0, r3
 8002728:	f000 f8b2 	bl	8002890 <lcd_push_buffer>

		sprintf(str_test, "VCH2 = %.2f", VCH2);
 800272c:	f207 4304 	addw	r3, r7, #1028	; 0x404
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	f7fd ff09 	bl	8000548 <__aeabi_f2d>
 8002736:	4602      	mov	r2, r0
 8002738:	460b      	mov	r3, r1
 800273a:	1d38      	adds	r0, r7, #4
 800273c:	4912      	ldr	r1, [pc, #72]	; (8002788 <TIM1_BRK_TIM15_IRQHandler+0x144>)
 800273e:	f001 fa11 	bl	8003b64 <siprintf>
		lcd_write_string(str_test, printout, 1, 2);
 8002742:	f507 7101 	add.w	r1, r7, #516	; 0x204
 8002746:	1d38      	adds	r0, r7, #4
 8002748:	2302      	movs	r3, #2
 800274a:	2201      	movs	r2, #1
 800274c:	f000 fa24 	bl	8002b98 <lcd_write_string>
		lcd_push_buffer(printout);
 8002750:	f507 7301 	add.w	r3, r7, #516	; 0x204
 8002754:	4618      	mov	r0, r3
 8002756:	f000 f89b 	bl	8002890 <lcd_push_buffer>
		LCD_flag = FALSE;
 800275a:	4b0c      	ldr	r3, [pc, #48]	; (800278c <TIM1_BRK_TIM15_IRQHandler+0x148>)
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]
		LCD_COUNTER = RESET;
 8002760:	4b05      	ldr	r3, [pc, #20]	; (8002778 <TIM1_BRK_TIM15_IRQHandler+0x134>)
 8002762:	2200      	movs	r2, #0
 8002764:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i");
 8002766:	b662      	cpsie	i
}
 8002768:	bf00      	nop
  __ASM volatile ("cpsie i");
 800276a:	b662      	cpsie	i
}
 800276c:	bf00      	nop
		TIM_ClearITPendingBit(TIM15, TIM_IT_Update);
	}
*/

	__enable_irq();
}
 800276e:	bf00      	nop
 8002770:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20000313 	.word	0x20000313
 800277c:	20000318 	.word	0x20000318
 8002780:	457ff000 	.word	0x457ff000
 8002784:	08005e18 	.word	0x08005e18
 8002788:	08005e24 	.word	0x08005e24
 800278c:	20000314 	.word	0x20000314

08002790 <TIM2_IRQHandler>:
//	// Clear the interrupt flag
//
//	__enable_irq();
//}

void TIM2_IRQHandler(void) {
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i");
 8002794:	b672      	cpsid	i
}
 8002796:	bf00      	nop
	__disable_irq();
	// Update the time structure

	if (TIM_GetITStatus(TIM2, TIM_IT_Update) != RESET) {
 8002798:	2101      	movs	r1, #1
 800279a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800279e:	f7ff fa9c 	bl	8001cda <TIM_GetITStatus>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d033      	beq.n	8002810 <TIM2_IRQHandler+0x80>
		if (++sw_time.hundredths == 100) {
 80027a8:	4b1f      	ldr	r3, [pc, #124]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027aa:	78db      	ldrb	r3, [r3, #3]
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	3301      	adds	r3, #1
 80027b0:	b2db      	uxtb	r3, r3
 80027b2:	4a1d      	ldr	r2, [pc, #116]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027b4:	4619      	mov	r1, r3
 80027b6:	70d1      	strb	r1, [r2, #3]
 80027b8:	2b64      	cmp	r3, #100	; 0x64
 80027ba:	d129      	bne.n	8002810 <TIM2_IRQHandler+0x80>
			sw_time.hundredths = 0;
 80027bc:	4b1a      	ldr	r3, [pc, #104]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027be:	2200      	movs	r2, #0
 80027c0:	70da      	strb	r2, [r3, #3]

			if (++sw_time.seconds == 60) {
 80027c2:	4b19      	ldr	r3, [pc, #100]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027c4:	789b      	ldrb	r3, [r3, #2]
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	3301      	adds	r3, #1
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	4a16      	ldr	r2, [pc, #88]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027ce:	4619      	mov	r1, r3
 80027d0:	7091      	strb	r1, [r2, #2]
 80027d2:	2b3c      	cmp	r3, #60	; 0x3c
 80027d4:	d11c      	bne.n	8002810 <TIM2_IRQHandler+0x80>
				sw_time.seconds = 0;
 80027d6:	4b14      	ldr	r3, [pc, #80]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027d8:	2200      	movs	r2, #0
 80027da:	709a      	strb	r2, [r3, #2]

				if (++sw_time.minutes == 60) {
 80027dc:	4b12      	ldr	r3, [pc, #72]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027de:	785b      	ldrb	r3, [r3, #1]
 80027e0:	b2db      	uxtb	r3, r3
 80027e2:	3301      	adds	r3, #1
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	4a10      	ldr	r2, [pc, #64]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027e8:	4619      	mov	r1, r3
 80027ea:	7051      	strb	r1, [r2, #1]
 80027ec:	2b3c      	cmp	r3, #60	; 0x3c
 80027ee:	d10f      	bne.n	8002810 <TIM2_IRQHandler+0x80>
					sw_time.minutes = 0;
 80027f0:	4b0d      	ldr	r3, [pc, #52]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	705a      	strb	r2, [r3, #1]

					if (++sw_time.hours == 100) {
 80027f6:	4b0c      	ldr	r3, [pc, #48]	; (8002828 <TIM2_IRQHandler+0x98>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	3301      	adds	r3, #1
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	4a09      	ldr	r2, [pc, #36]	; (8002828 <TIM2_IRQHandler+0x98>)
 8002802:	4619      	mov	r1, r3
 8002804:	7011      	strb	r1, [r2, #0]
 8002806:	2b64      	cmp	r3, #100	; 0x64
 8002808:	d102      	bne.n	8002810 <TIM2_IRQHandler+0x80>
						sw_time.hours = 0;
 800280a:	4b07      	ldr	r3, [pc, #28]	; (8002828 <TIM2_IRQHandler+0x98>)
 800280c:	2200      	movs	r2, #0
 800280e:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
	// Clear the interrupt flag
	TIM2->SR &= ~TIM_SR_UIF;
 8002810:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002814:	691b      	ldr	r3, [r3, #16]
 8002816:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800281a:	f023 0301 	bic.w	r3, r3, #1
 800281e:	6113      	str	r3, [r2, #16]
  __ASM volatile ("cpsie i");
 8002820:	b662      	cpsie	i
}
 8002822:	bf00      	nop

	__enable_irq();
}
 8002824:	bf00      	nop
 8002826:	bd80      	pop	{r7, pc}
 8002828:	2000031c 	.word	0x2000031c

0800282c <lcd_transmit_byte>:
#include "charset.h"

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 8002836:	4b14      	ldr	r3, [pc, #80]	; (8002888 <lcd_transmit_byte+0x5c>)
 8002838:	8a9b      	ldrh	r3, [r3, #20]
 800283a:	b29b      	uxth	r3, r3
 800283c:	4a12      	ldr	r2, [pc, #72]	; (8002888 <lcd_transmit_byte+0x5c>)
 800283e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002842:	b29b      	uxth	r3, r3
 8002844:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8002846:	bf00      	nop
 8002848:	2102      	movs	r1, #2
 800284a:	4810      	ldr	r0, [pc, #64]	; (800288c <lcd_transmit_byte+0x60>)
 800284c:	f7fe fff0 	bl	8001830 <SPI_I2S_GetFlagStatus>
 8002850:	4603      	mov	r3, r0
 8002852:	2b01      	cmp	r3, #1
 8002854:	d1f8      	bne.n	8002848 <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	4619      	mov	r1, r3
 800285a:	480c      	ldr	r0, [pc, #48]	; (800288c <lcd_transmit_byte+0x60>)
 800285c:	f7fe ffd2 	bl	8001804 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8002860:	bf00      	nop
 8002862:	2102      	movs	r1, #2
 8002864:	4809      	ldr	r0, [pc, #36]	; (800288c <lcd_transmit_byte+0x60>)
 8002866:	f7fe ffe3 	bl	8001830 <SPI_I2S_GetFlagStatus>
 800286a:	4603      	mov	r3, r0
 800286c:	2b01      	cmp	r3, #1
 800286e:	d1f8      	bne.n	8002862 <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 8002870:	4b05      	ldr	r3, [pc, #20]	; (8002888 <lcd_transmit_byte+0x5c>)
 8002872:	8a9b      	ldrh	r3, [r3, #20]
 8002874:	b29b      	uxth	r3, r3
 8002876:	4a04      	ldr	r2, [pc, #16]	; (8002888 <lcd_transmit_byte+0x5c>)
 8002878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800287c:	b29b      	uxth	r3, r3
 800287e:	8293      	strh	r3, [r2, #20]
}
 8002880:	bf00      	nop
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	48000400 	.word	0x48000400
 800288c:	40003800 	.word	0x40003800

08002890 <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b084      	sub	sp, #16
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
    int i = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 800289c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80028a0:	8a9b      	ldrh	r3, [r3, #20]
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80028a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 80028b0:	2000      	movs	r0, #0
 80028b2:	f7ff ffbb 	bl	800282c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 80028b6:	2010      	movs	r0, #16
 80028b8:	f7ff ffb8 	bl	800282c <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 80028bc:	20b0      	movs	r0, #176	; 0xb0
 80028be:	f7ff ffb5 	bl	800282c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 80028c2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80028c6:	8a9b      	ldrh	r3, [r3, #20]
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80028ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 80028d6:	2300      	movs	r3, #0
 80028d8:	60fb      	str	r3, [r7, #12]
 80028da:	e009      	b.n	80028f0 <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	4413      	add	r3, r2
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ffa1 	bl	800282c <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	3301      	adds	r3, #1
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2b7f      	cmp	r3, #127	; 0x7f
 80028f4:	ddf2      	ble.n	80028dc <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80028f6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80028fa:	8a9b      	ldrh	r3, [r3, #20]
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002902:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002906:	b29b      	uxth	r3, r3
 8002908:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 800290a:	2000      	movs	r0, #0
 800290c:	f7ff ff8e 	bl	800282c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8002910:	2010      	movs	r0, #16
 8002912:	f7ff ff8b 	bl	800282c <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8002916:	20b1      	movs	r0, #177	; 0xb1
 8002918:	f7ff ff88 	bl	800282c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 800291c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002920:	8a9b      	ldrh	r3, [r3, #20]
 8002922:	b29b      	uxth	r3, r3
 8002924:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800292c:	b29b      	uxth	r3, r3
 800292e:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 8002930:	2380      	movs	r3, #128	; 0x80
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	e009      	b.n	800294a <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	4413      	add	r3, r2
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	4618      	mov	r0, r3
 8002940:	f7ff ff74 	bl	800282c <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	3301      	adds	r3, #1
 8002948:	60fb      	str	r3, [r7, #12]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2bff      	cmp	r3, #255	; 0xff
 800294e:	ddf2      	ble.n	8002936 <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8002950:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8002954:	8a9b      	ldrh	r3, [r3, #20]
 8002956:	b29b      	uxth	r3, r3
 8002958:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800295c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002960:	b29b      	uxth	r3, r3
 8002962:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8002964:	2000      	movs	r0, #0
 8002966:	f7ff ff61 	bl	800282c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 800296a:	2010      	movs	r0, #16
 800296c:	f7ff ff5e 	bl	800282c <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 8002970:	20b2      	movs	r0, #178	; 0xb2
 8002972:	f7ff ff5b 	bl	800282c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8002976:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800297a:	8a9b      	ldrh	r3, [r3, #20]
 800297c:	b29b      	uxth	r3, r3
 800297e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8002982:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002986:	b29b      	uxth	r3, r3
 8002988:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 800298a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800298e:	60fb      	str	r3, [r7, #12]
 8002990:	e009      	b.n	80029a6 <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	687a      	ldr	r2, [r7, #4]
 8002996:	4413      	add	r3, r2
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	4618      	mov	r0, r3
 800299c:	f7ff ff46 	bl	800282c <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	3301      	adds	r3, #1
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 80029ac:	dbf1      	blt.n	8002992 <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80029ae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80029b2:	8a9b      	ldrh	r3, [r3, #20]
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80029ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029be:	b29b      	uxth	r3, r3
 80029c0:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 80029c2:	2000      	movs	r0, #0
 80029c4:	f7ff ff32 	bl	800282c <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 80029c8:	2010      	movs	r0, #16
 80029ca:	f7ff ff2f 	bl	800282c <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 80029ce:	20b3      	movs	r0, #179	; 0xb3
 80029d0:	f7ff ff2c 	bl	800282c <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 80029d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80029d8:	8a9b      	ldrh	r3, [r3, #20]
 80029da:	b29b      	uxth	r3, r3
 80029dc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80029e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 80029e8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	e009      	b.n	8002a04 <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	687a      	ldr	r2, [r7, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff ff17 	bl	800282c <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	3301      	adds	r3, #1
 8002a02:	60fb      	str	r3, [r7, #12]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a0a:	dbf1      	blt.n	80029f0 <lcd_push_buffer+0x160>
    }
}
 8002a0c:	bf00      	nop
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
	...

08002a18 <generate_line_buff>:
    SPI2->CR1 |= 0x0040; // Enable SPI2

    lcd_reset();
}

void generate_line_buff(uint8_t * str, uint8_t * linebuff, uint16_t bufflen){
 8002a18:	b480      	push	{r7}
 8002a1a:	b087      	sub	sp, #28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	60f8      	str	r0, [r7, #12]
 8002a20:	60b9      	str	r1, [r7, #8]
 8002a22:	4613      	mov	r3, r2
 8002a24:	80fb      	strh	r3, [r7, #6]
    uint8_t idx;
    //convert each character to a 5+1 (CHAR_WIDTH) slices and add it to the line buffer
    for(int i = 0; i<bufflen; i++){
 8002a26:	2300      	movs	r3, #0
 8002a28:	617b      	str	r3, [r7, #20]
 8002a2a:	e06d      	b.n	8002b08 <generate_line_buff+0xf0>
        if (str[i] == '\0'){
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	4413      	add	r3, r2
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d06c      	beq.n	8002b12 <generate_line_buff+0xfa>
            break;
        }
        idx = CHAR_WIDTH*i;
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	0052      	lsls	r2, r2, #1
 8002a40:	4413      	add	r3, r2
 8002a42:	005b      	lsls	r3, r3, #1
 8002a44:	74fb      	strb	r3, [r7, #19]
        linebuff[idx] = character_data[str[i]-0x20][0];
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	68fa      	ldr	r2, [r7, #12]
 8002a4a:	4413      	add	r3, r2
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	f1a3 0220 	sub.w	r2, r3, #32
 8002a52:	7cfb      	ldrb	r3, [r7, #19]
 8002a54:	68b9      	ldr	r1, [r7, #8]
 8002a56:	4419      	add	r1, r3
 8002a58:	4831      	ldr	r0, [pc, #196]	; (8002b20 <generate_line_buff+0x108>)
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	4413      	add	r3, r2
 8002a60:	4403      	add	r3, r0
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	700b      	strb	r3, [r1, #0]
        linebuff[idx+1] = character_data[str[i]-0x20][1];
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	68fa      	ldr	r2, [r7, #12]
 8002a6a:	4413      	add	r3, r2
 8002a6c:	781b      	ldrb	r3, [r3, #0]
 8002a6e:	f1a3 0220 	sub.w	r2, r3, #32
 8002a72:	7cfb      	ldrb	r3, [r7, #19]
 8002a74:	3301      	adds	r3, #1
 8002a76:	68b9      	ldr	r1, [r7, #8]
 8002a78:	4419      	add	r1, r3
 8002a7a:	4829      	ldr	r0, [pc, #164]	; (8002b20 <generate_line_buff+0x108>)
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4413      	add	r3, r2
 8002a82:	4403      	add	r3, r0
 8002a84:	3301      	adds	r3, #1
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	700b      	strb	r3, [r1, #0]
        linebuff[idx+2] = character_data[str[i]-0x20][2];
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	4413      	add	r3, r2
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	f1a3 0220 	sub.w	r2, r3, #32
 8002a96:	7cfb      	ldrb	r3, [r7, #19]
 8002a98:	3302      	adds	r3, #2
 8002a9a:	68b9      	ldr	r1, [r7, #8]
 8002a9c:	4419      	add	r1, r3
 8002a9e:	4820      	ldr	r0, [pc, #128]	; (8002b20 <generate_line_buff+0x108>)
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	4413      	add	r3, r2
 8002aa6:	4403      	add	r3, r0
 8002aa8:	3302      	adds	r3, #2
 8002aaa:	781b      	ldrb	r3, [r3, #0]
 8002aac:	700b      	strb	r3, [r1, #0]
        linebuff[idx+3] = character_data[str[i]-0x20][3];
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	f1a3 0220 	sub.w	r2, r3, #32
 8002aba:	7cfb      	ldrb	r3, [r7, #19]
 8002abc:	3303      	adds	r3, #3
 8002abe:	68b9      	ldr	r1, [r7, #8]
 8002ac0:	4419      	add	r1, r3
 8002ac2:	4817      	ldr	r0, [pc, #92]	; (8002b20 <generate_line_buff+0x108>)
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	4403      	add	r3, r0
 8002acc:	3303      	adds	r3, #3
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	700b      	strb	r3, [r1, #0]
        linebuff[idx+4] = character_data[str[i]-0x20][4];
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	f1a3 0220 	sub.w	r2, r3, #32
 8002ade:	7cfb      	ldrb	r3, [r7, #19]
 8002ae0:	3304      	adds	r3, #4
 8002ae2:	68b9      	ldr	r1, [r7, #8]
 8002ae4:	4419      	add	r1, r3
 8002ae6:	480e      	ldr	r0, [pc, #56]	; (8002b20 <generate_line_buff+0x108>)
 8002ae8:	4613      	mov	r3, r2
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4413      	add	r3, r2
 8002aee:	4403      	add	r3, r0
 8002af0:	3304      	adds	r3, #4
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	700b      	strb	r3, [r1, #0]
        linebuff[idx+5] = 0x00;
 8002af6:	7cfb      	ldrb	r3, [r7, #19]
 8002af8:	3305      	adds	r3, #5
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	4413      	add	r3, r2
 8002afe:	2200      	movs	r2, #0
 8002b00:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i<bufflen; i++){
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	3301      	adds	r3, #1
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	88fb      	ldrh	r3, [r7, #6]
 8002b0a:	697a      	ldr	r2, [r7, #20]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	db8d      	blt.n	8002a2c <generate_line_buff+0x14>
    }
}
 8002b10:	e000      	b.n	8002b14 <generate_line_buff+0xfc>
            break;
 8002b12:	bf00      	nop
}
 8002b14:	bf00      	nop
 8002b16:	371c      	adds	r7, #28
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr
 8002b20:	08005e40 	.word	0x08005e40

08002b24 <write_line_buff>:

void write_line_buff(uint8_t * linebuff, uint8_t * lcdbuff, uint8_t xoffset, uint8_t yoffset, uint8_t scrollena){
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	60f8      	str	r0, [r7, #12]
 8002b2c:	60b9      	str	r1, [r7, #8]
 8002b2e:	4611      	mov	r1, r2
 8002b30:	461a      	mov	r2, r3
 8002b32:	460b      	mov	r3, r1
 8002b34:	71fb      	strb	r3, [r7, #7]
 8002b36:	4613      	mov	r3, r2
 8002b38:	71bb      	strb	r3, [r7, #6]
    //  y offset refers to the line offset
    //note:     String will be capped, if it is longer than LCD_LINE_SIZE slices (i.e. 1 line)
    //note2:    String will be capped, if it exceeds size of lcdBuffer.
    //note3:    If scrolling is enabled, the LCD line will wrap around when xoffset is large enough.
    //          Otherwise, it will be capped.
    if (scrollena > 0){
 8002b3a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d019      	beq.n	8002b76 <write_line_buff+0x52>
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 8002b42:	2300      	movs	r3, #0
 8002b44:	75fb      	strb	r3, [r7, #23]
 8002b46:	e011      	b.n	8002b6c <write_line_buff+0x48>
            lcdbuff[idx+yoffset*LCD_LINE_SIZE] = linebuff[(idx + xoffset) & LCD_LINE_BUFF_SIZE-1];
 8002b48:	7dfa      	ldrb	r2, [r7, #23]
 8002b4a:	79fb      	ldrb	r3, [r7, #7]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	68fa      	ldr	r2, [r7, #12]
 8002b52:	441a      	add	r2, r3
 8002b54:	7df9      	ldrb	r1, [r7, #23]
 8002b56:	79bb      	ldrb	r3, [r7, #6]
 8002b58:	01db      	lsls	r3, r3, #7
 8002b5a:	440b      	add	r3, r1
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	440b      	add	r3, r1
 8002b62:	7812      	ldrb	r2, [r2, #0]
 8002b64:	701a      	strb	r2, [r3, #0]
        for(uint8_t idx = 0; idx<LCD_LINE_SIZE; idx++){
 8002b66:	7dfb      	ldrb	r3, [r7, #23]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	75fb      	strb	r3, [r7, #23]
 8002b6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	dae9      	bge.n	8002b48 <write_line_buff+0x24>
        }
    }else{
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
    }

}
 8002b74:	e00c      	b.n	8002b90 <write_line_buff+0x6c>
        memcpy(lcdbuff + xoffset+yoffset*LCD_LINE_SIZE, linebuff, sizeof(uint8_t) * LCD_LINE_SIZE-xoffset);
 8002b76:	79fb      	ldrb	r3, [r7, #7]
 8002b78:	79ba      	ldrb	r2, [r7, #6]
 8002b7a:	01d2      	lsls	r2, r2, #7
 8002b7c:	4413      	add	r3, r2
 8002b7e:	68ba      	ldr	r2, [r7, #8]
 8002b80:	18d0      	adds	r0, r2, r3
 8002b82:	79fb      	ldrb	r3, [r7, #7]
 8002b84:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002b88:	461a      	mov	r2, r3
 8002b8a:	68f9      	ldr	r1, [r7, #12]
 8002b8c:	f001 f8bb 	bl	8003d06 <memcpy>
}
 8002b90:	bf00      	nop
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <lcd_write_string>:

void lcd_write_string(uint8_t * str, uint8_t * lcdBuff, uint8_t xoffset, uint8_t yoffset){
 8002b98:	b590      	push	{r4, r7, lr}
 8002b9a:	b0c7      	sub	sp, #284	; 0x11c
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	f507 7488 	add.w	r4, r7, #272	; 0x110
 8002ba2:	f5a4 7482 	sub.w	r4, r4, #260	; 0x104
 8002ba6:	6020      	str	r0, [r4, #0]
 8002ba8:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8002bac:	f5a0 7084 	sub.w	r0, r0, #264	; 0x108
 8002bb0:	6001      	str	r1, [r0, #0]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002bb8:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002bbc:	701a      	strb	r2, [r3, #0]
 8002bbe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002bc2:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8002bc6:	460a      	mov	r2, r1
 8002bc8:	701a      	strb	r2, [r3, #0]
    uint8_t lineBuff[256];
    memset(lineBuff,0x00,256);
 8002bca:	f107 0310 	add.w	r3, r7, #16
 8002bce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002bd2:	2100      	movs	r1, #0
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f001 f828 	bl	8003c2a <memset>
    //render a string and add to the line buffer (256 slices long)
    generate_line_buff(str, lineBuff, 255);
 8002bda:	f107 0110 	add.w	r1, r7, #16
 8002bde:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002be2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002be6:	22ff      	movs	r2, #255	; 0xff
 8002be8:	6818      	ldr	r0, [r3, #0]
 8002bea:	f7ff ff15 	bl	8002a18 <generate_line_buff>
    //add line buffer to LCD buffer at a specific x,y position
    //  (horizontal scrolling is always disabled!)
    write_line_buff(lineBuff, lcdBuff, xoffset, yoffset, 0);
 8002bee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002bf2:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8002bf6:	781c      	ldrb	r4, [r3, #0]
 8002bf8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002bfc:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002c00:	781a      	ldrb	r2, [r3, #0]
 8002c02:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002c06:	f5a3 7184 	sub.w	r1, r3, #264	; 0x108
 8002c0a:	f107 0010 	add.w	r0, r7, #16
 8002c0e:	2300      	movs	r3, #0
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	4623      	mov	r3, r4
 8002c14:	6809      	ldr	r1, [r1, #0]
 8002c16:	f7ff ff85 	bl	8002b24 <write_line_buff>
}
 8002c1a:	bf00      	nop
 8002c1c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd90      	pop	{r4, r7, pc}

08002c24 <init>:


extern bool LCD_flag;


void init(void) {
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i");
 8002c28:	b672      	cpsid	i
}
 8002c2a:	bf00      	nop

	__disable_irq(); //Disable global interrupts.

	uart_init(115200); // Initialize USB serial at 115200 baud
 8002c2c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8002c30:	f7ff f9ce 	bl	8001fd0 <uart_init>
	//setLed(off);
	//init_Interrupt();
	//init_TIM2();
	//setup_TIM15();
	//init_spi_lcd();
	ADC_setup_PA();
 8002c34:	f7ff fc00 	bl	8002438 <ADC_setup_PA>
	//ADC_CAL();
	GPIO_set_AF1_PA6();
 8002c38:	f7ff fae4 	bl	8002204 <GPIO_set_AF1_PA6>
	GPIO_set_AF1_PB11();
 8002c3c:	f7ff fb06 	bl	800224c <GPIO_set_AF1_PB11>
	timer16_clock_init();
 8002c40:	f7ff fb2a 	bl	8002298 <timer16_clock_init>
	timer2_clock_init();
 8002c44:	f7ff fb4a 	bl	80022dc <timer2_clock_init>
  __ASM volatile ("cpsie i");
 8002c48:	b662      	cpsie	i
}
 8002c4a:	bf00      	nop

	__enable_irq();	//Enable global interrupts.
}
 8002c4c:	bf00      	nop
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <main>:


int main(void) {
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0

	init();
 8002c56:	f7ff ffe5 	bl	8002c24 <init>




		// Exercise 3.3
		uint16_t duty_pot1 = (ADC_measure_PA(2) * 0.1) + 50;	// limiting the servo to do the on period from 1-2ms
 8002c5a:	2002      	movs	r0, #2
 8002c5c:	f7ff fbc8 	bl	80023f0 <ADC_measure_PA>
 8002c60:	4603      	mov	r3, r0
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd fc5e 	bl	8000524 <__aeabi_i2d>
 8002c68:	a31d      	add	r3, pc, #116	; (adr r3, 8002ce0 <main+0x90>)
 8002c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6e:	f7fd fcc3 	bl	80005f8 <__aeabi_dmul>
 8002c72:	4602      	mov	r2, r0
 8002c74:	460b      	mov	r3, r1
 8002c76:	4610      	mov	r0, r2
 8002c78:	4619      	mov	r1, r3
 8002c7a:	f04f 0200 	mov.w	r2, #0
 8002c7e:	4b1a      	ldr	r3, [pc, #104]	; (8002ce8 <main+0x98>)
 8002c80:	f7fd fb04 	bl	800028c <__adddf3>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	4610      	mov	r0, r2
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	f7fd ff8c 	bl	8000ba8 <__aeabi_d2uiz>
 8002c90:	4603      	mov	r3, r0
 8002c92:	80fb      	strh	r3, [r7, #6]
		TIM16_PWM_init(duty_pot1);
 8002c94:	88fb      	ldrh	r3, [r7, #6]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fb40 	bl	800231c <TIM16_PWM_init>
		uint16_t duty_pot2 = (ADC_measure_PA(1) * 0.1) + 50;	// limiting the servo to do the on period from 1-2ms
 8002c9c:	2001      	movs	r0, #1
 8002c9e:	f7ff fba7 	bl	80023f0 <ADC_measure_PA>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7fd fc3d 	bl	8000524 <__aeabi_i2d>
 8002caa:	a30d      	add	r3, pc, #52	; (adr r3, 8002ce0 <main+0x90>)
 8002cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cb0:	f7fd fca2 	bl	80005f8 <__aeabi_dmul>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	4610      	mov	r0, r2
 8002cba:	4619      	mov	r1, r3
 8002cbc:	f04f 0200 	mov.w	r2, #0
 8002cc0:	4b09      	ldr	r3, [pc, #36]	; (8002ce8 <main+0x98>)
 8002cc2:	f7fd fae3 	bl	800028c <__adddf3>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4610      	mov	r0, r2
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f7fd ff6b 	bl	8000ba8 <__aeabi_d2uiz>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	80bb      	strh	r3, [r7, #4]
		TIM2_PWM_init(duty_pot2);
 8002cd6:	88bb      	ldrh	r3, [r7, #4]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff fb53 	bl	8002384 <TIM2_PWM_init>
	while (1) {
 8002cde:	e7bc      	b.n	8002c5a <main+0xa>
 8002ce0:	9999999a 	.word	0x9999999a
 8002ce4:	3fb99999 	.word	0x3fb99999
 8002ce8:	40490000 	.word	0x40490000

08002cec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0
	return 1;
 8002cf0:	2301      	movs	r3, #1
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <_kill>:

int _kill(int pid, int sig)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d06:	f000 ffd1 	bl	8003cac <__errno>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2216      	movs	r2, #22
 8002d0e:	601a      	str	r2, [r3, #0]
	return -1;
 8002d10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3708      	adds	r7, #8
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}

08002d1c <_exit>:

void _exit (int status)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d24:	f04f 31ff 	mov.w	r1, #4294967295
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f7ff ffe7 	bl	8002cfc <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d2e:	e7fe      	b.n	8002d2e <_exit+0x12>

08002d30 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b086      	sub	sp, #24
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	617b      	str	r3, [r7, #20]
 8002d40:	e00a      	b.n	8002d58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d42:	f3af 8000 	nop.w
 8002d46:	4601      	mov	r1, r0
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	1c5a      	adds	r2, r3, #1
 8002d4c:	60ba      	str	r2, [r7, #8]
 8002d4e:	b2ca      	uxtb	r2, r1
 8002d50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	3301      	adds	r3, #1
 8002d56:	617b      	str	r3, [r7, #20]
 8002d58:	697a      	ldr	r2, [r7, #20]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	dbf0      	blt.n	8002d42 <_read+0x12>
	}

return len;
 8002d60:	687b      	ldr	r3, [r7, #4]
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <_close>:
	}
	return len;
}

int _close(int file)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b083      	sub	sp, #12
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
	return -1;
 8002d72:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
 8002d8a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d92:	605a      	str	r2, [r3, #4]
	return 0;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <_isatty>:

int _isatty(int file)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b083      	sub	sp, #12
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
	return 1;
 8002daa:	2301      	movs	r3, #1
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
	return 0;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3714      	adds	r7, #20
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr
	...

08002dd4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002ddc:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <_sbrk+0x50>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d102      	bne.n	8002dea <_sbrk+0x16>
		heap_end = &end;
 8002de4:	4b0f      	ldr	r3, [pc, #60]	; (8002e24 <_sbrk+0x50>)
 8002de6:	4a10      	ldr	r2, [pc, #64]	; (8002e28 <_sbrk+0x54>)
 8002de8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002dea:	4b0e      	ldr	r3, [pc, #56]	; (8002e24 <_sbrk+0x50>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002df0:	4b0c      	ldr	r3, [pc, #48]	; (8002e24 <_sbrk+0x50>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4413      	add	r3, r2
 8002df8:	466a      	mov	r2, sp
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d907      	bls.n	8002e0e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002dfe:	f000 ff55 	bl	8003cac <__errno>
 8002e02:	4603      	mov	r3, r0
 8002e04:	220c      	movs	r2, #12
 8002e06:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002e08:	f04f 33ff 	mov.w	r3, #4294967295
 8002e0c:	e006      	b.n	8002e1c <_sbrk+0x48>
	}

	heap_end += incr;
 8002e0e:	4b05      	ldr	r3, [pc, #20]	; (8002e24 <_sbrk+0x50>)
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4413      	add	r3, r2
 8002e16:	4a03      	ldr	r2, [pc, #12]	; (8002e24 <_sbrk+0x50>)
 8002e18:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	3710      	adds	r7, #16
 8002e20:	46bd      	mov	sp, r7
 8002e22:	bd80      	pop	{r7, pc}
 8002e24:	20000324 	.word	0x20000324
 8002e28:	20000478 	.word	0x20000478

08002e2c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e30:	4b1f      	ldr	r3, [pc, #124]	; (8002eb0 <SystemInit+0x84>)
 8002e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e36:	4a1e      	ldr	r2, [pc, #120]	; (8002eb0 <SystemInit+0x84>)
 8002e38:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e3c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002e40:	4b1c      	ldr	r3, [pc, #112]	; (8002eb4 <SystemInit+0x88>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a1b      	ldr	r2, [pc, #108]	; (8002eb4 <SystemInit+0x88>)
 8002e46:	f043 0301 	orr.w	r3, r3, #1
 8002e4a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8002e4c:	4b19      	ldr	r3, [pc, #100]	; (8002eb4 <SystemInit+0x88>)
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	4918      	ldr	r1, [pc, #96]	; (8002eb4 <SystemInit+0x88>)
 8002e52:	4b19      	ldr	r3, [pc, #100]	; (8002eb8 <SystemInit+0x8c>)
 8002e54:	4013      	ands	r3, r2
 8002e56:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002e58:	4b16      	ldr	r3, [pc, #88]	; (8002eb4 <SystemInit+0x88>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a15      	ldr	r2, [pc, #84]	; (8002eb4 <SystemInit+0x88>)
 8002e5e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e66:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002e68:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <SystemInit+0x88>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a11      	ldr	r2, [pc, #68]	; (8002eb4 <SystemInit+0x88>)
 8002e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e72:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002e74:	4b0f      	ldr	r3, [pc, #60]	; (8002eb4 <SystemInit+0x88>)
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	4a0e      	ldr	r2, [pc, #56]	; (8002eb4 <SystemInit+0x88>)
 8002e7a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002e7e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8002e80:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <SystemInit+0x88>)
 8002e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e84:	4a0b      	ldr	r2, [pc, #44]	; (8002eb4 <SystemInit+0x88>)
 8002e86:	f023 030f 	bic.w	r3, r3, #15
 8002e8a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8002e8c:	4b09      	ldr	r3, [pc, #36]	; (8002eb4 <SystemInit+0x88>)
 8002e8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e90:	4908      	ldr	r1, [pc, #32]	; (8002eb4 <SystemInit+0x88>)
 8002e92:	4b0a      	ldr	r3, [pc, #40]	; (8002ebc <SystemInit+0x90>)
 8002e94:	4013      	ands	r3, r2
 8002e96:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002e98:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <SystemInit+0x88>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8002e9e:	f000 f80f 	bl	8002ec0 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002ea2:	4b03      	ldr	r3, [pc, #12]	; (8002eb0 <SystemInit+0x84>)
 8002ea4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ea8:	609a      	str	r2, [r3, #8]
#endif  
}
 8002eaa:	bf00      	nop
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	e000ed00 	.word	0xe000ed00
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	f87fc00c 	.word	0xf87fc00c
 8002ebc:	ff00fccc 	.word	0xff00fccc

08002ec0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8002ec4:	4b21      	ldr	r3, [pc, #132]	; (8002f4c <SetSysClock+0x8c>)
 8002ec6:	2212      	movs	r2, #18
 8002ec8:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8002eca:	4b21      	ldr	r3, [pc, #132]	; (8002f50 <SetSysClock+0x90>)
 8002ecc:	4a20      	ldr	r2, [pc, #128]	; (8002f50 <SetSysClock+0x90>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8002ed2:	4b1f      	ldr	r3, [pc, #124]	; (8002f50 <SetSysClock+0x90>)
 8002ed4:	4a1e      	ldr	r2, [pc, #120]	; (8002f50 <SetSysClock+0x90>)
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8002eda:	4b1d      	ldr	r3, [pc, #116]	; (8002f50 <SetSysClock+0x90>)
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	4a1c      	ldr	r2, [pc, #112]	; (8002f50 <SetSysClock+0x90>)
 8002ee0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ee4:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 8002ee6:	4b1a      	ldr	r3, [pc, #104]	; (8002f50 <SetSysClock+0x90>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	4a19      	ldr	r2, [pc, #100]	; (8002f50 <SetSysClock+0x90>)
 8002eec:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002ef0:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 8002ef2:	4b17      	ldr	r3, [pc, #92]	; (8002f50 <SetSysClock+0x90>)
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	4a16      	ldr	r2, [pc, #88]	; (8002f50 <SetSysClock+0x90>)
 8002ef8:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 8002efc:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 8002efe:	4b14      	ldr	r3, [pc, #80]	; (8002f50 <SetSysClock+0x90>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a13      	ldr	r2, [pc, #76]	; (8002f50 <SetSysClock+0x90>)
 8002f04:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f08:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002f0a:	bf00      	nop
 8002f0c:	4b10      	ldr	r3, [pc, #64]	; (8002f50 <SetSysClock+0x90>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0f9      	beq.n	8002f0c <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8002f18:	4b0d      	ldr	r3, [pc, #52]	; (8002f50 <SetSysClock+0x90>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	4a0c      	ldr	r2, [pc, #48]	; (8002f50 <SetSysClock+0x90>)
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8002f24:	4b0a      	ldr	r3, [pc, #40]	; (8002f50 <SetSysClock+0x90>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	4a09      	ldr	r2, [pc, #36]	; (8002f50 <SetSysClock+0x90>)
 8002f2a:	f043 0302 	orr.w	r3, r3, #2
 8002f2e:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002f30:	bf00      	nop
 8002f32:	4b07      	ldr	r3, [pc, #28]	; (8002f50 <SetSysClock+0x90>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 030c 	and.w	r3, r3, #12
 8002f3a:	2b08      	cmp	r3, #8
 8002f3c:	d1f9      	bne.n	8002f32 <SetSysClock+0x72>
  {
  }
}
 8002f3e:	bf00      	nop
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	40022000 	.word	0x40022000
 8002f50:	40021000 	.word	0x40021000

08002f54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f54:	480d      	ldr	r0, [pc, #52]	; (8002f8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f56:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f58:	480d      	ldr	r0, [pc, #52]	; (8002f90 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f5a:	490e      	ldr	r1, [pc, #56]	; (8002f94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f5c:	4a0e      	ldr	r2, [pc, #56]	; (8002f98 <LoopForever+0xe>)
  movs r3, #0
 8002f5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f60:	e002      	b.n	8002f68 <LoopCopyDataInit>

08002f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f66:	3304      	adds	r3, #4

08002f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f6c:	d3f9      	bcc.n	8002f62 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f6e:	4a0b      	ldr	r2, [pc, #44]	; (8002f9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f70:	4c0b      	ldr	r4, [pc, #44]	; (8002fa0 <LoopForever+0x16>)
  movs r3, #0
 8002f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f74:	e001      	b.n	8002f7a <LoopFillZerobss>

08002f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f78:	3204      	adds	r2, #4

08002f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f7c:	d3fb      	bcc.n	8002f76 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002f7e:	f7ff ff55 	bl	8002e2c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002f82:	f000 fe99 	bl	8003cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f86:	f7ff fe63 	bl	8002c50 <main>

08002f8a <LoopForever>:

LoopForever:
    b LoopForever
 8002f8a:	e7fe      	b.n	8002f8a <LoopForever>
  ldr   r0, =_estack
 8002f8c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f94:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8002f98:	08006394 	.word	0x08006394
  ldr r2, =_sbss
 8002f9c:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8002fa0:	20000474 	.word	0x20000474

08002fa4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fa4:	e7fe      	b.n	8002fa4 <ADC1_2_IRQHandler>

08002fa6 <__cvt>:
 8002fa6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002faa:	ec55 4b10 	vmov	r4, r5, d0
 8002fae:	2d00      	cmp	r5, #0
 8002fb0:	460e      	mov	r6, r1
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	462b      	mov	r3, r5
 8002fb6:	bfbb      	ittet	lt
 8002fb8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002fbc:	461d      	movlt	r5, r3
 8002fbe:	2300      	movge	r3, #0
 8002fc0:	232d      	movlt	r3, #45	; 0x2d
 8002fc2:	700b      	strb	r3, [r1, #0]
 8002fc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002fc6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002fca:	4691      	mov	r9, r2
 8002fcc:	f023 0820 	bic.w	r8, r3, #32
 8002fd0:	bfbc      	itt	lt
 8002fd2:	4622      	movlt	r2, r4
 8002fd4:	4614      	movlt	r4, r2
 8002fd6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002fda:	d005      	beq.n	8002fe8 <__cvt+0x42>
 8002fdc:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002fe0:	d100      	bne.n	8002fe4 <__cvt+0x3e>
 8002fe2:	3601      	adds	r6, #1
 8002fe4:	2102      	movs	r1, #2
 8002fe6:	e000      	b.n	8002fea <__cvt+0x44>
 8002fe8:	2103      	movs	r1, #3
 8002fea:	ab03      	add	r3, sp, #12
 8002fec:	9301      	str	r3, [sp, #4]
 8002fee:	ab02      	add	r3, sp, #8
 8002ff0:	9300      	str	r3, [sp, #0]
 8002ff2:	ec45 4b10 	vmov	d0, r4, r5
 8002ff6:	4653      	mov	r3, sl
 8002ff8:	4632      	mov	r2, r6
 8002ffa:	f000 ff1d 	bl	8003e38 <_dtoa_r>
 8002ffe:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003002:	4607      	mov	r7, r0
 8003004:	d102      	bne.n	800300c <__cvt+0x66>
 8003006:	f019 0f01 	tst.w	r9, #1
 800300a:	d022      	beq.n	8003052 <__cvt+0xac>
 800300c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003010:	eb07 0906 	add.w	r9, r7, r6
 8003014:	d110      	bne.n	8003038 <__cvt+0x92>
 8003016:	783b      	ldrb	r3, [r7, #0]
 8003018:	2b30      	cmp	r3, #48	; 0x30
 800301a:	d10a      	bne.n	8003032 <__cvt+0x8c>
 800301c:	2200      	movs	r2, #0
 800301e:	2300      	movs	r3, #0
 8003020:	4620      	mov	r0, r4
 8003022:	4629      	mov	r1, r5
 8003024:	f7fd fd50 	bl	8000ac8 <__aeabi_dcmpeq>
 8003028:	b918      	cbnz	r0, 8003032 <__cvt+0x8c>
 800302a:	f1c6 0601 	rsb	r6, r6, #1
 800302e:	f8ca 6000 	str.w	r6, [sl]
 8003032:	f8da 3000 	ldr.w	r3, [sl]
 8003036:	4499      	add	r9, r3
 8003038:	2200      	movs	r2, #0
 800303a:	2300      	movs	r3, #0
 800303c:	4620      	mov	r0, r4
 800303e:	4629      	mov	r1, r5
 8003040:	f7fd fd42 	bl	8000ac8 <__aeabi_dcmpeq>
 8003044:	b108      	cbz	r0, 800304a <__cvt+0xa4>
 8003046:	f8cd 900c 	str.w	r9, [sp, #12]
 800304a:	2230      	movs	r2, #48	; 0x30
 800304c:	9b03      	ldr	r3, [sp, #12]
 800304e:	454b      	cmp	r3, r9
 8003050:	d307      	bcc.n	8003062 <__cvt+0xbc>
 8003052:	9b03      	ldr	r3, [sp, #12]
 8003054:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003056:	1bdb      	subs	r3, r3, r7
 8003058:	4638      	mov	r0, r7
 800305a:	6013      	str	r3, [r2, #0]
 800305c:	b004      	add	sp, #16
 800305e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003062:	1c59      	adds	r1, r3, #1
 8003064:	9103      	str	r1, [sp, #12]
 8003066:	701a      	strb	r2, [r3, #0]
 8003068:	e7f0      	b.n	800304c <__cvt+0xa6>

0800306a <__exponent>:
 800306a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800306c:	4603      	mov	r3, r0
 800306e:	2900      	cmp	r1, #0
 8003070:	bfb8      	it	lt
 8003072:	4249      	neglt	r1, r1
 8003074:	f803 2b02 	strb.w	r2, [r3], #2
 8003078:	bfb4      	ite	lt
 800307a:	222d      	movlt	r2, #45	; 0x2d
 800307c:	222b      	movge	r2, #43	; 0x2b
 800307e:	2909      	cmp	r1, #9
 8003080:	7042      	strb	r2, [r0, #1]
 8003082:	dd2a      	ble.n	80030da <__exponent+0x70>
 8003084:	f10d 0207 	add.w	r2, sp, #7
 8003088:	4617      	mov	r7, r2
 800308a:	260a      	movs	r6, #10
 800308c:	4694      	mov	ip, r2
 800308e:	fb91 f5f6 	sdiv	r5, r1, r6
 8003092:	fb06 1415 	mls	r4, r6, r5, r1
 8003096:	3430      	adds	r4, #48	; 0x30
 8003098:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800309c:	460c      	mov	r4, r1
 800309e:	2c63      	cmp	r4, #99	; 0x63
 80030a0:	f102 32ff 	add.w	r2, r2, #4294967295
 80030a4:	4629      	mov	r1, r5
 80030a6:	dcf1      	bgt.n	800308c <__exponent+0x22>
 80030a8:	3130      	adds	r1, #48	; 0x30
 80030aa:	f1ac 0402 	sub.w	r4, ip, #2
 80030ae:	f802 1c01 	strb.w	r1, [r2, #-1]
 80030b2:	1c41      	adds	r1, r0, #1
 80030b4:	4622      	mov	r2, r4
 80030b6:	42ba      	cmp	r2, r7
 80030b8:	d30a      	bcc.n	80030d0 <__exponent+0x66>
 80030ba:	f10d 0209 	add.w	r2, sp, #9
 80030be:	eba2 020c 	sub.w	r2, r2, ip
 80030c2:	42bc      	cmp	r4, r7
 80030c4:	bf88      	it	hi
 80030c6:	2200      	movhi	r2, #0
 80030c8:	4413      	add	r3, r2
 80030ca:	1a18      	subs	r0, r3, r0
 80030cc:	b003      	add	sp, #12
 80030ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030d0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80030d4:	f801 5f01 	strb.w	r5, [r1, #1]!
 80030d8:	e7ed      	b.n	80030b6 <__exponent+0x4c>
 80030da:	2330      	movs	r3, #48	; 0x30
 80030dc:	3130      	adds	r1, #48	; 0x30
 80030de:	7083      	strb	r3, [r0, #2]
 80030e0:	70c1      	strb	r1, [r0, #3]
 80030e2:	1d03      	adds	r3, r0, #4
 80030e4:	e7f1      	b.n	80030ca <__exponent+0x60>
	...

080030e8 <_printf_float>:
 80030e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030ec:	ed2d 8b02 	vpush	{d8}
 80030f0:	b08d      	sub	sp, #52	; 0x34
 80030f2:	460c      	mov	r4, r1
 80030f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80030f8:	4616      	mov	r6, r2
 80030fa:	461f      	mov	r7, r3
 80030fc:	4605      	mov	r5, r0
 80030fe:	f000 fd9d 	bl	8003c3c <_localeconv_r>
 8003102:	f8d0 a000 	ldr.w	sl, [r0]
 8003106:	4650      	mov	r0, sl
 8003108:	f7fd f8b2 	bl	8000270 <strlen>
 800310c:	2300      	movs	r3, #0
 800310e:	930a      	str	r3, [sp, #40]	; 0x28
 8003110:	6823      	ldr	r3, [r4, #0]
 8003112:	9305      	str	r3, [sp, #20]
 8003114:	f8d8 3000 	ldr.w	r3, [r8]
 8003118:	f894 b018 	ldrb.w	fp, [r4, #24]
 800311c:	3307      	adds	r3, #7
 800311e:	f023 0307 	bic.w	r3, r3, #7
 8003122:	f103 0208 	add.w	r2, r3, #8
 8003126:	f8c8 2000 	str.w	r2, [r8]
 800312a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800312e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003132:	9307      	str	r3, [sp, #28]
 8003134:	f8cd 8018 	str.w	r8, [sp, #24]
 8003138:	ee08 0a10 	vmov	s16, r0
 800313c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8003140:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003144:	4b9e      	ldr	r3, [pc, #632]	; (80033c0 <_printf_float+0x2d8>)
 8003146:	f04f 32ff 	mov.w	r2, #4294967295
 800314a:	f7fd fcef 	bl	8000b2c <__aeabi_dcmpun>
 800314e:	bb88      	cbnz	r0, 80031b4 <_printf_float+0xcc>
 8003150:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003154:	4b9a      	ldr	r3, [pc, #616]	; (80033c0 <_printf_float+0x2d8>)
 8003156:	f04f 32ff 	mov.w	r2, #4294967295
 800315a:	f7fd fcc9 	bl	8000af0 <__aeabi_dcmple>
 800315e:	bb48      	cbnz	r0, 80031b4 <_printf_float+0xcc>
 8003160:	2200      	movs	r2, #0
 8003162:	2300      	movs	r3, #0
 8003164:	4640      	mov	r0, r8
 8003166:	4649      	mov	r1, r9
 8003168:	f7fd fcb8 	bl	8000adc <__aeabi_dcmplt>
 800316c:	b110      	cbz	r0, 8003174 <_printf_float+0x8c>
 800316e:	232d      	movs	r3, #45	; 0x2d
 8003170:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003174:	4a93      	ldr	r2, [pc, #588]	; (80033c4 <_printf_float+0x2dc>)
 8003176:	4b94      	ldr	r3, [pc, #592]	; (80033c8 <_printf_float+0x2e0>)
 8003178:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800317c:	bf94      	ite	ls
 800317e:	4690      	movls	r8, r2
 8003180:	4698      	movhi	r8, r3
 8003182:	2303      	movs	r3, #3
 8003184:	6123      	str	r3, [r4, #16]
 8003186:	9b05      	ldr	r3, [sp, #20]
 8003188:	f023 0304 	bic.w	r3, r3, #4
 800318c:	6023      	str	r3, [r4, #0]
 800318e:	f04f 0900 	mov.w	r9, #0
 8003192:	9700      	str	r7, [sp, #0]
 8003194:	4633      	mov	r3, r6
 8003196:	aa0b      	add	r2, sp, #44	; 0x2c
 8003198:	4621      	mov	r1, r4
 800319a:	4628      	mov	r0, r5
 800319c:	f000 f9da 	bl	8003554 <_printf_common>
 80031a0:	3001      	adds	r0, #1
 80031a2:	f040 8090 	bne.w	80032c6 <_printf_float+0x1de>
 80031a6:	f04f 30ff 	mov.w	r0, #4294967295
 80031aa:	b00d      	add	sp, #52	; 0x34
 80031ac:	ecbd 8b02 	vpop	{d8}
 80031b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031b4:	4642      	mov	r2, r8
 80031b6:	464b      	mov	r3, r9
 80031b8:	4640      	mov	r0, r8
 80031ba:	4649      	mov	r1, r9
 80031bc:	f7fd fcb6 	bl	8000b2c <__aeabi_dcmpun>
 80031c0:	b140      	cbz	r0, 80031d4 <_printf_float+0xec>
 80031c2:	464b      	mov	r3, r9
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	bfbc      	itt	lt
 80031c8:	232d      	movlt	r3, #45	; 0x2d
 80031ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80031ce:	4a7f      	ldr	r2, [pc, #508]	; (80033cc <_printf_float+0x2e4>)
 80031d0:	4b7f      	ldr	r3, [pc, #508]	; (80033d0 <_printf_float+0x2e8>)
 80031d2:	e7d1      	b.n	8003178 <_printf_float+0x90>
 80031d4:	6863      	ldr	r3, [r4, #4]
 80031d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80031da:	9206      	str	r2, [sp, #24]
 80031dc:	1c5a      	adds	r2, r3, #1
 80031de:	d13f      	bne.n	8003260 <_printf_float+0x178>
 80031e0:	2306      	movs	r3, #6
 80031e2:	6063      	str	r3, [r4, #4]
 80031e4:	9b05      	ldr	r3, [sp, #20]
 80031e6:	6861      	ldr	r1, [r4, #4]
 80031e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80031ec:	2300      	movs	r3, #0
 80031ee:	9303      	str	r3, [sp, #12]
 80031f0:	ab0a      	add	r3, sp, #40	; 0x28
 80031f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80031f6:	ab09      	add	r3, sp, #36	; 0x24
 80031f8:	ec49 8b10 	vmov	d0, r8, r9
 80031fc:	9300      	str	r3, [sp, #0]
 80031fe:	6022      	str	r2, [r4, #0]
 8003200:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003204:	4628      	mov	r0, r5
 8003206:	f7ff fece 	bl	8002fa6 <__cvt>
 800320a:	9b06      	ldr	r3, [sp, #24]
 800320c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800320e:	2b47      	cmp	r3, #71	; 0x47
 8003210:	4680      	mov	r8, r0
 8003212:	d108      	bne.n	8003226 <_printf_float+0x13e>
 8003214:	1cc8      	adds	r0, r1, #3
 8003216:	db02      	blt.n	800321e <_printf_float+0x136>
 8003218:	6863      	ldr	r3, [r4, #4]
 800321a:	4299      	cmp	r1, r3
 800321c:	dd41      	ble.n	80032a2 <_printf_float+0x1ba>
 800321e:	f1ab 0302 	sub.w	r3, fp, #2
 8003222:	fa5f fb83 	uxtb.w	fp, r3
 8003226:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800322a:	d820      	bhi.n	800326e <_printf_float+0x186>
 800322c:	3901      	subs	r1, #1
 800322e:	465a      	mov	r2, fp
 8003230:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003234:	9109      	str	r1, [sp, #36]	; 0x24
 8003236:	f7ff ff18 	bl	800306a <__exponent>
 800323a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800323c:	1813      	adds	r3, r2, r0
 800323e:	2a01      	cmp	r2, #1
 8003240:	4681      	mov	r9, r0
 8003242:	6123      	str	r3, [r4, #16]
 8003244:	dc02      	bgt.n	800324c <_printf_float+0x164>
 8003246:	6822      	ldr	r2, [r4, #0]
 8003248:	07d2      	lsls	r2, r2, #31
 800324a:	d501      	bpl.n	8003250 <_printf_float+0x168>
 800324c:	3301      	adds	r3, #1
 800324e:	6123      	str	r3, [r4, #16]
 8003250:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003254:	2b00      	cmp	r3, #0
 8003256:	d09c      	beq.n	8003192 <_printf_float+0xaa>
 8003258:	232d      	movs	r3, #45	; 0x2d
 800325a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800325e:	e798      	b.n	8003192 <_printf_float+0xaa>
 8003260:	9a06      	ldr	r2, [sp, #24]
 8003262:	2a47      	cmp	r2, #71	; 0x47
 8003264:	d1be      	bne.n	80031e4 <_printf_float+0xfc>
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1bc      	bne.n	80031e4 <_printf_float+0xfc>
 800326a:	2301      	movs	r3, #1
 800326c:	e7b9      	b.n	80031e2 <_printf_float+0xfa>
 800326e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8003272:	d118      	bne.n	80032a6 <_printf_float+0x1be>
 8003274:	2900      	cmp	r1, #0
 8003276:	6863      	ldr	r3, [r4, #4]
 8003278:	dd0b      	ble.n	8003292 <_printf_float+0x1aa>
 800327a:	6121      	str	r1, [r4, #16]
 800327c:	b913      	cbnz	r3, 8003284 <_printf_float+0x19c>
 800327e:	6822      	ldr	r2, [r4, #0]
 8003280:	07d0      	lsls	r0, r2, #31
 8003282:	d502      	bpl.n	800328a <_printf_float+0x1a2>
 8003284:	3301      	adds	r3, #1
 8003286:	440b      	add	r3, r1
 8003288:	6123      	str	r3, [r4, #16]
 800328a:	65a1      	str	r1, [r4, #88]	; 0x58
 800328c:	f04f 0900 	mov.w	r9, #0
 8003290:	e7de      	b.n	8003250 <_printf_float+0x168>
 8003292:	b913      	cbnz	r3, 800329a <_printf_float+0x1b2>
 8003294:	6822      	ldr	r2, [r4, #0]
 8003296:	07d2      	lsls	r2, r2, #31
 8003298:	d501      	bpl.n	800329e <_printf_float+0x1b6>
 800329a:	3302      	adds	r3, #2
 800329c:	e7f4      	b.n	8003288 <_printf_float+0x1a0>
 800329e:	2301      	movs	r3, #1
 80032a0:	e7f2      	b.n	8003288 <_printf_float+0x1a0>
 80032a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80032a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032a8:	4299      	cmp	r1, r3
 80032aa:	db05      	blt.n	80032b8 <_printf_float+0x1d0>
 80032ac:	6823      	ldr	r3, [r4, #0]
 80032ae:	6121      	str	r1, [r4, #16]
 80032b0:	07d8      	lsls	r0, r3, #31
 80032b2:	d5ea      	bpl.n	800328a <_printf_float+0x1a2>
 80032b4:	1c4b      	adds	r3, r1, #1
 80032b6:	e7e7      	b.n	8003288 <_printf_float+0x1a0>
 80032b8:	2900      	cmp	r1, #0
 80032ba:	bfd4      	ite	le
 80032bc:	f1c1 0202 	rsble	r2, r1, #2
 80032c0:	2201      	movgt	r2, #1
 80032c2:	4413      	add	r3, r2
 80032c4:	e7e0      	b.n	8003288 <_printf_float+0x1a0>
 80032c6:	6823      	ldr	r3, [r4, #0]
 80032c8:	055a      	lsls	r2, r3, #21
 80032ca:	d407      	bmi.n	80032dc <_printf_float+0x1f4>
 80032cc:	6923      	ldr	r3, [r4, #16]
 80032ce:	4642      	mov	r2, r8
 80032d0:	4631      	mov	r1, r6
 80032d2:	4628      	mov	r0, r5
 80032d4:	47b8      	blx	r7
 80032d6:	3001      	adds	r0, #1
 80032d8:	d12c      	bne.n	8003334 <_printf_float+0x24c>
 80032da:	e764      	b.n	80031a6 <_printf_float+0xbe>
 80032dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80032e0:	f240 80e0 	bls.w	80034a4 <_printf_float+0x3bc>
 80032e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80032e8:	2200      	movs	r2, #0
 80032ea:	2300      	movs	r3, #0
 80032ec:	f7fd fbec 	bl	8000ac8 <__aeabi_dcmpeq>
 80032f0:	2800      	cmp	r0, #0
 80032f2:	d034      	beq.n	800335e <_printf_float+0x276>
 80032f4:	4a37      	ldr	r2, [pc, #220]	; (80033d4 <_printf_float+0x2ec>)
 80032f6:	2301      	movs	r3, #1
 80032f8:	4631      	mov	r1, r6
 80032fa:	4628      	mov	r0, r5
 80032fc:	47b8      	blx	r7
 80032fe:	3001      	adds	r0, #1
 8003300:	f43f af51 	beq.w	80031a6 <_printf_float+0xbe>
 8003304:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003308:	429a      	cmp	r2, r3
 800330a:	db02      	blt.n	8003312 <_printf_float+0x22a>
 800330c:	6823      	ldr	r3, [r4, #0]
 800330e:	07d8      	lsls	r0, r3, #31
 8003310:	d510      	bpl.n	8003334 <_printf_float+0x24c>
 8003312:	ee18 3a10 	vmov	r3, s16
 8003316:	4652      	mov	r2, sl
 8003318:	4631      	mov	r1, r6
 800331a:	4628      	mov	r0, r5
 800331c:	47b8      	blx	r7
 800331e:	3001      	adds	r0, #1
 8003320:	f43f af41 	beq.w	80031a6 <_printf_float+0xbe>
 8003324:	f04f 0800 	mov.w	r8, #0
 8003328:	f104 091a 	add.w	r9, r4, #26
 800332c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800332e:	3b01      	subs	r3, #1
 8003330:	4543      	cmp	r3, r8
 8003332:	dc09      	bgt.n	8003348 <_printf_float+0x260>
 8003334:	6823      	ldr	r3, [r4, #0]
 8003336:	079b      	lsls	r3, r3, #30
 8003338:	f100 8107 	bmi.w	800354a <_printf_float+0x462>
 800333c:	68e0      	ldr	r0, [r4, #12]
 800333e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003340:	4298      	cmp	r0, r3
 8003342:	bfb8      	it	lt
 8003344:	4618      	movlt	r0, r3
 8003346:	e730      	b.n	80031aa <_printf_float+0xc2>
 8003348:	2301      	movs	r3, #1
 800334a:	464a      	mov	r2, r9
 800334c:	4631      	mov	r1, r6
 800334e:	4628      	mov	r0, r5
 8003350:	47b8      	blx	r7
 8003352:	3001      	adds	r0, #1
 8003354:	f43f af27 	beq.w	80031a6 <_printf_float+0xbe>
 8003358:	f108 0801 	add.w	r8, r8, #1
 800335c:	e7e6      	b.n	800332c <_printf_float+0x244>
 800335e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003360:	2b00      	cmp	r3, #0
 8003362:	dc39      	bgt.n	80033d8 <_printf_float+0x2f0>
 8003364:	4a1b      	ldr	r2, [pc, #108]	; (80033d4 <_printf_float+0x2ec>)
 8003366:	2301      	movs	r3, #1
 8003368:	4631      	mov	r1, r6
 800336a:	4628      	mov	r0, r5
 800336c:	47b8      	blx	r7
 800336e:	3001      	adds	r0, #1
 8003370:	f43f af19 	beq.w	80031a6 <_printf_float+0xbe>
 8003374:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003378:	4313      	orrs	r3, r2
 800337a:	d102      	bne.n	8003382 <_printf_float+0x29a>
 800337c:	6823      	ldr	r3, [r4, #0]
 800337e:	07d9      	lsls	r1, r3, #31
 8003380:	d5d8      	bpl.n	8003334 <_printf_float+0x24c>
 8003382:	ee18 3a10 	vmov	r3, s16
 8003386:	4652      	mov	r2, sl
 8003388:	4631      	mov	r1, r6
 800338a:	4628      	mov	r0, r5
 800338c:	47b8      	blx	r7
 800338e:	3001      	adds	r0, #1
 8003390:	f43f af09 	beq.w	80031a6 <_printf_float+0xbe>
 8003394:	f04f 0900 	mov.w	r9, #0
 8003398:	f104 0a1a 	add.w	sl, r4, #26
 800339c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800339e:	425b      	negs	r3, r3
 80033a0:	454b      	cmp	r3, r9
 80033a2:	dc01      	bgt.n	80033a8 <_printf_float+0x2c0>
 80033a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033a6:	e792      	b.n	80032ce <_printf_float+0x1e6>
 80033a8:	2301      	movs	r3, #1
 80033aa:	4652      	mov	r2, sl
 80033ac:	4631      	mov	r1, r6
 80033ae:	4628      	mov	r0, r5
 80033b0:	47b8      	blx	r7
 80033b2:	3001      	adds	r0, #1
 80033b4:	f43f aef7 	beq.w	80031a6 <_printf_float+0xbe>
 80033b8:	f109 0901 	add.w	r9, r9, #1
 80033bc:	e7ee      	b.n	800339c <_printf_float+0x2b4>
 80033be:	bf00      	nop
 80033c0:	7fefffff 	.word	0x7fefffff
 80033c4:	0800601b 	.word	0x0800601b
 80033c8:	0800601f 	.word	0x0800601f
 80033cc:	08006023 	.word	0x08006023
 80033d0:	08006027 	.word	0x08006027
 80033d4:	0800602b 	.word	0x0800602b
 80033d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80033da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80033dc:	429a      	cmp	r2, r3
 80033de:	bfa8      	it	ge
 80033e0:	461a      	movge	r2, r3
 80033e2:	2a00      	cmp	r2, #0
 80033e4:	4691      	mov	r9, r2
 80033e6:	dc37      	bgt.n	8003458 <_printf_float+0x370>
 80033e8:	f04f 0b00 	mov.w	fp, #0
 80033ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80033f0:	f104 021a 	add.w	r2, r4, #26
 80033f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80033f6:	9305      	str	r3, [sp, #20]
 80033f8:	eba3 0309 	sub.w	r3, r3, r9
 80033fc:	455b      	cmp	r3, fp
 80033fe:	dc33      	bgt.n	8003468 <_printf_float+0x380>
 8003400:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003404:	429a      	cmp	r2, r3
 8003406:	db3b      	blt.n	8003480 <_printf_float+0x398>
 8003408:	6823      	ldr	r3, [r4, #0]
 800340a:	07da      	lsls	r2, r3, #31
 800340c:	d438      	bmi.n	8003480 <_printf_float+0x398>
 800340e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8003412:	eba2 0903 	sub.w	r9, r2, r3
 8003416:	9b05      	ldr	r3, [sp, #20]
 8003418:	1ad2      	subs	r2, r2, r3
 800341a:	4591      	cmp	r9, r2
 800341c:	bfa8      	it	ge
 800341e:	4691      	movge	r9, r2
 8003420:	f1b9 0f00 	cmp.w	r9, #0
 8003424:	dc35      	bgt.n	8003492 <_printf_float+0x3aa>
 8003426:	f04f 0800 	mov.w	r8, #0
 800342a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800342e:	f104 0a1a 	add.w	sl, r4, #26
 8003432:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003436:	1a9b      	subs	r3, r3, r2
 8003438:	eba3 0309 	sub.w	r3, r3, r9
 800343c:	4543      	cmp	r3, r8
 800343e:	f77f af79 	ble.w	8003334 <_printf_float+0x24c>
 8003442:	2301      	movs	r3, #1
 8003444:	4652      	mov	r2, sl
 8003446:	4631      	mov	r1, r6
 8003448:	4628      	mov	r0, r5
 800344a:	47b8      	blx	r7
 800344c:	3001      	adds	r0, #1
 800344e:	f43f aeaa 	beq.w	80031a6 <_printf_float+0xbe>
 8003452:	f108 0801 	add.w	r8, r8, #1
 8003456:	e7ec      	b.n	8003432 <_printf_float+0x34a>
 8003458:	4613      	mov	r3, r2
 800345a:	4631      	mov	r1, r6
 800345c:	4642      	mov	r2, r8
 800345e:	4628      	mov	r0, r5
 8003460:	47b8      	blx	r7
 8003462:	3001      	adds	r0, #1
 8003464:	d1c0      	bne.n	80033e8 <_printf_float+0x300>
 8003466:	e69e      	b.n	80031a6 <_printf_float+0xbe>
 8003468:	2301      	movs	r3, #1
 800346a:	4631      	mov	r1, r6
 800346c:	4628      	mov	r0, r5
 800346e:	9205      	str	r2, [sp, #20]
 8003470:	47b8      	blx	r7
 8003472:	3001      	adds	r0, #1
 8003474:	f43f ae97 	beq.w	80031a6 <_printf_float+0xbe>
 8003478:	9a05      	ldr	r2, [sp, #20]
 800347a:	f10b 0b01 	add.w	fp, fp, #1
 800347e:	e7b9      	b.n	80033f4 <_printf_float+0x30c>
 8003480:	ee18 3a10 	vmov	r3, s16
 8003484:	4652      	mov	r2, sl
 8003486:	4631      	mov	r1, r6
 8003488:	4628      	mov	r0, r5
 800348a:	47b8      	blx	r7
 800348c:	3001      	adds	r0, #1
 800348e:	d1be      	bne.n	800340e <_printf_float+0x326>
 8003490:	e689      	b.n	80031a6 <_printf_float+0xbe>
 8003492:	9a05      	ldr	r2, [sp, #20]
 8003494:	464b      	mov	r3, r9
 8003496:	4442      	add	r2, r8
 8003498:	4631      	mov	r1, r6
 800349a:	4628      	mov	r0, r5
 800349c:	47b8      	blx	r7
 800349e:	3001      	adds	r0, #1
 80034a0:	d1c1      	bne.n	8003426 <_printf_float+0x33e>
 80034a2:	e680      	b.n	80031a6 <_printf_float+0xbe>
 80034a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80034a6:	2a01      	cmp	r2, #1
 80034a8:	dc01      	bgt.n	80034ae <_printf_float+0x3c6>
 80034aa:	07db      	lsls	r3, r3, #31
 80034ac:	d53a      	bpl.n	8003524 <_printf_float+0x43c>
 80034ae:	2301      	movs	r3, #1
 80034b0:	4642      	mov	r2, r8
 80034b2:	4631      	mov	r1, r6
 80034b4:	4628      	mov	r0, r5
 80034b6:	47b8      	blx	r7
 80034b8:	3001      	adds	r0, #1
 80034ba:	f43f ae74 	beq.w	80031a6 <_printf_float+0xbe>
 80034be:	ee18 3a10 	vmov	r3, s16
 80034c2:	4652      	mov	r2, sl
 80034c4:	4631      	mov	r1, r6
 80034c6:	4628      	mov	r0, r5
 80034c8:	47b8      	blx	r7
 80034ca:	3001      	adds	r0, #1
 80034cc:	f43f ae6b 	beq.w	80031a6 <_printf_float+0xbe>
 80034d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80034d4:	2200      	movs	r2, #0
 80034d6:	2300      	movs	r3, #0
 80034d8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80034dc:	f7fd faf4 	bl	8000ac8 <__aeabi_dcmpeq>
 80034e0:	b9d8      	cbnz	r0, 800351a <_printf_float+0x432>
 80034e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80034e6:	f108 0201 	add.w	r2, r8, #1
 80034ea:	4631      	mov	r1, r6
 80034ec:	4628      	mov	r0, r5
 80034ee:	47b8      	blx	r7
 80034f0:	3001      	adds	r0, #1
 80034f2:	d10e      	bne.n	8003512 <_printf_float+0x42a>
 80034f4:	e657      	b.n	80031a6 <_printf_float+0xbe>
 80034f6:	2301      	movs	r3, #1
 80034f8:	4652      	mov	r2, sl
 80034fa:	4631      	mov	r1, r6
 80034fc:	4628      	mov	r0, r5
 80034fe:	47b8      	blx	r7
 8003500:	3001      	adds	r0, #1
 8003502:	f43f ae50 	beq.w	80031a6 <_printf_float+0xbe>
 8003506:	f108 0801 	add.w	r8, r8, #1
 800350a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800350c:	3b01      	subs	r3, #1
 800350e:	4543      	cmp	r3, r8
 8003510:	dcf1      	bgt.n	80034f6 <_printf_float+0x40e>
 8003512:	464b      	mov	r3, r9
 8003514:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003518:	e6da      	b.n	80032d0 <_printf_float+0x1e8>
 800351a:	f04f 0800 	mov.w	r8, #0
 800351e:	f104 0a1a 	add.w	sl, r4, #26
 8003522:	e7f2      	b.n	800350a <_printf_float+0x422>
 8003524:	2301      	movs	r3, #1
 8003526:	4642      	mov	r2, r8
 8003528:	e7df      	b.n	80034ea <_printf_float+0x402>
 800352a:	2301      	movs	r3, #1
 800352c:	464a      	mov	r2, r9
 800352e:	4631      	mov	r1, r6
 8003530:	4628      	mov	r0, r5
 8003532:	47b8      	blx	r7
 8003534:	3001      	adds	r0, #1
 8003536:	f43f ae36 	beq.w	80031a6 <_printf_float+0xbe>
 800353a:	f108 0801 	add.w	r8, r8, #1
 800353e:	68e3      	ldr	r3, [r4, #12]
 8003540:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003542:	1a5b      	subs	r3, r3, r1
 8003544:	4543      	cmp	r3, r8
 8003546:	dcf0      	bgt.n	800352a <_printf_float+0x442>
 8003548:	e6f8      	b.n	800333c <_printf_float+0x254>
 800354a:	f04f 0800 	mov.w	r8, #0
 800354e:	f104 0919 	add.w	r9, r4, #25
 8003552:	e7f4      	b.n	800353e <_printf_float+0x456>

08003554 <_printf_common>:
 8003554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003558:	4616      	mov	r6, r2
 800355a:	4699      	mov	r9, r3
 800355c:	688a      	ldr	r2, [r1, #8]
 800355e:	690b      	ldr	r3, [r1, #16]
 8003560:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003564:	4293      	cmp	r3, r2
 8003566:	bfb8      	it	lt
 8003568:	4613      	movlt	r3, r2
 800356a:	6033      	str	r3, [r6, #0]
 800356c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003570:	4607      	mov	r7, r0
 8003572:	460c      	mov	r4, r1
 8003574:	b10a      	cbz	r2, 800357a <_printf_common+0x26>
 8003576:	3301      	adds	r3, #1
 8003578:	6033      	str	r3, [r6, #0]
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	0699      	lsls	r1, r3, #26
 800357e:	bf42      	ittt	mi
 8003580:	6833      	ldrmi	r3, [r6, #0]
 8003582:	3302      	addmi	r3, #2
 8003584:	6033      	strmi	r3, [r6, #0]
 8003586:	6825      	ldr	r5, [r4, #0]
 8003588:	f015 0506 	ands.w	r5, r5, #6
 800358c:	d106      	bne.n	800359c <_printf_common+0x48>
 800358e:	f104 0a19 	add.w	sl, r4, #25
 8003592:	68e3      	ldr	r3, [r4, #12]
 8003594:	6832      	ldr	r2, [r6, #0]
 8003596:	1a9b      	subs	r3, r3, r2
 8003598:	42ab      	cmp	r3, r5
 800359a:	dc26      	bgt.n	80035ea <_printf_common+0x96>
 800359c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80035a0:	1e13      	subs	r3, r2, #0
 80035a2:	6822      	ldr	r2, [r4, #0]
 80035a4:	bf18      	it	ne
 80035a6:	2301      	movne	r3, #1
 80035a8:	0692      	lsls	r2, r2, #26
 80035aa:	d42b      	bmi.n	8003604 <_printf_common+0xb0>
 80035ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035b0:	4649      	mov	r1, r9
 80035b2:	4638      	mov	r0, r7
 80035b4:	47c0      	blx	r8
 80035b6:	3001      	adds	r0, #1
 80035b8:	d01e      	beq.n	80035f8 <_printf_common+0xa4>
 80035ba:	6823      	ldr	r3, [r4, #0]
 80035bc:	6922      	ldr	r2, [r4, #16]
 80035be:	f003 0306 	and.w	r3, r3, #6
 80035c2:	2b04      	cmp	r3, #4
 80035c4:	bf02      	ittt	eq
 80035c6:	68e5      	ldreq	r5, [r4, #12]
 80035c8:	6833      	ldreq	r3, [r6, #0]
 80035ca:	1aed      	subeq	r5, r5, r3
 80035cc:	68a3      	ldr	r3, [r4, #8]
 80035ce:	bf0c      	ite	eq
 80035d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035d4:	2500      	movne	r5, #0
 80035d6:	4293      	cmp	r3, r2
 80035d8:	bfc4      	itt	gt
 80035da:	1a9b      	subgt	r3, r3, r2
 80035dc:	18ed      	addgt	r5, r5, r3
 80035de:	2600      	movs	r6, #0
 80035e0:	341a      	adds	r4, #26
 80035e2:	42b5      	cmp	r5, r6
 80035e4:	d11a      	bne.n	800361c <_printf_common+0xc8>
 80035e6:	2000      	movs	r0, #0
 80035e8:	e008      	b.n	80035fc <_printf_common+0xa8>
 80035ea:	2301      	movs	r3, #1
 80035ec:	4652      	mov	r2, sl
 80035ee:	4649      	mov	r1, r9
 80035f0:	4638      	mov	r0, r7
 80035f2:	47c0      	blx	r8
 80035f4:	3001      	adds	r0, #1
 80035f6:	d103      	bne.n	8003600 <_printf_common+0xac>
 80035f8:	f04f 30ff 	mov.w	r0, #4294967295
 80035fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003600:	3501      	adds	r5, #1
 8003602:	e7c6      	b.n	8003592 <_printf_common+0x3e>
 8003604:	18e1      	adds	r1, r4, r3
 8003606:	1c5a      	adds	r2, r3, #1
 8003608:	2030      	movs	r0, #48	; 0x30
 800360a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800360e:	4422      	add	r2, r4
 8003610:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003614:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003618:	3302      	adds	r3, #2
 800361a:	e7c7      	b.n	80035ac <_printf_common+0x58>
 800361c:	2301      	movs	r3, #1
 800361e:	4622      	mov	r2, r4
 8003620:	4649      	mov	r1, r9
 8003622:	4638      	mov	r0, r7
 8003624:	47c0      	blx	r8
 8003626:	3001      	adds	r0, #1
 8003628:	d0e6      	beq.n	80035f8 <_printf_common+0xa4>
 800362a:	3601      	adds	r6, #1
 800362c:	e7d9      	b.n	80035e2 <_printf_common+0x8e>
	...

08003630 <_printf_i>:
 8003630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003634:	7e0f      	ldrb	r7, [r1, #24]
 8003636:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003638:	2f78      	cmp	r7, #120	; 0x78
 800363a:	4691      	mov	r9, r2
 800363c:	4680      	mov	r8, r0
 800363e:	460c      	mov	r4, r1
 8003640:	469a      	mov	sl, r3
 8003642:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003646:	d807      	bhi.n	8003658 <_printf_i+0x28>
 8003648:	2f62      	cmp	r7, #98	; 0x62
 800364a:	d80a      	bhi.n	8003662 <_printf_i+0x32>
 800364c:	2f00      	cmp	r7, #0
 800364e:	f000 80d4 	beq.w	80037fa <_printf_i+0x1ca>
 8003652:	2f58      	cmp	r7, #88	; 0x58
 8003654:	f000 80c0 	beq.w	80037d8 <_printf_i+0x1a8>
 8003658:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800365c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003660:	e03a      	b.n	80036d8 <_printf_i+0xa8>
 8003662:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003666:	2b15      	cmp	r3, #21
 8003668:	d8f6      	bhi.n	8003658 <_printf_i+0x28>
 800366a:	a101      	add	r1, pc, #4	; (adr r1, 8003670 <_printf_i+0x40>)
 800366c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003670:	080036c9 	.word	0x080036c9
 8003674:	080036dd 	.word	0x080036dd
 8003678:	08003659 	.word	0x08003659
 800367c:	08003659 	.word	0x08003659
 8003680:	08003659 	.word	0x08003659
 8003684:	08003659 	.word	0x08003659
 8003688:	080036dd 	.word	0x080036dd
 800368c:	08003659 	.word	0x08003659
 8003690:	08003659 	.word	0x08003659
 8003694:	08003659 	.word	0x08003659
 8003698:	08003659 	.word	0x08003659
 800369c:	080037e1 	.word	0x080037e1
 80036a0:	08003709 	.word	0x08003709
 80036a4:	0800379b 	.word	0x0800379b
 80036a8:	08003659 	.word	0x08003659
 80036ac:	08003659 	.word	0x08003659
 80036b0:	08003803 	.word	0x08003803
 80036b4:	08003659 	.word	0x08003659
 80036b8:	08003709 	.word	0x08003709
 80036bc:	08003659 	.word	0x08003659
 80036c0:	08003659 	.word	0x08003659
 80036c4:	080037a3 	.word	0x080037a3
 80036c8:	682b      	ldr	r3, [r5, #0]
 80036ca:	1d1a      	adds	r2, r3, #4
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	602a      	str	r2, [r5, #0]
 80036d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80036d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80036d8:	2301      	movs	r3, #1
 80036da:	e09f      	b.n	800381c <_printf_i+0x1ec>
 80036dc:	6820      	ldr	r0, [r4, #0]
 80036de:	682b      	ldr	r3, [r5, #0]
 80036e0:	0607      	lsls	r7, r0, #24
 80036e2:	f103 0104 	add.w	r1, r3, #4
 80036e6:	6029      	str	r1, [r5, #0]
 80036e8:	d501      	bpl.n	80036ee <_printf_i+0xbe>
 80036ea:	681e      	ldr	r6, [r3, #0]
 80036ec:	e003      	b.n	80036f6 <_printf_i+0xc6>
 80036ee:	0646      	lsls	r6, r0, #25
 80036f0:	d5fb      	bpl.n	80036ea <_printf_i+0xba>
 80036f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80036f6:	2e00      	cmp	r6, #0
 80036f8:	da03      	bge.n	8003702 <_printf_i+0xd2>
 80036fa:	232d      	movs	r3, #45	; 0x2d
 80036fc:	4276      	negs	r6, r6
 80036fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003702:	485a      	ldr	r0, [pc, #360]	; (800386c <_printf_i+0x23c>)
 8003704:	230a      	movs	r3, #10
 8003706:	e012      	b.n	800372e <_printf_i+0xfe>
 8003708:	682b      	ldr	r3, [r5, #0]
 800370a:	6820      	ldr	r0, [r4, #0]
 800370c:	1d19      	adds	r1, r3, #4
 800370e:	6029      	str	r1, [r5, #0]
 8003710:	0605      	lsls	r5, r0, #24
 8003712:	d501      	bpl.n	8003718 <_printf_i+0xe8>
 8003714:	681e      	ldr	r6, [r3, #0]
 8003716:	e002      	b.n	800371e <_printf_i+0xee>
 8003718:	0641      	lsls	r1, r0, #25
 800371a:	d5fb      	bpl.n	8003714 <_printf_i+0xe4>
 800371c:	881e      	ldrh	r6, [r3, #0]
 800371e:	4853      	ldr	r0, [pc, #332]	; (800386c <_printf_i+0x23c>)
 8003720:	2f6f      	cmp	r7, #111	; 0x6f
 8003722:	bf0c      	ite	eq
 8003724:	2308      	moveq	r3, #8
 8003726:	230a      	movne	r3, #10
 8003728:	2100      	movs	r1, #0
 800372a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800372e:	6865      	ldr	r5, [r4, #4]
 8003730:	60a5      	str	r5, [r4, #8]
 8003732:	2d00      	cmp	r5, #0
 8003734:	bfa2      	ittt	ge
 8003736:	6821      	ldrge	r1, [r4, #0]
 8003738:	f021 0104 	bicge.w	r1, r1, #4
 800373c:	6021      	strge	r1, [r4, #0]
 800373e:	b90e      	cbnz	r6, 8003744 <_printf_i+0x114>
 8003740:	2d00      	cmp	r5, #0
 8003742:	d04b      	beq.n	80037dc <_printf_i+0x1ac>
 8003744:	4615      	mov	r5, r2
 8003746:	fbb6 f1f3 	udiv	r1, r6, r3
 800374a:	fb03 6711 	mls	r7, r3, r1, r6
 800374e:	5dc7      	ldrb	r7, [r0, r7]
 8003750:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003754:	4637      	mov	r7, r6
 8003756:	42bb      	cmp	r3, r7
 8003758:	460e      	mov	r6, r1
 800375a:	d9f4      	bls.n	8003746 <_printf_i+0x116>
 800375c:	2b08      	cmp	r3, #8
 800375e:	d10b      	bne.n	8003778 <_printf_i+0x148>
 8003760:	6823      	ldr	r3, [r4, #0]
 8003762:	07de      	lsls	r6, r3, #31
 8003764:	d508      	bpl.n	8003778 <_printf_i+0x148>
 8003766:	6923      	ldr	r3, [r4, #16]
 8003768:	6861      	ldr	r1, [r4, #4]
 800376a:	4299      	cmp	r1, r3
 800376c:	bfde      	ittt	le
 800376e:	2330      	movle	r3, #48	; 0x30
 8003770:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003774:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003778:	1b52      	subs	r2, r2, r5
 800377a:	6122      	str	r2, [r4, #16]
 800377c:	f8cd a000 	str.w	sl, [sp]
 8003780:	464b      	mov	r3, r9
 8003782:	aa03      	add	r2, sp, #12
 8003784:	4621      	mov	r1, r4
 8003786:	4640      	mov	r0, r8
 8003788:	f7ff fee4 	bl	8003554 <_printf_common>
 800378c:	3001      	adds	r0, #1
 800378e:	d14a      	bne.n	8003826 <_printf_i+0x1f6>
 8003790:	f04f 30ff 	mov.w	r0, #4294967295
 8003794:	b004      	add	sp, #16
 8003796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800379a:	6823      	ldr	r3, [r4, #0]
 800379c:	f043 0320 	orr.w	r3, r3, #32
 80037a0:	6023      	str	r3, [r4, #0]
 80037a2:	4833      	ldr	r0, [pc, #204]	; (8003870 <_printf_i+0x240>)
 80037a4:	2778      	movs	r7, #120	; 0x78
 80037a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80037aa:	6823      	ldr	r3, [r4, #0]
 80037ac:	6829      	ldr	r1, [r5, #0]
 80037ae:	061f      	lsls	r7, r3, #24
 80037b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80037b4:	d402      	bmi.n	80037bc <_printf_i+0x18c>
 80037b6:	065f      	lsls	r7, r3, #25
 80037b8:	bf48      	it	mi
 80037ba:	b2b6      	uxthmi	r6, r6
 80037bc:	07df      	lsls	r7, r3, #31
 80037be:	bf48      	it	mi
 80037c0:	f043 0320 	orrmi.w	r3, r3, #32
 80037c4:	6029      	str	r1, [r5, #0]
 80037c6:	bf48      	it	mi
 80037c8:	6023      	strmi	r3, [r4, #0]
 80037ca:	b91e      	cbnz	r6, 80037d4 <_printf_i+0x1a4>
 80037cc:	6823      	ldr	r3, [r4, #0]
 80037ce:	f023 0320 	bic.w	r3, r3, #32
 80037d2:	6023      	str	r3, [r4, #0]
 80037d4:	2310      	movs	r3, #16
 80037d6:	e7a7      	b.n	8003728 <_printf_i+0xf8>
 80037d8:	4824      	ldr	r0, [pc, #144]	; (800386c <_printf_i+0x23c>)
 80037da:	e7e4      	b.n	80037a6 <_printf_i+0x176>
 80037dc:	4615      	mov	r5, r2
 80037de:	e7bd      	b.n	800375c <_printf_i+0x12c>
 80037e0:	682b      	ldr	r3, [r5, #0]
 80037e2:	6826      	ldr	r6, [r4, #0]
 80037e4:	6961      	ldr	r1, [r4, #20]
 80037e6:	1d18      	adds	r0, r3, #4
 80037e8:	6028      	str	r0, [r5, #0]
 80037ea:	0635      	lsls	r5, r6, #24
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	d501      	bpl.n	80037f4 <_printf_i+0x1c4>
 80037f0:	6019      	str	r1, [r3, #0]
 80037f2:	e002      	b.n	80037fa <_printf_i+0x1ca>
 80037f4:	0670      	lsls	r0, r6, #25
 80037f6:	d5fb      	bpl.n	80037f0 <_printf_i+0x1c0>
 80037f8:	8019      	strh	r1, [r3, #0]
 80037fa:	2300      	movs	r3, #0
 80037fc:	6123      	str	r3, [r4, #16]
 80037fe:	4615      	mov	r5, r2
 8003800:	e7bc      	b.n	800377c <_printf_i+0x14c>
 8003802:	682b      	ldr	r3, [r5, #0]
 8003804:	1d1a      	adds	r2, r3, #4
 8003806:	602a      	str	r2, [r5, #0]
 8003808:	681d      	ldr	r5, [r3, #0]
 800380a:	6862      	ldr	r2, [r4, #4]
 800380c:	2100      	movs	r1, #0
 800380e:	4628      	mov	r0, r5
 8003810:	f7fc fcde 	bl	80001d0 <memchr>
 8003814:	b108      	cbz	r0, 800381a <_printf_i+0x1ea>
 8003816:	1b40      	subs	r0, r0, r5
 8003818:	6060      	str	r0, [r4, #4]
 800381a:	6863      	ldr	r3, [r4, #4]
 800381c:	6123      	str	r3, [r4, #16]
 800381e:	2300      	movs	r3, #0
 8003820:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003824:	e7aa      	b.n	800377c <_printf_i+0x14c>
 8003826:	6923      	ldr	r3, [r4, #16]
 8003828:	462a      	mov	r2, r5
 800382a:	4649      	mov	r1, r9
 800382c:	4640      	mov	r0, r8
 800382e:	47d0      	blx	sl
 8003830:	3001      	adds	r0, #1
 8003832:	d0ad      	beq.n	8003790 <_printf_i+0x160>
 8003834:	6823      	ldr	r3, [r4, #0]
 8003836:	079b      	lsls	r3, r3, #30
 8003838:	d413      	bmi.n	8003862 <_printf_i+0x232>
 800383a:	68e0      	ldr	r0, [r4, #12]
 800383c:	9b03      	ldr	r3, [sp, #12]
 800383e:	4298      	cmp	r0, r3
 8003840:	bfb8      	it	lt
 8003842:	4618      	movlt	r0, r3
 8003844:	e7a6      	b.n	8003794 <_printf_i+0x164>
 8003846:	2301      	movs	r3, #1
 8003848:	4632      	mov	r2, r6
 800384a:	4649      	mov	r1, r9
 800384c:	4640      	mov	r0, r8
 800384e:	47d0      	blx	sl
 8003850:	3001      	adds	r0, #1
 8003852:	d09d      	beq.n	8003790 <_printf_i+0x160>
 8003854:	3501      	adds	r5, #1
 8003856:	68e3      	ldr	r3, [r4, #12]
 8003858:	9903      	ldr	r1, [sp, #12]
 800385a:	1a5b      	subs	r3, r3, r1
 800385c:	42ab      	cmp	r3, r5
 800385e:	dcf2      	bgt.n	8003846 <_printf_i+0x216>
 8003860:	e7eb      	b.n	800383a <_printf_i+0x20a>
 8003862:	2500      	movs	r5, #0
 8003864:	f104 0619 	add.w	r6, r4, #25
 8003868:	e7f5      	b.n	8003856 <_printf_i+0x226>
 800386a:	bf00      	nop
 800386c:	0800602d 	.word	0x0800602d
 8003870:	0800603e 	.word	0x0800603e

08003874 <std>:
 8003874:	2300      	movs	r3, #0
 8003876:	b510      	push	{r4, lr}
 8003878:	4604      	mov	r4, r0
 800387a:	e9c0 3300 	strd	r3, r3, [r0]
 800387e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003882:	6083      	str	r3, [r0, #8]
 8003884:	8181      	strh	r1, [r0, #12]
 8003886:	6643      	str	r3, [r0, #100]	; 0x64
 8003888:	81c2      	strh	r2, [r0, #14]
 800388a:	6183      	str	r3, [r0, #24]
 800388c:	4619      	mov	r1, r3
 800388e:	2208      	movs	r2, #8
 8003890:	305c      	adds	r0, #92	; 0x5c
 8003892:	f000 f9ca 	bl	8003c2a <memset>
 8003896:	4b0d      	ldr	r3, [pc, #52]	; (80038cc <std+0x58>)
 8003898:	6263      	str	r3, [r4, #36]	; 0x24
 800389a:	4b0d      	ldr	r3, [pc, #52]	; (80038d0 <std+0x5c>)
 800389c:	62a3      	str	r3, [r4, #40]	; 0x28
 800389e:	4b0d      	ldr	r3, [pc, #52]	; (80038d4 <std+0x60>)
 80038a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80038a2:	4b0d      	ldr	r3, [pc, #52]	; (80038d8 <std+0x64>)
 80038a4:	6323      	str	r3, [r4, #48]	; 0x30
 80038a6:	4b0d      	ldr	r3, [pc, #52]	; (80038dc <std+0x68>)
 80038a8:	6224      	str	r4, [r4, #32]
 80038aa:	429c      	cmp	r4, r3
 80038ac:	d006      	beq.n	80038bc <std+0x48>
 80038ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80038b2:	4294      	cmp	r4, r2
 80038b4:	d002      	beq.n	80038bc <std+0x48>
 80038b6:	33d0      	adds	r3, #208	; 0xd0
 80038b8:	429c      	cmp	r4, r3
 80038ba:	d105      	bne.n	80038c8 <std+0x54>
 80038bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80038c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038c4:	f000 ba1c 	b.w	8003d00 <__retarget_lock_init_recursive>
 80038c8:	bd10      	pop	{r4, pc}
 80038ca:	bf00      	nop
 80038cc:	08003ba5 	.word	0x08003ba5
 80038d0:	08003bc7 	.word	0x08003bc7
 80038d4:	08003bff 	.word	0x08003bff
 80038d8:	08003c23 	.word	0x08003c23
 80038dc:	20000328 	.word	0x20000328

080038e0 <stdio_exit_handler>:
 80038e0:	4a02      	ldr	r2, [pc, #8]	; (80038ec <stdio_exit_handler+0xc>)
 80038e2:	4903      	ldr	r1, [pc, #12]	; (80038f0 <stdio_exit_handler+0x10>)
 80038e4:	4803      	ldr	r0, [pc, #12]	; (80038f4 <stdio_exit_handler+0x14>)
 80038e6:	f000 b869 	b.w	80039bc <_fwalk_sglue>
 80038ea:	bf00      	nop
 80038ec:	2000002c 	.word	0x2000002c
 80038f0:	08005959 	.word	0x08005959
 80038f4:	20000038 	.word	0x20000038

080038f8 <cleanup_stdio>:
 80038f8:	6841      	ldr	r1, [r0, #4]
 80038fa:	4b0c      	ldr	r3, [pc, #48]	; (800392c <cleanup_stdio+0x34>)
 80038fc:	4299      	cmp	r1, r3
 80038fe:	b510      	push	{r4, lr}
 8003900:	4604      	mov	r4, r0
 8003902:	d001      	beq.n	8003908 <cleanup_stdio+0x10>
 8003904:	f002 f828 	bl	8005958 <_fflush_r>
 8003908:	68a1      	ldr	r1, [r4, #8]
 800390a:	4b09      	ldr	r3, [pc, #36]	; (8003930 <cleanup_stdio+0x38>)
 800390c:	4299      	cmp	r1, r3
 800390e:	d002      	beq.n	8003916 <cleanup_stdio+0x1e>
 8003910:	4620      	mov	r0, r4
 8003912:	f002 f821 	bl	8005958 <_fflush_r>
 8003916:	68e1      	ldr	r1, [r4, #12]
 8003918:	4b06      	ldr	r3, [pc, #24]	; (8003934 <cleanup_stdio+0x3c>)
 800391a:	4299      	cmp	r1, r3
 800391c:	d004      	beq.n	8003928 <cleanup_stdio+0x30>
 800391e:	4620      	mov	r0, r4
 8003920:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003924:	f002 b818 	b.w	8005958 <_fflush_r>
 8003928:	bd10      	pop	{r4, pc}
 800392a:	bf00      	nop
 800392c:	20000328 	.word	0x20000328
 8003930:	20000390 	.word	0x20000390
 8003934:	200003f8 	.word	0x200003f8

08003938 <global_stdio_init.part.0>:
 8003938:	b510      	push	{r4, lr}
 800393a:	4b0b      	ldr	r3, [pc, #44]	; (8003968 <global_stdio_init.part.0+0x30>)
 800393c:	4c0b      	ldr	r4, [pc, #44]	; (800396c <global_stdio_init.part.0+0x34>)
 800393e:	4a0c      	ldr	r2, [pc, #48]	; (8003970 <global_stdio_init.part.0+0x38>)
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	4620      	mov	r0, r4
 8003944:	2200      	movs	r2, #0
 8003946:	2104      	movs	r1, #4
 8003948:	f7ff ff94 	bl	8003874 <std>
 800394c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003950:	2201      	movs	r2, #1
 8003952:	2109      	movs	r1, #9
 8003954:	f7ff ff8e 	bl	8003874 <std>
 8003958:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800395c:	2202      	movs	r2, #2
 800395e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003962:	2112      	movs	r1, #18
 8003964:	f7ff bf86 	b.w	8003874 <std>
 8003968:	20000460 	.word	0x20000460
 800396c:	20000328 	.word	0x20000328
 8003970:	080038e1 	.word	0x080038e1

08003974 <__sfp_lock_acquire>:
 8003974:	4801      	ldr	r0, [pc, #4]	; (800397c <__sfp_lock_acquire+0x8>)
 8003976:	f000 b9c4 	b.w	8003d02 <__retarget_lock_acquire_recursive>
 800397a:	bf00      	nop
 800397c:	20000469 	.word	0x20000469

08003980 <__sfp_lock_release>:
 8003980:	4801      	ldr	r0, [pc, #4]	; (8003988 <__sfp_lock_release+0x8>)
 8003982:	f000 b9bf 	b.w	8003d04 <__retarget_lock_release_recursive>
 8003986:	bf00      	nop
 8003988:	20000469 	.word	0x20000469

0800398c <__sinit>:
 800398c:	b510      	push	{r4, lr}
 800398e:	4604      	mov	r4, r0
 8003990:	f7ff fff0 	bl	8003974 <__sfp_lock_acquire>
 8003994:	6a23      	ldr	r3, [r4, #32]
 8003996:	b11b      	cbz	r3, 80039a0 <__sinit+0x14>
 8003998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800399c:	f7ff bff0 	b.w	8003980 <__sfp_lock_release>
 80039a0:	4b04      	ldr	r3, [pc, #16]	; (80039b4 <__sinit+0x28>)
 80039a2:	6223      	str	r3, [r4, #32]
 80039a4:	4b04      	ldr	r3, [pc, #16]	; (80039b8 <__sinit+0x2c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d1f5      	bne.n	8003998 <__sinit+0xc>
 80039ac:	f7ff ffc4 	bl	8003938 <global_stdio_init.part.0>
 80039b0:	e7f2      	b.n	8003998 <__sinit+0xc>
 80039b2:	bf00      	nop
 80039b4:	080038f9 	.word	0x080038f9
 80039b8:	20000460 	.word	0x20000460

080039bc <_fwalk_sglue>:
 80039bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039c0:	4607      	mov	r7, r0
 80039c2:	4688      	mov	r8, r1
 80039c4:	4614      	mov	r4, r2
 80039c6:	2600      	movs	r6, #0
 80039c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80039cc:	f1b9 0901 	subs.w	r9, r9, #1
 80039d0:	d505      	bpl.n	80039de <_fwalk_sglue+0x22>
 80039d2:	6824      	ldr	r4, [r4, #0]
 80039d4:	2c00      	cmp	r4, #0
 80039d6:	d1f7      	bne.n	80039c8 <_fwalk_sglue+0xc>
 80039d8:	4630      	mov	r0, r6
 80039da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039de:	89ab      	ldrh	r3, [r5, #12]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d907      	bls.n	80039f4 <_fwalk_sglue+0x38>
 80039e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80039e8:	3301      	adds	r3, #1
 80039ea:	d003      	beq.n	80039f4 <_fwalk_sglue+0x38>
 80039ec:	4629      	mov	r1, r5
 80039ee:	4638      	mov	r0, r7
 80039f0:	47c0      	blx	r8
 80039f2:	4306      	orrs	r6, r0
 80039f4:	3568      	adds	r5, #104	; 0x68
 80039f6:	e7e9      	b.n	80039cc <_fwalk_sglue+0x10>

080039f8 <setbuf>:
 80039f8:	fab1 f281 	clz	r2, r1
 80039fc:	0952      	lsrs	r2, r2, #5
 80039fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a02:	0052      	lsls	r2, r2, #1
 8003a04:	f000 b800 	b.w	8003a08 <setvbuf>

08003a08 <setvbuf>:
 8003a08:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003a0c:	461d      	mov	r5, r3
 8003a0e:	4b54      	ldr	r3, [pc, #336]	; (8003b60 <setvbuf+0x158>)
 8003a10:	681f      	ldr	r7, [r3, #0]
 8003a12:	4604      	mov	r4, r0
 8003a14:	460e      	mov	r6, r1
 8003a16:	4690      	mov	r8, r2
 8003a18:	b127      	cbz	r7, 8003a24 <setvbuf+0x1c>
 8003a1a:	6a3b      	ldr	r3, [r7, #32]
 8003a1c:	b913      	cbnz	r3, 8003a24 <setvbuf+0x1c>
 8003a1e:	4638      	mov	r0, r7
 8003a20:	f7ff ffb4 	bl	800398c <__sinit>
 8003a24:	f1b8 0f02 	cmp.w	r8, #2
 8003a28:	d006      	beq.n	8003a38 <setvbuf+0x30>
 8003a2a:	f1b8 0f01 	cmp.w	r8, #1
 8003a2e:	f200 8094 	bhi.w	8003b5a <setvbuf+0x152>
 8003a32:	2d00      	cmp	r5, #0
 8003a34:	f2c0 8091 	blt.w	8003b5a <setvbuf+0x152>
 8003a38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a3a:	07da      	lsls	r2, r3, #31
 8003a3c:	d405      	bmi.n	8003a4a <setvbuf+0x42>
 8003a3e:	89a3      	ldrh	r3, [r4, #12]
 8003a40:	059b      	lsls	r3, r3, #22
 8003a42:	d402      	bmi.n	8003a4a <setvbuf+0x42>
 8003a44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a46:	f000 f95c 	bl	8003d02 <__retarget_lock_acquire_recursive>
 8003a4a:	4621      	mov	r1, r4
 8003a4c:	4638      	mov	r0, r7
 8003a4e:	f001 ff83 	bl	8005958 <_fflush_r>
 8003a52:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a54:	b141      	cbz	r1, 8003a68 <setvbuf+0x60>
 8003a56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a5a:	4299      	cmp	r1, r3
 8003a5c:	d002      	beq.n	8003a64 <setvbuf+0x5c>
 8003a5e:	4638      	mov	r0, r7
 8003a60:	f000 ffdc 	bl	8004a1c <_free_r>
 8003a64:	2300      	movs	r3, #0
 8003a66:	6363      	str	r3, [r4, #52]	; 0x34
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61a3      	str	r3, [r4, #24]
 8003a6c:	6063      	str	r3, [r4, #4]
 8003a6e:	89a3      	ldrh	r3, [r4, #12]
 8003a70:	0618      	lsls	r0, r3, #24
 8003a72:	d503      	bpl.n	8003a7c <setvbuf+0x74>
 8003a74:	6921      	ldr	r1, [r4, #16]
 8003a76:	4638      	mov	r0, r7
 8003a78:	f000 ffd0 	bl	8004a1c <_free_r>
 8003a7c:	89a3      	ldrh	r3, [r4, #12]
 8003a7e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003a82:	f023 0303 	bic.w	r3, r3, #3
 8003a86:	f1b8 0f02 	cmp.w	r8, #2
 8003a8a:	81a3      	strh	r3, [r4, #12]
 8003a8c:	d05f      	beq.n	8003b4e <setvbuf+0x146>
 8003a8e:	ab01      	add	r3, sp, #4
 8003a90:	466a      	mov	r2, sp
 8003a92:	4621      	mov	r1, r4
 8003a94:	4638      	mov	r0, r7
 8003a96:	f001 ff87 	bl	80059a8 <__swhatbuf_r>
 8003a9a:	89a3      	ldrh	r3, [r4, #12]
 8003a9c:	4318      	orrs	r0, r3
 8003a9e:	81a0      	strh	r0, [r4, #12]
 8003aa0:	bb2d      	cbnz	r5, 8003aee <setvbuf+0xe6>
 8003aa2:	9d00      	ldr	r5, [sp, #0]
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	f001 f805 	bl	8004ab4 <malloc>
 8003aaa:	4606      	mov	r6, r0
 8003aac:	2800      	cmp	r0, #0
 8003aae:	d150      	bne.n	8003b52 <setvbuf+0x14a>
 8003ab0:	f8dd 9000 	ldr.w	r9, [sp]
 8003ab4:	45a9      	cmp	r9, r5
 8003ab6:	d13e      	bne.n	8003b36 <setvbuf+0x12e>
 8003ab8:	f04f 35ff 	mov.w	r5, #4294967295
 8003abc:	2200      	movs	r2, #0
 8003abe:	60a2      	str	r2, [r4, #8]
 8003ac0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8003ac4:	6022      	str	r2, [r4, #0]
 8003ac6:	6122      	str	r2, [r4, #16]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ace:	6162      	str	r2, [r4, #20]
 8003ad0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ad2:	f043 0302 	orr.w	r3, r3, #2
 8003ad6:	07d1      	lsls	r1, r2, #31
 8003ad8:	81a3      	strh	r3, [r4, #12]
 8003ada:	d404      	bmi.n	8003ae6 <setvbuf+0xde>
 8003adc:	059b      	lsls	r3, r3, #22
 8003ade:	d402      	bmi.n	8003ae6 <setvbuf+0xde>
 8003ae0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003ae2:	f000 f90f 	bl	8003d04 <__retarget_lock_release_recursive>
 8003ae6:	4628      	mov	r0, r5
 8003ae8:	b003      	add	sp, #12
 8003aea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003aee:	2e00      	cmp	r6, #0
 8003af0:	d0d8      	beq.n	8003aa4 <setvbuf+0x9c>
 8003af2:	6a3b      	ldr	r3, [r7, #32]
 8003af4:	b913      	cbnz	r3, 8003afc <setvbuf+0xf4>
 8003af6:	4638      	mov	r0, r7
 8003af8:	f7ff ff48 	bl	800398c <__sinit>
 8003afc:	f1b8 0f01 	cmp.w	r8, #1
 8003b00:	bf08      	it	eq
 8003b02:	89a3      	ldrheq	r3, [r4, #12]
 8003b04:	6026      	str	r6, [r4, #0]
 8003b06:	bf04      	itt	eq
 8003b08:	f043 0301 	orreq.w	r3, r3, #1
 8003b0c:	81a3      	strheq	r3, [r4, #12]
 8003b0e:	89a3      	ldrh	r3, [r4, #12]
 8003b10:	f013 0208 	ands.w	r2, r3, #8
 8003b14:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003b18:	d01d      	beq.n	8003b56 <setvbuf+0x14e>
 8003b1a:	07da      	lsls	r2, r3, #31
 8003b1c:	bf41      	itttt	mi
 8003b1e:	2200      	movmi	r2, #0
 8003b20:	426d      	negmi	r5, r5
 8003b22:	60a2      	strmi	r2, [r4, #8]
 8003b24:	61a5      	strmi	r5, [r4, #24]
 8003b26:	bf58      	it	pl
 8003b28:	60a5      	strpl	r5, [r4, #8]
 8003b2a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8003b2c:	f015 0501 	ands.w	r5, r5, #1
 8003b30:	d0d4      	beq.n	8003adc <setvbuf+0xd4>
 8003b32:	2500      	movs	r5, #0
 8003b34:	e7d7      	b.n	8003ae6 <setvbuf+0xde>
 8003b36:	4648      	mov	r0, r9
 8003b38:	f000 ffbc 	bl	8004ab4 <malloc>
 8003b3c:	4606      	mov	r6, r0
 8003b3e:	2800      	cmp	r0, #0
 8003b40:	d0ba      	beq.n	8003ab8 <setvbuf+0xb0>
 8003b42:	89a3      	ldrh	r3, [r4, #12]
 8003b44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b48:	81a3      	strh	r3, [r4, #12]
 8003b4a:	464d      	mov	r5, r9
 8003b4c:	e7d1      	b.n	8003af2 <setvbuf+0xea>
 8003b4e:	2500      	movs	r5, #0
 8003b50:	e7b4      	b.n	8003abc <setvbuf+0xb4>
 8003b52:	46a9      	mov	r9, r5
 8003b54:	e7f5      	b.n	8003b42 <setvbuf+0x13a>
 8003b56:	60a2      	str	r2, [r4, #8]
 8003b58:	e7e7      	b.n	8003b2a <setvbuf+0x122>
 8003b5a:	f04f 35ff 	mov.w	r5, #4294967295
 8003b5e:	e7c2      	b.n	8003ae6 <setvbuf+0xde>
 8003b60:	20000084 	.word	0x20000084

08003b64 <siprintf>:
 8003b64:	b40e      	push	{r1, r2, r3}
 8003b66:	b500      	push	{lr}
 8003b68:	b09c      	sub	sp, #112	; 0x70
 8003b6a:	ab1d      	add	r3, sp, #116	; 0x74
 8003b6c:	9002      	str	r0, [sp, #8]
 8003b6e:	9006      	str	r0, [sp, #24]
 8003b70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003b74:	4809      	ldr	r0, [pc, #36]	; (8003b9c <siprintf+0x38>)
 8003b76:	9107      	str	r1, [sp, #28]
 8003b78:	9104      	str	r1, [sp, #16]
 8003b7a:	4909      	ldr	r1, [pc, #36]	; (8003ba0 <siprintf+0x3c>)
 8003b7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b80:	9105      	str	r1, [sp, #20]
 8003b82:	6800      	ldr	r0, [r0, #0]
 8003b84:	9301      	str	r3, [sp, #4]
 8003b86:	a902      	add	r1, sp, #8
 8003b88:	f001 fc1e 	bl	80053c8 <_svfiprintf_r>
 8003b8c:	9b02      	ldr	r3, [sp, #8]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	701a      	strb	r2, [r3, #0]
 8003b92:	b01c      	add	sp, #112	; 0x70
 8003b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b98:	b003      	add	sp, #12
 8003b9a:	4770      	bx	lr
 8003b9c:	20000084 	.word	0x20000084
 8003ba0:	ffff0208 	.word	0xffff0208

08003ba4 <__sread>:
 8003ba4:	b510      	push	{r4, lr}
 8003ba6:	460c      	mov	r4, r1
 8003ba8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bac:	f000 f86c 	bl	8003c88 <_read_r>
 8003bb0:	2800      	cmp	r0, #0
 8003bb2:	bfab      	itete	ge
 8003bb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003bb6:	89a3      	ldrhlt	r3, [r4, #12]
 8003bb8:	181b      	addge	r3, r3, r0
 8003bba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003bbe:	bfac      	ite	ge
 8003bc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8003bc2:	81a3      	strhlt	r3, [r4, #12]
 8003bc4:	bd10      	pop	{r4, pc}

08003bc6 <__swrite>:
 8003bc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bca:	461f      	mov	r7, r3
 8003bcc:	898b      	ldrh	r3, [r1, #12]
 8003bce:	05db      	lsls	r3, r3, #23
 8003bd0:	4605      	mov	r5, r0
 8003bd2:	460c      	mov	r4, r1
 8003bd4:	4616      	mov	r6, r2
 8003bd6:	d505      	bpl.n	8003be4 <__swrite+0x1e>
 8003bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bdc:	2302      	movs	r3, #2
 8003bde:	2200      	movs	r2, #0
 8003be0:	f000 f840 	bl	8003c64 <_lseek_r>
 8003be4:	89a3      	ldrh	r3, [r4, #12]
 8003be6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bee:	81a3      	strh	r3, [r4, #12]
 8003bf0:	4632      	mov	r2, r6
 8003bf2:	463b      	mov	r3, r7
 8003bf4:	4628      	mov	r0, r5
 8003bf6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003bfa:	f7fe b989 	b.w	8001f10 <_write_r>

08003bfe <__sseek>:
 8003bfe:	b510      	push	{r4, lr}
 8003c00:	460c      	mov	r4, r1
 8003c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c06:	f000 f82d 	bl	8003c64 <_lseek_r>
 8003c0a:	1c43      	adds	r3, r0, #1
 8003c0c:	89a3      	ldrh	r3, [r4, #12]
 8003c0e:	bf15      	itete	ne
 8003c10:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c1a:	81a3      	strheq	r3, [r4, #12]
 8003c1c:	bf18      	it	ne
 8003c1e:	81a3      	strhne	r3, [r4, #12]
 8003c20:	bd10      	pop	{r4, pc}

08003c22 <__sclose>:
 8003c22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c26:	f000 b80d 	b.w	8003c44 <_close_r>

08003c2a <memset>:
 8003c2a:	4402      	add	r2, r0
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d100      	bne.n	8003c34 <memset+0xa>
 8003c32:	4770      	bx	lr
 8003c34:	f803 1b01 	strb.w	r1, [r3], #1
 8003c38:	e7f9      	b.n	8003c2e <memset+0x4>
	...

08003c3c <_localeconv_r>:
 8003c3c:	4800      	ldr	r0, [pc, #0]	; (8003c40 <_localeconv_r+0x4>)
 8003c3e:	4770      	bx	lr
 8003c40:	20000178 	.word	0x20000178

08003c44 <_close_r>:
 8003c44:	b538      	push	{r3, r4, r5, lr}
 8003c46:	4d06      	ldr	r5, [pc, #24]	; (8003c60 <_close_r+0x1c>)
 8003c48:	2300      	movs	r3, #0
 8003c4a:	4604      	mov	r4, r0
 8003c4c:	4608      	mov	r0, r1
 8003c4e:	602b      	str	r3, [r5, #0]
 8003c50:	f7ff f88b 	bl	8002d6a <_close>
 8003c54:	1c43      	adds	r3, r0, #1
 8003c56:	d102      	bne.n	8003c5e <_close_r+0x1a>
 8003c58:	682b      	ldr	r3, [r5, #0]
 8003c5a:	b103      	cbz	r3, 8003c5e <_close_r+0x1a>
 8003c5c:	6023      	str	r3, [r4, #0]
 8003c5e:	bd38      	pop	{r3, r4, r5, pc}
 8003c60:	20000464 	.word	0x20000464

08003c64 <_lseek_r>:
 8003c64:	b538      	push	{r3, r4, r5, lr}
 8003c66:	4d07      	ldr	r5, [pc, #28]	; (8003c84 <_lseek_r+0x20>)
 8003c68:	4604      	mov	r4, r0
 8003c6a:	4608      	mov	r0, r1
 8003c6c:	4611      	mov	r1, r2
 8003c6e:	2200      	movs	r2, #0
 8003c70:	602a      	str	r2, [r5, #0]
 8003c72:	461a      	mov	r2, r3
 8003c74:	f7ff f8a0 	bl	8002db8 <_lseek>
 8003c78:	1c43      	adds	r3, r0, #1
 8003c7a:	d102      	bne.n	8003c82 <_lseek_r+0x1e>
 8003c7c:	682b      	ldr	r3, [r5, #0]
 8003c7e:	b103      	cbz	r3, 8003c82 <_lseek_r+0x1e>
 8003c80:	6023      	str	r3, [r4, #0]
 8003c82:	bd38      	pop	{r3, r4, r5, pc}
 8003c84:	20000464 	.word	0x20000464

08003c88 <_read_r>:
 8003c88:	b538      	push	{r3, r4, r5, lr}
 8003c8a:	4d07      	ldr	r5, [pc, #28]	; (8003ca8 <_read_r+0x20>)
 8003c8c:	4604      	mov	r4, r0
 8003c8e:	4608      	mov	r0, r1
 8003c90:	4611      	mov	r1, r2
 8003c92:	2200      	movs	r2, #0
 8003c94:	602a      	str	r2, [r5, #0]
 8003c96:	461a      	mov	r2, r3
 8003c98:	f7ff f84a 	bl	8002d30 <_read>
 8003c9c:	1c43      	adds	r3, r0, #1
 8003c9e:	d102      	bne.n	8003ca6 <_read_r+0x1e>
 8003ca0:	682b      	ldr	r3, [r5, #0]
 8003ca2:	b103      	cbz	r3, 8003ca6 <_read_r+0x1e>
 8003ca4:	6023      	str	r3, [r4, #0]
 8003ca6:	bd38      	pop	{r3, r4, r5, pc}
 8003ca8:	20000464 	.word	0x20000464

08003cac <__errno>:
 8003cac:	4b01      	ldr	r3, [pc, #4]	; (8003cb4 <__errno+0x8>)
 8003cae:	6818      	ldr	r0, [r3, #0]
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	20000084 	.word	0x20000084

08003cb8 <__libc_init_array>:
 8003cb8:	b570      	push	{r4, r5, r6, lr}
 8003cba:	4d0d      	ldr	r5, [pc, #52]	; (8003cf0 <__libc_init_array+0x38>)
 8003cbc:	4c0d      	ldr	r4, [pc, #52]	; (8003cf4 <__libc_init_array+0x3c>)
 8003cbe:	1b64      	subs	r4, r4, r5
 8003cc0:	10a4      	asrs	r4, r4, #2
 8003cc2:	2600      	movs	r6, #0
 8003cc4:	42a6      	cmp	r6, r4
 8003cc6:	d109      	bne.n	8003cdc <__libc_init_array+0x24>
 8003cc8:	4d0b      	ldr	r5, [pc, #44]	; (8003cf8 <__libc_init_array+0x40>)
 8003cca:	4c0c      	ldr	r4, [pc, #48]	; (8003cfc <__libc_init_array+0x44>)
 8003ccc:	f002 f898 	bl	8005e00 <_init>
 8003cd0:	1b64      	subs	r4, r4, r5
 8003cd2:	10a4      	asrs	r4, r4, #2
 8003cd4:	2600      	movs	r6, #0
 8003cd6:	42a6      	cmp	r6, r4
 8003cd8:	d105      	bne.n	8003ce6 <__libc_init_array+0x2e>
 8003cda:	bd70      	pop	{r4, r5, r6, pc}
 8003cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ce0:	4798      	blx	r3
 8003ce2:	3601      	adds	r6, #1
 8003ce4:	e7ee      	b.n	8003cc4 <__libc_init_array+0xc>
 8003ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003cea:	4798      	blx	r3
 8003cec:	3601      	adds	r6, #1
 8003cee:	e7f2      	b.n	8003cd6 <__libc_init_array+0x1e>
 8003cf0:	0800638c 	.word	0x0800638c
 8003cf4:	0800638c 	.word	0x0800638c
 8003cf8:	0800638c 	.word	0x0800638c
 8003cfc:	08006390 	.word	0x08006390

08003d00 <__retarget_lock_init_recursive>:
 8003d00:	4770      	bx	lr

08003d02 <__retarget_lock_acquire_recursive>:
 8003d02:	4770      	bx	lr

08003d04 <__retarget_lock_release_recursive>:
 8003d04:	4770      	bx	lr

08003d06 <memcpy>:
 8003d06:	440a      	add	r2, r1
 8003d08:	4291      	cmp	r1, r2
 8003d0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8003d0e:	d100      	bne.n	8003d12 <memcpy+0xc>
 8003d10:	4770      	bx	lr
 8003d12:	b510      	push	{r4, lr}
 8003d14:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003d18:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003d1c:	4291      	cmp	r1, r2
 8003d1e:	d1f9      	bne.n	8003d14 <memcpy+0xe>
 8003d20:	bd10      	pop	{r4, pc}

08003d22 <quorem>:
 8003d22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d26:	6903      	ldr	r3, [r0, #16]
 8003d28:	690c      	ldr	r4, [r1, #16]
 8003d2a:	42a3      	cmp	r3, r4
 8003d2c:	4607      	mov	r7, r0
 8003d2e:	db7e      	blt.n	8003e2e <quorem+0x10c>
 8003d30:	3c01      	subs	r4, #1
 8003d32:	f101 0814 	add.w	r8, r1, #20
 8003d36:	f100 0514 	add.w	r5, r0, #20
 8003d3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003d3e:	9301      	str	r3, [sp, #4]
 8003d40:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003d44:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003d48:	3301      	adds	r3, #1
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003d50:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003d54:	fbb2 f6f3 	udiv	r6, r2, r3
 8003d58:	d331      	bcc.n	8003dbe <quorem+0x9c>
 8003d5a:	f04f 0e00 	mov.w	lr, #0
 8003d5e:	4640      	mov	r0, r8
 8003d60:	46ac      	mov	ip, r5
 8003d62:	46f2      	mov	sl, lr
 8003d64:	f850 2b04 	ldr.w	r2, [r0], #4
 8003d68:	b293      	uxth	r3, r2
 8003d6a:	fb06 e303 	mla	r3, r6, r3, lr
 8003d6e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003d72:	0c1a      	lsrs	r2, r3, #16
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	ebaa 0303 	sub.w	r3, sl, r3
 8003d7a:	f8dc a000 	ldr.w	sl, [ip]
 8003d7e:	fa13 f38a 	uxtah	r3, r3, sl
 8003d82:	fb06 220e 	mla	r2, r6, lr, r2
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	9b00      	ldr	r3, [sp, #0]
 8003d8a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003d8e:	b292      	uxth	r2, r2
 8003d90:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003d94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003d98:	f8bd 3000 	ldrh.w	r3, [sp]
 8003d9c:	4581      	cmp	r9, r0
 8003d9e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003da2:	f84c 3b04 	str.w	r3, [ip], #4
 8003da6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003daa:	d2db      	bcs.n	8003d64 <quorem+0x42>
 8003dac:	f855 300b 	ldr.w	r3, [r5, fp]
 8003db0:	b92b      	cbnz	r3, 8003dbe <quorem+0x9c>
 8003db2:	9b01      	ldr	r3, [sp, #4]
 8003db4:	3b04      	subs	r3, #4
 8003db6:	429d      	cmp	r5, r3
 8003db8:	461a      	mov	r2, r3
 8003dba:	d32c      	bcc.n	8003e16 <quorem+0xf4>
 8003dbc:	613c      	str	r4, [r7, #16]
 8003dbe:	4638      	mov	r0, r7
 8003dc0:	f001 f9a8 	bl	8005114 <__mcmp>
 8003dc4:	2800      	cmp	r0, #0
 8003dc6:	db22      	blt.n	8003e0e <quorem+0xec>
 8003dc8:	3601      	adds	r6, #1
 8003dca:	4629      	mov	r1, r5
 8003dcc:	2000      	movs	r0, #0
 8003dce:	f858 2b04 	ldr.w	r2, [r8], #4
 8003dd2:	f8d1 c000 	ldr.w	ip, [r1]
 8003dd6:	b293      	uxth	r3, r2
 8003dd8:	1ac3      	subs	r3, r0, r3
 8003dda:	0c12      	lsrs	r2, r2, #16
 8003ddc:	fa13 f38c 	uxtah	r3, r3, ip
 8003de0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003de4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003dee:	45c1      	cmp	r9, r8
 8003df0:	f841 3b04 	str.w	r3, [r1], #4
 8003df4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003df8:	d2e9      	bcs.n	8003dce <quorem+0xac>
 8003dfa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003dfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e02:	b922      	cbnz	r2, 8003e0e <quorem+0xec>
 8003e04:	3b04      	subs	r3, #4
 8003e06:	429d      	cmp	r5, r3
 8003e08:	461a      	mov	r2, r3
 8003e0a:	d30a      	bcc.n	8003e22 <quorem+0x100>
 8003e0c:	613c      	str	r4, [r7, #16]
 8003e0e:	4630      	mov	r0, r6
 8003e10:	b003      	add	sp, #12
 8003e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e16:	6812      	ldr	r2, [r2, #0]
 8003e18:	3b04      	subs	r3, #4
 8003e1a:	2a00      	cmp	r2, #0
 8003e1c:	d1ce      	bne.n	8003dbc <quorem+0x9a>
 8003e1e:	3c01      	subs	r4, #1
 8003e20:	e7c9      	b.n	8003db6 <quorem+0x94>
 8003e22:	6812      	ldr	r2, [r2, #0]
 8003e24:	3b04      	subs	r3, #4
 8003e26:	2a00      	cmp	r2, #0
 8003e28:	d1f0      	bne.n	8003e0c <quorem+0xea>
 8003e2a:	3c01      	subs	r4, #1
 8003e2c:	e7eb      	b.n	8003e06 <quorem+0xe4>
 8003e2e:	2000      	movs	r0, #0
 8003e30:	e7ee      	b.n	8003e10 <quorem+0xee>
 8003e32:	0000      	movs	r0, r0
 8003e34:	0000      	movs	r0, r0
	...

08003e38 <_dtoa_r>:
 8003e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e3c:	ed2d 8b04 	vpush	{d8-d9}
 8003e40:	69c5      	ldr	r5, [r0, #28]
 8003e42:	b093      	sub	sp, #76	; 0x4c
 8003e44:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003e48:	ec57 6b10 	vmov	r6, r7, d0
 8003e4c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003e50:	9107      	str	r1, [sp, #28]
 8003e52:	4604      	mov	r4, r0
 8003e54:	920a      	str	r2, [sp, #40]	; 0x28
 8003e56:	930d      	str	r3, [sp, #52]	; 0x34
 8003e58:	b975      	cbnz	r5, 8003e78 <_dtoa_r+0x40>
 8003e5a:	2010      	movs	r0, #16
 8003e5c:	f000 fe2a 	bl	8004ab4 <malloc>
 8003e60:	4602      	mov	r2, r0
 8003e62:	61e0      	str	r0, [r4, #28]
 8003e64:	b920      	cbnz	r0, 8003e70 <_dtoa_r+0x38>
 8003e66:	4bae      	ldr	r3, [pc, #696]	; (8004120 <_dtoa_r+0x2e8>)
 8003e68:	21ef      	movs	r1, #239	; 0xef
 8003e6a:	48ae      	ldr	r0, [pc, #696]	; (8004124 <_dtoa_r+0x2ec>)
 8003e6c:	f001 fee0 	bl	8005c30 <__assert_func>
 8003e70:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003e74:	6005      	str	r5, [r0, #0]
 8003e76:	60c5      	str	r5, [r0, #12]
 8003e78:	69e3      	ldr	r3, [r4, #28]
 8003e7a:	6819      	ldr	r1, [r3, #0]
 8003e7c:	b151      	cbz	r1, 8003e94 <_dtoa_r+0x5c>
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	604a      	str	r2, [r1, #4]
 8003e82:	2301      	movs	r3, #1
 8003e84:	4093      	lsls	r3, r2
 8003e86:	608b      	str	r3, [r1, #8]
 8003e88:	4620      	mov	r0, r4
 8003e8a:	f000 ff07 	bl	8004c9c <_Bfree>
 8003e8e:	69e3      	ldr	r3, [r4, #28]
 8003e90:	2200      	movs	r2, #0
 8003e92:	601a      	str	r2, [r3, #0]
 8003e94:	1e3b      	subs	r3, r7, #0
 8003e96:	bfbb      	ittet	lt
 8003e98:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003e9c:	9303      	strlt	r3, [sp, #12]
 8003e9e:	2300      	movge	r3, #0
 8003ea0:	2201      	movlt	r2, #1
 8003ea2:	bfac      	ite	ge
 8003ea4:	f8c8 3000 	strge.w	r3, [r8]
 8003ea8:	f8c8 2000 	strlt.w	r2, [r8]
 8003eac:	4b9e      	ldr	r3, [pc, #632]	; (8004128 <_dtoa_r+0x2f0>)
 8003eae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003eb2:	ea33 0308 	bics.w	r3, r3, r8
 8003eb6:	d11b      	bne.n	8003ef0 <_dtoa_r+0xb8>
 8003eb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003eba:	f242 730f 	movw	r3, #9999	; 0x270f
 8003ebe:	6013      	str	r3, [r2, #0]
 8003ec0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8003ec4:	4333      	orrs	r3, r6
 8003ec6:	f000 8593 	beq.w	80049f0 <_dtoa_r+0xbb8>
 8003eca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ecc:	b963      	cbnz	r3, 8003ee8 <_dtoa_r+0xb0>
 8003ece:	4b97      	ldr	r3, [pc, #604]	; (800412c <_dtoa_r+0x2f4>)
 8003ed0:	e027      	b.n	8003f22 <_dtoa_r+0xea>
 8003ed2:	4b97      	ldr	r3, [pc, #604]	; (8004130 <_dtoa_r+0x2f8>)
 8003ed4:	9300      	str	r3, [sp, #0]
 8003ed6:	3308      	adds	r3, #8
 8003ed8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003eda:	6013      	str	r3, [r2, #0]
 8003edc:	9800      	ldr	r0, [sp, #0]
 8003ede:	b013      	add	sp, #76	; 0x4c
 8003ee0:	ecbd 8b04 	vpop	{d8-d9}
 8003ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ee8:	4b90      	ldr	r3, [pc, #576]	; (800412c <_dtoa_r+0x2f4>)
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	3303      	adds	r3, #3
 8003eee:	e7f3      	b.n	8003ed8 <_dtoa_r+0xa0>
 8003ef0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	ec51 0b17 	vmov	r0, r1, d7
 8003efa:	eeb0 8a47 	vmov.f32	s16, s14
 8003efe:	eef0 8a67 	vmov.f32	s17, s15
 8003f02:	2300      	movs	r3, #0
 8003f04:	f7fc fde0 	bl	8000ac8 <__aeabi_dcmpeq>
 8003f08:	4681      	mov	r9, r0
 8003f0a:	b160      	cbz	r0, 8003f26 <_dtoa_r+0xee>
 8003f0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003f0e:	2301      	movs	r3, #1
 8003f10:	6013      	str	r3, [r2, #0]
 8003f12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 8568 	beq.w	80049ea <_dtoa_r+0xbb2>
 8003f1a:	4b86      	ldr	r3, [pc, #536]	; (8004134 <_dtoa_r+0x2fc>)
 8003f1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003f1e:	6013      	str	r3, [r2, #0]
 8003f20:	3b01      	subs	r3, #1
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	e7da      	b.n	8003edc <_dtoa_r+0xa4>
 8003f26:	aa10      	add	r2, sp, #64	; 0x40
 8003f28:	a911      	add	r1, sp, #68	; 0x44
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	eeb0 0a48 	vmov.f32	s0, s16
 8003f30:	eef0 0a68 	vmov.f32	s1, s17
 8003f34:	f001 f994 	bl	8005260 <__d2b>
 8003f38:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003f3c:	4682      	mov	sl, r0
 8003f3e:	2d00      	cmp	r5, #0
 8003f40:	d07f      	beq.n	8004042 <_dtoa_r+0x20a>
 8003f42:	ee18 3a90 	vmov	r3, s17
 8003f46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f4a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8003f4e:	ec51 0b18 	vmov	r0, r1, d8
 8003f52:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003f56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003f5a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8003f5e:	4619      	mov	r1, r3
 8003f60:	2200      	movs	r2, #0
 8003f62:	4b75      	ldr	r3, [pc, #468]	; (8004138 <_dtoa_r+0x300>)
 8003f64:	f7fc f990 	bl	8000288 <__aeabi_dsub>
 8003f68:	a367      	add	r3, pc, #412	; (adr r3, 8004108 <_dtoa_r+0x2d0>)
 8003f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f6e:	f7fc fb43 	bl	80005f8 <__aeabi_dmul>
 8003f72:	a367      	add	r3, pc, #412	; (adr r3, 8004110 <_dtoa_r+0x2d8>)
 8003f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f78:	f7fc f988 	bl	800028c <__adddf3>
 8003f7c:	4606      	mov	r6, r0
 8003f7e:	4628      	mov	r0, r5
 8003f80:	460f      	mov	r7, r1
 8003f82:	f7fc facf 	bl	8000524 <__aeabi_i2d>
 8003f86:	a364      	add	r3, pc, #400	; (adr r3, 8004118 <_dtoa_r+0x2e0>)
 8003f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f8c:	f7fc fb34 	bl	80005f8 <__aeabi_dmul>
 8003f90:	4602      	mov	r2, r0
 8003f92:	460b      	mov	r3, r1
 8003f94:	4630      	mov	r0, r6
 8003f96:	4639      	mov	r1, r7
 8003f98:	f7fc f978 	bl	800028c <__adddf3>
 8003f9c:	4606      	mov	r6, r0
 8003f9e:	460f      	mov	r7, r1
 8003fa0:	f7fc fdda 	bl	8000b58 <__aeabi_d2iz>
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	4683      	mov	fp, r0
 8003fa8:	2300      	movs	r3, #0
 8003faa:	4630      	mov	r0, r6
 8003fac:	4639      	mov	r1, r7
 8003fae:	f7fc fd95 	bl	8000adc <__aeabi_dcmplt>
 8003fb2:	b148      	cbz	r0, 8003fc8 <_dtoa_r+0x190>
 8003fb4:	4658      	mov	r0, fp
 8003fb6:	f7fc fab5 	bl	8000524 <__aeabi_i2d>
 8003fba:	4632      	mov	r2, r6
 8003fbc:	463b      	mov	r3, r7
 8003fbe:	f7fc fd83 	bl	8000ac8 <__aeabi_dcmpeq>
 8003fc2:	b908      	cbnz	r0, 8003fc8 <_dtoa_r+0x190>
 8003fc4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003fc8:	f1bb 0f16 	cmp.w	fp, #22
 8003fcc:	d857      	bhi.n	800407e <_dtoa_r+0x246>
 8003fce:	4b5b      	ldr	r3, [pc, #364]	; (800413c <_dtoa_r+0x304>)
 8003fd0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8003fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd8:	ec51 0b18 	vmov	r0, r1, d8
 8003fdc:	f7fc fd7e 	bl	8000adc <__aeabi_dcmplt>
 8003fe0:	2800      	cmp	r0, #0
 8003fe2:	d04e      	beq.n	8004082 <_dtoa_r+0x24a>
 8003fe4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003fe8:	2300      	movs	r3, #0
 8003fea:	930c      	str	r3, [sp, #48]	; 0x30
 8003fec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003fee:	1b5b      	subs	r3, r3, r5
 8003ff0:	1e5a      	subs	r2, r3, #1
 8003ff2:	bf45      	ittet	mi
 8003ff4:	f1c3 0301 	rsbmi	r3, r3, #1
 8003ff8:	9305      	strmi	r3, [sp, #20]
 8003ffa:	2300      	movpl	r3, #0
 8003ffc:	2300      	movmi	r3, #0
 8003ffe:	9206      	str	r2, [sp, #24]
 8004000:	bf54      	ite	pl
 8004002:	9305      	strpl	r3, [sp, #20]
 8004004:	9306      	strmi	r3, [sp, #24]
 8004006:	f1bb 0f00 	cmp.w	fp, #0
 800400a:	db3c      	blt.n	8004086 <_dtoa_r+0x24e>
 800400c:	9b06      	ldr	r3, [sp, #24]
 800400e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8004012:	445b      	add	r3, fp
 8004014:	9306      	str	r3, [sp, #24]
 8004016:	2300      	movs	r3, #0
 8004018:	9308      	str	r3, [sp, #32]
 800401a:	9b07      	ldr	r3, [sp, #28]
 800401c:	2b09      	cmp	r3, #9
 800401e:	d868      	bhi.n	80040f2 <_dtoa_r+0x2ba>
 8004020:	2b05      	cmp	r3, #5
 8004022:	bfc4      	itt	gt
 8004024:	3b04      	subgt	r3, #4
 8004026:	9307      	strgt	r3, [sp, #28]
 8004028:	9b07      	ldr	r3, [sp, #28]
 800402a:	f1a3 0302 	sub.w	r3, r3, #2
 800402e:	bfcc      	ite	gt
 8004030:	2500      	movgt	r5, #0
 8004032:	2501      	movle	r5, #1
 8004034:	2b03      	cmp	r3, #3
 8004036:	f200 8085 	bhi.w	8004144 <_dtoa_r+0x30c>
 800403a:	e8df f003 	tbb	[pc, r3]
 800403e:	3b2e      	.short	0x3b2e
 8004040:	5839      	.short	0x5839
 8004042:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004046:	441d      	add	r5, r3
 8004048:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800404c:	2b20      	cmp	r3, #32
 800404e:	bfc1      	itttt	gt
 8004050:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004054:	fa08 f803 	lslgt.w	r8, r8, r3
 8004058:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800405c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8004060:	bfd6      	itet	le
 8004062:	f1c3 0320 	rsble	r3, r3, #32
 8004066:	ea48 0003 	orrgt.w	r0, r8, r3
 800406a:	fa06 f003 	lslle.w	r0, r6, r3
 800406e:	f7fc fa49 	bl	8000504 <__aeabi_ui2d>
 8004072:	2201      	movs	r2, #1
 8004074:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8004078:	3d01      	subs	r5, #1
 800407a:	920e      	str	r2, [sp, #56]	; 0x38
 800407c:	e76f      	b.n	8003f5e <_dtoa_r+0x126>
 800407e:	2301      	movs	r3, #1
 8004080:	e7b3      	b.n	8003fea <_dtoa_r+0x1b2>
 8004082:	900c      	str	r0, [sp, #48]	; 0x30
 8004084:	e7b2      	b.n	8003fec <_dtoa_r+0x1b4>
 8004086:	9b05      	ldr	r3, [sp, #20]
 8004088:	eba3 030b 	sub.w	r3, r3, fp
 800408c:	9305      	str	r3, [sp, #20]
 800408e:	f1cb 0300 	rsb	r3, fp, #0
 8004092:	9308      	str	r3, [sp, #32]
 8004094:	2300      	movs	r3, #0
 8004096:	930b      	str	r3, [sp, #44]	; 0x2c
 8004098:	e7bf      	b.n	800401a <_dtoa_r+0x1e2>
 800409a:	2300      	movs	r3, #0
 800409c:	9309      	str	r3, [sp, #36]	; 0x24
 800409e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	dc52      	bgt.n	800414a <_dtoa_r+0x312>
 80040a4:	2301      	movs	r3, #1
 80040a6:	9301      	str	r3, [sp, #4]
 80040a8:	9304      	str	r3, [sp, #16]
 80040aa:	461a      	mov	r2, r3
 80040ac:	920a      	str	r2, [sp, #40]	; 0x28
 80040ae:	e00b      	b.n	80040c8 <_dtoa_r+0x290>
 80040b0:	2301      	movs	r3, #1
 80040b2:	e7f3      	b.n	800409c <_dtoa_r+0x264>
 80040b4:	2300      	movs	r3, #0
 80040b6:	9309      	str	r3, [sp, #36]	; 0x24
 80040b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040ba:	445b      	add	r3, fp
 80040bc:	9301      	str	r3, [sp, #4]
 80040be:	3301      	adds	r3, #1
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	9304      	str	r3, [sp, #16]
 80040c4:	bfb8      	it	lt
 80040c6:	2301      	movlt	r3, #1
 80040c8:	69e0      	ldr	r0, [r4, #28]
 80040ca:	2100      	movs	r1, #0
 80040cc:	2204      	movs	r2, #4
 80040ce:	f102 0614 	add.w	r6, r2, #20
 80040d2:	429e      	cmp	r6, r3
 80040d4:	d93d      	bls.n	8004152 <_dtoa_r+0x31a>
 80040d6:	6041      	str	r1, [r0, #4]
 80040d8:	4620      	mov	r0, r4
 80040da:	f000 fd9f 	bl	8004c1c <_Balloc>
 80040de:	9000      	str	r0, [sp, #0]
 80040e0:	2800      	cmp	r0, #0
 80040e2:	d139      	bne.n	8004158 <_dtoa_r+0x320>
 80040e4:	4b16      	ldr	r3, [pc, #88]	; (8004140 <_dtoa_r+0x308>)
 80040e6:	4602      	mov	r2, r0
 80040e8:	f240 11af 	movw	r1, #431	; 0x1af
 80040ec:	e6bd      	b.n	8003e6a <_dtoa_r+0x32>
 80040ee:	2301      	movs	r3, #1
 80040f0:	e7e1      	b.n	80040b6 <_dtoa_r+0x27e>
 80040f2:	2501      	movs	r5, #1
 80040f4:	2300      	movs	r3, #0
 80040f6:	9307      	str	r3, [sp, #28]
 80040f8:	9509      	str	r5, [sp, #36]	; 0x24
 80040fa:	f04f 33ff 	mov.w	r3, #4294967295
 80040fe:	9301      	str	r3, [sp, #4]
 8004100:	9304      	str	r3, [sp, #16]
 8004102:	2200      	movs	r2, #0
 8004104:	2312      	movs	r3, #18
 8004106:	e7d1      	b.n	80040ac <_dtoa_r+0x274>
 8004108:	636f4361 	.word	0x636f4361
 800410c:	3fd287a7 	.word	0x3fd287a7
 8004110:	8b60c8b3 	.word	0x8b60c8b3
 8004114:	3fc68a28 	.word	0x3fc68a28
 8004118:	509f79fb 	.word	0x509f79fb
 800411c:	3fd34413 	.word	0x3fd34413
 8004120:	0800605c 	.word	0x0800605c
 8004124:	08006073 	.word	0x08006073
 8004128:	7ff00000 	.word	0x7ff00000
 800412c:	08006058 	.word	0x08006058
 8004130:	0800604f 	.word	0x0800604f
 8004134:	0800602c 	.word	0x0800602c
 8004138:	3ff80000 	.word	0x3ff80000
 800413c:	08006160 	.word	0x08006160
 8004140:	080060cb 	.word	0x080060cb
 8004144:	2301      	movs	r3, #1
 8004146:	9309      	str	r3, [sp, #36]	; 0x24
 8004148:	e7d7      	b.n	80040fa <_dtoa_r+0x2c2>
 800414a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800414c:	9301      	str	r3, [sp, #4]
 800414e:	9304      	str	r3, [sp, #16]
 8004150:	e7ba      	b.n	80040c8 <_dtoa_r+0x290>
 8004152:	3101      	adds	r1, #1
 8004154:	0052      	lsls	r2, r2, #1
 8004156:	e7ba      	b.n	80040ce <_dtoa_r+0x296>
 8004158:	69e3      	ldr	r3, [r4, #28]
 800415a:	9a00      	ldr	r2, [sp, #0]
 800415c:	601a      	str	r2, [r3, #0]
 800415e:	9b04      	ldr	r3, [sp, #16]
 8004160:	2b0e      	cmp	r3, #14
 8004162:	f200 80a8 	bhi.w	80042b6 <_dtoa_r+0x47e>
 8004166:	2d00      	cmp	r5, #0
 8004168:	f000 80a5 	beq.w	80042b6 <_dtoa_r+0x47e>
 800416c:	f1bb 0f00 	cmp.w	fp, #0
 8004170:	dd38      	ble.n	80041e4 <_dtoa_r+0x3ac>
 8004172:	4bc0      	ldr	r3, [pc, #768]	; (8004474 <_dtoa_r+0x63c>)
 8004174:	f00b 020f 	and.w	r2, fp, #15
 8004178:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800417c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8004180:	e9d3 6700 	ldrd	r6, r7, [r3]
 8004184:	ea4f 182b 	mov.w	r8, fp, asr #4
 8004188:	d019      	beq.n	80041be <_dtoa_r+0x386>
 800418a:	4bbb      	ldr	r3, [pc, #748]	; (8004478 <_dtoa_r+0x640>)
 800418c:	ec51 0b18 	vmov	r0, r1, d8
 8004190:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004194:	f7fc fb5a 	bl	800084c <__aeabi_ddiv>
 8004198:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800419c:	f008 080f 	and.w	r8, r8, #15
 80041a0:	2503      	movs	r5, #3
 80041a2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8004478 <_dtoa_r+0x640>
 80041a6:	f1b8 0f00 	cmp.w	r8, #0
 80041aa:	d10a      	bne.n	80041c2 <_dtoa_r+0x38a>
 80041ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041b0:	4632      	mov	r2, r6
 80041b2:	463b      	mov	r3, r7
 80041b4:	f7fc fb4a 	bl	800084c <__aeabi_ddiv>
 80041b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80041bc:	e02b      	b.n	8004216 <_dtoa_r+0x3de>
 80041be:	2502      	movs	r5, #2
 80041c0:	e7ef      	b.n	80041a2 <_dtoa_r+0x36a>
 80041c2:	f018 0f01 	tst.w	r8, #1
 80041c6:	d008      	beq.n	80041da <_dtoa_r+0x3a2>
 80041c8:	4630      	mov	r0, r6
 80041ca:	4639      	mov	r1, r7
 80041cc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80041d0:	f7fc fa12 	bl	80005f8 <__aeabi_dmul>
 80041d4:	3501      	adds	r5, #1
 80041d6:	4606      	mov	r6, r0
 80041d8:	460f      	mov	r7, r1
 80041da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80041de:	f109 0908 	add.w	r9, r9, #8
 80041e2:	e7e0      	b.n	80041a6 <_dtoa_r+0x36e>
 80041e4:	f000 809f 	beq.w	8004326 <_dtoa_r+0x4ee>
 80041e8:	f1cb 0600 	rsb	r6, fp, #0
 80041ec:	4ba1      	ldr	r3, [pc, #644]	; (8004474 <_dtoa_r+0x63c>)
 80041ee:	4fa2      	ldr	r7, [pc, #648]	; (8004478 <_dtoa_r+0x640>)
 80041f0:	f006 020f 	and.w	r2, r6, #15
 80041f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80041f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fc:	ec51 0b18 	vmov	r0, r1, d8
 8004200:	f7fc f9fa 	bl	80005f8 <__aeabi_dmul>
 8004204:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004208:	1136      	asrs	r6, r6, #4
 800420a:	2300      	movs	r3, #0
 800420c:	2502      	movs	r5, #2
 800420e:	2e00      	cmp	r6, #0
 8004210:	d17e      	bne.n	8004310 <_dtoa_r+0x4d8>
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1d0      	bne.n	80041b8 <_dtoa_r+0x380>
 8004216:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004218:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 8084 	beq.w	800432a <_dtoa_r+0x4f2>
 8004222:	4b96      	ldr	r3, [pc, #600]	; (800447c <_dtoa_r+0x644>)
 8004224:	2200      	movs	r2, #0
 8004226:	4640      	mov	r0, r8
 8004228:	4649      	mov	r1, r9
 800422a:	f7fc fc57 	bl	8000adc <__aeabi_dcmplt>
 800422e:	2800      	cmp	r0, #0
 8004230:	d07b      	beq.n	800432a <_dtoa_r+0x4f2>
 8004232:	9b04      	ldr	r3, [sp, #16]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d078      	beq.n	800432a <_dtoa_r+0x4f2>
 8004238:	9b01      	ldr	r3, [sp, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	dd39      	ble.n	80042b2 <_dtoa_r+0x47a>
 800423e:	4b90      	ldr	r3, [pc, #576]	; (8004480 <_dtoa_r+0x648>)
 8004240:	2200      	movs	r2, #0
 8004242:	4640      	mov	r0, r8
 8004244:	4649      	mov	r1, r9
 8004246:	f7fc f9d7 	bl	80005f8 <__aeabi_dmul>
 800424a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800424e:	9e01      	ldr	r6, [sp, #4]
 8004250:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004254:	3501      	adds	r5, #1
 8004256:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800425a:	4628      	mov	r0, r5
 800425c:	f7fc f962 	bl	8000524 <__aeabi_i2d>
 8004260:	4642      	mov	r2, r8
 8004262:	464b      	mov	r3, r9
 8004264:	f7fc f9c8 	bl	80005f8 <__aeabi_dmul>
 8004268:	4b86      	ldr	r3, [pc, #536]	; (8004484 <_dtoa_r+0x64c>)
 800426a:	2200      	movs	r2, #0
 800426c:	f7fc f80e 	bl	800028c <__adddf3>
 8004270:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8004274:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004278:	9303      	str	r3, [sp, #12]
 800427a:	2e00      	cmp	r6, #0
 800427c:	d158      	bne.n	8004330 <_dtoa_r+0x4f8>
 800427e:	4b82      	ldr	r3, [pc, #520]	; (8004488 <_dtoa_r+0x650>)
 8004280:	2200      	movs	r2, #0
 8004282:	4640      	mov	r0, r8
 8004284:	4649      	mov	r1, r9
 8004286:	f7fb ffff 	bl	8000288 <__aeabi_dsub>
 800428a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800428e:	4680      	mov	r8, r0
 8004290:	4689      	mov	r9, r1
 8004292:	f7fc fc41 	bl	8000b18 <__aeabi_dcmpgt>
 8004296:	2800      	cmp	r0, #0
 8004298:	f040 8296 	bne.w	80047c8 <_dtoa_r+0x990>
 800429c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80042a0:	4640      	mov	r0, r8
 80042a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80042a6:	4649      	mov	r1, r9
 80042a8:	f7fc fc18 	bl	8000adc <__aeabi_dcmplt>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	f040 8289 	bne.w	80047c4 <_dtoa_r+0x98c>
 80042b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80042b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f2c0 814e 	blt.w	800455a <_dtoa_r+0x722>
 80042be:	f1bb 0f0e 	cmp.w	fp, #14
 80042c2:	f300 814a 	bgt.w	800455a <_dtoa_r+0x722>
 80042c6:	4b6b      	ldr	r3, [pc, #428]	; (8004474 <_dtoa_r+0x63c>)
 80042c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80042cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80042d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f280 80dc 	bge.w	8004490 <_dtoa_r+0x658>
 80042d8:	9b04      	ldr	r3, [sp, #16]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	f300 80d8 	bgt.w	8004490 <_dtoa_r+0x658>
 80042e0:	f040 826f 	bne.w	80047c2 <_dtoa_r+0x98a>
 80042e4:	4b68      	ldr	r3, [pc, #416]	; (8004488 <_dtoa_r+0x650>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	4640      	mov	r0, r8
 80042ea:	4649      	mov	r1, r9
 80042ec:	f7fc f984 	bl	80005f8 <__aeabi_dmul>
 80042f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80042f4:	f7fc fc06 	bl	8000b04 <__aeabi_dcmpge>
 80042f8:	9e04      	ldr	r6, [sp, #16]
 80042fa:	4637      	mov	r7, r6
 80042fc:	2800      	cmp	r0, #0
 80042fe:	f040 8245 	bne.w	800478c <_dtoa_r+0x954>
 8004302:	9d00      	ldr	r5, [sp, #0]
 8004304:	2331      	movs	r3, #49	; 0x31
 8004306:	f805 3b01 	strb.w	r3, [r5], #1
 800430a:	f10b 0b01 	add.w	fp, fp, #1
 800430e:	e241      	b.n	8004794 <_dtoa_r+0x95c>
 8004310:	07f2      	lsls	r2, r6, #31
 8004312:	d505      	bpl.n	8004320 <_dtoa_r+0x4e8>
 8004314:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004318:	f7fc f96e 	bl	80005f8 <__aeabi_dmul>
 800431c:	3501      	adds	r5, #1
 800431e:	2301      	movs	r3, #1
 8004320:	1076      	asrs	r6, r6, #1
 8004322:	3708      	adds	r7, #8
 8004324:	e773      	b.n	800420e <_dtoa_r+0x3d6>
 8004326:	2502      	movs	r5, #2
 8004328:	e775      	b.n	8004216 <_dtoa_r+0x3de>
 800432a:	9e04      	ldr	r6, [sp, #16]
 800432c:	465f      	mov	r7, fp
 800432e:	e792      	b.n	8004256 <_dtoa_r+0x41e>
 8004330:	9900      	ldr	r1, [sp, #0]
 8004332:	4b50      	ldr	r3, [pc, #320]	; (8004474 <_dtoa_r+0x63c>)
 8004334:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004338:	4431      	add	r1, r6
 800433a:	9102      	str	r1, [sp, #8]
 800433c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800433e:	eeb0 9a47 	vmov.f32	s18, s14
 8004342:	eef0 9a67 	vmov.f32	s19, s15
 8004346:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800434a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800434e:	2900      	cmp	r1, #0
 8004350:	d044      	beq.n	80043dc <_dtoa_r+0x5a4>
 8004352:	494e      	ldr	r1, [pc, #312]	; (800448c <_dtoa_r+0x654>)
 8004354:	2000      	movs	r0, #0
 8004356:	f7fc fa79 	bl	800084c <__aeabi_ddiv>
 800435a:	ec53 2b19 	vmov	r2, r3, d9
 800435e:	f7fb ff93 	bl	8000288 <__aeabi_dsub>
 8004362:	9d00      	ldr	r5, [sp, #0]
 8004364:	ec41 0b19 	vmov	d9, r0, r1
 8004368:	4649      	mov	r1, r9
 800436a:	4640      	mov	r0, r8
 800436c:	f7fc fbf4 	bl	8000b58 <__aeabi_d2iz>
 8004370:	4606      	mov	r6, r0
 8004372:	f7fc f8d7 	bl	8000524 <__aeabi_i2d>
 8004376:	4602      	mov	r2, r0
 8004378:	460b      	mov	r3, r1
 800437a:	4640      	mov	r0, r8
 800437c:	4649      	mov	r1, r9
 800437e:	f7fb ff83 	bl	8000288 <__aeabi_dsub>
 8004382:	3630      	adds	r6, #48	; 0x30
 8004384:	f805 6b01 	strb.w	r6, [r5], #1
 8004388:	ec53 2b19 	vmov	r2, r3, d9
 800438c:	4680      	mov	r8, r0
 800438e:	4689      	mov	r9, r1
 8004390:	f7fc fba4 	bl	8000adc <__aeabi_dcmplt>
 8004394:	2800      	cmp	r0, #0
 8004396:	d164      	bne.n	8004462 <_dtoa_r+0x62a>
 8004398:	4642      	mov	r2, r8
 800439a:	464b      	mov	r3, r9
 800439c:	4937      	ldr	r1, [pc, #220]	; (800447c <_dtoa_r+0x644>)
 800439e:	2000      	movs	r0, #0
 80043a0:	f7fb ff72 	bl	8000288 <__aeabi_dsub>
 80043a4:	ec53 2b19 	vmov	r2, r3, d9
 80043a8:	f7fc fb98 	bl	8000adc <__aeabi_dcmplt>
 80043ac:	2800      	cmp	r0, #0
 80043ae:	f040 80b6 	bne.w	800451e <_dtoa_r+0x6e6>
 80043b2:	9b02      	ldr	r3, [sp, #8]
 80043b4:	429d      	cmp	r5, r3
 80043b6:	f43f af7c 	beq.w	80042b2 <_dtoa_r+0x47a>
 80043ba:	4b31      	ldr	r3, [pc, #196]	; (8004480 <_dtoa_r+0x648>)
 80043bc:	ec51 0b19 	vmov	r0, r1, d9
 80043c0:	2200      	movs	r2, #0
 80043c2:	f7fc f919 	bl	80005f8 <__aeabi_dmul>
 80043c6:	4b2e      	ldr	r3, [pc, #184]	; (8004480 <_dtoa_r+0x648>)
 80043c8:	ec41 0b19 	vmov	d9, r0, r1
 80043cc:	2200      	movs	r2, #0
 80043ce:	4640      	mov	r0, r8
 80043d0:	4649      	mov	r1, r9
 80043d2:	f7fc f911 	bl	80005f8 <__aeabi_dmul>
 80043d6:	4680      	mov	r8, r0
 80043d8:	4689      	mov	r9, r1
 80043da:	e7c5      	b.n	8004368 <_dtoa_r+0x530>
 80043dc:	ec51 0b17 	vmov	r0, r1, d7
 80043e0:	f7fc f90a 	bl	80005f8 <__aeabi_dmul>
 80043e4:	9b02      	ldr	r3, [sp, #8]
 80043e6:	9d00      	ldr	r5, [sp, #0]
 80043e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80043ea:	ec41 0b19 	vmov	d9, r0, r1
 80043ee:	4649      	mov	r1, r9
 80043f0:	4640      	mov	r0, r8
 80043f2:	f7fc fbb1 	bl	8000b58 <__aeabi_d2iz>
 80043f6:	4606      	mov	r6, r0
 80043f8:	f7fc f894 	bl	8000524 <__aeabi_i2d>
 80043fc:	3630      	adds	r6, #48	; 0x30
 80043fe:	4602      	mov	r2, r0
 8004400:	460b      	mov	r3, r1
 8004402:	4640      	mov	r0, r8
 8004404:	4649      	mov	r1, r9
 8004406:	f7fb ff3f 	bl	8000288 <__aeabi_dsub>
 800440a:	f805 6b01 	strb.w	r6, [r5], #1
 800440e:	9b02      	ldr	r3, [sp, #8]
 8004410:	429d      	cmp	r5, r3
 8004412:	4680      	mov	r8, r0
 8004414:	4689      	mov	r9, r1
 8004416:	f04f 0200 	mov.w	r2, #0
 800441a:	d124      	bne.n	8004466 <_dtoa_r+0x62e>
 800441c:	4b1b      	ldr	r3, [pc, #108]	; (800448c <_dtoa_r+0x654>)
 800441e:	ec51 0b19 	vmov	r0, r1, d9
 8004422:	f7fb ff33 	bl	800028c <__adddf3>
 8004426:	4602      	mov	r2, r0
 8004428:	460b      	mov	r3, r1
 800442a:	4640      	mov	r0, r8
 800442c:	4649      	mov	r1, r9
 800442e:	f7fc fb73 	bl	8000b18 <__aeabi_dcmpgt>
 8004432:	2800      	cmp	r0, #0
 8004434:	d173      	bne.n	800451e <_dtoa_r+0x6e6>
 8004436:	ec53 2b19 	vmov	r2, r3, d9
 800443a:	4914      	ldr	r1, [pc, #80]	; (800448c <_dtoa_r+0x654>)
 800443c:	2000      	movs	r0, #0
 800443e:	f7fb ff23 	bl	8000288 <__aeabi_dsub>
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	4640      	mov	r0, r8
 8004448:	4649      	mov	r1, r9
 800444a:	f7fc fb47 	bl	8000adc <__aeabi_dcmplt>
 800444e:	2800      	cmp	r0, #0
 8004450:	f43f af2f 	beq.w	80042b2 <_dtoa_r+0x47a>
 8004454:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004456:	1e6b      	subs	r3, r5, #1
 8004458:	930f      	str	r3, [sp, #60]	; 0x3c
 800445a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800445e:	2b30      	cmp	r3, #48	; 0x30
 8004460:	d0f8      	beq.n	8004454 <_dtoa_r+0x61c>
 8004462:	46bb      	mov	fp, r7
 8004464:	e04a      	b.n	80044fc <_dtoa_r+0x6c4>
 8004466:	4b06      	ldr	r3, [pc, #24]	; (8004480 <_dtoa_r+0x648>)
 8004468:	f7fc f8c6 	bl	80005f8 <__aeabi_dmul>
 800446c:	4680      	mov	r8, r0
 800446e:	4689      	mov	r9, r1
 8004470:	e7bd      	b.n	80043ee <_dtoa_r+0x5b6>
 8004472:	bf00      	nop
 8004474:	08006160 	.word	0x08006160
 8004478:	08006138 	.word	0x08006138
 800447c:	3ff00000 	.word	0x3ff00000
 8004480:	40240000 	.word	0x40240000
 8004484:	401c0000 	.word	0x401c0000
 8004488:	40140000 	.word	0x40140000
 800448c:	3fe00000 	.word	0x3fe00000
 8004490:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004494:	9d00      	ldr	r5, [sp, #0]
 8004496:	4642      	mov	r2, r8
 8004498:	464b      	mov	r3, r9
 800449a:	4630      	mov	r0, r6
 800449c:	4639      	mov	r1, r7
 800449e:	f7fc f9d5 	bl	800084c <__aeabi_ddiv>
 80044a2:	f7fc fb59 	bl	8000b58 <__aeabi_d2iz>
 80044a6:	9001      	str	r0, [sp, #4]
 80044a8:	f7fc f83c 	bl	8000524 <__aeabi_i2d>
 80044ac:	4642      	mov	r2, r8
 80044ae:	464b      	mov	r3, r9
 80044b0:	f7fc f8a2 	bl	80005f8 <__aeabi_dmul>
 80044b4:	4602      	mov	r2, r0
 80044b6:	460b      	mov	r3, r1
 80044b8:	4630      	mov	r0, r6
 80044ba:	4639      	mov	r1, r7
 80044bc:	f7fb fee4 	bl	8000288 <__aeabi_dsub>
 80044c0:	9e01      	ldr	r6, [sp, #4]
 80044c2:	9f04      	ldr	r7, [sp, #16]
 80044c4:	3630      	adds	r6, #48	; 0x30
 80044c6:	f805 6b01 	strb.w	r6, [r5], #1
 80044ca:	9e00      	ldr	r6, [sp, #0]
 80044cc:	1bae      	subs	r6, r5, r6
 80044ce:	42b7      	cmp	r7, r6
 80044d0:	4602      	mov	r2, r0
 80044d2:	460b      	mov	r3, r1
 80044d4:	d134      	bne.n	8004540 <_dtoa_r+0x708>
 80044d6:	f7fb fed9 	bl	800028c <__adddf3>
 80044da:	4642      	mov	r2, r8
 80044dc:	464b      	mov	r3, r9
 80044de:	4606      	mov	r6, r0
 80044e0:	460f      	mov	r7, r1
 80044e2:	f7fc fb19 	bl	8000b18 <__aeabi_dcmpgt>
 80044e6:	b9c8      	cbnz	r0, 800451c <_dtoa_r+0x6e4>
 80044e8:	4642      	mov	r2, r8
 80044ea:	464b      	mov	r3, r9
 80044ec:	4630      	mov	r0, r6
 80044ee:	4639      	mov	r1, r7
 80044f0:	f7fc faea 	bl	8000ac8 <__aeabi_dcmpeq>
 80044f4:	b110      	cbz	r0, 80044fc <_dtoa_r+0x6c4>
 80044f6:	9b01      	ldr	r3, [sp, #4]
 80044f8:	07db      	lsls	r3, r3, #31
 80044fa:	d40f      	bmi.n	800451c <_dtoa_r+0x6e4>
 80044fc:	4651      	mov	r1, sl
 80044fe:	4620      	mov	r0, r4
 8004500:	f000 fbcc 	bl	8004c9c <_Bfree>
 8004504:	2300      	movs	r3, #0
 8004506:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004508:	702b      	strb	r3, [r5, #0]
 800450a:	f10b 0301 	add.w	r3, fp, #1
 800450e:	6013      	str	r3, [r2, #0]
 8004510:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004512:	2b00      	cmp	r3, #0
 8004514:	f43f ace2 	beq.w	8003edc <_dtoa_r+0xa4>
 8004518:	601d      	str	r5, [r3, #0]
 800451a:	e4df      	b.n	8003edc <_dtoa_r+0xa4>
 800451c:	465f      	mov	r7, fp
 800451e:	462b      	mov	r3, r5
 8004520:	461d      	mov	r5, r3
 8004522:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004526:	2a39      	cmp	r2, #57	; 0x39
 8004528:	d106      	bne.n	8004538 <_dtoa_r+0x700>
 800452a:	9a00      	ldr	r2, [sp, #0]
 800452c:	429a      	cmp	r2, r3
 800452e:	d1f7      	bne.n	8004520 <_dtoa_r+0x6e8>
 8004530:	9900      	ldr	r1, [sp, #0]
 8004532:	2230      	movs	r2, #48	; 0x30
 8004534:	3701      	adds	r7, #1
 8004536:	700a      	strb	r2, [r1, #0]
 8004538:	781a      	ldrb	r2, [r3, #0]
 800453a:	3201      	adds	r2, #1
 800453c:	701a      	strb	r2, [r3, #0]
 800453e:	e790      	b.n	8004462 <_dtoa_r+0x62a>
 8004540:	4ba3      	ldr	r3, [pc, #652]	; (80047d0 <_dtoa_r+0x998>)
 8004542:	2200      	movs	r2, #0
 8004544:	f7fc f858 	bl	80005f8 <__aeabi_dmul>
 8004548:	2200      	movs	r2, #0
 800454a:	2300      	movs	r3, #0
 800454c:	4606      	mov	r6, r0
 800454e:	460f      	mov	r7, r1
 8004550:	f7fc faba 	bl	8000ac8 <__aeabi_dcmpeq>
 8004554:	2800      	cmp	r0, #0
 8004556:	d09e      	beq.n	8004496 <_dtoa_r+0x65e>
 8004558:	e7d0      	b.n	80044fc <_dtoa_r+0x6c4>
 800455a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800455c:	2a00      	cmp	r2, #0
 800455e:	f000 80ca 	beq.w	80046f6 <_dtoa_r+0x8be>
 8004562:	9a07      	ldr	r2, [sp, #28]
 8004564:	2a01      	cmp	r2, #1
 8004566:	f300 80ad 	bgt.w	80046c4 <_dtoa_r+0x88c>
 800456a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800456c:	2a00      	cmp	r2, #0
 800456e:	f000 80a5 	beq.w	80046bc <_dtoa_r+0x884>
 8004572:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004576:	9e08      	ldr	r6, [sp, #32]
 8004578:	9d05      	ldr	r5, [sp, #20]
 800457a:	9a05      	ldr	r2, [sp, #20]
 800457c:	441a      	add	r2, r3
 800457e:	9205      	str	r2, [sp, #20]
 8004580:	9a06      	ldr	r2, [sp, #24]
 8004582:	2101      	movs	r1, #1
 8004584:	441a      	add	r2, r3
 8004586:	4620      	mov	r0, r4
 8004588:	9206      	str	r2, [sp, #24]
 800458a:	f000 fc3d 	bl	8004e08 <__i2b>
 800458e:	4607      	mov	r7, r0
 8004590:	b165      	cbz	r5, 80045ac <_dtoa_r+0x774>
 8004592:	9b06      	ldr	r3, [sp, #24]
 8004594:	2b00      	cmp	r3, #0
 8004596:	dd09      	ble.n	80045ac <_dtoa_r+0x774>
 8004598:	42ab      	cmp	r3, r5
 800459a:	9a05      	ldr	r2, [sp, #20]
 800459c:	bfa8      	it	ge
 800459e:	462b      	movge	r3, r5
 80045a0:	1ad2      	subs	r2, r2, r3
 80045a2:	9205      	str	r2, [sp, #20]
 80045a4:	9a06      	ldr	r2, [sp, #24]
 80045a6:	1aed      	subs	r5, r5, r3
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	9306      	str	r3, [sp, #24]
 80045ac:	9b08      	ldr	r3, [sp, #32]
 80045ae:	b1f3      	cbz	r3, 80045ee <_dtoa_r+0x7b6>
 80045b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	f000 80a3 	beq.w	80046fe <_dtoa_r+0x8c6>
 80045b8:	2e00      	cmp	r6, #0
 80045ba:	dd10      	ble.n	80045de <_dtoa_r+0x7a6>
 80045bc:	4639      	mov	r1, r7
 80045be:	4632      	mov	r2, r6
 80045c0:	4620      	mov	r0, r4
 80045c2:	f000 fce1 	bl	8004f88 <__pow5mult>
 80045c6:	4652      	mov	r2, sl
 80045c8:	4601      	mov	r1, r0
 80045ca:	4607      	mov	r7, r0
 80045cc:	4620      	mov	r0, r4
 80045ce:	f000 fc31 	bl	8004e34 <__multiply>
 80045d2:	4651      	mov	r1, sl
 80045d4:	4680      	mov	r8, r0
 80045d6:	4620      	mov	r0, r4
 80045d8:	f000 fb60 	bl	8004c9c <_Bfree>
 80045dc:	46c2      	mov	sl, r8
 80045de:	9b08      	ldr	r3, [sp, #32]
 80045e0:	1b9a      	subs	r2, r3, r6
 80045e2:	d004      	beq.n	80045ee <_dtoa_r+0x7b6>
 80045e4:	4651      	mov	r1, sl
 80045e6:	4620      	mov	r0, r4
 80045e8:	f000 fcce 	bl	8004f88 <__pow5mult>
 80045ec:	4682      	mov	sl, r0
 80045ee:	2101      	movs	r1, #1
 80045f0:	4620      	mov	r0, r4
 80045f2:	f000 fc09 	bl	8004e08 <__i2b>
 80045f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	4606      	mov	r6, r0
 80045fc:	f340 8081 	ble.w	8004702 <_dtoa_r+0x8ca>
 8004600:	461a      	mov	r2, r3
 8004602:	4601      	mov	r1, r0
 8004604:	4620      	mov	r0, r4
 8004606:	f000 fcbf 	bl	8004f88 <__pow5mult>
 800460a:	9b07      	ldr	r3, [sp, #28]
 800460c:	2b01      	cmp	r3, #1
 800460e:	4606      	mov	r6, r0
 8004610:	dd7a      	ble.n	8004708 <_dtoa_r+0x8d0>
 8004612:	f04f 0800 	mov.w	r8, #0
 8004616:	6933      	ldr	r3, [r6, #16]
 8004618:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800461c:	6918      	ldr	r0, [r3, #16]
 800461e:	f000 fba5 	bl	8004d6c <__hi0bits>
 8004622:	f1c0 0020 	rsb	r0, r0, #32
 8004626:	9b06      	ldr	r3, [sp, #24]
 8004628:	4418      	add	r0, r3
 800462a:	f010 001f 	ands.w	r0, r0, #31
 800462e:	f000 8094 	beq.w	800475a <_dtoa_r+0x922>
 8004632:	f1c0 0320 	rsb	r3, r0, #32
 8004636:	2b04      	cmp	r3, #4
 8004638:	f340 8085 	ble.w	8004746 <_dtoa_r+0x90e>
 800463c:	9b05      	ldr	r3, [sp, #20]
 800463e:	f1c0 001c 	rsb	r0, r0, #28
 8004642:	4403      	add	r3, r0
 8004644:	9305      	str	r3, [sp, #20]
 8004646:	9b06      	ldr	r3, [sp, #24]
 8004648:	4403      	add	r3, r0
 800464a:	4405      	add	r5, r0
 800464c:	9306      	str	r3, [sp, #24]
 800464e:	9b05      	ldr	r3, [sp, #20]
 8004650:	2b00      	cmp	r3, #0
 8004652:	dd05      	ble.n	8004660 <_dtoa_r+0x828>
 8004654:	4651      	mov	r1, sl
 8004656:	461a      	mov	r2, r3
 8004658:	4620      	mov	r0, r4
 800465a:	f000 fcef 	bl	800503c <__lshift>
 800465e:	4682      	mov	sl, r0
 8004660:	9b06      	ldr	r3, [sp, #24]
 8004662:	2b00      	cmp	r3, #0
 8004664:	dd05      	ble.n	8004672 <_dtoa_r+0x83a>
 8004666:	4631      	mov	r1, r6
 8004668:	461a      	mov	r2, r3
 800466a:	4620      	mov	r0, r4
 800466c:	f000 fce6 	bl	800503c <__lshift>
 8004670:	4606      	mov	r6, r0
 8004672:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004674:	2b00      	cmp	r3, #0
 8004676:	d072      	beq.n	800475e <_dtoa_r+0x926>
 8004678:	4631      	mov	r1, r6
 800467a:	4650      	mov	r0, sl
 800467c:	f000 fd4a 	bl	8005114 <__mcmp>
 8004680:	2800      	cmp	r0, #0
 8004682:	da6c      	bge.n	800475e <_dtoa_r+0x926>
 8004684:	2300      	movs	r3, #0
 8004686:	4651      	mov	r1, sl
 8004688:	220a      	movs	r2, #10
 800468a:	4620      	mov	r0, r4
 800468c:	f000 fb28 	bl	8004ce0 <__multadd>
 8004690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004692:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004696:	4682      	mov	sl, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	f000 81b0 	beq.w	80049fe <_dtoa_r+0xbc6>
 800469e:	2300      	movs	r3, #0
 80046a0:	4639      	mov	r1, r7
 80046a2:	220a      	movs	r2, #10
 80046a4:	4620      	mov	r0, r4
 80046a6:	f000 fb1b 	bl	8004ce0 <__multadd>
 80046aa:	9b01      	ldr	r3, [sp, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	4607      	mov	r7, r0
 80046b0:	f300 8096 	bgt.w	80047e0 <_dtoa_r+0x9a8>
 80046b4:	9b07      	ldr	r3, [sp, #28]
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	dc59      	bgt.n	800476e <_dtoa_r+0x936>
 80046ba:	e091      	b.n	80047e0 <_dtoa_r+0x9a8>
 80046bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80046be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80046c2:	e758      	b.n	8004576 <_dtoa_r+0x73e>
 80046c4:	9b04      	ldr	r3, [sp, #16]
 80046c6:	1e5e      	subs	r6, r3, #1
 80046c8:	9b08      	ldr	r3, [sp, #32]
 80046ca:	42b3      	cmp	r3, r6
 80046cc:	bfbf      	itttt	lt
 80046ce:	9b08      	ldrlt	r3, [sp, #32]
 80046d0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80046d2:	9608      	strlt	r6, [sp, #32]
 80046d4:	1af3      	sublt	r3, r6, r3
 80046d6:	bfb4      	ite	lt
 80046d8:	18d2      	addlt	r2, r2, r3
 80046da:	1b9e      	subge	r6, r3, r6
 80046dc:	9b04      	ldr	r3, [sp, #16]
 80046de:	bfbc      	itt	lt
 80046e0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80046e2:	2600      	movlt	r6, #0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	bfb7      	itett	lt
 80046e8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80046ec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80046f0:	1a9d      	sublt	r5, r3, r2
 80046f2:	2300      	movlt	r3, #0
 80046f4:	e741      	b.n	800457a <_dtoa_r+0x742>
 80046f6:	9e08      	ldr	r6, [sp, #32]
 80046f8:	9d05      	ldr	r5, [sp, #20]
 80046fa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80046fc:	e748      	b.n	8004590 <_dtoa_r+0x758>
 80046fe:	9a08      	ldr	r2, [sp, #32]
 8004700:	e770      	b.n	80045e4 <_dtoa_r+0x7ac>
 8004702:	9b07      	ldr	r3, [sp, #28]
 8004704:	2b01      	cmp	r3, #1
 8004706:	dc19      	bgt.n	800473c <_dtoa_r+0x904>
 8004708:	9b02      	ldr	r3, [sp, #8]
 800470a:	b9bb      	cbnz	r3, 800473c <_dtoa_r+0x904>
 800470c:	9b03      	ldr	r3, [sp, #12]
 800470e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004712:	b99b      	cbnz	r3, 800473c <_dtoa_r+0x904>
 8004714:	9b03      	ldr	r3, [sp, #12]
 8004716:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800471a:	0d1b      	lsrs	r3, r3, #20
 800471c:	051b      	lsls	r3, r3, #20
 800471e:	b183      	cbz	r3, 8004742 <_dtoa_r+0x90a>
 8004720:	9b05      	ldr	r3, [sp, #20]
 8004722:	3301      	adds	r3, #1
 8004724:	9305      	str	r3, [sp, #20]
 8004726:	9b06      	ldr	r3, [sp, #24]
 8004728:	3301      	adds	r3, #1
 800472a:	9306      	str	r3, [sp, #24]
 800472c:	f04f 0801 	mov.w	r8, #1
 8004730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004732:	2b00      	cmp	r3, #0
 8004734:	f47f af6f 	bne.w	8004616 <_dtoa_r+0x7de>
 8004738:	2001      	movs	r0, #1
 800473a:	e774      	b.n	8004626 <_dtoa_r+0x7ee>
 800473c:	f04f 0800 	mov.w	r8, #0
 8004740:	e7f6      	b.n	8004730 <_dtoa_r+0x8f8>
 8004742:	4698      	mov	r8, r3
 8004744:	e7f4      	b.n	8004730 <_dtoa_r+0x8f8>
 8004746:	d082      	beq.n	800464e <_dtoa_r+0x816>
 8004748:	9a05      	ldr	r2, [sp, #20]
 800474a:	331c      	adds	r3, #28
 800474c:	441a      	add	r2, r3
 800474e:	9205      	str	r2, [sp, #20]
 8004750:	9a06      	ldr	r2, [sp, #24]
 8004752:	441a      	add	r2, r3
 8004754:	441d      	add	r5, r3
 8004756:	9206      	str	r2, [sp, #24]
 8004758:	e779      	b.n	800464e <_dtoa_r+0x816>
 800475a:	4603      	mov	r3, r0
 800475c:	e7f4      	b.n	8004748 <_dtoa_r+0x910>
 800475e:	9b04      	ldr	r3, [sp, #16]
 8004760:	2b00      	cmp	r3, #0
 8004762:	dc37      	bgt.n	80047d4 <_dtoa_r+0x99c>
 8004764:	9b07      	ldr	r3, [sp, #28]
 8004766:	2b02      	cmp	r3, #2
 8004768:	dd34      	ble.n	80047d4 <_dtoa_r+0x99c>
 800476a:	9b04      	ldr	r3, [sp, #16]
 800476c:	9301      	str	r3, [sp, #4]
 800476e:	9b01      	ldr	r3, [sp, #4]
 8004770:	b963      	cbnz	r3, 800478c <_dtoa_r+0x954>
 8004772:	4631      	mov	r1, r6
 8004774:	2205      	movs	r2, #5
 8004776:	4620      	mov	r0, r4
 8004778:	f000 fab2 	bl	8004ce0 <__multadd>
 800477c:	4601      	mov	r1, r0
 800477e:	4606      	mov	r6, r0
 8004780:	4650      	mov	r0, sl
 8004782:	f000 fcc7 	bl	8005114 <__mcmp>
 8004786:	2800      	cmp	r0, #0
 8004788:	f73f adbb 	bgt.w	8004302 <_dtoa_r+0x4ca>
 800478c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800478e:	9d00      	ldr	r5, [sp, #0]
 8004790:	ea6f 0b03 	mvn.w	fp, r3
 8004794:	f04f 0800 	mov.w	r8, #0
 8004798:	4631      	mov	r1, r6
 800479a:	4620      	mov	r0, r4
 800479c:	f000 fa7e 	bl	8004c9c <_Bfree>
 80047a0:	2f00      	cmp	r7, #0
 80047a2:	f43f aeab 	beq.w	80044fc <_dtoa_r+0x6c4>
 80047a6:	f1b8 0f00 	cmp.w	r8, #0
 80047aa:	d005      	beq.n	80047b8 <_dtoa_r+0x980>
 80047ac:	45b8      	cmp	r8, r7
 80047ae:	d003      	beq.n	80047b8 <_dtoa_r+0x980>
 80047b0:	4641      	mov	r1, r8
 80047b2:	4620      	mov	r0, r4
 80047b4:	f000 fa72 	bl	8004c9c <_Bfree>
 80047b8:	4639      	mov	r1, r7
 80047ba:	4620      	mov	r0, r4
 80047bc:	f000 fa6e 	bl	8004c9c <_Bfree>
 80047c0:	e69c      	b.n	80044fc <_dtoa_r+0x6c4>
 80047c2:	2600      	movs	r6, #0
 80047c4:	4637      	mov	r7, r6
 80047c6:	e7e1      	b.n	800478c <_dtoa_r+0x954>
 80047c8:	46bb      	mov	fp, r7
 80047ca:	4637      	mov	r7, r6
 80047cc:	e599      	b.n	8004302 <_dtoa_r+0x4ca>
 80047ce:	bf00      	nop
 80047d0:	40240000 	.word	0x40240000
 80047d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	f000 80c8 	beq.w	800496c <_dtoa_r+0xb34>
 80047dc:	9b04      	ldr	r3, [sp, #16]
 80047de:	9301      	str	r3, [sp, #4]
 80047e0:	2d00      	cmp	r5, #0
 80047e2:	dd05      	ble.n	80047f0 <_dtoa_r+0x9b8>
 80047e4:	4639      	mov	r1, r7
 80047e6:	462a      	mov	r2, r5
 80047e8:	4620      	mov	r0, r4
 80047ea:	f000 fc27 	bl	800503c <__lshift>
 80047ee:	4607      	mov	r7, r0
 80047f0:	f1b8 0f00 	cmp.w	r8, #0
 80047f4:	d05b      	beq.n	80048ae <_dtoa_r+0xa76>
 80047f6:	6879      	ldr	r1, [r7, #4]
 80047f8:	4620      	mov	r0, r4
 80047fa:	f000 fa0f 	bl	8004c1c <_Balloc>
 80047fe:	4605      	mov	r5, r0
 8004800:	b928      	cbnz	r0, 800480e <_dtoa_r+0x9d6>
 8004802:	4b83      	ldr	r3, [pc, #524]	; (8004a10 <_dtoa_r+0xbd8>)
 8004804:	4602      	mov	r2, r0
 8004806:	f240 21ef 	movw	r1, #751	; 0x2ef
 800480a:	f7ff bb2e 	b.w	8003e6a <_dtoa_r+0x32>
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	3202      	adds	r2, #2
 8004812:	0092      	lsls	r2, r2, #2
 8004814:	f107 010c 	add.w	r1, r7, #12
 8004818:	300c      	adds	r0, #12
 800481a:	f7ff fa74 	bl	8003d06 <memcpy>
 800481e:	2201      	movs	r2, #1
 8004820:	4629      	mov	r1, r5
 8004822:	4620      	mov	r0, r4
 8004824:	f000 fc0a 	bl	800503c <__lshift>
 8004828:	9b00      	ldr	r3, [sp, #0]
 800482a:	3301      	adds	r3, #1
 800482c:	9304      	str	r3, [sp, #16]
 800482e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004832:	4413      	add	r3, r2
 8004834:	9308      	str	r3, [sp, #32]
 8004836:	9b02      	ldr	r3, [sp, #8]
 8004838:	f003 0301 	and.w	r3, r3, #1
 800483c:	46b8      	mov	r8, r7
 800483e:	9306      	str	r3, [sp, #24]
 8004840:	4607      	mov	r7, r0
 8004842:	9b04      	ldr	r3, [sp, #16]
 8004844:	4631      	mov	r1, r6
 8004846:	3b01      	subs	r3, #1
 8004848:	4650      	mov	r0, sl
 800484a:	9301      	str	r3, [sp, #4]
 800484c:	f7ff fa69 	bl	8003d22 <quorem>
 8004850:	4641      	mov	r1, r8
 8004852:	9002      	str	r0, [sp, #8]
 8004854:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004858:	4650      	mov	r0, sl
 800485a:	f000 fc5b 	bl	8005114 <__mcmp>
 800485e:	463a      	mov	r2, r7
 8004860:	9005      	str	r0, [sp, #20]
 8004862:	4631      	mov	r1, r6
 8004864:	4620      	mov	r0, r4
 8004866:	f000 fc71 	bl	800514c <__mdiff>
 800486a:	68c2      	ldr	r2, [r0, #12]
 800486c:	4605      	mov	r5, r0
 800486e:	bb02      	cbnz	r2, 80048b2 <_dtoa_r+0xa7a>
 8004870:	4601      	mov	r1, r0
 8004872:	4650      	mov	r0, sl
 8004874:	f000 fc4e 	bl	8005114 <__mcmp>
 8004878:	4602      	mov	r2, r0
 800487a:	4629      	mov	r1, r5
 800487c:	4620      	mov	r0, r4
 800487e:	9209      	str	r2, [sp, #36]	; 0x24
 8004880:	f000 fa0c 	bl	8004c9c <_Bfree>
 8004884:	9b07      	ldr	r3, [sp, #28]
 8004886:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004888:	9d04      	ldr	r5, [sp, #16]
 800488a:	ea43 0102 	orr.w	r1, r3, r2
 800488e:	9b06      	ldr	r3, [sp, #24]
 8004890:	4319      	orrs	r1, r3
 8004892:	d110      	bne.n	80048b6 <_dtoa_r+0xa7e>
 8004894:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004898:	d029      	beq.n	80048ee <_dtoa_r+0xab6>
 800489a:	9b05      	ldr	r3, [sp, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	dd02      	ble.n	80048a6 <_dtoa_r+0xa6e>
 80048a0:	9b02      	ldr	r3, [sp, #8]
 80048a2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80048a6:	9b01      	ldr	r3, [sp, #4]
 80048a8:	f883 9000 	strb.w	r9, [r3]
 80048ac:	e774      	b.n	8004798 <_dtoa_r+0x960>
 80048ae:	4638      	mov	r0, r7
 80048b0:	e7ba      	b.n	8004828 <_dtoa_r+0x9f0>
 80048b2:	2201      	movs	r2, #1
 80048b4:	e7e1      	b.n	800487a <_dtoa_r+0xa42>
 80048b6:	9b05      	ldr	r3, [sp, #20]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	db04      	blt.n	80048c6 <_dtoa_r+0xa8e>
 80048bc:	9907      	ldr	r1, [sp, #28]
 80048be:	430b      	orrs	r3, r1
 80048c0:	9906      	ldr	r1, [sp, #24]
 80048c2:	430b      	orrs	r3, r1
 80048c4:	d120      	bne.n	8004908 <_dtoa_r+0xad0>
 80048c6:	2a00      	cmp	r2, #0
 80048c8:	dded      	ble.n	80048a6 <_dtoa_r+0xa6e>
 80048ca:	4651      	mov	r1, sl
 80048cc:	2201      	movs	r2, #1
 80048ce:	4620      	mov	r0, r4
 80048d0:	f000 fbb4 	bl	800503c <__lshift>
 80048d4:	4631      	mov	r1, r6
 80048d6:	4682      	mov	sl, r0
 80048d8:	f000 fc1c 	bl	8005114 <__mcmp>
 80048dc:	2800      	cmp	r0, #0
 80048de:	dc03      	bgt.n	80048e8 <_dtoa_r+0xab0>
 80048e0:	d1e1      	bne.n	80048a6 <_dtoa_r+0xa6e>
 80048e2:	f019 0f01 	tst.w	r9, #1
 80048e6:	d0de      	beq.n	80048a6 <_dtoa_r+0xa6e>
 80048e8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80048ec:	d1d8      	bne.n	80048a0 <_dtoa_r+0xa68>
 80048ee:	9a01      	ldr	r2, [sp, #4]
 80048f0:	2339      	movs	r3, #57	; 0x39
 80048f2:	7013      	strb	r3, [r2, #0]
 80048f4:	462b      	mov	r3, r5
 80048f6:	461d      	mov	r5, r3
 80048f8:	3b01      	subs	r3, #1
 80048fa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80048fe:	2a39      	cmp	r2, #57	; 0x39
 8004900:	d06c      	beq.n	80049dc <_dtoa_r+0xba4>
 8004902:	3201      	adds	r2, #1
 8004904:	701a      	strb	r2, [r3, #0]
 8004906:	e747      	b.n	8004798 <_dtoa_r+0x960>
 8004908:	2a00      	cmp	r2, #0
 800490a:	dd07      	ble.n	800491c <_dtoa_r+0xae4>
 800490c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004910:	d0ed      	beq.n	80048ee <_dtoa_r+0xab6>
 8004912:	9a01      	ldr	r2, [sp, #4]
 8004914:	f109 0301 	add.w	r3, r9, #1
 8004918:	7013      	strb	r3, [r2, #0]
 800491a:	e73d      	b.n	8004798 <_dtoa_r+0x960>
 800491c:	9b04      	ldr	r3, [sp, #16]
 800491e:	9a08      	ldr	r2, [sp, #32]
 8004920:	f803 9c01 	strb.w	r9, [r3, #-1]
 8004924:	4293      	cmp	r3, r2
 8004926:	d043      	beq.n	80049b0 <_dtoa_r+0xb78>
 8004928:	4651      	mov	r1, sl
 800492a:	2300      	movs	r3, #0
 800492c:	220a      	movs	r2, #10
 800492e:	4620      	mov	r0, r4
 8004930:	f000 f9d6 	bl	8004ce0 <__multadd>
 8004934:	45b8      	cmp	r8, r7
 8004936:	4682      	mov	sl, r0
 8004938:	f04f 0300 	mov.w	r3, #0
 800493c:	f04f 020a 	mov.w	r2, #10
 8004940:	4641      	mov	r1, r8
 8004942:	4620      	mov	r0, r4
 8004944:	d107      	bne.n	8004956 <_dtoa_r+0xb1e>
 8004946:	f000 f9cb 	bl	8004ce0 <__multadd>
 800494a:	4680      	mov	r8, r0
 800494c:	4607      	mov	r7, r0
 800494e:	9b04      	ldr	r3, [sp, #16]
 8004950:	3301      	adds	r3, #1
 8004952:	9304      	str	r3, [sp, #16]
 8004954:	e775      	b.n	8004842 <_dtoa_r+0xa0a>
 8004956:	f000 f9c3 	bl	8004ce0 <__multadd>
 800495a:	4639      	mov	r1, r7
 800495c:	4680      	mov	r8, r0
 800495e:	2300      	movs	r3, #0
 8004960:	220a      	movs	r2, #10
 8004962:	4620      	mov	r0, r4
 8004964:	f000 f9bc 	bl	8004ce0 <__multadd>
 8004968:	4607      	mov	r7, r0
 800496a:	e7f0      	b.n	800494e <_dtoa_r+0xb16>
 800496c:	9b04      	ldr	r3, [sp, #16]
 800496e:	9301      	str	r3, [sp, #4]
 8004970:	9d00      	ldr	r5, [sp, #0]
 8004972:	4631      	mov	r1, r6
 8004974:	4650      	mov	r0, sl
 8004976:	f7ff f9d4 	bl	8003d22 <quorem>
 800497a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800497e:	9b00      	ldr	r3, [sp, #0]
 8004980:	f805 9b01 	strb.w	r9, [r5], #1
 8004984:	1aea      	subs	r2, r5, r3
 8004986:	9b01      	ldr	r3, [sp, #4]
 8004988:	4293      	cmp	r3, r2
 800498a:	dd07      	ble.n	800499c <_dtoa_r+0xb64>
 800498c:	4651      	mov	r1, sl
 800498e:	2300      	movs	r3, #0
 8004990:	220a      	movs	r2, #10
 8004992:	4620      	mov	r0, r4
 8004994:	f000 f9a4 	bl	8004ce0 <__multadd>
 8004998:	4682      	mov	sl, r0
 800499a:	e7ea      	b.n	8004972 <_dtoa_r+0xb3a>
 800499c:	9b01      	ldr	r3, [sp, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	bfc8      	it	gt
 80049a2:	461d      	movgt	r5, r3
 80049a4:	9b00      	ldr	r3, [sp, #0]
 80049a6:	bfd8      	it	le
 80049a8:	2501      	movle	r5, #1
 80049aa:	441d      	add	r5, r3
 80049ac:	f04f 0800 	mov.w	r8, #0
 80049b0:	4651      	mov	r1, sl
 80049b2:	2201      	movs	r2, #1
 80049b4:	4620      	mov	r0, r4
 80049b6:	f000 fb41 	bl	800503c <__lshift>
 80049ba:	4631      	mov	r1, r6
 80049bc:	4682      	mov	sl, r0
 80049be:	f000 fba9 	bl	8005114 <__mcmp>
 80049c2:	2800      	cmp	r0, #0
 80049c4:	dc96      	bgt.n	80048f4 <_dtoa_r+0xabc>
 80049c6:	d102      	bne.n	80049ce <_dtoa_r+0xb96>
 80049c8:	f019 0f01 	tst.w	r9, #1
 80049cc:	d192      	bne.n	80048f4 <_dtoa_r+0xabc>
 80049ce:	462b      	mov	r3, r5
 80049d0:	461d      	mov	r5, r3
 80049d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80049d6:	2a30      	cmp	r2, #48	; 0x30
 80049d8:	d0fa      	beq.n	80049d0 <_dtoa_r+0xb98>
 80049da:	e6dd      	b.n	8004798 <_dtoa_r+0x960>
 80049dc:	9a00      	ldr	r2, [sp, #0]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d189      	bne.n	80048f6 <_dtoa_r+0xabe>
 80049e2:	f10b 0b01 	add.w	fp, fp, #1
 80049e6:	2331      	movs	r3, #49	; 0x31
 80049e8:	e796      	b.n	8004918 <_dtoa_r+0xae0>
 80049ea:	4b0a      	ldr	r3, [pc, #40]	; (8004a14 <_dtoa_r+0xbdc>)
 80049ec:	f7ff ba99 	b.w	8003f22 <_dtoa_r+0xea>
 80049f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	f47f aa6d 	bne.w	8003ed2 <_dtoa_r+0x9a>
 80049f8:	4b07      	ldr	r3, [pc, #28]	; (8004a18 <_dtoa_r+0xbe0>)
 80049fa:	f7ff ba92 	b.w	8003f22 <_dtoa_r+0xea>
 80049fe:	9b01      	ldr	r3, [sp, #4]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	dcb5      	bgt.n	8004970 <_dtoa_r+0xb38>
 8004a04:	9b07      	ldr	r3, [sp, #28]
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	f73f aeb1 	bgt.w	800476e <_dtoa_r+0x936>
 8004a0c:	e7b0      	b.n	8004970 <_dtoa_r+0xb38>
 8004a0e:	bf00      	nop
 8004a10:	080060cb 	.word	0x080060cb
 8004a14:	0800602b 	.word	0x0800602b
 8004a18:	0800604f 	.word	0x0800604f

08004a1c <_free_r>:
 8004a1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a1e:	2900      	cmp	r1, #0
 8004a20:	d044      	beq.n	8004aac <_free_r+0x90>
 8004a22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a26:	9001      	str	r0, [sp, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f1a1 0404 	sub.w	r4, r1, #4
 8004a2e:	bfb8      	it	lt
 8004a30:	18e4      	addlt	r4, r4, r3
 8004a32:	f000 f8e7 	bl	8004c04 <__malloc_lock>
 8004a36:	4a1e      	ldr	r2, [pc, #120]	; (8004ab0 <_free_r+0x94>)
 8004a38:	9801      	ldr	r0, [sp, #4]
 8004a3a:	6813      	ldr	r3, [r2, #0]
 8004a3c:	b933      	cbnz	r3, 8004a4c <_free_r+0x30>
 8004a3e:	6063      	str	r3, [r4, #4]
 8004a40:	6014      	str	r4, [r2, #0]
 8004a42:	b003      	add	sp, #12
 8004a44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004a48:	f000 b8e2 	b.w	8004c10 <__malloc_unlock>
 8004a4c:	42a3      	cmp	r3, r4
 8004a4e:	d908      	bls.n	8004a62 <_free_r+0x46>
 8004a50:	6825      	ldr	r5, [r4, #0]
 8004a52:	1961      	adds	r1, r4, r5
 8004a54:	428b      	cmp	r3, r1
 8004a56:	bf01      	itttt	eq
 8004a58:	6819      	ldreq	r1, [r3, #0]
 8004a5a:	685b      	ldreq	r3, [r3, #4]
 8004a5c:	1949      	addeq	r1, r1, r5
 8004a5e:	6021      	streq	r1, [r4, #0]
 8004a60:	e7ed      	b.n	8004a3e <_free_r+0x22>
 8004a62:	461a      	mov	r2, r3
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	b10b      	cbz	r3, 8004a6c <_free_r+0x50>
 8004a68:	42a3      	cmp	r3, r4
 8004a6a:	d9fa      	bls.n	8004a62 <_free_r+0x46>
 8004a6c:	6811      	ldr	r1, [r2, #0]
 8004a6e:	1855      	adds	r5, r2, r1
 8004a70:	42a5      	cmp	r5, r4
 8004a72:	d10b      	bne.n	8004a8c <_free_r+0x70>
 8004a74:	6824      	ldr	r4, [r4, #0]
 8004a76:	4421      	add	r1, r4
 8004a78:	1854      	adds	r4, r2, r1
 8004a7a:	42a3      	cmp	r3, r4
 8004a7c:	6011      	str	r1, [r2, #0]
 8004a7e:	d1e0      	bne.n	8004a42 <_free_r+0x26>
 8004a80:	681c      	ldr	r4, [r3, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	6053      	str	r3, [r2, #4]
 8004a86:	440c      	add	r4, r1
 8004a88:	6014      	str	r4, [r2, #0]
 8004a8a:	e7da      	b.n	8004a42 <_free_r+0x26>
 8004a8c:	d902      	bls.n	8004a94 <_free_r+0x78>
 8004a8e:	230c      	movs	r3, #12
 8004a90:	6003      	str	r3, [r0, #0]
 8004a92:	e7d6      	b.n	8004a42 <_free_r+0x26>
 8004a94:	6825      	ldr	r5, [r4, #0]
 8004a96:	1961      	adds	r1, r4, r5
 8004a98:	428b      	cmp	r3, r1
 8004a9a:	bf04      	itt	eq
 8004a9c:	6819      	ldreq	r1, [r3, #0]
 8004a9e:	685b      	ldreq	r3, [r3, #4]
 8004aa0:	6063      	str	r3, [r4, #4]
 8004aa2:	bf04      	itt	eq
 8004aa4:	1949      	addeq	r1, r1, r5
 8004aa6:	6021      	streq	r1, [r4, #0]
 8004aa8:	6054      	str	r4, [r2, #4]
 8004aaa:	e7ca      	b.n	8004a42 <_free_r+0x26>
 8004aac:	b003      	add	sp, #12
 8004aae:	bd30      	pop	{r4, r5, pc}
 8004ab0:	2000046c 	.word	0x2000046c

08004ab4 <malloc>:
 8004ab4:	4b02      	ldr	r3, [pc, #8]	; (8004ac0 <malloc+0xc>)
 8004ab6:	4601      	mov	r1, r0
 8004ab8:	6818      	ldr	r0, [r3, #0]
 8004aba:	f000 b823 	b.w	8004b04 <_malloc_r>
 8004abe:	bf00      	nop
 8004ac0:	20000084 	.word	0x20000084

08004ac4 <sbrk_aligned>:
 8004ac4:	b570      	push	{r4, r5, r6, lr}
 8004ac6:	4e0e      	ldr	r6, [pc, #56]	; (8004b00 <sbrk_aligned+0x3c>)
 8004ac8:	460c      	mov	r4, r1
 8004aca:	6831      	ldr	r1, [r6, #0]
 8004acc:	4605      	mov	r5, r0
 8004ace:	b911      	cbnz	r1, 8004ad6 <sbrk_aligned+0x12>
 8004ad0:	f001 f89e 	bl	8005c10 <_sbrk_r>
 8004ad4:	6030      	str	r0, [r6, #0]
 8004ad6:	4621      	mov	r1, r4
 8004ad8:	4628      	mov	r0, r5
 8004ada:	f001 f899 	bl	8005c10 <_sbrk_r>
 8004ade:	1c43      	adds	r3, r0, #1
 8004ae0:	d00a      	beq.n	8004af8 <sbrk_aligned+0x34>
 8004ae2:	1cc4      	adds	r4, r0, #3
 8004ae4:	f024 0403 	bic.w	r4, r4, #3
 8004ae8:	42a0      	cmp	r0, r4
 8004aea:	d007      	beq.n	8004afc <sbrk_aligned+0x38>
 8004aec:	1a21      	subs	r1, r4, r0
 8004aee:	4628      	mov	r0, r5
 8004af0:	f001 f88e 	bl	8005c10 <_sbrk_r>
 8004af4:	3001      	adds	r0, #1
 8004af6:	d101      	bne.n	8004afc <sbrk_aligned+0x38>
 8004af8:	f04f 34ff 	mov.w	r4, #4294967295
 8004afc:	4620      	mov	r0, r4
 8004afe:	bd70      	pop	{r4, r5, r6, pc}
 8004b00:	20000470 	.word	0x20000470

08004b04 <_malloc_r>:
 8004b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b08:	1ccd      	adds	r5, r1, #3
 8004b0a:	f025 0503 	bic.w	r5, r5, #3
 8004b0e:	3508      	adds	r5, #8
 8004b10:	2d0c      	cmp	r5, #12
 8004b12:	bf38      	it	cc
 8004b14:	250c      	movcc	r5, #12
 8004b16:	2d00      	cmp	r5, #0
 8004b18:	4607      	mov	r7, r0
 8004b1a:	db01      	blt.n	8004b20 <_malloc_r+0x1c>
 8004b1c:	42a9      	cmp	r1, r5
 8004b1e:	d905      	bls.n	8004b2c <_malloc_r+0x28>
 8004b20:	230c      	movs	r3, #12
 8004b22:	603b      	str	r3, [r7, #0]
 8004b24:	2600      	movs	r6, #0
 8004b26:	4630      	mov	r0, r6
 8004b28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b2c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8004c00 <_malloc_r+0xfc>
 8004b30:	f000 f868 	bl	8004c04 <__malloc_lock>
 8004b34:	f8d8 3000 	ldr.w	r3, [r8]
 8004b38:	461c      	mov	r4, r3
 8004b3a:	bb5c      	cbnz	r4, 8004b94 <_malloc_r+0x90>
 8004b3c:	4629      	mov	r1, r5
 8004b3e:	4638      	mov	r0, r7
 8004b40:	f7ff ffc0 	bl	8004ac4 <sbrk_aligned>
 8004b44:	1c43      	adds	r3, r0, #1
 8004b46:	4604      	mov	r4, r0
 8004b48:	d155      	bne.n	8004bf6 <_malloc_r+0xf2>
 8004b4a:	f8d8 4000 	ldr.w	r4, [r8]
 8004b4e:	4626      	mov	r6, r4
 8004b50:	2e00      	cmp	r6, #0
 8004b52:	d145      	bne.n	8004be0 <_malloc_r+0xdc>
 8004b54:	2c00      	cmp	r4, #0
 8004b56:	d048      	beq.n	8004bea <_malloc_r+0xe6>
 8004b58:	6823      	ldr	r3, [r4, #0]
 8004b5a:	4631      	mov	r1, r6
 8004b5c:	4638      	mov	r0, r7
 8004b5e:	eb04 0903 	add.w	r9, r4, r3
 8004b62:	f001 f855 	bl	8005c10 <_sbrk_r>
 8004b66:	4581      	cmp	r9, r0
 8004b68:	d13f      	bne.n	8004bea <_malloc_r+0xe6>
 8004b6a:	6821      	ldr	r1, [r4, #0]
 8004b6c:	1a6d      	subs	r5, r5, r1
 8004b6e:	4629      	mov	r1, r5
 8004b70:	4638      	mov	r0, r7
 8004b72:	f7ff ffa7 	bl	8004ac4 <sbrk_aligned>
 8004b76:	3001      	adds	r0, #1
 8004b78:	d037      	beq.n	8004bea <_malloc_r+0xe6>
 8004b7a:	6823      	ldr	r3, [r4, #0]
 8004b7c:	442b      	add	r3, r5
 8004b7e:	6023      	str	r3, [r4, #0]
 8004b80:	f8d8 3000 	ldr.w	r3, [r8]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d038      	beq.n	8004bfa <_malloc_r+0xf6>
 8004b88:	685a      	ldr	r2, [r3, #4]
 8004b8a:	42a2      	cmp	r2, r4
 8004b8c:	d12b      	bne.n	8004be6 <_malloc_r+0xe2>
 8004b8e:	2200      	movs	r2, #0
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	e00f      	b.n	8004bb4 <_malloc_r+0xb0>
 8004b94:	6822      	ldr	r2, [r4, #0]
 8004b96:	1b52      	subs	r2, r2, r5
 8004b98:	d41f      	bmi.n	8004bda <_malloc_r+0xd6>
 8004b9a:	2a0b      	cmp	r2, #11
 8004b9c:	d917      	bls.n	8004bce <_malloc_r+0xca>
 8004b9e:	1961      	adds	r1, r4, r5
 8004ba0:	42a3      	cmp	r3, r4
 8004ba2:	6025      	str	r5, [r4, #0]
 8004ba4:	bf18      	it	ne
 8004ba6:	6059      	strne	r1, [r3, #4]
 8004ba8:	6863      	ldr	r3, [r4, #4]
 8004baa:	bf08      	it	eq
 8004bac:	f8c8 1000 	streq.w	r1, [r8]
 8004bb0:	5162      	str	r2, [r4, r5]
 8004bb2:	604b      	str	r3, [r1, #4]
 8004bb4:	4638      	mov	r0, r7
 8004bb6:	f104 060b 	add.w	r6, r4, #11
 8004bba:	f000 f829 	bl	8004c10 <__malloc_unlock>
 8004bbe:	f026 0607 	bic.w	r6, r6, #7
 8004bc2:	1d23      	adds	r3, r4, #4
 8004bc4:	1af2      	subs	r2, r6, r3
 8004bc6:	d0ae      	beq.n	8004b26 <_malloc_r+0x22>
 8004bc8:	1b9b      	subs	r3, r3, r6
 8004bca:	50a3      	str	r3, [r4, r2]
 8004bcc:	e7ab      	b.n	8004b26 <_malloc_r+0x22>
 8004bce:	42a3      	cmp	r3, r4
 8004bd0:	6862      	ldr	r2, [r4, #4]
 8004bd2:	d1dd      	bne.n	8004b90 <_malloc_r+0x8c>
 8004bd4:	f8c8 2000 	str.w	r2, [r8]
 8004bd8:	e7ec      	b.n	8004bb4 <_malloc_r+0xb0>
 8004bda:	4623      	mov	r3, r4
 8004bdc:	6864      	ldr	r4, [r4, #4]
 8004bde:	e7ac      	b.n	8004b3a <_malloc_r+0x36>
 8004be0:	4634      	mov	r4, r6
 8004be2:	6876      	ldr	r6, [r6, #4]
 8004be4:	e7b4      	b.n	8004b50 <_malloc_r+0x4c>
 8004be6:	4613      	mov	r3, r2
 8004be8:	e7cc      	b.n	8004b84 <_malloc_r+0x80>
 8004bea:	230c      	movs	r3, #12
 8004bec:	603b      	str	r3, [r7, #0]
 8004bee:	4638      	mov	r0, r7
 8004bf0:	f000 f80e 	bl	8004c10 <__malloc_unlock>
 8004bf4:	e797      	b.n	8004b26 <_malloc_r+0x22>
 8004bf6:	6025      	str	r5, [r4, #0]
 8004bf8:	e7dc      	b.n	8004bb4 <_malloc_r+0xb0>
 8004bfa:	605b      	str	r3, [r3, #4]
 8004bfc:	deff      	udf	#255	; 0xff
 8004bfe:	bf00      	nop
 8004c00:	2000046c 	.word	0x2000046c

08004c04 <__malloc_lock>:
 8004c04:	4801      	ldr	r0, [pc, #4]	; (8004c0c <__malloc_lock+0x8>)
 8004c06:	f7ff b87c 	b.w	8003d02 <__retarget_lock_acquire_recursive>
 8004c0a:	bf00      	nop
 8004c0c:	20000468 	.word	0x20000468

08004c10 <__malloc_unlock>:
 8004c10:	4801      	ldr	r0, [pc, #4]	; (8004c18 <__malloc_unlock+0x8>)
 8004c12:	f7ff b877 	b.w	8003d04 <__retarget_lock_release_recursive>
 8004c16:	bf00      	nop
 8004c18:	20000468 	.word	0x20000468

08004c1c <_Balloc>:
 8004c1c:	b570      	push	{r4, r5, r6, lr}
 8004c1e:	69c6      	ldr	r6, [r0, #28]
 8004c20:	4604      	mov	r4, r0
 8004c22:	460d      	mov	r5, r1
 8004c24:	b976      	cbnz	r6, 8004c44 <_Balloc+0x28>
 8004c26:	2010      	movs	r0, #16
 8004c28:	f7ff ff44 	bl	8004ab4 <malloc>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	61e0      	str	r0, [r4, #28]
 8004c30:	b920      	cbnz	r0, 8004c3c <_Balloc+0x20>
 8004c32:	4b18      	ldr	r3, [pc, #96]	; (8004c94 <_Balloc+0x78>)
 8004c34:	4818      	ldr	r0, [pc, #96]	; (8004c98 <_Balloc+0x7c>)
 8004c36:	216b      	movs	r1, #107	; 0x6b
 8004c38:	f000 fffa 	bl	8005c30 <__assert_func>
 8004c3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004c40:	6006      	str	r6, [r0, #0]
 8004c42:	60c6      	str	r6, [r0, #12]
 8004c44:	69e6      	ldr	r6, [r4, #28]
 8004c46:	68f3      	ldr	r3, [r6, #12]
 8004c48:	b183      	cbz	r3, 8004c6c <_Balloc+0x50>
 8004c4a:	69e3      	ldr	r3, [r4, #28]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004c52:	b9b8      	cbnz	r0, 8004c84 <_Balloc+0x68>
 8004c54:	2101      	movs	r1, #1
 8004c56:	fa01 f605 	lsl.w	r6, r1, r5
 8004c5a:	1d72      	adds	r2, r6, #5
 8004c5c:	0092      	lsls	r2, r2, #2
 8004c5e:	4620      	mov	r0, r4
 8004c60:	f001 f804 	bl	8005c6c <_calloc_r>
 8004c64:	b160      	cbz	r0, 8004c80 <_Balloc+0x64>
 8004c66:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004c6a:	e00e      	b.n	8004c8a <_Balloc+0x6e>
 8004c6c:	2221      	movs	r2, #33	; 0x21
 8004c6e:	2104      	movs	r1, #4
 8004c70:	4620      	mov	r0, r4
 8004c72:	f000 fffb 	bl	8005c6c <_calloc_r>
 8004c76:	69e3      	ldr	r3, [r4, #28]
 8004c78:	60f0      	str	r0, [r6, #12]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d1e4      	bne.n	8004c4a <_Balloc+0x2e>
 8004c80:	2000      	movs	r0, #0
 8004c82:	bd70      	pop	{r4, r5, r6, pc}
 8004c84:	6802      	ldr	r2, [r0, #0]
 8004c86:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004c90:	e7f7      	b.n	8004c82 <_Balloc+0x66>
 8004c92:	bf00      	nop
 8004c94:	0800605c 	.word	0x0800605c
 8004c98:	080060dc 	.word	0x080060dc

08004c9c <_Bfree>:
 8004c9c:	b570      	push	{r4, r5, r6, lr}
 8004c9e:	69c6      	ldr	r6, [r0, #28]
 8004ca0:	4605      	mov	r5, r0
 8004ca2:	460c      	mov	r4, r1
 8004ca4:	b976      	cbnz	r6, 8004cc4 <_Bfree+0x28>
 8004ca6:	2010      	movs	r0, #16
 8004ca8:	f7ff ff04 	bl	8004ab4 <malloc>
 8004cac:	4602      	mov	r2, r0
 8004cae:	61e8      	str	r0, [r5, #28]
 8004cb0:	b920      	cbnz	r0, 8004cbc <_Bfree+0x20>
 8004cb2:	4b09      	ldr	r3, [pc, #36]	; (8004cd8 <_Bfree+0x3c>)
 8004cb4:	4809      	ldr	r0, [pc, #36]	; (8004cdc <_Bfree+0x40>)
 8004cb6:	218f      	movs	r1, #143	; 0x8f
 8004cb8:	f000 ffba 	bl	8005c30 <__assert_func>
 8004cbc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004cc0:	6006      	str	r6, [r0, #0]
 8004cc2:	60c6      	str	r6, [r0, #12]
 8004cc4:	b13c      	cbz	r4, 8004cd6 <_Bfree+0x3a>
 8004cc6:	69eb      	ldr	r3, [r5, #28]
 8004cc8:	6862      	ldr	r2, [r4, #4]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004cd0:	6021      	str	r1, [r4, #0]
 8004cd2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004cd6:	bd70      	pop	{r4, r5, r6, pc}
 8004cd8:	0800605c 	.word	0x0800605c
 8004cdc:	080060dc 	.word	0x080060dc

08004ce0 <__multadd>:
 8004ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ce4:	690d      	ldr	r5, [r1, #16]
 8004ce6:	4607      	mov	r7, r0
 8004ce8:	460c      	mov	r4, r1
 8004cea:	461e      	mov	r6, r3
 8004cec:	f101 0c14 	add.w	ip, r1, #20
 8004cf0:	2000      	movs	r0, #0
 8004cf2:	f8dc 3000 	ldr.w	r3, [ip]
 8004cf6:	b299      	uxth	r1, r3
 8004cf8:	fb02 6101 	mla	r1, r2, r1, r6
 8004cfc:	0c1e      	lsrs	r6, r3, #16
 8004cfe:	0c0b      	lsrs	r3, r1, #16
 8004d00:	fb02 3306 	mla	r3, r2, r6, r3
 8004d04:	b289      	uxth	r1, r1
 8004d06:	3001      	adds	r0, #1
 8004d08:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004d0c:	4285      	cmp	r5, r0
 8004d0e:	f84c 1b04 	str.w	r1, [ip], #4
 8004d12:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004d16:	dcec      	bgt.n	8004cf2 <__multadd+0x12>
 8004d18:	b30e      	cbz	r6, 8004d5e <__multadd+0x7e>
 8004d1a:	68a3      	ldr	r3, [r4, #8]
 8004d1c:	42ab      	cmp	r3, r5
 8004d1e:	dc19      	bgt.n	8004d54 <__multadd+0x74>
 8004d20:	6861      	ldr	r1, [r4, #4]
 8004d22:	4638      	mov	r0, r7
 8004d24:	3101      	adds	r1, #1
 8004d26:	f7ff ff79 	bl	8004c1c <_Balloc>
 8004d2a:	4680      	mov	r8, r0
 8004d2c:	b928      	cbnz	r0, 8004d3a <__multadd+0x5a>
 8004d2e:	4602      	mov	r2, r0
 8004d30:	4b0c      	ldr	r3, [pc, #48]	; (8004d64 <__multadd+0x84>)
 8004d32:	480d      	ldr	r0, [pc, #52]	; (8004d68 <__multadd+0x88>)
 8004d34:	21ba      	movs	r1, #186	; 0xba
 8004d36:	f000 ff7b 	bl	8005c30 <__assert_func>
 8004d3a:	6922      	ldr	r2, [r4, #16]
 8004d3c:	3202      	adds	r2, #2
 8004d3e:	f104 010c 	add.w	r1, r4, #12
 8004d42:	0092      	lsls	r2, r2, #2
 8004d44:	300c      	adds	r0, #12
 8004d46:	f7fe ffde 	bl	8003d06 <memcpy>
 8004d4a:	4621      	mov	r1, r4
 8004d4c:	4638      	mov	r0, r7
 8004d4e:	f7ff ffa5 	bl	8004c9c <_Bfree>
 8004d52:	4644      	mov	r4, r8
 8004d54:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004d58:	3501      	adds	r5, #1
 8004d5a:	615e      	str	r6, [r3, #20]
 8004d5c:	6125      	str	r5, [r4, #16]
 8004d5e:	4620      	mov	r0, r4
 8004d60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d64:	080060cb 	.word	0x080060cb
 8004d68:	080060dc 	.word	0x080060dc

08004d6c <__hi0bits>:
 8004d6c:	0c03      	lsrs	r3, r0, #16
 8004d6e:	041b      	lsls	r3, r3, #16
 8004d70:	b9d3      	cbnz	r3, 8004da8 <__hi0bits+0x3c>
 8004d72:	0400      	lsls	r0, r0, #16
 8004d74:	2310      	movs	r3, #16
 8004d76:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004d7a:	bf04      	itt	eq
 8004d7c:	0200      	lsleq	r0, r0, #8
 8004d7e:	3308      	addeq	r3, #8
 8004d80:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004d84:	bf04      	itt	eq
 8004d86:	0100      	lsleq	r0, r0, #4
 8004d88:	3304      	addeq	r3, #4
 8004d8a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004d8e:	bf04      	itt	eq
 8004d90:	0080      	lsleq	r0, r0, #2
 8004d92:	3302      	addeq	r3, #2
 8004d94:	2800      	cmp	r0, #0
 8004d96:	db05      	blt.n	8004da4 <__hi0bits+0x38>
 8004d98:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004d9c:	f103 0301 	add.w	r3, r3, #1
 8004da0:	bf08      	it	eq
 8004da2:	2320      	moveq	r3, #32
 8004da4:	4618      	mov	r0, r3
 8004da6:	4770      	bx	lr
 8004da8:	2300      	movs	r3, #0
 8004daa:	e7e4      	b.n	8004d76 <__hi0bits+0xa>

08004dac <__lo0bits>:
 8004dac:	6803      	ldr	r3, [r0, #0]
 8004dae:	f013 0207 	ands.w	r2, r3, #7
 8004db2:	d00c      	beq.n	8004dce <__lo0bits+0x22>
 8004db4:	07d9      	lsls	r1, r3, #31
 8004db6:	d422      	bmi.n	8004dfe <__lo0bits+0x52>
 8004db8:	079a      	lsls	r2, r3, #30
 8004dba:	bf49      	itett	mi
 8004dbc:	085b      	lsrmi	r3, r3, #1
 8004dbe:	089b      	lsrpl	r3, r3, #2
 8004dc0:	6003      	strmi	r3, [r0, #0]
 8004dc2:	2201      	movmi	r2, #1
 8004dc4:	bf5c      	itt	pl
 8004dc6:	6003      	strpl	r3, [r0, #0]
 8004dc8:	2202      	movpl	r2, #2
 8004dca:	4610      	mov	r0, r2
 8004dcc:	4770      	bx	lr
 8004dce:	b299      	uxth	r1, r3
 8004dd0:	b909      	cbnz	r1, 8004dd6 <__lo0bits+0x2a>
 8004dd2:	0c1b      	lsrs	r3, r3, #16
 8004dd4:	2210      	movs	r2, #16
 8004dd6:	b2d9      	uxtb	r1, r3
 8004dd8:	b909      	cbnz	r1, 8004dde <__lo0bits+0x32>
 8004dda:	3208      	adds	r2, #8
 8004ddc:	0a1b      	lsrs	r3, r3, #8
 8004dde:	0719      	lsls	r1, r3, #28
 8004de0:	bf04      	itt	eq
 8004de2:	091b      	lsreq	r3, r3, #4
 8004de4:	3204      	addeq	r2, #4
 8004de6:	0799      	lsls	r1, r3, #30
 8004de8:	bf04      	itt	eq
 8004dea:	089b      	lsreq	r3, r3, #2
 8004dec:	3202      	addeq	r2, #2
 8004dee:	07d9      	lsls	r1, r3, #31
 8004df0:	d403      	bmi.n	8004dfa <__lo0bits+0x4e>
 8004df2:	085b      	lsrs	r3, r3, #1
 8004df4:	f102 0201 	add.w	r2, r2, #1
 8004df8:	d003      	beq.n	8004e02 <__lo0bits+0x56>
 8004dfa:	6003      	str	r3, [r0, #0]
 8004dfc:	e7e5      	b.n	8004dca <__lo0bits+0x1e>
 8004dfe:	2200      	movs	r2, #0
 8004e00:	e7e3      	b.n	8004dca <__lo0bits+0x1e>
 8004e02:	2220      	movs	r2, #32
 8004e04:	e7e1      	b.n	8004dca <__lo0bits+0x1e>
	...

08004e08 <__i2b>:
 8004e08:	b510      	push	{r4, lr}
 8004e0a:	460c      	mov	r4, r1
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	f7ff ff05 	bl	8004c1c <_Balloc>
 8004e12:	4602      	mov	r2, r0
 8004e14:	b928      	cbnz	r0, 8004e22 <__i2b+0x1a>
 8004e16:	4b05      	ldr	r3, [pc, #20]	; (8004e2c <__i2b+0x24>)
 8004e18:	4805      	ldr	r0, [pc, #20]	; (8004e30 <__i2b+0x28>)
 8004e1a:	f240 1145 	movw	r1, #325	; 0x145
 8004e1e:	f000 ff07 	bl	8005c30 <__assert_func>
 8004e22:	2301      	movs	r3, #1
 8004e24:	6144      	str	r4, [r0, #20]
 8004e26:	6103      	str	r3, [r0, #16]
 8004e28:	bd10      	pop	{r4, pc}
 8004e2a:	bf00      	nop
 8004e2c:	080060cb 	.word	0x080060cb
 8004e30:	080060dc 	.word	0x080060dc

08004e34 <__multiply>:
 8004e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e38:	4691      	mov	r9, r2
 8004e3a:	690a      	ldr	r2, [r1, #16]
 8004e3c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	bfb8      	it	lt
 8004e44:	460b      	movlt	r3, r1
 8004e46:	460c      	mov	r4, r1
 8004e48:	bfbc      	itt	lt
 8004e4a:	464c      	movlt	r4, r9
 8004e4c:	4699      	movlt	r9, r3
 8004e4e:	6927      	ldr	r7, [r4, #16]
 8004e50:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004e54:	68a3      	ldr	r3, [r4, #8]
 8004e56:	6861      	ldr	r1, [r4, #4]
 8004e58:	eb07 060a 	add.w	r6, r7, sl
 8004e5c:	42b3      	cmp	r3, r6
 8004e5e:	b085      	sub	sp, #20
 8004e60:	bfb8      	it	lt
 8004e62:	3101      	addlt	r1, #1
 8004e64:	f7ff feda 	bl	8004c1c <_Balloc>
 8004e68:	b930      	cbnz	r0, 8004e78 <__multiply+0x44>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	4b44      	ldr	r3, [pc, #272]	; (8004f80 <__multiply+0x14c>)
 8004e6e:	4845      	ldr	r0, [pc, #276]	; (8004f84 <__multiply+0x150>)
 8004e70:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8004e74:	f000 fedc 	bl	8005c30 <__assert_func>
 8004e78:	f100 0514 	add.w	r5, r0, #20
 8004e7c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004e80:	462b      	mov	r3, r5
 8004e82:	2200      	movs	r2, #0
 8004e84:	4543      	cmp	r3, r8
 8004e86:	d321      	bcc.n	8004ecc <__multiply+0x98>
 8004e88:	f104 0314 	add.w	r3, r4, #20
 8004e8c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004e90:	f109 0314 	add.w	r3, r9, #20
 8004e94:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004e98:	9202      	str	r2, [sp, #8]
 8004e9a:	1b3a      	subs	r2, r7, r4
 8004e9c:	3a15      	subs	r2, #21
 8004e9e:	f022 0203 	bic.w	r2, r2, #3
 8004ea2:	3204      	adds	r2, #4
 8004ea4:	f104 0115 	add.w	r1, r4, #21
 8004ea8:	428f      	cmp	r7, r1
 8004eaa:	bf38      	it	cc
 8004eac:	2204      	movcc	r2, #4
 8004eae:	9201      	str	r2, [sp, #4]
 8004eb0:	9a02      	ldr	r2, [sp, #8]
 8004eb2:	9303      	str	r3, [sp, #12]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d80c      	bhi.n	8004ed2 <__multiply+0x9e>
 8004eb8:	2e00      	cmp	r6, #0
 8004eba:	dd03      	ble.n	8004ec4 <__multiply+0x90>
 8004ebc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d05b      	beq.n	8004f7c <__multiply+0x148>
 8004ec4:	6106      	str	r6, [r0, #16]
 8004ec6:	b005      	add	sp, #20
 8004ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ecc:	f843 2b04 	str.w	r2, [r3], #4
 8004ed0:	e7d8      	b.n	8004e84 <__multiply+0x50>
 8004ed2:	f8b3 a000 	ldrh.w	sl, [r3]
 8004ed6:	f1ba 0f00 	cmp.w	sl, #0
 8004eda:	d024      	beq.n	8004f26 <__multiply+0xf2>
 8004edc:	f104 0e14 	add.w	lr, r4, #20
 8004ee0:	46a9      	mov	r9, r5
 8004ee2:	f04f 0c00 	mov.w	ip, #0
 8004ee6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8004eea:	f8d9 1000 	ldr.w	r1, [r9]
 8004eee:	fa1f fb82 	uxth.w	fp, r2
 8004ef2:	b289      	uxth	r1, r1
 8004ef4:	fb0a 110b 	mla	r1, sl, fp, r1
 8004ef8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8004efc:	f8d9 2000 	ldr.w	r2, [r9]
 8004f00:	4461      	add	r1, ip
 8004f02:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004f06:	fb0a c20b 	mla	r2, sl, fp, ip
 8004f0a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8004f0e:	b289      	uxth	r1, r1
 8004f10:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004f14:	4577      	cmp	r7, lr
 8004f16:	f849 1b04 	str.w	r1, [r9], #4
 8004f1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8004f1e:	d8e2      	bhi.n	8004ee6 <__multiply+0xb2>
 8004f20:	9a01      	ldr	r2, [sp, #4]
 8004f22:	f845 c002 	str.w	ip, [r5, r2]
 8004f26:	9a03      	ldr	r2, [sp, #12]
 8004f28:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004f2c:	3304      	adds	r3, #4
 8004f2e:	f1b9 0f00 	cmp.w	r9, #0
 8004f32:	d021      	beq.n	8004f78 <__multiply+0x144>
 8004f34:	6829      	ldr	r1, [r5, #0]
 8004f36:	f104 0c14 	add.w	ip, r4, #20
 8004f3a:	46ae      	mov	lr, r5
 8004f3c:	f04f 0a00 	mov.w	sl, #0
 8004f40:	f8bc b000 	ldrh.w	fp, [ip]
 8004f44:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8004f48:	fb09 220b 	mla	r2, r9, fp, r2
 8004f4c:	4452      	add	r2, sl
 8004f4e:	b289      	uxth	r1, r1
 8004f50:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8004f54:	f84e 1b04 	str.w	r1, [lr], #4
 8004f58:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004f5c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004f60:	f8be 1000 	ldrh.w	r1, [lr]
 8004f64:	fb09 110a 	mla	r1, r9, sl, r1
 8004f68:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8004f6c:	4567      	cmp	r7, ip
 8004f6e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8004f72:	d8e5      	bhi.n	8004f40 <__multiply+0x10c>
 8004f74:	9a01      	ldr	r2, [sp, #4]
 8004f76:	50a9      	str	r1, [r5, r2]
 8004f78:	3504      	adds	r5, #4
 8004f7a:	e799      	b.n	8004eb0 <__multiply+0x7c>
 8004f7c:	3e01      	subs	r6, #1
 8004f7e:	e79b      	b.n	8004eb8 <__multiply+0x84>
 8004f80:	080060cb 	.word	0x080060cb
 8004f84:	080060dc 	.word	0x080060dc

08004f88 <__pow5mult>:
 8004f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f8c:	4615      	mov	r5, r2
 8004f8e:	f012 0203 	ands.w	r2, r2, #3
 8004f92:	4606      	mov	r6, r0
 8004f94:	460f      	mov	r7, r1
 8004f96:	d007      	beq.n	8004fa8 <__pow5mult+0x20>
 8004f98:	4c25      	ldr	r4, [pc, #148]	; (8005030 <__pow5mult+0xa8>)
 8004f9a:	3a01      	subs	r2, #1
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004fa2:	f7ff fe9d 	bl	8004ce0 <__multadd>
 8004fa6:	4607      	mov	r7, r0
 8004fa8:	10ad      	asrs	r5, r5, #2
 8004faa:	d03d      	beq.n	8005028 <__pow5mult+0xa0>
 8004fac:	69f4      	ldr	r4, [r6, #28]
 8004fae:	b97c      	cbnz	r4, 8004fd0 <__pow5mult+0x48>
 8004fb0:	2010      	movs	r0, #16
 8004fb2:	f7ff fd7f 	bl	8004ab4 <malloc>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	61f0      	str	r0, [r6, #28]
 8004fba:	b928      	cbnz	r0, 8004fc8 <__pow5mult+0x40>
 8004fbc:	4b1d      	ldr	r3, [pc, #116]	; (8005034 <__pow5mult+0xac>)
 8004fbe:	481e      	ldr	r0, [pc, #120]	; (8005038 <__pow5mult+0xb0>)
 8004fc0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8004fc4:	f000 fe34 	bl	8005c30 <__assert_func>
 8004fc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004fcc:	6004      	str	r4, [r0, #0]
 8004fce:	60c4      	str	r4, [r0, #12]
 8004fd0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8004fd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004fd8:	b94c      	cbnz	r4, 8004fee <__pow5mult+0x66>
 8004fda:	f240 2171 	movw	r1, #625	; 0x271
 8004fde:	4630      	mov	r0, r6
 8004fe0:	f7ff ff12 	bl	8004e08 <__i2b>
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	f8c8 0008 	str.w	r0, [r8, #8]
 8004fea:	4604      	mov	r4, r0
 8004fec:	6003      	str	r3, [r0, #0]
 8004fee:	f04f 0900 	mov.w	r9, #0
 8004ff2:	07eb      	lsls	r3, r5, #31
 8004ff4:	d50a      	bpl.n	800500c <__pow5mult+0x84>
 8004ff6:	4639      	mov	r1, r7
 8004ff8:	4622      	mov	r2, r4
 8004ffa:	4630      	mov	r0, r6
 8004ffc:	f7ff ff1a 	bl	8004e34 <__multiply>
 8005000:	4639      	mov	r1, r7
 8005002:	4680      	mov	r8, r0
 8005004:	4630      	mov	r0, r6
 8005006:	f7ff fe49 	bl	8004c9c <_Bfree>
 800500a:	4647      	mov	r7, r8
 800500c:	106d      	asrs	r5, r5, #1
 800500e:	d00b      	beq.n	8005028 <__pow5mult+0xa0>
 8005010:	6820      	ldr	r0, [r4, #0]
 8005012:	b938      	cbnz	r0, 8005024 <__pow5mult+0x9c>
 8005014:	4622      	mov	r2, r4
 8005016:	4621      	mov	r1, r4
 8005018:	4630      	mov	r0, r6
 800501a:	f7ff ff0b 	bl	8004e34 <__multiply>
 800501e:	6020      	str	r0, [r4, #0]
 8005020:	f8c0 9000 	str.w	r9, [r0]
 8005024:	4604      	mov	r4, r0
 8005026:	e7e4      	b.n	8004ff2 <__pow5mult+0x6a>
 8005028:	4638      	mov	r0, r7
 800502a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800502e:	bf00      	nop
 8005030:	08006228 	.word	0x08006228
 8005034:	0800605c 	.word	0x0800605c
 8005038:	080060dc 	.word	0x080060dc

0800503c <__lshift>:
 800503c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005040:	460c      	mov	r4, r1
 8005042:	6849      	ldr	r1, [r1, #4]
 8005044:	6923      	ldr	r3, [r4, #16]
 8005046:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800504a:	68a3      	ldr	r3, [r4, #8]
 800504c:	4607      	mov	r7, r0
 800504e:	4691      	mov	r9, r2
 8005050:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005054:	f108 0601 	add.w	r6, r8, #1
 8005058:	42b3      	cmp	r3, r6
 800505a:	db0b      	blt.n	8005074 <__lshift+0x38>
 800505c:	4638      	mov	r0, r7
 800505e:	f7ff fddd 	bl	8004c1c <_Balloc>
 8005062:	4605      	mov	r5, r0
 8005064:	b948      	cbnz	r0, 800507a <__lshift+0x3e>
 8005066:	4602      	mov	r2, r0
 8005068:	4b28      	ldr	r3, [pc, #160]	; (800510c <__lshift+0xd0>)
 800506a:	4829      	ldr	r0, [pc, #164]	; (8005110 <__lshift+0xd4>)
 800506c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8005070:	f000 fdde 	bl	8005c30 <__assert_func>
 8005074:	3101      	adds	r1, #1
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	e7ee      	b.n	8005058 <__lshift+0x1c>
 800507a:	2300      	movs	r3, #0
 800507c:	f100 0114 	add.w	r1, r0, #20
 8005080:	f100 0210 	add.w	r2, r0, #16
 8005084:	4618      	mov	r0, r3
 8005086:	4553      	cmp	r3, sl
 8005088:	db33      	blt.n	80050f2 <__lshift+0xb6>
 800508a:	6920      	ldr	r0, [r4, #16]
 800508c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005090:	f104 0314 	add.w	r3, r4, #20
 8005094:	f019 091f 	ands.w	r9, r9, #31
 8005098:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800509c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80050a0:	d02b      	beq.n	80050fa <__lshift+0xbe>
 80050a2:	f1c9 0e20 	rsb	lr, r9, #32
 80050a6:	468a      	mov	sl, r1
 80050a8:	2200      	movs	r2, #0
 80050aa:	6818      	ldr	r0, [r3, #0]
 80050ac:	fa00 f009 	lsl.w	r0, r0, r9
 80050b0:	4310      	orrs	r0, r2
 80050b2:	f84a 0b04 	str.w	r0, [sl], #4
 80050b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80050ba:	459c      	cmp	ip, r3
 80050bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80050c0:	d8f3      	bhi.n	80050aa <__lshift+0x6e>
 80050c2:	ebac 0304 	sub.w	r3, ip, r4
 80050c6:	3b15      	subs	r3, #21
 80050c8:	f023 0303 	bic.w	r3, r3, #3
 80050cc:	3304      	adds	r3, #4
 80050ce:	f104 0015 	add.w	r0, r4, #21
 80050d2:	4584      	cmp	ip, r0
 80050d4:	bf38      	it	cc
 80050d6:	2304      	movcc	r3, #4
 80050d8:	50ca      	str	r2, [r1, r3]
 80050da:	b10a      	cbz	r2, 80050e0 <__lshift+0xa4>
 80050dc:	f108 0602 	add.w	r6, r8, #2
 80050e0:	3e01      	subs	r6, #1
 80050e2:	4638      	mov	r0, r7
 80050e4:	612e      	str	r6, [r5, #16]
 80050e6:	4621      	mov	r1, r4
 80050e8:	f7ff fdd8 	bl	8004c9c <_Bfree>
 80050ec:	4628      	mov	r0, r5
 80050ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80050f6:	3301      	adds	r3, #1
 80050f8:	e7c5      	b.n	8005086 <__lshift+0x4a>
 80050fa:	3904      	subs	r1, #4
 80050fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8005100:	f841 2f04 	str.w	r2, [r1, #4]!
 8005104:	459c      	cmp	ip, r3
 8005106:	d8f9      	bhi.n	80050fc <__lshift+0xc0>
 8005108:	e7ea      	b.n	80050e0 <__lshift+0xa4>
 800510a:	bf00      	nop
 800510c:	080060cb 	.word	0x080060cb
 8005110:	080060dc 	.word	0x080060dc

08005114 <__mcmp>:
 8005114:	b530      	push	{r4, r5, lr}
 8005116:	6902      	ldr	r2, [r0, #16]
 8005118:	690c      	ldr	r4, [r1, #16]
 800511a:	1b12      	subs	r2, r2, r4
 800511c:	d10e      	bne.n	800513c <__mcmp+0x28>
 800511e:	f100 0314 	add.w	r3, r0, #20
 8005122:	3114      	adds	r1, #20
 8005124:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005128:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800512c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005130:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005134:	42a5      	cmp	r5, r4
 8005136:	d003      	beq.n	8005140 <__mcmp+0x2c>
 8005138:	d305      	bcc.n	8005146 <__mcmp+0x32>
 800513a:	2201      	movs	r2, #1
 800513c:	4610      	mov	r0, r2
 800513e:	bd30      	pop	{r4, r5, pc}
 8005140:	4283      	cmp	r3, r0
 8005142:	d3f3      	bcc.n	800512c <__mcmp+0x18>
 8005144:	e7fa      	b.n	800513c <__mcmp+0x28>
 8005146:	f04f 32ff 	mov.w	r2, #4294967295
 800514a:	e7f7      	b.n	800513c <__mcmp+0x28>

0800514c <__mdiff>:
 800514c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005150:	460c      	mov	r4, r1
 8005152:	4606      	mov	r6, r0
 8005154:	4611      	mov	r1, r2
 8005156:	4620      	mov	r0, r4
 8005158:	4690      	mov	r8, r2
 800515a:	f7ff ffdb 	bl	8005114 <__mcmp>
 800515e:	1e05      	subs	r5, r0, #0
 8005160:	d110      	bne.n	8005184 <__mdiff+0x38>
 8005162:	4629      	mov	r1, r5
 8005164:	4630      	mov	r0, r6
 8005166:	f7ff fd59 	bl	8004c1c <_Balloc>
 800516a:	b930      	cbnz	r0, 800517a <__mdiff+0x2e>
 800516c:	4b3a      	ldr	r3, [pc, #232]	; (8005258 <__mdiff+0x10c>)
 800516e:	4602      	mov	r2, r0
 8005170:	f240 2137 	movw	r1, #567	; 0x237
 8005174:	4839      	ldr	r0, [pc, #228]	; (800525c <__mdiff+0x110>)
 8005176:	f000 fd5b 	bl	8005c30 <__assert_func>
 800517a:	2301      	movs	r3, #1
 800517c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005180:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005184:	bfa4      	itt	ge
 8005186:	4643      	movge	r3, r8
 8005188:	46a0      	movge	r8, r4
 800518a:	4630      	mov	r0, r6
 800518c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005190:	bfa6      	itte	ge
 8005192:	461c      	movge	r4, r3
 8005194:	2500      	movge	r5, #0
 8005196:	2501      	movlt	r5, #1
 8005198:	f7ff fd40 	bl	8004c1c <_Balloc>
 800519c:	b920      	cbnz	r0, 80051a8 <__mdiff+0x5c>
 800519e:	4b2e      	ldr	r3, [pc, #184]	; (8005258 <__mdiff+0x10c>)
 80051a0:	4602      	mov	r2, r0
 80051a2:	f240 2145 	movw	r1, #581	; 0x245
 80051a6:	e7e5      	b.n	8005174 <__mdiff+0x28>
 80051a8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80051ac:	6926      	ldr	r6, [r4, #16]
 80051ae:	60c5      	str	r5, [r0, #12]
 80051b0:	f104 0914 	add.w	r9, r4, #20
 80051b4:	f108 0514 	add.w	r5, r8, #20
 80051b8:	f100 0e14 	add.w	lr, r0, #20
 80051bc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80051c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80051c4:	f108 0210 	add.w	r2, r8, #16
 80051c8:	46f2      	mov	sl, lr
 80051ca:	2100      	movs	r1, #0
 80051cc:	f859 3b04 	ldr.w	r3, [r9], #4
 80051d0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80051d4:	fa11 f88b 	uxtah	r8, r1, fp
 80051d8:	b299      	uxth	r1, r3
 80051da:	0c1b      	lsrs	r3, r3, #16
 80051dc:	eba8 0801 	sub.w	r8, r8, r1
 80051e0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80051e4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80051e8:	fa1f f888 	uxth.w	r8, r8
 80051ec:	1419      	asrs	r1, r3, #16
 80051ee:	454e      	cmp	r6, r9
 80051f0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80051f4:	f84a 3b04 	str.w	r3, [sl], #4
 80051f8:	d8e8      	bhi.n	80051cc <__mdiff+0x80>
 80051fa:	1b33      	subs	r3, r6, r4
 80051fc:	3b15      	subs	r3, #21
 80051fe:	f023 0303 	bic.w	r3, r3, #3
 8005202:	3304      	adds	r3, #4
 8005204:	3415      	adds	r4, #21
 8005206:	42a6      	cmp	r6, r4
 8005208:	bf38      	it	cc
 800520a:	2304      	movcc	r3, #4
 800520c:	441d      	add	r5, r3
 800520e:	4473      	add	r3, lr
 8005210:	469e      	mov	lr, r3
 8005212:	462e      	mov	r6, r5
 8005214:	4566      	cmp	r6, ip
 8005216:	d30e      	bcc.n	8005236 <__mdiff+0xea>
 8005218:	f10c 0203 	add.w	r2, ip, #3
 800521c:	1b52      	subs	r2, r2, r5
 800521e:	f022 0203 	bic.w	r2, r2, #3
 8005222:	3d03      	subs	r5, #3
 8005224:	45ac      	cmp	ip, r5
 8005226:	bf38      	it	cc
 8005228:	2200      	movcc	r2, #0
 800522a:	4413      	add	r3, r2
 800522c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8005230:	b17a      	cbz	r2, 8005252 <__mdiff+0x106>
 8005232:	6107      	str	r7, [r0, #16]
 8005234:	e7a4      	b.n	8005180 <__mdiff+0x34>
 8005236:	f856 8b04 	ldr.w	r8, [r6], #4
 800523a:	fa11 f288 	uxtah	r2, r1, r8
 800523e:	1414      	asrs	r4, r2, #16
 8005240:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005244:	b292      	uxth	r2, r2
 8005246:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800524a:	f84e 2b04 	str.w	r2, [lr], #4
 800524e:	1421      	asrs	r1, r4, #16
 8005250:	e7e0      	b.n	8005214 <__mdiff+0xc8>
 8005252:	3f01      	subs	r7, #1
 8005254:	e7ea      	b.n	800522c <__mdiff+0xe0>
 8005256:	bf00      	nop
 8005258:	080060cb 	.word	0x080060cb
 800525c:	080060dc 	.word	0x080060dc

08005260 <__d2b>:
 8005260:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005264:	460f      	mov	r7, r1
 8005266:	2101      	movs	r1, #1
 8005268:	ec59 8b10 	vmov	r8, r9, d0
 800526c:	4616      	mov	r6, r2
 800526e:	f7ff fcd5 	bl	8004c1c <_Balloc>
 8005272:	4604      	mov	r4, r0
 8005274:	b930      	cbnz	r0, 8005284 <__d2b+0x24>
 8005276:	4602      	mov	r2, r0
 8005278:	4b24      	ldr	r3, [pc, #144]	; (800530c <__d2b+0xac>)
 800527a:	4825      	ldr	r0, [pc, #148]	; (8005310 <__d2b+0xb0>)
 800527c:	f240 310f 	movw	r1, #783	; 0x30f
 8005280:	f000 fcd6 	bl	8005c30 <__assert_func>
 8005284:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005288:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800528c:	bb2d      	cbnz	r5, 80052da <__d2b+0x7a>
 800528e:	9301      	str	r3, [sp, #4]
 8005290:	f1b8 0300 	subs.w	r3, r8, #0
 8005294:	d026      	beq.n	80052e4 <__d2b+0x84>
 8005296:	4668      	mov	r0, sp
 8005298:	9300      	str	r3, [sp, #0]
 800529a:	f7ff fd87 	bl	8004dac <__lo0bits>
 800529e:	e9dd 1200 	ldrd	r1, r2, [sp]
 80052a2:	b1e8      	cbz	r0, 80052e0 <__d2b+0x80>
 80052a4:	f1c0 0320 	rsb	r3, r0, #32
 80052a8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ac:	430b      	orrs	r3, r1
 80052ae:	40c2      	lsrs	r2, r0
 80052b0:	6163      	str	r3, [r4, #20]
 80052b2:	9201      	str	r2, [sp, #4]
 80052b4:	9b01      	ldr	r3, [sp, #4]
 80052b6:	61a3      	str	r3, [r4, #24]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	bf14      	ite	ne
 80052bc:	2202      	movne	r2, #2
 80052be:	2201      	moveq	r2, #1
 80052c0:	6122      	str	r2, [r4, #16]
 80052c2:	b1bd      	cbz	r5, 80052f4 <__d2b+0x94>
 80052c4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80052c8:	4405      	add	r5, r0
 80052ca:	603d      	str	r5, [r7, #0]
 80052cc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80052d0:	6030      	str	r0, [r6, #0]
 80052d2:	4620      	mov	r0, r4
 80052d4:	b003      	add	sp, #12
 80052d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052de:	e7d6      	b.n	800528e <__d2b+0x2e>
 80052e0:	6161      	str	r1, [r4, #20]
 80052e2:	e7e7      	b.n	80052b4 <__d2b+0x54>
 80052e4:	a801      	add	r0, sp, #4
 80052e6:	f7ff fd61 	bl	8004dac <__lo0bits>
 80052ea:	9b01      	ldr	r3, [sp, #4]
 80052ec:	6163      	str	r3, [r4, #20]
 80052ee:	3020      	adds	r0, #32
 80052f0:	2201      	movs	r2, #1
 80052f2:	e7e5      	b.n	80052c0 <__d2b+0x60>
 80052f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80052f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80052fc:	6038      	str	r0, [r7, #0]
 80052fe:	6918      	ldr	r0, [r3, #16]
 8005300:	f7ff fd34 	bl	8004d6c <__hi0bits>
 8005304:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005308:	e7e2      	b.n	80052d0 <__d2b+0x70>
 800530a:	bf00      	nop
 800530c:	080060cb 	.word	0x080060cb
 8005310:	080060dc 	.word	0x080060dc

08005314 <__ssputs_r>:
 8005314:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005318:	688e      	ldr	r6, [r1, #8]
 800531a:	461f      	mov	r7, r3
 800531c:	42be      	cmp	r6, r7
 800531e:	680b      	ldr	r3, [r1, #0]
 8005320:	4682      	mov	sl, r0
 8005322:	460c      	mov	r4, r1
 8005324:	4690      	mov	r8, r2
 8005326:	d82c      	bhi.n	8005382 <__ssputs_r+0x6e>
 8005328:	898a      	ldrh	r2, [r1, #12]
 800532a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800532e:	d026      	beq.n	800537e <__ssputs_r+0x6a>
 8005330:	6965      	ldr	r5, [r4, #20]
 8005332:	6909      	ldr	r1, [r1, #16]
 8005334:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005338:	eba3 0901 	sub.w	r9, r3, r1
 800533c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005340:	1c7b      	adds	r3, r7, #1
 8005342:	444b      	add	r3, r9
 8005344:	106d      	asrs	r5, r5, #1
 8005346:	429d      	cmp	r5, r3
 8005348:	bf38      	it	cc
 800534a:	461d      	movcc	r5, r3
 800534c:	0553      	lsls	r3, r2, #21
 800534e:	d527      	bpl.n	80053a0 <__ssputs_r+0x8c>
 8005350:	4629      	mov	r1, r5
 8005352:	f7ff fbd7 	bl	8004b04 <_malloc_r>
 8005356:	4606      	mov	r6, r0
 8005358:	b360      	cbz	r0, 80053b4 <__ssputs_r+0xa0>
 800535a:	6921      	ldr	r1, [r4, #16]
 800535c:	464a      	mov	r2, r9
 800535e:	f7fe fcd2 	bl	8003d06 <memcpy>
 8005362:	89a3      	ldrh	r3, [r4, #12]
 8005364:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800536c:	81a3      	strh	r3, [r4, #12]
 800536e:	6126      	str	r6, [r4, #16]
 8005370:	6165      	str	r5, [r4, #20]
 8005372:	444e      	add	r6, r9
 8005374:	eba5 0509 	sub.w	r5, r5, r9
 8005378:	6026      	str	r6, [r4, #0]
 800537a:	60a5      	str	r5, [r4, #8]
 800537c:	463e      	mov	r6, r7
 800537e:	42be      	cmp	r6, r7
 8005380:	d900      	bls.n	8005384 <__ssputs_r+0x70>
 8005382:	463e      	mov	r6, r7
 8005384:	6820      	ldr	r0, [r4, #0]
 8005386:	4632      	mov	r2, r6
 8005388:	4641      	mov	r1, r8
 800538a:	f000 fc05 	bl	8005b98 <memmove>
 800538e:	68a3      	ldr	r3, [r4, #8]
 8005390:	1b9b      	subs	r3, r3, r6
 8005392:	60a3      	str	r3, [r4, #8]
 8005394:	6823      	ldr	r3, [r4, #0]
 8005396:	4433      	add	r3, r6
 8005398:	6023      	str	r3, [r4, #0]
 800539a:	2000      	movs	r0, #0
 800539c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053a0:	462a      	mov	r2, r5
 80053a2:	f000 fc8b 	bl	8005cbc <_realloc_r>
 80053a6:	4606      	mov	r6, r0
 80053a8:	2800      	cmp	r0, #0
 80053aa:	d1e0      	bne.n	800536e <__ssputs_r+0x5a>
 80053ac:	6921      	ldr	r1, [r4, #16]
 80053ae:	4650      	mov	r0, sl
 80053b0:	f7ff fb34 	bl	8004a1c <_free_r>
 80053b4:	230c      	movs	r3, #12
 80053b6:	f8ca 3000 	str.w	r3, [sl]
 80053ba:	89a3      	ldrh	r3, [r4, #12]
 80053bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80053c0:	81a3      	strh	r3, [r4, #12]
 80053c2:	f04f 30ff 	mov.w	r0, #4294967295
 80053c6:	e7e9      	b.n	800539c <__ssputs_r+0x88>

080053c8 <_svfiprintf_r>:
 80053c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053cc:	4698      	mov	r8, r3
 80053ce:	898b      	ldrh	r3, [r1, #12]
 80053d0:	061b      	lsls	r3, r3, #24
 80053d2:	b09d      	sub	sp, #116	; 0x74
 80053d4:	4607      	mov	r7, r0
 80053d6:	460d      	mov	r5, r1
 80053d8:	4614      	mov	r4, r2
 80053da:	d50e      	bpl.n	80053fa <_svfiprintf_r+0x32>
 80053dc:	690b      	ldr	r3, [r1, #16]
 80053de:	b963      	cbnz	r3, 80053fa <_svfiprintf_r+0x32>
 80053e0:	2140      	movs	r1, #64	; 0x40
 80053e2:	f7ff fb8f 	bl	8004b04 <_malloc_r>
 80053e6:	6028      	str	r0, [r5, #0]
 80053e8:	6128      	str	r0, [r5, #16]
 80053ea:	b920      	cbnz	r0, 80053f6 <_svfiprintf_r+0x2e>
 80053ec:	230c      	movs	r3, #12
 80053ee:	603b      	str	r3, [r7, #0]
 80053f0:	f04f 30ff 	mov.w	r0, #4294967295
 80053f4:	e0d0      	b.n	8005598 <_svfiprintf_r+0x1d0>
 80053f6:	2340      	movs	r3, #64	; 0x40
 80053f8:	616b      	str	r3, [r5, #20]
 80053fa:	2300      	movs	r3, #0
 80053fc:	9309      	str	r3, [sp, #36]	; 0x24
 80053fe:	2320      	movs	r3, #32
 8005400:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005404:	f8cd 800c 	str.w	r8, [sp, #12]
 8005408:	2330      	movs	r3, #48	; 0x30
 800540a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80055b0 <_svfiprintf_r+0x1e8>
 800540e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005412:	f04f 0901 	mov.w	r9, #1
 8005416:	4623      	mov	r3, r4
 8005418:	469a      	mov	sl, r3
 800541a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800541e:	b10a      	cbz	r2, 8005424 <_svfiprintf_r+0x5c>
 8005420:	2a25      	cmp	r2, #37	; 0x25
 8005422:	d1f9      	bne.n	8005418 <_svfiprintf_r+0x50>
 8005424:	ebba 0b04 	subs.w	fp, sl, r4
 8005428:	d00b      	beq.n	8005442 <_svfiprintf_r+0x7a>
 800542a:	465b      	mov	r3, fp
 800542c:	4622      	mov	r2, r4
 800542e:	4629      	mov	r1, r5
 8005430:	4638      	mov	r0, r7
 8005432:	f7ff ff6f 	bl	8005314 <__ssputs_r>
 8005436:	3001      	adds	r0, #1
 8005438:	f000 80a9 	beq.w	800558e <_svfiprintf_r+0x1c6>
 800543c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800543e:	445a      	add	r2, fp
 8005440:	9209      	str	r2, [sp, #36]	; 0x24
 8005442:	f89a 3000 	ldrb.w	r3, [sl]
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 80a1 	beq.w	800558e <_svfiprintf_r+0x1c6>
 800544c:	2300      	movs	r3, #0
 800544e:	f04f 32ff 	mov.w	r2, #4294967295
 8005452:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005456:	f10a 0a01 	add.w	sl, sl, #1
 800545a:	9304      	str	r3, [sp, #16]
 800545c:	9307      	str	r3, [sp, #28]
 800545e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005462:	931a      	str	r3, [sp, #104]	; 0x68
 8005464:	4654      	mov	r4, sl
 8005466:	2205      	movs	r2, #5
 8005468:	f814 1b01 	ldrb.w	r1, [r4], #1
 800546c:	4850      	ldr	r0, [pc, #320]	; (80055b0 <_svfiprintf_r+0x1e8>)
 800546e:	f7fa feaf 	bl	80001d0 <memchr>
 8005472:	9a04      	ldr	r2, [sp, #16]
 8005474:	b9d8      	cbnz	r0, 80054ae <_svfiprintf_r+0xe6>
 8005476:	06d0      	lsls	r0, r2, #27
 8005478:	bf44      	itt	mi
 800547a:	2320      	movmi	r3, #32
 800547c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005480:	0711      	lsls	r1, r2, #28
 8005482:	bf44      	itt	mi
 8005484:	232b      	movmi	r3, #43	; 0x2b
 8005486:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800548a:	f89a 3000 	ldrb.w	r3, [sl]
 800548e:	2b2a      	cmp	r3, #42	; 0x2a
 8005490:	d015      	beq.n	80054be <_svfiprintf_r+0xf6>
 8005492:	9a07      	ldr	r2, [sp, #28]
 8005494:	4654      	mov	r4, sl
 8005496:	2000      	movs	r0, #0
 8005498:	f04f 0c0a 	mov.w	ip, #10
 800549c:	4621      	mov	r1, r4
 800549e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054a2:	3b30      	subs	r3, #48	; 0x30
 80054a4:	2b09      	cmp	r3, #9
 80054a6:	d94d      	bls.n	8005544 <_svfiprintf_r+0x17c>
 80054a8:	b1b0      	cbz	r0, 80054d8 <_svfiprintf_r+0x110>
 80054aa:	9207      	str	r2, [sp, #28]
 80054ac:	e014      	b.n	80054d8 <_svfiprintf_r+0x110>
 80054ae:	eba0 0308 	sub.w	r3, r0, r8
 80054b2:	fa09 f303 	lsl.w	r3, r9, r3
 80054b6:	4313      	orrs	r3, r2
 80054b8:	9304      	str	r3, [sp, #16]
 80054ba:	46a2      	mov	sl, r4
 80054bc:	e7d2      	b.n	8005464 <_svfiprintf_r+0x9c>
 80054be:	9b03      	ldr	r3, [sp, #12]
 80054c0:	1d19      	adds	r1, r3, #4
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	9103      	str	r1, [sp, #12]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	bfbb      	ittet	lt
 80054ca:	425b      	neglt	r3, r3
 80054cc:	f042 0202 	orrlt.w	r2, r2, #2
 80054d0:	9307      	strge	r3, [sp, #28]
 80054d2:	9307      	strlt	r3, [sp, #28]
 80054d4:	bfb8      	it	lt
 80054d6:	9204      	strlt	r2, [sp, #16]
 80054d8:	7823      	ldrb	r3, [r4, #0]
 80054da:	2b2e      	cmp	r3, #46	; 0x2e
 80054dc:	d10c      	bne.n	80054f8 <_svfiprintf_r+0x130>
 80054de:	7863      	ldrb	r3, [r4, #1]
 80054e0:	2b2a      	cmp	r3, #42	; 0x2a
 80054e2:	d134      	bne.n	800554e <_svfiprintf_r+0x186>
 80054e4:	9b03      	ldr	r3, [sp, #12]
 80054e6:	1d1a      	adds	r2, r3, #4
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	9203      	str	r2, [sp, #12]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	bfb8      	it	lt
 80054f0:	f04f 33ff 	movlt.w	r3, #4294967295
 80054f4:	3402      	adds	r4, #2
 80054f6:	9305      	str	r3, [sp, #20]
 80054f8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80055c0 <_svfiprintf_r+0x1f8>
 80054fc:	7821      	ldrb	r1, [r4, #0]
 80054fe:	2203      	movs	r2, #3
 8005500:	4650      	mov	r0, sl
 8005502:	f7fa fe65 	bl	80001d0 <memchr>
 8005506:	b138      	cbz	r0, 8005518 <_svfiprintf_r+0x150>
 8005508:	9b04      	ldr	r3, [sp, #16]
 800550a:	eba0 000a 	sub.w	r0, r0, sl
 800550e:	2240      	movs	r2, #64	; 0x40
 8005510:	4082      	lsls	r2, r0
 8005512:	4313      	orrs	r3, r2
 8005514:	3401      	adds	r4, #1
 8005516:	9304      	str	r3, [sp, #16]
 8005518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800551c:	4825      	ldr	r0, [pc, #148]	; (80055b4 <_svfiprintf_r+0x1ec>)
 800551e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005522:	2206      	movs	r2, #6
 8005524:	f7fa fe54 	bl	80001d0 <memchr>
 8005528:	2800      	cmp	r0, #0
 800552a:	d038      	beq.n	800559e <_svfiprintf_r+0x1d6>
 800552c:	4b22      	ldr	r3, [pc, #136]	; (80055b8 <_svfiprintf_r+0x1f0>)
 800552e:	bb1b      	cbnz	r3, 8005578 <_svfiprintf_r+0x1b0>
 8005530:	9b03      	ldr	r3, [sp, #12]
 8005532:	3307      	adds	r3, #7
 8005534:	f023 0307 	bic.w	r3, r3, #7
 8005538:	3308      	adds	r3, #8
 800553a:	9303      	str	r3, [sp, #12]
 800553c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800553e:	4433      	add	r3, r6
 8005540:	9309      	str	r3, [sp, #36]	; 0x24
 8005542:	e768      	b.n	8005416 <_svfiprintf_r+0x4e>
 8005544:	fb0c 3202 	mla	r2, ip, r2, r3
 8005548:	460c      	mov	r4, r1
 800554a:	2001      	movs	r0, #1
 800554c:	e7a6      	b.n	800549c <_svfiprintf_r+0xd4>
 800554e:	2300      	movs	r3, #0
 8005550:	3401      	adds	r4, #1
 8005552:	9305      	str	r3, [sp, #20]
 8005554:	4619      	mov	r1, r3
 8005556:	f04f 0c0a 	mov.w	ip, #10
 800555a:	4620      	mov	r0, r4
 800555c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005560:	3a30      	subs	r2, #48	; 0x30
 8005562:	2a09      	cmp	r2, #9
 8005564:	d903      	bls.n	800556e <_svfiprintf_r+0x1a6>
 8005566:	2b00      	cmp	r3, #0
 8005568:	d0c6      	beq.n	80054f8 <_svfiprintf_r+0x130>
 800556a:	9105      	str	r1, [sp, #20]
 800556c:	e7c4      	b.n	80054f8 <_svfiprintf_r+0x130>
 800556e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005572:	4604      	mov	r4, r0
 8005574:	2301      	movs	r3, #1
 8005576:	e7f0      	b.n	800555a <_svfiprintf_r+0x192>
 8005578:	ab03      	add	r3, sp, #12
 800557a:	9300      	str	r3, [sp, #0]
 800557c:	462a      	mov	r2, r5
 800557e:	4b0f      	ldr	r3, [pc, #60]	; (80055bc <_svfiprintf_r+0x1f4>)
 8005580:	a904      	add	r1, sp, #16
 8005582:	4638      	mov	r0, r7
 8005584:	f7fd fdb0 	bl	80030e8 <_printf_float>
 8005588:	1c42      	adds	r2, r0, #1
 800558a:	4606      	mov	r6, r0
 800558c:	d1d6      	bne.n	800553c <_svfiprintf_r+0x174>
 800558e:	89ab      	ldrh	r3, [r5, #12]
 8005590:	065b      	lsls	r3, r3, #25
 8005592:	f53f af2d 	bmi.w	80053f0 <_svfiprintf_r+0x28>
 8005596:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005598:	b01d      	add	sp, #116	; 0x74
 800559a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800559e:	ab03      	add	r3, sp, #12
 80055a0:	9300      	str	r3, [sp, #0]
 80055a2:	462a      	mov	r2, r5
 80055a4:	4b05      	ldr	r3, [pc, #20]	; (80055bc <_svfiprintf_r+0x1f4>)
 80055a6:	a904      	add	r1, sp, #16
 80055a8:	4638      	mov	r0, r7
 80055aa:	f7fe f841 	bl	8003630 <_printf_i>
 80055ae:	e7eb      	b.n	8005588 <_svfiprintf_r+0x1c0>
 80055b0:	08006234 	.word	0x08006234
 80055b4:	0800623e 	.word	0x0800623e
 80055b8:	080030e9 	.word	0x080030e9
 80055bc:	08005315 	.word	0x08005315
 80055c0:	0800623a 	.word	0x0800623a

080055c4 <__sfputc_r>:
 80055c4:	6893      	ldr	r3, [r2, #8]
 80055c6:	3b01      	subs	r3, #1
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	b410      	push	{r4}
 80055cc:	6093      	str	r3, [r2, #8]
 80055ce:	da08      	bge.n	80055e2 <__sfputc_r+0x1e>
 80055d0:	6994      	ldr	r4, [r2, #24]
 80055d2:	42a3      	cmp	r3, r4
 80055d4:	db01      	blt.n	80055da <__sfputc_r+0x16>
 80055d6:	290a      	cmp	r1, #10
 80055d8:	d103      	bne.n	80055e2 <__sfputc_r+0x1e>
 80055da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055de:	f000 ba45 	b.w	8005a6c <__swbuf_r>
 80055e2:	6813      	ldr	r3, [r2, #0]
 80055e4:	1c58      	adds	r0, r3, #1
 80055e6:	6010      	str	r0, [r2, #0]
 80055e8:	7019      	strb	r1, [r3, #0]
 80055ea:	4608      	mov	r0, r1
 80055ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80055f0:	4770      	bx	lr

080055f2 <__sfputs_r>:
 80055f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055f4:	4606      	mov	r6, r0
 80055f6:	460f      	mov	r7, r1
 80055f8:	4614      	mov	r4, r2
 80055fa:	18d5      	adds	r5, r2, r3
 80055fc:	42ac      	cmp	r4, r5
 80055fe:	d101      	bne.n	8005604 <__sfputs_r+0x12>
 8005600:	2000      	movs	r0, #0
 8005602:	e007      	b.n	8005614 <__sfputs_r+0x22>
 8005604:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005608:	463a      	mov	r2, r7
 800560a:	4630      	mov	r0, r6
 800560c:	f7ff ffda 	bl	80055c4 <__sfputc_r>
 8005610:	1c43      	adds	r3, r0, #1
 8005612:	d1f3      	bne.n	80055fc <__sfputs_r+0xa>
 8005614:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005618 <_vfiprintf_r>:
 8005618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800561c:	460d      	mov	r5, r1
 800561e:	b09d      	sub	sp, #116	; 0x74
 8005620:	4614      	mov	r4, r2
 8005622:	4698      	mov	r8, r3
 8005624:	4606      	mov	r6, r0
 8005626:	b118      	cbz	r0, 8005630 <_vfiprintf_r+0x18>
 8005628:	6a03      	ldr	r3, [r0, #32]
 800562a:	b90b      	cbnz	r3, 8005630 <_vfiprintf_r+0x18>
 800562c:	f7fe f9ae 	bl	800398c <__sinit>
 8005630:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005632:	07d9      	lsls	r1, r3, #31
 8005634:	d405      	bmi.n	8005642 <_vfiprintf_r+0x2a>
 8005636:	89ab      	ldrh	r3, [r5, #12]
 8005638:	059a      	lsls	r2, r3, #22
 800563a:	d402      	bmi.n	8005642 <_vfiprintf_r+0x2a>
 800563c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800563e:	f7fe fb60 	bl	8003d02 <__retarget_lock_acquire_recursive>
 8005642:	89ab      	ldrh	r3, [r5, #12]
 8005644:	071b      	lsls	r3, r3, #28
 8005646:	d501      	bpl.n	800564c <_vfiprintf_r+0x34>
 8005648:	692b      	ldr	r3, [r5, #16]
 800564a:	b99b      	cbnz	r3, 8005674 <_vfiprintf_r+0x5c>
 800564c:	4629      	mov	r1, r5
 800564e:	4630      	mov	r0, r6
 8005650:	f000 fa4a 	bl	8005ae8 <__swsetup_r>
 8005654:	b170      	cbz	r0, 8005674 <_vfiprintf_r+0x5c>
 8005656:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005658:	07dc      	lsls	r4, r3, #31
 800565a:	d504      	bpl.n	8005666 <_vfiprintf_r+0x4e>
 800565c:	f04f 30ff 	mov.w	r0, #4294967295
 8005660:	b01d      	add	sp, #116	; 0x74
 8005662:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005666:	89ab      	ldrh	r3, [r5, #12]
 8005668:	0598      	lsls	r0, r3, #22
 800566a:	d4f7      	bmi.n	800565c <_vfiprintf_r+0x44>
 800566c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800566e:	f7fe fb49 	bl	8003d04 <__retarget_lock_release_recursive>
 8005672:	e7f3      	b.n	800565c <_vfiprintf_r+0x44>
 8005674:	2300      	movs	r3, #0
 8005676:	9309      	str	r3, [sp, #36]	; 0x24
 8005678:	2320      	movs	r3, #32
 800567a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800567e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005682:	2330      	movs	r3, #48	; 0x30
 8005684:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005838 <_vfiprintf_r+0x220>
 8005688:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800568c:	f04f 0901 	mov.w	r9, #1
 8005690:	4623      	mov	r3, r4
 8005692:	469a      	mov	sl, r3
 8005694:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005698:	b10a      	cbz	r2, 800569e <_vfiprintf_r+0x86>
 800569a:	2a25      	cmp	r2, #37	; 0x25
 800569c:	d1f9      	bne.n	8005692 <_vfiprintf_r+0x7a>
 800569e:	ebba 0b04 	subs.w	fp, sl, r4
 80056a2:	d00b      	beq.n	80056bc <_vfiprintf_r+0xa4>
 80056a4:	465b      	mov	r3, fp
 80056a6:	4622      	mov	r2, r4
 80056a8:	4629      	mov	r1, r5
 80056aa:	4630      	mov	r0, r6
 80056ac:	f7ff ffa1 	bl	80055f2 <__sfputs_r>
 80056b0:	3001      	adds	r0, #1
 80056b2:	f000 80a9 	beq.w	8005808 <_vfiprintf_r+0x1f0>
 80056b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80056b8:	445a      	add	r2, fp
 80056ba:	9209      	str	r2, [sp, #36]	; 0x24
 80056bc:	f89a 3000 	ldrb.w	r3, [sl]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 80a1 	beq.w	8005808 <_vfiprintf_r+0x1f0>
 80056c6:	2300      	movs	r3, #0
 80056c8:	f04f 32ff 	mov.w	r2, #4294967295
 80056cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056d0:	f10a 0a01 	add.w	sl, sl, #1
 80056d4:	9304      	str	r3, [sp, #16]
 80056d6:	9307      	str	r3, [sp, #28]
 80056d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80056dc:	931a      	str	r3, [sp, #104]	; 0x68
 80056de:	4654      	mov	r4, sl
 80056e0:	2205      	movs	r2, #5
 80056e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056e6:	4854      	ldr	r0, [pc, #336]	; (8005838 <_vfiprintf_r+0x220>)
 80056e8:	f7fa fd72 	bl	80001d0 <memchr>
 80056ec:	9a04      	ldr	r2, [sp, #16]
 80056ee:	b9d8      	cbnz	r0, 8005728 <_vfiprintf_r+0x110>
 80056f0:	06d1      	lsls	r1, r2, #27
 80056f2:	bf44      	itt	mi
 80056f4:	2320      	movmi	r3, #32
 80056f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80056fa:	0713      	lsls	r3, r2, #28
 80056fc:	bf44      	itt	mi
 80056fe:	232b      	movmi	r3, #43	; 0x2b
 8005700:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005704:	f89a 3000 	ldrb.w	r3, [sl]
 8005708:	2b2a      	cmp	r3, #42	; 0x2a
 800570a:	d015      	beq.n	8005738 <_vfiprintf_r+0x120>
 800570c:	9a07      	ldr	r2, [sp, #28]
 800570e:	4654      	mov	r4, sl
 8005710:	2000      	movs	r0, #0
 8005712:	f04f 0c0a 	mov.w	ip, #10
 8005716:	4621      	mov	r1, r4
 8005718:	f811 3b01 	ldrb.w	r3, [r1], #1
 800571c:	3b30      	subs	r3, #48	; 0x30
 800571e:	2b09      	cmp	r3, #9
 8005720:	d94d      	bls.n	80057be <_vfiprintf_r+0x1a6>
 8005722:	b1b0      	cbz	r0, 8005752 <_vfiprintf_r+0x13a>
 8005724:	9207      	str	r2, [sp, #28]
 8005726:	e014      	b.n	8005752 <_vfiprintf_r+0x13a>
 8005728:	eba0 0308 	sub.w	r3, r0, r8
 800572c:	fa09 f303 	lsl.w	r3, r9, r3
 8005730:	4313      	orrs	r3, r2
 8005732:	9304      	str	r3, [sp, #16]
 8005734:	46a2      	mov	sl, r4
 8005736:	e7d2      	b.n	80056de <_vfiprintf_r+0xc6>
 8005738:	9b03      	ldr	r3, [sp, #12]
 800573a:	1d19      	adds	r1, r3, #4
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	9103      	str	r1, [sp, #12]
 8005740:	2b00      	cmp	r3, #0
 8005742:	bfbb      	ittet	lt
 8005744:	425b      	neglt	r3, r3
 8005746:	f042 0202 	orrlt.w	r2, r2, #2
 800574a:	9307      	strge	r3, [sp, #28]
 800574c:	9307      	strlt	r3, [sp, #28]
 800574e:	bfb8      	it	lt
 8005750:	9204      	strlt	r2, [sp, #16]
 8005752:	7823      	ldrb	r3, [r4, #0]
 8005754:	2b2e      	cmp	r3, #46	; 0x2e
 8005756:	d10c      	bne.n	8005772 <_vfiprintf_r+0x15a>
 8005758:	7863      	ldrb	r3, [r4, #1]
 800575a:	2b2a      	cmp	r3, #42	; 0x2a
 800575c:	d134      	bne.n	80057c8 <_vfiprintf_r+0x1b0>
 800575e:	9b03      	ldr	r3, [sp, #12]
 8005760:	1d1a      	adds	r2, r3, #4
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	9203      	str	r2, [sp, #12]
 8005766:	2b00      	cmp	r3, #0
 8005768:	bfb8      	it	lt
 800576a:	f04f 33ff 	movlt.w	r3, #4294967295
 800576e:	3402      	adds	r4, #2
 8005770:	9305      	str	r3, [sp, #20]
 8005772:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005848 <_vfiprintf_r+0x230>
 8005776:	7821      	ldrb	r1, [r4, #0]
 8005778:	2203      	movs	r2, #3
 800577a:	4650      	mov	r0, sl
 800577c:	f7fa fd28 	bl	80001d0 <memchr>
 8005780:	b138      	cbz	r0, 8005792 <_vfiprintf_r+0x17a>
 8005782:	9b04      	ldr	r3, [sp, #16]
 8005784:	eba0 000a 	sub.w	r0, r0, sl
 8005788:	2240      	movs	r2, #64	; 0x40
 800578a:	4082      	lsls	r2, r0
 800578c:	4313      	orrs	r3, r2
 800578e:	3401      	adds	r4, #1
 8005790:	9304      	str	r3, [sp, #16]
 8005792:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005796:	4829      	ldr	r0, [pc, #164]	; (800583c <_vfiprintf_r+0x224>)
 8005798:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800579c:	2206      	movs	r2, #6
 800579e:	f7fa fd17 	bl	80001d0 <memchr>
 80057a2:	2800      	cmp	r0, #0
 80057a4:	d03f      	beq.n	8005826 <_vfiprintf_r+0x20e>
 80057a6:	4b26      	ldr	r3, [pc, #152]	; (8005840 <_vfiprintf_r+0x228>)
 80057a8:	bb1b      	cbnz	r3, 80057f2 <_vfiprintf_r+0x1da>
 80057aa:	9b03      	ldr	r3, [sp, #12]
 80057ac:	3307      	adds	r3, #7
 80057ae:	f023 0307 	bic.w	r3, r3, #7
 80057b2:	3308      	adds	r3, #8
 80057b4:	9303      	str	r3, [sp, #12]
 80057b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057b8:	443b      	add	r3, r7
 80057ba:	9309      	str	r3, [sp, #36]	; 0x24
 80057bc:	e768      	b.n	8005690 <_vfiprintf_r+0x78>
 80057be:	fb0c 3202 	mla	r2, ip, r2, r3
 80057c2:	460c      	mov	r4, r1
 80057c4:	2001      	movs	r0, #1
 80057c6:	e7a6      	b.n	8005716 <_vfiprintf_r+0xfe>
 80057c8:	2300      	movs	r3, #0
 80057ca:	3401      	adds	r4, #1
 80057cc:	9305      	str	r3, [sp, #20]
 80057ce:	4619      	mov	r1, r3
 80057d0:	f04f 0c0a 	mov.w	ip, #10
 80057d4:	4620      	mov	r0, r4
 80057d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057da:	3a30      	subs	r2, #48	; 0x30
 80057dc:	2a09      	cmp	r2, #9
 80057de:	d903      	bls.n	80057e8 <_vfiprintf_r+0x1d0>
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d0c6      	beq.n	8005772 <_vfiprintf_r+0x15a>
 80057e4:	9105      	str	r1, [sp, #20]
 80057e6:	e7c4      	b.n	8005772 <_vfiprintf_r+0x15a>
 80057e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80057ec:	4604      	mov	r4, r0
 80057ee:	2301      	movs	r3, #1
 80057f0:	e7f0      	b.n	80057d4 <_vfiprintf_r+0x1bc>
 80057f2:	ab03      	add	r3, sp, #12
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	462a      	mov	r2, r5
 80057f8:	4b12      	ldr	r3, [pc, #72]	; (8005844 <_vfiprintf_r+0x22c>)
 80057fa:	a904      	add	r1, sp, #16
 80057fc:	4630      	mov	r0, r6
 80057fe:	f7fd fc73 	bl	80030e8 <_printf_float>
 8005802:	4607      	mov	r7, r0
 8005804:	1c78      	adds	r0, r7, #1
 8005806:	d1d6      	bne.n	80057b6 <_vfiprintf_r+0x19e>
 8005808:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800580a:	07d9      	lsls	r1, r3, #31
 800580c:	d405      	bmi.n	800581a <_vfiprintf_r+0x202>
 800580e:	89ab      	ldrh	r3, [r5, #12]
 8005810:	059a      	lsls	r2, r3, #22
 8005812:	d402      	bmi.n	800581a <_vfiprintf_r+0x202>
 8005814:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005816:	f7fe fa75 	bl	8003d04 <__retarget_lock_release_recursive>
 800581a:	89ab      	ldrh	r3, [r5, #12]
 800581c:	065b      	lsls	r3, r3, #25
 800581e:	f53f af1d 	bmi.w	800565c <_vfiprintf_r+0x44>
 8005822:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005824:	e71c      	b.n	8005660 <_vfiprintf_r+0x48>
 8005826:	ab03      	add	r3, sp, #12
 8005828:	9300      	str	r3, [sp, #0]
 800582a:	462a      	mov	r2, r5
 800582c:	4b05      	ldr	r3, [pc, #20]	; (8005844 <_vfiprintf_r+0x22c>)
 800582e:	a904      	add	r1, sp, #16
 8005830:	4630      	mov	r0, r6
 8005832:	f7fd fefd 	bl	8003630 <_printf_i>
 8005836:	e7e4      	b.n	8005802 <_vfiprintf_r+0x1ea>
 8005838:	08006234 	.word	0x08006234
 800583c:	0800623e 	.word	0x0800623e
 8005840:	080030e9 	.word	0x080030e9
 8005844:	080055f3 	.word	0x080055f3
 8005848:	0800623a 	.word	0x0800623a

0800584c <__sflush_r>:
 800584c:	898a      	ldrh	r2, [r1, #12]
 800584e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005852:	4605      	mov	r5, r0
 8005854:	0710      	lsls	r0, r2, #28
 8005856:	460c      	mov	r4, r1
 8005858:	d458      	bmi.n	800590c <__sflush_r+0xc0>
 800585a:	684b      	ldr	r3, [r1, #4]
 800585c:	2b00      	cmp	r3, #0
 800585e:	dc05      	bgt.n	800586c <__sflush_r+0x20>
 8005860:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005862:	2b00      	cmp	r3, #0
 8005864:	dc02      	bgt.n	800586c <__sflush_r+0x20>
 8005866:	2000      	movs	r0, #0
 8005868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800586c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800586e:	2e00      	cmp	r6, #0
 8005870:	d0f9      	beq.n	8005866 <__sflush_r+0x1a>
 8005872:	2300      	movs	r3, #0
 8005874:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005878:	682f      	ldr	r7, [r5, #0]
 800587a:	6a21      	ldr	r1, [r4, #32]
 800587c:	602b      	str	r3, [r5, #0]
 800587e:	d032      	beq.n	80058e6 <__sflush_r+0x9a>
 8005880:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005882:	89a3      	ldrh	r3, [r4, #12]
 8005884:	075a      	lsls	r2, r3, #29
 8005886:	d505      	bpl.n	8005894 <__sflush_r+0x48>
 8005888:	6863      	ldr	r3, [r4, #4]
 800588a:	1ac0      	subs	r0, r0, r3
 800588c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800588e:	b10b      	cbz	r3, 8005894 <__sflush_r+0x48>
 8005890:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005892:	1ac0      	subs	r0, r0, r3
 8005894:	2300      	movs	r3, #0
 8005896:	4602      	mov	r2, r0
 8005898:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800589a:	6a21      	ldr	r1, [r4, #32]
 800589c:	4628      	mov	r0, r5
 800589e:	47b0      	blx	r6
 80058a0:	1c43      	adds	r3, r0, #1
 80058a2:	89a3      	ldrh	r3, [r4, #12]
 80058a4:	d106      	bne.n	80058b4 <__sflush_r+0x68>
 80058a6:	6829      	ldr	r1, [r5, #0]
 80058a8:	291d      	cmp	r1, #29
 80058aa:	d82b      	bhi.n	8005904 <__sflush_r+0xb8>
 80058ac:	4a29      	ldr	r2, [pc, #164]	; (8005954 <__sflush_r+0x108>)
 80058ae:	410a      	asrs	r2, r1
 80058b0:	07d6      	lsls	r6, r2, #31
 80058b2:	d427      	bmi.n	8005904 <__sflush_r+0xb8>
 80058b4:	2200      	movs	r2, #0
 80058b6:	6062      	str	r2, [r4, #4]
 80058b8:	04d9      	lsls	r1, r3, #19
 80058ba:	6922      	ldr	r2, [r4, #16]
 80058bc:	6022      	str	r2, [r4, #0]
 80058be:	d504      	bpl.n	80058ca <__sflush_r+0x7e>
 80058c0:	1c42      	adds	r2, r0, #1
 80058c2:	d101      	bne.n	80058c8 <__sflush_r+0x7c>
 80058c4:	682b      	ldr	r3, [r5, #0]
 80058c6:	b903      	cbnz	r3, 80058ca <__sflush_r+0x7e>
 80058c8:	6560      	str	r0, [r4, #84]	; 0x54
 80058ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80058cc:	602f      	str	r7, [r5, #0]
 80058ce:	2900      	cmp	r1, #0
 80058d0:	d0c9      	beq.n	8005866 <__sflush_r+0x1a>
 80058d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80058d6:	4299      	cmp	r1, r3
 80058d8:	d002      	beq.n	80058e0 <__sflush_r+0x94>
 80058da:	4628      	mov	r0, r5
 80058dc:	f7ff f89e 	bl	8004a1c <_free_r>
 80058e0:	2000      	movs	r0, #0
 80058e2:	6360      	str	r0, [r4, #52]	; 0x34
 80058e4:	e7c0      	b.n	8005868 <__sflush_r+0x1c>
 80058e6:	2301      	movs	r3, #1
 80058e8:	4628      	mov	r0, r5
 80058ea:	47b0      	blx	r6
 80058ec:	1c41      	adds	r1, r0, #1
 80058ee:	d1c8      	bne.n	8005882 <__sflush_r+0x36>
 80058f0:	682b      	ldr	r3, [r5, #0]
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0c5      	beq.n	8005882 <__sflush_r+0x36>
 80058f6:	2b1d      	cmp	r3, #29
 80058f8:	d001      	beq.n	80058fe <__sflush_r+0xb2>
 80058fa:	2b16      	cmp	r3, #22
 80058fc:	d101      	bne.n	8005902 <__sflush_r+0xb6>
 80058fe:	602f      	str	r7, [r5, #0]
 8005900:	e7b1      	b.n	8005866 <__sflush_r+0x1a>
 8005902:	89a3      	ldrh	r3, [r4, #12]
 8005904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005908:	81a3      	strh	r3, [r4, #12]
 800590a:	e7ad      	b.n	8005868 <__sflush_r+0x1c>
 800590c:	690f      	ldr	r7, [r1, #16]
 800590e:	2f00      	cmp	r7, #0
 8005910:	d0a9      	beq.n	8005866 <__sflush_r+0x1a>
 8005912:	0793      	lsls	r3, r2, #30
 8005914:	680e      	ldr	r6, [r1, #0]
 8005916:	bf08      	it	eq
 8005918:	694b      	ldreq	r3, [r1, #20]
 800591a:	600f      	str	r7, [r1, #0]
 800591c:	bf18      	it	ne
 800591e:	2300      	movne	r3, #0
 8005920:	eba6 0807 	sub.w	r8, r6, r7
 8005924:	608b      	str	r3, [r1, #8]
 8005926:	f1b8 0f00 	cmp.w	r8, #0
 800592a:	dd9c      	ble.n	8005866 <__sflush_r+0x1a>
 800592c:	6a21      	ldr	r1, [r4, #32]
 800592e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005930:	4643      	mov	r3, r8
 8005932:	463a      	mov	r2, r7
 8005934:	4628      	mov	r0, r5
 8005936:	47b0      	blx	r6
 8005938:	2800      	cmp	r0, #0
 800593a:	dc06      	bgt.n	800594a <__sflush_r+0xfe>
 800593c:	89a3      	ldrh	r3, [r4, #12]
 800593e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005942:	81a3      	strh	r3, [r4, #12]
 8005944:	f04f 30ff 	mov.w	r0, #4294967295
 8005948:	e78e      	b.n	8005868 <__sflush_r+0x1c>
 800594a:	4407      	add	r7, r0
 800594c:	eba8 0800 	sub.w	r8, r8, r0
 8005950:	e7e9      	b.n	8005926 <__sflush_r+0xda>
 8005952:	bf00      	nop
 8005954:	dfbffffe 	.word	0xdfbffffe

08005958 <_fflush_r>:
 8005958:	b538      	push	{r3, r4, r5, lr}
 800595a:	690b      	ldr	r3, [r1, #16]
 800595c:	4605      	mov	r5, r0
 800595e:	460c      	mov	r4, r1
 8005960:	b913      	cbnz	r3, 8005968 <_fflush_r+0x10>
 8005962:	2500      	movs	r5, #0
 8005964:	4628      	mov	r0, r5
 8005966:	bd38      	pop	{r3, r4, r5, pc}
 8005968:	b118      	cbz	r0, 8005972 <_fflush_r+0x1a>
 800596a:	6a03      	ldr	r3, [r0, #32]
 800596c:	b90b      	cbnz	r3, 8005972 <_fflush_r+0x1a>
 800596e:	f7fe f80d 	bl	800398c <__sinit>
 8005972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d0f3      	beq.n	8005962 <_fflush_r+0xa>
 800597a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800597c:	07d0      	lsls	r0, r2, #31
 800597e:	d404      	bmi.n	800598a <_fflush_r+0x32>
 8005980:	0599      	lsls	r1, r3, #22
 8005982:	d402      	bmi.n	800598a <_fflush_r+0x32>
 8005984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005986:	f7fe f9bc 	bl	8003d02 <__retarget_lock_acquire_recursive>
 800598a:	4628      	mov	r0, r5
 800598c:	4621      	mov	r1, r4
 800598e:	f7ff ff5d 	bl	800584c <__sflush_r>
 8005992:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005994:	07da      	lsls	r2, r3, #31
 8005996:	4605      	mov	r5, r0
 8005998:	d4e4      	bmi.n	8005964 <_fflush_r+0xc>
 800599a:	89a3      	ldrh	r3, [r4, #12]
 800599c:	059b      	lsls	r3, r3, #22
 800599e:	d4e1      	bmi.n	8005964 <_fflush_r+0xc>
 80059a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059a2:	f7fe f9af 	bl	8003d04 <__retarget_lock_release_recursive>
 80059a6:	e7dd      	b.n	8005964 <_fflush_r+0xc>

080059a8 <__swhatbuf_r>:
 80059a8:	b570      	push	{r4, r5, r6, lr}
 80059aa:	460c      	mov	r4, r1
 80059ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059b0:	2900      	cmp	r1, #0
 80059b2:	b096      	sub	sp, #88	; 0x58
 80059b4:	4615      	mov	r5, r2
 80059b6:	461e      	mov	r6, r3
 80059b8:	da0d      	bge.n	80059d6 <__swhatbuf_r+0x2e>
 80059ba:	89a3      	ldrh	r3, [r4, #12]
 80059bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80059c0:	f04f 0100 	mov.w	r1, #0
 80059c4:	bf0c      	ite	eq
 80059c6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80059ca:	2340      	movne	r3, #64	; 0x40
 80059cc:	2000      	movs	r0, #0
 80059ce:	6031      	str	r1, [r6, #0]
 80059d0:	602b      	str	r3, [r5, #0]
 80059d2:	b016      	add	sp, #88	; 0x58
 80059d4:	bd70      	pop	{r4, r5, r6, pc}
 80059d6:	466a      	mov	r2, sp
 80059d8:	f000 f8f8 	bl	8005bcc <_fstat_r>
 80059dc:	2800      	cmp	r0, #0
 80059de:	dbec      	blt.n	80059ba <__swhatbuf_r+0x12>
 80059e0:	9901      	ldr	r1, [sp, #4]
 80059e2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80059e6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80059ea:	4259      	negs	r1, r3
 80059ec:	4159      	adcs	r1, r3
 80059ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80059f2:	e7eb      	b.n	80059cc <__swhatbuf_r+0x24>

080059f4 <__smakebuf_r>:
 80059f4:	898b      	ldrh	r3, [r1, #12]
 80059f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80059f8:	079d      	lsls	r5, r3, #30
 80059fa:	4606      	mov	r6, r0
 80059fc:	460c      	mov	r4, r1
 80059fe:	d507      	bpl.n	8005a10 <__smakebuf_r+0x1c>
 8005a00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005a04:	6023      	str	r3, [r4, #0]
 8005a06:	6123      	str	r3, [r4, #16]
 8005a08:	2301      	movs	r3, #1
 8005a0a:	6163      	str	r3, [r4, #20]
 8005a0c:	b002      	add	sp, #8
 8005a0e:	bd70      	pop	{r4, r5, r6, pc}
 8005a10:	ab01      	add	r3, sp, #4
 8005a12:	466a      	mov	r2, sp
 8005a14:	f7ff ffc8 	bl	80059a8 <__swhatbuf_r>
 8005a18:	9900      	ldr	r1, [sp, #0]
 8005a1a:	4605      	mov	r5, r0
 8005a1c:	4630      	mov	r0, r6
 8005a1e:	f7ff f871 	bl	8004b04 <_malloc_r>
 8005a22:	b948      	cbnz	r0, 8005a38 <__smakebuf_r+0x44>
 8005a24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a28:	059a      	lsls	r2, r3, #22
 8005a2a:	d4ef      	bmi.n	8005a0c <__smakebuf_r+0x18>
 8005a2c:	f023 0303 	bic.w	r3, r3, #3
 8005a30:	f043 0302 	orr.w	r3, r3, #2
 8005a34:	81a3      	strh	r3, [r4, #12]
 8005a36:	e7e3      	b.n	8005a00 <__smakebuf_r+0xc>
 8005a38:	89a3      	ldrh	r3, [r4, #12]
 8005a3a:	6020      	str	r0, [r4, #0]
 8005a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a40:	81a3      	strh	r3, [r4, #12]
 8005a42:	9b00      	ldr	r3, [sp, #0]
 8005a44:	6163      	str	r3, [r4, #20]
 8005a46:	9b01      	ldr	r3, [sp, #4]
 8005a48:	6120      	str	r0, [r4, #16]
 8005a4a:	b15b      	cbz	r3, 8005a64 <__smakebuf_r+0x70>
 8005a4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a50:	4630      	mov	r0, r6
 8005a52:	f000 f8cd 	bl	8005bf0 <_isatty_r>
 8005a56:	b128      	cbz	r0, 8005a64 <__smakebuf_r+0x70>
 8005a58:	89a3      	ldrh	r3, [r4, #12]
 8005a5a:	f023 0303 	bic.w	r3, r3, #3
 8005a5e:	f043 0301 	orr.w	r3, r3, #1
 8005a62:	81a3      	strh	r3, [r4, #12]
 8005a64:	89a3      	ldrh	r3, [r4, #12]
 8005a66:	431d      	orrs	r5, r3
 8005a68:	81a5      	strh	r5, [r4, #12]
 8005a6a:	e7cf      	b.n	8005a0c <__smakebuf_r+0x18>

08005a6c <__swbuf_r>:
 8005a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6e:	460e      	mov	r6, r1
 8005a70:	4614      	mov	r4, r2
 8005a72:	4605      	mov	r5, r0
 8005a74:	b118      	cbz	r0, 8005a7e <__swbuf_r+0x12>
 8005a76:	6a03      	ldr	r3, [r0, #32]
 8005a78:	b90b      	cbnz	r3, 8005a7e <__swbuf_r+0x12>
 8005a7a:	f7fd ff87 	bl	800398c <__sinit>
 8005a7e:	69a3      	ldr	r3, [r4, #24]
 8005a80:	60a3      	str	r3, [r4, #8]
 8005a82:	89a3      	ldrh	r3, [r4, #12]
 8005a84:	071a      	lsls	r2, r3, #28
 8005a86:	d525      	bpl.n	8005ad4 <__swbuf_r+0x68>
 8005a88:	6923      	ldr	r3, [r4, #16]
 8005a8a:	b31b      	cbz	r3, 8005ad4 <__swbuf_r+0x68>
 8005a8c:	6823      	ldr	r3, [r4, #0]
 8005a8e:	6922      	ldr	r2, [r4, #16]
 8005a90:	1a98      	subs	r0, r3, r2
 8005a92:	6963      	ldr	r3, [r4, #20]
 8005a94:	b2f6      	uxtb	r6, r6
 8005a96:	4283      	cmp	r3, r0
 8005a98:	4637      	mov	r7, r6
 8005a9a:	dc04      	bgt.n	8005aa6 <__swbuf_r+0x3a>
 8005a9c:	4621      	mov	r1, r4
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	f7ff ff5a 	bl	8005958 <_fflush_r>
 8005aa4:	b9e0      	cbnz	r0, 8005ae0 <__swbuf_r+0x74>
 8005aa6:	68a3      	ldr	r3, [r4, #8]
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	60a3      	str	r3, [r4, #8]
 8005aac:	6823      	ldr	r3, [r4, #0]
 8005aae:	1c5a      	adds	r2, r3, #1
 8005ab0:	6022      	str	r2, [r4, #0]
 8005ab2:	701e      	strb	r6, [r3, #0]
 8005ab4:	6962      	ldr	r2, [r4, #20]
 8005ab6:	1c43      	adds	r3, r0, #1
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d004      	beq.n	8005ac6 <__swbuf_r+0x5a>
 8005abc:	89a3      	ldrh	r3, [r4, #12]
 8005abe:	07db      	lsls	r3, r3, #31
 8005ac0:	d506      	bpl.n	8005ad0 <__swbuf_r+0x64>
 8005ac2:	2e0a      	cmp	r6, #10
 8005ac4:	d104      	bne.n	8005ad0 <__swbuf_r+0x64>
 8005ac6:	4621      	mov	r1, r4
 8005ac8:	4628      	mov	r0, r5
 8005aca:	f7ff ff45 	bl	8005958 <_fflush_r>
 8005ace:	b938      	cbnz	r0, 8005ae0 <__swbuf_r+0x74>
 8005ad0:	4638      	mov	r0, r7
 8005ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ad4:	4621      	mov	r1, r4
 8005ad6:	4628      	mov	r0, r5
 8005ad8:	f000 f806 	bl	8005ae8 <__swsetup_r>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	d0d5      	beq.n	8005a8c <__swbuf_r+0x20>
 8005ae0:	f04f 37ff 	mov.w	r7, #4294967295
 8005ae4:	e7f4      	b.n	8005ad0 <__swbuf_r+0x64>
	...

08005ae8 <__swsetup_r>:
 8005ae8:	b538      	push	{r3, r4, r5, lr}
 8005aea:	4b2a      	ldr	r3, [pc, #168]	; (8005b94 <__swsetup_r+0xac>)
 8005aec:	4605      	mov	r5, r0
 8005aee:	6818      	ldr	r0, [r3, #0]
 8005af0:	460c      	mov	r4, r1
 8005af2:	b118      	cbz	r0, 8005afc <__swsetup_r+0x14>
 8005af4:	6a03      	ldr	r3, [r0, #32]
 8005af6:	b90b      	cbnz	r3, 8005afc <__swsetup_r+0x14>
 8005af8:	f7fd ff48 	bl	800398c <__sinit>
 8005afc:	89a3      	ldrh	r3, [r4, #12]
 8005afe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b02:	0718      	lsls	r0, r3, #28
 8005b04:	d422      	bmi.n	8005b4c <__swsetup_r+0x64>
 8005b06:	06d9      	lsls	r1, r3, #27
 8005b08:	d407      	bmi.n	8005b1a <__swsetup_r+0x32>
 8005b0a:	2309      	movs	r3, #9
 8005b0c:	602b      	str	r3, [r5, #0]
 8005b0e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005b12:	81a3      	strh	r3, [r4, #12]
 8005b14:	f04f 30ff 	mov.w	r0, #4294967295
 8005b18:	e034      	b.n	8005b84 <__swsetup_r+0x9c>
 8005b1a:	0758      	lsls	r0, r3, #29
 8005b1c:	d512      	bpl.n	8005b44 <__swsetup_r+0x5c>
 8005b1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b20:	b141      	cbz	r1, 8005b34 <__swsetup_r+0x4c>
 8005b22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b26:	4299      	cmp	r1, r3
 8005b28:	d002      	beq.n	8005b30 <__swsetup_r+0x48>
 8005b2a:	4628      	mov	r0, r5
 8005b2c:	f7fe ff76 	bl	8004a1c <_free_r>
 8005b30:	2300      	movs	r3, #0
 8005b32:	6363      	str	r3, [r4, #52]	; 0x34
 8005b34:	89a3      	ldrh	r3, [r4, #12]
 8005b36:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b3a:	81a3      	strh	r3, [r4, #12]
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	6063      	str	r3, [r4, #4]
 8005b40:	6923      	ldr	r3, [r4, #16]
 8005b42:	6023      	str	r3, [r4, #0]
 8005b44:	89a3      	ldrh	r3, [r4, #12]
 8005b46:	f043 0308 	orr.w	r3, r3, #8
 8005b4a:	81a3      	strh	r3, [r4, #12]
 8005b4c:	6923      	ldr	r3, [r4, #16]
 8005b4e:	b94b      	cbnz	r3, 8005b64 <__swsetup_r+0x7c>
 8005b50:	89a3      	ldrh	r3, [r4, #12]
 8005b52:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b5a:	d003      	beq.n	8005b64 <__swsetup_r+0x7c>
 8005b5c:	4621      	mov	r1, r4
 8005b5e:	4628      	mov	r0, r5
 8005b60:	f7ff ff48 	bl	80059f4 <__smakebuf_r>
 8005b64:	89a0      	ldrh	r0, [r4, #12]
 8005b66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b6a:	f010 0301 	ands.w	r3, r0, #1
 8005b6e:	d00a      	beq.n	8005b86 <__swsetup_r+0x9e>
 8005b70:	2300      	movs	r3, #0
 8005b72:	60a3      	str	r3, [r4, #8]
 8005b74:	6963      	ldr	r3, [r4, #20]
 8005b76:	425b      	negs	r3, r3
 8005b78:	61a3      	str	r3, [r4, #24]
 8005b7a:	6923      	ldr	r3, [r4, #16]
 8005b7c:	b943      	cbnz	r3, 8005b90 <__swsetup_r+0xa8>
 8005b7e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b82:	d1c4      	bne.n	8005b0e <__swsetup_r+0x26>
 8005b84:	bd38      	pop	{r3, r4, r5, pc}
 8005b86:	0781      	lsls	r1, r0, #30
 8005b88:	bf58      	it	pl
 8005b8a:	6963      	ldrpl	r3, [r4, #20]
 8005b8c:	60a3      	str	r3, [r4, #8]
 8005b8e:	e7f4      	b.n	8005b7a <__swsetup_r+0x92>
 8005b90:	2000      	movs	r0, #0
 8005b92:	e7f7      	b.n	8005b84 <__swsetup_r+0x9c>
 8005b94:	20000084 	.word	0x20000084

08005b98 <memmove>:
 8005b98:	4288      	cmp	r0, r1
 8005b9a:	b510      	push	{r4, lr}
 8005b9c:	eb01 0402 	add.w	r4, r1, r2
 8005ba0:	d902      	bls.n	8005ba8 <memmove+0x10>
 8005ba2:	4284      	cmp	r4, r0
 8005ba4:	4623      	mov	r3, r4
 8005ba6:	d807      	bhi.n	8005bb8 <memmove+0x20>
 8005ba8:	1e43      	subs	r3, r0, #1
 8005baa:	42a1      	cmp	r1, r4
 8005bac:	d008      	beq.n	8005bc0 <memmove+0x28>
 8005bae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005bb6:	e7f8      	b.n	8005baa <memmove+0x12>
 8005bb8:	4402      	add	r2, r0
 8005bba:	4601      	mov	r1, r0
 8005bbc:	428a      	cmp	r2, r1
 8005bbe:	d100      	bne.n	8005bc2 <memmove+0x2a>
 8005bc0:	bd10      	pop	{r4, pc}
 8005bc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bca:	e7f7      	b.n	8005bbc <memmove+0x24>

08005bcc <_fstat_r>:
 8005bcc:	b538      	push	{r3, r4, r5, lr}
 8005bce:	4d07      	ldr	r5, [pc, #28]	; (8005bec <_fstat_r+0x20>)
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	4604      	mov	r4, r0
 8005bd4:	4608      	mov	r0, r1
 8005bd6:	4611      	mov	r1, r2
 8005bd8:	602b      	str	r3, [r5, #0]
 8005bda:	f7fd f8d2 	bl	8002d82 <_fstat>
 8005bde:	1c43      	adds	r3, r0, #1
 8005be0:	d102      	bne.n	8005be8 <_fstat_r+0x1c>
 8005be2:	682b      	ldr	r3, [r5, #0]
 8005be4:	b103      	cbz	r3, 8005be8 <_fstat_r+0x1c>
 8005be6:	6023      	str	r3, [r4, #0]
 8005be8:	bd38      	pop	{r3, r4, r5, pc}
 8005bea:	bf00      	nop
 8005bec:	20000464 	.word	0x20000464

08005bf0 <_isatty_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	4d06      	ldr	r5, [pc, #24]	; (8005c0c <_isatty_r+0x1c>)
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	4604      	mov	r4, r0
 8005bf8:	4608      	mov	r0, r1
 8005bfa:	602b      	str	r3, [r5, #0]
 8005bfc:	f7fd f8d1 	bl	8002da2 <_isatty>
 8005c00:	1c43      	adds	r3, r0, #1
 8005c02:	d102      	bne.n	8005c0a <_isatty_r+0x1a>
 8005c04:	682b      	ldr	r3, [r5, #0]
 8005c06:	b103      	cbz	r3, 8005c0a <_isatty_r+0x1a>
 8005c08:	6023      	str	r3, [r4, #0]
 8005c0a:	bd38      	pop	{r3, r4, r5, pc}
 8005c0c:	20000464 	.word	0x20000464

08005c10 <_sbrk_r>:
 8005c10:	b538      	push	{r3, r4, r5, lr}
 8005c12:	4d06      	ldr	r5, [pc, #24]	; (8005c2c <_sbrk_r+0x1c>)
 8005c14:	2300      	movs	r3, #0
 8005c16:	4604      	mov	r4, r0
 8005c18:	4608      	mov	r0, r1
 8005c1a:	602b      	str	r3, [r5, #0]
 8005c1c:	f7fd f8da 	bl	8002dd4 <_sbrk>
 8005c20:	1c43      	adds	r3, r0, #1
 8005c22:	d102      	bne.n	8005c2a <_sbrk_r+0x1a>
 8005c24:	682b      	ldr	r3, [r5, #0]
 8005c26:	b103      	cbz	r3, 8005c2a <_sbrk_r+0x1a>
 8005c28:	6023      	str	r3, [r4, #0]
 8005c2a:	bd38      	pop	{r3, r4, r5, pc}
 8005c2c:	20000464 	.word	0x20000464

08005c30 <__assert_func>:
 8005c30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c32:	4614      	mov	r4, r2
 8005c34:	461a      	mov	r2, r3
 8005c36:	4b09      	ldr	r3, [pc, #36]	; (8005c5c <__assert_func+0x2c>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4605      	mov	r5, r0
 8005c3c:	68d8      	ldr	r0, [r3, #12]
 8005c3e:	b14c      	cbz	r4, 8005c54 <__assert_func+0x24>
 8005c40:	4b07      	ldr	r3, [pc, #28]	; (8005c60 <__assert_func+0x30>)
 8005c42:	9100      	str	r1, [sp, #0]
 8005c44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005c48:	4906      	ldr	r1, [pc, #24]	; (8005c64 <__assert_func+0x34>)
 8005c4a:	462b      	mov	r3, r5
 8005c4c:	f000 f872 	bl	8005d34 <fiprintf>
 8005c50:	f000 f882 	bl	8005d58 <abort>
 8005c54:	4b04      	ldr	r3, [pc, #16]	; (8005c68 <__assert_func+0x38>)
 8005c56:	461c      	mov	r4, r3
 8005c58:	e7f3      	b.n	8005c42 <__assert_func+0x12>
 8005c5a:	bf00      	nop
 8005c5c:	20000084 	.word	0x20000084
 8005c60:	0800624f 	.word	0x0800624f
 8005c64:	0800625c 	.word	0x0800625c
 8005c68:	0800628a 	.word	0x0800628a

08005c6c <_calloc_r>:
 8005c6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c6e:	fba1 2402 	umull	r2, r4, r1, r2
 8005c72:	b94c      	cbnz	r4, 8005c88 <_calloc_r+0x1c>
 8005c74:	4611      	mov	r1, r2
 8005c76:	9201      	str	r2, [sp, #4]
 8005c78:	f7fe ff44 	bl	8004b04 <_malloc_r>
 8005c7c:	9a01      	ldr	r2, [sp, #4]
 8005c7e:	4605      	mov	r5, r0
 8005c80:	b930      	cbnz	r0, 8005c90 <_calloc_r+0x24>
 8005c82:	4628      	mov	r0, r5
 8005c84:	b003      	add	sp, #12
 8005c86:	bd30      	pop	{r4, r5, pc}
 8005c88:	220c      	movs	r2, #12
 8005c8a:	6002      	str	r2, [r0, #0]
 8005c8c:	2500      	movs	r5, #0
 8005c8e:	e7f8      	b.n	8005c82 <_calloc_r+0x16>
 8005c90:	4621      	mov	r1, r4
 8005c92:	f7fd ffca 	bl	8003c2a <memset>
 8005c96:	e7f4      	b.n	8005c82 <_calloc_r+0x16>

08005c98 <__ascii_mbtowc>:
 8005c98:	b082      	sub	sp, #8
 8005c9a:	b901      	cbnz	r1, 8005c9e <__ascii_mbtowc+0x6>
 8005c9c:	a901      	add	r1, sp, #4
 8005c9e:	b142      	cbz	r2, 8005cb2 <__ascii_mbtowc+0x1a>
 8005ca0:	b14b      	cbz	r3, 8005cb6 <__ascii_mbtowc+0x1e>
 8005ca2:	7813      	ldrb	r3, [r2, #0]
 8005ca4:	600b      	str	r3, [r1, #0]
 8005ca6:	7812      	ldrb	r2, [r2, #0]
 8005ca8:	1e10      	subs	r0, r2, #0
 8005caa:	bf18      	it	ne
 8005cac:	2001      	movne	r0, #1
 8005cae:	b002      	add	sp, #8
 8005cb0:	4770      	bx	lr
 8005cb2:	4610      	mov	r0, r2
 8005cb4:	e7fb      	b.n	8005cae <__ascii_mbtowc+0x16>
 8005cb6:	f06f 0001 	mvn.w	r0, #1
 8005cba:	e7f8      	b.n	8005cae <__ascii_mbtowc+0x16>

08005cbc <_realloc_r>:
 8005cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cc0:	4680      	mov	r8, r0
 8005cc2:	4614      	mov	r4, r2
 8005cc4:	460e      	mov	r6, r1
 8005cc6:	b921      	cbnz	r1, 8005cd2 <_realloc_r+0x16>
 8005cc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ccc:	4611      	mov	r1, r2
 8005cce:	f7fe bf19 	b.w	8004b04 <_malloc_r>
 8005cd2:	b92a      	cbnz	r2, 8005ce0 <_realloc_r+0x24>
 8005cd4:	f7fe fea2 	bl	8004a1c <_free_r>
 8005cd8:	4625      	mov	r5, r4
 8005cda:	4628      	mov	r0, r5
 8005cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ce0:	f000 f841 	bl	8005d66 <_malloc_usable_size_r>
 8005ce4:	4284      	cmp	r4, r0
 8005ce6:	4607      	mov	r7, r0
 8005ce8:	d802      	bhi.n	8005cf0 <_realloc_r+0x34>
 8005cea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005cee:	d812      	bhi.n	8005d16 <_realloc_r+0x5a>
 8005cf0:	4621      	mov	r1, r4
 8005cf2:	4640      	mov	r0, r8
 8005cf4:	f7fe ff06 	bl	8004b04 <_malloc_r>
 8005cf8:	4605      	mov	r5, r0
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	d0ed      	beq.n	8005cda <_realloc_r+0x1e>
 8005cfe:	42bc      	cmp	r4, r7
 8005d00:	4622      	mov	r2, r4
 8005d02:	4631      	mov	r1, r6
 8005d04:	bf28      	it	cs
 8005d06:	463a      	movcs	r2, r7
 8005d08:	f7fd fffd 	bl	8003d06 <memcpy>
 8005d0c:	4631      	mov	r1, r6
 8005d0e:	4640      	mov	r0, r8
 8005d10:	f7fe fe84 	bl	8004a1c <_free_r>
 8005d14:	e7e1      	b.n	8005cda <_realloc_r+0x1e>
 8005d16:	4635      	mov	r5, r6
 8005d18:	e7df      	b.n	8005cda <_realloc_r+0x1e>

08005d1a <__ascii_wctomb>:
 8005d1a:	b149      	cbz	r1, 8005d30 <__ascii_wctomb+0x16>
 8005d1c:	2aff      	cmp	r2, #255	; 0xff
 8005d1e:	bf85      	ittet	hi
 8005d20:	238a      	movhi	r3, #138	; 0x8a
 8005d22:	6003      	strhi	r3, [r0, #0]
 8005d24:	700a      	strbls	r2, [r1, #0]
 8005d26:	f04f 30ff 	movhi.w	r0, #4294967295
 8005d2a:	bf98      	it	ls
 8005d2c:	2001      	movls	r0, #1
 8005d2e:	4770      	bx	lr
 8005d30:	4608      	mov	r0, r1
 8005d32:	4770      	bx	lr

08005d34 <fiprintf>:
 8005d34:	b40e      	push	{r1, r2, r3}
 8005d36:	b503      	push	{r0, r1, lr}
 8005d38:	4601      	mov	r1, r0
 8005d3a:	ab03      	add	r3, sp, #12
 8005d3c:	4805      	ldr	r0, [pc, #20]	; (8005d54 <fiprintf+0x20>)
 8005d3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d42:	6800      	ldr	r0, [r0, #0]
 8005d44:	9301      	str	r3, [sp, #4]
 8005d46:	f7ff fc67 	bl	8005618 <_vfiprintf_r>
 8005d4a:	b002      	add	sp, #8
 8005d4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d50:	b003      	add	sp, #12
 8005d52:	4770      	bx	lr
 8005d54:	20000084 	.word	0x20000084

08005d58 <abort>:
 8005d58:	b508      	push	{r3, lr}
 8005d5a:	2006      	movs	r0, #6
 8005d5c:	f000 f834 	bl	8005dc8 <raise>
 8005d60:	2001      	movs	r0, #1
 8005d62:	f7fc ffdb 	bl	8002d1c <_exit>

08005d66 <_malloc_usable_size_r>:
 8005d66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d6a:	1f18      	subs	r0, r3, #4
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	bfbc      	itt	lt
 8005d70:	580b      	ldrlt	r3, [r1, r0]
 8005d72:	18c0      	addlt	r0, r0, r3
 8005d74:	4770      	bx	lr

08005d76 <_raise_r>:
 8005d76:	291f      	cmp	r1, #31
 8005d78:	b538      	push	{r3, r4, r5, lr}
 8005d7a:	4604      	mov	r4, r0
 8005d7c:	460d      	mov	r5, r1
 8005d7e:	d904      	bls.n	8005d8a <_raise_r+0x14>
 8005d80:	2316      	movs	r3, #22
 8005d82:	6003      	str	r3, [r0, #0]
 8005d84:	f04f 30ff 	mov.w	r0, #4294967295
 8005d88:	bd38      	pop	{r3, r4, r5, pc}
 8005d8a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005d8c:	b112      	cbz	r2, 8005d94 <_raise_r+0x1e>
 8005d8e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005d92:	b94b      	cbnz	r3, 8005da8 <_raise_r+0x32>
 8005d94:	4620      	mov	r0, r4
 8005d96:	f000 f831 	bl	8005dfc <_getpid_r>
 8005d9a:	462a      	mov	r2, r5
 8005d9c:	4601      	mov	r1, r0
 8005d9e:	4620      	mov	r0, r4
 8005da0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005da4:	f000 b818 	b.w	8005dd8 <_kill_r>
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d00a      	beq.n	8005dc2 <_raise_r+0x4c>
 8005dac:	1c59      	adds	r1, r3, #1
 8005dae:	d103      	bne.n	8005db8 <_raise_r+0x42>
 8005db0:	2316      	movs	r3, #22
 8005db2:	6003      	str	r3, [r0, #0]
 8005db4:	2001      	movs	r0, #1
 8005db6:	e7e7      	b.n	8005d88 <_raise_r+0x12>
 8005db8:	2400      	movs	r4, #0
 8005dba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	4798      	blx	r3
 8005dc2:	2000      	movs	r0, #0
 8005dc4:	e7e0      	b.n	8005d88 <_raise_r+0x12>
	...

08005dc8 <raise>:
 8005dc8:	4b02      	ldr	r3, [pc, #8]	; (8005dd4 <raise+0xc>)
 8005dca:	4601      	mov	r1, r0
 8005dcc:	6818      	ldr	r0, [r3, #0]
 8005dce:	f7ff bfd2 	b.w	8005d76 <_raise_r>
 8005dd2:	bf00      	nop
 8005dd4:	20000084 	.word	0x20000084

08005dd8 <_kill_r>:
 8005dd8:	b538      	push	{r3, r4, r5, lr}
 8005dda:	4d07      	ldr	r5, [pc, #28]	; (8005df8 <_kill_r+0x20>)
 8005ddc:	2300      	movs	r3, #0
 8005dde:	4604      	mov	r4, r0
 8005de0:	4608      	mov	r0, r1
 8005de2:	4611      	mov	r1, r2
 8005de4:	602b      	str	r3, [r5, #0]
 8005de6:	f7fc ff89 	bl	8002cfc <_kill>
 8005dea:	1c43      	adds	r3, r0, #1
 8005dec:	d102      	bne.n	8005df4 <_kill_r+0x1c>
 8005dee:	682b      	ldr	r3, [r5, #0]
 8005df0:	b103      	cbz	r3, 8005df4 <_kill_r+0x1c>
 8005df2:	6023      	str	r3, [r4, #0]
 8005df4:	bd38      	pop	{r3, r4, r5, pc}
 8005df6:	bf00      	nop
 8005df8:	20000464 	.word	0x20000464

08005dfc <_getpid_r>:
 8005dfc:	f7fc bf76 	b.w	8002cec <_getpid>

08005e00 <_init>:
 8005e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e02:	bf00      	nop
 8005e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e06:	bc08      	pop	{r3}
 8005e08:	469e      	mov	lr, r3
 8005e0a:	4770      	bx	lr

08005e0c <_fini>:
 8005e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e0e:	bf00      	nop
 8005e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e12:	bc08      	pop	{r3}
 8005e14:	469e      	mov	lr, r3
 8005e16:	4770      	bx	lr
