sim_seconds                                  0.072702                       # Number of seconds simulated
sim_ticks                                 72701998000                       # Number of ticks simulated
final_tick                               4328030071500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                6586650                       # Simulator instruction rate (inst/s)
host_op_rate                                  7306154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              363738422                       # Simulator tick rate (ticks/s)
host_mem_usage                                2943880                       # Number of bytes of host memory used
host_seconds                                   199.87                       # Real time elapsed on the host
sim_insts                                  1316502559                       # Number of instructions simulated
sim_ops                                    1460313044                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           14                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           14                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           14                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           14                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       122368                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       125696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       125696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data       125696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data       128512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       126208                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu6.data       119296                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data       125952                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          1015296                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       482048                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        482048                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          502                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu6.data          466                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data          492                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3966                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         1883                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             1883                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        28170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      1683145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      1728921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      1728921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      1728921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      1767654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      1735963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu6.data      1640890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        98594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data      1732442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            13965173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        28170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu6.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        98594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         218316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       6630464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            6630464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       6630464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        28170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      1683145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      1728921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      1728921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      1728921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      1767654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      1735963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu6.data      1640890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        98594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data      1732442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           20595638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3966                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     1883                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   31728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  15064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              1014784                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                481792                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               1015296                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             482048                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs          166                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3880                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3920                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3960                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3872                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3984                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            4128                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            4040                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3928                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            1839                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            1872                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            1848                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            1857                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            1880                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            1968                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            1912                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            1880                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 74002493000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               31728                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              15064                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3957                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3957                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3957                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3957                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3957                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3957                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3957                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3958                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  626                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  627                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  628                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  628                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  628                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  628                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  628                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  627                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  629                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  631                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  630                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  628                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  625                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         6556                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   228.275778                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   203.049596                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    67.991992                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          628      9.58%      9.58% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           46      0.70%     10.28% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           27      0.41%     10.69% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           19      0.29%     10.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           36      0.55%     11.53% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           47      0.72%     12.25% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          595      9.08%     21.32% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5158     78.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         6556                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    50.675200                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    28.067885                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-11            3      0.48%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-19           34      5.44%      6.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-27          116     18.56%     24.64% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-35           78     12.48%     37.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-43           85     13.60%     50.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-51           57      9.12%     59.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-59           62      9.92%     69.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-67           44      7.04%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-75           36      5.76%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-83           28      4.48%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-91           22      3.52%     90.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-99           19      3.04%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-107            8      1.28%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::112-115           12      1.92%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::120-123           11      1.76%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-131            1      0.16%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::136-139            1      0.16%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::144-147            4      0.64%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::152-155            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::168-171            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.089600                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.077454                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.842560                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            618     98.88%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32              7      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  892667868                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1430186268                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                101478400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28149.21                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45099.21                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      13.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       6.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   13.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    6.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  27714                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 12498                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              82.97                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 12652161.57                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  65667676564                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     646187066                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          6167145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          6242745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2               6416928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          6357657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          4160376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               4211376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               4328880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               4288896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         23354572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             23622144                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         24121843.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         23802854.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        10786037.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        10730050.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        10902159.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3            10865664                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      6801771513.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      6804709485.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      6808919915.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      6808593893.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       74808907920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       74806330752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       74802637392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       74802923376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        104847802286.400009                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        104848501273.919998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        104849981838.720001                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        104849487062.399994                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.881015                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.881534                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.882634                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.882267                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       129536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       125952                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       130816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data       120320                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data       129792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       125440                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu6.data       124160                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data       120832                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          1021696                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       493824                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        493824                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          506                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          492                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          511                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          470                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          507                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu6.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3991                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         1929                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             1929                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      1781739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      1732442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      1799345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      1654975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      1785260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      1725400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu6.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        49297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data      1662018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            14053204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu6.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        49297                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         183104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       6792441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            6792441                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       6792441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      1781739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      1732442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      1799345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      1654975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      1785260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      1725400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu6.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        49297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data      1662018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           20845644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3991                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     1929                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   31928                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  15432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              1021440                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                493824                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               1021696                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             493824                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs          273                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3920                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3904                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            4192                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            4048                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3992                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3896                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            4008                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            1792                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            1912                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            2160                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            1975                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            1904                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            1905                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            1912                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            1872                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 72702050000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               31928                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              15432                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3947                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3950                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3951                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3951                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3951                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3952                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3953                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3954                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    21                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    18                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   17                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   17                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   17                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   16                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   15                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   14                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    4                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  636                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  636                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  637                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  637                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  637                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  638                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  640                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  641                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  643                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  643                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  642                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  643                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  643                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  642                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  642                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  647                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  646                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  646                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  646                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  645                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  645                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  645                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  643                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  637                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         6609                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   229.272810                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   204.000575                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    67.474178                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          650      9.84%      9.84% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           18      0.27%     10.11% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           18      0.27%     10.38% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           10      0.15%     10.53% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           18      0.27%     10.80% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           21      0.32%     11.12% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          636      9.62%     20.74% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5238     79.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         6609                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          637                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    50.097331                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    29.413073                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-3             6      0.94%      0.94% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-11           16      2.51%      3.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-19           38      5.97%      9.42% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-27           80     12.56%     21.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-35          104     16.33%     38.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-43           88     13.81%     52.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-51           62      9.73%     61.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-59           47      7.38%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-67           50      7.85%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-75           39      6.12%     83.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-83           27      4.24%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-91           22      3.45%     90.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-99           14      2.20%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::104-107           15      2.35%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-115           14      2.20%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::120-123            4      0.63%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::136-139            1      0.16%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::144-147            2      0.31%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::152-155            4      0.63%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::160-163            1      0.16%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::176-179            2      0.31%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::200-203            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          637                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          637                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.226060                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.187617                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.522084                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            619     97.17%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::31              1      0.16%     97.49% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             14      2.20%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::40              2      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          637                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  955360672                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1496404672                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                102144000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29929.85                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46879.85                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      14.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       6.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   14.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    6.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.88                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  27889                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 12854                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 12280751.69                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  65666594100                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     647255780                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          6168355.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          6258470.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          6385478.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3               6317136                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               4161192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               4221984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               4307664                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               4261560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         23706009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         23753932.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         23962598.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         23618150.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        10772766.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        10928701.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        11005424.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        10786037.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      6801375559.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      6802808238.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      6807342283.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      6808840516.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       74809255248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       74807998512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       74804021280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       74802707040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        104848093851.839996                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        104848624560                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        104849679449.279999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        104849185161.600006                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.881232                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.881626                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.882409                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.882042                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       129792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       127232                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       123904                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data       134912                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data       128000                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       119296                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu6.data       126976                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data       130560                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          1038592                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu6.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       486656                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        486656                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          507                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          484                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          527                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          500                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          466                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu6.data          496                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data          510                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              4057                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         1901                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             1901                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      1785260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        31691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      1750048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      1704272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      1855685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst        38733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      1760612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      1640890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu6.data      1746527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.itb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        73946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data      1795824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            14285605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        31691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst        38733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu6.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        73946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         235922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       6693846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            6693846                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       6693846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      1785260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        31691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      1750048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      1704272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      1855685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst        38733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      1760612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      1640890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu6.data      1746527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.itb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        73946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data      1795824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           20979451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      4057                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     1901                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   32456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  15208                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              1037632                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   960                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                486400                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               1038592                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             486656                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   30                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          579                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            4216                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3920                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            4009                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3937                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            4144                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            4040                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            4096                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            4064                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            1856                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            1880                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            1912                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            1921                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            1928                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            1944                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            1920                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            1839                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 73986501000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               32456                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              15208                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  4048                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  4047                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  4048                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  4049                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  4049                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  4049                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  4049                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  4049                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     6                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    5                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  631                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  634                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  636                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  637                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  635                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  634                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  634                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  634                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  633                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  632                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         6648                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   229.246691                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   204.396699                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    67.177088                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          632      9.51%      9.51% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           31      0.47%      9.97% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           26      0.39%     10.36% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           12      0.18%     10.54% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           30      0.45%     11.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           32      0.48%     11.48% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          616      9.27%     20.74% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5269     79.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         6648                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          632                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    51.268987                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    44.474857                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    27.861108                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-11            4      0.63%      0.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-19           38      6.01%      6.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-27           97     15.35%     21.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-35           79     12.50%     34.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-43           83     13.13%     47.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-51           76     12.03%     59.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-59           57      9.02%     68.67% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-67           47      7.44%     76.11% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-75           42      6.65%     82.75% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-83           38      6.01%     88.77% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-91           17      2.69%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-99           18      2.85%     94.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::104-107           10      1.58%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-115            9      1.42%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::120-123            4      0.63%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-131            2      0.32%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-139            4      0.63%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::144-147            2      0.32%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::152-155            2      0.32%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::160-163            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::184-187            2      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          632                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          632                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.050633                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.039258                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.778454                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            626     99.05%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              5      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          632                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  955842438                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1505463138                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                103763200                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29477.65                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46427.65                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      14.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       6.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   14.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    6.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  28331                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 12647                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.16                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 12418009.57                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  65671328283                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     642535347                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0               6410880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          6399388.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          6503414.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          6629817.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               4324800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               4317048                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               4387224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               4472496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         24636019.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         24199718.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         24373939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         24965491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11124449.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        11075097.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        11150991.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        11313561.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      6803973993.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      6806233437.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      6808993185.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      6808866016.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       74806975920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       74804993952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       74802573120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       74802684672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        104850100782.720001                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        104849873362.559998                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        104850636595.200012                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        104851586775.360016                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.882722                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.882554                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.883120                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.883826                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data       130816                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       128000                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       128768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data       124672                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data       120064                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       122368                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu6.data       118784                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data       122112                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          1011456                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       478720                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        478720                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          511                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          500                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          503                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          487                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          469                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu6.data          464                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data          477                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3951                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         1870                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             1870                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        31691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      1799345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      1760612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      1771176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      1714836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      1651454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      1683145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.inst        28170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu6.data      1633848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        80988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data      1679624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            13912355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        31691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         3521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu6.inst        28170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        80988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         214795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       6584688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            6584688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       6584688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        31691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      1799345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      1760612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      1771176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      1714836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      1651454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      1683145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.inst        28170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu6.data      1633848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        80988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data      1679624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           20497043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3951                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     1870                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   31608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  14960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              1011456                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                478720                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               1011456                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             478720                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs          411                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3904                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3872                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3936                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3912                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3968                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            4104                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            4024                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3888                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            1800                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            1880                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            1856                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            1840                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            1880                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            1992                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            1880                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1832                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 73986661000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               31608                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              14960                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3939                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3939                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3940                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3940                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3940                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3940                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3941                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3943                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    12                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   11                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   10                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    8                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  620                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  622                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  622                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  623                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  626                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  627                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  627                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  627                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  625                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  622                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  621                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         6505                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   229.081630                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   204.180736                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    67.317415                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          616      9.47%      9.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           41      0.63%     10.10% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           25      0.38%     10.48% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            5      0.08%     10.56% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           27      0.42%     10.98% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           45      0.69%     11.67% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          598      9.19%     20.86% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5148     79.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         6505                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          622                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    50.752412                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    43.953637                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    28.294969                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-11            2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-19           29      4.66%      4.98% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-27          112     18.01%     22.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-35          103     16.56%     39.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-43           75     12.06%     51.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-51           56      9.00%     60.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-59           51      8.20%     68.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-67           42      6.75%     75.56% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-75           50      8.04%     83.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-83           29      4.66%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-91           17      2.73%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-99           12      1.93%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-107           11      1.77%     94.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112-115           13      2.09%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::120-123            5      0.80%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-131            8      1.29%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-139            1      0.16%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::144-147            2      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::152-155            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-195            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          622                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          622                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.051447                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.036527                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.884974                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            613     98.55%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32              6      0.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          622                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  896810216                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1432565816                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                101145600                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   28372.89                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              45322.89                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      13.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       6.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   13.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    6.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  27621                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 12442                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 12710300.81                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  86.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  65675521861                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     638341769                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          6121785.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1               6199200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          6423580.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          6378825.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          4129776.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               4182000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               4333368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               4303176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         23204812.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         23495347.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         24101875.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         23810841.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        10729635.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        10726318.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        10972247.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        10832486.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      6802301805.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      6804593150.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      6807941959.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      6809457539.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       74808442752                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       74806432800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       74803495248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       74802165792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        104847585288                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        104848283536.319992                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        104849922999.359985                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        104849603381.760010                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.880854                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.881373                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.882590                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.882353                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       126464                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       131584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       123136                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data       124160                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data       128768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       121344                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu6.data       128512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data       124672                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          1022720                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       488704                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        488704                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          494                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          514                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          481                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          503                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          474                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu6.data          502                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data          487                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3995                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         1909                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             1909                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      1739485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      1809909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      1693709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      1771176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      1669060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.inst        28170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu6.data      1767654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        73946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data      1714836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            14067289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         3521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu6.inst        28170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        73946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         193667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       6722016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            6722016                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       6722016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      1739485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      1809909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      1693709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      1771176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      1669060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.inst        28170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu6.data      1767654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        73946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data      1714836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           20789305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3995                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     1909                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   31960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  15272                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              1022496                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   224                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                488448                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               1022720                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             488704                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                    7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          118                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3984                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3864                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            4105                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3912                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            4152                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            4024                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            4048                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3864                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            1880                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            1888                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            1944                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            1872                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            1920                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            1920                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            2001                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            1839                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 74024536000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               31960                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              15272                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3953                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3954                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3955                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3955                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3955                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3955                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3956                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3956                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    20                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   18                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   19                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                   10                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    8                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    5                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    1                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  632                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  634                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  634                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  634                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  634                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  638                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  638                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  637                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  637                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  637                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  641                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  640                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  640                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  637                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  636                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  635                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  631                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         6603                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   228.826897                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   204.004927                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    67.380877                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          621      9.40%      9.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           40      0.61%     10.01% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           31      0.47%     10.48% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           22      0.33%     10.81% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           30      0.45%     11.27% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           40      0.61%     11.87% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          607      9.19%     21.07% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5212     78.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         6603                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          633                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    50.352291                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    27.944408                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-11            4      0.63%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-19           30      4.74%      5.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-27          108     17.06%     22.59% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-35           90     14.22%     36.81% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-43           82     12.95%     49.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-51           71     11.22%     60.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-59           67     10.58%     71.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-67           50      7.90%     79.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-75           29      4.58%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-83           33      5.21%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-91           14      2.21%     91.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-99           13      2.05%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-107           13      2.05%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::112-115            5      0.79%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-123            8      1.26%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-131            2      0.32%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::136-139            7      1.11%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-147            2      0.32%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::152-155            1      0.16%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::160-163            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::200-203            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          633                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          633                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.113744                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.087501                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.269039                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              2      0.32%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.16%      0.63% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            620     97.95%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32              7      1.11%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::40              2      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          633                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  934042698                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1475646048                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                102249600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29231.77                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46181.77                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      14.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       6.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   14.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    6.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.07                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  27919                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 12695                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 12538031.17                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  86.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  65669558499                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     644305131                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          6152630.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1               6289920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2               6444144                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          6403017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0          4150584.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               4243200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               4347240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               4319496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0             23547264                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         23803852.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         24369446.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         23695526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        10779402.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        10829168.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        10885570.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        10998789.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      6801159634.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      6804939090.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      6807258944.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      6808776166.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       74809444656                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       74806129344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       74804094384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       74802763488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        104847888891.839996                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        104848889296.320007                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        104850054450.239990                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        104849611203.839996                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.881079                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.881823                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.882688                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.882359                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data       120832                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       127232                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       125440                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data       128256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data       120320                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       123392                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu6.data       123136                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data       126976                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          1017600                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu6.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       481280                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        481280                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          501                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          470                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          482                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu6.data          481                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data          496                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3975                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         1880                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             1880                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        35212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      1662018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        28170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      1750048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      1725400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      1764133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      1654975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      1697230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.inst        28170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu6.data      1693709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.dtb.walker        28170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        84509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data      1746527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            13996864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        35212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        28170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst         7042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu6.inst        28170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        84509                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         239443                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       6619901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            6619901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       6619901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        35212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      1662018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        28170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      1750048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      1725400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      1764133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      1654975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      1697230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.inst        28170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu6.data      1693709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.dtb.walker        28170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        84509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data      1746527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           20616765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3975                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     1880                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   31800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  15040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              1017600                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                481024                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               1017600                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             481280                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs          428                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3888                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3936                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3880                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            4048                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            4032                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            4008                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3904                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            4104                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            1823                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            1840                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            1873                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            1928                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            1896                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            1880                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            1912                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            1880                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 72702276000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               31800                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              15040                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3963                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3965                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3966                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3968                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3969                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3969                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3970                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3971                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    12                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  625                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  625                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  625                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  625                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  625                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  627                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  628                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  629                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  628                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  628                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  628                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  628                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  628                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  624                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         6530                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   229.498315                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   204.723414                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    66.997023                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          619      9.48%      9.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           31      0.47%      9.95% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           22      0.34%     10.29% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            8      0.12%     10.41% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           29      0.44%     10.86% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           26      0.40%     11.26% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          608      9.31%     20.57% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5187     79.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         6530                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          624                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    50.948718                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    27.244048                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-3             3      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-11            8      1.28%      1.76% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-19           44      7.05%      8.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-27           90     14.42%     23.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-35           78     12.50%     35.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-43           69     11.06%     46.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-51           67     10.74%     57.53% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-59           61      9.78%     67.31% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-67           41      6.57%     73.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-75           51      8.17%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-83           30      4.81%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-91           30      4.81%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-99           24      3.85%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::104-107            9      1.44%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::112-115            7      1.12%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::120-123            4      0.64%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-131            1      0.16%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-139            3      0.48%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::144-147            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::152-155            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::160-163            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          624                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          624                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.089744                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.070544                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.059221                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            616     98.72%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              6      0.96%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          624                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  883807796                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1422817796                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                101760000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   27792.70                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              44742.70                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      14.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       6.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   14.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    6.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  27786                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 12516                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 12417126.56                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  65685540962                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     628322668                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          6179846.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          6191337.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          6381244.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          6357657.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0          4168944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1          4176696.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               4304808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               4288896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         23732966.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         23610662.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         24029491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         23862758.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        10766131.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        10647106.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        11028234.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        10832486.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      6802116085.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      6803816071.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      6805969413.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      6806632674.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       74808605664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       74807114448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       74805225552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       74804643744                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        104848224358.080002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        104848211042.879990                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        104849593464                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        104849272937.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.881329                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.881319                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.882346                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.882108                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       122368                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       122880                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       128512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data       125440                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data       124416                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       126208                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu6.data       123904                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data       125184                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          1017600                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        18688                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       480000                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        480000                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          480                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          502                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu6.data          484                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3975                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         1875                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             1875                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        66903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      1683145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      1690187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      1767654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        38733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      1725400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      1711315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      1735963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu6.data      1704272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        77467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data      1721878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            13996864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        66903                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst         3521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        38733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu6.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        77467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         257049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       6602294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            6602294                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       6602294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        66903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      1683145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      1690187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      1767654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        38733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      1725400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      1711315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      1735963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu6.data      1704272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        77467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data      1721878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           20599159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3975                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     1875                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   31800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  15000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              1017152                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   448                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                480512                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               1017600                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             480000                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs          101                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            4081                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3832                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3936                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3848                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            4024                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            4081                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3984                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            4000                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            1831                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            1848                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            1872                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            1881                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            1864                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            1920                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            1904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            1896                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 73997931000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               31800                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              15000                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3967                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3965                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3966                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3967                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  621                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  624                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  628                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  629                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  629                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  629                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  629                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  629                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  629                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  628                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  625                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         6538                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   229.070664                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   204.100885                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    67.402110                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          621      9.50%      9.50% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           43      0.66%     10.16% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           21      0.32%     10.48% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            8      0.12%     10.60% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           27      0.41%     11.01% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           40      0.61%     11.62% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          599      9.16%     20.79% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5179     79.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         6538                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    50.857600                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    29.132828                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-3             3      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-11            6      0.96%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-19           33      5.28%      6.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-27          101     16.16%     22.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-35           83     13.28%     36.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-43           90     14.40%     50.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-51           63     10.08%     60.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-59           59      9.44%     70.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-67           51      8.16%     78.24% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-75           28      4.48%     82.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-83           31      4.96%     87.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-91           21      3.36%     91.04% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-99           10      1.60%     92.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-107           11      1.76%     94.40% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-115           15      2.40%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-123            8      1.28%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-131            2      0.32%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::136-139            2      0.32%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-147            1      0.16%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-155            3      0.48%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::160-163            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::176-179            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-195            2      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.025600                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.008527                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.905459                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              3      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            617     98.72%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32              5      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  882677892                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1421450592                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                101715200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   27769.39                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              44719.39                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      13.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       6.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   14.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    6.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  27784                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 12480                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 12649218.97                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  65677148415                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     636715215                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          6204038.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          6165331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          6369753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          6482246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          4185264.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               4159152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               4297056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               4372944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         23795366.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         23190835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         24026995.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         24210700.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        10772766.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        10630517.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        10888888.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        11008327.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      6801970694.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      6803010976.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      6805833652.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      6809885614.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       74808733200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       74807820672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       74805344640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       74801790288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        104848316050.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        104847632205.120010                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        104849415706.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        104850404841.600006                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.881397                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.880889                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.882214                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.882948                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data       124416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       122112                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       128768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data       122624                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data       121856                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       124160                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu6.data       123648                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data       127232                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          1017088                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       481280                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        481280                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          486                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          477                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          503                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          479                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          476                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu6.data          483                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3973                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         1880                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             1880                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        52818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      1711315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      1679624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      1771176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        42255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      1686666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      1676102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu6.data      1700751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.dtb.walker        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        91552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data      1750048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            13989822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        52818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         7042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        42255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu6.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        91552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         271134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       6619901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            6619901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       6619901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        52818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      1711315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      1679624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      1771176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        42255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      1686666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      1676102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu6.data      1700751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.dtb.walker        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        91552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data      1750048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           20609722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3973                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     1880                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   31784                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  15040                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              1017088                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                481280                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               1017088                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             481280                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs          205                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3920                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3904                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3984                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3872                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            4008                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            4016                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            4016                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            4064                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            1856                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            1879                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            1880                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            1848                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            1840                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            1908                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            1936                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            1893                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 74019499000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               31784                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              15040                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3962                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3962                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3963                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3963                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3964                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3964                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3964                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3966                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    9                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  618                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  620                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  620                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  620                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  621                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  621                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  621                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  621                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  625                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  626                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  631                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  635                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  636                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  636                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  636                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  635                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  633                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  633                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  628                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  624                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         6531                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   229.423978                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   204.535583                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    67.116015                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          625      9.57%      9.57% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           25      0.38%      9.95% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           25      0.38%     10.34% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            7      0.11%     10.44% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           27      0.41%     10.86% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           30      0.46%     11.32% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          605      9.26%     20.58% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5187     79.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         6531                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          624                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    50.884615                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    29.129469                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-11            3      0.48%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-19           36      5.77%      6.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-27          110     17.63%     24.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-35           88     14.10%     38.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-43           63     10.10%     48.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-51           82     13.14%     61.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-59           59      9.46%     70.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-67           39      6.25%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-75           37      5.93%     83.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-83           29      4.65%     87.66% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-91           20      3.21%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-99           16      2.56%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-107           10      1.60%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-115            7      1.12%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-123            5      0.80%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-131            8      1.28%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::144-147            4      0.64%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::152-155            3      0.48%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::160-163            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::168-171            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          624                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          624                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.102564                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.069115                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.344053                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              3      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.16%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20              1      0.16%      0.80% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              1      0.16%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            605     96.96%     97.92% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              2      0.32%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             10      1.60%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          624                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  890152252                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1428891052                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                101708800                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28006.30                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              44956.30                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      13.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       6.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   13.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    6.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  27771                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 12522                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 12646420.47                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  86.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  65683701916                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     630161714                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          6113923.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1               6162912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          6288710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3               6432048                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               4124472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               4157520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               4242384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               4339080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         23258726.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         23446924.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         23694028.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3             24019008                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        10643374.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        10646691.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        10784378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3            11000448                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      6801247350.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      6801842977.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      6805254113.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      6808340102.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       74809367712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       74808845232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       74805853008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       74803146000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        104847410279.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        104847756979.199997                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        104848771344                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        104849931407.039993                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.880724                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.880981                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.881735                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.882597                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       124160                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       127744                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       128512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data       124672                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data       123136                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       117760                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu6.data       126720                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data       125184                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          1014784                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu6.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       480512                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        480512                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          499                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          502                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          487                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          481                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          460                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu6.data          495                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data          489                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3964                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         1877                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             1877                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      1757091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      1767654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      1714836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst        28170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      1693709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      1619763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu6.data      1743006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        95073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data      1721878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            13958131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst        28170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu6.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        95073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         228880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       6609337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            6609337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       6609337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      1757091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      1767654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      1714836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst        28170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      1693709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      1619763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu6.data      1743006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        95073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data      1721878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           20567468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3964                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     1877                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   31712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  15016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              1014528                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                480768                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               1014784                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             480512                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           81                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3888                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3896                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3952                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            4064                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3976                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            4024                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            4040                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3864                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            1863                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            1856                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            1872                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            1840                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            1880                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            1904                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            1960                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            1849                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 73990281000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               31712                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              15016                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3956                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3956                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3956                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3958                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3958                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3959                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3959                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3959                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    5                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  623                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  623                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  624                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  627                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  626                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  625                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         6508                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   229.762754                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   205.077218                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    66.785475                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          617      9.48%      9.48% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           24      0.37%      9.85% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           21      0.32%     10.17% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           12      0.18%     10.36% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           23      0.35%     10.71% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           23      0.35%     11.06% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          605      9.30%     20.36% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5183     79.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         6508                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    50.598400                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    27.036662                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-11            9      1.44%      1.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-19           19      3.04%      4.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-27          115     18.40%     23.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-35           85     13.60%     36.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-43           74     11.84%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-51           71     11.36%     59.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-59           61      9.76%     69.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-67           52      8.32%     77.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-75           29      4.64%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-83           34      5.44%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-91           23      3.68%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-99           15      2.40%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-107           12      1.92%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-115            5      0.80%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::120-123           10      1.60%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-131            4      0.64%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-139            3      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::144-147            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::152-155            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::160-163            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.038400                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.024107                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.846447                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              2      0.32%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            618     98.88%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32              5      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  926301624                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1463684424                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                101452800                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29217.18                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46167.18                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      13.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       6.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   13.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    6.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  27712                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 12508                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 12667399.59                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  65679203314                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     634660316                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          6142348.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          6352819.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2               6383664                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               6510672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               4143648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               4285632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               4306440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               4392120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         23566732.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         24377932.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         24161779.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         24185740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        10756177.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        10815897.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        10985103.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        11144770.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      6800885706.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      6804550195.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      6803676809.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      6809012775.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       74809684944                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       74806470480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       74807236608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       74802555936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        104847834278.400009                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        104849507677.440002                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        104849405124.479996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        104850456735.360001                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.881039                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.882282                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.882206                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.882987                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       125440                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       128000                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       129536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data       121856                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data       122368                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       120320                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu6.data       128512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data       122368                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          1016320                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       482048                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        482048                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          500                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          506                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          476                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          470                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu6.data          502                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3970                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         1883                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             1883                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      1725400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      1760612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst        28170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      1781739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      1676102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      1683145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      1654975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu6.data      1767654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        63382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data      1683145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            13979258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst        28170                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu6.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        63382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         214795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       6630464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            6630464                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       6630464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      1725400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      1760612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst        28170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      1781739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      1676102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      1683145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      1654975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu6.data      1767654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        63382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data      1683145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           20609722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3970                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     1883                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   31760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  15064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              1015584                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                481792                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               1016320                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             482048                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs          181                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3848                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3912                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3952                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3936                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            4056                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            4008                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            4057                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            1832                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            1856                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            1864                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1856                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            1905                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            1951                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            1888                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            1904                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 74018670000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               31760                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              15064                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3958                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3959                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3959                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3959                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3959                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3959                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3960                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3961                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    8                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  622                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  624                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  625                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  626                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  629                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  630                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  630                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  630                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  629                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  628                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  632                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  634                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  632                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  631                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  630                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  629                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  629                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  629                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  625                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  623                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         6515                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   229.835150                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   205.298859                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    66.629872                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          610      9.36%      9.36% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           31      0.48%      9.84% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           22      0.34%     10.18% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            7      0.11%     10.28% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           22      0.34%     10.62% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           32      0.49%     11.11% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          603      9.26%     20.37% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5188     79.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         6515                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          625                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    50.702400                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    29.151589                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-3             3      0.48%      0.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-11           10      1.60%      2.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-19           34      5.44%      7.52% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-27           92     14.72%     22.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-35           97     15.52%     37.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-43           85     13.60%     51.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-51           67     10.72%     62.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-59           53      8.48%     70.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-67           39      6.24%     76.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-75           29      4.64%     81.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-83           31      4.96%     86.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-91           23      3.68%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-99           23      3.68%     93.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-107            7      1.12%     94.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-115           10      1.60%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-123            4      0.64%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-131            3      0.48%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-139            7      1.12%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::144-147            3      0.48%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::152-155            3      0.48%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-163            2      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          625                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          625                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.089600                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.069588                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.041589                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.16%      0.64% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            611     97.76%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::26              1      0.16%     98.56% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32              9      1.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          625                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  886059122                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1424001272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                101558400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   27918.81                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              44868.81                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      13.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       6.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   13.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    6.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  27731                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 12547                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 12646278.83                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  65676688516                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     637175114                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          6147187.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          6198595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          6390316.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3               6419952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               4146912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               4181592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               4310928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               4330920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0             23514816                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         23710003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         23977574.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         24055449.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        10749542.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        10703093.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        11045237.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        11014963.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      6802067822.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      6803470788.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      6807669235.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      6808752964.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       74808648000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       74807417328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       74803734480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       74802783840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        104847929000.639984                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        104848336121.279999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        104849782492.799988                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        104850012810.240005                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.881109                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.881412                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.882486                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.882657                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data       121344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       122880                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       124928                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data       127488                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data       122112                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       124160                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu6.data       128256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         7936                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data       125440                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          1015040                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu6.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         7936                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       480512                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        480512                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          474                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          480                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          488                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          498                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          477                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu6.data          501                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3965                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         1877                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             1877                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst        38733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      1669060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      1690187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      1718357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      1753569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      1679624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.itb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu6.data      1764133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst       109158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data      1725400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            13961652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        38733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst         7042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu6.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst       109158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         207752                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       6609337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            6609337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       6609337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        38733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      1669060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      1690187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      1718357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      1753569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      1679624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.itb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu6.data      1764133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst       109158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data      1725400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           20570989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3965                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     1877                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   31720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  15016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              1014560                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                480256                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               1015040                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             480512                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       192663                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3936                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3840                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3992                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3889                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3992                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            4096                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            4056                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3904                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            1840                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            1856                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            1856                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            1848                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            1881                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            1912                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            1951                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            1864                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 72701686000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               31720                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              15016                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3954                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3956                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3956                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3956                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3956                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3956                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3956                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3958                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    7                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  622                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  623                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  623                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  626                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  627                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  626                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  629                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  629                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  628                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  625                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         6503                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   229.865600                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   205.004304                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    66.854234                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          627      9.64%      9.64% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           15      0.23%      9.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           21      0.32%     10.20% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            3      0.05%     10.24% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           20      0.31%     10.55% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           23      0.35%     10.90% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          609      9.36%     20.27% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5185     79.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         6503                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          624                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    50.706731                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    29.187536                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-11            8      1.28%      1.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-19           44      7.05%      8.65% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-27           91     14.58%     23.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-35          101     16.19%     39.42% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-43           59      9.46%     48.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-51           74     11.86%     60.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-59           54      8.65%     69.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-67           47      7.53%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-75           26      4.17%     81.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-83           34      5.45%     86.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-91           29      4.65%     91.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-99           15      2.40%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-107           10      1.60%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::112-115            9      1.44%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-123            7      1.12%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-131            4      0.64%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::136-139            3      0.48%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::144-147            3      0.48%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::152-155            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::176-179            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::208-211            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          624                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          624                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.051282                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.030688                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.012252                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              3      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            614     98.40%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32              7      1.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          624                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  882202430                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1419602180                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                101456000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   27825.34                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              44775.34                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      13.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       6.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   13.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    6.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.11                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  27709                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 12501                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 12444656.97                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  65685574186                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     628275694                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          6119366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          6245769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          6324393.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          6409065.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          4128144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               4213416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               4266456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               4323576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         23410982.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         23938636.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         23790873.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         23778892.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        10709729.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        10706411.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        10839536.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        10981785.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      6800956787.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      6803800531.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      6805755676.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      6807816486.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       74809622592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       74807128080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       74805413040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       74803605312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        104847602322.240005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        104848687565.759995                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        104849044697.279999                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        104849569839.360001                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.880867                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.881673                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.881938                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.882328                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       129024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       123136                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       122880                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data       125440                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data       122880                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       124160                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu6.data       121088                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data       124928                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          1010176                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       478208                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        478208                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          504                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          481                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          480                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          490                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          480                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu6.data          473                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data          488                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3946                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         1868                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             1868                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        38733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      1774697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      1693709                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      1690187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      1725400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      1690187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu6.data      1665539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.itb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        80988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data      1718357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            13894749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        38733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         3521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu6.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        80988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         193667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       6577646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            6577646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       6577646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        38733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      1774697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      1693709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      1690187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      1725400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      1690187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu6.data      1665539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.itb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        80988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data      1718357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           20472395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3946                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     1868                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   31568                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  14944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              1010176                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                478208                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               1010176                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             478208                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs          406                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3952                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3944                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3904                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3888                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            4024                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3920                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3976                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            1871                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            1856                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            1888                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            1888                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            1817                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            1904                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            1912                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            1808                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 74004368000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               31568                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              14944                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3936                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3936                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3936                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3938                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3940                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3941                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3943                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3944                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   10                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  618                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  618                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  618                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  618                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  620                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  620                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  620                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  620                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  620                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  620                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  621                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  629                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  628                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  626                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  619                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         6493                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   229.229016                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   204.181773                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    67.340575                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          627      9.66%      9.66% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           24      0.37%     10.03% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           23      0.35%     10.38% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           11      0.17%     10.55% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           26      0.40%     10.95% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           30      0.46%     11.41% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          602      9.27%     20.68% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5150     79.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         6493                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          619                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    50.894992                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    28.542938                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-11            6      0.97%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-19           43      6.95%      8.08% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-27           94     15.19%     23.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-35           89     14.38%     37.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-43           84     13.57%     51.21% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-51           59      9.53%     60.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-59           43      6.95%     67.69% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-67           47      7.59%     75.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-75           40      6.46%     81.74% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-83           28      4.52%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-91           21      3.39%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-99           19      3.07%     92.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-107           15      2.42%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-115           15      2.42%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-123            5      0.81%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-131            4      0.65%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-139            2      0.32%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::144-147            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::152-155            1      0.16%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::184-187            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          619                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          619                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.142165                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.112515                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.304392                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            604     97.58%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             11      1.78%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::40              1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          619                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  890877608                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1425955208                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                101017600                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   28220.91                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              45170.91                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      13.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       6.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   13.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    6.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  27581                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 12438                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 12728649.47                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  86.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  65684226168                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     629637462                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          6161702.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          6143558.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          6242745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          6407251.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          4156704.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          4144464.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               4211376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               4322352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         23698022.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         23207308.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         23450419.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         23850777.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        10742906.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        10586972.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        10730050.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        10955243.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      6800123566.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      6803227503.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      6804557254.080001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      6808131017.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       74810353488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       74807630736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       74806464288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       74803329408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        104847891110.399994                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        104847595263.360001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        104848310854.080002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        104849650770.239990                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.881081                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.880861                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.881393                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.882388                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       121088                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       129536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       124160                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data       127232                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data       127232                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       125696                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu6.data       120320                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data       126208                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          1018368                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu6.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       485632                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        485632                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          473                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          506                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          497                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu6.data          470                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3978                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         1897                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             1897                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      1665539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      1781739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      1750048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      1750048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      1728921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.inst        38733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu6.data      1654975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        70424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data      1735963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            14007428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         7042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu6.inst        38733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        70424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         197189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       6679761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            6679761                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       6679761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      1665539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      1781739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      1750048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      1750048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      1728921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.inst        38733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu6.data      1654975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        70424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data      1735963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           20687189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3978                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     1897                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   31824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  15176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              1018272                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                    96                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                485888                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               1018368                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             485632                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          703                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3856                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3896                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3928                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3928                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3941                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            4056                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            4024                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            4192                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            1872                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            1840                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            1864                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            1896                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            1856                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            1919                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            1912                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            2025                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 72701889000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               31824                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              15176                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3967                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3967                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3970                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3970                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3972                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3971                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3971                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3972                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    11                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  625                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  625                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  625                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  625                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  625                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  625                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  626                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  626                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  631                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  631                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  631                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  631                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  631                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  631                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  630                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  640                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  640                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  640                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  640                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  640                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  640                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  640                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  640                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  630                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         6559                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   229.327641                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   204.395846                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    67.183052                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          629      9.59%      9.59% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           26      0.40%      9.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           24      0.37%     10.35% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            8      0.12%     10.47% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           29      0.44%     10.92% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           24      0.37%     11.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          621      9.47%     20.75% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5198     79.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         6559                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          630                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    50.484127                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    27.380651                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-11            7      1.11%      1.27% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-19           40      6.35%      7.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-27           92     14.60%     22.22% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-35           91     14.44%     36.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::36-39            1      0.16%     36.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-43           79     12.54%     49.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-51           68     10.79%     60.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-59           63     10.00%     70.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-67           46      7.30%     77.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-75           27      4.29%     81.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-83           32      5.08%     86.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-91           27      4.29%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-99           19      3.02%     94.13% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-107           12      1.90%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::112-115           10      1.59%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-123            6      0.95%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-131            4      0.63%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-139            1      0.16%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::144-147            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::160-163            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::168-171            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          630                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          630                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.101587                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.069828                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.271867                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              4      0.63%      0.63% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            614     97.46%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             12      1.90%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          630                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  882856006                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1422221956                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                101827200                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   27744.45                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              44694.45                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      14.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       6.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   14.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    6.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.83                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  27801                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 12645                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.32                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 12374789.62                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  86.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  65691486574                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     622374515                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0               6144768                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          6170169.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          6361891.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3               6507648                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               4145280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1          4162416.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               4291752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               4390080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0             23467392                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         23591692.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         23908684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         24390412.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        10732953.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        10560430.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        11014963.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        11187901.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      6801969381.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      6803001673.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      6807457797.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      6809351109.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       74808734352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       74807828832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       74803919952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       74802259152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        104847848847.359985                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        104847969935.039993                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        104849609760.959991                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        104850741024                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.881050                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.881140                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.882358                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.883198                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       127744                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       120832                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       126464                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data       126976                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data       127488                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       123648                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu6.data       121088                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data       124160                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          1019904                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       479744                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        479744                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          499                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          472                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          494                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          496                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          498                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          483                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu6.data          473                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3984                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         1874                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             1874                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        56340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      1757091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      1662018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        31691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      1739485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        35212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      1746527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      1753569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      1700751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.inst        35212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu6.data      1665539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        73946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            14028555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        56340                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        31691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        35212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst        17606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu6.inst        35212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        73946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         295783                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       6598773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            6598773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       6598773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        56340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      1757091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      1662018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        31691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      1739485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        35212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      1746527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      1753569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      1700751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.inst        35212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu6.data      1665539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        73946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           20627329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3984                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     1874                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   31872                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  14992                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              1019904                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                480256                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               1019904                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             479744                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          160                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            4040                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3952                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3976                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3880                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3976                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            4096                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3960                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3992                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            1879                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            1889                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            1840                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            1872                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            1872                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            1904                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            1944                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            1808                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 74001074000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               31872                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              14992                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3973                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3973                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3973                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3973                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3973                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3974                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3976                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3977                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   11                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   10                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    8                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    7                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  619                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  619                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  619                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  619                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  620                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  620                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  621                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  622                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  622                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  624                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  623                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  631                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  632                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  632                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  632                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  632                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  631                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  631                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  631                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  622                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         6540                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   229.382263                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   204.359394                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    67.237269                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          631      9.65%      9.65% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           26      0.40%     10.05% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           20      0.31%     10.35% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            8      0.12%     10.47% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           20      0.31%     10.78% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           28      0.43%     11.21% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          619      9.46%     20.67% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5188     79.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         6540                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          622                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    51.241158                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    27.330677                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-11            6      0.96%      1.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-19           26      4.18%      5.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-27          104     16.72%     22.03% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-35           88     14.15%     36.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-43           65     10.45%     46.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-51           77     12.38%     59.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-59           62      9.97%     68.97% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-67           42      6.75%     75.72% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-75           49      7.88%     83.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-83           23      3.70%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-91           25      4.02%     91.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-99           13      2.09%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-107           14      2.25%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-115           11      1.77%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::120-123            4      0.64%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-131            6      0.96%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-139            2      0.32%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::144-147            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::152-155            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::168-171            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          622                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          622                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.128617                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.102830                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.184787                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.16%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.16%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            607     97.59%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             12      1.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          622                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  883733856                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1423964256                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                101990400                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   27727.59                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              44677.59                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      14.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       6.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   14.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    6.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  27856                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 12484                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 12632481.05                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  65676776814                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     637086816                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          6300806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          6218553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          6274195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          6465916.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               4250544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               4195056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               4232592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               4361928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         24187238.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1             23669568                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         23713996.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3             24098880                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        10882667.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        10663280.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        10839121.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        11028234.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      6803409337.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      6803604961.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      6804472766.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      6808955155.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       74807471232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       74807299632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       74806538400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       74802606480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        104849156546.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        104848305772.800003                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        104848725792.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        104850171314.880005                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.882021                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.881389                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.881701                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.882775                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data       130304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       122368                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       124672                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data       127744                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data       122880                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       117760                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu6.data       124928                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data       126208                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          1014016                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu6.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       474112                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        474112                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          509                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          478                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          487                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          499                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          480                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          460                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu6.data          488                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data          493                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3961                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         1852                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             1852                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        38733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      1792303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        10564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      1683145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      1714836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      1757091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst        38733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      1690187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      1619763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.inst        24649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu6.data      1718357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        70424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data      1735963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            13947567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        38733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        10564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst        38733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu6.inst        24649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        70424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         235922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       6521306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            6521306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       6521306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        38733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      1792303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        10564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      1683145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      1714836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      1757091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst        38733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      1690187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      1619763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.inst        24649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu6.data      1718357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        70424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data      1735963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           20468873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3961                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     1852                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   31688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  14816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              1014016                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                474368                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               1014016                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             474112                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs           80                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3944                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3904                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3928                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3944                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3960                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            4088                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            4024                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3896                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            1824                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            1848                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            1817                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            1815                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            1888                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            1912                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            1880                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            1840                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 74012886000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               31688                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              14816                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3953                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3953                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3953                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3954                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3954                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3954                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3955                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3955                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    6                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  613                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  613                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  613                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  613                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  614                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  614                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  614                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  614                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  617                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  621                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  622                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  621                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  621                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  620                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  616                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         6475                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   229.866255                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   205.556363                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    66.458077                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          596      9.20%      9.20% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           34      0.53%      9.73% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           26      0.40%     10.13% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           12      0.19%     10.32% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           29      0.45%     10.76% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           32      0.49%     11.26% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          583      9.00%     20.26% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5163     79.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         6475                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          616                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    51.415584                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    26.739502                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-3             1      0.16%      0.16% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-11            2      0.32%      0.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-19           26      4.22%      4.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-27          100     16.23%     20.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-35           93     15.10%     36.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-43           70     11.36%     47.40% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-51           65     10.55%     57.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-59           61      9.90%     67.86% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-67           49      7.95%     75.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-75           43      6.98%     82.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-83           32      5.19%     87.99% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-91           22      3.57%     91.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-99           11      1.79%     93.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::104-107           12      1.95%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-115           16      2.60%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-123            3      0.49%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-131            6      0.97%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-139            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::144-147            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::160-163            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          616                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          616                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.064935                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.048503                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.938259                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.16%      0.16% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20              2      0.32%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            606     98.38%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              7      1.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          616                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  916131856                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1453243456                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                101401600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   28911.00                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              45861.00                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      13.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       6.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   13.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    6.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.20                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.42                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  27699                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 12338                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 12732304.49                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  65687528205                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     626335425                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          6135091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1               6280848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          6370963.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          6466521.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               4138752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               4237080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               4297872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               4362336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0             23614656                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         23945625.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         24018009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3             24218688                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        10709729.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        10740003.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        10945290.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        11051458.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      6799276828.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1        6803635824                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      6805994310.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      6808020318.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       74811096240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       74807272560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       74805203712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       74803426512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        104847626017.919998                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        104848766662.080002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        104849484878.399994                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        104850200555.520004                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.880884                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.881731                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.882265                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.882797                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       121088                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       132352                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       118016                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data       124160                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data       124160                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       126464                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu6.data       127488                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data       125696                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          1016064                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu6.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       476416                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        476416                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          473                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          517                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          461                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          485                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          494                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu6.data          498                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data          491                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3969                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         1861                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             1861                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        21127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      1665539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      1820473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      1623284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        14085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst         7042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      1707794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      1739485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.dtb.walker         3521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.inst        35212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu6.data      1753569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.dtb.walker        17606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        73946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data      1728921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            13975737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        21127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        14085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst         7042                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         3521                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu6.inst        35212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        73946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         183104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       6552997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            6552997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       6552997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        21127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      1665539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      1820473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      1623284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        14085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst         7042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      1707794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      1739485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.dtb.walker         3521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.inst        35212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu6.data      1753569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.dtb.walker        17606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        73946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data      1728921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           20528734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3969                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     1861                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   31752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  14888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              1015808                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                476416                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               1016064                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             476416                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs          694                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3944                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3952                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3936                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3896                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3984                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            4000                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3992                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            4040                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            1840                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            1849                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            1856                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            1872                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            1896                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            1904                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            1895                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            1776                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 74024855000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               31752                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              14888                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3959                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3959                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3960                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3960                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3960                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3961                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3962                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3963                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  617                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  617                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  617                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  617                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  619                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  620                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  624                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  624                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  625                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  625                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  625                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  623                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  623                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  622                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  618                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         6494                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   229.785032                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   205.190864                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    66.697812                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          612      9.42%      9.42% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           25      0.38%      9.81% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           21      0.32%     10.13% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           16      0.25%     10.38% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           20      0.31%     10.69% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           30      0.46%     11.15% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          597      9.19%     20.34% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5173     79.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         6494                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          619                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    51.153473                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    30.545960                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-3             2      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-11            6      0.97%      1.29% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-19           45      7.27%      8.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-27           93     15.02%     23.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-35           87     14.05%     37.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-43           72     11.63%     49.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-51           61      9.85%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-59           64     10.34%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-67           55      8.89%     78.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-75           38      6.14%     84.49% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-83           12      1.94%     86.43% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-91           19      3.07%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-99           23      3.72%     93.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-107            6      0.97%     94.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-115           10      1.62%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-123           11      1.78%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-131            5      0.81%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-139            4      0.65%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::160-163            2      0.32%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::176-179            1      0.16%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::208-211            2      0.32%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::232-235            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          619                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          619                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.051696                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.038680                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.849848                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              4      0.65%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            609     98.38%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              6      0.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          619                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  889806648                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1427867448                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                101580800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28030.70                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              44980.70                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      13.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       6.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   13.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    6.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  27742                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 12396                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.26                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 12697230.70                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  65677709894                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    6388146000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     636153736                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          6228835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          6161097.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          6276009.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          6436281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               4201992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          4156296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               4233816                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               4341936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         23925657.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         23538777.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             23594688                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         24143308.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        10776499.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        10683187.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        10829168.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        10981785.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      23192654720.639999                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      6802942576.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      6802707772.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      6806805206.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      6809588265.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       74807880672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       74808086640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       74804492400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       74802051120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        104848610952.960007                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        104847988491.839996                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        104848886009.279999                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        104850197418.240005                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.881616                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.881153                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.881820                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.882794                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               39538                       # Transaction distribution
system.membus.trans_dist::ReadResp              39538                       # Transaction distribution
system.membus.trans_dist::WriteReq                905                       # Transaction distribution
system.membus.trans_dist::WriteResp               905                       # Transaction distribution
system.membus.trans_dist::Writeback             30116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           379473                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1184484                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          197249                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         3385                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25401                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25104                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1922246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1926098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1926098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         7704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     23996417                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24004121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24004121                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     19769000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    636536000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       905000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       452500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    496914000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    189839790                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    599741373                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     98624500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq      2749401                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     12703993                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    414216000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          298                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          431                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           87                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp           23                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          523                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           49                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          745                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         1528                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq          157                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp          323                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      1248497                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      3026985                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        62998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      1682469                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq       165500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq      5434997                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     12065000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq      1012999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp      2198000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          1859                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         2305                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             9544462                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           17352983                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          1370390                       # Total snoops (count)
system.membus.snoop_fanout::samples           1661375                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 1661375    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1661375                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             1415000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                1926                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           627349500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.9                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              290986                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         1149829000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer3.succeeded             262796                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              38516                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             38516                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            30116                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq            4812                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        192437                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         197249                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            25104                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           25104                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2789                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2565                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2550                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         2694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2523                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2555                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port        98751                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port         2559                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port         2506                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2758                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2872                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2572                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2588                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2713                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       138004                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2830                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2374                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2391                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2448                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         2719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2505                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2508                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2436                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port        99053                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port         2524                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port         2693                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2873                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2785                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2614                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2689                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       137946                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2803                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2532                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2518                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2620                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         2548                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2525                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2569                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2592                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port        98456                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port         2584                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port         2644                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2791                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2863                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2567                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2670                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2626                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       137909                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2751                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2524                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2493                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2517                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         2633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2594                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2446                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2579                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port        98873                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port         2569                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port         2729                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2765                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2739                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2658                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       137997                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                551856                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       380160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       373760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       383488                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       377088                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       379136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       375296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       371968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       384512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       375040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       373504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       363520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       366848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       381952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       377344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       367616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       378624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      6009856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       391424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       357632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       358144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       371968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       384256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       372992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       375296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       360448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       376832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       370176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       369408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       384512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       374528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       369920                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       381696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       376832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      5976064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       386560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       377344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       377344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       386816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       354560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       372224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       383744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       375040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       378112                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       374272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       372992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       373504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       382208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       376064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       389632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       374528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6034945                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       367104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       379392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       376320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       375552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       372224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       376832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       366592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       379648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       365568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       380416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       382464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       367616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       365312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       375040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       376576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       368896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      5975552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               23996417                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     53900400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    379715012                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    283089600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq      6730400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    269405000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    275971151                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     35134800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    248078080                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           55                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq           16                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq           17                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           27                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        64600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp        15800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq        13400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq        35800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        33800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          117                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           2                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             148400                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             15800                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           24359800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6537                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           23066200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               5893                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           23306800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               5922                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           23693600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               6022                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           23684400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               6232                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           23485000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               6015                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           23331400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               5951                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           23416400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               6018                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          292905800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.4                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             198505                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           23520800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               6058                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          23652000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              6220                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          24017600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6524                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          24385200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6578                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          23510400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6034                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          24089000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6193                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          23835800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6283                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         226689566                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded             65258                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         224983798                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded             65199                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         226598510                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded             65162                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         225493869                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded             65251                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        38516                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        38516                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        30116                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq         4812                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       192437                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       197249                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        25104                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        25104                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       138004                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       137946                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       137909                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       137997                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       551856                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      6009856                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      5976064                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6034945                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      5975552                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     23996417                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     30812800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    154064000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    120464000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq      3849600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    153949600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    157799200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     20083200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp    100416000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          128                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp          422                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp          157                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       346800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       812300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       262700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   707                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      1421800                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     82161600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded        72746                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     82351200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded        72747                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     82466500                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded        72747                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     82180800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded        72746                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy    412280000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.6                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       260870                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            7232217                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7229947                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         2270                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               905                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              905                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            74709                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          378906                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1184726                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1563632                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       173937                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       173937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44565                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44565                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        29906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1177014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        12488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        30190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1190894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        12482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        33342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1191918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        12466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        32354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1180593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side        12402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        32180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1169478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side        12438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        32472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1179316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        12585                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        29374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1175876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        12495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        30118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1179529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        12514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9794478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      3827968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     12390812                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        21744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3864320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     13959860                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        21688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4267776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     14716176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        21648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4141312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     12909576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        21508                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      4119040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     12674036                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        21672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      4156416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     12462588                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        21952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      3759872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     12286056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        21764                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      3855104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side     14066009                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        21756                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              137630761                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   3660551677                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  13708166888                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       913483                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       464959                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   2428865475                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    189580241                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    601244820                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     98856649                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     88759281                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     22474613                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp   1368965793                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       927939                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        28740                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq          150                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         5534                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq        48896                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq       122351                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           49                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        27964                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         2622                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp         2374                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq   3832793231                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    287758000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      6550469                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback    104519177                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    256811487                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq    893314463                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       500999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq    741144049                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     29027960                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp     36621989                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                      1163717                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       31163                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime         5864160836                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         324880988                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         8310743                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          9088038                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               9088038    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9088038                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7006229090                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            9089965                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         486144229                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             14953                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       29737075735                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            40.9                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           1103864                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           7167619                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              7052                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         490775680                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             15095                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       29991441951                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            41.3                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           1111617                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           7166191                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              7060                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy        541973356                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            16671                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      29925149750                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           41.2                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          1109569                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          7178622                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             7054                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        525933803                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            16177                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      29775988604                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           41.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          1105406                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          7133168                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             7025                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        523097275                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            16090                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      29444542531                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           40.5                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          1094992                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          7125678                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             7020                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        527860701                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded            16236                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      29797853433                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           41.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          1105817                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          7215132                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             7097                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.occupancy        477502169                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer36.succeeded            14687                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy      29712999402                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization           40.9                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded          1103105                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.occupancy            19499                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer38.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.occupancy          7157205                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.succeeded             7054                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy        489600672                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded            15059                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy      29582704975                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization           40.7                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded          1099454                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.occupancy             8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer44.succeeded                8                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy          7179695                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded             7075                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         7269    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         7269                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         7269    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         7269                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         7269                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         7269    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         7269                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         7269                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         7269    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         7269                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         7269                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             7269    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         7269                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         7269                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            7269    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         7269                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     63947                       # number of replacements
system.l2.tags.tagsinuse                  8018.547276                       # Cycle average of tags in use
system.l2.tags.total_refs                      259751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     63947                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.061973                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3406.762298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.846268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    91.532899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   533.772536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     5.040304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    37.657149                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   505.947137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     2.840633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    45.814595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   519.911992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     3.468274                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    32.776951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   538.075585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.189936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    14.178627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   523.354651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     2.281586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.118474                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     8.054669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   512.032751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.dtb.walker     1.451461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.itb.walker     0.006650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.inst    51.774925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu6.data   525.805908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     3.530911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.itb.walker     0.022472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    96.531094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   552.766538                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.415865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.011173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.065158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.004597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.061761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.005593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.063466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.004001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.065683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001731                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.063886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.062504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.dtb.walker     0.000177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.inst     0.006320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu6.data     0.064185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.011784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.067476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978827                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7982                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          785                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974365                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6327065                       # Number of tag accesses
system.l2.tags.data_accesses                  6327065                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         5426                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        14626                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        27966                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         5406                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        14830                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        32832                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         5402                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        16478                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        33821                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         5365                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        15938                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data        28759                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         5412                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        15838                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data        28455                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         5472                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst        16010                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        28427                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.dtb.walker         5430                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.itb.walker           18                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.inst        14383                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data        27783                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker         5411                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.itb.walker            6                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst        14491                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data        32217                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  406202                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            74709                       # number of Writeback hits
system.l2.Writeback_hits::total                 74709                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          114                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          102                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           94                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data           82                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           92                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu6.data           67                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data          107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  722                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data           37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu6.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                242                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data         1858                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data         1960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data         1855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data         2326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data         2053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data         1781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu6.data         1768                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data         2125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15726                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         5426                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         14626                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         29824                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         5406                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         14830                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         34792                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         5402                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         16478                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         35676                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         5365                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         15938                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data         31085                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         5412                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         15838                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         30508                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         5472                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst         16010                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         30208                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.dtb.walker         5430                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.itb.walker           18                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.inst         14383                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data         29551                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker         5411                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.itb.walker            6                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst         14491                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data         34342                       # number of demand (read+write) hits
system.l2.demand_hits::total                   421928                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         5426                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        14626                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        29824                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         5406                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        14830                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        34792                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         5402                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        16478                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        35676                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         5365                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        15938                       # number of overall hits
system.l2.overall_hits::system.cpu3.data        31085                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         5412                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        15838                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        30508                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         5472                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst        16010                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        30208                       # number of overall hits
system.l2.overall_hits::system.cpu6.dtb.walker         5430                       # number of overall hits
system.l2.overall_hits::system.cpu6.itb.walker           18                       # number of overall hits
system.l2.overall_hits::system.cpu6.inst        14383                       # number of overall hits
system.l2.overall_hits::system.cpu6.data        29551                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker         5411                       # number of overall hits
system.l2.overall_hits::system.cpu7.itb.walker            6                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst        14491                       # number of overall hits
system.l2.overall_hits::system.cpu7.data        34342                       # number of overall hits
system.l2.overall_hits::total                  421928                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst          327                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         6938                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           16                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          265                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         6837                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           10                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          193                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         6926                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           12                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst          239                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         6883                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          252                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         6844                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           16                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          226                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         6779                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.dtb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.inst          304                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu6.data         6770                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker           28                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          568                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data         6878                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 57341                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data          309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data          512                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data          584                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data          471                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data          353                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          463                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu6.data          305                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data          526                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3523                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data        24069                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data        23861                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        23899                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data        23940                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data        24258                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data        23974                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu6.data        24175                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data        24261                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           192437                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         3283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         3304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         3276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         3286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         3291                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         3302                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu6.data         3323                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data         3328                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26393                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst          327                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data        10221                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           16                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          265                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        10141                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           10                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          193                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        10202                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           12                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst          239                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data        10169                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          252                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data        10135                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           16                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          226                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        10081                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.dtb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.inst          304                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu6.data        10093                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker           28                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          568                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data        10206                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83734                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst          327                       # number of overall misses
system.l2.overall_misses::system.cpu0.data        10221                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           16                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          265                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        10141                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           10                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          193                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        10202                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           12                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst          239                       # number of overall misses
system.l2.overall_misses::system.cpu3.data        10169                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            6                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          252                       # number of overall misses
system.l2.overall_misses::system.cpu4.data        10135                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           16                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          226                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        10081                       # number of overall misses
system.l2.overall_misses::system.cpu6.dtb.walker           11                       # number of overall misses
system.l2.overall_misses::system.cpu6.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu6.inst          304                       # number of overall misses
system.l2.overall_misses::system.cpu6.data        10093                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker           28                       # number of overall misses
system.l2.overall_misses::system.cpu7.itb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          568                       # number of overall misses
system.l2.overall_misses::system.cpu7.data        10206                       # number of overall misses
system.l2.overall_misses::total                 83734                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      1335000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     38550500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    749775958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      1937000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     30353000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    737706487                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker       966500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     22048500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    743892461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      1454000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst     27208500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    744540469                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker       745500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     28966500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    734996454                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      2001500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     25068000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    726845992                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.dtb.walker      1098497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.itb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.inst     34431000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu6.data    726876053                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker      3554500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.itb.walker       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     69001500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data    741720978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6195448349                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     10775000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     12940499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data     12630999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     12954500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      9046500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data     12862500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu6.data      5693000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data     13135000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     90037998                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      3131500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      3199000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data      2614500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      1900000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data      2555000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      2747500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu6.data      2610000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data      2937000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     21694500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    407613991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    411101493                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    408957996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    407928992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    409240494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    409700994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu6.data    416446994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data    414814989                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3285805943                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      1335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     38550500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data   1157389949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      1937000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     30353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   1148807980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker       966500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     22048500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   1152850457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      1454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst     27208500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data   1152469461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker       745500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     28966500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data   1144236948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      2001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     25068000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   1136546986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.dtb.walker      1098497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.itb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.inst     34431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu6.data   1143323047                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker      3554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.itb.walker       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     69001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data   1156535967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9481254292                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      1335000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     38550500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data   1157389949                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      1937000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     30353000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   1148807980                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker       966500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     22048500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   1152850457                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      1454000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst     27208500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data   1152469461                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker       745500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     28966500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data   1144236948                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      2001500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     25068000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   1136546986                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.dtb.walker      1098497                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.itb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.inst     34431000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu6.data   1143323047                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker      3554500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.itb.walker       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     69001500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data   1156535967                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9481254292                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         5436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        14953                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        34904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         5422                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        15095                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        39669                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         5412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        16671                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        40747                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         5377                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        16177                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data        35642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         5418                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        16090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        35299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         5488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst        16236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data        35206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.dtb.walker         5441                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.inst        14687                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data        34553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker         5439                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.itb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst        15059                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data        39095                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              463543                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        74709                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             74709                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data          423                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data          614                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data          678                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data          535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data          435                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          555                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu6.data          372                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data          633                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4245                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data        24098                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data        23899                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        23930                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data        23970                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data        24294                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data        24011                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu6.data        24192                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data        24285                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         192679                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         5141                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         5264                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         5131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         5612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         5344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         5083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu6.data         5091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data         5453                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             42119                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         5436                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        14953                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        40045                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         5422                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        15095                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        44933                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         5412                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        16671                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        45878                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         5377                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        16177                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data        41254                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         5418                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        16090                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        40643                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         5488                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst        16236                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data        40289                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.dtb.walker         5441                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.inst        14687                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data        39644                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker         5439                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst        15059                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data        44548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               505662                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         5436                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        14953                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        40045                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         5422                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        15095                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        44933                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         5412                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        16671                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        45878                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         5377                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        16177                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data        41254                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         5418                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        16090                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        40643                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         5488                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst        16236                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data        40289                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.dtb.walker         5441                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.inst        14687                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data        39644                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker         5439                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst        15059                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data        44548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              505662                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.001840                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.021869                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.198774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.002951                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.017555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.172351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.001848                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.011577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.169976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.002232                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.014774                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.193115                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.001107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.015662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.193887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.002915                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.013920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.192552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.dtb.walker     0.002022                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.itb.walker     0.052632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.inst     0.020699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu6.data     0.195931                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.005148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.itb.walker     0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.037718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.175930                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.123702                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.730496                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.833876                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.861357                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.880374                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.811494                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.834234                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu6.data     0.819892                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.830964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.829918                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.998797                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.998410                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.998705                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.998748                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.998518                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.998459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu6.data     0.999297                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.999012                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.998744                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.638592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.627660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.638472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.585531                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.615831                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.649616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu6.data     0.652720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.610306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.626629                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.001840                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.021869                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.255238                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.002951                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.017555                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.225692                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.001848                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.011577                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.222372                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.002232                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.014774                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.246497                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.001107                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.015662                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.249366                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.002915                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.013920                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.250217                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.dtb.walker     0.002022                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.itb.walker     0.052632                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.inst     0.020699                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu6.data     0.254591                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.005148                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.itb.walker     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.037718                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.229101                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165593                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.001840                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.021869                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.255238                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.002951                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.017555                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.225692                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.001848                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.011577                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.222372                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.002232                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.014774                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.246497                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.001107                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.015662                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.249366                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.002915                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.013920                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.250217                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.dtb.walker     0.002022                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.itb.walker     0.052632                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.inst     0.020699                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu6.data     0.254591                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.005148                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.itb.walker     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.037718                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.229101                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165593                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker       133500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 117891.437309                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 108068.025079                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 121062.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 114539.622642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 107899.149773                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker        96650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 114240.932642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 107405.784147                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 121166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 113843.096234                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 108170.923870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 114946.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 107392.819112                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 125093.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 110920.353982                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 107220.237793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.dtb.walker 99863.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.inst 113259.868421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu6.data 107367.216100                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker 126946.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 121481.514085                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 107839.630416                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 108045.697651                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 34870.550162                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 25274.412109                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 21628.422945                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data 27504.246285                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data 25627.478754                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 27780.777538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu6.data 18665.573770                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 24971.482890                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 25557.195004                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   130.105114                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   134.068145                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   109.397883                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    79.365079                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   105.326078                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   114.603320                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu6.data   107.962771                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data   121.058489                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   112.735597                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 124158.998172                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 124425.391344                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 124834.553114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 124141.506999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 124351.411121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 124076.618413                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu6.data 125322.598255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 124643.926983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124495.356458                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker       133500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 117891.437309                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 113236.468937                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 121062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 114539.622642                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 113283.500641                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker        96650                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 114240.932642                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 113002.397275                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 121166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 113843.096234                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 113331.641361                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 114946.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 112899.550863                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 125093.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 110920.353982                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 112741.492511                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.dtb.walker 99863.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.inst 113259.868421                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu6.data 113278.811751                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker 126946.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 121481.514085                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 113319.220752                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113230.638594                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker       133500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 117891.437309                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 113236.468937                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 121062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 114539.622642                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 113283.500641                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker        96650                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 114240.932642                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 113002.397275                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 121166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 113843.096234                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 113331.641361                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 114946.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 112899.550863                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 125093.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 110920.353982                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 112741.492511                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.dtb.walker 99863.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.inst 113259.868421                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu6.data 113278.811751                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker 126946.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 121481.514085                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 113319.220752                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113230.638594                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                30116                       # number of writebacks
system.l2.writebacks::total                     30116                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst          176                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         2218                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          187                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data         2099                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          126                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         2191                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          152                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         2154                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst          150                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data         2181                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst          174                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data         2208                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.inst          187                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu6.data         2188                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.inst          208                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu7.data         2208                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              18825                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          176                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         2218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          187                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data         2099                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         2191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          152                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         2154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst          150                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data         2181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst          174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data         2208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.inst          187                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu6.data         2188                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.inst          208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu7.data         2208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               18825                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          176                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         2218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          187                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data         2099                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         2191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          152                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         2154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst          150                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data         2181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst          174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data         2208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.inst          187                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu6.data         2188                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.inst          208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu7.data         2208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              18825                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst          151                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         4720                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst           78                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         4738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           67                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         4735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           87                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         4729                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          102                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         4663                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst           52                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         4571                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.inst          117                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu6.data         4582                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.itb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          360                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data         4670                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38516                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data          309                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data          512                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data          584                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data          471                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data          353                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          463                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu6.data          305                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data          526                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3523                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data        24069                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data        23861                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        23899                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data        23940                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data        24258                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data        23974                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu6.data        24175                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data        24261                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       192437                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         3283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         3304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         3276                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         3286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         3291                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         3302                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu6.data         3323                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data         3328                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26393                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst          151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         8003                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         8042                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           67                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         8011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           87                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         8015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         7954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         7873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.inst          117                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu6.data         7905                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.itb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          360                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data         7998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             64909                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst          151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         8003                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         8042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           67                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         8011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           87                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         8015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         7954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         7873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.inst          117                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu6.data         7905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.itb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          360                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data         7998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            64909                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1225000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     18290000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    561413487                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1304000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst      9169500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    563467522                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       839000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst      7985000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    561124488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      1321000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst     10394000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    561587502                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker       679500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     12027000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    552210492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      1587000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst      6053000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    545819030                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.dtb.walker       933497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.itb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.inst     13833000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu6.data    543137071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker      3103500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.itb.walker       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     43237000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data    553069500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4574150589                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data     16801499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data     27792495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data     31788494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data     25628998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data     19214996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data     25182995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu6.data     16622993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data     28597493                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    191629963                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data   1310430145                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data   1298936104                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   1301192126                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data   1303392583                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data   1320733130                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data   1305366635                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu6.data   1316119626                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data   1320843108                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10477013457                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    371500991                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    374757493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    372921996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    371782992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    373039494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    373378994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu6.data    379893994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data    378206989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2995482943                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1225000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     18290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    932914478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst      9169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    938225015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       839000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst      7985000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    934046484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      1321000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst     10394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    933370494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker       679500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     12027000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    925249986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      1587000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst      6053000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data    919198024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.dtb.walker       933497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.itb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.inst     13833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu6.data    923031065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker      3103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.itb.walker       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     43237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data    931276489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7569633532                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1225000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     18290000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    932914478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst      9169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    938225015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       839000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst      7985000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    934046484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      1321000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst     10394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    933370494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker       679500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     12027000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    925249986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      1587000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst      6053000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data    919198024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.dtb.walker       933497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.itb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.inst     13833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu6.data    923031065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker      3103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.itb.walker       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     43237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data    931276489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7569633532                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      2341997                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      2561997                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      2836495                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      2761998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      2764499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      2686498                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu6.data      2359998                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data      2294999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     20608481                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      2301998                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      2217997                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      2381996                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      2418999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data      2301000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data      2460999                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu6.data      2044997                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data      2058497                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     18186483                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      4643995                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      4779994                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      5218491                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      5180997                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      5065499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      5147497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu6.data      4404995                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data      4353496                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     38794964                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.001840                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.010098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.135228                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.002029                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.005167                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.119438                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.001293                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.004019                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.116205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.002046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.005378                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.132681                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.001107                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.006339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.132100                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.002369                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.003203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.129836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.dtb.walker     0.001470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.itb.walker     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.inst     0.007966                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu6.data     0.132608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.004596                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.itb.walker     0.250000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.023906                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.119453                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.083090                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.730496                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.833876                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.861357                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.880374                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.811494                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.834234                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu6.data     0.819892                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.830964                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.829918                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.998797                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.998410                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.998705                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.998748                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.998518                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.998459                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu6.data     0.999297                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.999012                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.998744                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.638592                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.627660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.638472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.585531                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.615831                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.649616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu6.data     0.652720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.610306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.626629                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.001840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.010098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.199850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.002029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.005167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.178978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.001293                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.004019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.174615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.002046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.005378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.194284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.001107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.006339                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.195704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.002369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.003203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.195413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.dtb.walker     0.001470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.itb.walker     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.inst     0.007966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu6.data     0.199400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.004596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.itb.walker     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.023906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.179537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128364                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.001840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.010098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.199850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.002029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.005167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.178978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.001293                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.004019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.174615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.002046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.005378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.194284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.001107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.006339                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.195704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.002369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.003203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.195413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.dtb.walker     0.001470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.itb.walker     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.inst     0.007966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu6.data     0.199400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.004596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.itb.walker     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.023906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.179537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128364                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       122500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 121125.827815                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118943.535381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 118545.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 117557.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118925.184044                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 119857.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119179.104478                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118505.699683                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 120090.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 119471.264368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 118753.965320                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 117911.764706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118423.867038                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 122076.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 116403.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 119409.107416                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.dtb.walker 116687.125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 118230.769231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu6.data 118537.117198                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       124140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120102.777778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 118430.299786                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118759.751506                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54373.783172                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54282.216797                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54432.352740                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54414.008493                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54433.416431                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54390.917927                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54501.616393                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54367.857414                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54393.971899                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54444.727450                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54437.622229                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54445.463241                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54444.134628                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54445.260533                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54449.263160                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu6.data 54441.349576                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54443.061209                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54443.861924                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 113158.998172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 113425.391344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 113834.553114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 113141.506999                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 113351.411121                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 113076.618413                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu6.data 114322.598255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 113643.926983                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113495.356458                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       122500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 121125.827815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 116570.595777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 118545.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 117557.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 116665.632305                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 119857.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119179.104478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 116595.491699                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 120090.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 119471.264368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 116452.962445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 117911.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 116325.117677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 122076.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 116403.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 116753.210212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.dtb.walker 116687.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.inst 118230.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu6.data 116765.473118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       124140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120102.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 116438.670793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116619.167327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       122500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 121125.827815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 116570.595777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 118545.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 117557.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 116665.632305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 119857.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119179.104478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 116595.491699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 120090.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 119471.264368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 116452.962445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 117911.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 116325.117677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 122076.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 116403.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 116753.210212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.dtb.walker 116687.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.inst 118230.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu6.data 116765.473118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       124140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120102.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 116438.670793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116619.167327                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       1859                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        15987                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        15987    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         15987                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         7489                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         7489    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         7489                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     56229137.432934                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    53963896.424567                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07         3415     46.98%     46.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07         1623     22.33%     69.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          812     11.17%     80.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08          820     11.28%     91.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08          254      3.49%     95.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08          172      2.37%     97.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08          114      1.57%     99.19% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08           17      0.23%     99.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            7      0.10%     99.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08           21      0.29%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            3      0.04%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            4      0.06%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            4      0.06%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            2      0.03%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        56293803.644846      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   4092672                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         7269                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    26321970.009630                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   35218126.925530                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07         5511     75.82%     75.82% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          978     13.45%     89.27% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          380      5.23%     94.50% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          292      4.02%     98.51% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           56      0.77%     99.28% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           21      0.29%     99.57% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           15      0.21%     99.78% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            6      0.08%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            7      0.10%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           7269                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       26370444.454635      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                1917184                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           15987                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99195.252393                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98006.008805                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      19512.257244                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535            5      0.03%      0.03% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        14740     92.20%     92.23% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          430      2.69%     94.92% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          395      2.47%     97.39% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          244      1.53%     98.92% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          160      1.00%     99.92% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143            5      0.03%     99.95% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            3      0.02%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            2      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            0      0.00%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            1      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            1      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            1      0.01%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             15987                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               15987                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           4547424.720085                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          5372222.582744                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    5      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               2      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               1      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               2      0.01%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.08% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             15975     99.92%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          45577000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 15987                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              7489                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         9707809.720924                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        12328090.508096                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.01%      0.04% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            7486     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           83000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       141743000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                7489                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 23476                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             3096855.810189                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            3661835.754874                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      5      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 3      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 2      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.00%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               23458     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            34421000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   23476                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         7269                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.019948                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.139830                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             7124     98.01%     98.01% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              145      1.99%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         7269                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         7269                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            7269    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         7269                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              7269                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             2.196451                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.107312                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0                    1191     16.38%     16.38% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::1                    2221     30.55%     46.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2                    1630     22.42%     69.36% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::3                     807     11.10%     80.46% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4                     451      6.20%     86.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::5                     366      5.04%     91.70% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6                     257      3.54%     95.24% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::7                     175      2.41%     97.65% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8                      77      1.06%     98.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::9                      34      0.47%     99.17% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10                     18      0.25%     99.42% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::11                      5      0.07%     99.49% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12                     13      0.18%     99.67% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::13                     11      0.15%     99.82% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14                      3      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::15                      3      0.04%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16                      3      0.04%     99.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::17                      1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18                      2      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::19                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                7269                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             7269                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            1.028202                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           1.375708                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   3192     43.91%     43.91% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   2319     31.90%     75.82% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    978     13.45%     89.27% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    380      5.23%     94.50% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                    192      2.64%     97.14% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                    100      1.38%     98.51% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     56      0.77%     99.28% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                     21      0.29%     99.57% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      7      0.10%     99.67% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      8      0.11%     99.78% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     6      0.08%     99.86% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     7      0.10%     99.96% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               7269                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        15796                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        15796    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         15796                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         7548                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         7548    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         7548                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     55563516.302105                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    53344045.997001                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07         3481     47.89%     47.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1594     21.93%     69.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          787     10.83%     80.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          845     11.62%     92.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08          239      3.29%     95.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08          148      2.04%     97.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08          114      1.57%     99.16% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08           16      0.22%     99.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08           15      0.21%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08           17      0.23%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            3      0.04%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            2      0.03%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            5      0.07%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            2      0.03%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        55621249.913929      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   4043776                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         7269                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    26526234.695281                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   35471033.410457                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07         3153     43.38%     43.38% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07         2379     32.73%     76.10% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     76.10% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          965     13.28%     89.38% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07          376      5.17%     94.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     94.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08          163      2.24%     96.79% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08          106      1.46%     98.25% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     98.25% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           57      0.78%     99.04% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08           30      0.41%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08           25      0.34%     99.79% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            3      0.04%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            5      0.07%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            2      0.03%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            3      0.04%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            2      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           7269                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       26578196.654238      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                1932288                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           15796                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       98936.078754                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      97871.077345                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      18363.673192                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535            2      0.01%      0.01% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303        14590     92.37%     92.38% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071          421      2.67%     95.04% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          426      2.70%     97.74% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          229      1.45%     99.19% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375          121      0.77%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143            3      0.02%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            0      0.00%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            1      0.01%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            0      0.00%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            0      0.00%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            1      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            1      0.01%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            1      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             15796                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               15796                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           4686135.350722                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          11774211.178960                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    3      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               2      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             15789     99.96%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value        1320498000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 15796                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              7548                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         9626559.883413                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        11921675.455036                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            2      0.03%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            7545     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       130582000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                7548                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 23344                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             3114378.726868                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            3658571.683528                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      3      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 3      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                4      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               23326     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            32054000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   23344                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         7269                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.020773                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.142634                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             7118     97.92%     97.92% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              151      2.08%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         7269                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         7269                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            7269    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         7269                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              7269                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             2.170450                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.087908                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                  3486     47.96%     47.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  2373     32.65%     80.60% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   846     11.64%     92.24% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   384      5.28%     97.52% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   119      1.64%     99.16% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                  32      0.44%     99.60% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                  15      0.21%     99.81% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   6      0.08%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   5      0.07%     99.96% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   2      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                7269                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             7269                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            1.036181                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           1.385587                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   3153     43.38%     43.38% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   2379     32.73%     76.10% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    965     13.28%     89.38% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    376      5.17%     94.55% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                    163      2.24%     96.79% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                    106      1.46%     98.25% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     57      0.78%     99.04% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                     30      0.41%     99.45% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                     25      0.34%     99.79% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      3      0.04%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     5      0.07%     99.90% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     2      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     3      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               7269                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        15990                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        15990    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         15990                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         7585                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.966381                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.812914                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     2.927941                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         7584     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         7585                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     56253790.067410                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    54592059.917770                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07         3447     47.42%     47.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1648     22.67%     70.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          728     10.02%     80.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08          804     11.06%     91.17% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08          285      3.92%     95.09% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08          176      2.42%     97.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08          117      1.61%     99.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08           23      0.32%     99.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08           13      0.18%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08           14      0.19%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            2      0.03%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            4      0.06%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            3      0.04%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            4      0.06%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        56304367.316012      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   4093440                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         7269                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    26653019.672582                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   34968224.128617                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07         5508     75.77%     75.77% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          953     13.11%     88.88% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          407      5.60%     94.48% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          290      3.99%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           53      0.73%     99.20% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           26      0.36%     99.56% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           25      0.34%     99.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.03%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.03%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            2      0.03%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           7269                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       26704974.463013      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                1941505                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           15990                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       98928.355222                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      97841.968416                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      18602.484748                       # Read request-response latency
system.Lmon2.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-65535            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::65536-98303        14801     92.56%     92.56% # Read request-response latency
system.Lmon2.readLatencyHist::98304-131071          427      2.67%     95.23% # Read request-response latency
system.Lmon2.readLatencyHist::131072-163839          379      2.37%     97.60% # Read request-response latency
system.Lmon2.readLatencyHist::163840-196607          237      1.48%     99.09% # Read request-response latency
system.Lmon2.readLatencyHist::196608-229375          132      0.83%     99.91% # Read request-response latency
system.Lmon2.readLatencyHist::229376-262143            9      0.06%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::262144-294911            1      0.01%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::294912-327679            1      0.01%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::327680-360447            0      0.00%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::360448-393215            0      0.00%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::393216-425983            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::425984-458751            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::458752-491519            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::491520-524287            0      0.00%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::524288-557055            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             15990                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               15990                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           4546693.621013                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          5370077.353240                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    5      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               2      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               1      0.01%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               1      0.01%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.07% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             15979     99.93%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          47390000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 15990                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              7585                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         9758728.015821                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        19137197.209155                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            7585    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          113000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      1318287000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                7585                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 23575                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             3083865.450689                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            3626016.159271                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      5      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 3      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 2      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 1      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                2      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               23557     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            36028000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   23575                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         7269                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.022149                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.147178                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             7108     97.79%     97.79% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              161      2.21%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         7269                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         7269                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            7269    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         7269                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              7269                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             2.197414                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.133534                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                  3449     47.45%     47.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  2376     32.69%     80.13% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   798     10.98%     91.11% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                   469      6.45%     97.57% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                   115      1.58%     99.15% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                  35      0.48%     99.63% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                  12      0.17%     99.79% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   7      0.10%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   3      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   4      0.06%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                7269                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             7269                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            1.041134                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           1.365946                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   3119     42.91%     42.91% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   2389     32.87%     75.77% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    953     13.11%     88.88% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    407      5.60%     94.48% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                    197      2.71%     97.19% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     93      1.28%     98.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     53      0.73%     99.20% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     26      0.36%     99.56% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                     14      0.19%     99.75% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                     11      0.15%     99.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     2      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%     99.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     1      0.01%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     2      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               7269                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        15847                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        15847    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         15847                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         7495                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         7495    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         7495                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     55753693.768056                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    53827989.935136                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07         3464     47.65%     47.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1632     22.45%     70.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          755     10.39%     80.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08          786     10.81%     91.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08          300      4.13%     95.43% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08          161      2.21%     97.65% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08          115      1.58%     99.23% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08           11      0.15%     99.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08           21      0.29%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08           13      0.18%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            4      0.06%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            3      0.04%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        55800832.323755      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   4056832                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         7269                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    26321970.009630                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   34844899.009505                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         5506     75.75%     75.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          977     13.44%     89.19% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          378      5.20%     94.39% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08          304      4.18%     98.57% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08           56      0.77%     99.34% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08           22      0.30%     99.64% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08           17      0.23%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            3      0.04%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.01%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            2      0.03%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.01%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           7269                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       26391571.796968      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                1918720                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           15847                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99178.248249                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98002.876866                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      19681.774466                       # Read request-response latency
system.Lmon3.readLatencyHist::0-65535               3      0.02%      0.02% # Read request-response latency
system.Lmon3.readLatencyHist::65536-131071        15033     94.86%     94.88% # Read request-response latency
system.Lmon3.readLatencyHist::131072-196607          653      4.12%     99.00% # Read request-response latency
system.Lmon3.readLatencyHist::196608-262143          154      0.97%     99.97% # Read request-response latency
system.Lmon3.readLatencyHist::262144-327679            1      0.01%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::327680-393215            0      0.00%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::393216-458751            0      0.00%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::458752-524287            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::524288-589823            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::589824-655359            1      0.01%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::655360-720895            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             15847                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               15847                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           4587755.600429                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          5432743.053917                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    5      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               1      0.01%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.04% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               1      0.01%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             15839     99.95%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value              2000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          51300000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 15847                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              7495                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         9692559.172782                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        12223859.690555                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            7495    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          107000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       128430000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                7495                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 23342                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             3114629.894611                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            3659721.262898                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      5      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               23327     99.94%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value                2000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            36893000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   23342                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         7269                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.020636                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.142171                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             7119     97.94%     97.94% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              150      2.06%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         7269                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         7269                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            7269    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         7269                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              7269                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             2.177879                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.105925                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                  3458     47.57%     47.57% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  2391     32.89%     80.46% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   793     10.91%     91.37% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                   454      6.25%     97.62% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   115      1.58%     99.20% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                  34      0.47%     99.67% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                  12      0.17%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   8      0.11%     99.94% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   2      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                7269                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             7269                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            1.028202                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           1.361129                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   3177     43.71%     43.71% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   2329     32.04%     75.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    977     13.44%     89.19% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    378      5.20%     94.39% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                    208      2.86%     97.25% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     96      1.32%     98.57% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     56      0.77%     99.34% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                     22      0.30%     99.64% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                     12      0.17%     99.81% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      5      0.07%     99.88% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     3      0.04%     99.92% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     1      0.01%     99.93% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.01%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     1      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               7269                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        67302                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271        67302    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          67302                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        30117                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.991533                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.952869                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.469381                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        30116    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         30117                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      223800137.570505                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     186575085.137425                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08         3250     44.71%     44.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08         2316     31.86%     76.57% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          367      5.05%     81.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          603      8.30%     89.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08          595      8.19%     98.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08           39      0.54%     98.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08           45      0.62%     99.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09           26      0.36%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            8      0.11%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            4      0.06%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09           12      0.17%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            2      0.03%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             7269                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         224020253.198543      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   16286720                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          7269                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     105823194.387123                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    112388975.540224                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08         5805     79.86%     79.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          899     12.37%     92.23% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          318      4.37%     96.60% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          156      2.15%     98.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           65      0.89%     99.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08           13      0.18%     99.82% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            5      0.07%     99.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            2      0.03%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            5      0.07%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            7269                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        106045187.368853      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 7709697                       # Number of bytes written
system.Hmon.readLatencyHist::samples            63620                       # Read request-response latency
system.Hmon.readLatencyHist::mean        107817.557372                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106740.134083                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       19148.720991                       # Read request-response latency
system.Hmon.readLatencyHist::0-65535               10      0.02%      0.02% # Read request-response latency
system.Hmon.readLatencyHist::65536-131071        60008     94.32%     94.34% # Read request-response latency
system.Hmon.readLatencyHist::131072-196607         2982      4.69%     99.03% # Read request-response latency
system.Hmon.readLatencyHist::196608-262143          593      0.93%     99.96% # Read request-response latency
system.Hmon.readLatencyHist::262144-327679           12      0.02%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-393215            3      0.00%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::393216-458751            3      0.00%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::458752-524287            4      0.01%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::524288-589823            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-655359            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::655360-720895            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::720896-786431            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::786432-851967            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::851968-917503            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::917504-983039            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::983040-1.04858e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              63620                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples                67302                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            1080235.386764                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1503420.233079                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   268      0.40%      0.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               170      0.25%      0.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              205      0.30%      0.96% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              297      0.44%      1.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              188      0.28%      1.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              214      0.32%      1.99% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              222      0.33%      2.32% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              205      0.30%      2.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              218      0.32%      2.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              225      0.33%      3.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              236      0.35%      3.64% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              200      0.30%      3.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              220      0.33%      4.26% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              181      0.27%      4.53% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              460      0.68%      5.21% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              199      0.30%      5.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              207      0.31%      5.82% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              260      0.39%      6.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              202      0.30%      6.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             217      0.32%      6.83% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              62708     93.17%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           14581500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  67302                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              30117                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          2413985.390311                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         3342234.378852                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            516      1.71%      1.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             50      0.17%      1.88% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             80      0.27%      2.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             93      0.31%      2.45% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             64      0.21%      2.67% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             94      0.31%      2.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             85      0.28%      3.26% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             49      0.16%      3.42% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             62      0.21%      3.63% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             57      0.19%      3.82% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             47      0.16%      3.97% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             84      0.28%      4.25% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             83      0.28%      4.53% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             55      0.18%      4.71% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             57      0.19%      4.90% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             55      0.18%      5.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            45      0.15%      5.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            28541     94.77%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value         49819500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                30117                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  97419                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              746281.505661                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1277527.005328                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   1      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     396      0.41%      0.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 275      0.28%      0.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                302      0.31%      1.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1235      1.27%      2.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                458      0.47%      2.74% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                514      0.53%      3.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               1429      1.47%      4.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                587      0.60%      5.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                591      0.61%      5.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                545      0.56%      6.50% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                503      0.52%      7.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                482      0.49%      7.51% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                483      0.50%      8.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                433      0.44%      8.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                710      0.73%      9.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                509      0.52%      9.70% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                477      0.49%     10.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                509      0.52%     10.72% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                460      0.47%     11.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               482      0.49%     11.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                86038     88.32%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                    0                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             14581500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    97419                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         7269                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.090384                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.300801                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              6642     91.37%     91.37% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               597      8.21%     99.59% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                30      0.41%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          7269                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         7269                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             7269    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         7269                       # Outstanding write transactions
system.Hmon.readTransHist::samples               7269                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              9.248727                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             7.364818                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-3                    643      8.85%      8.85% # Histogram of read transactions per sample period
system.Hmon.readTransHist::4-7                   3939     54.19%     63.03% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-11                  1022     14.06%     77.09% # Histogram of read transactions per sample period
system.Hmon.readTransHist::12-15                  291      4.00%     81.10% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-19                  358      4.93%     86.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::20-23                  703      9.67%     95.69% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-27                  184      2.53%     98.23% # Histogram of read transactions per sample period
system.Hmon.readTransHist::28-31                   29      0.40%     98.62% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-35                   26      0.36%     98.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::36-39                   34      0.47%     99.45% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-43                   14      0.19%     99.64% # Histogram of read transactions per sample period
system.Hmon.readTransHist::44-47                    8      0.11%     99.75% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-51                    0      0.00%     99.75% # Histogram of read transactions per sample period
system.Hmon.readTransHist::52-55                    7      0.10%     99.85% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-59                    7      0.10%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::60-63                    1      0.01%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-67                    0      0.00%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::68-71                    0      0.00%     99.96% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-75                    2      0.03%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::76-79                    1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 7269                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              7269                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             4.133719                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            4.390194                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-3                  4402     60.56%     60.56% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-7                  1912     26.30%     86.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-11                  482      6.63%     93.49% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-15                 226      3.11%     96.60% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-19                 134      1.84%     98.45% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-23                  69      0.95%     99.39% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-27                  23      0.32%     99.71% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-31                   8      0.11%     99.82% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-35                   4      0.06%     99.88% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-39                   3      0.04%     99.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-43                   3      0.04%     99.96% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::44-47                   2      0.03%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-51                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::52-55                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-59                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::60-63                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-67                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::68-71                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-75                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::76-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                7269                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     8489167                       # DTB read hits
system.cpu0.dtb.read_misses                      3122                       # DTB read misses
system.cpu0.dtb.write_hits                    4496198                       # DTB write hits
system.cpu0.dtb.write_misses                      468                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      41                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 8492289                       # DTB read accesses
system.cpu0.dtb.write_accesses                4496666                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         12985365                       # DTB hits
system.cpu0.dtb.misses                           3590                       # DTB misses
system.cpu0.dtb.accesses                     12988955                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    30050225                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                30050225                       # ITB inst accesses
system.cpu0.itb.hits                         30050225                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     30050225                       # DTB accesses
system.cpu0.numCycles                       144798921                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   27330802                       # Number of instructions committed
system.cpu0.committedOps                     29518366                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             24478712                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     528636                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      3251977                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    24478712                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           46922872                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          16348829                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           114960314                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           15436757                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     13090468                       # number of memory refs
system.cpu0.num_load_insts                    8492835                       # Number of load instructions
system.cpu0.num_store_insts                   4597633                       # Number of store instructions
system.cpu0.num_idle_cycles              876209.705805                       # Number of idle cycles
system.cpu0.num_busy_cycles              143922711.294195                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.993949                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.006051                       # Percentage of idle cycles
system.cpu0.Branches                          4381769                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 16534948     55.81%     55.81% # Class of executed instruction
system.cpu0.op_class::IntMult                    1508      0.01%     55.82% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc               144      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     55.82% # Class of executed instruction
system.cpu0.op_class::MemRead                 8492835     28.67%     84.48% # Class of executed instruction
system.cpu0.op_class::MemWrite                4597633     15.52%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  29627068                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     156                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            14953                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           31210500                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            14953                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2087.240019                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         60115403                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        60115403                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     30035272                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       30035272                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     30035272                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        30035272                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     30035272                       # number of overall hits
system.cpu0.icache.overall_hits::total       30035272                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        14953                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        14953                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        14953                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         14953                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        14953                       # number of overall misses
system.cpu0.icache.overall_misses::total        14953                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    261017729                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    261017729                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    261017729                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    261017729                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    261017729                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    261017729                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     30050225                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     30050225                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     30050225                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     30050225                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     30050225                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     30050225                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000498                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000498                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000498                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000498                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 17455.877015                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17455.877015                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 17455.877015                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17455.877015                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 17455.877015                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17455.877015                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        14953                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        14953                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        14953                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        14953                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        14953                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        14953                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    230768271                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    230768271                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    230768271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    230768271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    230768271                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    230768271                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000498                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000498                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000498                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000498                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 15432.907845                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15432.907845                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 15432.907845                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15432.907845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 15432.907845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15432.907845                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              1338                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            50140                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          222.946008                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           14514182                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            50140                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           289.473115                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   222.946008                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.870883                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.870883                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         26755711                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        26755711                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      7292791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7292791                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      4092846                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4092846                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         2259                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         2259                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       312407                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       312407                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data       100936                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       100936                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     11385637                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        11385637                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     11387896                       # number of overall hits
system.cpu0.dcache.overall_hits::total       11387896                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       672085                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       672085                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        52692                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        52692                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          876                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          876                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       208633                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       208633                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       188207                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       188207                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       724777                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        724777                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       725653                       # number of overall misses
system.cpu0.dcache.overall_misses::total       725653                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  14264747459                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14264747459                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    784620749                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    784620749                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   3170995746                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3170995746                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   3344460173                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   3344460173                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data    370906260                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    370906260                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  15049368208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15049368208                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  15049368208                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15049368208                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      7964876                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      7964876                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      4145538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4145538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         3135                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         3135                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       521040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       521040                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       289143                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       289143                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     12110414                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12110414                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     12113549                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12113549                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.084381                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.084381                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.012711                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012711                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.279426                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.279426                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.400416                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.400416                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.650913                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.650913                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.059847                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059847                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.059904                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059904                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 21224.618105                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21224.618105                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 14890.699708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 14890.699708                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 15198.917458                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15198.917458                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 17770.115740                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17770.115740                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 20764.136014                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20764.136014                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 20739.069787                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20739.069787                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8353                       # number of writebacks
system.cpu0.dcache.writebacks::total             8353                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::system.cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          860                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          860                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       672085                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       672085                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        52691                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        52691                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          876                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          876                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       207773                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       207773                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       170206                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       170206                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       724776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       724776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       725652                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       725652                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  12731468835                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12731468835                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    677916249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    677916249                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      9866521                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      9866521                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   2697910733                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   2697910733                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   3044693827                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   3044693827                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data    326204740                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    326204740                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  13409385084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13409385084                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  13419251605                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13419251605                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      4180003                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      4180003                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      4922503                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      4922503                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      9102506                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      9102506                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.084381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.012710                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.012710                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.279426                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.279426                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.398766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.398766                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.588657                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.588657                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.059847                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059847                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.059904                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059904                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 18943.242053                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18943.242053                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 12865.883149                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12865.883149                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 11263.151826                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 11263.151826                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 12984.895694                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12984.895694                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 17888.287293                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17888.287293                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 18501.419865                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18501.419865                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 18492.681898                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18492.681898                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry            143789                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     8506021                       # DTB read hits
system.cpu1.dtb.read_misses                      3124                       # DTB read misses
system.cpu1.dtb.write_hits                    4502314                       # DTB write hits
system.cpu1.dtb.write_misses                      467                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      41                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 8509145                       # DTB read accesses
system.cpu1.dtb.write_accesses                4502781                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         13008335                       # DTB hits
system.cpu1.dtb.misses                           3591                       # DTB misses
system.cpu1.dtb.accesses                     13011926                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    30081211                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                30081211                       # ITB inst accesses
system.cpu1.itb.hits                         30081211                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     30081211                       # DTB accesses
system.cpu1.numCycles                       145310645                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   27361195                       # Number of instructions committed
system.cpu1.committedOps                     29549527                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             24501521                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     528329                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      3255550                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    24501521                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           46977160                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          16361015                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           115101844                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           15445109                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     13112943                       # number of memory refs
system.cpu1.num_load_insts                    8509302                       # Number of load instructions
system.cpu1.num_store_insts                   4603641                       # Number of store instructions
system.cpu1.num_idle_cycles              389463.947131                       # Number of idle cycles
system.cpu1.num_busy_cycles              144921181.052869                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.997320                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.002680                       # Percentage of idle cycles
system.cpu1.Branches                          4386755                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 16543403     55.78%     55.78% # Class of executed instruction
system.cpu1.op_class::IntMult                    1025      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     55.78% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc               164      0.00%     55.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     55.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     55.79% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     55.79% # Class of executed instruction
system.cpu1.op_class::MemRead                 8509302     28.69%     84.48% # Class of executed instruction
system.cpu1.op_class::MemWrite                4603641     15.52%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  29657536                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     160                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            15095                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31513590                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15095                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2087.684001                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         60177517                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        60177517                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     30066116                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       30066116                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     30066116                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        30066116                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     30066116                       # number of overall hits
system.cpu1.icache.overall_hits::total       30066116                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        15095                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15095                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        15095                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15095                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        15095                       # number of overall misses
system.cpu1.icache.overall_misses::total        15095                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    253230680                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    253230680                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    253230680                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    253230680                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    253230680                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    253230680                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     30081211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     30081211                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     30081211                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     30081211                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     30081211                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     30081211                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000502                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000502                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000502                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000502                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000502                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000502                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 16775.798609                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16775.798609                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 16775.798609                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16775.798609                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 16775.798609                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16775.798609                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        15095                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15095                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        15095                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15095                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        15095                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15095                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    222664320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    222664320                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    222664320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    222664320                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    222664320                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    222664320                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000502                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000502                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000502                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000502                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000502                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 14750.865850                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14750.865850                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 14750.865850                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14750.865850                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 14750.865850                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14750.865850                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              1330                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            55109                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          223.016967                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11003407                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            55109                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           199.666243                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   223.016967                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.871160                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.871160                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26810375                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26810375                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      7302920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7302920                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      4098759                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4098759                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         2402                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2402                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       311152                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       311152                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data       101425                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       101425                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     11401679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        11401679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     11404081                       # number of overall hits
system.cpu1.dcache.overall_hits::total       11404081                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       678215                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       678215                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        53014                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        53014                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          796                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          796                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       210409                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       210409                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       188061                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       188061                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       731229                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        731229                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       732025                       # number of overall misses
system.cpu1.dcache.overall_misses::total       732025                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  14377077746                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14377077746                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data    802685404                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    802685404                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   3197408693                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3197408693                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   3318472169                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   3318472169                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data    364798168                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    364798168                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  15179763150                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15179763150                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  15179763150                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15179763150                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      7981135                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7981135                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      4151773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4151773                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         3198                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         3198                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       521561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       521561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       289486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       289486                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     12132908                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12132908                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     12136106                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12136106                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.084977                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.084977                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.012769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.012769                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.248906                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.248906                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.403422                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.403422                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.649638                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.649638                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.060268                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060268                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.060318                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060318                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 21198.407210                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 21198.407210                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 15141.008111                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15141.008111                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 15196.159352                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15196.159352                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 17645.722234                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17645.722234                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 20759.246625                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20759.246625                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 20736.673133                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20736.673133                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9594                       # number of writebacks
system.cpu1.dcache.writebacks::total             9594                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          774                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          774                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       678215                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       678215                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        53014                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        53014                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          796                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          796                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       209635                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       209635                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       169720                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       169720                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       731229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       731229                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       732025                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       732025                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  12830686688                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12830686688                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    695412596                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    695412596                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      8001522                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      8001522                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   2723076785                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2723076785                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   3019259831                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   3019259831                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data    320436832                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    320436832                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  13526099284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13526099284                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  13534100806                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13534100806                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      4940004                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4940004                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      4801008                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      4801008                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      9741012                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      9741012                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.084977                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.084977                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.012769                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012769                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.248906                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.248906                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.401938                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.401938                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.586281                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.586281                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.060268                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.060268                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.060318                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.060318                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 18918.317477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18918.317477                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 13117.527370                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13117.527370                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 10052.163317                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 10052.163317                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 12989.609488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12989.609488                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 17789.652551                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17789.652551                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 18497.761008                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18497.761008                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 18488.577311                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18488.577311                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry            145113                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     8501441                       # DTB read hits
system.cpu2.dtb.read_misses                      3121                       # DTB read misses
system.cpu2.dtb.write_hits                    4504551                       # DTB write hits
system.cpu2.dtb.write_misses                      465                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      41                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 8504562                       # DTB read accesses
system.cpu2.dtb.write_accesses                4505016                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         13005992                       # DTB hits
system.cpu2.dtb.misses                           3586                       # DTB misses
system.cpu2.dtb.accesses                     13009578                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    30080281                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                30080281                       # ITB inst accesses
system.cpu2.itb.hits                         30080281                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     30080281                       # DTB accesses
system.cpu2.numCycles                       145211495                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   27364253                       # Number of instructions committed
system.cpu2.committedOps                     29560215                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             24515883                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     530854                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      3255336                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    24515883                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads           46988426                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          16373674                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           115120256                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           15445542                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     13111184                       # number of memory refs
system.cpu2.num_load_insts                    8505196                       # Number of load instructions
system.cpu2.num_store_insts                   4605988                       # Number of store instructions
system.cpu2.num_idle_cycles              470375.564151                       # Number of idle cycles
system.cpu2.num_busy_cycles              144741119.435849                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.996761                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.003239                       # Percentage of idle cycles
system.cpu2.Branches                          4387982                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 16556372     55.80%     55.80% # Class of executed instruction
system.cpu2.op_class::IntMult                    1243      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc               196      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     55.81% # Class of executed instruction
system.cpu2.op_class::MemRead                 8505196     28.67%     84.48% # Class of executed instruction
system.cpu2.op_class::MemWrite                4605988     15.52%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  29668996                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     135                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            16671                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           31527983                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16671                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1891.187271                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         60177233                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        60177233                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     30063610                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       30063610                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     30063610                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        30063610                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     30063610                       # number of overall hits
system.cpu2.icache.overall_hits::total       30063610                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        16671                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16671                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        16671                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16671                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        16671                       # number of overall misses
system.cpu2.icache.overall_misses::total        16671                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    269189356                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    269189356                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    269189356                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    269189356                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    269189356                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    269189356                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     30080281                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     30080281                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     30080281                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     30080281                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     30080281                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     30080281                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000554                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000554                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000554                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000554                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000554                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000554                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 16147.163098                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16147.163098                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 16147.163098                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16147.163098                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 16147.163098                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16147.163098                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        16671                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16671                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        16671                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16671                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        16671                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16671                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    235515644                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    235515644                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    235515644                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    235515644                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    235515644                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    235515644                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000554                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000554                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000554                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000554                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000554                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 14127.265551                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14127.265551                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 14127.265551                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14127.265551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 14127.265551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14127.265551                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              1391                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            55562                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          222.752797                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           21990760                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            55562                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           395.787769                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   222.752797                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.870128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.870128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          206                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         26804670                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        26804670                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      7300975                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7300975                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      4101917                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4101917                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         2473                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         2473                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       310270                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       310270                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       101424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       101424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     11402892                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        11402892                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     11405365                       # number of overall hits
system.cpu2.dcache.overall_hits::total       11405365                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       676943                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       676943                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        52890                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        52890                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          827                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          827                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       209812                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       209812                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       187779                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       187779                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       729833                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        729833                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       730660                       # number of overall misses
system.cpu2.dcache.overall_misses::total       730660                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  14343604240                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14343604240                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    805168797                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    805168797                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   3158627999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3158627999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   3318703736                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   3318703736                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data    365346162                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    365346162                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  15148773037                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15148773037                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  15148773037                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15148773037                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      7977918                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7977918                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      4154807                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4154807                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         3300                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         3300                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       520082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       520082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       289203                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       289203                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     12132725                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12132725                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     12136025                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12136025                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.084852                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.084852                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.012730                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.012730                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.250606                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.250606                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.403421                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.403421                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.649298                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.649298                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.060154                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.060154                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.060206                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.060206                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 21188.791730                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 21188.791730                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 15223.459955                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15223.459955                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 15054.563128                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15054.563128                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 17673.455157                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17673.455157                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 20756.492289                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 20756.492289                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 20732.998983                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 20732.998983                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11604                       # number of writebacks
system.cpu2.dcache.writebacks::total            11604                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          807                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          807                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       676943                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       676943                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        52890                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        52890                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          827                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          827                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       209005                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       209005                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       169644                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       169644                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       729833                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       729833                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       730660                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       730660                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  12801041110                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  12801041110                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    698104203                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    698104203                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      8306521                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      8306521                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   2685381982                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2685381982                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   3019549264                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   3019549264                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data    321152838                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    321152838                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  13499145313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13499145313                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  13507451834                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13507451834                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      5074005                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      5074005                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      4758500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      4758500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      9832505                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      9832505                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.084852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.084852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.012730                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.012730                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.250606                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.250606                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.401869                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.401869                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.586591                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.586591                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.060154                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.060154                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.060206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.060206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 18910.072355                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18910.072355                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 13199.171923                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 13199.171923                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 10044.160822                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 10044.160822                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 12848.410239                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12848.410239                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 17799.328382                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17799.328382                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 18496.211206                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18496.211206                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 18486.644724                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18486.644724                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry            142287                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     8490937                       # DTB read hits
system.cpu3.dtb.read_misses                      3104                       # DTB read misses
system.cpu3.dtb.write_hits                    4500132                       # DTB write hits
system.cpu3.dtb.write_misses                      463                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                      39                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 8494041                       # DTB read accesses
system.cpu3.dtb.write_accesses                4500595                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         12991069                       # DTB hits
system.cpu3.dtb.misses                           3567                       # DTB misses
system.cpu3.dtb.accesses                     12994636                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    30049221                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                30049221                       # ITB inst accesses
system.cpu3.itb.hits                         30049221                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     30049221                       # DTB accesses
system.cpu3.numCycles                       144839448                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   27334014                       # Number of instructions committed
system.cpu3.committedOps                     29526693                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             24489084                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     530224                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      3249323                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    24489084                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           46940898                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          16357632                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           114986905                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           15427230                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     13096080                       # number of memory refs
system.cpu3.num_load_insts                    8494566                       # Number of load instructions
system.cpu3.num_store_insts                   4601514                       # Number of store instructions
system.cpu3.num_idle_cycles              767549.455878                       # Number of idle cycles
system.cpu3.num_busy_cycles              144071898.544122                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.994701                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.005299                       # Percentage of idle cycles
system.cpu3.Branches                          4380842                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 16537816     55.80%     55.80% # Class of executed instruction
system.cpu3.op_class::IntMult                    1211      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc               184      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     55.81% # Class of executed instruction
system.cpu3.op_class::MemRead                 8494566     28.66%     84.47% # Class of executed instruction
system.cpu3.op_class::MemWrite                4601514     15.53%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  29635291                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     181                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            16177                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           31184147                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16177                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1927.684181                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         60114619                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        60114619                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     30033044                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30033044                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     30033044                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30033044                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     30033044                       # number of overall hits
system.cpu3.icache.overall_hits::total       30033044                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        16177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16177                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        16177                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16177                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        16177                       # number of overall misses
system.cpu3.icache.overall_misses::total        16177                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    269935803                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    269935803                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    269935803                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    269935803                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    269935803                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    269935803                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     30049221                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30049221                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     30049221                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30049221                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     30049221                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30049221                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000538                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000538                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000538                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000538                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000538                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000538                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 16686.394449                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16686.394449                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 16686.394449                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16686.394449                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 16686.394449                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16686.394449                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        16177                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16177                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        16177                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16177                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        16177                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16177                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    237219197                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    237219197                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    237219197                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    237219197                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    237219197                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    237219197                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000538                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000538                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 14663.979539                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14663.979539                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 14663.979539                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14663.979539                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 14663.979539                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14663.979539                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1628                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements            51365                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          221.875615                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3739653                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            51365                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            72.805471                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   221.875615                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.866702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.866702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          199                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         26770241                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        26770241                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      7294174                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7294174                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      4097306                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4097306                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data         2382                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         2382                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       311543                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       311543                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data       100996                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       100996                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     11391480                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        11391480                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     11393862                       # number of overall hits
system.cpu3.dcache.overall_hits::total       11393862                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       673630                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       673630                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        53324                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        53324                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          886                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          886                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       208184                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       208184                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       187969                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       187969                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       726954                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        726954                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       727840                       # number of overall misses
system.cpu3.dcache.overall_misses::total       727840                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  14309240926                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14309240926                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    804481350                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    804481350                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   3138565682                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   3138565682                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   3324642617                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   3324642617                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data    364100229                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    364100229                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  15113722276                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15113722276                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  15113722276                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15113722276                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      7967804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7967804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      4150630                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4150630                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         3268                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         3268                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       519727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       519727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       288965                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       288965                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     12118434                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     12118434                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     12121702                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     12121702                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.084544                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.084544                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.012847                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.012847                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.271114                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.271114                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.400564                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.400564                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.650491                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.650491                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.059987                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.059987                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.060044                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.060044                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 21241.988816                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 21241.988816                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 15086.665479                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15086.665479                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 15075.921694                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15075.921694                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 17687.185743                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17687.185743                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 20790.479557                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 20790.479557                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 20765.171296                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 20765.171296                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9172                       # number of writebacks
system.cpu3.dcache.writebacks::total             9172                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          868                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          868                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       673630                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       673630                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        53324                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        53324                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          886                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          886                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       207316                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       207316                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       169991                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       169991                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       726954                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       726954                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       727840                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       727840                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  12772913456                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  12772913456                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    696629650                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    696629650                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      8644513                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      8644513                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   2668283305                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2668283305                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   3024497383                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   3024497383                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data    320187771                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    320187771                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  13469543106                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  13469543106                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  13478187619                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  13478187619                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      4883506                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      4883506                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      5217503                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5217503                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data     10101009                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10101009                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.084544                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.084544                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.012847                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.012847                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.271114                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.271114                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.398894                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.398894                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.588275                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.588275                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.059987                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.059987                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.060044                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.060044                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 18961.319205                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18961.319205                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 13064.092154                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 13064.092154                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data  9756.786682                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  9756.786682                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 12870.609625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12870.609625                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 17792.103011                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17792.103011                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 18528.741992                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 18528.741992                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 18518.063886                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18518.063886                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry            143315                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     8442152                       # DTB read hits
system.cpu4.dtb.read_misses                      3107                       # DTB read misses
system.cpu4.dtb.write_hits                    4490990                       # DTB write hits
system.cpu4.dtb.write_misses                      467                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                      38                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 8445259                       # DTB read accesses
system.cpu4.dtb.write_accesses                4491457                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         12933142                       # DTB hits
system.cpu4.dtb.misses                           3574                       # DTB misses
system.cpu4.dtb.accesses                     12936716                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    29947968                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                29947968                       # ITB inst accesses
system.cpu4.itb.hits                         29947968                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                     29947968                       # DTB accesses
system.cpu4.numCycles                       143972548                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   27237638                       # Number of instructions committed
system.cpu4.committedOps                     29431485                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             24418523                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                     530931                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      3237506                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    24418523                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads           46774073                       # number of times the integer registers were read
system.cpu4.num_int_register_writes          16306322                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads           114558938                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           15383848                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     13039801                       # number of memory refs
system.cpu4.num_load_insts                    8445746                       # Number of load instructions
system.cpu4.num_store_insts                   4594055                       # Number of store instructions
system.cpu4.num_idle_cycles              1673063.667521                       # Number of idle cycles
system.cpu4.num_busy_cycles              142299484.332479                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.988379                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.011621                       # Percentage of idle cycles
system.cpu4.Branches                          4365093                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                 16500517     55.86%     55.86% # Class of executed instruction
system.cpu4.op_class::IntMult                    1139      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc               186      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     55.86% # Class of executed instruction
system.cpu4.op_class::MemRead                 8445746     28.59%     84.45% # Class of executed instruction
system.cpu4.op_class::MemWrite                4594055     15.55%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  29541644                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     129                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            16090                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           31058691                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            16090                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1930.310193                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         59912026                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        59912026                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     29931878                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       29931878                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     29931878                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        29931878                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     29931878                       # number of overall hits
system.cpu4.icache.overall_hits::total       29931878                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        16090                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        16090                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        16090                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         16090                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        16090                       # number of overall misses
system.cpu4.icache.overall_misses::total        16090                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    270685775                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    270685775                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    270685775                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    270685775                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    270685775                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    270685775                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     29947968                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     29947968                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     29947968                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     29947968                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     29947968                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     29947968                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000537                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000537                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000537                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000537                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000537                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000537                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 16823.230267                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16823.230267                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 16823.230267                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16823.230267                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 16823.230267                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16823.230267                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        16090                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        16090                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        16090                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        16090                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        16090                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        16090                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    238161225                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    238161225                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    238161225                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    238161225                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    238161225                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    238161225                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000537                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000537                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000537                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000537                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000537                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000537                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 14801.816346                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 14801.816346                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 14801.816346                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 14801.816346                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 14801.816346                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 14801.816346                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1503                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            50725                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          223.551088                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           21861995                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            50725                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           430.990537                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   223.551088                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.873246                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.873246                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         26643644                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        26643644                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      7255431                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7255431                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      4088669                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       4088669                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data         2475                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         2475                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       311173                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       311173                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data       101198                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       101198                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     11344100                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        11344100                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     11346575                       # number of overall hits
system.cpu4.dcache.overall_hits::total       11346575                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       666015                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       666015                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        52998                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        52998                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          778                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          778                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       206142                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       206142                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       187296                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       187296                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       719013                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        719013                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       719791                       # number of overall misses
system.cpu4.dcache.overall_misses::total       719791                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data  14084038658                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  14084038658                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data    791929782                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    791929782                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   3132981895                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   3132981895                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   3341374727                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   3341374727                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data    357691681                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    357691681                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data  14875968440                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  14875968440                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data  14875968440                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  14875968440                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      7921446                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7921446                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      4141667                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      4141667                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         3253                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         3253                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       517315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       517315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       288494                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       288494                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     12063113                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     12063113                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     12066366                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     12066366                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.084077                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084077                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.012796                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.012796                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.239164                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.239164                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.398484                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.398484                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.649220                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.649220                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.059604                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.059604                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.059653                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.059653                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 21146.728915                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 21146.728915                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 14942.635232                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 14942.635232                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 15198.173565                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 15198.173565                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 17840.075212                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 17840.075212                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 20689.429037                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 20689.429037                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 20667.066468                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 20667.066468                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8863                       # number of writebacks
system.cpu4.dcache.writebacks::total             8863                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          760                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          760                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       666015                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       666015                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        52998                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        52998                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          778                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          778                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       205382                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       205382                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       169566                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       169566                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       719013                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       719013                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       719791                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       719791                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data  12565625742                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  12565625742                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    684657216                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    684657216                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      8635025                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      8635025                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   2666230580                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   2666230580                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   3041661273                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   3041661273                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data    314235319                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    314235319                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data  13250282958                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  13250282958                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data  13258917983                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  13258917983                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      4724510                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      4724510                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      4718003                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      4718003                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data      9442513                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      9442513                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.084077                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.084077                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.012796                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.012796                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.239164                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.239164                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.397015                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.397015                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.587763                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.587763                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.059604                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.059604                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.059653                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.059653                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 18866.880989                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 18866.880989                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 12918.548172                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 12918.548172                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 11099.003856                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 11099.003856                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 12981.812330                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12981.812330                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 17937.919589                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17937.919589                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 18428.433085                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 18428.433085                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 18420.510930                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 18420.510930                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry            142185                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     8505940                       # DTB read hits
system.cpu5.dtb.read_misses                      3140                       # DTB read misses
system.cpu5.dtb.write_hits                    4505060                       # DTB write hits
system.cpu5.dtb.write_misses                      481                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                      38                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 8509080                       # DTB read accesses
system.cpu5.dtb.write_accesses                4505541                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                         13011000                       # DTB hits
system.cpu5.dtb.misses                           3621                       # DTB misses
system.cpu5.dtb.accesses                     13014621                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    30096763                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                30096763                       # ITB inst accesses
system.cpu5.itb.hits                         30096763                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                     30096763                       # DTB accesses
system.cpu5.numCycles                       144959352                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   27378474                       # Number of instructions committed
system.cpu5.committedOps                     29572679                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             24527450                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu5.num_func_calls                     531277                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      3256840                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    24527450                       # number of integer instructions
system.cpu5.num_fp_insts                           64                       # number of float instructions
system.cpu5.num_int_register_reads           47015506                       # number of times the integer registers were read
system.cpu5.num_int_register_writes          16381104                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads           115176620                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           15453189                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     13117684                       # number of memory refs
system.cpu5.num_load_insts                    8509769                       # Number of load instructions
system.cpu5.num_store_insts                   4607915                       # Number of store instructions
system.cpu5.num_idle_cycles              608889.408750                       # Number of idle cycles
system.cpu5.num_busy_cycles              144350462.591250                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.995800                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.004200                       # Percentage of idle cycles
system.cpu5.Branches                          4390280                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                 16563710     55.80%     55.80% # Class of executed instruction
system.cpu5.op_class::IntMult                    1391      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               176      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     55.81% # Class of executed instruction
system.cpu5.op_class::MemRead                 8509769     28.67%     84.48% # Class of executed instruction
system.cpu5.op_class::MemWrite                4607915     15.52%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  29682961                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     106                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            16236                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           31411890                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            16236                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1934.706208                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         60209762                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        60209762                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     30080527                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       30080527                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     30080527                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        30080527                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     30080527                       # number of overall hits
system.cpu5.icache.overall_hits::total       30080527                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst        16236                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        16236                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst        16236                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         16236                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst        16236                       # number of overall misses
system.cpu5.icache.overall_misses::total        16236                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    267115201                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    267115201                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    267115201                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    267115201                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    267115201                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    267115201                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     30096763                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     30096763                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     30096763                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     30096763                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     30096763                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     30096763                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000539                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000539                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000539                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000539                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000539                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000539                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 16452.032582                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16452.032582                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 16452.032582                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16452.032582                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 16452.032582                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16452.032582                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst        16236                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        16236                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst        16236                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        16236                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst        16236                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        16236                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    234261799                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    234261799                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    234261799                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    234261799                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    234261799                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    234261799                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000539                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000539                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000539                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000539                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000539                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 14428.541451                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14428.541451                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 14428.541451                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14428.541451                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 14428.541451                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14428.541451                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              1507                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements            50704                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          223.356906                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            6039056                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            50704                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           119.104134                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   223.356906                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.872488                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.872488                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          187                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         26809862                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        26809862                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      7307494                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7307494                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      4102150                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       4102150                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         2327                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         2327                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       312210                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       312210                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       101233                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       101233                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data     11409644                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        11409644                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data     11411971                       # number of overall hits
system.cpu5.dcache.overall_hits::total       11411971                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       674298                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       674298                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        52789                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        52789                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          903                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          903                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       208576                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       208576                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       187895                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       187895                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       727087                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        727087                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       727990                       # number of overall misses
system.cpu5.dcache.overall_misses::total       727990                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data  14307913414                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  14307913414                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data    797973753                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    797973753                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   3146568651                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   3146568651                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   3325286125                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   3325286125                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data    359595157                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    359595157                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data  15105887167                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  15105887167                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data  15105887167                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  15105887167                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      7981792                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7981792                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      4154939                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      4154939                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         3230                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         3230                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       520786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       520786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       289128                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       289128                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data     12136731                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     12136731                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data     12139961                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     12139961                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.084480                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.084480                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.012705                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.012705                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.279567                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.279567                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.400502                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.400502                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.649868                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.649868                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.059908                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.059908                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.059966                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.059966                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 21218.976497                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 21218.976497                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 15116.288488                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 15116.288488                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 15085.957402                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 15085.957402                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 17697.576439                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 17697.576439                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 20775.900500                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 20775.900500                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 20750.130039                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 20750.130039                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8390                       # number of writebacks
system.cpu5.dcache.writebacks::total             8390                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          888                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          888                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       674298                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       674298                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        52789                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        52789                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          903                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          903                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       207688                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       207688                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       169883                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       169883                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       727087                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       727087                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       727990                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       727990                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data  12769830902                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  12769830902                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    691083247                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    691083247                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      9905521                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      9905521                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   2673713828                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   2673713828                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   3025614875                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   3025614875                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data    315367843                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    315367843                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data  13460914149                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  13460914149                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data  13470819670                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  13470819670                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      4591007                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      4591007                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      5066002                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      5066002                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      9657009                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      9657009                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.084480                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.084480                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.012705                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.012705                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.279567                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.279567                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.398797                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.398797                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.587570                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.587570                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.059908                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.059908                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.059966                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.059966                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 18937.963485                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 18937.963485                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 13091.425240                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 13091.425240                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 10969.569214                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 10969.569214                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 12873.703960                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12873.703960                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 17809.992024                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17809.992024                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 18513.484836                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 18513.484836                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 18504.127351                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 18504.127351                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            143303                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                     8487009                       # DTB read hits
system.cpu6.dtb.read_misses                      3122                       # DTB read misses
system.cpu6.dtb.write_hits                    4499187                       # DTB write hits
system.cpu6.dtb.write_misses                      476                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      37                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                 8490131                       # DTB read accesses
system.cpu6.dtb.write_accesses                4499663                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                         12986196                       # DTB hits
system.cpu6.dtb.misses                           3598                       # DTB misses
system.cpu6.dtb.accesses                     12989794                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                    30045375                       # ITB inst hits
system.cpu6.itb.inst_misses                        10                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                30045385                       # ITB inst accesses
system.cpu6.itb.hits                         30045375                       # DTB hits
system.cpu6.itb.misses                             10                       # DTB misses
system.cpu6.itb.accesses                     30045385                       # DTB accesses
system.cpu6.numCycles                       144586587                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                   27329014                       # Number of instructions committed
system.cpu6.committedOps                     29518760                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses             24482949                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                     529668                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts      3250018                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                    24482949                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads           46924231                       # number of times the integer registers were read
system.cpu6.num_int_register_writes          16347107                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads           114955737                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes           15426044                       # number of times the CC registers were written
system.cpu6.num_mem_refs                     13092703                       # number of memory refs
system.cpu6.num_load_insts                    8490559                       # Number of load instructions
system.cpu6.num_store_insts                   4602144                       # Number of store instructions
system.cpu6.num_idle_cycles              991881.568848                       # Number of idle cycles
system.cpu6.num_busy_cycles              143594705.431152                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.993140                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.006860                       # Percentage of idle cycles
system.cpu6.Branches                          4380421                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                 16534441     55.81%     55.81% # Class of executed instruction
system.cpu6.op_class::IntMult                    1274      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc               146      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     55.81% # Class of executed instruction
system.cpu6.op_class::MemRead                 8490559     28.66%     84.47% # Class of executed instruction
system.cpu6.op_class::MemWrite                4602144     15.53%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                  29628565                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     104                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements            14687                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           31144330                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            14687                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          2120.537210                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         60105437                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        60105437                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst     30030688                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       30030688                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst     30030688                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        30030688                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst     30030688                       # number of overall hits
system.cpu6.icache.overall_hits::total       30030688                       # number of overall hits
system.cpu6.icache.ReadReq_misses::system.cpu6.inst        14687                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        14687                       # number of ReadReq misses
system.cpu6.icache.demand_misses::system.cpu6.inst        14687                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         14687                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::system.cpu6.inst        14687                       # number of overall misses
system.cpu6.icache.overall_misses::total        14687                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::system.cpu6.inst    251943668                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    251943668                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::system.cpu6.inst    251943668                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    251943668                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::system.cpu6.inst    251943668                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    251943668                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst     30045375                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     30045375                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst     30045375                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     30045375                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst     30045375                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     30045375                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::system.cpu6.inst     0.000489                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::system.cpu6.inst     0.000489                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::system.cpu6.inst     0.000489                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::system.cpu6.inst 17154.195411                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 17154.195411                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::system.cpu6.inst 17154.195411                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 17154.195411                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::system.cpu6.inst 17154.195411                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 17154.195411                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::system.cpu6.inst        14687                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        14687                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::system.cpu6.inst        14687                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        14687                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::system.cpu6.inst        14687                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        14687                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::system.cpu6.inst    222220330                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    222220330                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::system.cpu6.inst    222220330                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    222220330                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::system.cpu6.inst    222220330                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    222220330                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::system.cpu6.inst     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::system.cpu6.inst     0.000489                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000489                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::system.cpu6.inst     0.000489                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000489                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::system.cpu6.inst 15130.409886                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 15130.409886                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::system.cpu6.inst 15130.409886                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 15130.409886                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::system.cpu6.inst 15130.409886                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 15130.409886                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry              1427                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements            49811                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          221.807469                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            6327269                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            49811                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           127.025537                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   221.807469                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.866435                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.866435                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         26758021                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        26758021                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data      7291105                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7291105                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data      4096661                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       4096661                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data         2421                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total         2421                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data       312224                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       312224                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data       101195                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       101195                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data     11387766                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        11387766                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data     11390187                       # number of overall hits
system.cpu6.dcache.overall_hits::total       11390187                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data       672607                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       672607                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data        52728                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        52728                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::system.cpu6.data          741                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total          741                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::system.cpu6.data       207794                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       207794                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::system.cpu6.data       187777                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       187777                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data       725335                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        725335                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data       726076                       # number of overall misses
system.cpu6.dcache.overall_misses::total       726076                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data  14252641859                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  14252641859                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data    792542813                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    792542813                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::system.cpu6.data   3149839548                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   3149839548                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::system.cpu6.data   3334430245                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   3334430245                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::system.cpu6.data    361107681                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    361107681                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data  15045184672                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  15045184672                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data  15045184672                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  15045184672                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data      7963712                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7963712                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data      4149389                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      4149389                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data         3162                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         3162                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data       520018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       520018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data       288972                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       288972                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data     12113101                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     12113101                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data     12116263                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     12116263                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.084459                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.084459                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.012707                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.012707                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::system.cpu6.data     0.234345                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.234345                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::system.cpu6.data     0.399590                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.399590                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::system.cpu6.data     0.649810                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.649810                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.059880                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.059880                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.059926                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.059926                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data 21190.147975                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 21190.147975                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data 15030.777063                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 15030.777063                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::system.cpu6.data 15158.472083                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 15158.472083                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::system.cpu6.data 17757.394383                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 17757.394383                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 20742.394441                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 20742.394441                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 20721.225701                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 20721.225701                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8346                       # number of writebacks
system.cpu6.dcache.writebacks::total             8346                       # number of writebacks
system.cpu6.dcache.LoadLockedReq_mshr_hits::system.cpu6.data          728                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total          728                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data       672607                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       672607                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data        52728                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        52728                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::system.cpu6.data          741                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total          741                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::system.cpu6.data       207066                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       207066                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::system.cpu6.data       169745                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total       169745                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data       725335                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       725335                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data       726076                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       726076                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data  12718342605                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  12718342605                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data    685812187                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    685812187                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::system.cpu6.data      8489026                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total      8489026                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::system.cpu6.data   2679923426                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total   2679923426                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::system.cpu6.data   3034797755                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   3034797755                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu6.data    317153319                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    317153319                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data  13404154792                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  13404154792                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data  13412643818                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  13412643818                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::system.cpu6.data      4037004                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      4037004                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::system.cpu6.data      4318508                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      4318508                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::system.cpu6.data      8355512                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      8355512                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.084459                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.084459                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.012707                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.012707                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::system.cpu6.data     0.234345                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.234345                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::system.cpu6.data     0.398190                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.398190                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::system.cpu6.data     0.587410                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.587410                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.059880                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.059880                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.059926                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.059926                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data 18909.025040                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 18909.025040                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data 13006.603455                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 13006.603455                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu6.data 11456.175439                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 11456.175439                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu6.data 12942.363430                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12942.363430                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu6.data 17878.569354                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17878.569354                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 18479.950357                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 18479.950357                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 18472.782213                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 18472.782213                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::system.cpu6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry            144083                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                     8443520                       # DTB read hits
system.cpu7.dtb.read_misses                      3135                       # DTB read misses
system.cpu7.dtb.write_hits                    4485844                       # DTB write hits
system.cpu7.dtb.write_misses                      473                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      39                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                 8446655                       # DTB read accesses
system.cpu7.dtb.write_accesses                4486317                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                         12929364                       # DTB hits
system.cpu7.dtb.misses                           3608                       # DTB misses
system.cpu7.dtb.accesses                     12932972                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                    29958791                       # ITB inst hits
system.cpu7.itb.inst_misses                         4                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       8                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                333                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                29958795                       # ITB inst accesses
system.cpu7.itb.hits                         29958791                       # DTB hits
system.cpu7.itb.misses                              4                       # DTB misses
system.cpu7.itb.accesses                     29958795                       # DTB accesses
system.cpu7.numCycles                       145404055                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                   27246510                       # Number of instructions committed
system.cpu7.committedOps                     29435869                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses             24413735                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                   209                       # Number of float alu accesses
system.cpu7.num_func_calls                     528832                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts      3245587                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                    24413735                       # number of integer instructions
system.cpu7.num_fp_insts                          209                       # number of float instructions
system.cpu7.num_int_register_reads           46759041                       # number of times the integer registers were read
system.cpu7.num_int_register_writes          16298944                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                 145                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads           114573192                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes           15405926                       # number of times the CC registers were written
system.cpu7.num_mem_refs                     13034956                       # number of memory refs
system.cpu7.num_load_insts                    8446798                       # Number of load instructions
system.cpu7.num_store_insts                   4588158                       # Number of store instructions
system.cpu7.num_idle_cycles              1478144.695760                       # Number of idle cycles
system.cpu7.num_busy_cycles              143925910.304240                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.989834                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.010166                       # Percentage of idle cycles
system.cpu7.Branches                          4371149                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                 16508689     55.88%     55.88% # Class of executed instruction
system.cpu7.op_class::IntMult                     968      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc               155      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     55.88% # Class of executed instruction
system.cpu7.op_class::MemRead                 8446798     28.59%     84.47% # Class of executed instruction
system.cpu7.op_class::MemWrite                4588158     15.53%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                  29544770                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     107                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            15059                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           31043518                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            15059                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2061.459459                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         59932641                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        59932641                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst     29943732                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       29943732                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst     29943732                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        29943732                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst     29943732                       # number of overall hits
system.cpu7.icache.overall_hits::total       29943732                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst        15059                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        15059                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst        15059                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         15059                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst        15059                       # number of overall misses
system.cpu7.icache.overall_misses::total        15059                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst    290062672                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    290062672                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst    290062672                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    290062672                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst    290062672                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    290062672                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst     29958791                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     29958791                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst     29958791                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     29958791                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst     29958791                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     29958791                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.000503                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000503                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.000503                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000503                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.000503                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000503                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 19261.748589                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 19261.748589                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 19261.748589                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 19261.748589                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 19261.748589                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 19261.748589                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst        15059                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        15059                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst        15059                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        15059                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst        15059                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        15059                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst    259578328                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    259578328                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst    259578328                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    259578328                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst    259578328                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    259578328                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000503                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.000503                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000503                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.000503                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000503                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 17237.421343                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 17237.421343                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 17237.421343                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 17237.421343                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 17237.421343                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 17237.421343                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry              1467                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements            54399                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          223.182725                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           15068319                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            54399                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           276.996250                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   223.182725                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.871808                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.871808                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         26640251                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        26640251                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data      7252508                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7252508                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data      4083048                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4083048                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data         2315                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         2315                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data       311457                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       311457                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data       101176                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       101176                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data     11335556                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        11335556                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data     11337871                       # number of overall hits
system.cpu7.dcache.overall_hits::total       11337871                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data       669930                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       669930                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data        53037                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        53037                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data          849                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          849                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data       206348                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       206348                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data       187695                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       187695                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data       722967                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        722967                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data       723816                       # number of overall misses
system.cpu7.dcache.overall_misses::total       723816                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data  14149379913                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  14149379913                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data    809776773                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    809776773                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data   3147195058                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   3147195058                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data   3346338703                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   3346338703                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::system.cpu7.data    359113271                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    359113271                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data  14959156686                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  14959156686                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data  14959156686                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  14959156686                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data      7922438                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7922438                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data      4136085                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4136085                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data         3164                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total         3164                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data       517805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       517805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data       288871                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       288871                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data     12058523                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     12058523                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data     12061687                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     12061687                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.084561                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.084561                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.012823                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012823                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.268331                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.268331                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.398505                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.398505                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.649754                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.649754                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.059955                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.059955                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.060010                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.060010                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 21120.684121                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 21120.684121                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 15268.148142                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 15268.148142                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 15251.880600                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 15251.880600                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 17828.598007                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 17828.598007                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 20691.340941                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 20691.340941                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 20667.071032                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 20667.071032                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10394                       # number of writebacks
system.cpu7.dcache.writebacks::total            10394                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data          833                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          833                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data       669930                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       669930                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data        53037                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        53037                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data          849                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total          849                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data       205515                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       205515                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data       169908                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total       169908                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data       722967                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       722967                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data       723816                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       723816                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data  12622233535                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  12622233535                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data    702423227                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    702423227                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data     10915532                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total     10915532                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data   2677785410                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total   2677785410                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data   3046336297                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   3046336297                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu7.data    315284729                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    315284729                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data  13324656762                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  13324656762                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data  13335572294                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  13335572294                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data      3846005                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      3846005                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data      4659513                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      4659513                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data      8505518                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      8505518                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.084561                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.084561                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.012823                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012823                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.268331                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.268331                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.396897                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.396897                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.588179                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.588179                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.059955                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.059955                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.060010                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.060010                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 18841.123005                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 18841.123005                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 13244.022607                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 13244.022607                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 12856.928151                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 12856.928151                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 13029.634869                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13029.634869                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 17929.328207                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17929.328207                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 18430.518629                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 18430.518629                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 18423.981086                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 18423.981086                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry            142584                       # Number of times sendTimingReq failed
sim_ticks.host 72701998000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -340132262.400000
system.mem_ctrls.total_actEnergy                       403398576.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -229454304.000000
system.mem_ctrls.total_preEnergy                       272133960.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1271720985.600001
system.mem_ctrls.total_readEnergy                       1525727923.199999
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -595017031.680000
system.mem_ctrls.total_writeEnergy                       694938009.600000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1404171482357.760742
system.mem_ctrls.total_refreshEnergy                       1484329902120.958740
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -411557215878.720032
system.mem_ctrls.total_actBackEnergy                       435530424461.759888
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -4529433134832.000000
system.mem_ctrls.total_preBackEnergy                       4787579714256.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.072702
system.cpu.totalNumCycles                       1159083051.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       7255578.013844
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       195827857.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       529.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       35044291.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       67894771.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       36801048.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       218581900.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       375302207.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       130774627.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       465.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       4238751.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       195827857.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       529.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       240309849.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       14.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       240309835.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       124968.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       63681121.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       33184828.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       103879198.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       28735.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       5383723.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       423472.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       9968234
system.mem_ctrls.total_reads                       63620.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       30116.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       104607.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       444646.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       200511.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       38516.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
