INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ea09904/lab6/lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_top
