
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Sat Jan 25 13:27:09 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 51909 ; free virtual = 53597
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 51909 ; free virtual = 53598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:354).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:349).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:344).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (<stdin>:337).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 51890 ; free virtual = 53579
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_list_pop__dmemL106R' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'init' into 'process_top' (<stdin>:329) automatically.
INFO: [XFORM 203-602] Inlining function 'add' into 'process_top' (<stdin>:332) automatically.
INFO: [XFORM 203-602] Inlining function 'add_at' into 'process_top' (<stdin>:341) automatically.
INFO: [XFORM 203-602] Inlining function 'remove_node' into 'process_top' (<stdin>:347) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 434.996 ; gain = 0.051 ; free physical = 51883 ; free virtual = 53572
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_list_pop__dmemL106R' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:171) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:175) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemL106R' into '__dst_alloc_free__dmemL106R' (<stdin>:179) automatically.
INFO: [XFORM 203-602] Inlining function 'add' into 'process_top' (<stdin>:332) automatically.
INFO: [XFORM 203-602] Inlining function 'add_at' into 'process_top' (<stdin>:341) automatically.
INFO: [XFORM 203-602] Inlining function 'remove_node' into 'process_top' (<stdin>:347) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemL106R' into '__dst_alloc_malloc__dmemL106R' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 51846 ; free virtual = 53535
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemL106R' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemL106R' to '__dst_alloc_free__dm' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:331:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 562.945 ; gain = 128.000 ; free physical = 51778 ; free virtual = 53469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.06 seconds; current allocated memory: 106.634 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 107.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 107.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 107.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 108.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 108.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_rec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 108.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 109.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 109.761 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 110.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 111.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 114.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_list'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 116.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_rec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_rec'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 118.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r', 'output_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 123.048 MB.
INFO: [RTMG 210-278] Implementing memory 'reverse_rec_p_rect_packed_var_L5_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'reverse_rec_p_rect_packed_var_L5_3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_s_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_link_pr_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_data_da_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemL106R_data_ne_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 626.945 ; gain = 192.000 ; free physical = 50848 ; free virtual = 52558
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:27:49 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1370.156 ; gain = 2.016 ; free physical = 51617 ; free virtual = 53333
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1370.156 ; gain = 0.000 ; free physical = 51475 ; free virtual = 53190
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Sat Jan 25 13:28:22 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Jan 25 13:28:22 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/runme.log
[Sat Jan 25 13:28:22 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.168 ; gain = 0.000 ; free physical = 48040 ; free virtual = 49801
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1300196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.102 ; gain = 69.000 ; free physical = 47681 ; free virtual = 49442
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1299464-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-1299464-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.852 ; gain = 122.750 ; free physical = 47714 ; free virtual = 49476
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.852 ; gain = 122.750 ; free physical = 47634 ; free virtual = 49397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.852 ; gain = 122.750 ; free physical = 47634 ; free virtual = 49397
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 45586 ; free virtual = 47350
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 45584 ; free virtual = 47348
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2523.922 ; gain = 0.000 ; free physical = 45584 ; free virtual = 47348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.922 ; gain = 1098.820 ; free physical = 45578 ; free virtual = 47342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.922 ; gain = 1098.820 ; free physical = 45578 ; free virtual = 47343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.922 ; gain = 1098.820 ; free physical = 45579 ; free virtual = 47344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 2523.922 ; gain = 1098.820 ; free physical = 45576 ; free virtual = 47342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2523.922 ; gain = 1098.820 ; free physical = 45558 ; free virtual = 47325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2813.422 ; gain = 1388.320 ; free physical = 43420 ; free virtual = 45201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2813.422 ; gain = 1388.320 ; free physical = 43417 ; free virtual = 45197
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.438 ; gain = 1397.336 ; free physical = 43405 ; free virtual = 45186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.438 ; gain = 1397.336 ; free physical = 43288 ; free virtual = 45068
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.438 ; gain = 1397.336 ; free physical = 43287 ; free virtual = 45067
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.438 ; gain = 1397.336 ; free physical = 43285 ; free virtual = 45066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.438 ; gain = 1397.336 ; free physical = 43280 ; free virtual = 45060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.438 ; gain = 1397.336 ; free physical = 43275 ; free virtual = 45056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.438 ; gain = 1397.336 ; free physical = 43273 ; free virtual = 45054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.438 ; gain = 1397.336 ; free physical = 43272 ; free virtual = 45053
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:15 . Memory (MB): peak = 2822.438 ; gain = 421.266 ; free physical = 43276 ; free virtual = 45056
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.445 ; gain = 1397.336 ; free physical = 43284 ; free virtual = 45064
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.547 ; gain = 0.000 ; free physical = 43098 ; free virtual = 44879
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:02:00 . Memory (MB): peak = 2887.547 ; gain = 1504.379 ; free physical = 43133 ; free virtual = 44914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.547 ; gain = 0.000 ; free physical = 43132 ; free virtual = 44912
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:34:55 2020...
[Sat Jan 25 13:34:56 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:59 ; elapsed = 00:06:34 . Memory (MB): peak = 1611.277 ; gain = 0.000 ; free physical = 44900 ; free virtual = 46678
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2598.000 ; gain = 0.000 ; free physical = 42617 ; free virtual = 44544
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 2598.000 ; gain = 986.723 ; free physical = 42616 ; free virtual = 44544
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 13:35:40 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 4009 |     0 |   1182240 |  0.34 |
|   LUT as Logic             | 3878 |     0 |   1182240 |  0.33 |
|   LUT as Memory            |  131 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 4007 |     0 |   2364480 |  0.17 |
|   Register as Flip Flop    | 4007 |     0 |   2364480 |  0.17 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  162 |     0 |    147780 |  0.11 |
| F7 Muxes                   |   12 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 21    |          Yes |         Set |            - |
| 3986  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  159 |     0 |      2160 |  7.36 |
|   RAMB36/FIFO*    |  156 |     0 |      2160 |  7.22 |
|     RAMB36E2 only |  156 |       |           |       |
|   RAMB18          |    6 |     0 |      4320 |  0.14 |
|     RAMB18E2 only |    6 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3986 |            Register |
| LUT6     | 1266 |                 CLB |
| LUT4     | 1088 |                 CLB |
| LUT3     |  901 |                 CLB |
| LUT5     |  662 |                 CLB |
| LUT2     |  538 |                 CLB |
| LUT1     |  248 |                 CLB |
| CARRY8   |  162 |                 CLB |
| RAMB36E2 |  156 |           Block Ram |
| SRL16E   |   99 |                 CLB |
| RAMS32   |   32 |                 CLB |
| FDSE     |   21 |            Register |
| MUXF7    |   12 |                 CLB |
| RAMB18E2 |    6 |           Block Ram |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:16 ; elapsed = 00:01:53 . Memory (MB): peak = 4140.371 ; gain = 1542.371 ; free physical = 35661 ; free virtual = 37465
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:37:33 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.489        0.000                      0                12641        0.071        0.000                      0                12641        1.155        0.000                       0                  4318  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.489        0.000                      0                12641        0.071        0.000                      0                12641        1.155        0.000                       0                  4318  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 1.910ns (75.614%)  route 0.616ns (24.386%))
  Logic Levels:           7  (RAMB36E2=7)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4317, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_CASDOUTA[9])
                                                      0.923     0.923 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_0/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     0.960    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_0_n_30
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.109 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_1/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.146    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_1_n_30
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.295 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_2/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.332    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_2_n_30
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.481 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_3/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.518    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_3_n_30
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.667 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_4/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.704    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_4_n_30
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     1.853 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_5/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     1.890    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_5_n_30
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_CASDOUTA[9])
                                                      0.149     2.039 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_6/CASDOUTA[9]
                         net (fo=1, unplaced)         0.037     2.076    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_6_n_30
                         RAMB36E2 (Prop_RAMB36E2_CASDINA[9]_DOUTADOUT[9])
                                                      0.093     2.169 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_7/DOUTADOUT[9]
                         net (fo=1, unplaced)         0.357     2.526    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_15_0[9]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4317, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_DINADIN[1])
                                                     -0.250     3.015    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                          3.015    
                         arrival time                          -2.526    
  -------------------------------------------------------------------
                         slack                                  0.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_65_reg_661_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4317, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_65_reg_661_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_65_reg_661_reg[18]/Q
                         net (fo=1, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_65_reg_661[18]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_fu_587_p2[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4317, unset)         0.000     0.000    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[18]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_58_i_reg_701_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4140.371 ; gain = 0.000 ; free physical = 35658 ; free virtual = 37462
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4172.387 ; gain = 0.000 ; free physical = 35633 ; free virtual = 37446
[Sat Jan 25 13:37:38 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/runme.log
[Sat Jan 25 13:37:38 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1381.152 ; gain = 0.000 ; free physical = 35145 ; free virtual = 36951
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.480 ; gain = 0.000 ; free physical = 33585 ; free virtual = 35393
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 2605.480 ; gain = 1224.328 ; free physical = 33588 ; free virtual = 35396
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2765.195 ; gain = 85.031 ; free physical = 33440 ; free virtual = 35248

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 8e8243c1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2765.195 ; gain = 0.000 ; free physical = 33439 ; free virtual = 35247

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1138 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f25c2e44

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2818.191 ; gain = 24.012 ; free physical = 33657 ; free virtual = 35465
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 11 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f781ab3f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2818.191 ; gain = 24.012 ; free physical = 33609 ; free virtual = 35417
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a02cdc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2818.191 ; gain = 24.012 ; free physical = 33606 ; free virtual = 35414
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a02cdc0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2818.191 ; gain = 24.012 ; free physical = 33597 ; free virtual = 35405
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c8bbe583

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2818.191 ; gain = 24.012 ; free physical = 33501 ; free virtual = 35309
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c8bbe583

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.191 ; gain = 24.012 ; free physical = 33487 ; free virtual = 35296
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              11  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2818.191 ; gain = 0.000 ; free physical = 33483 ; free virtual = 35291
Ending Logic Optimization Task | Checksum: c8bbe583

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2818.191 ; gain = 24.012 ; free physical = 33480 ; free virtual = 35288

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.489 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 162 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 324
Ending PowerOpt Patch Enables Task | Checksum: c8bbe583

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 33279 ; free virtual = 35101
Ending Power Optimization Task | Checksum: c8bbe583

Time (s): cpu = 00:01:29 ; elapsed = 00:01:53 . Memory (MB): peak = 4534.508 ; gain = 1716.316 ; free physical = 33294 ; free virtual = 35116

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c8bbe583

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 33300 ; free virtual = 35122

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 33301 ; free virtual = 35123
Ending Netlist Obfuscation Task | Checksum: c8bbe583

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 33296 ; free virtual = 35118
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:37 ; elapsed = 00:02:02 . Memory (MB): peak = 4534.508 ; gain = 1904.277 ; free physical = 33297 ; free virtual = 35118
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 33296 ; free virtual = 35117
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 33267 ; free virtual = 35094
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 36794 ; free virtual = 38622
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 36723 ; free virtual = 38552
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ad8cdf0b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 36723 ; free virtual = 38552
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 36721 ; free virtual = 38550

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: db147e39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 36513 ; free virtual = 38342

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13b125757

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 39246 ; free virtual = 41075

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13b125757

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 39246 ; free virtual = 41075
Phase 1 Placer Initialization | Checksum: 13b125757

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 39246 ; free virtual = 41076

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24b7c118a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 38648 ; free virtual = 40478

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 13 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[1]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[2]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[3]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[4]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[6]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[7]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[5]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[8]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[9]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[10]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[11]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_top_L5_fu_54_reg[12]. Replicated 10 times.
INFO: [Physopt 32-232] Optimized 13 nets. Created 130 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 130 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 37890 ; free virtual = 39740
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[9] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[11] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[12] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_11__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_i_14__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_i_12__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_sort_list_fu_561/ram_reg_0_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[58][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/p_dmemL106R_link_pr_ce0 could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_1__2 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 37886 ; free virtual = 39736

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |          130  |              0  |                    13  |           0  |           1  |  00:00:03  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |          130  |              0  |                    13  |           0  |           7  |  00:00:03  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: caad5580

Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 4534.508 ; gain = 0.000 ; free physical = 37863 ; free virtual = 39713
Phase 2 Global Placement | Checksum: dfa4e723

Time (s): cpu = 00:01:53 ; elapsed = 00:01:11 . Memory (MB): peak = 4550.516 ; gain = 16.008 ; free physical = 37811 ; free virtual = 39661

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dfa4e723

Time (s): cpu = 00:01:54 ; elapsed = 00:01:11 . Memory (MB): peak = 4550.516 ; gain = 16.008 ; free physical = 37804 ; free virtual = 39654

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bd54b822

Time (s): cpu = 00:01:57 ; elapsed = 00:01:13 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37754 ; free virtual = 39604

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f2a8fa90

Time (s): cpu = 00:01:57 ; elapsed = 00:01:13 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37759 ; free virtual = 39608

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 106514139

Time (s): cpu = 00:01:58 ; elapsed = 00:01:13 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37752 ; free virtual = 39601

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13260d110

Time (s): cpu = 00:02:00 ; elapsed = 00:01:15 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37742 ; free virtual = 39592

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: d15272bd

Time (s): cpu = 00:02:03 ; elapsed = 00:01:17 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37708 ; free virtual = 39558

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 6e8b573e

Time (s): cpu = 00:02:04 ; elapsed = 00:01:18 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37720 ; free virtual = 39569

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 11c180887

Time (s): cpu = 00:02:05 ; elapsed = 00:01:19 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37614 ; free virtual = 39464

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: e9d50735

Time (s): cpu = 00:02:08 ; elapsed = 00:01:20 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37670 ; free virtual = 39520

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1698e1aa3

Time (s): cpu = 00:02:09 ; elapsed = 00:01:21 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37734 ; free virtual = 39584

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1289fd5b3

Time (s): cpu = 00:02:09 ; elapsed = 00:01:21 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 37729 ; free virtual = 39579

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 1716f9453

Time (s): cpu = 00:02:22 ; elapsed = 00:01:28 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 36964 ; free virtual = 38819
Phase 3 Detail Placement | Checksum: 1716f9453

Time (s): cpu = 00:02:22 ; elapsed = 00:01:28 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 36922 ; free virtual = 38778

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1be478d31

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1be478d31

Time (s): cpu = 00:02:33 ; elapsed = 00:01:32 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 36899 ; free virtual = 38752

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 1be478d31

Time (s): cpu = 00:02:33 ; elapsed = 00:01:32 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 36897 ; free virtual = 38750
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.203. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.203. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 157b7b62f

Time (s): cpu = 00:03:26 ; elapsed = 00:02:27 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 36158 ; free virtual = 38012
Phase 4.1.1 Post Placement Optimization | Checksum: 157b7b62f

Time (s): cpu = 00:03:26 ; elapsed = 00:02:27 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 36161 ; free virtual = 38016
Phase 4.1 Post Commit Optimization | Checksum: 157b7b62f

Time (s): cpu = 00:03:26 ; elapsed = 00:02:27 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 36158 ; free virtual = 38012

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 157b7b62f

Time (s): cpu = 00:03:27 ; elapsed = 00:02:28 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 36198 ; free virtual = 38053

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 157b7b62f

Time (s): cpu = 00:04:01 ; elapsed = 00:03:02 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 35463 ; free virtual = 37332

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35463 ; free virtual = 37332
Phase 4.4 Final Placement Cleanup | Checksum: 1835e2d42

Time (s): cpu = 00:04:01 ; elapsed = 00:03:02 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 35484 ; free virtual = 37354
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1835e2d42

Time (s): cpu = 00:04:02 ; elapsed = 00:03:03 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 35475 ; free virtual = 37344
Ending Placer Task | Checksum: 167f5dab7

Time (s): cpu = 00:04:02 ; elapsed = 00:03:03 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 35710 ; free virtual = 37580
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:09 ; elapsed = 00:03:10 . Memory (MB): peak = 4614.547 ; gain = 80.039 ; free physical = 35710 ; free virtual = 37580
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35710 ; free virtual = 37580
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35699 ; free virtual = 37571
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35693 ; free virtual = 37577
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35635 ; free virtual = 37524
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35680 ; free virtual = 37570
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35734 ; free virtual = 37624

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.203 | TNS=-3.903 |
Phase 1 Physical Synthesis Initialization | Checksum: 1f4e1e2f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35642 ; free virtual = 37516
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.203 | TNS=-3.903 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_3__4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_4__4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_8__4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_7__4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_5__4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_11__3_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_15__4_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/bucket_assign_2_reg_208_reg__0[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_write/buff_wdata/p_dmemL106R_data_ne_ce0. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.191 | TNS=-3.864 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36249 ; free virtual = 38122
Phase 2 Fanout Optimization | Checksum: 23f1a6be4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36248 ; free virtual = 38122

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 38 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN_1.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_replica_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_151__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_151__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[22]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_22__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_127__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_127__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_72__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_72__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_25__3_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_25__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_replica
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[0].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_0.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_145__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[25].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_58__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_118__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_118__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[9].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[9]_i_2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_39__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_39__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_93__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_93__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_3__4_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_3__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[12].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[12]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/p_dmemL106R_data_ne_12_reg_1103_reg[12].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_28__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_4__4_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_4__4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_5_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_84__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/p_dmemL106R_data_ne_12_reg_1103_reg[11].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ram_reg_0_i_31__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_83__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_8__4_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_8__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/p_dmemL106R_data_ne_12_reg_1103_reg[7].  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_45__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_137__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_137__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_98__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_98__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_33__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_33__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_85__0_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_85__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_116__1_n_4.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_116__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_117__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_117__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_57_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_57
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[41]_0.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_140__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_104__1_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_104__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_49__0_n_4.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_49__0
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 10 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 10 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.180 | TNS=-4.830 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36119 ; free virtual = 37992
Phase 3 Placement Based Optimization | Checksum: 21ba8baa1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36119 ; free virtual = 37992

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 4 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_3_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_11_n_4 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/temp_0_i2_reg_478_reg[8]_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_11_n_4 to 4 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_i_194_n_4. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/q0[29] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 3 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36088 ; free virtual = 37962
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.180 | TNS=-4.816 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36088 ; free virtual = 37962
Phase 4 Rewire | Checksum: f8f8f3b7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36088 ; free virtual = 37962

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 62 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_151__0_n_4. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ap_CS_fsm_reg[22]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_127__0_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0_i_135__0_n_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/D[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_5_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_115__1_n_4. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_25__3_n_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_15_0_0_i_18_n_4. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[8] was not replicated.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_109__1_n_4. Replicated 1 times.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_111__0_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm_reg[22] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/temp_0_i2_reg_478_reg[8]_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_6_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_i_188_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_9_1 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[5] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_117_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_156_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_180_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_55__2_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_61_i_reg_651[0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_9_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0_i_189_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_8_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_10_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/bucket_assign_2_reg_208_reg__0[3] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[41]_0[0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_9_0 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/temp_0_i2_reg_478[12] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_12_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_540/ap_CS_fsm_reg[41][0] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_CS_fsm[27]_i_4_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/grp_reverse_rec_fu_552_g_fallback_ap_vld was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_147__0_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/temp_0_i2_reg_478[11] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/phitmp_reg_1166[29]_i_5_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ap_CS_fsm_reg[8]_0[11] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/bucket_assign_2_reg_208_reg__0[2] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/tmp_64_reg_656[0]_i_5_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_96_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_170_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_527/ram_reg_0_i_31__0_n_4 was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/temp_0_i2_reg_478_reg[5] was not replicated.
INFO: [Physopt 32-571] Net bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/temp_0_i2_reg_478_reg[8]_1 was not replicated.
INFO: [Physopt 32-232] Optimized 11 nets. Created 12 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-3.291 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36061 ; free virtual = 37935
Phase 5 Critical Cell Optimization | Checksum: 1263c0d95

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36061 ; free virtual = 37935

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1263c0d95

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36061 ; free virtual = 37935

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_2_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_3_U/reverse_rec_p_rect_packed_var_L5_3_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_4_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_bram_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_ne_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemL106R_link_pr_U/process_top_p_dmemL106R_link_pr_ram_U/ram_reg_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1263c0d95

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36060 ; free virtual = 37934

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1263c0d95

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36061 ; free virtual = 37935

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1263c0d95

Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 36061 ; free virtual = 37935

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 83 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 30 nets.  Swapped 770 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 770 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-2.074 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35630 ; free virtual = 37504
Phase 10 Critical Pin Optimization | Checksum: 1263c0d95

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35628 ; free virtual = 37502

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1263c0d95

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35622 ; free virtual = 37496

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1263c0d95

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35615 ; free virtual = 37489
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35614 ; free virtual = 37488
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.106 | TNS=-2.074 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.012  |          0.039  |            8  |              0  |                     3  |           0  |           1  |  00:00:09  |
|  Placement Based    |          0.011  |         -0.966  |            0  |              0  |                    10  |           0  |           1  |  00:00:06  |
|  Rewire             |          0.000  |          0.014  |            1  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Critical Cell      |          0.059  |          1.525  |           12  |              0  |                    11  |           0  |           1  |  00:00:13  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.015  |          1.217  |            0  |              0  |                    30  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.097  |          1.829  |           21  |              0  |                    57  |           0  |          11  |  00:00:46  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35605 ; free virtual = 37479
Ending Physical Synthesis Task | Checksum: 12edeecaf

Time (s): cpu = 00:01:05 ; elapsed = 00:00:53 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35598 ; free virtual = 37472
INFO: [Common 17-83] Releasing license: Implementation
376 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:13 ; elapsed = 00:00:55 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35672 ; free virtual = 37546
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35658 ; free virtual = 37532
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35646 ; free virtual = 37524
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 4614.547 ; gain = 0.000 ; free physical = 35579 ; free virtual = 37469
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 577e0d30 ConstDB: 0 ShapeSum: d25982a5 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 127e719a6

Time (s): cpu = 00:04:03 ; elapsed = 00:02:56 . Memory (MB): peak = 5510.254 ; gain = 895.707 ; free physical = 47737 ; free virtual = 49600
Post Restoration Checksum: NetGraph: eaf82620 NumContArr: 3ceef386 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 127e719a6

Time (s): cpu = 00:04:04 ; elapsed = 00:02:57 . Memory (MB): peak = 5510.254 ; gain = 895.707 ; free physical = 47735 ; free virtual = 49598

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 127e719a6

Time (s): cpu = 00:04:04 ; elapsed = 00:02:57 . Memory (MB): peak = 5510.254 ; gain = 895.707 ; free physical = 47591 ; free virtual = 49454

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 127e719a6

Time (s): cpu = 00:04:04 ; elapsed = 00:02:57 . Memory (MB): peak = 5510.254 ; gain = 895.707 ; free physical = 47591 ; free virtual = 49454

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 127e719a6

Time (s): cpu = 00:04:10 ; elapsed = 00:03:03 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 47404 ; free virtual = 49297

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 159c27b70

Time (s): cpu = 00:04:16 ; elapsed = 00:03:05 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 47321 ; free virtual = 49214
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.059 | TNS=-0.293 | WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 194c9205f

Time (s): cpu = 00:04:20 ; elapsed = 00:03:07 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 47303 ; free virtual = 49193

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15bc6e89b

Time (s): cpu = 00:05:34 ; elapsed = 00:03:35 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 48268 ; free virtual = 50228

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 965
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.648 | TNS=-50.119| WHS=0.038  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 19efa3e14

Time (s): cpu = 00:05:59 ; elapsed = 00:03:49 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 47382 ; free virtual = 49416

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.445 | TNS=-37.908| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 161001834

Time (s): cpu = 00:06:04 ; elapsed = 00:03:54 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 47379 ; free virtual = 49463

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.304 | TNS=-27.659| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: e0809a1e

Time (s): cpu = 00:06:09 ; elapsed = 00:03:59 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 47080 ; free virtual = 49105

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.297 | TNS=-22.703| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1d9c0dd43

Time (s): cpu = 00:06:16 ; elapsed = 00:04:06 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 47215 ; free virtual = 49206

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.288 | TNS=-21.151| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 18e2ec4bc

Time (s): cpu = 00:06:21 ; elapsed = 00:04:10 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46944 ; free virtual = 48935

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.385 | TNS=-22.867| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: b7c79696

Time (s): cpu = 00:06:24 ; elapsed = 00:04:14 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46698 ; free virtual = 48689
Phase 4 Rip-up And Reroute | Checksum: b7c79696

Time (s): cpu = 00:06:24 ; elapsed = 00:04:14 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46691 ; free virtual = 48682

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11f16942d

Time (s): cpu = 00:06:27 ; elapsed = 00:04:15 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46609 ; free virtual = 48600
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.288 | TNS=-21.151| WHS=0.038  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1307ca18d

Time (s): cpu = 00:06:38 ; elapsed = 00:04:17 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46555 ; free virtual = 48580

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1307ca18d

Time (s): cpu = 00:06:38 ; elapsed = 00:04:18 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46550 ; free virtual = 48575
Phase 5 Delay and Skew Optimization | Checksum: 1307ca18d

Time (s): cpu = 00:06:38 ; elapsed = 00:04:18 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46544 ; free virtual = 48569

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 170c0c416

Time (s): cpu = 00:06:40 ; elapsed = 00:04:19 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46506 ; free virtual = 48531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.288 | TNS=-19.676| WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 170c0c416

Time (s): cpu = 00:06:40 ; elapsed = 00:04:19 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46504 ; free virtual = 48529
Phase 6 Post Hold Fix | Checksum: 170c0c416

Time (s): cpu = 00:06:40 ; elapsed = 00:04:19 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46502 ; free virtual = 48527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.220259 %
  Global Horizontal Routing Utilization  = 0.159481 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.6432%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.4502%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 46.1538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 175dc5050

Time (s): cpu = 00:06:44 ; elapsed = 00:04:20 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46491 ; free virtual = 48478

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 175dc5050

Time (s): cpu = 00:06:44 ; elapsed = 00:04:20 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46475 ; free virtual = 48462

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 175dc5050

Time (s): cpu = 00:06:45 ; elapsed = 00:04:21 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46453 ; free virtual = 48441

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.288 | TNS=-19.676| WHS=0.038  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 175dc5050

Time (s): cpu = 00:06:45 ; elapsed = 00:04:21 . Memory (MB): peak = 5626.297 ; gain = 1011.750 ; free physical = 46460 ; free virtual = 48448
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 4.5e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.252 | TNS=-13.215 | WHS=0.045 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 175dc5050

Time (s): cpu = 00:07:16 ; elapsed = 00:04:48 . Memory (MB): peak = 6320.297 ; gain = 1705.750 ; free physical = 45200 ; free virtual = 47190

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.252 | TNS=-13.215 | WHS=0.045 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[52].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.252 | TNS=-13.215 | WHS=0.045 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: c65b30f5

Time (s): cpu = 00:07:19 ; elapsed = 00:04:50 . Memory (MB): peak = 6469.445 ; gain = 1854.898 ; free physical = 45149 ; free virtual = 47139
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6469.445 ; gain = 0.000 ; free physical = 45142 ; free virtual = 47132
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.252 | TNS=-13.215 | WHS=0.045 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: b1bb7d11

Time (s): cpu = 00:07:20 ; elapsed = 00:04:50 . Memory (MB): peak = 6469.445 ; gain = 1854.898 ; free physical = 45198 ; free virtual = 47188
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:20 ; elapsed = 00:04:51 . Memory (MB): peak = 6469.445 ; gain = 1854.898 ; free physical = 45433 ; free virtual = 47423
INFO: [Common 17-83] Releasing license: Implementation
405 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:28 ; elapsed = 00:04:58 . Memory (MB): peak = 6469.445 ; gain = 1854.898 ; free physical = 45433 ; free virtual = 47423
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6469.445 ; gain = 0.000 ; free physical = 45437 ; free virtual = 47427
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6469.445 ; gain = 0.000 ; free physical = 45426 ; free virtual = 47419
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 6469.445 ; gain = 0.000 ; free physical = 45393 ; free virtual = 47413
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6557.488 ; gain = 88.043 ; free physical = 45219 ; free virtual = 47214
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6557.488 ; gain = 0.000 ; free physical = 44504 ; free virtual = 46557
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
417 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6557.488 ; gain = 0.000 ; free physical = 44419 ; free virtual = 46440
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6557.488 ; gain = 0.000 ; free physical = 43967 ; free virtual = 45989
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:50:55 2020...
[Sat Jan 25 13:51:00 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:13:22 . Memory (MB): peak = 4172.387 ; gain = 0.000 ; free physical = 47231 ; free virtual = 49253
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4228.066 ; gain = 10.672 ; free physical = 46695 ; free virtual = 48737
Restored from archive | CPU: 0.940000 secs | Memory: 14.255585 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.95 . Memory (MB): peak = 4228.066 ; gain = 10.672 ; free physical = 46695 ; free virtual = 48737
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4228.066 ; gain = 0.000 ; free physical = 46689 ; free virtual = 48731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 4228.066 ; gain = 55.680 ; free physical = 46689 ; free virtual = 48731
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       11538 :
       # of nets not needing routing.......... :        3141 :
           # of internally routed nets........ :        2976 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        8397 :
           # of fully routed nets............. :        8397 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:51:13 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 1.318ns (40.380%)  route 1.946ns (59.620%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.056     1.579    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y179        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     1.610 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2/O
                         net (fo=8, routed)           0.207     1.817    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4
    SLICE_X44Y180        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.907 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2/O
                         net (fo=3, routed)           0.099     2.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2_n_4
    SLICE_X44Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.096 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3/O
                         net (fo=4, routed)           0.144     2.240    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3_n_4
    SLICE_X44Y186        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.328 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_replica/O
                         net (fo=5, routed)           0.936     3.264    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN
    RAMB36_X4Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.234ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 1.260ns (38.757%)  route 1.991ns (61.243%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.099     1.622    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y180        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.082     1.704 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[9]_i_2/O
                         net (fo=6, routed)           0.094     1.798    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[9]
    SLICE_X42Y179        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     1.829 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_94__1/O
                         net (fo=1, routed)           0.135     1.964    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_94__1_n_4
    SLICE_X42Y179        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.047     2.011 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_39__0/O
                         net (fo=1, routed)           0.089     2.100    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_39__0_n_4
    SLICE_X42Y181        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.081     2.181 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4/O
                         net (fo=32, routed)          1.070     3.251    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4_n_4
    RAMB36_X4Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                 -0.234    

Slack (VIOLATED) :        -0.230ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.318ns (40.654%)  route 1.924ns (59.346%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.056     1.579    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y179        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     1.610 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2/O
                         net (fo=8, routed)           0.207     1.817    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4
    SLICE_X44Y180        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.907 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2/O
                         net (fo=3, routed)           0.099     2.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2_n_4
    SLICE_X44Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.096 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3/O
                         net (fo=4, routed)           0.144     2.240    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3_n_4
    SLICE_X44Y186        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.328 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_replica/O
                         net (fo=5, routed)           0.914     3.242    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN
    RAMB36_X4Y39         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y39         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                 -0.230    

Slack (VIOLATED) :        -0.219ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 1.275ns (39.461%)  route 1.956ns (60.539%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.056     1.579    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y179        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     1.610 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2/O
                         net (fo=8, routed)           0.207     1.817    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4
    SLICE_X44Y180        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.907 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2/O
                         net (fo=3, routed)           0.138     2.045    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2_n_4
    SLICE_X44Y183        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.133 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_25__3/O
                         net (fo=5, routed)           0.312     2.445    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_25__3_n_4
    SLICE_X47Y198        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.047     2.492 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_replica_3/O
                         net (fo=1, routed)           0.739     3.231    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN_3
    RAMB36_X4Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 -0.219    

Slack (VIOLATED) :        -0.194ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 1.342ns (41.859%)  route 1.864ns (58.141%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.056     1.579    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y179        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     1.610 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2/O
                         net (fo=8, routed)           0.207     1.817    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4
    SLICE_X44Y180        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.907 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2/O
                         net (fo=3, routed)           0.138     2.045    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2_n_4
    SLICE_X44Y183        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.133 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_25__3/O
                         net (fo=5, routed)           0.149     2.282    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_25__3_n_4
    SLICE_X44Y179        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.114     2.396 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_replica_1/O
                         net (fo=6, routed)           0.810     3.206    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN_1
    RAMB36_X4Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                 -0.194    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_24/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.260ns (39.338%)  route 1.943ns (60.662%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.099     1.622    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y180        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.082     1.704 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[9]_i_2/O
                         net (fo=6, routed)           0.094     1.798    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[9]
    SLICE_X42Y179        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     1.829 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_94__1/O
                         net (fo=1, routed)           0.135     1.964    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_94__1_n_4
    SLICE_X42Y179        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.047     2.011 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_39__0/O
                         net (fo=1, routed)           0.089     2.100    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_39__0_n_4
    SLICE_X42Y181        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.081     2.181 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4/O
                         net (fo=32, routed)          1.022     3.203    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4_n_4
    RAMB36_X4Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_24/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_24/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_24
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 1.217ns (38.007%)  route 1.985ns (61.993%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.056     1.579    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y179        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     1.610 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2/O
                         net (fo=8, routed)           0.189     1.799    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4
    SLICE_X45Y181        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.031     1.830 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_84__2/O
                         net (fo=2, routed)           0.094     1.924    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_5_0
    SLICE_X45Y183        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     1.971 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_32__1/O
                         net (fo=1, routed)           0.094     2.065    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_32__1_n_4
    SLICE_X47Y183        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.089     2.154 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_4__4/O
                         net (fo=32, routed)          1.048     3.202    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_4__4_n_4
    RAMB36_X4Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y42         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y42         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.249     3.016    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_30
  -------------------------------------------------------------------
                         required time                          3.016    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.260ns (39.375%)  route 1.940ns (60.625%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.099     1.622    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y180        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.082     1.704 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[9]_i_2/O
                         net (fo=6, routed)           0.094     1.798    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/data3[9]
    SLICE_X42Y179        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.031     1.829 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_94__1/O
                         net (fo=1, routed)           0.135     1.964    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_94__1_n_4
    SLICE_X42Y179        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.047     2.011 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_39__0/O
                         net (fo=1, routed)           0.089     2.100    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_39__0_n_4
    SLICE_X42Y181        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.081     2.181 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4/O
                         net (fo=32, routed)          1.019     3.200    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_6__4_n_4
    RAMB36_X4Y39         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y39         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.248     3.017    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_19
  -------------------------------------------------------------------
                         required time                          3.017    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                 -0.183    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 1.226ns (38.265%)  route 1.978ns (61.735%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.056     1.579    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y179        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     1.610 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2/O
                         net (fo=8, routed)           0.261     1.871    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4
    SLICE_X44Y183        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.031     1.902 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_82__1/O
                         net (fo=1, routed)           0.101     2.003    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_82__1_n_4
    SLICE_X46Y183        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     2.117 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_30__1/O
                         net (fo=1, routed)           0.038     2.155    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_30__1_n_4
    SLICE_X46Y183        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.031     2.186 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_3__4/O
                         net (fo=32, routed)          1.018     3.204    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_3__4_n_4
    RAMB36_X4Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y30         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y30         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.243     3.022    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_21
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_20/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 1.363ns (42.687%)  route 1.830ns (57.313%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.056     1.579    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y179        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     1.610 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2/O
                         net (fo=8, routed)           0.207     1.817    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4
    SLICE_X44Y180        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.907 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2/O
                         net (fo=3, routed)           0.099     2.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2_n_4
    SLICE_X44Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.096 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3/O
                         net (fo=4, routed)           0.792     2.888    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3_n_4
    SLICE_X57Y159        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.133     3.021 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_replica_2/O
                         net (fo=1, routed)           0.172     3.193    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN_2
    RAMB36_X4Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_20/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y31         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_20/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y31         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_20
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.193    
  -------------------------------------------------------------------
                         slack                                 -0.181    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jan 25 13:51:14 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3960 |     0 |   1182240 |  0.33 |
|   LUT as Logic             | 3889 |     0 |   1182240 |  0.33 |
|   LUT as Memory            |   71 |     0 |    591840 |  0.01 |
|     LUT as Distributed RAM |   16 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 4139 |     0 |   2364480 |  0.18 |
|   Register as Flip Flop    | 4139 |     0 |   2364480 |  0.18 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  162 |     0 |    147780 |  0.11 |
| F7 Muxes                   |   12 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 21    |          Yes |         Set |            - |
| 4118  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1172 |     0 |    147780 |  0.79 |
|   CLBL                                     |  615 |     0 |           |       |
|   CLBM                                     |  557 |     0 |           |       |
| LUT as Logic                               | 3889 |     0 |   1182240 |  0.33 |
|   using O5 output only                     |   36 |       |           |       |
|   using O6 output only                     | 3031 |       |           |       |
|   using O5 and O6                          |  822 |       |           |       |
| LUT as Memory                              |   71 |     0 |    591840 |  0.01 |
|   LUT as Distributed RAM                   |   16 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   16 |       |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 4139 |     0 |   2364480 |  0.18 |
|   Register driven from within the CLB      | 2144 |       |           |       |
|   Register driven from outside the CLB     | 1995 |       |           |       |
|     LUT in front of the register is unused | 1373 |       |           |       |
|     LUT in front of the register is used   |  622 |       |           |       |
| Unique Control Sets                        |  125 |       |    295560 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  159 |     0 |      2160 |  7.36 |
|   RAMB36/FIFO*    |  156 |     0 |      2160 |  7.22 |
|     RAMB36E2 only |  156 |       |           |       |
|   RAMB18          |    6 |     0 |      4320 |  0.14 |
|     RAMB18E2 only |    6 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 4118 |            Register |
| LUT6     | 1283 |                 CLB |
| LUT4     | 1090 |                 CLB |
| LUT3     |  903 |                 CLB |
| LUT5     |  660 |                 CLB |
| LUT2     |  538 |                 CLB |
| LUT1     |  237 |                 CLB |
| CARRY8   |  162 |                 CLB |
| RAMB36E2 |  156 |           Block Ram |
| SRL16E   |   99 |                 CLB |
| RAMS32   |   32 |                 CLB |
| FDSE     |   21 |            Register |
| MUXF7    |   12 |                 CLB |
| RAMB18E2 |    6 |           Block Ram |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1172 |    0 |    0 |   2.38 |   0.00 |   0.00 |
|   CLBL                     |  615 |    0 |    0 |   2.50 |   0.00 |   0.00 |
|   CLBM                     |  557 |    0 |    0 |   2.26 |   0.00 |   0.00 |
| CLB LUTs                   | 3960 |    0 |    0 |   1.00 |   0.00 |   0.00 |
|   LUT as Logic             | 3889 |    0 |    0 |   0.99 |   0.00 |   0.00 |
|   LUT as Memory            |   71 |    0 |    0 |   0.04 |   0.00 |   0.00 |
|     LUT as Distributed RAM |   16 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
|     LUT as Shift Register  |   55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              | 4139 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| CARRY8                     |  162 |    0 |    0 |   0.33 |   0.00 |   0.00 |
| F7 Muxes                   |   12 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  159 |    0 |    0 |  22.08 |   0.00 |   0.00 |
|   RAMB36/FIFO              |  156 |    0 |    0 |  21.67 |   0.00 |   0.00 |
|   RAMB18                   |    6 |    0 |    0 |   0.42 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  125 |    0 |    0 |   0.13 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sat Jan 25 13:51:15 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.252      -13.215                    165                13035        0.045        0.000                      0                13035        1.155        0.000                       0                  4450  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.252      -13.215                    165                13035        0.045        0.000                      0                13035        1.155        0.000                       0                  4450  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          165  Failing Endpoints,  Worst Slack       -0.252ns,  Total Violation      -13.215ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.264ns  (logic 1.318ns (40.380%)  route 1.946ns (59.620%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X3Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y35         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_2/DOUTADOUT[1]
                         net (fo=10, routed)          0.504     1.390    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/q0[5]
    SLICE_X42Y179        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.133     1.523 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3/O
                         net (fo=7, routed)           0.056     1.579    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_3_n_4
    SLICE_X42Y179        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.031     1.610 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2/O
                         net (fo=8, routed)           0.207     1.817    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/p_dmemL106R_data_ne_23_reg_1176[13]_i_2_n_4
    SLICE_X44Y180        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     1.907 f  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2/O
                         net (fo=3, routed)           0.099     2.006    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_74__2_n_4
    SLICE_X44Y182        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.096 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3/O
                         net (fo=4, routed)           0.144     2.240    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_23__3_n_4
    SLICE_X44Y186        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.328 r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_replica/O
                         net (fo=5, routed)           0.936     3.264    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_0_i_2__3_n_4_repN
    RAMB36_X4Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     3.300    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ap_clk
    RAMB36_X4Y41         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemL106R_data_ne_U/process_top_p_dmemL106R_data_ne_ram_U/ram_reg_26
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                 -0.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_rec_i1_reg_1088_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_rec_i1_reg_446_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y218        FDRE                                         r  bd_0_i/hls_inst/inst/p_rec_i1_reg_1088_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y218        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  bd_0_i/hls_inst/inst/p_rec_i1_reg_1088_reg[6]/Q
                         net (fo=1, routed)           0.055     0.092    bd_0_i/hls_inst/inst/p_rec_i1_reg_1088[6]
    SLICE_X44Y218        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_rec_i1_reg_446_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4449, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y218        FDRE                                         r  bd_0_i/hls_inst/inst/p_0_rec_i1_reg_446_reg[6]/C
                         clock pessimism              0.000     0.000    
    SLICE_X44Y218        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/p_0_rec_i1_reg_446_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X3Y46  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X3Y46  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X3Y46  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_552/p_rect_packed_var_L5_1_U/reverse_rec_p_rect_packed_var_L5_ram_U/ram_reg_8/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.252355, worst hold slack (WHS)=0.045000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.252355) is less than 0
HLS EXTRACTION: calculating BRAM count: (6 bram18) + 2 * (156 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 3960 4139 0 318 0 55 1172 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 13:51:15 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1172
LUT:           3960
FF:            4139
DSP:              0
BRAM:           318
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.811
CP achieved post-implementation:    3.552
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_8192/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Sat Jan 25 13:51:15 2020...
INFO: [HLS 200-112] Total elapsed time: 1448.64 seconds; peak allocated memory: 123.048 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat Jan 25 13:51:17 2020...
