{"vcs1":{"timestamp_begin":1747912202.219214896, "rt":9.64, "ut":9.79, "st":0.62}}
{"vcselab":{"timestamp_begin":1747912211.939126883, "rt":0.36, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1747912212.356690806, "rt":0.43, "ut":0.19, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747912201.562164332}
{"VCS_COMP_START_TIME": 1747912201.562164332}
{"VCS_COMP_END_TIME": 1747912212.930685165}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 525616}}
{"vcselab": {"peak_mem": 183884}}
