INFO-FLOW: Workspace D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1 opened at Wed May 15 15:48:58 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu5eg-sfvc784-1-e 
Execute       create_platform xczu5eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu5eg-sfvc784-1-e'
Command       create_platform done; 1.045 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.122 sec.
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.191 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/ljh/Desktop/lstm_minst/lstm_ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/ljh/Desktop/lstm_minst/lstm_ip
Execute     config_export -output=C:/Users/ljh/Desktop/lstm_minst/lstm_ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.364 sec.
Execute   set_part xczu5eg-sfvc784-1-e 
INFO: [HLS 200-1510] Running: set_part xczu5eg-sfvc784-1-e 
Execute     create_platform xczu5eg-sfvc784-1-e -board  
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.161 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -format ip_catalog -output C:/Users/ljh/Desktop/lstm_minst/lstm_ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/ljh/Desktop/lstm_minst/lstm_ip -rtl verilog 
Execute   source ./lstm_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
Execute     set_directive_top -name LSTM_Top LSTM_Top 
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 108.227 MB.
Execute       set_directive_top LSTM_Top -name=LSTM_Top 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lstm_hls/rnn.cpp as C++
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lstm_hls/rnn.cpp -foptimization-record-file=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.5 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/clang.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.092 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.105 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.99 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'lstm_hls/rnn_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling lstm_hls/rnn_top.cpp as C++
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang lstm_hls/rnn_top.cpp -foptimization-record-file=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/clang.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/.systemc_flag -fix-errors D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.693 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/all.directive.json -fix-errors D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.103 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 1.132 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 17.049 seconds; current allocated memory: 111.590 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.g.bc" "D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn.g.bc D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/rnn_top.g.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.086 sec.
Execute       run_link_or_opt -opt -out D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -reflow-float-conversion -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.943 sec.
Execute       run_link_or_opt -out D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LSTM_Top 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=LSTM_Top -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=LSTM_Top -mllvm -hls-db-dir -mllvm D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_slow -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5eg-sfvc784-1-e > D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1> push_stream<float, 1, 1, 1>(float const&, bool)' into 'void mnist_lstm<float, 1, 1, 1>(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (lstm_hls/rnn_top.cpp:25:12)
INFO: [HLS 214-131] Inlining function 'float pop_stream<float, 1, 1, 1>(hls::axis<ap_uint<(sizeof (float)) * (8)>, 1, 1, 1> const&)' into 'void mnist_lstm<float, 1, 1, 1>(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (lstm_hls/rnn_top.cpp:13:14)
INFO: [HLS 214-178] Inlining function 'float* std::__niter_base<float*>(float*)' into 'float* std::fill_n<float*, int, double>(float*, int, double const&)' (D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function '__gnu_cxx::__enable_if<__is_scalar<double>::__value, float*>::__type std::__fill_n_a<float*, int, double>(float*, int, double const&)' into 'float* std::fill_n<float*, int, double>(float*, int, double const&)' (D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:785:0)
INFO: [HLS 214-178] Inlining function 'sigmoid(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'tanh(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'hprod(float*, float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'geva(float*, float*, int)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'float* std::fill_n<float*, int, double>(float*, int, double const&)' into 'infer(float*, float*)' (lstm_hls/rnn.cpp:67:0)
INFO: [HLS 214-178] Inlining function 'void mnist_lstm<float, 1, 1, 1>(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' into 'LSTM_Top(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (lstm_hls/rnn_top.cpp:33:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.203 seconds; current allocated memory: 112.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 112.660 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top LSTM_Top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.0.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.168 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 134.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.1.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 137.699 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.g.1.bc to D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.o.1.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_108_3' (lstm_hls/rnn.cpp:108) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_116_5' (lstm_hls/rnn.cpp:116) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (lstm_hls/rnn.cpp:22) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_7' (lstm_hls/rnn.cpp:130) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (lstm_hls/rnn.cpp:22) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_144_9' (lstm_hls/rnn.cpp:144) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (lstm_hls/rnn.cpp:34) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_11' (lstm_hls/rnn.cpp:158) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' (lstm_hls/rnn.cpp:22) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_12' (lstm_hls/rnn.cpp:170) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (lstm_hls/rnn.cpp:56) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (lstm_hls/rnn.cpp:56) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (lstm_hls/rnn.cpp:45) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_13' (lstm_hls/rnn.cpp:181) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (lstm_hls/rnn.cpp:34) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (lstm_hls/rnn.cpp:56) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_107_2' (lstm_hls/rnn.cpp:107) in function 'infer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_15' (lstm_hls/rnn.cpp:193) in function 'infer' automatically.
INFO: [XFORM 203-102] Partitioning array 'res' (lstm_hls/rnn_top.cpp:7) automatically.
INFO: [XFORM 203-102] Partitioning array 'Weight_lc' in dimension 1 automatically.
Command         transform done; 0.458 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.126 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 161.109 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.o.2.bc -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_4' (lstm_hls/rnn.cpp:114:21) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_128_6' (lstm_hls/rnn.cpp:128:21) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_142_8' (lstm_hls/rnn.cpp:142:21) in function 'infer'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_156_10' (lstm_hls/rnn.cpp:156:22) in function 'infer'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_80_1' (lstm_hls/rnn.cpp:80:19) in function 'infer' more than one sub loop.
Execute           auto_get_db
Command         transform done; 0.523 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 381.289 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.418 sec.
Command     elaborate done; 22.694 sec.
Execute     ap_eval exec zip -j D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.193 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'LSTM_Top' ...
Execute       ap_set_top_model LSTM_Top 
Execute       get_model_list LSTM_Top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model LSTM_Top 
Execute       preproc_iomode -model infer 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_193_15 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_56_15 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_34_14 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_181_13 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_45_1 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_56_13 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_56_1 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_170_12 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_22_12 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_34_1 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_22_11 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_22_1 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_108_3 
Execute       preproc_iomode -model infer_Pipeline_VITIS_LOOP_107_2 
Execute       preproc_iomode -model infer_Pipeline_6 
Execute       preproc_iomode -model infer_Pipeline_5 
Execute       preproc_iomode -model infer_Pipeline_4 
Execute       preproc_iomode -model infer_Pipeline_3 
Execute       preproc_iomode -model infer_Pipeline_2 
Execute       preproc_iomode -model infer_Pipeline_1 
Execute       preproc_iomode -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       get_model_list LSTM_Top -filter all-wo-channel 
INFO-FLOW: Model list for configure: LSTM_Top_Pipeline_VITIS_LOOP_10_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_107_2 infer_Pipeline_VITIS_LOOP_108_3 infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 infer_Pipeline_VITIS_LOOP_22_1 infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 infer_Pipeline_VITIS_LOOP_22_11 infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 infer_Pipeline_VITIS_LOOP_22_12 infer_Pipeline_VITIS_LOOP_170_12 infer_Pipeline_VITIS_LOOP_56_1 infer_Pipeline_VITIS_LOOP_56_13 infer_Pipeline_VITIS_LOOP_45_1 infer_Pipeline_VITIS_LOOP_181_13 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_56_15 infer_Pipeline_VITIS_LOOP_193_15 infer LSTM_Top
INFO-FLOW: Configuring Module : LSTM_Top_Pipeline_VITIS_LOOP_10_1 ...
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       apply_spec_resource_limit LSTM_Top_Pipeline_VITIS_LOOP_10_1 
INFO-FLOW: Configuring Module : infer_Pipeline_1 ...
Execute       set_default_model infer_Pipeline_1 
Execute       apply_spec_resource_limit infer_Pipeline_1 
INFO-FLOW: Configuring Module : infer_Pipeline_2 ...
Execute       set_default_model infer_Pipeline_2 
Execute       apply_spec_resource_limit infer_Pipeline_2 
INFO-FLOW: Configuring Module : infer_Pipeline_3 ...
Execute       set_default_model infer_Pipeline_3 
Execute       apply_spec_resource_limit infer_Pipeline_3 
INFO-FLOW: Configuring Module : infer_Pipeline_4 ...
Execute       set_default_model infer_Pipeline_4 
Execute       apply_spec_resource_limit infer_Pipeline_4 
INFO-FLOW: Configuring Module : infer_Pipeline_5 ...
Execute       set_default_model infer_Pipeline_5 
Execute       apply_spec_resource_limit infer_Pipeline_5 
INFO-FLOW: Configuring Module : infer_Pipeline_6 ...
Execute       set_default_model infer_Pipeline_6 
Execute       apply_spec_resource_limit infer_Pipeline_6 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_107_2 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_107_2 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_107_2 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_108_3 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_108_3 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_108_3 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_1 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_22_11 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_11 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_22_11 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_34_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_1 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_22_12 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_12 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_22_12 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_170_12 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_170_12 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_170_12 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_56_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_1 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_56_1 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_56_13 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_13 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_56_13 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_45_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_45_1 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_181_13 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_181_13 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_181_13 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_34_14 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_14 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_34_14 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_56_15 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_15 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_56_15 
INFO-FLOW: Configuring Module : infer_Pipeline_VITIS_LOOP_193_15 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_193_15 
Execute       apply_spec_resource_limit infer_Pipeline_VITIS_LOOP_193_15 
INFO-FLOW: Configuring Module : infer ...
Execute       set_default_model infer 
Execute       apply_spec_resource_limit infer 
INFO-FLOW: Configuring Module : LSTM_Top ...
Execute       set_default_model LSTM_Top 
Execute       apply_spec_resource_limit LSTM_Top 
INFO-FLOW: Model list for preprocess: LSTM_Top_Pipeline_VITIS_LOOP_10_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_107_2 infer_Pipeline_VITIS_LOOP_108_3 infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 infer_Pipeline_VITIS_LOOP_22_1 infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 infer_Pipeline_VITIS_LOOP_22_11 infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 infer_Pipeline_VITIS_LOOP_22_12 infer_Pipeline_VITIS_LOOP_170_12 infer_Pipeline_VITIS_LOOP_56_1 infer_Pipeline_VITIS_LOOP_56_13 infer_Pipeline_VITIS_LOOP_45_1 infer_Pipeline_VITIS_LOOP_181_13 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_56_15 infer_Pipeline_VITIS_LOOP_193_15 infer LSTM_Top
INFO-FLOW: Preprocessing Module: LSTM_Top_Pipeline_VITIS_LOOP_10_1 ...
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       cdfg_preprocess -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       rtl_gen_preprocess LSTM_Top_Pipeline_VITIS_LOOP_10_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_1 ...
Execute       set_default_model infer_Pipeline_1 
Execute       cdfg_preprocess -model infer_Pipeline_1 
Execute       rtl_gen_preprocess infer_Pipeline_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_2 ...
Execute       set_default_model infer_Pipeline_2 
Execute       cdfg_preprocess -model infer_Pipeline_2 
Execute       rtl_gen_preprocess infer_Pipeline_2 
INFO-FLOW: Preprocessing Module: infer_Pipeline_3 ...
Execute       set_default_model infer_Pipeline_3 
Execute       cdfg_preprocess -model infer_Pipeline_3 
Execute       rtl_gen_preprocess infer_Pipeline_3 
INFO-FLOW: Preprocessing Module: infer_Pipeline_4 ...
Execute       set_default_model infer_Pipeline_4 
Execute       cdfg_preprocess -model infer_Pipeline_4 
Execute       rtl_gen_preprocess infer_Pipeline_4 
INFO-FLOW: Preprocessing Module: infer_Pipeline_5 ...
Execute       set_default_model infer_Pipeline_5 
Execute       cdfg_preprocess -model infer_Pipeline_5 
Execute       rtl_gen_preprocess infer_Pipeline_5 
INFO-FLOW: Preprocessing Module: infer_Pipeline_6 ...
Execute       set_default_model infer_Pipeline_6 
Execute       cdfg_preprocess -model infer_Pipeline_6 
Execute       rtl_gen_preprocess infer_Pipeline_6 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_107_2 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_107_2 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_107_2 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_107_2 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_108_3 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_108_3 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_108_3 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_108_3 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_22_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_1 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_22_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_22_11 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_11 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_22_11 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_22_11 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_34_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_1 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_34_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_22_12 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_12 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_22_12 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_22_12 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_170_12 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_170_12 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_170_12 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_170_12 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_56_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_1 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_56_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_56_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_56_13 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_13 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_56_13 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_56_13 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_45_1 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_45_1 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_45_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_45_1 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_181_13 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_181_13 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_181_13 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_181_13 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_34_14 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_14 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_34_14 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_14 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_56_15 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_15 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_56_15 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_56_15 
INFO-FLOW: Preprocessing Module: infer_Pipeline_VITIS_LOOP_193_15 ...
Execute       set_default_model infer_Pipeline_VITIS_LOOP_193_15 
Execute       cdfg_preprocess -model infer_Pipeline_VITIS_LOOP_193_15 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_193_15 
INFO-FLOW: Preprocessing Module: infer ...
Execute       set_default_model infer 
Execute       cdfg_preprocess -model infer 
Execute       rtl_gen_preprocess infer 
INFO-FLOW: Preprocessing Module: LSTM_Top ...
Execute       set_default_model LSTM_Top 
Execute       cdfg_preprocess -model LSTM_Top 
Execute       rtl_gen_preprocess LSTM_Top 
INFO-FLOW: Model list for synthesis: LSTM_Top_Pipeline_VITIS_LOOP_10_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_107_2 infer_Pipeline_VITIS_LOOP_108_3 infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 infer_Pipeline_VITIS_LOOP_22_1 infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 infer_Pipeline_VITIS_LOOP_22_11 infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 infer_Pipeline_VITIS_LOOP_22_12 infer_Pipeline_VITIS_LOOP_170_12 infer_Pipeline_VITIS_LOOP_56_1 infer_Pipeline_VITIS_LOOP_56_13 infer_Pipeline_VITIS_LOOP_45_1 infer_Pipeline_VITIS_LOOP_181_13 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_56_15 infer_Pipeline_VITIS_LOOP_193_15 infer LSTM_Top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top_Pipeline_VITIS_LOOP_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       schedule -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_10_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_10_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 385.785 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM_Top_Pipeline_VITIS_LOOP_10_1.
Execute       set_default_model LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       bind -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 387.051 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.bind.adb -f 
INFO-FLOW: Finish binding LSTM_Top_Pipeline_VITIS_LOOP_10_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_1 
Execute       schedule -model infer_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 387.543 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_1.
Execute       set_default_model infer_Pipeline_1 
Execute       bind -model infer_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 387.586 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_2 
Execute       schedule -model infer_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 387.672 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_2.
Execute       set_default_model infer_Pipeline_2 
Execute       bind -model infer_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 387.672 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_3 
Execute       schedule -model infer_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 387.887 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_3.
Execute       set_default_model infer_Pipeline_3 
Execute       bind -model infer_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 388.000 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_4 
Execute       schedule -model infer_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 388.371 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_4.
Execute       set_default_model infer_Pipeline_4 
Execute       bind -model infer_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 388.383 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_5 
Execute       schedule -model infer_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 388.547 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_5.
Execute       set_default_model infer_Pipeline_5 
Execute       bind -model infer_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 388.664 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_6 
Execute       schedule -model infer_Pipeline_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 388.773 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_6.
Execute       set_default_model infer_Pipeline_6 
Execute       bind -model infer_Pipeline_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 388.801 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_107_2 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_107_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_107_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_107_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 389.211 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_107_2.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_107_2 
Execute       bind -model infer_Pipeline_VITIS_LOOP_107_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 389.246 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_107_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_108_3 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_108_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_108_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_108_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 389.617 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_108_3.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_108_3 
Execute       bind -model infer_Pipeline_VITIS_LOOP_108_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 389.914 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_108_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln117) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_4_VITIS_LOOP_116_5'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5' (loop 'VITIS_LOOP_114_4_VITIS_LOOP_116_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add411624_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add2', lstm_hls/rnn.cpp:117 on local variable 'add411624' and 'load' operation ('add411624_load', lstm_hls/rnn.cpp:114) on local variable 'add411624'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5' (loop 'VITIS_LOOP_114_4_VITIS_LOOP_116_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add411624_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add2', lstm_hls/rnn.cpp:117 on local variable 'add411624' and 'load' operation ('add411624_load', lstm_hls/rnn.cpp:114) on local variable 'add411624'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5' (loop 'VITIS_LOOP_114_4_VITIS_LOOP_116_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add411624_write_ln117', lstm_hls/rnn.cpp:117) of variable 'add2', lstm_hls/rnn.cpp:117 on local variable 'add411624' and 'load' operation ('add411624_load', lstm_hls/rnn.cpp:114) on local variable 'add411624'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 19, loop 'VITIS_LOOP_114_4_VITIS_LOOP_116_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.642 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 390.609 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.184 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       bind -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 390.703 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_1 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_22_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 391.141 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.278 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_22_1.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_1 
Execute       bind -model infer_Pipeline_VITIS_LOOP_22_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.265 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 391.164 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_22_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln131) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_128_6_VITIS_LOOP_130_7'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7' (loop 'VITIS_LOOP_128_6_VITIS_LOOP_130_7'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add751727_write_ln131', lstm_hls/rnn.cpp:131) of variable 'add4', lstm_hls/rnn.cpp:131 on local variable 'add751727' and 'load' operation ('add751727_load', lstm_hls/rnn.cpp:128) on local variable 'add751727'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7' (loop 'VITIS_LOOP_128_6_VITIS_LOOP_130_7'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add751727_write_ln131', lstm_hls/rnn.cpp:131) of variable 'add4', lstm_hls/rnn.cpp:131 on local variable 'add751727' and 'load' operation ('add751727_load', lstm_hls/rnn.cpp:128) on local variable 'add751727'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7' (loop 'VITIS_LOOP_128_6_VITIS_LOOP_130_7'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add751727_write_ln131', lstm_hls/rnn.cpp:131) of variable 'add4', lstm_hls/rnn.cpp:131 on local variable 'add751727' and 'load' operation ('add751727_load', lstm_hls/rnn.cpp:128) on local variable 'add751727'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 19, loop 'VITIS_LOOP_128_6_VITIS_LOOP_130_7'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.799 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 391.684 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.182 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       bind -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.176 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 391.824 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_22_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_11 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_22_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.566 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 392.168 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.234 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_22_11.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_11 
Execute       bind -model infer_Pipeline_VITIS_LOOP_22_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 392.254 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_22_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln145) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_142_8_VITIS_LOOP_144_9'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9' (loop 'VITIS_LOOP_142_8_VITIS_LOOP_144_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1101830_write_ln145', lstm_hls/rnn.cpp:145) of variable 'add6', lstm_hls/rnn.cpp:145 on local variable 'add1101830' and 'load' operation ('add1101830_load', lstm_hls/rnn.cpp:142) on local variable 'add1101830'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9' (loop 'VITIS_LOOP_142_8_VITIS_LOOP_144_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1101830_write_ln145', lstm_hls/rnn.cpp:145) of variable 'add6', lstm_hls/rnn.cpp:145 on local variable 'add1101830' and 'load' operation ('add1101830_load', lstm_hls/rnn.cpp:142) on local variable 'add1101830'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9' (loop 'VITIS_LOOP_142_8_VITIS_LOOP_144_9'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1101830_write_ln145', lstm_hls/rnn.cpp:145) of variable 'add6', lstm_hls/rnn.cpp:145 on local variable 'add1101830' and 'load' operation ('add1101830_load', lstm_hls/rnn.cpp:142) on local variable 'add1101830'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 19, loop 'VITIS_LOOP_142_8_VITIS_LOOP_144_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.632 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 392.836 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.157 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       bind -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.139 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 392.902 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_1 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_34_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.509 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 393.234 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.214 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_34_1.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_1 
Execute       bind -model infer_Pipeline_VITIS_LOOP_34_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 393.465 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_34_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln159) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_10_VITIS_LOOP_158_11'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11' (loop 'VITIS_LOOP_156_10_VITIS_LOOP_158_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add1451933_write_ln159', lstm_hls/rnn.cpp:159) of variable 'add8', lstm_hls/rnn.cpp:159 on local variable 'add1451933' and 'load' operation ('add1451933_load', lstm_hls/rnn.cpp:156) on local variable 'add1451933'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11' (loop 'VITIS_LOOP_156_10_VITIS_LOOP_158_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add1451933_write_ln159', lstm_hls/rnn.cpp:159) of variable 'add8', lstm_hls/rnn.cpp:159 on local variable 'add1451933' and 'load' operation ('add1451933_load', lstm_hls/rnn.cpp:156) on local variable 'add1451933'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11' (loop 'VITIS_LOOP_156_10_VITIS_LOOP_158_11'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add1451933_write_ln159', lstm_hls/rnn.cpp:159) of variable 'add8', lstm_hls/rnn.cpp:159 on local variable 'add1451933' and 'load' operation ('add1451933_load', lstm_hls/rnn.cpp:156) on local variable 'add1451933'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 19, loop 'VITIS_LOOP_156_10_VITIS_LOOP_158_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.625 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 393.816 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.169 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       bind -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.149 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 394.172 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_22_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_12 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_22_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.504 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 394.555 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.208 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_22_12.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_22_12 
Execute       bind -model infer_Pipeline_VITIS_LOOP_22_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.167 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 394.629 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_22_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_170_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_170_12 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_170_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_170_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 394.977 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_170_12.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_170_12 
Execute       bind -model infer_Pipeline_VITIS_LOOP_170_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 394.992 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_170_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_1 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_56_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.277 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 395.785 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_56_1.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_1 
Execute       bind -model infer_Pipeline_VITIS_LOOP_56_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 395.785 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_56_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_56_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_13 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_56_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.278 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 395.863 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_56_13.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_13 
Execute       bind -model infer_Pipeline_VITIS_LOOP_56_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 396.125 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_56_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_45_1 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_45_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.286 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 396.238 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_45_1.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_45_1 
Execute       bind -model infer_Pipeline_VITIS_LOOP_45_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 396.301 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_45_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_181_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_181_13 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_181_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_181_13'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 396.438 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_181_13.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_181_13 
Execute       bind -model infer_Pipeline_VITIS_LOOP_181_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 396.438 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_181_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_14 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_34_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 26, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.537 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 396.938 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.211 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_34_14.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_34_14 
Execute       bind -model infer_Pipeline_VITIS_LOOP_34_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.182 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 397.090 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_34_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_56_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_15 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_56_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.287 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 397.254 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_56_15.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_56_15 
Execute       bind -model infer_Pipeline_VITIS_LOOP_56_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 397.359 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_56_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer_Pipeline_VITIS_LOOP_193_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer_Pipeline_VITIS_LOOP_193_15 
Execute       schedule -model infer_Pipeline_VITIS_LOOP_193_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_15'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_193_15' (loop 'VITIS_LOOP_193_15'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('add21239_write_ln193', lstm_hls/rnn.cpp:193) of variable 'add', lstm_hls/rnn.cpp:193 on local variable 'add21239' and 'load' operation ('add21239_load', lstm_hls/rnn.cpp:193) on local variable 'add21239'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_193_15' (loop 'VITIS_LOOP_193_15'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('add21239_write_ln193', lstm_hls/rnn.cpp:193) of variable 'add', lstm_hls/rnn.cpp:193 on local variable 'add21239' and 'load' operation ('add21239_load', lstm_hls/rnn.cpp:193) on local variable 'add21239'.
WARNING: [HLS 200-880] The II Violation in module 'infer_Pipeline_VITIS_LOOP_193_15' (loop 'VITIS_LOOP_193_15'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('add21239_write_ln193', lstm_hls/rnn.cpp:193) of variable 'add', lstm_hls/rnn.cpp:193 on local variable 'add21239' and 'load' operation ('add21239_load', lstm_hls/rnn.cpp:193) on local variable 'add21239'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 10, loop 'VITIS_LOOP_193_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.526 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 397.801 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.sched.adb -f 
INFO-FLOW: Finish scheduling infer_Pipeline_VITIS_LOOP_193_15.
Execute       set_default_model infer_Pipeline_VITIS_LOOP_193_15 
Execute       bind -model infer_Pipeline_VITIS_LOOP_193_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 397.820 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.bind.adb -f 
INFO-FLOW: Finish binding infer_Pipeline_VITIS_LOOP_193_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model infer 
Execute       schedule -model infer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.547 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 398.098 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.378 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.sched.adb -f 
INFO-FLOW: Finish scheduling infer.
Execute       set_default_model infer 
Execute       bind -model infer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.264 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 398.176 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.bind.adb -f 
INFO-FLOW: Finish binding infer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM_Top 
Execute       schedule -model LSTM_Top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 398.434 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.sched.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM_Top.
Execute       set_default_model LSTM_Top 
Execute       bind -model LSTM_Top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 398.695 MB.
Execute       syn_report -verbosereport -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.bind.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.bind.adb -f 
INFO-FLOW: Finish binding LSTM_Top.
Execute       get_model_list LSTM_Top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       rtl_gen_preprocess infer_Pipeline_1 
Execute       rtl_gen_preprocess infer_Pipeline_2 
Execute       rtl_gen_preprocess infer_Pipeline_3 
Execute       rtl_gen_preprocess infer_Pipeline_4 
Execute       rtl_gen_preprocess infer_Pipeline_5 
Execute       rtl_gen_preprocess infer_Pipeline_6 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_107_2 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_108_3 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_22_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_22_11 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_22_12 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_170_12 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_56_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_56_13 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_45_1 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_181_13 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_34_14 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_56_15 
Execute       rtl_gen_preprocess infer_Pipeline_VITIS_LOOP_193_15 
Execute       rtl_gen_preprocess infer 
Execute       rtl_gen_preprocess LSTM_Top 
INFO-FLOW: Model list for RTL generation: LSTM_Top_Pipeline_VITIS_LOOP_10_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_107_2 infer_Pipeline_VITIS_LOOP_108_3 infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 infer_Pipeline_VITIS_LOOP_22_1 infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 infer_Pipeline_VITIS_LOOP_22_11 infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 infer_Pipeline_VITIS_LOOP_22_12 infer_Pipeline_VITIS_LOOP_170_12 infer_Pipeline_VITIS_LOOP_56_1 infer_Pipeline_VITIS_LOOP_56_13 infer_Pipeline_VITIS_LOOP_45_1 infer_Pipeline_VITIS_LOOP_181_13 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_56_15 infer_Pipeline_VITIS_LOOP_193_15 infer LSTM_Top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top_Pipeline_VITIS_LOOP_10_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM_Top_Pipeline_VITIS_LOOP_10_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top_Pipeline_VITIS_LOOP_10_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 400.273 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM_Top_Pipeline_VITIS_LOOP_10_1 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       gen_rtl LSTM_Top_Pipeline_VITIS_LOOP_10_1 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_10_1 
Execute       syn_report -csynth -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/LSTM_Top_Pipeline_VITIS_LOOP_10_1_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/LSTM_Top_Pipeline_VITIS_LOOP_10_1_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.adb 
Execute       db_write -model LSTM_Top_Pipeline_VITIS_LOOP_10_1 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM_Top_Pipeline_VITIS_LOOP_10_1 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 402.285 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_1 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_1 
Execute       gen_rtl infer_Pipeline_1 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_1 
Execute       syn_report -csynth -model infer_Pipeline_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_1_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_1_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_1 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.adb 
Execute       db_write -model infer_Pipeline_1 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_1 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_2 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 403.207 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_2 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_2 
Execute       gen_rtl infer_Pipeline_2 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_2 
Execute       syn_report -csynth -model infer_Pipeline_2 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_2_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_2 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_2_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_2 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_2 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.adb 
Execute       db_write -model infer_Pipeline_2 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_2 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_3 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 403.527 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_3 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_3 
Execute       gen_rtl infer_Pipeline_3 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_3 
Execute       syn_report -csynth -model infer_Pipeline_3 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_3_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_3 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_3_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_3 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_3 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.adb 
Execute       db_write -model infer_Pipeline_3 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_3 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_4 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 404.094 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_4 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_4 
Execute       gen_rtl infer_Pipeline_4 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_4 
Execute       syn_report -csynth -model infer_Pipeline_4 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_4_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_4 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_4_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_4 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_4 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.adb 
Execute       db_write -model infer_Pipeline_4 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_4 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_5 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 404.633 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_5 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_5 
Execute       gen_rtl infer_Pipeline_5 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_5 
Execute       syn_report -csynth -model infer_Pipeline_5 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_5_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_5 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_5_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_5 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_5 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.adb 
Execute       db_write -model infer_Pipeline_5 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_5 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_6 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 405.023 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_6 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_6 
Execute       gen_rtl infer_Pipeline_6 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_6 
Execute       syn_report -csynth -model infer_Pipeline_6 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_6_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_6 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_6_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_6 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_6 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.adb 
Execute       db_write -model infer_Pipeline_6 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_6 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_107_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_107_2 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_107_2' pipeline 'VITIS_LOOP_107_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_107_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 405.980 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_107_2 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_107_2 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_107_2 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_107_2 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_107_2 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_107_2_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_107_2 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_107_2_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_107_2 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_107_2 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_107_2 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_107_2 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_108_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_108_3 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_108_3' pipeline 'VITIS_LOOP_108_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_108_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 406.762 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_108_3 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_108_3 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_108_3 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_108_3 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_108_3 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_108_3_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_108_3 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_108_3_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_108_3 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_108_3 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_108_3 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_108_3 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5' pipeline 'VITIS_LOOP_114_4_VITIS_LOOP_116_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Weight0_f_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Bias0_f_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 414.715 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_22_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_22_1'.
Command       create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 414.715 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_22_1 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_22_1 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_22_1 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_22_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_22_1_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_22_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_22_1_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_22_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_22_1 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_22_1 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_22_1 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7' pipeline 'VITIS_LOOP_128_6_VITIS_LOOP_130_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Weight0_i_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Bias0_i_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.133 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 419.215 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_22_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_22_11 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_22_11' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_22_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 419.215 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_22_11 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_22_11 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_22_11 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_22_11 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_22_11 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_22_11_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_22_11 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_22_11_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_22_11 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_22_11 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_22_11 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_22_11 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9' pipeline 'VITIS_LOOP_142_8_VITIS_LOOP_144_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.161 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 422.520 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_34_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_1'.
Command       create_rtl_model done; 0.103 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 422.520 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_1 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_1 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_34_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_1_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_34_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_1_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_34_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_1 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_1 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_34_1 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11' pipeline 'VITIS_LOOP_156_10_VITIS_LOOP_158_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Weight0_o_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Bias0_o_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.245 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 425.844 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_22_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_22_12 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_22_12' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_22_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 425.844 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_22_12 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_22_12 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_22_12 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_22_12 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_22_12 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_22_12_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_22_12 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_22_12_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_22_12 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_22_12 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_22_12 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_22_12 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_170_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_170_12 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_170_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 425.844 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_170_12 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_170_12 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_170_12 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_170_12 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_170_12 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_170_12_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_170_12 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_170_12_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_170_12 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_170_12 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_170_12 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_170_12 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_56_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_56_1' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 425.844 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_56_1 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_56_1 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_56_1 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_56_1 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_56_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_56_1_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_56_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_56_1_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_56_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_56_1 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_56_1 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_56_1 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_56_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_56_13 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_56_13' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_56_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 425.844 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_56_13 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_56_13 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_56_13 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_56_13 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_56_13 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_56_13_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_56_13 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_56_13_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_56_13 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_56_13 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_56_13 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_56_13 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_45_1 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_45_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_45_1' pipeline 'VITIS_LOOP_45_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 425.844 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_45_1 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_45_1 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_45_1 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_45_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_45_1_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_45_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_45_1_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_45_1 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_45_1 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_45_1 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_45_1 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_181_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_181_13 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_181_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 425.844 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_181_13 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_181_13 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_181_13 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_181_13 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_181_13 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_181_13_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_181_13 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_181_13_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_181_13 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_181_13 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_181_13 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_181_13 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_34_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_34_14 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_34_14' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_34_14'.
Command       create_rtl_model done; 0.123 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.234 seconds; current allocated memory: 427.594 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_14 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_34_14 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_34_14 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_34_14 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_14_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_34_14 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_34_14_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_34_14 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_14 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_34_14 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_34_14 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_56_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_56_15 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_56_15' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_56_15'.
Command       create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 428.594 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_56_15 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_56_15 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_56_15 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_56_15 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_56_15 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_56_15_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_56_15 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_56_15_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_56_15 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_56_15 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_56_15 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_56_15 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer_Pipeline_VITIS_LOOP_193_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer_Pipeline_VITIS_LOOP_193_15 -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'infer_Pipeline_VITIS_LOOP_193_15' pipeline 'VITIS_LOOP_193_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer_Pipeline_VITIS_LOOP_193_15'.
INFO: [RTMG 210-279] Implementing memory 'LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 429.375 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_193_15 -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15 
Execute       gen_rtl infer_Pipeline_VITIS_LOOP_193_15 -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15 
Execute       syn_report -csynth -model infer_Pipeline_VITIS_LOOP_193_15 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_193_15_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer_Pipeline_VITIS_LOOP_193_15 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_Pipeline_VITIS_LOOP_193_15_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer_Pipeline_VITIS_LOOP_193_15 -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_193_15 -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.adb 
Execute       db_write -model infer_Pipeline_VITIS_LOOP_193_15 -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer_Pipeline_VITIS_LOOP_193_15 -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'infer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model infer -top_prefix LSTM_Top_ -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_10_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'infer'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_gate_f_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_C_t_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_infer_vec_i_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.322 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 432.754 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl infer -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top_infer 
Execute       gen_rtl infer -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top_infer 
Execute       syn_report -csynth -model infer -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model infer -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/infer_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model infer -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Command       syn_report done; 0.179 sec.
Execute       db_write -model infer -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.adb 
Execute       db_write -model infer -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info infer -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_Top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM_Top -top_prefix  -sub_prefix LSTM_Top_ -mg_file D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/in_r_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'LSTM_Top/out_r_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'LSTM_Top' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_Top'.
INFO: [RTMG 210-278] Implementing memory 'LSTM_Top_buf_in_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.358 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 434.535 MB.
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM_Top -istop -style xilinx -f -lang vhdl -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/vhdl/LSTM_Top 
Execute       gen_rtl LSTM_Top -istop -style xilinx -f -lang vlog -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/verilog/LSTM_Top 
Execute       syn_report -csynth -model LSTM_Top -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/LSTM_Top_csynth.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -rtlxml -model LSTM_Top -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/LSTM_Top_csynth.xml 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -verbosereport -model LSTM_Top -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.verbose.rpt 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       db_write -model LSTM_Top -f -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.adb 
Execute       db_write -model LSTM_Top -bindview -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM_Top -p D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top 
Execute       export_constraint_db -f -tool general -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute       syn_report -designview -model LSTM_Top -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.design.xml 
Command       syn_report done; 0.475 sec.
Execute       syn_report -csynthDesign -model LSTM_Top -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/csynth.rpt -MHOut D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu5eg-sfvc784-1-e 
Execute           ap_family_info -name xczu5eg-sfvc784-1-e -data names 
Execute           ap_part_info -quiet -name xczu5eg-sfvc784-1-e -data family 
Execute       syn_report -wcfg -model LSTM_Top -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model LSTM_Top -o D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.protoinst 
Execute       sc_get_clocks LSTM_Top 
Execute       sc_get_portdomain LSTM_Top 
INFO-FLOW: Model list for RTL component generation: LSTM_Top_Pipeline_VITIS_LOOP_10_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_107_2 infer_Pipeline_VITIS_LOOP_108_3 infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 infer_Pipeline_VITIS_LOOP_22_1 infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 infer_Pipeline_VITIS_LOOP_22_11 infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 infer_Pipeline_VITIS_LOOP_22_12 infer_Pipeline_VITIS_LOOP_170_12 infer_Pipeline_VITIS_LOOP_56_1 infer_Pipeline_VITIS_LOOP_56_13 infer_Pipeline_VITIS_LOOP_45_1 infer_Pipeline_VITIS_LOOP_181_13 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_56_15 infer_Pipeline_VITIS_LOOP_193_15 infer LSTM_Top
INFO-FLOW: Handling components in module [LSTM_Top_Pipeline_VITIS_LOOP_10_1] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_1] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_2] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_3] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_4] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_5] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_6] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_107_2] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_108_3] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1.
INFO-FLOW: Append model LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Weight0_f_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Weight0_f_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Bias0_f_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Bias0_f_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_22_1] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Weight0_i_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Weight0_i_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Bias0_i_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Bias0_i_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_22_11] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_34_1] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Weight0_o_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Weight0_o_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Bias0_o_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Bias0_o_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_22_12] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_170_12] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_56_1] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_56_13] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_45_1] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_181_13] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_34_14] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_56_15] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer_Pipeline_VITIS_LOOP_193_15] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R.
INFO-FLOW: Append model LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R
INFO-FLOW: Found component LSTM_Top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [infer] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1.
INFO-FLOW: Append model LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1
INFO-FLOW: Found component LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1.
INFO-FLOW: Append model LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: Found component LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component LSTM_Top_infer_gate_f_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
INFO-FLOW: Found component LSTM_Top_infer_C_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_infer_C_t_RAM_AUTO_1R1W
INFO-FLOW: Found component LSTM_Top_infer_vec_i_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_infer_vec_i_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [LSTM_Top] ... 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
INFO-FLOW: Found component LSTM_Top_buf_in_RAM_AUTO_1R1W.
INFO-FLOW: Append model LSTM_Top_buf_in_RAM_AUTO_1R1W
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Found component LSTM_Top_regslice_both.
INFO-FLOW: Append model LSTM_Top_regslice_both
INFO-FLOW: Append model LSTM_Top_Pipeline_VITIS_LOOP_10_1
INFO-FLOW: Append model infer_Pipeline_1
INFO-FLOW: Append model infer_Pipeline_2
INFO-FLOW: Append model infer_Pipeline_3
INFO-FLOW: Append model infer_Pipeline_4
INFO-FLOW: Append model infer_Pipeline_5
INFO-FLOW: Append model infer_Pipeline_6
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_107_2
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_108_3
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_22_11
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_22_12
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_170_12
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_56_1
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_56_13
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_181_13
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_34_14
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_56_15
INFO-FLOW: Append model infer_Pipeline_VITIS_LOOP_193_15
INFO-FLOW: Append model infer
INFO-FLOW: Append model LSTM_Top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1 LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Weight0_f_ROM_AUTO_1R LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Bias0_f_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Weight0_i_ROM_AUTO_1R LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Bias0_i_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Weight0_o_ROM_AUTO_1R LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Bias0_o_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R LSTM_Top_flow_control_loop_pipe_sequential_init LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1 LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1 LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1 LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1 LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1 LSTM_Top_infer_gate_f_RAM_AUTO_1R1W LSTM_Top_infer_C_t_RAM_AUTO_1R1W LSTM_Top_infer_vec_i_RAM_AUTO_1R1W LSTM_Top_buf_in_RAM_AUTO_1R1W LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_regslice_both LSTM_Top_Pipeline_VITIS_LOOP_10_1 infer_Pipeline_1 infer_Pipeline_2 infer_Pipeline_3 infer_Pipeline_4 infer_Pipeline_5 infer_Pipeline_6 infer_Pipeline_VITIS_LOOP_107_2 infer_Pipeline_VITIS_LOOP_108_3 infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 infer_Pipeline_VITIS_LOOP_22_1 infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 infer_Pipeline_VITIS_LOOP_22_11 infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 infer_Pipeline_VITIS_LOOP_34_1 infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 infer_Pipeline_VITIS_LOOP_22_12 infer_Pipeline_VITIS_LOOP_170_12 infer_Pipeline_VITIS_LOOP_56_1 infer_Pipeline_VITIS_LOOP_56_13 infer_Pipeline_VITIS_LOOP_45_1 infer_Pipeline_VITIS_LOOP_181_13 infer_Pipeline_VITIS_LOOP_34_14 infer_Pipeline_VITIS_LOOP_56_15 infer_Pipeline_VITIS_LOOP_193_15 infer LSTM_Top
INFO-FLOW: Generating D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Weight0_f_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Bias0_f_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Weight0_i_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Bias0_i_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Weight0_o_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Bias0_o_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R
INFO-FLOW: To file: write model LSTM_Top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1
INFO-FLOW: To file: write model LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_infer_C_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_infer_vec_i_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_buf_in_RAM_AUTO_1R1W
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_regslice_both
INFO-FLOW: To file: write model LSTM_Top_Pipeline_VITIS_LOOP_10_1
INFO-FLOW: To file: write model infer_Pipeline_1
INFO-FLOW: To file: write model infer_Pipeline_2
INFO-FLOW: To file: write model infer_Pipeline_3
INFO-FLOW: To file: write model infer_Pipeline_4
INFO-FLOW: To file: write model infer_Pipeline_5
INFO-FLOW: To file: write model infer_Pipeline_6
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_107_2
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_108_3
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_22_1
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_22_11
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_34_1
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_22_12
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_170_12
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_56_1
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_56_13
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_45_1
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_181_13
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_34_14
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_56_15
INFO-FLOW: To file: write model infer_Pipeline_VITIS_LOOP_193_15
INFO-FLOW: To file: write model infer
INFO-FLOW: To file: write model LSTM_Top
INFO-FLOW: Generating D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.122 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/vhdl' dstVlogDir='D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/vlog' tclDir='D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db' modelList='LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1
LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Weight0_f_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Bias0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Weight0_i_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Bias0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Weight0_o_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Bias0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1
LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
LSTM_Top_infer_C_t_RAM_AUTO_1R1W
LSTM_Top_infer_vec_i_RAM_AUTO_1R1W
LSTM_Top_buf_in_RAM_AUTO_1R1W
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_Pipeline_VITIS_LOOP_10_1
infer_Pipeline_1
infer_Pipeline_2
infer_Pipeline_3
infer_Pipeline_4
infer_Pipeline_5
infer_Pipeline_6
infer_Pipeline_VITIS_LOOP_107_2
infer_Pipeline_VITIS_LOOP_108_3
infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5
infer_Pipeline_VITIS_LOOP_22_1
infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7
infer_Pipeline_VITIS_LOOP_22_11
infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9
infer_Pipeline_VITIS_LOOP_34_1
infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11
infer_Pipeline_VITIS_LOOP_22_12
infer_Pipeline_VITIS_LOOP_170_12
infer_Pipeline_VITIS_LOOP_56_1
infer_Pipeline_VITIS_LOOP_56_13
infer_Pipeline_VITIS_LOOP_45_1
infer_Pipeline_VITIS_LOOP_181_13
infer_Pipeline_VITIS_LOOP_34_14
infer_Pipeline_VITIS_LOOP_56_15
infer_Pipeline_VITIS_LOOP_193_15
infer
LSTM_Top
' expOnly='0'
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.compgen.tcl 
Execute         ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute         ap_part_info -name xczu5eg-sfvc784-1-e -data info 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.compgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.tcl 
Command       ap_source done; 0.105 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.531 seconds; current allocated memory: 438.430 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='LSTM_Top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1
LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Weight0_f_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Bias0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Weight0_i_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Bias0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Weight0_o_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Bias0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1
LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
LSTM_Top_infer_C_t_RAM_AUTO_1R1W
LSTM_Top_infer_vec_i_RAM_AUTO_1R1W
LSTM_Top_buf_in_RAM_AUTO_1R1W
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_Pipeline_VITIS_LOOP_10_1
infer_Pipeline_1
infer_Pipeline_2
infer_Pipeline_3
infer_Pipeline_4
infer_Pipeline_5
infer_Pipeline_6
infer_Pipeline_VITIS_LOOP_107_2
infer_Pipeline_VITIS_LOOP_108_3
infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5
infer_Pipeline_VITIS_LOOP_22_1
infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7
infer_Pipeline_VITIS_LOOP_22_11
infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9
infer_Pipeline_VITIS_LOOP_34_1
infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11
infer_Pipeline_VITIS_LOOP_22_12
infer_Pipeline_VITIS_LOOP_170_12
infer_Pipeline_VITIS_LOOP_56_1
infer_Pipeline_VITIS_LOOP_56_13
infer_Pipeline_VITIS_LOOP_45_1
infer_Pipeline_VITIS_LOOP_181_13
infer_Pipeline_VITIS_LOOP_34_14
infer_Pipeline_VITIS_LOOP_56_15
infer_Pipeline_VITIS_LOOP_193_15
infer
LSTM_Top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.dataonly.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute       sc_get_clocks LSTM_Top 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute       source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST LSTM_Top MODULE2INSTS {LSTM_Top LSTM_Top LSTM_Top_Pipeline_VITIS_LOOP_10_1 grp_LSTM_Top_Pipeline_VITIS_LOOP_10_1_fu_125 infer grp_infer_fu_144 infer_Pipeline_1 grp_infer_Pipeline_1_fu_132 infer_Pipeline_2 grp_infer_Pipeline_2_fu_138 infer_Pipeline_3 grp_infer_Pipeline_3_fu_144 infer_Pipeline_4 grp_infer_Pipeline_4_fu_150 infer_Pipeline_5 grp_infer_Pipeline_5_fu_156 infer_Pipeline_6 grp_infer_Pipeline_6_fu_162 infer_Pipeline_VITIS_LOOP_107_2 grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168 infer_Pipeline_VITIS_LOOP_193_15 grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177 infer_Pipeline_VITIS_LOOP_108_3 grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185 infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191 infer_Pipeline_VITIS_LOOP_22_1 grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201 infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207 infer_Pipeline_VITIS_LOOP_22_11 grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217 infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223 infer_Pipeline_VITIS_LOOP_34_1 grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233 infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239 infer_Pipeline_VITIS_LOOP_22_12 grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249 infer_Pipeline_VITIS_LOOP_170_12 grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255 infer_Pipeline_VITIS_LOOP_56_1 grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260 infer_Pipeline_VITIS_LOOP_56_13 grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267 infer_Pipeline_VITIS_LOOP_45_1 grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274 infer_Pipeline_VITIS_LOOP_181_13 grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280 infer_Pipeline_VITIS_LOOP_34_14 grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285 infer_Pipeline_VITIS_LOOP_56_15 grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291} INST2MODULE {LSTM_Top LSTM_Top grp_LSTM_Top_Pipeline_VITIS_LOOP_10_1_fu_125 LSTM_Top_Pipeline_VITIS_LOOP_10_1 grp_infer_fu_144 infer grp_infer_Pipeline_1_fu_132 infer_Pipeline_1 grp_infer_Pipeline_2_fu_138 infer_Pipeline_2 grp_infer_Pipeline_3_fu_144 infer_Pipeline_3 grp_infer_Pipeline_4_fu_150 infer_Pipeline_4 grp_infer_Pipeline_5_fu_156 infer_Pipeline_5 grp_infer_Pipeline_6_fu_162 infer_Pipeline_6 grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168 infer_Pipeline_VITIS_LOOP_107_2 grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177 infer_Pipeline_VITIS_LOOP_193_15 grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185 infer_Pipeline_VITIS_LOOP_108_3 grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191 infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201 infer_Pipeline_VITIS_LOOP_22_1 grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207 infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217 infer_Pipeline_VITIS_LOOP_22_11 grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223 infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233 infer_Pipeline_VITIS_LOOP_34_1 grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239 infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249 infer_Pipeline_VITIS_LOOP_22_12 grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255 infer_Pipeline_VITIS_LOOP_170_12 grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260 infer_Pipeline_VITIS_LOOP_56_1 grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267 infer_Pipeline_VITIS_LOOP_56_13 grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274 infer_Pipeline_VITIS_LOOP_45_1 grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280 infer_Pipeline_VITIS_LOOP_181_13 grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285 infer_Pipeline_VITIS_LOOP_34_14 grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291 infer_Pipeline_VITIS_LOOP_56_15} INSTDATA {LSTM_Top {DEPTH 1 CHILDREN {grp_LSTM_Top_Pipeline_VITIS_LOOP_10_1_fu_125 grp_infer_fu_144}} grp_LSTM_Top_Pipeline_VITIS_LOOP_10_1_fu_125 {DEPTH 2 CHILDREN {}} grp_infer_fu_144 {DEPTH 2 CHILDREN {grp_infer_Pipeline_1_fu_132 grp_infer_Pipeline_2_fu_138 grp_infer_Pipeline_3_fu_144 grp_infer_Pipeline_4_fu_150 grp_infer_Pipeline_5_fu_156 grp_infer_Pipeline_6_fu_162 grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168 grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177 grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185 grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191 grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201 grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207 grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217 grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223 grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233 grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239 grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249 grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255 grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260 grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267 grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274 grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280 grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285 grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291}} grp_infer_Pipeline_1_fu_132 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_2_fu_138 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_3_fu_144 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_4_fu_150 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_5_fu_156 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_6_fu_162 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_107_2_fu_168 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_193_15_fu_177 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_108_3_fu_185 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_fu_191 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_22_1_fu_201 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_fu_207 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_22_11_fu_217 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_fu_223 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_34_1_fu_233 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_fu_239 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_22_12_fu_249 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_170_12_fu_255 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_56_1_fu_260 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_56_13_fu_267 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_45_1_fu_274 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_181_13_fu_280 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_34_14_fu_285 {DEPTH 3 CHILDREN {}} grp_infer_Pipeline_VITIS_LOOP_56_15_fu_291 {DEPTH 3 CHILDREN {}}} MODULEDATA {LSTM_Top_Pipeline_VITIS_LOOP_10_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln10_fu_103_p2 SOURCE lstm_hls/rnn_top.cpp:10 VARIABLE add_ln10 LOOP VITIS_LOOP_10_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_29_fu_58_p2 SOURCE {} VARIABLE empty_29 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_28_fu_58_p2 SOURCE {} VARIABLE empty_28 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_27_fu_58_p2 SOURCE {} VARIABLE empty_27 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_26_fu_58_p2 SOURCE {} VARIABLE empty_26 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_58_p2 SOURCE {} VARIABLE empty_25 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_24_fu_58_p2 SOURCE {} VARIABLE empty_24 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_107_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_99_p2 SOURCE lstm_hls/rnn.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_2_fu_109_p2 SOURCE lstm_hls/rnn.cpp:107 VARIABLE add_ln107_2 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_119_p2 SOURCE lstm_hls/rnn.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_107_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_108_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_1_fu_77_p2 SOURCE lstm_hls/rnn.cpp:108 VARIABLE add_ln108_1 LOOP VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_93_p2 SOURCE lstm_hls/rnn.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_108_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_152_p2 SOURCE lstm_hls/rnn.cpp:114 VARIABLE add_ln114_1 LOOP VITIS_LOOP_114_4_VITIS_LOOP_116_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_164_p2 SOURCE lstm_hls/rnn.cpp:114 VARIABLE add_ln114 LOOP VITIS_LOOP_114_4_VITIS_LOOP_116_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_15_4_1_U23 SOURCE lstm_hls/rnn.cpp:114 VARIABLE mul_ln117 LOOP VITIS_LOOP_114_4_VITIS_LOOP_116_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_15_4_1_U23 SOURCE lstm_hls/rnn.cpp:117 VARIABLE add_ln117 LOOP VITIS_LOOP_114_4_VITIS_LOOP_116_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_201_p2 SOURCE lstm_hls/rnn.cpp:116 VARIABLE add_ln116 LOOP VITIS_LOOP_114_4_VITIS_LOOP_116_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight0_f_U SOURCE {} VARIABLE Weight0_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 36 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias0_f_U SOURCE {} VARIABLE Bias0_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 37 URAM 0}} infer_Pipeline_VITIS_LOOP_22_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_95_p2 SOURCE lstm_hls/rnn.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_1_fu_152_p2 SOURCE lstm_hls/rnn.cpp:128 VARIABLE add_ln128_1 LOOP VITIS_LOOP_128_6_VITIS_LOOP_130_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_164_p2 SOURCE lstm_hls/rnn.cpp:128 VARIABLE add_ln128 LOOP VITIS_LOOP_128_6_VITIS_LOOP_130_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_15_4_1_U36 SOURCE lstm_hls/rnn.cpp:128 VARIABLE mul_ln131 LOOP VITIS_LOOP_128_6_VITIS_LOOP_130_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_15_4_1_U36 SOURCE lstm_hls/rnn.cpp:131 VARIABLE add_ln131 LOOP VITIS_LOOP_128_6_VITIS_LOOP_130_7 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_201_p2 SOURCE lstm_hls/rnn.cpp:130 VARIABLE add_ln130 LOOP VITIS_LOOP_128_6_VITIS_LOOP_130_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight0_i_U SOURCE {} VARIABLE Weight0_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 36 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias0_i_U SOURCE {} VARIABLE Bias0_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 37 URAM 0}} infer_Pipeline_VITIS_LOOP_22_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_95_p2 SOURCE lstm_hls/rnn.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_1_fu_152_p2 SOURCE lstm_hls/rnn.cpp:142 VARIABLE add_ln142_1 LOOP VITIS_LOOP_142_8_VITIS_LOOP_144_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_164_p2 SOURCE lstm_hls/rnn.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_142_8_VITIS_LOOP_144_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_15_4_1_U48 SOURCE lstm_hls/rnn.cpp:142 VARIABLE mul_ln145 LOOP VITIS_LOOP_142_8_VITIS_LOOP_144_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_15_4_1_U48 SOURCE lstm_hls/rnn.cpp:145 VARIABLE add_ln145 LOOP VITIS_LOOP_142_8_VITIS_LOOP_144_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_201_p2 SOURCE lstm_hls/rnn.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_142_8_VITIS_LOOP_144_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight0_c_U SOURCE {} VARIABLE Weight0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 36 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias0_c_U SOURCE {} VARIABLE Bias0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 37 URAM 0}} infer_Pipeline_VITIS_LOOP_34_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_100_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_1_fu_152_p2 SOURCE lstm_hls/rnn.cpp:156 VARIABLE add_ln156_1 LOOP VITIS_LOOP_156_10_VITIS_LOOP_158_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_164_p2 SOURCE lstm_hls/rnn.cpp:156 VARIABLE add_ln156 LOOP VITIS_LOOP_156_10_VITIS_LOOP_158_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_15_4_1_U62 SOURCE lstm_hls/rnn.cpp:156 VARIABLE mul_ln159 LOOP VITIS_LOOP_156_10_VITIS_LOOP_158_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8ns_8ns_15_4_1_U62 SOURCE lstm_hls/rnn.cpp:159 VARIABLE add_ln159 LOOP VITIS_LOOP_156_10_VITIS_LOOP_158_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_201_p2 SOURCE lstm_hls/rnn.cpp:158 VARIABLE add_ln158 LOOP VITIS_LOOP_156_10_VITIS_LOOP_158_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight0_o_U SOURCE {} VARIABLE Weight0_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 36 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Bias0_o_U SOURCE {} VARIABLE Bias0_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1 BRAM 37 URAM 0}} infer_Pipeline_VITIS_LOOP_22_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_95_p2 SOURCE lstm_hls/rnn.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_22_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_170_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_62_p2 SOURCE lstm_hls/rnn.cpp:170 VARIABLE add_ln170 LOOP VITIS_LOOP_170_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_56_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_96_p2 SOURCE lstm_hls/rnn.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_56_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_96_p2 SOURCE lstm_hls/rnn.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_45_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_82_p2 SOURCE lstm_hls/rnn.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_45_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_181_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_62_p2 SOURCE lstm_hls/rnn.cpp:181 VARIABLE add_ln181 LOOP VITIS_LOOP_181_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_34_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_100_p2 SOURCE lstm_hls/rnn.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_34_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_56_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_96_p2 SOURCE lstm_hls/rnn.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} infer_Pipeline_VITIS_LOOP_193_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_106_p2 SOURCE lstm_hls/rnn.cpp:193 VARIABLE add_ln193 LOOP VITIS_LOOP_193_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME Weight_lc_0_U SOURCE {} VARIABLE Weight_lc_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} infer {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME gate_f_U SOURCE lstm_hls/rnn.cpp:68 VARIABLE gate_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME gate_i_U SOURCE lstm_hls/rnn.cpp:69 VARIABLE gate_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME stat_C_U SOURCE lstm_hls/rnn.cpp:70 VARIABLE stat_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME C_t_U SOURCE lstm_hls/rnn.cpp:71 VARIABLE C_t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME gate_o_U SOURCE lstm_hls/rnn.cpp:72 VARIABLE gate_o LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME fexp_32ns_32ns_32_8_full_dsp_1_U104 SOURCE lstm_hls/rnn.cpp:73 VARIABLE h_t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME vec_i_U SOURCE lstm_hls/rnn.cpp:75 VARIABLE vec_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U101 SOURCE lstm_hls/rnn.cpp:76 VARIABLE vec_tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_318_p2 SOURCE lstm_hls/rnn.cpp:80 VARIABLE add_ln80 LOOP VITIS_LOOP_80_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U101 SOURCE lstm_hls/rnn.cpp:46 VARIABLE res_0_write_assign LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}}} AREA {DSP 25 BRAM 158 URAM 0}} LSTM_Top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME buf_in_U SOURCE lstm_hls/rnn_top.cpp:7 VARIABLE buf_in LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 25 BRAM 159 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.629 seconds; current allocated memory: 447.617 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for LSTM_Top.
INFO: [VLOG 209-307] Generating Verilog RTL for LSTM_Top.
Execute       syn_report -model LSTM_Top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.08 MHz
Command     autosyn done; 28.014 sec.
Command   csynth_design done; 51.068 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 51.068 seconds; current allocated memory: 341.227 MB.
Command ap_source done; 52.696 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1 opened at Wed May 15 15:50:07 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu5eg-sfvc784-1-e 
Execute       create_platform xczu5eg-sfvc784-1-e -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu5eg-sfvc784-1-e'
Command       create_platform done; 0.905 sec.
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xczu5eg-sfvc784-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.033 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=port 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
Execute     config_cosim -trace_level=port 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -wave_debug=1 
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
Execute     config_cosim -wave_debug=1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.168 sec.
Execute   set_part xczu5eg-sfvc784-1-e 
INFO: [HLS 200-1510] Running: set_part xczu5eg-sfvc784-1-e 
Execute     create_platform xczu5eg-sfvc784-1-e -board  
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.101 sec.
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./lstm_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
Execute     set_directive_top -name LSTM_Top LSTM_Top 
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=LSTM_Top xml_exists=0
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LSTM_Top
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=85 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_mac_muladd_8ns_8ns_8ns_15_4_1
LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Weight0_f_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5_Bias0_f_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Weight0_i_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7_Bias0_i_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Weight0_c_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9_Bias0_c_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Weight0_o_ROM_AUTO_1R
LSTM_Top_infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11_Bias0_o_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_infer_Pipeline_VITIS_LOOP_193_15_Weight_lc_0_ROM_AUTO_1R
LSTM_Top_flow_control_loop_pipe_sequential_init
LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1
LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1
LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1
LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1
LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1
LSTM_Top_infer_gate_f_RAM_AUTO_1R1W
LSTM_Top_infer_C_t_RAM_AUTO_1R1W
LSTM_Top_infer_vec_i_RAM_AUTO_1R1W
LSTM_Top_buf_in_RAM_AUTO_1R1W
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_regslice_both
LSTM_Top_Pipeline_VITIS_LOOP_10_1
infer_Pipeline_1
infer_Pipeline_2
infer_Pipeline_3
infer_Pipeline_4
infer_Pipeline_5
infer_Pipeline_6
infer_Pipeline_VITIS_LOOP_107_2
infer_Pipeline_VITIS_LOOP_108_3
infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5
infer_Pipeline_VITIS_LOOP_22_1
infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7
infer_Pipeline_VITIS_LOOP_22_11
infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9
infer_Pipeline_VITIS_LOOP_34_1
infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11
infer_Pipeline_VITIS_LOOP_22_12
infer_Pipeline_VITIS_LOOP_170_12
infer_Pipeline_VITIS_LOOP_56_1
infer_Pipeline_VITIS_LOOP_56_13
infer_Pipeline_VITIS_LOOP_45_1
infer_Pipeline_VITIS_LOOP_181_13
infer_Pipeline_VITIS_LOOP_34_14
infer_Pipeline_VITIS_LOOP_56_15
infer_Pipeline_VITIS_LOOP_193_15
infer
LSTM_Top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.compgen.dataonly.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top_Pipeline_VITIS_LOOP_10_1.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_1.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_2.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_3.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_4.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_5.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_6.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_107_2.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_108_3.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_114_4_VITIS_LOOP_116_5.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_1.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_11.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_142_8_VITIS_LOOP_144_9.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_1.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_156_10_VITIS_LOOP_158_11.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_22_12.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_170_12.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_1.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_13.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_45_1.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_181_13.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_34_14.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_56_15.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer_Pipeline_VITIS_LOOP_193_15.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/infer.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     sc_get_clocks LSTM_Top 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_fdiv_32ns_32ns_32_10_no_dsp_1_ip.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_fexp_32ns_32ns_32_8_full_dsp_1_ip.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to LSTM_Top
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=LSTM_Top
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.rtl_wrap.cfg.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.constraint.tcl 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/LSTM_Top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu5eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.109 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/BaiduNetdiskDownload/GraduationDesign/lstm_hls/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s lstm_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file lstm_hls/solution1/impl/export.zip
Command   export_design done; 25.173 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 25.173 seconds; current allocated memory: 9.445 MB.
Command ap_source done; 26.535 sec.
Execute cleanup_all 
