INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/ASIC-PYNQ/LAB2/8-3-Encoder-if/rtl/Encoder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_if
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/GitHub/ASIC-PYNQ/LAB2/8-3-Encoder-if/sim/Encoder_if_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_if_tb
