
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3567794
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.141 ; gain = 241.801 ; free physical = 91711 ; free virtual = 202114
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.592; parent = 2372.470; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.227; parent = 3039.145; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3119.109 ; gain = 321.770 ; free physical = 91645 ; free virtual = 202049
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.592; parent = 2372.470; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4092.195; parent = 3119.113; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.922 ; gain = 339.582 ; free physical = 91640 ; free virtual = 202043
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.592; parent = 2372.470; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.008; parent = 3136.926; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3136.922 ; gain = 339.582 ; free physical = 91640 ; free virtual = 202044
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.592; parent = 2372.470; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.008; parent = 3136.926; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3136.922 ; gain = 0.000 ; free physical = 91636 ; free virtual = 202040
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3305.641 ; gain = 0.000 ; free physical = 91678 ; free virtual = 202082
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3305.641 ; gain = 0.000 ; free physical = 91690 ; free virtual = 202094
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3305.641 ; gain = 508.301 ; free physical = 91789 ; free virtual = 202193
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.592; parent = 2372.470; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.711; parent = 3273.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3305.641 ; gain = 508.301 ; free physical = 91789 ; free virtual = 202193
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.592; parent = 2372.470; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.711; parent = 3273.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3305.641 ; gain = 508.301 ; free physical = 91789 ; free virtual = 202193
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.592; parent = 2372.470; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.711; parent = 3273.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3305.641 ; gain = 508.301 ; free physical = 91832 ; free virtual = 202237
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.592; parent = 2372.470; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.711; parent = 3273.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 74    
+---Registers : 
	               26 Bit    Registers := 77    
	               19 Bit    Registers := 76    
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 3305.641 ; gain = 508.301 ; free physical = 91892 ; free virtual = 202306
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.900; parent = 2390.810; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4246.711; parent = 3273.629; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 3708.875 ; gain = 911.535 ; free physical = 91397 ; free virtual = 201811
Synthesis current peak Physical Memory [PSS] (MB): peak = 3244.252; parent = 2990.161; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4681.961; parent = 3708.879; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 3733.016 ; gain = 935.676 ; free physical = 91367 ; free virtual = 201781
Synthesis current peak Physical Memory [PSS] (MB): peak = 3265.760; parent = 3011.669; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4706.102; parent = 3733.020; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3922.805 ; gain = 1125.465 ; free physical = 91186 ; free virtual = 201600
Synthesis current peak Physical Memory [PSS] (MB): peak = 3454.593; parent = 3200.505; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.891; parent = 3922.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3922.805 ; gain = 1125.465 ; free physical = 91217 ; free virtual = 201631
Synthesis current peak Physical Memory [PSS] (MB): peak = 3454.593; parent = 3200.505; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.891; parent = 3922.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3922.805 ; gain = 1125.465 ; free physical = 91217 ; free virtual = 201631
Synthesis current peak Physical Memory [PSS] (MB): peak = 3454.593; parent = 3200.505; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.891; parent = 3922.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.805 ; gain = 1125.465 ; free physical = 91236 ; free virtual = 201650
Synthesis current peak Physical Memory [PSS] (MB): peak = 3454.593; parent = 3200.505; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.891; parent = 3922.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.805 ; gain = 1125.465 ; free physical = 91236 ; free virtual = 201650
Synthesis current peak Physical Memory [PSS] (MB): peak = 3454.593; parent = 3200.505; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.891; parent = 3922.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.805 ; gain = 1125.465 ; free physical = 91236 ; free virtual = 201650
Synthesis current peak Physical Memory [PSS] (MB): peak = 3454.593; parent = 3200.505; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.891; parent = 3922.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.805 ; gain = 1125.465 ; free physical = 91236 ; free virtual = 201650
Synthesis current peak Physical Memory [PSS] (MB): peak = 3454.593; parent = 3200.505; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.891; parent = 3922.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1649|
|3     |LUT2   |  7173|
|4     |LUT3   |  1050|
|5     |LUT4   |  3375|
|6     |LUT5   |   150|
|7     |LUT6   |  6750|
|8     |FDRE   |  3070|
|9     |IBUF   |  2703|
|10    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3922.805 ; gain = 1125.465 ; free physical = 91236 ; free virtual = 201650
Synthesis current peak Physical Memory [PSS] (MB): peak = 3454.593; parent = 3200.505; children = 254.122
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4895.891; parent = 3922.809; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3922.805 ; gain = 956.746 ; free physical = 91276 ; free virtual = 201690
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 3922.812 ; gain = 1125.465 ; free physical = 91276 ; free virtual = 201690
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3922.812 ; gain = 0.000 ; free physical = 91409 ; free virtual = 201823
INFO: [Netlist 29-17] Analyzing 4353 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3946.816 ; gain = 0.000 ; free physical = 91386 ; free virtual = 201800
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2704 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2703 instances

Synth Design complete, checksum: 5f3ff033
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 3946.816 ; gain = 2242.297 ; free physical = 91551 ; free virtual = 201965
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M150_W9_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4633.008 ; gain = 686.191 ; free physical = 90867 ; free virtual = 201281
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:26:39 2025...
