{"vcs1":{"timestamp_begin":1750298088.945573828, "rt":1.08, "ut":0.25, "st":0.09}}
{"vcselab":{"timestamp_begin":1750298090.068774971, "rt":0.86, "ut":0.14, "st":0.05}}
{"link":{"timestamp_begin":1750298090.966028104, "rt":0.16, "ut":0.09, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750298088.563717018}
{"VCS_COMP_START_TIME": 1750298088.563717018}
{"VCS_COMP_END_TIME": 1750298091.521798704}
{"VCS_USER_OPTIONS": "-full64 -sverilog ../matmul.sv ../matmul_with_ram.sv ../FPAddSub_AlignModule.sv ../FPAddSub_AlignShift1.sv ../FPAddSub_AlignShift2.sv ../FPAddSub_ExceptionModule.sv ../FPAddSub_ExecutionModule.sv ../FPAddSub_NormalizeModule.sv ../FPAddSub_NormalizeShift1.sv ../FPAddSub_NormalizeShift2.sv ../FPAddSub_PrealignModule.sv ../FPAddSub_RoundModule.sv ../FPAddSub.sv ../FPAddSub_tb.sv ../FPMult_ExecuteModule.sv ../FPMult_NormalizeModule.sv ../FPMult_PrepModule.sv ../FPMult_RoundModule.sv ../FPMult.sv -debug_access+all -kdb -lca"}
{"vcs1": {"peak_mem": 529320}}
{"stitch_vcselab": {"peak_mem": 255180}}
