

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys'
================================================================
* Date:           Sat Dec 10 14:02:47 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_generate_round_keys  |       50|       50|         5|          5|          1|    10|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 5, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 4, i6 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%icmp_ln171 = icmp_ult  i6 %i_2, i6 44" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 13 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %for.inc92.preheader.exitStub, void %for.inc.split" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 15 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%add_ln172 = add i6 %i_2, i6 63" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 16 'add' 'add_ln172' <Predicate = (icmp_ln171)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i6 %add_ln172" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 17 'zext' 'zext_ln172' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln172" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 18 'getelementptr' 'p_round_key_V_addr' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%temp_V = load i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 19 'load' 'temp_V' <Predicate = (icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i_2, i32 2, i32 5" [hw-impl/src/pynqrypt.cpp:176]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln176 = add i4 %trunc_ln, i4 15" [hw-impl/src/pynqrypt.cpp:176]   --->   Operation 21 'add' 'add_ln176' <Predicate = (icmp_ln171)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i4 %add_ln176"   --->   Operation 22 'zext' 'zext_ln186_4' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%crypto_aes_rcon_V_addr = getelementptr i8 %crypto_aes_rcon_V, i64 0, i64 %zext_ln186_4"   --->   Operation 23 'getelementptr' 'crypto_aes_rcon_V_addr' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr"   --->   Operation 24 'load' 'crypto_aes_rcon_V_load' <Predicate = (icmp_ln171)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln178 = add i6 %i_2, i6 60" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 25 'add' 'add_ln178' <Predicate = (icmp_ln171)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i6 %add_ln178" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 26 'zext' 'zext_ln178' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_1 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln178" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 27 'getelementptr' 'p_round_key_V_addr_1' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%lhs_V = load i6 %p_round_key_V_addr_1"   --->   Operation 28 'load' 'lhs_V' <Predicate = (icmp_ln171)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 87 'ret' 'ret_ln0' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%temp_V = load i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 29 'load' 'temp_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%crypto_aes_rcon_V_load = load i4 %crypto_aes_rcon_V_addr"   --->   Operation 30 'load' 'crypto_aes_rcon_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%lhs_V = load i6 %p_round_key_V_addr_1"   --->   Operation 31 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln179 = add i6 %i_2, i6 61" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 32 'add' 'add_ln179' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %add_ln179" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 33 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_3 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln179" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 34 'getelementptr' 'p_round_key_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%lhs_V_1 = load i6 %p_round_key_V_addr_3"   --->   Operation 35 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln180 = add i6 %i_2, i6 62" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 36 'add' 'add_ln180' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i6 %add_ln180" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 37 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_5 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln180" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 38 'getelementptr' 'p_round_key_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%lhs_V_2 = load i6 %p_round_key_V_addr_5"   --->   Operation 39 'load' 'lhs_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%r_p = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp_V, i32 24, i32 31"   --->   Operation 40 'partselect' 'r_p' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %r_p, i3 0"   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186 = zext i11 %shl_ln"   --->   Operation 42 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186"   --->   Operation 43 'lshr' 'lshr_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186 = trunc i2048 %lshr_ln186"   --->   Operation 44 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_1 = trunc i32 %temp_V"   --->   Operation 45 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln186_1, i3 0"   --->   Operation 46 'bitconcatenate' 'shl_ln186_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_1 = zext i11 %shl_ln186_1"   --->   Operation 47 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_1 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_1"   --->   Operation 48 'lshr' 'lshr_ln186_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_2 = trunc i2048 %lshr_ln186_1"   --->   Operation 49 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp_V, i32 8, i32 15"   --->   Operation 50 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_5, i3 0"   --->   Operation 51 'bitconcatenate' 'shl_ln186_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_2 = zext i11 %shl_ln186_2"   --->   Operation 52 'zext' 'zext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_2 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_2"   --->   Operation 53 'lshr' 'lshr_ln186_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_3 = trunc i2048 %lshr_ln186_2"   --->   Operation 54 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %temp_V, i32 16, i32 23"   --->   Operation 55 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%shl_ln186_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_6, i3 0"   --->   Operation 56 'bitconcatenate' 'shl_ln186_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%zext_ln186_3 = zext i11 %shl_ln186_3"   --->   Operation 57 'zext' 'zext_ln186_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%lshr_ln186_3 = lshr i2048 2869618975290639062594974519597816386035077209210385677284518162336985023502962151465775969507961862820568736543004676439868535775640188584098917533413284844376797297285941524888791401501466624530423689326528054213168201056672989590893583853414110162539122864583953358348775951166211353578440977400428507475679327181038682772945817200201960445064847785221508011893952350688324234443749897213621340677040612747745615276448919507935121141307752692835344166708617454322778699219895865633266409040561742768581056182730443599545881830075941537620590442514083341749674612746994879540562701631131184186066652929592955206755, i2048 %zext_ln186_3"   --->   Operation 58 'lshr' 'lshr_ln186_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%trunc_ln186_4 = trunc i2048 %lshr_ln186_3"   --->   Operation 59 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%xor_ln1499 = xor i8 %crypto_aes_rcon_V_load, i8 %trunc_ln186_4"   --->   Operation 60 'xor' 'xor_ln1499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ret_V_4)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %xor_ln1499, i8 %trunc_ln186_3, i8 %trunc_ln186_2, i8 %trunc_ln186"   --->   Operation 61 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (5.94ns) (out node of the LUT)   --->   "%ret_V_4 = xor i32 %lhs_V, i32 %p_Result_s"   --->   Operation 62 'xor' 'ret_V_4' <Predicate = true> <Delay = 5.94> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%lhs_V_1 = load i6 %p_round_key_V_addr_3"   --->   Operation 63 'load' 'lhs_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%lhs_V_2 = load i6 %p_round_key_V_addr_5"   --->   Operation 64 'load' 'lhs_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%i_cast3 = zext i6 %i_2" [hw-impl/src/pynqrypt.cpp:172]   --->   Operation 65 'zext' 'i_cast3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_2 = getelementptr i32 %p_round_key_V, i64 0, i64 %i_cast3" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 66 'getelementptr' 'p_round_key_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln178 = store i32 %ret_V_4, i6 %p_round_key_V_addr_2" [hw-impl/src/pynqrypt.cpp:178]   --->   Operation 67 'store' 'store_ln178' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_4 : Operation 68 [1/1] (0.99ns)   --->   "%ret_V_5 = xor i32 %lhs_V_1, i32 %ret_V_4"   --->   Operation 68 'xor' 'ret_V_5' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln179 = or i6 %i_2, i6 1" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 69 'or' 'or_ln179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i6 %or_ln179" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 70 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_4 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln179_1" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 71 'getelementptr' 'p_round_key_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.25ns)   --->   "%store_ln179 = store i32 %ret_V_5, i6 %p_round_key_V_addr_4" [hw-impl/src/pynqrypt.cpp:179]   --->   Operation 72 'store' 'store_ln179' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_4 : Operation 73 [1/1] (0.99ns)   --->   "%ret_V_6 = xor i32 %lhs_V_2, i32 %ret_V_5"   --->   Operation 73 'xor' 'ret_V_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 74 'specloopname' 'specloopname_ln171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln180 = or i6 %i_2, i6 2" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 75 'or' 'or_ln180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i6 %or_ln180" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 76 'zext' 'zext_ln180_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_6 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln180_1" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 77 'getelementptr' 'p_round_key_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln180 = store i32 %ret_V_6, i6 %p_round_key_V_addr_6" [hw-impl/src/pynqrypt.cpp:180]   --->   Operation 78 'store' 'store_ln180' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_5 : Operation 79 [1/1] (0.99ns)   --->   "%ret_V = xor i32 %temp_V, i32 %ret_V_6"   --->   Operation 79 'xor' 'ret_V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln181 = or i6 %i_2, i6 3" [hw-impl/src/pynqrypt.cpp:181]   --->   Operation 80 'or' 'or_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i6 %or_ln181" [hw-impl/src/pynqrypt.cpp:181]   --->   Operation 81 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_7 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln181" [hw-impl/src/pynqrypt.cpp:181]   --->   Operation 82 'getelementptr' 'p_round_key_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln181 = store i32 %ret_V, i6 %p_round_key_V_addr_7" [hw-impl/src/pynqrypt.cpp:181]   --->   Operation 83 'store' 'store_ln181' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_5 : Operation 84 [1/1] (1.82ns)   --->   "%add_ln171 = add i6 %i_2, i6 4" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 84 'add' 'add_ln171' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln171 = store i6 %add_ln171, i6 %i" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 85 'store' 'store_ln171' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln171 = br void %for.inc" [hw-impl/src/pynqrypt.cpp:171]   --->   Operation 86 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.08ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:172) on local variable 'i' [7]  (0 ns)
	'add' operation ('add_ln172', hw-impl/src/pynqrypt.cpp:172) [15]  (1.83 ns)
	'getelementptr' operation ('p_round_key_V_addr', hw-impl/src/pynqrypt.cpp:172) [17]  (0 ns)
	'load' operation ('temp.V', hw-impl/src/pynqrypt.cpp:172) on array 'p_round_key_V' [18]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'add' operation ('add_ln179', hw-impl/src/pynqrypt.cpp:179) [53]  (1.83 ns)
	'getelementptr' operation ('p_round_key_V_addr_3', hw-impl/src/pynqrypt.cpp:179) [55]  (0 ns)
	'load' operation ('lhs.V') on array 'p_round_key_V' [56]  (3.25 ns)

 <State 3>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln186') [22]  (0 ns)
	'xor' operation ('ret.V') [50]  (5.94 ns)

 <State 4>: 4.25ns
The critical path consists of the following:
	'xor' operation ('ret.V') [57]  (0.993 ns)
	'store' operation ('store_ln179', hw-impl/src/pynqrypt.cpp:179) of variable 'ret.V' on array 'p_round_key_V' [61]  (3.25 ns)

 <State 5>: 4.25ns
The critical path consists of the following:
	'xor' operation ('ret.V') [71]  (0.993 ns)
	'store' operation ('store_ln181', hw-impl/src/pynqrypt.cpp:181) of variable 'ret.V' on array 'p_round_key_V' [75]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
