{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1581024485750 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "grafika EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"grafika\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581024485826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581024485874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581024485874 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1581024486625 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581024486639 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1581024486920 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1581024486920 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1581024486920 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1581024486920 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24543 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1581024486969 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24545 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1581024486969 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24547 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1581024486969 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24549 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1581024486969 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1581024486969 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581024486969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "grafika.sdc " "Synopsys Design Constraints File file not found: 'grafika.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1581024489011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1581024489011 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581024489125 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581024489133 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1581024489133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489519 ""}  } { { "grafika.bdf" "" { Schematic "F:/Projekat ORT final/grafika.bdf" { { -720 -1072 -904 -704 "CLK" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24538 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489519 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level2:inst7\|blok12sema:inst2\|Block12:inst5\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level2:inst7\|blok12sema:inst2\|Block12:inst5\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level2:inst7\|blok12sema:inst2\|Block12:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level2:inst7\|blok12sema:inst2\|Block12:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok12sema:inst2|Block12:inst5|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24394 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489524 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489524 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok12sema:inst2|Block12:inst5|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 7582 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level2:inst7\|blok22sema:inst3\|Block22:inst5\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level2:inst7\|blok22sema:inst3\|Block22:inst5\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level2:inst7\|blok22sema:inst3\|Block22:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level2:inst7\|blok22sema:inst3\|Block22:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok22sema:inst3|Block22:inst5|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24388 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489524 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489524 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok22sema:inst3|Block22:inst5|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 11936 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level2:inst7\|blok32sema:inst4\|Block32:inst5\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level2:inst7\|blok32sema:inst4\|Block32:inst5\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level2:inst7\|blok32sema:inst4\|Block32:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level2:inst7\|blok32sema:inst4\|Block32:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok32sema:inst4|Block32:inst5|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24390 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489524 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489524 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok32sema:inst4|Block32:inst5|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 11844 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level2:inst7\|blok42sema:inst5\|Block42:inst5\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level2:inst7\|blok42sema:inst5\|Block42:inst5\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489524 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level2:inst7\|blok42sema:inst5\|Block42:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level2:inst7\|blok42sema:inst5\|Block42:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok42sema:inst5|Block42:inst5|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24389 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489524 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489524 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok42sema:inst5|Block42:inst5|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 11736 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489524 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level2:inst7\|blok52sema:inst6\|Block52:inst5\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level2:inst7\|blok52sema:inst6\|Block52:inst5\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level2:inst7\|blok52sema:inst6\|Block52:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level2:inst7\|blok52sema:inst6\|Block52:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok52sema:inst6|Block52:inst5|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24391 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok52sema:inst6|Block52:inst5|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 11629 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level2:inst7\|blok62sema:inst8\|Block62:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level2:inst7\|blok62sema:inst8\|Block62:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level2:inst7\|blok62sema:inst8\|Block62:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level2:inst7\|blok62sema:inst8\|Block62:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok62sema:inst8|Block62:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24393 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok62sema:inst8|Block62:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 11531 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level2:inst7\|blok72sema:inst9\|Block72:inst5\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level2:inst7\|blok72sema:inst9\|Block72:inst5\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level2:inst7\|blok72sema:inst9\|Block72:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level2:inst7\|blok72sema:inst9\|Block72:inst5\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok72sema:inst9|Block72:inst5|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24392 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level2:inst7|blok72sema:inst9|Block72:inst5|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 11431 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok103sema:inst12\|Block103:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok103sema:inst12\|Block103:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok103sema:inst12\|Block103:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok103sema:inst12\|Block103:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok103sema:inst12|Block103:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24387 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok103sema:inst12|Block103:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 7812 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok13sema:inst10\|Block13:inst6\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok13sema:inst10\|Block13:inst6\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok13sema:inst10\|Block13:inst6\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok13sema:inst10\|Block13:inst6\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok13sema:inst10|Block13:inst6|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24385 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489525 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok13sema:inst10|Block13:inst6|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 8565 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489525 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok23sema:inst2\|Block23:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok23sema:inst2\|Block23:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok23sema:inst2\|Block23:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok23sema:inst2\|Block23:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok23sema:inst2|Block23:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24384 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok23sema:inst2|Block23:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 8673 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok33sema:inst3\|Block33:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok33sema:inst3\|Block33:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok33sema:inst3\|Block33:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok33sema:inst3\|Block33:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok33sema:inst3|Block33:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24381 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok33sema:inst3|Block33:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 8770 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok43sema:inst4\|Block43:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok43sema:inst4\|Block43:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok43sema:inst4\|Block43:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok43sema:inst4\|Block43:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok43sema:inst4|Block43:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24378 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok43sema:inst4|Block43:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 8457 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok53sema:inst5\|Block53:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok53sema:inst5\|Block53:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok53sema:inst5\|Block53:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok53sema:inst5\|Block53:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok53sema:inst5|Block53:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24380 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok53sema:inst5|Block53:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 8350 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok63sema:inst6\|Block63:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok63sema:inst6\|Block63:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok63sema:inst6\|Block63:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok63sema:inst6\|Block63:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok63sema:inst6|Block63:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24379 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489526 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok63sema:inst6|Block63:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 8244 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok73sema:inst8\|Block73:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok73sema:inst8\|Block73:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok73sema:inst8\|Block73:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok73sema:inst8\|Block73:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok73sema:inst8|Block73:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24382 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489527 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489527 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok73sema:inst8|Block73:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 8136 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok83sema:inst9\|Block83:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok83sema:inst9\|Block83:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok83sema:inst9\|Block83:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok83sema:inst9\|Block83:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok83sema:inst9|Block83:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24383 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489527 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489527 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok83sema:inst9|Block83:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 8028 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level3:inst25\|blok93sema:inst11\|Block93:inst1\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level3:inst25\|blok93sema:inst11\|Block93:inst1\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489527 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level3:inst25\|blok93sema:inst11\|Block93:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level3:inst25\|blok93sema:inst11\|Block93:inst1\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok93sema:inst11|Block93:inst1|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24386 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489527 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489527 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level3:inst25|blok93sema:inst11|Block93:inst1|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 7921 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level4:inst31\|blok104sema:inst34\|Block104:inst\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level4:inst31\|blok104sema:inst34\|Block104:inst\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level4:inst31\|blok104sema:inst34\|Block104:inst\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level4:inst31\|blok104sema:inst34\|Block104:inst\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level4:inst31|blok104sema:inst34|Block104:inst|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24376 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489528 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level4:inst31|blok104sema:inst34|Block104:inst|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 10297 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Level4:inst31\|blok114sema:inst35\|Block114:inst\|CLK_DIVIDER:inst4\|out_clk_next  " "Automatically promoted node Level4:inst31\|blok114sema:inst35\|Block114:inst\|CLK_DIVIDER:inst4\|out_clk_next " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1581024489528 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Level4:inst31\|blok114sema:inst35\|Block114:inst\|CLK_DIVIDER:inst4\|out_clk_next~0 " "Destination node Level4:inst31\|blok114sema:inst35\|Block114:inst\|CLK_DIVIDER:inst4\|out_clk_next~0" {  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level4:inst31|blok114sema:inst35|Block114:inst|CLK_DIVIDER:inst4|out_clk_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 24373 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1581024489528 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1581024489528 ""}  } { { "CLK_DIVIDER.vhd" "" { Text "F:/Projekat ORT final/CLK_DIVIDER.vhd" 36 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Level4:inst31|blok114sema:inst35|Block114:inst|CLK_DIVIDER:inst4|out_clk_next } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Projekat ORT final/" { { 0 { 0 ""} 0 10189 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1581024489528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581024491029 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581024491041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1581024491041 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581024491054 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581024491076 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581024491084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581024491084 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581024491094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581024491642 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1581024491654 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581024491654 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581024492252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581024494455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581024502562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581024502606 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581024524385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:22 " "Fitter placement operations ending: elapsed time is 00:00:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581024524385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581024526327 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/Projekat ORT final/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1581024538310 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581024538310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:38 " "Fitter routing operations ending: elapsed time is 00:00:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581024564606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1581024564606 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1581024564606 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "16.77 " "Total time spent on timing analysis during the Fitter is 16.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1581024564806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581024564938 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581024566422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581024566573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581024567882 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581024569537 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Projekat ORT final/output_files/grafika.fit.smsg " "Generated suppressed messages file F:/Projekat ORT final/output_files/grafika.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581024571781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5015 " "Peak virtual memory: 5015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1581024576174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 06 22:29:36 2020 " "Processing ended: Thu Feb 06 22:29:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1581024576174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1581024576174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1581024576174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581024576174 ""}
