<!DOCTYPE html>
<html lang="zh-CN">
    <head>
        <meta charset="utf-8">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="robots" content="noodp" />
        <title>Computer Organization and Architecture Internal Memory - Jungle&#39;s Blog</title><meta name="description" content="Welcome to Jungle&#39;s blog."><meta property="og:title" content="Computer Organization and Architecture Internal Memory" />
<meta property="og:description" content="Computer Organization and Architecture Internal Memory Review How Cache works Write policy Write through Write back Elements of Cache Design Cache Address Cache size Cache mapping Replacement algorithm Write policy Row size number of the caches The main method of memory expansion The address space becomes larger(big) The data bus becomes larger(width) Outline Key Terms Semiconductor main memory Error correction Advanced DRAM organization Key Terms cache DRAM (CDRAM) dynamic RAM" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-01-16T23:36:11+08:00" />
<meta property="article:modified_time" content="2023-01-16T23:36:11+08:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Computer Organization and Architecture Internal Memory"/>
<meta name="twitter:description" content="Computer Organization and Architecture Internal Memory Review How Cache works Write policy Write through Write back Elements of Cache Design Cache Address Cache size Cache mapping Replacement algorithm Write policy Row size number of the caches The main method of memory expansion The address space becomes larger(big) The data bus becomes larger(width) Outline Key Terms Semiconductor main memory Error correction Advanced DRAM organization Key Terms cache DRAM (CDRAM) dynamic RAM"/>
<meta name="application-name" content="Jungle&#39;s blog">
<meta name="apple-mobile-web-app-title" content="Jungle&#39;s blog"><meta name="theme-color" content="#ffffff"><meta name="msapplication-TileColor" content="#da532c"><link rel="shortcut icon" type="image/x-icon" href="/favicon.ico" />
        <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png"><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png"><link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5"><link rel="manifest" href="/site.webmanifest"><link rel="canonical" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" /><link rel="prev" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" /><link rel="next" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-external-memory/" /><link rel="stylesheet" href="/css/page.min.css"><link rel="stylesheet" href="/css/home.min.css"><script type="application/ld+json">
    {
        "@context": "http://schema.org",
        "@type": "BlogPosting",
        "headline": "Computer Organization and Architecture Internal Memory",
        "inLanguage": "zh-CN",
        "mainEntityOfPage": {
            "@type": "WebPage",
            "@id": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-internal-memory\/"
        },"genre": "posts","keywords": "Computer Organization and Architecture","wordcount":  2111 ,
        "url": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-internal-memory\/","datePublished": "2023-01-16T23:36:11+08:00","dateModified": "2023-01-16T23:36:11+08:00","publisher": {
            "@type": "Organization",
            "name": "Jungle"},"author": {
                "@type": "Person",
                "name": "Jungle"
            },"description": ""
    }
    </script></head><body data-header-desktop="fixed" data-header-mobile="auto"><script>(window.localStorage && localStorage.getItem('theme') ? localStorage.getItem('theme') === 'dark' : ('' === 'auto' ? window.matchMedia('(prefers-color-scheme: dark)').matches : '' === 'dark')) && document.body.setAttribute('theme', 'dark');</script>

        <div id="mask"></div><div class="wrapper"><header class="desktop" id="header-desktop">
    <div class="header-wrapper">
        <div class="header-title">
            <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
        </div>
        <div class="menu">
            <div class="menu-inner"><a class="menu-item" href="/posts/">📚 文章 </a><a class="menu-item" href="/tags/">🏷️ 标签 </a><a class="menu-item" href="/categories/">🗃️ 分类 </a><a class="menu-item" href="/about/">👴 关于 </a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i>  </a><span class="menu-item delimiter"></span><span class="menu-item search" id="search-desktop">
                        <input type="text" placeholder="搜索文章标题或内容..." id="search-input-desktop">
                        <a href="#" class="search-button search-toggle" id="search-toggle-desktop" title="搜索">
                            <i class="fas fa-search fa-fw"></i>
                        </a>
                        <a href="#" class="search-button search-clear" id="search-clear-desktop" title="清空">
                            <i class="fas fa-times-circle fa-fw"></i>
                        </a>
                        <span class="search-button search-loading" id="search-loading-desktop">
                            <i class="fas fa-spinner fa-fw fa-spin"></i>
                        </span>
                    </span><a href="javascript:void(0);" class="menu-item theme-switch" title="切换主题">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div>
        </div>
    </div>
</header><header class="mobile" id="header-mobile">
    <div class="header-container">
        <div class="header-wrapper">
            <div class="header-title">
                <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
            </div>
            <div class="menu-toggle" id="menu-toggle-mobile">
                <span></span><span></span><span></span>
            </div>
        </div>
        <div class="menu" id="menu-mobile"><div class="search-wrapper">
                    <div class="search mobile" id="search-mobile">
                        <input type="text" placeholder="搜索文章标题或内容..." id="search-input-mobile">
                        <a href="#" class="search-button search-toggle" id="search-toggle-mobile" title="搜索">
                            <i class="fas fa-search fa-fw"></i>
                        </a>
                        <a href="#" class="search-button search-clear" id="search-clear-mobile" title="清空">
                            <i class="fas fa-times-circle fa-fw"></i>
                        </a>
                        <span class="search-button search-loading" id="search-loading-mobile">
                            <i class="fas fa-spinner fa-fw fa-spin"></i>
                        </span>
                    </div>
                    <a href="#" class="search-cancel" id="search-cancel-mobile">
                        取消
                    </a>
                </div><a class="menu-item" href="/posts/" title="">📚文章</a><a class="menu-item" href="/tags/" title="">🏷️标签</a><a class="menu-item" href="/categories/" title="">🗃️分类</a><a class="menu-item" href="/about/" title="">👴关于</a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i></a><div class="menu-item"><a href="javascript:void(0);" class="theme-switch" title="切换主题">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div></div>
    </div>
</header><div class="search-dropdown desktop">
    <div id="search-dropdown-desktop"></div>
</div>
<div class="search-dropdown mobile">
    <div id="search-dropdown-mobile"></div>
</div><main class="main">
                <div class="container"><div class="toc" id="toc-auto">
            <h2 class="toc-title">目录</h2>
            <div class="toc-content" id="toc-content-auto"></div>
        </div><article class="page single" data-toc="enable"><div class="single-card" ><h2 class="single-title animated flipInX">Computer Organization and Architecture Internal Memory</h2><div class="post-meta">
                <div class="post-meta-line"><span class="post-author"><a href="https://github.com/Jungle430" title="Author" target="_blank" rel="noopener noreffer author" class="author"><i class="fas fa-user-circle fa-fw"></i>Jungle</a></span>&nbsp;<span class="post-category">出版于  <a href="/categories/computer-organization-and-architecture/"><i class="far fa-folder fa-fw"></i>Computer Organization and Architecture</a></span></div>
                <div class="post-meta-line"><span><i class="far fa-calendar-alt fa-fw"></i>&nbsp;<time datetime="2023-01-16">2023-01-16</time></span>&nbsp;<span><i class="fas fa-pencil-alt fa-fw"></i>&nbsp;约 2111 字</span>&nbsp;
                    <span><i class="far fa-clock fa-fw"></i>&nbsp;预计阅读 5 分钟</span>&nbsp;</div>
            </div>
            
            <hr><div class="details toc" id="toc-static"  data-kept="">
                    <div class="details-summary toc-title">
                        <span>目录</span>
                        <span><i class="details-icon fas fa-angle-right"></i></span>
                    </div>
                    <div class="details-content toc-content" id="toc-content-static"><nav id="TableOfContents">
  <ul>
    <li><a href="#internal-memory">Internal Memory</a>
      <ul>
        <li><a href="#review">Review</a></li>
        <li><a href="#outline">Outline</a></li>
        <li><a href="#key-terms">Key Terms</a></li>
        <li><a href="#semiconductor-main-memory">Semiconductor main memory</a>
          <ul>
            <li><a href="#core-memory">Core memory</a></li>
            <li><a href="#semiconductor-memory">Semiconductor memory</a></li>
            <li><a href="#semiconductor-main-memory-1">Semiconductor main memory</a></li>
            <li><a href="#two-basic-memory-types---">Two basic memory types ! ! !</a></li>
            <li><a href="#ram---">RAM ! ! !</a>
              <ul>
                <li><a href="#dynamic-ram">Dynamic RAM</a>
                  <ul>
                    <li><a href="#dynamic-ram-structure">Dynamic RAM structure</a></li>
                    <li><a href="#dram-operation">DRAM operation</a></li>
                    <li><a href="#characteristics-of-dynamic-ram">Characteristics of Dynamic RAM</a></li>
                    <li><a href="#dram-refresh-and-row-access">DRAM refresh and row access</a></li>
                  </ul>
                </li>
                <li><a href="#static-ram">Static RAM</a>
                  <ul>
                    <li><a href="#static-ram--structure">Static RAM  structure</a></li>
                    <li><a href="#static-ram-operation">Static RAM operation</a></li>
                    <li><a href="#characteristics-of-static-ram">Characteristics of Static RAM</a></li>
                  </ul>
                </li>
                <li><a href="#sram-vs-dram">SRAM VS DRAM</a></li>
              </ul>
            </li>
            <li><a href="#read-only-memoryrom">Read only memory(<code>ROM</code>)</a>
              <ul>
                <li><a href="#structure-of-rom">Structure of ROM</a></li>
                <li><a href="#types-of-rom">Types of ROM</a></li>
              </ul>
            </li>
            <li><a href="#memory-organization">Memory organization</a>
              <ul>
                <li><a href="#memory-line-access">Memory line access</a></li>
                <li><a href="#memory-grid-access">Memory grid access</a></li>
                <li><a href="#organization-in-detail">Organization in detail</a></li>
                <li><a href="#typical-16mb-dram">Typical 16Mb DRAM</a></li>
                <li><a href="#chip-packaging">Chip packaging</a></li>
                <li><a href="#generic-pin-configuration">Generic pin configuration</a></li>
                <li><a href="#2k--8-eprom-chip"><code>2K * 8 EPROM</code> chip</a></li>
                <li><a href="#2k--8-sram-chip"><code>2K * 8 SRAM</code> chip</a></li>
                <li><a href="#64k--4-dram-chip"><code>64K * 4</code> DRAM chip</a></li>
              </ul>
            </li>
            <li><a href="#expand-memory">Expand memory</a>
              <ul>
                <li><a href="#expand-memory-to-be-larger">Expand memory to be larger</a></li>
                <li><a href="#expand-memory-to-be-wider">Expand memory to be wider</a></li>
              </ul>
            </li>
            <li><a href="#memory-address-decoding">Memory address decoding</a>
              <ul>
                <li><a href="#two-methods-of-decoding-strategy">Two methods of decoding strategy</a></li>
              </ul>
            </li>
            <li><a href="#interleaved-memory">Interleaved memory</a></li>
          </ul>
        </li>
        <li><a href="#error-correction">Error correction</a>
          <ul>
            <li><a href="#error-correcting-code-function">Error correcting code function</a></li>
            <li><a href="#hamming-error-correcting-code--">Hamming Error-correcting code! ! !</a></li>
            <li><a href="#summary">Summary</a></li>
          </ul>
        </li>
        <li><a href="#advanced-dram-organization">Advanced DRAM organization</a>
          <ul>
            <li><a href="#synchronous-dram-sdram">Synchronous DRAM (SDRAM)</a></li>
            <li><a href="#rambus-dram">RAMBUS DRAM</a></li>
            <li><a href="#cache-dram">Cache DRAM</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>
</nav></div>
                </div><div class="content" id="content"><h1 id="computer-organization-and-architecture">Computer Organization and Architecture</h1>
<h2 id="internal-memory">Internal Memory</h2>
<h3 id="review">Review</h3>
<ul>
<li>
<p>How Cache works</p>
</li>
<li>
<p>Write policy</p>
<ul>
<li>Write through</li>
<li>Write back</li>
</ul>
</li>
<li>
<p>Elements of Cache Design</p>
<ul>
<li>
<p>Cache Address</p>
</li>
<li>
<p>Cache size</p>
</li>
<li>
<p><strong>Cache mapping</strong></p>
</li>
<li>
<p>Replacement algorithm</p>
</li>
<li>
<p>Write policy</p>
</li>
<li>
<p><strong>Row size</strong></p>
</li>
<li>
<p>number of the caches</p>
</li>
</ul>
</li>
<li>
<p><strong>The main method of memory expansion</strong></p>
<ul>
<li>
<p><strong>The address space becomes larger</strong>(big)</p>
</li>
<li>
<p><strong>The data bus becomes larger</strong>(width)</p>
</li>
</ul>
</li>
</ul>
<h3 id="outline">Outline</h3>
<ul>
<li>
<p>Key Terms</p>
</li>
<li>
<p>Semiconductor main memory</p>
</li>
<li>
<p>Error correction</p>
</li>
<li>
<p>Advanced <code>DRAM</code> organization</p>
</li>
</ul>
<h3 id="key-terms">Key Terms</h3>
<ul>
<li>
<p><strong>cache DRAM (CDRAM)</strong></p>
</li>
<li>
<p><strong>dynamic RAM (DRAM)</strong></p>
</li>
<li>
<p><strong>electrically erasable programmable (EEPROM)</strong></p>
</li>
<li>
<p>ROM (EEPROM)</p>
</li>
<li>
<p>erasable programmable ROM(EPROM)</p>
</li>
<li>
<p><strong>error correcting code (ECC)</strong></p>
</li>
<li>
<p>error correction</p>
</li>
<li>
<p>flash memory</p>
</li>
<li>
<p><strong>Hamming code</strong></p>
</li>
<li>
<p>hard failure</p>
</li>
<li>
<p>nonvolatile memory</p>
</li>
<li>
<p><strong>programmable</strong> ROM(<strong>P</strong>ROM)</p>
</li>
<li>
<p>RamBus DRAM (RDRAM)</p>
</li>
<li>
<p>read-mostly memory</p>
</li>
<li>
<p>read-only memory (ROM)</p>
</li>
<li>
<p>semiconductor memory</p>
</li>
<li>
<p><strong>single-error-correcting (SEC) code</strong></p>
</li>
<li>
<p><strong>single-error-correcting , double-error-detecting (SEC-DED) code</strong></p>
</li>
<li>
<p>soft error</p>
</li>
<li>
<p>static RAM (SRAM)</p>
</li>
<li>
<p>synchronous DRAM (SDRAM)</p>
</li>
<li>
<p><strong>Syndrome</strong></p>
</li>
<li>
<p>volatile memory</p>
</li>
</ul>
<h3 id="semiconductor-main-memory">Semiconductor main memory</h3>
<h4 id="core-memory">Core memory</h4>
<ul>
<li>
<p>Memory used earlier,used in the 1950s and 1960s</p>
<ul>
<li>tiny rings of ferromagnetic material</li>
</ul>
</li>
<li>
<p>Characteristics</p>
<ul>
<li>Fast,about 1us</li>
<li>Large volume</li>
<li>Expensive</li>
<li><strong>Volatile,must be written immediately after reading</strong></li>
</ul>
</li>
</ul>
<h4 id="semiconductor-memory">Semiconductor memory</h4>
<ul>
<li>
<p>Characteristics</p>
<ul>
<li>
<p><strong>High storage density</strong></p>
</li>
<li>
<p><strong>Nonvolatile</strong></p>
</li>
<li>
<p><strong>Faster than core, about 70ns</strong></p>
</li>
</ul>
</li>
<li>
<p>since 1974, cost continue decreasing, density continue increasing</p>
</li>
</ul>
<h4 id="semiconductor-main-memory-1">Semiconductor main memory</h4>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-1.png" title="/img/Computer Organization and Architecture/chapter5-1.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-1.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-1.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-1.png, /img/Computer%20Organization%20and%20Architecture/chapter5-1.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-1.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-1.png" />
    </a>
<ul>
<li>
<p><strong>Basic element of memory is cell</strong></p>
<ul>
<li>
<p><strong>has two stable states, representing 0 and 1</strong></p>
</li>
<li>
<p>can be changed from 0 to 1, or from 1 to 0</p>
</li>
<li>
<p>can read its current state by some way</p>
</li>
</ul>
</li>
<li>
<p>Cell has two operations</p>
<ul>
<li>Read</li>
<li>Write</li>
</ul>
</li>
</ul>
<h4 id="two-basic-memory-types---">Two basic memory types ! ! !</h4>
<ul>
<li>
<p><strong>RAM – random access memory</strong></p>
<ul>
<li>
<p><strong><code>SRAM</code> - static RAM</strong></p>
</li>
<li>
<p><strong><code>DRAM</code> - dynamic RAM</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>ROM – read only memory</strong></p>
<ul>
<li>
<p>ROM</p>
</li>
<li>
<p>PROM – programmable ROM</p>
</li>
<li>
<p>EPROM –Erasable programmable ROM</p>
</li>
<li>
<p>EEPROM – electronically erasable programmable ROM</p>
</li>
<li>
<p>Flash (EEPROM type) Flash</p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-2.png" title="/img/Computer Organization and Architecture/chapter5-2.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-2.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-2.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-2.png, /img/Computer%20Organization%20and%20Architecture/chapter5-2.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-2.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-2.png" />
    </a>
<h4 id="ram---">RAM ! ! !</h4>
<ul>
<li>
<p><strong>The most commonly used as main memory</strong></p>
</li>
<li>
<p><strong>Can be read and write at any time</strong></p>
</li>
<li>
<p><strong>Volatile – must be provided with a constant power supply! ! !</strong></p>
<ul>
<li>
<p>When power is on, the content of the RAM cell stays</p>
</li>
<li>
<p>When power is off, the data is gone</p>
</li>
</ul>
</li>
<li>
<p>Two major forms of RAM</p>
<ul>
<li><code>DRAM</code></li>
<li><code>SRAM</code></li>
</ul>
</li>
</ul>
<h5 id="dynamic-ram">Dynamic RAM</h5>
<ul>
<li>
<p>Use one capacitor to record 1 bit</p>
</li>
<li>
<p>Bits stored as charge in capacitors</p>
<ul>
<li>1: capacitor is charged</li>
<li>0: no electricity in capacitor</li>
</ul>
</li>
<li>
<p><strong>Charge of capacitor leaks automatically</strong></p>
<ul>
<li><strong>Need refreshing even when powered</strong></li>
</ul>
</li>
<li>
<p>Characteristics</p>
<ul>
<li>Simpler construction</li>
<li>Smaller per bit</li>
</ul>
</li>
</ul>
<h6 id="dynamic-ram-structure">Dynamic RAM structure</h6>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-3.png" title="/img/Computer Organization and Architecture/chapter5-3.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-3.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-3.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-3.png, /img/Computer%20Organization%20and%20Architecture/chapter5-3.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-3.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-3.png" />
    </a>
<h6 id="dram-operation">DRAM operation</h6>
<ul>
<li>
<p><strong>Address line active when bit read or written</strong></p>
<ul>
<li><strong>Transistor as a switch</strong></li>
</ul>
</li>
<li>
<p>Write</p>
<ul>
<li>
<p>Voltage to bit line</p>
<ul>
<li>High for 1 low for 0</li>
</ul>
</li>
<li>
<p>Then signal address line</p>
<ul>
<li><strong>Transfers charge to capacitor</strong></li>
</ul>
</li>
</ul>
</li>
<li>
<p>Read</p>
<ul>
<li>
<p>Address line selected</p>
</li>
<li>
<p>transistor turns on</p>
</li>
<li>
<p>Charge from capacitor fed via bit line to sense amplifier</p>
</li>
<li>
<p>Compares with reference value to determine 0 or 1</p>
</li>
<li>
<p><strong>When reading, the capacitor charges discharge</strong></p>
</li>
<li>
<p><strong>Capacitor charge must be restored</strong></p>
</li>
</ul>
</li>
</ul>
<h6 id="characteristics-of-dynamic-ram">Characteristics of Dynamic RAM</h6>
<ul>
<li>
<p><strong>Less electronic components, high integration and low price</strong></p>
</li>
<li>
<p><strong>The charge stored in the capacitor will discharge，refresh circuits needed</strong></p>
</li>
<li>
<p>Voltage of the capacitor is an analog value</p>
<ul>
<li>
<p>Level of charge determines value</p>
</li>
<li>
<p><strong>Speed of reading and writing is relatively slow Slower</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Main memory</strong></p>
</li>
</ul>
<h6 id="dram-refresh-and-row-access">DRAM refresh and row access</h6>
<ul>
<li>
<p><strong>DRAMs MUST be refreshed (rewritten) every 2 to 4ms</strong></p>
</li>
<li>
<p>This refresh is performed by a special circuit in the DRAM which refreshes the entire memory</p>
<ul>
<li><strong>Usually accomplished by a “RAS-only” cycle</strong></li>
<li><strong>The row address is placed on the address lines and RAS (row address select) asserted. This refreshed the entire row</strong></li>
</ul>
</li>
<li>
<p><strong>CAS (column address select) is not asserted</strong></p>
</li>
<li>
<p>Unused data is placed on the external data lines</p>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-17.png" title="/img/Computer Organization and Architecture/chapter5-17.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-17.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-17.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-17.png, /img/Computer%20Organization%20and%20Architecture/chapter5-17.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-17.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-17.png" />
    </a>
<p><strong>Loss of Bandwidth to Refresh Cycles</strong></p>
<h5 id="static-ram">Static RAM</h5>
<h6 id="static-ram--structure">Static RAM  structure</h6>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-4.png" title="/img/Computer Organization and Architecture/chapter5-4.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-4.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-4.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-4.png, /img/Computer%20Organization%20and%20Architecture/chapter5-4.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-4.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-4.png" />
    </a>
<h6 id="static-ram-operation">Static RAM operation</h6>
<ul>
<li>Write</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-29.png" title="/img/Computer Organization and Architecture/chapter5-29.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-29.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-29.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-29.png, /img/Computer%20Organization%20and%20Architecture/chapter5-29.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-29.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-29.png" />
    </a>
<ul>
<li>Read</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-5.png" title="/img/Computer Organization and Architecture/chapter5-5.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-5.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-5.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-5.png, /img/Computer%20Organization%20and%20Architecture/chapter5-5.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-5.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-5.png" />
    </a>
<h6 id="characteristics-of-static-ram">Characteristics of Static RAM</h6>
<ul>
<li>
<p>Advantage</p>
<ul>
<li>
<p><strong>No charges to leak</strong></p>
</li>
<li>
<p><strong>No refreshing needed when powered</strong></p>
</li>
<li>
<p><strong>Faster</strong></p>
</li>
<li>
<p><strong>Digital</strong></p>
</li>
</ul>
</li>
<li>
<p>Disadvantage</p>
<ul>
<li>
<p><strong>More complex construction</strong></p>
</li>
<li>
<p><strong>Larger per bit</strong></p>
</li>
<li>
<p><strong>More expensive</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Used as Cache</strong></p>
</li>
</ul>
<h5 id="sram-vs-dram">SRAM VS DRAM</h5>
<ul>
<li><strong>Both volatile, Power needed to preserve data</strong></li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-6.png" title="/img/Computer Organization and Architecture/chapter5-6.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-6.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-6.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-6.png, /img/Computer%20Organization%20and%20Architecture/chapter5-6.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-6.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-6.png" />
    </a>
<h4 id="read-only-memoryrom">Read only memory(<code>ROM</code>)</h4>
<ul>
<li>
<p>Permanent storage</p>
<ul>
<li>Nonvolatile</li>
</ul>
</li>
<li>
<p><strong>While it is possible to read a ROM, it is not possible to write new data into it</strong></p>
</li>
<li>
<p>Important application</p>
<ul>
<li>
<p>Microprogramming</p>
</li>
<li>
<p>Library subroutines</p>
</li>
<li>
<p>Systems programs (BIOS)</p>
</li>
<li>
<p>Function tables</p>
</li>
</ul>
</li>
</ul>
<h5 id="structure-of-rom">Structure of ROM</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-7.png" title="/img/Computer Organization and Architecture/chapter5-7.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-7.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-7.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-7.png, /img/Computer%20Organization%20and%20Architecture/chapter5-7.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-7.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-7.png" />
    </a>
<h5 id="types-of-rom">Types of ROM</h5>
<ul>
<li>
<p>True ROM: written during manufacture</p>
<ul>
<li>
<p><strong>Very expensive for small runs</strong></p>
</li>
<li>
<p>ROM</p>
</li>
<li>
<p>Factory programmed, cannot be changed. Older style</p>
</li>
<li>
<p><strong>There is no room for error</strong></p>
</li>
<li>
<p><strong>Programmable (only once)</strong></p>
<ul>
<li>PROM</li>
<li><strong>Needs special equipment to program</strong></li>
</ul>
</li>
</ul>
</li>
<li>
<p>Read “mostly”</p>
<ul>
<li>
<p><strong>Erasable Programmable (EPROM)</strong></p>
<ul>
<li>
<p>Erased by UV</p>
</li>
<li>
<p><strong>Can be written repeatedly for many times</strong></p>
</li>
<li>
<p><strong>More expensive</strong></p>
</li>
</ul>
</li>
<li>
<p>Electrically Erasable (EEPROM)</p>
<ul>
<li>
<p>Write directly after locating one or more bytes</p>
</li>
<li>
<p><strong>Takes much longer to write than read</strong></p>
</li>
<li>
<p><strong>More flexible，more expensive</strong></p>
</li>
</ul>
</li>
<li>
<p>Flash memory</p>
<ul>
<li>
<p><strong>Block storage</strong></p>
</li>
<li>
<p><strong>Erase whole memory electrically</strong></p>
</li>
<li>
<p><strong>High integration and high storage density</strong></p>
</li>
<li>
<p>Widespread use</p>
</li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="memory-organization">Memory organization</h4>
<ul>
<li>
<p><strong>Multiple memory chips form a memory array</strong></p>
<ul>
<li>
<p>Some are organized as two dimensional array</p>
</li>
<li>
<p>Some chips are organized as one dimensional array</p>
</li>
<li>
<p><strong>The data is read/written in bits</strong></p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-8.png" title="/img/Computer Organization and Architecture/chapter5-8.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-8.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-8.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-8.png, /img/Computer%20Organization%20and%20Architecture/chapter5-8.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-8.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-8.png" />
    </a>
<h5 id="memory-line-access">Memory line access</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-9.png" title="/img/Computer Organization and Architecture/chapter5-9.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-9.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-9.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-9.png, /img/Computer%20Organization%20and%20Architecture/chapter5-9.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-9.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-9.png" />
    </a>
<h5 id="memory-grid-access">Memory grid access</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-10.png" title="/img/Computer Organization and Architecture/chapter5-10.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-10.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-10.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-10.png, /img/Computer%20Organization%20and%20Architecture/chapter5-10.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-10.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-10.png" />
    </a>
<h5 id="organization-in-detail">Organization in detail</h5>
<ul>
<li>
<p><strong>1M words, 16bit of each word can be organized in two ways</strong></p>
<ul>
<li>
<p><strong>A bit per chip system has 16 lots of 1Mbit chip with bit 1 of each word in chip 1,and so on</strong></p>
</li>
<li>
<p><strong>Two 1M * 8bit chips, the high 8 bits of each word are on one chip, and the low 8 bits are on the other chip</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>A 16Mbit chip can be organised as a 2048 x 2048 x 4bit array</strong></p>
<ul>
<li>
<p><strong>Reduces number of address pins</strong></p>
</li>
<li>
<p><strong>Multiplex row address and column address</strong></p>
</li>
<li>
<p><strong>11 pins to address</strong> ($2^{11}=2048$)</p>
</li>
<li>
<p><strong>Adding one more pin doubles range of values so x4 capacity(row x2 and column x2)</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="typical-16mb-dram">Typical 16Mb DRAM</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-11.png" title="/img/Computer Organization and Architecture/chapter5-11.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-11.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-11.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-11.png, /img/Computer%20Organization%20and%20Architecture/chapter5-11.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-11.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-11.png" />
    </a>
<h5 id="chip-packaging">Chip packaging</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-12.png" title="/img/Computer Organization and Architecture/chapter5-12.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-12.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-12.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-12.png, /img/Computer%20Organization%20and%20Architecture/chapter5-12.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-12.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-12.png" />
    </a>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-13.png" title="/img/Computer Organization and Architecture/chapter5-13.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-13.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-13.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-13.png, /img/Computer%20Organization%20and%20Architecture/chapter5-13.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-13.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-13.png" />
    </a>
<h5 id="generic-pin-configuration">Generic pin configuration</h5>
<ul>
<li>
<p><strong>Besides the address lines and data lines, each memory device has at least one chip select pin that enables the memory device</strong></p>
</li>
<li>
<p><strong>Each RAM device has read or write control pin</strong></p>
<ul>
<li>
<p><strong>WE: Write Enable</strong></p>
</li>
<li>
<p><strong>OE: Output Enable</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="2k--8-eprom-chip"><code>2K * 8 EPROM</code> chip</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-14.png" title="/img/Computer Organization and Architecture/chapter5-14.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-14.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-14.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-14.png, /img/Computer%20Organization%20and%20Architecture/chapter5-14.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-14.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-14.png" />
    </a>
<h5 id="2k--8-sram-chip"><code>2K * 8 SRAM</code> chip</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-15.png" title="/img/Computer Organization and Architecture/chapter5-15.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-15.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-15.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-15.png, /img/Computer%20Organization%20and%20Architecture/chapter5-15.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-15.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-15.png" />
    </a>
<h5 id="64k--4-dram-chip"><code>64K * 4</code> DRAM chip</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-16.png" title="/img/Computer Organization and Architecture/chapter5-16.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-16.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-16.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-16.png, /img/Computer%20Organization%20and%20Architecture/chapter5-16.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-16.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-16.png" />
    </a>
<h4 id="expand-memory">Expand memory</h4>
<h5 id="expand-memory-to-be-larger">Expand memory to be larger</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-18.png" title="/img/Computer Organization and Architecture/chapter5-18.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-18.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-18.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-18.png, /img/Computer%20Organization%20and%20Architecture/chapter5-18.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-18.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-18.png" />
    </a>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-19.png" title="/img/Computer Organization and Architecture/chapter5-19.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-19.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-19.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-19.png, /img/Computer%20Organization%20and%20Architecture/chapter5-19.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-19.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-19.png" />
    </a>
<h5 id="expand-memory-to-be-wider">Expand memory to be wider</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-20.png" title="/img/Computer Organization and Architecture/chapter5-20.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-20.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-20.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-20.png, /img/Computer%20Organization%20and%20Architecture/chapter5-20.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-20.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-20.png" />
    </a>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-21.png" title="/img/Computer Organization and Architecture/chapter5-21.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-21.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-21.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-21.png, /img/Computer%20Organization%20and%20Architecture/chapter5-21.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-21.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-21.png" />
    </a>
<h4 id="memory-address-decoding">Memory address decoding</h4>
<ul>
<li>Address decoding is the process of generating chip select (CS*) signals from the address bus for each device in the system</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-22.png" title="/img/Computer Organization and Architecture/chapter5-22.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-22.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-22.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-22.png, /img/Computer%20Organization%20and%20Architecture/chapter5-22.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-22.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-22.png" />
    </a>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-23.png" title="/img/Computer Organization and Architecture/chapter5-23.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-23.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-23.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-23.png, /img/Computer%20Organization%20and%20Architecture/chapter5-23.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-23.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-23.png" />
    </a>
<h5 id="two-methods-of-decoding-strategy">Two methods of decoding strategy</h5>
<ul>
<li>
<p><strong>Full address decoding</strong></p>
<ul>
<li>
<p><strong>All the address lines are used to specify a memory location</strong></p>
</li>
<li>
<p><strong>Each physical memory location is identified by a unique address</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Partial address decoding</strong></p>
<ul>
<li>
<p><strong>If only a portion of the addressable space is going to be implemented, then not all the address space is implemented</strong></p>
</li>
<li>
<p><strong>Only a subset of the address lines are needed to point to the physical memory locations</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="interleaved-memory">Interleaved memory</h4>
<ul>
<li>
<p>Collection of DRAM chips</p>
</li>
<li>
<p>K banks can service k requests simultaneously</p>
</li>
<li>
<p>Improve the response speed of the storage system</p>
</li>
</ul>
<h3 id="error-correction">Error correction</h3>
<ul>
<li>
<p><strong>Hard Failure: Permanent defect</strong></p>
</li>
<li>
<p><strong>Soft Error: Random, non-destructive, no permanent damage to memory</strong></p>
</li>
<li>
<p>Most modern main memory systems include logic for both detecting and correcting errors</p>
<ul>
<li>
<p><strong>Fault tolerance of the system is improved</strong></p>
</li>
<li>
<p><strong>Width of memory word increased(For correcting error)</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="error-correcting-code-function">Error correcting code function</h4>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-24.png" title="/img/Computer Organization and Architecture/chapter5-24.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-24.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-24.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-24.png, /img/Computer%20Organization%20and%20Architecture/chapter5-24.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-24.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-24.png" />
    </a>
<h4 id="hamming-error-correcting-code--">Hamming Error-correcting code! ! !</h4>
<div class="bilibili"><iframe src="//player.bilibili.com/player.html?bvid=BV1BE411D7ii&page=12"></iframe></div>

<ul>
<li>How many check bits are needed</li>
</ul>
<p>$$
n\ information\ bits\ and\ k\ check\ bits\newline
n+k+1 \le 2^k\newline
$$</p>
<div class="mermaid" id="id-1"></div>
<p>Example</p>
<p>信息位:1010</p>
<ul>
<li>
<p>确定位数: $2^k \ge n + k + 1\rightarrow k = 3\newline$</p>
</li>
<li>
<p>设信息位为$D_4D_3D_2D_1(1010)$，校验位为$P_3P_2P_1$,对应的Hamming code为$H_7H_6H_5H_4H_3H_2H_1\newline$</p>
<ul>
<li>! ! !校验位$P_i$放在Hamming code的$H_{2^{i-1}}$的位置上</li>
<li>信息位按照与Hamming code相同单调性的方向放入</li>
</ul>
</li>
<li>
<p>按照Hamming code分为三组</p>
</li>
<li>
<p>求校验位的值</p>
<ul>
<li>对于信息位</li>
</ul>
</li>
</ul>
<p>$$
\begin{align}
&amp;H_3: 3 \rightarrow 011\newline
&amp;H_5: 5 \rightarrow 101\newline
&amp;H_6: 6 \rightarrow 110\newline
&amp;H_7: 7 \rightarrow 111\newline
\end{align}
$$</p>
<ul>
<li>校验位的下标对应的二进制的第几位（权重)
<ul>
<li>$P_1 \rightarrow 二进制的最小一位(权重为1),P_2 \rightarrow 权重为2\newline$</li>
<li>相应的位置(对应权重部分是1，比如$P_1$,在二进制里面只有3,5,7末尾权重唯一的bit处为一，所以计算$H_3,H_5,H_7$)进行异或运算（也就是偶校验）</li>
</ul>
</li>
</ul>
<p>$$
\begin{align}
&amp;P_1=H_3 \oplus H_5 \oplus H_7=0\newline
&amp;P_2=H_3 \oplus H_6 \oplus H_7=1\newline
&amp;P_3=H_5 \oplus H_6 \oplus H_7=0\newline
\end{align}
$$</p>
<p>所以得到海明码$1010010\newline$</p>
<ul>
<li>纠错</li>
</ul>
<p>校验方程
$$
\begin{align}
&amp;S_1=P_1\oplus H_3 \oplus H_5 \oplus H_7=P_1 \oplus D_1 \oplus D_2 \oplus D_4\newline
&amp;S_2=P_2\oplus H_3 \oplus H_6 \oplus H_7=P_2 \oplus D_1 \oplus D_3 \oplus D_4\newline
&amp;S_3=P_3\oplus H_5 \oplus H_6 \oplus H_7=P_3 \oplus D_2 \oplus D_3 \oplus D_4\newline
\end{align}
$$
没有出错的情况应该是都等于0</p>
<p>如果为其他结果</p>
<p>$error\ bit \rightarrow H_{S_3S_2S_1 \rightarrow decimal}\newline$</p>
<ul>
<li>
<p>Example $S_3S_2S_1=010\newline$,则应该是010位出现了错误$H_2(010 \rightarrow 2)\newline$</p>
</li>
<li>
<p>$S_3S_2S_1=110,H_6(110\rightarrow 6)\newline$</p>
</li>
<li>
<p>特点</p>
<ul>
<li>纠错能力 1位</li>
<li>检错能力 2位</li>
<li>加强：在首部加上一个<code>全校验位</code>，对整体进行偶校验
<ul>
<li>$S_3S_2S_1=000$且全体偶校验成功：无错误</li>
<li>$S_3S_2S_1 \ne 000$且全体偶校验失败：有1位错误，纠正即可</li>
<li>$S_3S_2S_1 \ne 000$且全体偶校验成功：有2位错误，需重传</li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="summary">Summary</h4>
<ul>
<li>
<p>Error correction is to improve its reliability by processing data and increasing its internal correlation</p>
</li>
<li>
<p>In memory, SEC-DED （single-error-correcting, double-errordetecting）code is commonly used</p>
</li>
<li>
<p><strong>The more data bits processed in a single time, the less space waste</strong></p>
</li>
</ul>
<h3 id="advanced-dram-organization">Advanced DRAM organization</h3>
<ul>
<li>
<p>The performance of DRAM seriously affects the performance of the computer</p>
</li>
<li>
<p><strong>Many methods are proposed to improve the performance of memory itself</strong></p>
<ul>
<li>
<p>SDRAM</p>
</li>
<li>
<p>Rambus DRAM</p>
</li>
<li>
<p>DDR SDRAM</p>
</li>
<li>
<p>Cache DRAM</p>
</li>
</ul>
</li>
</ul>
<h4 id="synchronous-dram-sdram">Synchronous DRAM (SDRAM)</h4>
<ul>
<li>
<p>Access is synchronized with an external clock</p>
</li>
<li>
<p>Address is presented to RAM，RAM finds data</p>
<ul>
<li>
<p><strong>CPU does not have to wait, it can do something else. (CPU waits in conventional DRAM)</strong></p>
</li>
<li>
<p><strong>Since SDRAM moves data in time with system clock, CPU knows when data will be ready</strong></p>
</li>
</ul>
</li>
<li>
<p>Burst mode allows SDRAM to set up stream of data and fire it out in block</p>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-25.png" title="/img/Computer Organization and Architecture/chapter5-25.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-25.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-25.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-25.png, /img/Computer%20Organization%20and%20Architecture/chapter5-25.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-25.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-25.png" />
    </a>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-26.png" title="/img/Computer Organization and Architecture/chapter5-26.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-26.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-26.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-26.png, /img/Computer%20Organization%20and%20Architecture/chapter5-26.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-26.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-26.png" />
    </a>
<h4 id="rambus-dram">RAMBUS DRAM</h4>
<ul>
<li>
<p>Adopted by Intel for Pentium &amp; Itanium</p>
</li>
<li>
<p>Main competitor to SDRAM</p>
</li>
<li>
<p>Vertical package – all pins on one side</p>
</li>
<li>
<p>Data exchange over 28 wires &lt; 12cm long</p>
</li>
<li>
<p>Bus addresses up to 320 RDRAM chips at 1.6Gbps</p>
</li>
<li>
<p>Asynchronous block protocol</p>
<ul>
<li>
<p>480ns access time</p>
</li>
<li>
<p>Then 1.6 Gbps</p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-27.png" title="/img/Computer Organization and Architecture/chapter5-27.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-27.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-27.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-27.png, /img/Computer%20Organization%20and%20Architecture/chapter5-27.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-27.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-27.png" />
    </a>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter5-28.png" title="/img/Computer Organization and Architecture/chapter5-28.png" data-thumbnail="/img/Computer Organization and Architecture/chapter5-28.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter5-28.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter5-28.png, /img/Computer%20Organization%20and%20Architecture/chapter5-28.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter5-28.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter5-28.png" />
    </a>
<h4 id="cache-dram">Cache DRAM</h4>
<ul>
<li>
<p><strong>Integrates small SRAM cache (16 kb) onto generic DRAM chip</strong></p>
</li>
<li>
<p><strong>Used as true cache</strong></p>
<ul>
<li>
<p><strong>64-bit lines</strong></p>
</li>
<li>
<p><strong>Effective for ordinary random access</strong></p>
</li>
</ul>
</li>
<li>
<p>To support serial access of block of data</p>
</li>
<li>
<p>E.g. refresh bit-mapped screen</p>
<ul>
<li>
<p>CDRAM can prefetch data from DRAM into SRAM buffer</p>
</li>
<li>
<p>Subsequent accesses solely to SRAM</p>
</li>
</ul>
</li>
</ul>
</div><div class="post-footer" id="post-footer">
    <div class="post-info"><div class="post-info-tag"><span><a href="/tags/computer-organization-and-architecture/">Computer Organization and Architecture</a>
                </span></div><div class="post-info-line"><div class="post-info-mod">
                <span>更新于 2023-01-16</span>
            </div><div class="post-info-mod"></div>
        </div><div class="post-info-share">
            <span><a href="javascript:void(0);" title="分享到 Twitter" data-sharer="twitter" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-title="Computer Organization and Architecture Internal Memory" data-hashtags="Computer Organization and Architecture"><i class="fab fa-twitter fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Facebook" data-sharer="facebook" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-hashtag="Computer Organization and Architecture"><i class="fab fa-facebook-square fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Linkedin" data-sharer="linkedin" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/"><i class="fab fa-linkedin fa-fw"></i></a><a href="javascript:void(0);" title="分享到 WhatsApp" data-sharer="whatsapp" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-title="Computer Organization and Architecture Internal Memory" data-web><i class="fab fa-whatsapp fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Line" data-sharer="line" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-title="Computer Organization and Architecture Internal Memory"><i class="fab fa-line fa-fw"></i></a><a href="javascript:void(0);" title="分享到 微博" data-sharer="weibo" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-title="Computer Organization and Architecture Internal Memory"><i class="fab fa-weibo fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Myspace" data-sharer="myspace" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-title="Computer Organization and Architecture Internal Memory" data-description=""><i data-svg-src="/lib/simple-icons/icons/myspace.min.svg"></i></a><a href="javascript:void(0);" title="分享到 Blogger" data-sharer="blogger" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-title="Computer Organization and Architecture Internal Memory" data-description=""><i class="fab fa-blogger fa-fw"></i></a><a href="javascript:void(0);" title="分享到 百度" data-sharer="baidu" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-title="Computer Organization and Architecture Internal Memory"><i data-svg-src="/lib/simple-icons/icons/baidu.min.svg"></i></a><a href="javascript:void(0);" title="分享到 Evernote" data-sharer="evernote" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-internal-memory/" data-title="Computer Organization and Architecture Internal Memory"><i class="fab fa-evernote fa-fw"></i></a></span>
        </div></div><div class="post-nav"><a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" class="prev" rel="prev" title="Computer Organization and Architecture Cache Memory"><i class="fas fa-angle-left fa-fw"></i>Previous Post</a>
            <a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-external-memory/" class="next" rel="next" title="Computer Organization and Architecture External Memory">Next Post<i class="fas fa-angle-right fa-fw"></i></a></div></div>
</div></article></div>
            </main>
            <footer class="footer"><div class="footer-container"><div class="footer-line">由 <a href="https://gohugo.io/" target="_blank" rel="noopener noreffer" title="Hugo 0.105.0">Hugo</a> 强力驱动 | 主题 - <a href="https://github.com/khusika/FeelIt" target="_blank" rel="noopener noreffer" title="FeelIt 1.0.1"><i class="fas fa-hand-holding-heart fa-fw"></i> FeelIt</a>
        </div><div class="footer-line" itemscope itemtype="http://schema.org/CreativeWork"><i class="far fa-copyright fa-fw"></i><span itemprop="copyrightYear">2022 - 2023</span><span class="author" itemprop="copyrightHolder">&nbsp;<a href="https://github.com/Jungle430">Jungle</a></span>&nbsp;|&nbsp;<span class="license"><a rel="license external nofollow noopener noreffer" href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank">CC BY-NC 4.0</a></span></div>
</div>
<script>
if ('serviceWorker' in navigator) {
    navigator.serviceWorker
        .register('/sw.min.js?version=0.0.1', { scope: '/' })
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Registered');
        }, err => console.error('Jungle\u0027s Blog\u00A0Service Worker registration failed: ', err));

    navigator.serviceWorker
        .ready
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Ready');
        });
}
</script>
</footer>
        </div>

        <div id="fixed-buttons"><a href="#" id="back-to-top" class="fixed-button" title="回到顶部">
                <i class="fas fa-chevron-up fa-fw"></i>
            </a></div><link rel="stylesheet" href="/lib/fontawesome-free/all.min.css"><link rel="stylesheet" href="/lib/animate/animate.min.css"><link rel="stylesheet" href="/lib/katex/katex.min.css"><link rel="stylesheet" href="/lib/katex/copy-tex.min.css"><script src="https://polyfill.io/v3/polyfill.min.js?features=Array.prototype.fill%2CArray.prototype.find%2CArray.from%2CIntersectionObserver%2CMath.sign%2CObject.assign%2CPromise%2CObject.entries%2Chtml5shiv%2CObject.values%2Cfetch%2CElement.prototype.after"></script><script src="/lib/autocomplete/autocomplete.min.js"></script><script src="/lib/lunr/lunr.min.js"></script><script src="/lib/lunr/lunr.stemmer.support.min.js"></script><script src="/lib/lunr/lunr.zh.min.js"></script><script src="/lib/lazysizes/lazysizes.min.js"></script><script src="/lib/clipboard/clipboard.min.js"></script><script src="/lib/sharer/sharer.min.js"></script><script src="/lib/katex/katex.min.js"></script><script src="/lib/katex/auto-render.min.js"></script><script src="/lib/katex/copy-tex.min.js"></script><script src="/lib/katex/mhchem.min.js"></script><script src="/lib/mermaid/mermaid.min.js"></script><script>window.config={"code":{"copyTitle":"复制到剪贴板","maxShownLines":100},"comment":{},"data":{"id-1":"graph LR\nA(确定校验位数量)\nB(确定校验位的分布)\nC(求校验位的值)\nD(纠错检查)\nA--\u003eB--\u003eC--\u003eD"},"math":{"delimiters":[{"display":true,"left":"$$","right":"$$"},{"display":true,"left":"\\[","right":"\\]"},{"display":false,"left":"$","right":"$"},{"display":false,"left":"\\(","right":"\\)"}],"strict":false},"search":{"highlightTag":"em","lunrLanguageCode":"zh","lunrSegmentitURL":"/lib/lunr/lunr.segmentit.js","maxResultLength":10,"noResultsFound":"没有找到结果","snippetLength":50}};</script><script src="/js/theme.min.js"></script></body></html>
