(S (NP (DT This) (NN paper)) (VP (VP (VBZ addresses) (NP (NP (DT a) (JJ novel) (NN five-transistor) (PRN (-LRB- -LRB-) (CD 5T) (-RRB- -RRB-)) (NNP CMOS) (NNP SRAM) (NN design)) (PP (IN with) (NP (JJ high) (NN performance) (CC and) (NN reliability))) (PP (IN in) (NP (CD 65nm) (NNP CMOS))))) (, ,) (CC and) (VP (VBZ illustrates) (SBAR (WHADVP (WRB how)) (S (NP (PRP it)) (VP (VBZ reduces) (NP (DT the) (JJ dynamic) (NN power) (NN consumption)) (PP (IN in) (NP (NP (NN comparison)) (PP (IN with) (NP (DT the) (ADJP (JJ conventional) (CC and) (JJ low-power)) (CD 6T) (NNP SRAM) (NNS counterparts)))))))))) (. .))
(S (NP (DT This) (NN design)) (VP (MD can) (VP (VB be) (VP (VBN used) (PP (IN as) (NP (NN cache) (NN memory))) (PP (IN in) (NP (NP (NNS processors)) (CC and) (NP (NN low-power) (JJ portable) (NNS devices))))))) (. .))
(S (NP (DT The) (VBN proposed) (NNP SRAM) (NN cell)) (VP (VP (NNS features) (NP (NP (ADJP (VBP ~13) (NN %)) (NN area) (NN reduction)) (PP (VBN compared) (PP (TO to) (NP (DT a) (JJ conventional) (CD 6T) (NN cell)))))) (, ,) (CC and) (VP (VBZ features) (NP (NP (DT a) (JJ unique) (NX (NX (NN bit-line) (CC and) (JJ negative) (NN supply) (NN voltage) (VBG biasing) (NN methodology)) (CC and) (NX (NN ground) (NN control) (NN architecture)))) (SBAR (S (VP (TO to) (VP (VP (VB enhance) (NP (NN performance))) (, ,) (CC and) (VP (NN suppress) (NP (NN standby) (NN leakage) (NN power)))))))))) (. .))
