Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 28 14:51:42 2018
| Host         : EGEOZANZYED145A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clk/out_signal_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: vga/drawer/enm1/divider/out_signal_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: vga/drawer/ply/divider0/out_signal_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: vga/drawer/prj/divider/out_signal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 363 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.451     -109.798                     34                  363        0.152        0.000                      0                  363        4.500        0.000                       0                   272  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.451     -109.798                     34                  363        0.152        0.000                      0                  363        4.500        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           34  Failing Endpoints,  Worst Slack       -3.451ns,  Total Violation     -109.798ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.451ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 8.516ns (66.262%)  route 4.336ns (33.738%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 f  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.638    17.276    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.400 r  vga/drawer/ply/random[15]_i_1/O
                         net (fo=16, routed)          0.541    17.941    vga/drawer/ply_n_64
    SLICE_X12Y9          FDRE                                         r  vga/drawer/random_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  vga/drawer/random_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDRE (Setup_fdre_C_R)       -0.524    14.490    vga/drawer/random_reg[5]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                 -3.451    

Slack (VIOLATED) :        -3.451ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 8.516ns (66.262%)  route 4.336ns (33.738%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 f  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.638    17.276    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.400 r  vga/drawer/ply/random[15]_i_1/O
                         net (fo=16, routed)          0.541    17.941    vga/drawer/ply_n_64
    SLICE_X12Y9          FDRE                                         r  vga/drawer/random_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X12Y9          FDRE                                         r  vga/drawer/random_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y9          FDRE (Setup_fdre_C_R)       -0.524    14.490    vga/drawer/random_reg[6]
  -------------------------------------------------------------------
                         required time                         14.490    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                 -3.451    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 8.516ns (65.039%)  route 4.578ns (34.961%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.773    17.412    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.536 r  vga/drawer/ply/random[15]_i_2/O
                         net (fo=16, routed)          0.647    18.183    vga/drawer/ply_n_196
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[10]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.809    vga/drawer/random_reg[10]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -18.183    
  -------------------------------------------------------------------
                         slack                                 -3.374    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 8.516ns (65.039%)  route 4.578ns (34.961%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.773    17.412    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.536 r  vga/drawer/ply/random[15]_i_2/O
                         net (fo=16, routed)          0.647    18.183    vga/drawer/ply_n_196
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[11]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.809    vga/drawer/random_reg[11]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -18.183    
  -------------------------------------------------------------------
                         slack                                 -3.374    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 8.516ns (65.039%)  route 4.578ns (34.961%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.773    17.412    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.536 r  vga/drawer/ply/random[15]_i_2/O
                         net (fo=16, routed)          0.647    18.183    vga/drawer/ply_n_196
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.809    vga/drawer/random_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -18.183    
  -------------------------------------------------------------------
                         slack                                 -3.374    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 8.516ns (65.039%)  route 4.578ns (34.961%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.773    17.412    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.536 r  vga/drawer/ply/random[15]_i_2/O
                         net (fo=16, routed)          0.647    18.183    vga/drawer/ply_n_196
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.809    vga/drawer/random_reg[2]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -18.183    
  -------------------------------------------------------------------
                         slack                                 -3.374    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 8.516ns (65.039%)  route 4.578ns (34.961%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.773    17.412    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.536 r  vga/drawer/ply/random[15]_i_2/O
                         net (fo=16, routed)          0.647    18.183    vga/drawer/ply_n_196
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.809    vga/drawer/random_reg[7]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -18.183    
  -------------------------------------------------------------------
                         slack                                 -3.374    

Slack (VIOLATED) :        -3.374ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.094ns  (logic 8.516ns (65.039%)  route 4.578ns (34.961%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 r  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.773    17.412    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.124    17.536 r  vga/drawer/ply/random[15]_i_2/O
                         net (fo=16, routed)          0.647    18.183    vga/drawer/ply_n_196
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X15Y9          FDRE                                         r  vga/drawer/random_reg[8]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X15Y9          FDRE (Setup_fdre_C_CE)      -0.205    14.809    vga/drawer/random_reg[8]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -18.183    
  -------------------------------------------------------------------
                         slack                                 -3.374    

Slack (VIOLATED) :        -3.356ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 8.516ns (66.262%)  route 4.336ns (33.738%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 f  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.638    17.276    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.400 r  vga/drawer/ply/random[15]_i_1/O
                         net (fo=16, routed)          0.541    17.941    vga/drawer/ply_n_64
    SLICE_X13Y9          FDRE                                         r  vga/drawer/random_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  vga/drawer/random_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X13Y9          FDRE (Setup_fdre_C_R)       -0.429    14.585    vga/drawer/random_reg[0]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                 -3.356    

Slack (VIOLATED) :        -3.356ns  (required time - arrival time)
  Source:                 vga/drawer/tposx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/random_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.852ns  (logic 8.516ns (66.262%)  route 4.336ns (33.738%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.568     5.089    vga/drawer/clock_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  vga/drawer/tposx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  vga/drawer/tposx_reg[0]/Q
                         net (fo=15, routed)          0.905     6.450    vga/drawer/isInRange1__0_0[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.574 r  vga/drawer/isInRange1__0_i_29/O
                         net (fo=9, routed)           0.763     7.338    vga/drawer/isInRange1__0_i_29_n_0
    SLICE_X13Y11         LUT2 (Prop_lut2_I0_O)        0.124     7.462 r  vga/drawer/isInRange1__0_i_8/O
                         net (fo=1, routed)           0.401     7.863    vga/drawer/isInRange1__0_i_8_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      5.396    13.259 r  vga/drawer/isInRange1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.261    vga/drawer/isInRange1__0_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.779 f  vga/drawer/isInRange0__0/P[10]
                         net (fo=1, routed)           1.085    15.864    vga/drawer/isInRange0__0_n_95
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    15.988 r  vga/drawer/rng_enable_i_11/O
                         net (fo=1, routed)           0.000    15.988    vga/drawer/rng_enable_i_11_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.521 r  vga/drawer/rng_enable_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.521    vga/drawer/rng_enable_reg_i_3_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.638 f  vga/drawer/rng_enable_reg_i_2/CO[3]
                         net (fo=4, routed)           0.638    17.276    vga/drawer/ply/isInRange0__0_2[0]
    SLICE_X15Y9          LUT6 (Prop_lut6_I5_O)        0.124    17.400 r  vga/drawer/ply/random[15]_i_1/O
                         net (fo=16, routed)          0.541    17.941    vga/drawer/ply_n_64
    SLICE_X13Y9          FDRE                                         r  vga/drawer/random_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.448    14.789    vga/drawer/clock_IBUF_BUFG
    SLICE_X13Y9          FDRE                                         r  vga/drawer/random_reg[15]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X13Y9          FDRE (Setup_fdre_C_R)       -0.429    14.585    vga/drawer/random_reg[15]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                 -3.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 vga/controller/vpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/controller/vpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.564     1.447    vga/controller/clock_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  vga/controller/vpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/controller/vpos_reg[4]/Q
                         net (fo=9, routed)           0.100     1.688    vga/controller/vpos_reg__0[4]
    SLICE_X10Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  vga/controller/vpos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.733    vga/controller/p_0_in__0__0[8]
    SLICE_X10Y38         FDRE                                         r  vga/controller/vpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.834     1.961    vga/controller/clock_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  vga/controller/vpos_reg[8]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.121     1.581    vga/controller/vpos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga/controller/hpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/controller/hcurrent_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.919%)  route 0.125ns (47.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.562     1.445    vga/controller/clock_IBUF_BUFG
    SLICE_X15Y34         FDRE                                         r  vga/controller/hpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/controller/hpos_reg[9]/Q
                         net (fo=5, routed)           0.125     1.712    vga/controller/hpos_reg__0[9]
    SLICE_X14Y34         FDRE                                         r  vga/controller/hcurrent_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.830     1.957    vga/controller/clock_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  vga/controller/hcurrent_reg[9]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X14Y34         FDRE (Hold_fdre_C_D)         0.085     1.543    vga/controller/hcurrent_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/controller/vpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/controller/vpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.689%)  route 0.126ns (40.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.564     1.447    vga/controller/clock_IBUF_BUFG
    SLICE_X11Y38         FDRE                                         r  vga/controller/vpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/controller/vpos_reg[5]/Q
                         net (fo=8, routed)           0.126     1.714    vga/controller/vpos_reg__0[5]
    SLICE_X10Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.759 r  vga/controller/vpos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.759    vga/controller/vpos[6]_i_1_n_0
    SLICE_X10Y38         FDRE                                         r  vga/controller/vpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.834     1.961    vga/controller/clock_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  vga/controller/vpos_reg[6]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.121     1.581    vga/controller/vpos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 vga/drawer/rdm/Qt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/drawer/rdm/Qt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.424%)  route 0.138ns (42.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.592     1.475    vga/drawer/rdm/clock_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  vga/drawer/rdm/Qt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/drawer/rdm/Qt_reg[0]/Q
                         net (fo=3, routed)           0.138     1.754    vga/drawer/rdm/Qt[0]
    SLICE_X6Y8           LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  vga/drawer/rdm/Qt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.799    vga/drawer/rdm/p_0_out[15]
    SLICE_X6Y8           FDRE                                         r  vga/drawer/rdm/Qt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.863     1.990    vga/drawer/rdm/clock_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  vga/drawer/rdm/Qt_reg[15]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.120     1.611    vga/drawer/rdm/Qt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga/controller/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/controller/hcurrent_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.282%)  route 0.145ns (50.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.562     1.445    vga/controller/clock_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  vga/controller/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/controller/hpos_reg[2]/Q
                         net (fo=7, routed)           0.145     1.731    vga/controller/hpos_reg__0[2]
    SLICE_X13Y37         FDRE                                         r  vga/controller/hcurrent_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.832     1.959    vga/controller/clock_IBUF_BUFG
    SLICE_X13Y37         FDRE                                         r  vga/controller/hcurrent_reg[2]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.070     1.531    vga/controller/hcurrent_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga/controller/hpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/controller/hcurrent_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.937%)  route 0.180ns (56.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.562     1.445    vga/controller/clock_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  vga/controller/hpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/controller/hpos_reg[6]/Q
                         net (fo=7, routed)           0.180     1.766    vga/controller/hpos_reg__0[6]
    SLICE_X13Y34         FDRE                                         r  vga/controller/hcurrent_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.830     1.957    vga/controller/clock_IBUF_BUFG
    SLICE_X13Y34         FDRE                                         r  vga/controller/hcurrent_reg[6]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.070     1.529    vga/controller/hcurrent_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/controller/hpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/controller/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.564     1.447    vga/controller/clock_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  vga/controller/hpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/controller/hpos_reg[0]/Q
                         net (fo=9, routed)           0.168     1.756    vga/controller/hpos_reg__0[0]
    SLICE_X13Y38         LUT2 (Prop_lut2_I0_O)        0.042     1.798 r  vga/controller/hpos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/controller/p_0_in[1]
    SLICE_X13Y38         FDRE                                         r  vga/controller/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.834     1.961    vga/controller/clock_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  vga/controller/hpos_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y38         FDRE (Hold_fdre_C_D)         0.107     1.554    vga/controller/hpos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bounce/pass_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce/pass_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.491%)  route 0.174ns (51.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.591     1.474    bounce/clock_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  bounce/pass_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  bounce/pass_2_reg[4]/Q
                         net (fo=2, routed)           0.174     1.812    bounce/pass_2_reg_n_0_[4]
    SLICE_X2Y13          FDRE                                         r  bounce/pass_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.861     1.988    bounce/clock_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  bounce/pass_3_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.090     1.564    bounce/pass_3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/controller/hpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/controller/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.562     1.445    vga/controller/clock_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  vga/controller/hpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/controller/hpos_reg[2]/Q
                         net (fo=7, routed)           0.155     1.741    vga/controller/hpos_reg__0[2]
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.786 r  vga/controller/hpos[5]_i_1/O
                         net (fo=1, routed)           0.000     1.786    vga/controller/p_0_in[5]
    SLICE_X13Y36         FDRE                                         r  vga/controller/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.831     1.958    vga/controller/clock_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  vga/controller/hpos_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.092     1.537    vga/controller/hpos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/controller/hpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/controller/hpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.512%)  route 0.155ns (45.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.562     1.445    vga/controller/clock_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  vga/controller/hpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/controller/hpos_reg[6]/Q
                         net (fo=7, routed)           0.155     1.741    vga/controller/hpos_reg__0[6]
    SLICE_X15Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  vga/controller/hpos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.786    vga/controller/p_0_in[8]
    SLICE_X15Y35         FDRE                                         r  vga/controller/hpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.831     1.958    vga/controller/clock_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  vga/controller/hpos_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y35         FDRE (Hold_fdre_C_D)         0.092     1.537    vga/controller/hpos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    bounce/pass_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    bounce/pass_1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    bounce/pass_1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    bounce/pass_1_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    bounce/pass_1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    bounce/pass_2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    bounce/pass_2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16    bounce/pass_2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    bounce/pass_2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y8    vga/drawer/tposy_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   vga/drawer/prj/divider/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   vga/drawer/prj/divider/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   vga/drawer/prj/divider/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   vga/drawer/prj/divider/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   vga/drawer/prj/divider/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   vga/drawer/prj/divider/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   vga/drawer/prj/divider/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   vga/drawer/prj/divider/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   vga/drawer/prj/divider/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    bounce/pass_1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    bounce/pass_1_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    bounce/pass_1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    bounce/pass_1_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    bounce/pass_1_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    bounce/pass_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    bounce/pass_2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    bounce/pass_2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    bounce/pass_2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    bounce/pass_3_reg[0]/C



