[2021-09-09 09:53:21,022]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-09 09:53:21,022]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:53:36,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; ".

Peak memory: 21094400 bytes

[2021-09-09 09:53:36,916]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:53:37,501]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.04 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.05 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.05 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.28 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 37064704 bytes

[2021-09-09 09:53:37,525]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-09 09:53:37,525]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:53:38,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4743
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4743
score:100
	Report mapping result:
		klut_size()     :5191
		klut.num_gates():4738
		max delay       :12
		max area        :4743
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :4595
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 45981696 bytes

[2021-09-09 09:53:38,666]mapper_test.py:220:[INFO]: area: 4738 level: 12
[2021-09-09 11:48:54,445]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-09 11:48:54,446]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:49:08,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; ".

Peak memory: 20811776 bytes

[2021-09-09 11:49:08,875]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:49:09,259]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36954112 bytes

[2021-09-09 11:49:09,284]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-09 11:49:09,284]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:49:17,042]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4743
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6606
score:100
	Report mapping result:
		klut_size()     :5191
		klut.num_gates():4738
		max delay       :12
		max area        :4743
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :69
		LUT fanins:3	 numbers :74
		LUT fanins:4	 numbers :4595
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 92004352 bytes

[2021-09-09 11:49:17,042]mapper_test.py:220:[INFO]: area: 4738 level: 12
[2021-09-09 13:19:10,196]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-09 13:19:10,196]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:19:24,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; ".

Peak memory: 21086208 bytes

[2021-09-09 13:19:24,655]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:19:25,045]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 37486592 bytes

[2021-09-09 13:19:25,071]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-09 13:19:25,072]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:19:32,688]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4912
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6602
score:100
	Report mapping result:
		klut_size()     :5360
		klut.num_gates():4907
		max delay       :12
		max area        :4912
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :73
		LUT fanins:3	 numbers :77
		LUT fanins:4	 numbers :4757
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 91975680 bytes

[2021-09-09 13:19:32,689]mapper_test.py:220:[INFO]: area: 4907 level: 12
[2021-09-09 15:02:37,150]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-09 15:02:37,150]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:37,150]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:37,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36876288 bytes

[2021-09-09 15:02:37,600]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-09 15:02:37,600]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:02:46,108]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :7102
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 91959296 bytes

[2021-09-09 15:02:46,109]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-09 15:31:42,001]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-09 15:31:42,001]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:42,002]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:42,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.22 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 37191680 bytes

[2021-09-09 15:31:42,492]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-09 15:31:42,492]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:31:50,919]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :7102
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 92041216 bytes

[2021-09-09 15:31:50,920]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-09 16:09:44,165]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-09 16:09:44,165]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:44,165]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:44,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 37056512 bytes

[2021-09-09 16:09:44,616]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-09 16:09:44,616]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:09:53,134]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :7102
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 91942912 bytes

[2021-09-09 16:09:53,134]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-09 16:44:26,746]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-09 16:44:26,747]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:26,747]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:27,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.20 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36950016 bytes

[2021-09-09 16:44:27,183]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-09 16:44:27,183]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:35,484]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :7102
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 92073984 bytes

[2021-09-09 16:44:35,484]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-09 17:20:50,615]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-09 17:20:50,615]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:20:50,615]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:20:51,037]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.04 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36921344 bytes

[2021-09-09 17:20:51,060]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-09 17:20:51,060]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:20:59,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :7102
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 91947008 bytes

[2021-09-09 17:20:59,482]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-13 23:26:43,681]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-13 23:26:43,681]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:43,682]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:44,063]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36495360 bytes

[2021-09-13 23:26:44,091]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-13 23:26:44,091]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:26:50,864]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :7436
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 86462464 bytes

[2021-09-13 23:26:50,865]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-13 23:41:42,678]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-13 23:41:42,678]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:42,678]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:43,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36802560 bytes

[2021-09-13 23:41:43,079]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-13 23:41:43,079]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:44,096]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 44716032 bytes

[2021-09-13 23:41:44,097]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-14 08:56:13,665]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-14 08:56:13,665]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:56:13,665]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:56:14,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36716544 bytes

[2021-09-14 08:56:14,080]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-14 08:56:14,080]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:56:21,451]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :7102
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 92041216 bytes

[2021-09-14 08:56:21,452]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-14 09:20:40,752]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-14 09:20:40,752]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:40,752]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:41,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36761600 bytes

[2021-09-14 09:20:41,196]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-14 09:20:41,197]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:42,180]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 45977600 bytes

[2021-09-14 09:20:42,181]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-15 15:30:23,317]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-15 15:30:23,318]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:23,318]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:23,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36683776 bytes

[2021-09-15 15:30:23,738]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-15 15:30:23,739]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:29,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6866
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 87683072 bytes

[2021-09-15 15:30:30,000]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-15 15:54:07,269]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-15 15:54:07,269]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:07,269]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:07,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36646912 bytes

[2021-09-15 15:54:07,638]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-15 15:54:07,638]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:08,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 19148800 bytes

[2021-09-15 15:54:08,489]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-18 14:00:52,520]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-18 14:00:52,520]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:00:52,521]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:00:52,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36712448 bytes

[2021-09-18 14:00:52,954]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-18 14:00:52,954]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:00:58,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :7113
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 73887744 bytes

[2021-09-18 14:00:58,882]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-18 16:25:31,272]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-18 16:25:31,273]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:31,273]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:31,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36646912 bytes

[2021-09-18 16:25:31,648]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-18 16:25:31,648]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:37,447]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4949
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6877
score:100
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 76447744 bytes

[2021-09-18 16:25:37,448]mapper_test.py:220:[INFO]: area: 4943 level: 12
[2021-09-22 08:57:11,251]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-22 08:57:11,251]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:11,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:11,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36962304 bytes

[2021-09-22 08:57:11,627]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-22 08:57:11,627]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:14,894]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :13
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 51924992 bytes

[2021-09-22 08:57:14,895]mapper_test.py:220:[INFO]: area: 4943 level: 13
[2021-09-22 11:24:15,451]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-22 11:24:15,451]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:24:15,452]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:24:15,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36921344 bytes

[2021-09-22 11:24:15,887]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-22 11:24:15,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:24:21,717]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 45207552 bytes

[2021-09-22 11:24:21,718]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-09-23 16:43:00,117]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-23 16:43:00,118]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:43:00,118]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:43:00,515]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36827136 bytes

[2021-09-23 16:43:00,540]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-23 16:43:00,540]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:43:06,958]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 60375040 bytes

[2021-09-23 16:43:06,959]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-09-23 17:06:15,491]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-23 17:06:15,492]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:06:15,492]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:06:15,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36990976 bytes

[2021-09-23 17:06:15,868]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-23 17:06:15,868]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:06:21,701]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 45289472 bytes

[2021-09-23 17:06:21,702]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-09-23 18:07:38,334]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-23 18:07:38,334]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:38,334]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:38,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36597760 bytes

[2021-09-23 18:07:38,716]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-23 18:07:38,716]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:45,173]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 60411904 bytes

[2021-09-23 18:07:45,174]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-09-27 16:34:48,493]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-27 16:34:48,496]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:48,496]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:48,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36687872 bytes

[2021-09-27 16:34:48,877]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-27 16:34:48,877]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:34:55,104]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 51601408 bytes

[2021-09-27 16:34:55,105]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-09-27 17:41:35,214]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-27 17:41:35,215]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:35,215]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:35,557]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36827136 bytes

[2021-09-27 17:41:35,583]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-27 17:41:35,584]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:41,665]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
balancing!
	current map manager:
		current min nodes:10039
		current min depth:23
rewriting!
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6887
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 51486720 bytes

[2021-09-27 17:41:41,666]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-09-28 02:07:50,589]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-28 02:07:50,589]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:50,589]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:50,997]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36724736 bytes

[2021-09-28 02:07:51,023]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-28 02:07:51,023]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:07:57,243]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 49700864 bytes

[2021-09-28 02:07:57,244]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-09-28 16:47:24,140]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-28 16:47:24,141]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:24,141]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:24,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36614144 bytes

[2021-09-28 16:47:24,519]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-28 16:47:24,519]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:30,358]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 46145536 bytes

[2021-09-28 16:47:30,359]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-09-28 17:26:25,014]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-09-28 17:26:25,014]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:25,014]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:25,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36675584 bytes

[2021-09-28 17:26:25,389]mapper_test.py:156:[INFO]: area: 3741 level: 12
[2021-09-28 17:26:25,389]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:31,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 91029504 bytes

[2021-09-28 17:26:31,262]mapper_test.py:220:[INFO]: area: 4942 level: 12
[2021-10-09 10:41:09,966]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-09 10:41:09,967]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:09,967]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:10,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36704256 bytes

[2021-10-09 10:41:10,338]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-09 10:41:10,338]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:12,914]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6885
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 25591808 bytes

[2021-10-09 10:41:12,915]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-09 11:23:45,082]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-09 11:23:45,082]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:45,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:45,433]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36618240 bytes

[2021-10-09 11:23:45,457]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-09 11:23:45,457]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:47,962]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6886
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 30027776 bytes

[2021-10-09 11:23:47,963]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-09 16:31:33,013]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-09 16:31:33,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:33,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:33,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36569088 bytes

[2021-10-09 16:31:33,451]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-09 16:31:33,451]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:35,789]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 26800128 bytes

[2021-10-09 16:31:35,790]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-09 16:48:41,513]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-09 16:48:41,514]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:41,514]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:41,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36900864 bytes

[2021-10-09 16:48:41,887]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-09 16:48:41,887]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:44,151]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 26980352 bytes

[2021-10-09 16:48:44,151]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-12 10:57:33,016]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-12 10:57:33,017]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:33,017]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:33,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36642816 bytes

[2021-10-12 10:57:33,417]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-12 10:57:33,417]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:39,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6885
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 37838848 bytes

[2021-10-12 10:57:39,640]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-12 11:17:54,463]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-12 11:17:54,463]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:54,463]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:54,828]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36741120 bytes

[2021-10-12 11:17:54,853]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-12 11:17:54,853]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:17:57,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6885
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 25137152 bytes

[2021-10-12 11:17:57,573]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-12 13:33:00,830]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-12 13:33:00,831]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:33:00,831]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:33:01,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36966400 bytes

[2021-10-12 13:33:01,268]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-12 13:33:01,268]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:33:07,533]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6885
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 38006784 bytes

[2021-10-12 13:33:07,533]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-12 15:03:40,986]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-12 15:03:40,987]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:40,987]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:41,395]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36634624 bytes

[2021-10-12 15:03:41,420]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-12 15:03:41,420]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:03:47,712]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6885
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 37982208 bytes

[2021-10-12 15:03:47,713]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-12 18:48:32,856]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-12 18:48:32,856]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:32,857]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:33,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36610048 bytes

[2021-10-12 18:48:33,251]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-12 18:48:33,251]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:39,749]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6885
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 30986240 bytes

[2021-10-12 18:48:39,750]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-18 11:42:01,368]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-18 11:42:01,369]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:42:01,369]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:42:01,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.03 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36585472 bytes

[2021-10-18 11:42:01,812]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-18 11:42:01,812]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:42:08,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6885
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 31109120 bytes

[2021-10-18 11:42:08,341]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-18 12:03:48,058]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-18 12:03:48,058]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:48,058]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:48,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36839424 bytes

[2021-10-18 12:03:48,450]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-18 12:03:48,450]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:49,005]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 17129472 bytes

[2021-10-18 12:03:49,006]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-19 14:11:45,282]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-19 14:11:45,282]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:45,283]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:45,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36687872 bytes

[2021-10-19 14:11:45,669]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-19 14:11:45,670]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:46,205]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 17043456 bytes

[2021-10-19 14:11:46,205]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-22 13:32:54,525]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-22 13:32:54,525]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:54,526]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:54,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36560896 bytes

[2021-10-22 13:32:54,910]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-22 13:32:54,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:32:57,117]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 20090880 bytes

[2021-10-22 13:32:57,118]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-22 13:53:47,602]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-22 13:53:47,602]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:47,602]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:47,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36691968 bytes

[2021-10-22 13:53:47,986]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-22 13:53:47,986]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:50,185]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 19951616 bytes

[2021-10-22 13:53:50,186]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-22 14:02:06,004]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-22 14:02:06,005]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:06,005]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:06,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36716544 bytes

[2021-10-22 14:02:06,404]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-22 14:02:06,405]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:06,944]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 17063936 bytes

[2021-10-22 14:02:06,945]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-22 14:05:27,022]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-22 14:05:27,023]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:27,023]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:27,383]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36749312 bytes

[2021-10-22 14:05:27,408]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-22 14:05:27,408]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:27,951]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 17092608 bytes

[2021-10-22 14:05:27,952]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-23 13:31:42,291]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-23 13:31:42,292]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:42,292]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:42,656]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36524032 bytes

[2021-10-23 13:31:42,679]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-23 13:31:42,679]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:31:48,844]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :7497
score:100
	Report mapping result:
		klut_size()     :7930
		klut.num_gates():7477
		max delay       :13
		max area        :7497
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2059
		LUT fanins:3	 numbers :2143
		LUT fanins:4	 numbers :3275
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 30973952 bytes

[2021-10-23 13:31:48,845]mapper_test.py:224:[INFO]: area: 7477 level: 13
[2021-10-24 17:43:13,791]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-24 17:43:13,791]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:43:13,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:43:14,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36802560 bytes

[2021-10-24 17:43:14,175]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-24 17:43:14,175]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:43:20,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:13
area :7497
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 31145984 bytes

[2021-10-24 17:43:20,633]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-24 18:03:40,905]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-24 18:03:40,905]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:40,906]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:41,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36827136 bytes

[2021-10-24 18:03:41,290]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-24 18:03:41,290]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:03:47,682]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
	current map manager:
		current min nodes:10039
		current min depth:23
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :4948
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :6885
score:100
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 30961664 bytes

[2021-10-24 18:03:47,683]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-26 10:25:17,802]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-26 10:25:17,803]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:17,803]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:18,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 37195776 bytes

[2021-10-26 10:25:18,193]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-26 10:25:18,193]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:18,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	current map manager:
		current min nodes:10039
		current min depth:29
	Report mapping result:
		klut_size()     :5405
		klut.num_gates():4952
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :1692
		LUT fanins:4	 numbers :3161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 16990208 bytes

[2021-10-26 10:25:18,905]mapper_test.py:224:[INFO]: area: 4952 level: 12
[2021-10-26 11:01:23,265]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-26 11:01:23,265]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:23,265]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:23,627]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36761600 bytes

[2021-10-26 11:01:23,651]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-26 11:01:23,651]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:30,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :5405
		klut.num_gates():4952
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :1692
		LUT fanins:4	 numbers :3161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 30777344 bytes

[2021-10-26 11:01:30,556]mapper_test.py:224:[INFO]: area: 4952 level: 12
[2021-10-26 11:22:21,451]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-26 11:22:21,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:21,451]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:21,866]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36696064 bytes

[2021-10-26 11:22:21,891]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-26 11:22:21,891]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:28,211]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7302
		klut.num_gates():6849
		max delay       :13
		max area        :7497
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :330
		LUT fanins:3	 numbers :2692
		LUT fanins:4	 numbers :3827
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 30760960 bytes

[2021-10-26 11:22:28,211]mapper_test.py:224:[INFO]: area: 6849 level: 13
[2021-10-26 12:20:26,250]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-26 12:20:26,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:26,251]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:26,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36790272 bytes

[2021-10-26 12:20:26,638]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-26 12:20:26,638]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:33,045]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :5395
		klut.num_gates():4942
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1204
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 30900224 bytes

[2021-10-26 12:20:33,045]mapper_test.py:224:[INFO]: area: 4942 level: 12
[2021-10-26 14:12:49,203]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-26 14:12:49,203]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:49,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:49,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36634624 bytes

[2021-10-26 14:12:49,642]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-26 14:12:49,642]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:50,247]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :5405
		klut.num_gates():4952
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :1692
		LUT fanins:4	 numbers :3161
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 17006592 bytes

[2021-10-26 14:12:50,248]mapper_test.py:224:[INFO]: area: 4952 level: 12
[2021-10-29 16:09:54,187]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-10-29 16:09:54,188]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:54,188]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:54,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36745216 bytes

[2021-10-29 16:09:54,577]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-10-29 16:09:54,577]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:55,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7277
		klut.num_gates():6824
		max delay       :13
		max area        :6821
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :167
		LUT fanins:3	 numbers :2853
		LUT fanins:4	 numbers :3804
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
Peak memory: 17313792 bytes

[2021-10-29 16:09:55,195]mapper_test.py:224:[INFO]: area: 6824 level: 13
[2021-11-03 09:51:30,487]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-03 09:51:30,487]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:30,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:30,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36524032 bytes

[2021-11-03 09:51:30,878]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-03 09:51:30,878]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:32,069]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7277
		klut.num_gates():6824
		max delay       :12
		max area        :4948
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :167
		LUT fanins:3	 numbers :2853
		LUT fanins:4	 numbers :3804
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig_output.v
	Peak memory: 19365888 bytes

[2021-11-03 09:51:32,070]mapper_test.py:226:[INFO]: area: 6824 level: 12
[2021-11-03 10:03:38,558]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-03 10:03:38,559]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:38,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:38,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36810752 bytes

[2021-11-03 10:03:38,950]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-03 10:03:38,950]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:40,197]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7604
		klut.num_gates():7151
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :183
		LUT fanins:3	 numbers :2640
		LUT fanins:4	 numbers :4328
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig_output.v
	Peak memory: 19398656 bytes

[2021-11-03 10:03:40,198]mapper_test.py:226:[INFO]: area: 7151 level: 12
[2021-11-03 13:43:38,012]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-03 13:43:38,013]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:38,013]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:38,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36814848 bytes

[2021-11-03 13:43:38,402]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-03 13:43:38,402]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:39,651]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7604
		klut.num_gates():7151
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :183
		LUT fanins:3	 numbers :2640
		LUT fanins:4	 numbers :4328
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig_output.v
	Peak memory: 19197952 bytes

[2021-11-03 13:43:39,652]mapper_test.py:226:[INFO]: area: 7151 level: 12
[2021-11-03 13:49:53,839]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-03 13:49:53,840]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:53,840]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:54,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36798464 bytes

[2021-11-03 13:49:54,231]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-03 13:49:54,232]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:55,483]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :7604
		klut.num_gates():7151
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :183
		LUT fanins:3	 numbers :2640
		LUT fanins:4	 numbers :4328
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig_output.v
	Peak memory: 19312640 bytes

[2021-11-03 13:49:55,484]mapper_test.py:226:[INFO]: area: 7151 level: 12
[2021-11-04 15:56:47,682]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-04 15:56:47,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:47,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:48,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.20 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36749312 bytes

[2021-11-04 15:56:48,128]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-04 15:56:48,129]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:49,431]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
	Report mapping result:
		klut_size()     :5564
		klut.num_gates():5111
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :110
		LUT fanins:3	 numbers :1736
		LUT fanins:4	 numbers :3265
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig_output.v
	Peak memory: 18952192 bytes

[2021-11-04 15:56:49,432]mapper_test.py:226:[INFO]: area: 5111 level: 12
[2021-11-16 12:27:57,679]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-16 12:27:57,680]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:57,680]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:58,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36556800 bytes

[2021-11-16 12:27:58,074]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-16 12:27:58,074]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:58,734]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.220643 secs
	Report mapping result:
		klut_size()     :5564
		klut.num_gates():5111
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :110
		LUT fanins:3	 numbers :1736
		LUT fanins:4	 numbers :3265
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 16908288 bytes

[2021-11-16 12:27:58,735]mapper_test.py:228:[INFO]: area: 5111 level: 12
[2021-11-16 14:16:54,218]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-16 14:16:54,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:54,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:54,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36765696 bytes

[2021-11-16 14:16:54,613]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-16 14:16:54,614]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:55,283]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.226601 secs
	Report mapping result:
		klut_size()     :5564
		klut.num_gates():5111
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :110
		LUT fanins:3	 numbers :1736
		LUT fanins:4	 numbers :3265
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 17002496 bytes

[2021-11-16 14:16:55,284]mapper_test.py:228:[INFO]: area: 5111 level: 12
[2021-11-16 14:23:14,285]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-16 14:23:14,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:14,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:14,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.04 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36700160 bytes

[2021-11-16 14:23:14,744]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-16 14:23:14,745]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:15,412]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.223008 secs
	Report mapping result:
		klut_size()     :5564
		klut.num_gates():5111
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :110
		LUT fanins:3	 numbers :1736
		LUT fanins:4	 numbers :3265
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 17121280 bytes

[2021-11-16 14:23:15,413]mapper_test.py:228:[INFO]: area: 5111 level: 12
[2021-11-17 16:35:54,420]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-17 16:35:54,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:54,421]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:54,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36667392 bytes

[2021-11-17 16:35:54,822]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-17 16:35:54,822]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:55,526]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.218904 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 17461248 bytes

[2021-11-17 16:35:55,526]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-18 10:18:26,185]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-18 10:18:26,186]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:26,186]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:26,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36782080 bytes

[2021-11-18 10:18:26,574]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-18 10:18:26,575]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:27,382]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.365429 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4943
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 19312640 bytes

[2021-11-18 10:18:27,383]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-23 16:11:16,799]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-23 16:11:16,800]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:16,800]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:17,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36962304 bytes

[2021-11-23 16:11:17,198]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-23 16:11:17,198]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:18,009]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.371755 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4943
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 19243008 bytes

[2021-11-23 16:11:18,010]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-23 16:42:14,960]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-23 16:42:14,961]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:14,961]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:15,334]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36466688 bytes

[2021-11-23 16:42:15,360]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-23 16:42:15,361]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:16,172]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.371963 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4943
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 19243008 bytes

[2021-11-23 16:42:16,173]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-24 11:38:40,069]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-24 11:38:40,069]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:40,070]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:40,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36798464 bytes

[2021-11-24 11:38:40,465]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-24 11:38:40,465]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:40,908]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.009448 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 17162240 bytes

[2021-11-24 11:38:40,908]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-24 12:01:54,438]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-24 12:01:54,438]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:54,439]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:54,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36933632 bytes

[2021-11-24 12:01:54,833]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-24 12:01:54,833]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:55,278]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.009324 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 17190912 bytes

[2021-11-24 12:01:55,279]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-24 12:05:34,360]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-24 12:05:34,360]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:34,361]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:34,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.20 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36802560 bytes

[2021-11-24 12:05:34,805]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-24 12:05:34,805]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:35,458]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.219629 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 17489920 bytes

[2021-11-24 12:05:35,458]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-24 12:11:15,659]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-24 12:11:15,660]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:15,660]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:16,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36790272 bytes

[2021-11-24 12:11:16,050]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-24 12:11:16,050]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:16,535]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
[i] total time =  0.07 secs
Mapping time: 0.06731 secs
	Report mapping result:
		klut_size()     :4027
		klut.num_gates():3574
		max delay       :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :326
		LUT fanins:3	 numbers :483
		LUT fanins:4	 numbers :2765
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 38756352 bytes

[2021-11-24 12:11:16,535]mapper_test.py:228:[INFO]: area: 3574 level: 19
[2021-11-24 12:57:32,893]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-24 12:57:32,893]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:32,893]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:33,257]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36892672 bytes

[2021-11-24 12:57:33,284]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-24 12:57:33,285]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:33,933]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.219563 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 17305600 bytes

[2021-11-24 12:57:33,933]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-24 13:08:35,993]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-24 13:08:35,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:35,994]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:36,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.02 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.02 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36487168 bytes

[2021-11-24 13:08:36,386]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-24 13:08:36,386]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:43,025]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.21984 secs
Mapping time: 0.288477 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 30072832 bytes

[2021-11-24 13:08:43,025]mapper_test.py:228:[INFO]: area: 4943 level: 12
[2021-11-24 13:31:41,011]mapper_test.py:79:[INFO]: run case "b15_1_comb"
[2021-11-24 13:31:41,011]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:41,012]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:41,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    9587.  Ch =     0.  Total mem =    1.44 MB. Peak cut mem =    0.25 MB.
P:  Del =   12.00.  Ar =    4925.0.  Edge =    15938.  Cut =    63598.  T =     0.04 sec
P:  Del =   12.00.  Ar =    4143.0.  Edge =    15241.  Cut =    61093.  T =     0.03 sec
P:  Del =   12.00.  Ar =    3878.0.  Edge =    14122.  Cut =    62199.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3840.0.  Edge =    14036.  Cut =    62199.  T =     0.01 sec
F:  Del =   12.00.  Ar =    3792.0.  Edge =    13976.  Cut =    51241.  T =     0.02 sec
E:  Del =   12.00.  Ar =    3782.0.  Edge =    13950.  Cut =    51241.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3753.0.  Edge =    13326.  Cut =    51028.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3745.0.  Edge =    13311.  Cut =    51028.  T =     0.01 sec
A:  Del =   12.00.  Ar =    3742.0.  Edge =    13301.  Cut =    50589.  T =     0.03 sec
E:  Del =   12.00.  Ar =    3741.0.  Edge =    13300.  Cut =    50589.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      823     21.99 %
Or           =        0      0.00 %
Other        =     2918     77.96 %
TOTAL        =     3743    100.00 %
Level =    0.  COs =    2.     0.5 %
Level =    1.  COs =    2.     1.0 %
Level =    2.  COs =   14.     4.3 %
Level =    3.  COs =    4.     5.3 %
Level =    4.  COs =    4.     6.2 %
Level =    5.  COs =    6.     7.7 %
Level =    6.  COs =    5.     8.9 %
Level =    7.  COs =   19.    13.4 %
Level =    8.  COs =   19.    17.9 %
Level =    9.  COs =   61.    32.5 %
Level =   10.  COs =   68.    48.8 %
Level =   11.  COs =   55.    62.0 %
Level =   12.  COs =  159.   100.0 %
Peak memory: 36814848 bytes

[2021-11-24 13:31:41,450]mapper_test.py:160:[INFO]: area: 3741 level: 12
[2021-11-24 13:31:41,450]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:47,584]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.opt.aig
Mapping time: 0.00935 secs
Mapping time: 0.012857 secs
	Report mapping result:
		klut_size()     :5396
		klut.num_gates():4943
		max delay       :12
		max area        :4949
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1205
		LUT fanins:3	 numbers :1358
		LUT fanins:4	 numbers :2380
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b15_1_comb/b15_1_comb.ifpga.v
	Peak memory: 30175232 bytes

[2021-11-24 13:31:47,584]mapper_test.py:228:[INFO]: area: 4943 level: 12
