parent	,	V_14
TWI_IRQEN_ANACK	,	V_21
twi_addr_ctrl1	,	V_37
spin_lock_init	,	F_22
STATE_ERROR	,	V_23
"%s(): TX IRQ enabled\n"	,	L_10
"%s(): msg %d OK\n"	,	L_18
dev_info	,	F_26
FIFO_RESET	,	V_40
bus_num	,	V_73
netup_i2c_fifo_tx	,	F_10
dev	,	V_13
len	,	V_46
tmp	,	V_4
init_waitqueue_head	,	F_23
"%s(): twi_ctrl0_state 0x%x\n"	,	L_1
lock	,	V_8
i2c_set_adapdata	,	F_24
state	,	V_18
trans_done	,	V_62
i2c_get_adapdata	,	F_16
"%s(): TWI_IRQEN_DNACK\n"	,	L_4
msgs	,	V_59
tx_fifo	,	V_32
"%s(): invalid bus number %d\n"	,	L_26
netup_i2c_interrupt	,	F_1
stat_ctrl	,	V_28
TWI_IRQ_TX	,	V_31
"%s(): write 0x%02x\n"	,	L_9
EIO	,	V_66
wait_event_timeout	,	F_17
"%s()\n"	,	L_8
"%s(): read 0x%02x\n"	,	L_12
IRQ_HANDLED	,	V_7
i2c_adapter	,	V_57
TWI_SOFT_RESET	,	V_36
__func__	,	V_15
netup_i2c_xfer	,	F_15
clkdiv	,	V_39
i2c_msg	,	V_58
"%s(): wait timeout\n"	,	L_21
IRQ_NONE	,	V_34
"%s(): error state\n"	,	L_19
flags	,	V_5
I2C_FUNC_I2C	,	V_69
netup_i2c_fifo_rx	,	F_12
fifo_space	,	V_42
u16	,	T_2
netup_i2c	,	V_1
TWI_IRQ_DNACK	,	V_25
"%s(): length %d twi_addr_ctrl1 0x%x twi_ctrl0_stat 0x%x\n"	,	L_14
data8	,	V_49
TWI_IRQEN_COMPL	,	V_16
"%s() num %d\n"	,	L_17
"%s(): failed to add I2C adapter\n"	,	L_24
u8	,	T_3
NETUP_I2C_TIMEOUT	,	V_65
netup_i2c_register	,	F_29
bmmio0	,	V_78
i	,	V_61
regs	,	V_9
EINVAL	,	V_64
TWI_IRQEN	,	V_11
buf	,	V_48
netup_i2c_regs	,	V_76
"%s(): TWI_IRQEN_ANACK\n"	,	L_3
netup_unidvb_dev	,	V_71
i2c_add_adapter	,	F_25
msg_length	,	V_44
msg	,	V_45
"%s(): i2c-&gt;state == %d, resetting I2C\n"	,	L_16
data	,	V_41
FIFO_SIZE	,	V_43
STATE_DONE	,	V_19
num	,	V_60
netup_i2c_func	,	F_19
__iomem	,	V_77
wake_up	,	F_8
dev_dbg	,	F_5
"%s(): invalid state %d\n"	,	L_20
twi_ctrl0_stat	,	V_10
"%s(): want read\n"	,	L_5
"%s(): result %d\n"	,	L_22
rx_fifo	,	V_27
reg	,	V_3
u32	,	T_4
netup_i2c_unregister	,	F_30
i2c	,	V_2
"%s(): registered I2C bus %d at 0x%x\n"	,	L_25
STATE_WAIT	,	V_56
ret	,	V_74
fifo_size	,	V_50
res	,	V_63
NETUP_I2C_BUS1_ADDR	,	V_80
rdflag	,	V_52
"%s(): invalid bus_num %d\n"	,	L_23
iret	,	V_6
TWI_IRQ_ANACK	,	V_22
"%s(): not mine interrupt\n"	,	L_7
netup_i2c_reset	,	F_9
done	,	V_67
spin_unlock_irqrestore	,	F_7
ETIMEDOUT	,	V_68
pci_dev	,	V_75
"%s(): TWI_IRQEN_COMPL\n"	,	L_2
spin_lock_irqsave	,	F_2
irq_ok	,	V_20
TWI_TRANSFER	,	V_54
"%s(): RX fifo size %d\n"	,	L_11
"%s(): RX IRQ enabled\n"	,	L_13
STATE_WANT_READ	,	V_30
adap	,	V_12
STATE_WANT_WRITE	,	V_33
FIFO_IRQEN	,	V_29
netup_i2c_init	,	F_20
xmit_size	,	V_47
I2C_M_RD	,	V_51
netup_i2c_adapter	,	V_81
"%s(): want write\n"	,	L_6
"netup_i2c_remove: unregistered I2C bus %d\n"	,	L_27
TWI_IRQ_COMPL	,	V_17
TWI_CLKDIV	,	V_38
dev_err	,	F_21
msecs_to_jiffies	,	F_18
readw	,	F_3
ndev	,	V_72
TWI_IRQEN_DNACK	,	V_24
wq	,	V_35
addr	,	V_55
netup_i2c_start_xfer	,	F_14
i2c_del_adapter	,	F_28
irqreturn_t	,	T_1
length	,	V_53
dev_warn	,	F_6
TWI_IRQ_RX	,	V_26
writeb	,	F_11
writew	,	F_4
netup_i2c_remove	,	F_27
NETUP_I2C_BUS0_ADDR	,	V_79
readb	,	F_13
I2C_FUNC_SMBUS_EMUL	,	V_70
"%s(): num == %d\n"	,	L_15
