#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun 16 21:04:20 2020
# Process ID: 7278
# Current directory: /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware
# Command line: vivado
# Log file: /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vivado.log
# Journal file: /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vivado.jou
#-----------------------------------------------------------
start_gui
xterm: /ssd/conda/lib/./libuuid.so.1: no version information available (required by /usr/lib/x86_64-linux-gnu/libSM.so.6)
open_project /home/akos/FPGA/oc_filter/oc_filter.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum.gen.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_ExampleBatch.gen.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_Mantle.gen.vhd'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/Sum_Nucleus.gen.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ssd/tools/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 6407.355 ; gain = 35.934 ; free physical = 225 ; free virtual = 9449
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SimTop_tc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj SimTop_tc_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter_ExampleBatch.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter_ExampleBatch'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter_Mantle.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter_Mantle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/vhdmmio_pkg.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/mmio_pkg.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter_Nucleus.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter_Nucleus'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SequenceStream'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/mmio.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mmio'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SimTop_tc.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SimTop_tc'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
xelab -wto 7601eda671d545b4b7e44d4c0c89f302 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SimTop_tc_behav xil_defaultlib.SimTop_tc -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /ssd/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 7601eda671d545b4b7e44d4c0c89f302 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SimTop_tc_behav xil_defaultlib.SimTop_tc -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.utilint_pkg
Compiling package xil_defaultlib.interconnect_pkg
Compiling package ieee.math_real
Compiling package xil_defaultlib.utilstr_pkg
Compiling package xil_defaultlib.utilconv_pkg
Compiling package xil_defaultlib.stream_pkg
Compiling package xil_defaultlib.utilmem64_pkg
Compiling package xil_defaultlib.utilmisc_pkg
Compiling package xil_defaultlib.arrayconfigparse_pkg
Compiling package xil_defaultlib.arrayconfig_pkg
Compiling package xil_defaultlib.array_pkg
Compiling package xil_defaultlib.vhdmmio_pkg
Compiling package xil_defaultlib.mmio_pkg
Compiling package xil_defaultlib.sfilter_pkg
Compiling package xil_defaultlib.parallelpatterns_pkg
Compiling package xil_defaultlib.utilram_pkg
Compiling package xil_defaultlib.buffer_pkg
Compiling architecture behavioral of entity xil_defaultlib.BusReadSlaveMock [\BusReadSlaveMock(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.regex_match [\regex_match(bpc=8)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=1)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=33)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=4,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.FilterStream [\FilterStream(index_width=32,min...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_outputs=2)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamElementCounter [\StreamElementCounter(in_count_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=3)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=16,depth_log2...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=3,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=10,data_...]
Compiling architecture behavioral of entity xil_defaultlib.SequenceStream [\SequenceStream(min_buffer_depth...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2)\]
Compiling architecture behavioral of entity xil_defaultlib.MapStream [\MapStream(in_count_width=2,leng...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=65)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSliceArray [\StreamSliceArray(data_width=65,...]
Compiling architecture behavioral of entity xil_defaultlib.MapStage [mapstage_default]
Compiling architecture behavioral of entity xil_defaultlib.StreamElementCounter [\StreamElementCounter(out_count_...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_outputs=3)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamAccumulator [\StreamAccumulator(data_width=64...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=1,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.SequenceStream [\SequenceStream(length_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.ReduceStream [\ReduceStream(data_width=64)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=64)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSliceArray [\StreamSliceArray(data_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.SumOp [\SumOp(data_width=64)\]
Compiling architecture behavioral of entity xil_defaultlib.ReduceStage [reducestage_default]
Compiling architecture implementation of entity xil_defaultlib.SFilter [sfilter_default]
Compiling architecture behavioral of entity xil_defaultlib.mmio [mmio_default]
Compiling architecture behavioral of entity xil_defaultlib.ArrayCmdCtrlMerger [\ArrayCmdCtrlMerger(num_addr=2)\]
Compiling architecture behavioral of entity xil_defaultlib.ArrayCmdCtrlMerger [arraycmdctrlmerger_default]
Compiling architecture implementation of entity xil_defaultlib.SFilter_Nucleus [sfilter_nucleus_default]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=193)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=513)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=72)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamArb [\StreamArb(num_inputs=2,index_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2,num_out...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadArbiterVec [\BusReadArbiterVec(bus_addr_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=35)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=521)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=34)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderUnlockCombine [\ArrayReaderUnlockCombine(cmd_ta...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListSyncDecoder [\ArrayReaderListSyncDecoder(leng...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamNormalizer [\StreamNormalizer(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListSync [\ArrayReaderListSync(element_wid...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=2)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=517,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=2,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=194)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=130)\]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=7)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=513,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=7,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=128,data...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadBuffer [\BusReadBuffer(bus_addr_width=64...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2,num_out...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=129)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=77)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=517)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=32,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearboxSerializer [\StreamGearboxSerializer(element...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=32,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=1)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=519,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=1,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=131)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=67)\]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=18)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=519)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=520)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListPrim [\ArrayReaderListPrim(bus_addr_wi...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderLevel [\ArrayReaderLevel(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderArb [\ArrayReaderArb(bus_addr_width=6...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReader [\ArrayReader(bus_addr_width=64,b...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=66)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=516,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=3,data_wi...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=12)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=516)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearboxSerializer [\StreamGearboxSerializer(element...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderLevel [\ArrayReaderLevel(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderArb [\ArrayReaderArb(bus_addr_width=6...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReader [\ArrayReader(bus_addr_width=64,b...]
Compiling architecture implementation of entity xil_defaultlib.SFilter_ExampleBatch [\SFilter_ExampleBatch(examplebat...]
Compiling architecture behavioral of entity xil_defaultlib.StreamArb [\StreamArb(num_inputs=2,index_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=4,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadArbiterVec [\BusReadArbiterVec(bus_addr_widt...]
Compiling architecture implementation of entity xil_defaultlib.SFilter_Mantle [\SFilter_Mantle(bus_burst_max_le...]
Compiling architecture behavorial of entity xil_defaultlib.simtop_tc
Built simulation snapshot SimTop_tc_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6541.625 ; gain = 0.000 ; free physical = 1083 ; free virtual = 9774
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SimTop_tc_behav -key {Behavioral:sim_1:Functional:SimTop_tc} -tclbatch {SimTop_tc.tcl} -view {/home/akos/FPGA/oc_filter/SimTop_tc_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config /home/akos/FPGA/oc_filter/SimTop_tc_behav.wcfg
source SimTop_tc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: Last index is 0 for list reader, you might be reading data out of bounds.
Time: 0 ps  Iteration: 0  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_ExampleBatch_inst/string_inst/arb_inst/a_inst/listprim_gen/list_inst/a_inst/resp_inst/offsets_buffer_cmd_stream_gen/line__409  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/comb_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/comb_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 1  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/comb_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 1  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/comb_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
Time: 10 ns  Iteration: 3  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/reg_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
Time: 10 ns  Iteration: 3  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/reg_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 6634.449 ; gain = 83.852 ; free physical = 1050 ; free virtual = 9746
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SimTop_tc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 6634.449 ; gain = 92.824 ; free physical = 1050 ; free virtual = 9746
run 1 us
Return register 0: 0xFFFFFFF8
Return register 1: 0xFFFFFFFF
Note: Stimuli done.
Time: 1670 ns  Iteration: 1  Process: /SimTop_tc/stimuli_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SimTop_tc.gen.vhd
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 6648.926 ; gain = 6.695 ; free physical = 440 ; free virtual = 8566
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SimTop_tc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj SimTop_tc_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/mmio_pkg.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/SFilter_Nucleus.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SFilter_Nucleus'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/akos/repos/work/fletcher-oc-accel/fletcher/examples/filter/hardware/vhdl/mmio.gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mmio'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/akos/FPGA/oc_filter/oc_filter.sim/sim_1/behav/xsim'
xelab -wto 7601eda671d545b4b7e44d4c0c89f302 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SimTop_tc_behav xil_defaultlib.SimTop_tc -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /ssd/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 7601eda671d545b4b7e44d4c0c89f302 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot SimTop_tc_behav xil_defaultlib.SimTop_tc -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xil_defaultlib.utilint_pkg
Compiling package xil_defaultlib.interconnect_pkg
Compiling package ieee.math_real
Compiling package xil_defaultlib.utilstr_pkg
Compiling package xil_defaultlib.utilconv_pkg
Compiling package xil_defaultlib.stream_pkg
Compiling package xil_defaultlib.utilmem64_pkg
Compiling package xil_defaultlib.utilmisc_pkg
Compiling package xil_defaultlib.arrayconfigparse_pkg
Compiling package xil_defaultlib.arrayconfig_pkg
Compiling package xil_defaultlib.array_pkg
Compiling package xil_defaultlib.vhdmmio_pkg
Compiling package xil_defaultlib.mmio_pkg
Compiling package xil_defaultlib.sfilter_pkg
Compiling package xil_defaultlib.parallelpatterns_pkg
Compiling package xil_defaultlib.utilram_pkg
Compiling package xil_defaultlib.buffer_pkg
Compiling architecture behavioral of entity xil_defaultlib.BusReadSlaveMock [\BusReadSlaveMock(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.regex_match [\regex_match(bpc=8)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=1)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=33)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=4,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.FilterStream [\FilterStream(index_width=32,min...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_outputs=2)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamElementCounter [\StreamElementCounter(in_count_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=16)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=3)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=16,depth_log2...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=3,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=10,data_...]
Compiling architecture behavioral of entity xil_defaultlib.SequenceStream [\SequenceStream(min_buffer_depth...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2)\]
Compiling architecture behavioral of entity xil_defaultlib.MapStream [\MapStream(in_count_width=2,leng...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=65)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSliceArray [\StreamSliceArray(data_width=65,...]
Compiling architecture behavioral of entity xil_defaultlib.MapStage [mapstage_default]
Compiling architecture behavioral of entity xil_defaultlib.StreamElementCounter [\StreamElementCounter(out_count_...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_outputs=3)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamAccumulator [\StreamAccumulator(data_width=64...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=8)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=1,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.SequenceStream [\SequenceStream(length_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.ReduceStream [\ReduceStream(data_width=64)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=64)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamSliceArray [\StreamSliceArray(data_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.SumOp [\SumOp(data_width=64)\]
Compiling architecture behavioral of entity xil_defaultlib.ReduceStage [reducestage_default]
Compiling architecture implementation of entity xil_defaultlib.SFilter [sfilter_default]
Compiling architecture behavioral of entity xil_defaultlib.mmio [mmio_default]
Compiling architecture behavioral of entity xil_defaultlib.ArrayCmdCtrlMerger [\ArrayCmdCtrlMerger(num_addr=2)\]
Compiling architecture behavioral of entity xil_defaultlib.ArrayCmdCtrlMerger [arraycmdctrlmerger_default]
Compiling architecture implementation of entity xil_defaultlib.SFilter_Nucleus [sfilter_nucleus_default]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=193)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=513)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=72)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamArb [\StreamArb(num_inputs=2,index_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2,num_out...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadArbiterVec [\BusReadArbiterVec(bus_addr_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=35)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=521)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=34)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderUnlockCombine [\ArrayReaderUnlockCombine(cmd_ta...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=32)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListSyncDecoder [\ArrayReaderListSyncDecoder(leng...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamNormalizer [\StreamNormalizer(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListSync [\ArrayReaderListSync(element_wid...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=2)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=517,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=2,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=194)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=130)\]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=7)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=513,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=7,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=128,data...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadBuffer [\BusReadBuffer(bus_addr_width=64...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSync [\StreamSync(num_inputs=2,num_out...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=129)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=77)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=517)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=32,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=2)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearboxSerializer [\StreamGearboxSerializer(element...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=32,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=0,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFOCounter [\StreamFIFOCounter(depth_log2=1)...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=519,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=1,data_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=131)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=67)\]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=18)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=519)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=8,i...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=520)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderListPrim [\ArrayReaderListPrim(bus_addr_wi...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderLevel [\ArrayReaderLevel(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderArb [\ArrayReaderArb(bus_addr_width=6...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReader [\ArrayReader(bus_addr_width=64,b...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=66)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.UtilRam1R1W [\UtilRam1R1W(width=516,depth_log...]
Compiling architecture behavioral of entity xil_defaultlib.StreamFIFO [\StreamFIFO(depth_log2=3,data_wi...]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderCmdGenBusReq [\BufferReaderCmdGenBusReq(bus_ad...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderCmd [\BufferReaderCmd(bus_addr_width=...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=12)\]
Compiling architecture rtl of entity xil_defaultlib.BufferReaderRespCtrl [\BufferReaderRespCtrl(index_widt...]
Compiling architecture behavioral of entity xil_defaultlib.StreamSlice [\StreamSlice(data_width=516)\]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=2,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderResp [\BufferReaderResp(bus_data_width...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearboxSerializer [\StreamGearboxSerializer(element...]
Compiling architecture behavioral of entity xil_defaultlib.StreamGearbox [\StreamGearbox(element_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReaderPost [\BufferReaderPost(element_width=...]
Compiling architecture behavioral of entity xil_defaultlib.BufferReader [\BufferReader(bus_addr_width=64,...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderLevel [\ArrayReaderLevel(bus_addr_width...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReaderArb [\ArrayReaderArb(bus_addr_width=6...]
Compiling architecture behavioral of entity xil_defaultlib.ArrayReader [\ArrayReader(bus_addr_width=64,b...]
Compiling architecture implementation of entity xil_defaultlib.SFilter_ExampleBatch [\SFilter_ExampleBatch(examplebat...]
Compiling architecture behavioral of entity xil_defaultlib.StreamArb [\StreamArb(num_inputs=2,index_wi...]
Compiling architecture behavioral of entity xil_defaultlib.StreamBuffer [\StreamBuffer(min_depth=4,data_w...]
Compiling architecture behavioral of entity xil_defaultlib.BusReadArbiterVec [\BusReadArbiterVec(bus_addr_widt...]
Compiling architecture implementation of entity xil_defaultlib.SFilter_Mantle [\SFilter_Mantle(bus_burst_max_le...]
Compiling architecture behavorial of entity xil_defaultlib.simtop_tc
Built simulation snapshot SimTop_tc_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6648.926 ; gain = 0.000 ; free physical = 549 ; free virtual = 8677
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6648.926 ; gain = 0.000 ; free physical = 549 ; free virtual = 8677
Vivado Simulator 2019.1
Time resolution is 1 ps
Warning: Last index is 0 for list reader, you might be reading data out of bounds.
Time: 0 ps  Iteration: 0  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_ExampleBatch_inst/string_inst/arb_inst/a_inst/listprim_gen/list_inst/a_inst/resp_inst/offsets_buffer_cmd_stream_gen/line__409  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/buffers/BufferReaderResp.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/comb_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/comb_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 1  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/comb_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 1  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/comb_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
Time: 10 ns  Iteration: 3  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/map_stage/map_cntrl/sequencer/reg_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
Time: 10 ns  Iteration: 3  Process: /SimTop_tc/SFilter_Mantle_inst/SFilter_Nucleus_inst/SFilter_inst/reduce_stage/reduce_cntrl/sequencer/reg_proc  File: /home/akos/repos/work/fletcher-oc-accel/fletcher/hardware/parallel_patterns/SequenceStream.vhd
relaunch_sim: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 6667.934 ; gain = 25.703 ; free physical = 511 ; free virtual = 8653
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6667.934 ; gain = 0.000 ; free physical = 289 ; free virtual = 7515
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 17 02:11:06 2020...
