INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_sha256_top glbl -prj sha256.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sha256 -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sha256_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module sha256_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_final
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256_seg_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_seg_buf_ram
INFO: [VRFC 10-311] analyzing module sha256_seg_buf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256_sha256ctx_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_sha256ctx_bkb_ram
INFO: [VRFC 10-311] analyzing module sha256_sha256ctx_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256_transform.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_transform
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256_transform_k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_transform_k_rom
INFO: [VRFC 10-311] analyzing module sha256_transform_k
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256_transform_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_transform_m_ram
INFO: [VRFC 10-311] analyzing module sha256_transform_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/VLSINew/SHA/solution1/sim/verilog/sha256_update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sha256_update
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sha256_AXILiteS_s_axi_ram(DEPTH=...
Compiling module xil_defaultlib.sha256_AXILiteS_s_axi_ram(DEPTH=...
Compiling module xil_defaultlib.sha256_AXILiteS_s_axi
Compiling module xil_defaultlib.sha256_seg_buf_ram
Compiling module xil_defaultlib.sha256_seg_buf(DataWidth=8,Addre...
Compiling module xil_defaultlib.sha256_sha256ctx_bkb_ram
Compiling module xil_defaultlib.sha256_sha256ctx_bkb(DataWidth=8...
Compiling module xil_defaultlib.sha256_transform_k_rom
Compiling module xil_defaultlib.sha256_transform_k(DataWidth=32,...
Compiling module xil_defaultlib.sha256_transform_m_ram
Compiling module xil_defaultlib.sha256_transform_m(DataWidth=32,...
Compiling module xil_defaultlib.sha256_transform
Compiling module xil_defaultlib.sha256_final
Compiling module xil_defaultlib.sha256_update
Compiling module xil_defaultlib.sha256
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_sha256_top
Compiling module work.glbl
Built simulation snapshot sha256
