--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce
/home/scratch/vhdl/uGMT/dev/ipbus_lut_test/mp7_690es/smartxplorer_results/run1/top.ncd
/home/scratch/vhdl/uGMT/dev/ipbus_lut_test/mp7_690es/smartxplorer_results/run1/top.pcf
-xml
/home/scratch/vhdl/uGMT/dev/ipbus_lut_test/mp7_690es/smartxplorer_results/run1/top.twx
-v 3 -s 2 -n 3 -fastpaths -o
/home/scratch/vhdl/uGMT/dev/ipbus_lut_test/mp7_690es/smartxplorer_results/run1/top.twr

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7vx690t,ffg1927,C,-2 (PRODUCTION 1.09 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk40_in = PERIOD TIMEGRP "clk40_in" 25 ns HIGH 50% 
PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk40_in = PERIOD TIMEGRP "clk40_in" 25 ns HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ttc/clocks/mmcm/CLKOUT5
  Logical resource: ttc/clocks/mmcm/CLKOUT5
  Location pin: MMCME2_ADV_X1Y9.CLKOUT5
  Clock network: ttc/clocks/clk240_u
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: ttc/clocks/mmcm/CLKIN1
  Logical resource: ttc/clocks/mmcm/CLKIN1
  Location pin: MMCME2_ADV_X1Y9.CLKIN1
  Clock network: ttc/clocks/clk40_bp
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: ttc/clocks/mmcm/CLKIN1
  Logical resource: ttc/clocks/mmcm/CLKIN1
  Location pin: MMCME2_ADV_X1Y9.CLKIN1
  Clock network: ttc/clocks/clk40_bp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eth_clk = PERIOD TIMEGRP "eth_clk" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2862 paths analyzed, 712 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (SLICE_X209Y467.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/clocks/rst_eth (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.802 - 0.668)
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/clocks/rst_eth to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y465.AQ    Tcko                  0.223   infra/rsti_eth
                                                       infra/clocks/rst_eth
    SLICE_X203Y469.A1    net (fanout=5)        2.172   infra/rsti_eth
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X209Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X209Y467.CLK   Tsrck                 0.304   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (0.570ns logic, 2.896ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.802 - 0.848)
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y467.AQ    Tcko                  0.259   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X203Y469.A2    net (fanout=10)       0.545   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X209Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X209Y467.CLK   Tsrck                 0.304   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.606ns logic, 1.269ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X209Y467.AQ    Tcko                  0.223   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X203Y469.A5    net (fanout=11)       0.463   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X209Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X209Y467.CLK   Tsrck                 0.304   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.570ns logic, 1.187ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3 (SLICE_X209Y467.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/clocks/rst_eth (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.802 - 0.668)
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/clocks/rst_eth to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y465.AQ    Tcko                  0.223   infra/rsti_eth
                                                       infra/clocks/rst_eth
    SLICE_X203Y469.A1    net (fanout=5)        2.172   infra/rsti_eth
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X209Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X209Y467.CLK   Tsrck                 0.304   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (0.570ns logic, 2.896ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.875ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.802 - 0.848)
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y467.AQ    Tcko                  0.259   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X203Y469.A2    net (fanout=10)       0.545   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X209Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X209Y467.CLK   Tsrck                 0.304   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.875ns (0.606ns logic, 1.269ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X209Y467.AQ    Tcko                  0.223   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X203Y469.A5    net (fanout=11)       0.463   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X209Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X209Y467.CLK   Tsrck                 0.304   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.757ns (0.570ns logic, 1.187ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (SLICE_X208Y467.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/clocks/rst_eth (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.134ns (0.802 - 0.668)
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/clocks/rst_eth to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y465.AQ    Tcko                  0.223   infra/rsti_eth
                                                       infra/clocks/rst_eth
    SLICE_X203Y469.A1    net (fanout=5)        2.172   infra/rsti_eth
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X208Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X208Y467.CLK   Tsrck                 0.281   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    -------------------------------------------------  ---------------------------
    Total                                      3.443ns (0.547ns logic, 2.896ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (0.802 - 0.848)
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X204Y467.AQ    Tcko                  0.259   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X203Y469.A2    net (fanout=10)       0.545   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd1
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X208Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X208Y467.CLK   Tsrck                 0.281   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.583ns logic, 1.269ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.092 - 0.113)
  Source Clock:         infra/clk125_fr rising at 0.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X209Y467.AQ    Tcko                  0.223   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X203Y469.A5    net (fanout=11)       0.463   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X203Y469.A     Tilo                  0.043   infra/eth/phy/transceiver_inst/gtwizard_inst/GT0_TX_FSM_RESET_DONE_OUT
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o1
    SLICE_X208Y467.SR    net (fanout=6)        0.724   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/SOFT_RESET_GND_324_o_OR_39_o
    SLICE_X208Y467.CLK   Tsrck                 0.281   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    -------------------------------------------------  ---------------------------
    Total                                      1.734ns (0.547ns logic, 1.187ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_eth_clk = PERIOD TIMEGRP "eth_clk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (SLICE_X208Y467.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         infra/clk125_fr rising at 8.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X209Y467.AQ    Tcko                  0.100   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X208Y467.A5    net (fanout=11)       0.137   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X208Y467.CLK   Tah         (-Th)     0.066   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted_rstpot
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/pll_reset_asserted
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.034ns logic, 0.137ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET (SLICE_X208Y467.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         infra/clk125_fr rising at 8.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X209Y467.AQ    Tcko                  0.100   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd3
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X208Y467.A5    net (fanout=11)       0.137   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/tx_state_FSM_FFd2
    SLICE_X208Y467.CLK   Tah         (-Th)     0.059   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/reset_time_out
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET_rstpot
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/CPLL_RESET
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.041ns logic, 0.137ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5 (SLICE_X211Y470.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         infra/clk125_fr rising at 8.000ns
  Destination Clock:    infra/clk125_fr rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5 to infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X211Y470.DQ    Tcko                  0.100   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count<5>
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5
    SLICE_X211Y470.D6    net (fanout=3)        0.105   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count<5>
    SLICE_X211Y470.CLK   Tah         (-Th)     0.033   infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count<5>
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/Mcount_init_wait_count_xor<5>11
                                                       infra/eth/phy/transceiver_inst/gtwizard_inst/gt0_txresetfsm_i/init_wait_count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.067ns logic, 0.105ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eth_clk = PERIOD TIMEGRP "eth_clk" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: infra/clocks/mmcm/CLKIN1
  Logical resource: infra/clocks/mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y6.CLKIN1
  Clock network: infra/clk125_fr
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: infra/clocks/mmcm/CLKIN1
  Logical resource: infra/clocks/mmcm/CLKIN1
  Location pin: MMCME2_ADV_X0Y6.CLKIN1
  Clock network: infra/clk125_fr
--------------------------------------------------------------------------------
Slack: 6.591ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: infra/eth/bufg_fr/I0
  Logical resource: infra/eth/bufg_fr/I0
  Location pin: BUFGCTRL_X0Y19.I0
  Clock network: infra/eth/clkin
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_txoutclk = PERIOD TIMEGRP "txoutclk" 16 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.929ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: infra/eth/mcmm/CLKOUT2
  Logical resource: infra/eth/mcmm/CLKOUT2
  Location pin: MMCME2_ADV_X0Y9.CLKOUT2
  Clock network: infra/eth/clk125_ub
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 16.000ns
  Low pulse: 8.000ns
  Low pulse limit: 3.000ns (Tmmcmpw_CLKIN1_50_100)
  Physical resource: infra/eth/mcmm/CLKIN1
  Logical resource: infra/eth/mcmm/CLKIN1
  Location pin: MMCME2_ADV_X0Y9.CLKIN1
  Clock network: infra/eth/txoutclk
--------------------------------------------------------------------------------
Slack: 10.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 16.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tmmcmpw_CLKIN1_50_100)
  Physical resource: infra/eth/mcmm/CLKIN1
  Logical resource: infra/eth/mcmm/CLKIN1
  Location pin: MMCME2_ADV_X0Y9.CLKIN1
  Clock network: infra/eth/txoutclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk40_path" TIG;

 326 paths analyzed, 86 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ttc/reg/w_gen[0].wsync/q_26 (SLICE_X139Y470.DX), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.631ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Destination:          ttc/reg/w_gen[0].wsync/q_26 (FF)
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      3.517ns (7.415 - 3.898)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41 to ttc/reg/w_gen[0].wsync/q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y96.DOBDO2 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41
    SLICE_X188Y471.C2    net (fanout=1)        1.654   infra/ipbus/trans_in_udp_rdata<26>
    SLICE_X188Y471.C     Tilo                  0.043   infra/ipbus/trans/iface/rxf<26>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata191
    SLICE_X189Y465.B3    net (fanout=2)        0.496   infra/ipbus/trans_in_rdata<26>
    SLICE_X189Y465.BMUX  Tilo                  0.148   infra/ipbus/trans/iface/rxf<2>
                                                       infra/ipbus/trans/iface/Mmux_rxd191
    SLICE_X175Y461.D2    net (fanout=8)        0.885   infra/ipbus/trans/cfg_din<26>
    SLICE_X175Y461.D     Tilo                  0.043   infra/ipbus/trans/sm/rmw_coeff<27>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata191
    SLICE_X139Y470.DX    net (fanout=27)       2.639   ipb_in_ctrl_ipb_wdata<26>
    SLICE_X139Y470.CLK   Tdick                 0.019   ttc/ctrl<0><26>
                                                       ttc/reg/w_gen[0].wsync/q_26
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (2.053ns logic, 5.674ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.631ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Destination:          ttc/reg/w_gen[0].wsync/q_26 (FF)
  Data Path Delay:      7.727ns (Levels of Logic = 3)
  Clock Path Skew:      3.517ns (7.415 - 3.898)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41 to ttc/reg/w_gen[0].wsync/q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y96.DOBDO2 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41
    SLICE_X188Y471.C2    net (fanout=1)        1.654   infra/ipbus/trans_in_udp_rdata<26>
    SLICE_X188Y471.C     Tilo                  0.043   infra/ipbus/trans/iface/rxf<26>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata191
    SLICE_X189Y465.B3    net (fanout=2)        0.496   infra/ipbus/trans_in_rdata<26>
    SLICE_X189Y465.BMUX  Tilo                  0.148   infra/ipbus/trans/iface/rxf<2>
                                                       infra/ipbus/trans/iface/Mmux_rxd191
    SLICE_X175Y461.D2    net (fanout=8)        0.885   infra/ipbus/trans/cfg_din<26>
    SLICE_X175Y461.D     Tilo                  0.043   infra/ipbus/trans/sm/rmw_coeff<27>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata191
    SLICE_X139Y470.DX    net (fanout=27)       2.639   ipb_in_ctrl_ipb_wdata<26>
    SLICE_X139Y470.CLK   Tdick                 0.019   ttc/ctrl<0><26>
                                                       ttc/reg/w_gen[0].wsync/q_26
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (2.053ns logic, 5.674ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.149ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          ttc/reg/w_gen[0].wsync/q_26 (FF)
  Data Path Delay:      5.342ns (Levels of Logic = 3)
  Clock Path Skew:      3.614ns (7.415 - 3.801)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to ttc/reg/w_gen[0].wsync/q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X188Y471.C1    net (fanout=20)       0.810   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X188Y471.C     Tilo                  0.043   infra/ipbus/trans/iface/rxf<26>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata191
    SLICE_X189Y465.B3    net (fanout=2)        0.496   infra/ipbus/trans_in_rdata<26>
    SLICE_X189Y465.BMUX  Tilo                  0.148   infra/ipbus/trans/iface/rxf<2>
                                                       infra/ipbus/trans/iface/Mmux_rxd191
    SLICE_X175Y461.D2    net (fanout=8)        0.885   infra/ipbus/trans/cfg_din<26>
    SLICE_X175Y461.D     Tilo                  0.043   infra/ipbus/trans/sm/rmw_coeff<27>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata191
    SLICE_X139Y470.DX    net (fanout=27)       2.639   ipb_in_ctrl_ipb_wdata<26>
    SLICE_X139Y470.CLK   Tdick                 0.019   ttc/ctrl<0><26>
                                                       ttc/reg/w_gen[0].wsync/q_26
    -------------------------------------------------  ---------------------------
    Total                                      5.342ns (0.512ns logic, 4.830ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------

Paths for end point ttc/reg/w_gen[0].wsync/q_25 (SLICE_X139Y470.CX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.528ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41 (RAM)
  Destination:          ttc/reg/w_gen[0].wsync/q_25 (FF)
  Data Path Delay:      7.624ns (Levels of Logic = 3)
  Clock Path Skew:      3.517ns (7.415 - 3.898)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41 to ttc/reg/w_gen[0].wsync/q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y96.DOBDO1 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41
    SLICE_X188Y471.C4    net (fanout=1)        1.197   infra/ipbus/trans_in_udp_rdata<25>
    SLICE_X188Y471.CMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<26>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata181
    SLICE_X188Y471.D4    net (fanout=1)        0.364   infra/ipbus/trans_in_rdata<25>
    SLICE_X188Y471.D     Tilo                  0.043   infra/ipbus/trans/iface/rxf<26>
                                                       infra/ipbus/trans/iface/Mmux_rxd181
    SLICE_X177Y461.A6    net (fanout=8)        0.823   infra/ipbus/trans/cfg_din<25>
    SLICE_X177Y461.A     Tilo                  0.043   ipb_in_ctrl_ipb_wdata<19>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata181
    SLICE_X139Y470.CX    net (fanout=27)       3.193   ipb_in_ctrl_ipb_wdata<25>
    SLICE_X139Y470.CLK   Tdick                 0.019   ttc/ctrl<0><26>
                                                       ttc/reg/w_gen[0].wsync/q_25
    -------------------------------------------------  ---------------------------
    Total                                      7.624ns (2.047ns logic, 5.577ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.500ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          ttc/reg/w_gen[0].wsync/q_25 (FF)
  Data Path Delay:      5.693ns (Levels of Logic = 3)
  Clock Path Skew:      3.614ns (7.415 - 3.801)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to ttc/reg/w_gen[0].wsync/q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X188Y471.C1    net (fanout=20)       0.810   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X188Y471.CMUX  Tilo                  0.139   infra/ipbus/trans/iface/rxf<26>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata181
    SLICE_X188Y471.D4    net (fanout=1)        0.364   infra/ipbus/trans_in_rdata<25>
    SLICE_X188Y471.D     Tilo                  0.043   infra/ipbus/trans/iface/rxf<26>
                                                       infra/ipbus/trans/iface/Mmux_rxd181
    SLICE_X177Y461.A6    net (fanout=8)        0.823   infra/ipbus/trans/cfg_din<25>
    SLICE_X177Y461.A     Tilo                  0.043   ipb_in_ctrl_ipb_wdata<19>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata181
    SLICE_X139Y470.CX    net (fanout=27)       3.193   ipb_in_ctrl_ipb_wdata<25>
    SLICE_X139Y470.CLK   Tdick                 0.019   ttc/ctrl<0><26>
                                                       ttc/reg/w_gen[0].wsync/q_25
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (0.503ns logic, 5.190ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.885ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/trans/iface/dsel (FF)
  Destination:          ttc/reg/w_gen[0].wsync/q_25 (FF)
  Data Path Delay:      3.364ns (Levels of Logic = 2)
  Clock Path Skew:      1.900ns (3.999 - 2.099)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Fast Process Corner: infra/ipbus/trans/iface/dsel to ttc/reg/w_gen[0].wsync/q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X186Y465.AQ    Tcko                  0.147   infra/ipbus/trans/iface/dsel
                                                       infra/ipbus/trans/iface/dsel
    SLICE_X188Y471.D1    net (fanout=16)       0.429   infra/ipbus/trans/iface/dsel
    SLICE_X188Y471.D     Tilo                  0.035   infra/ipbus/trans/iface/rxf<26>
                                                       infra/ipbus/trans/iface/Mmux_rxd181
    SLICE_X177Y461.A6    net (fanout=8)        0.524   infra/ipbus/trans/cfg_din<25>
    SLICE_X177Y461.A     Tilo                  0.035   ipb_in_ctrl_ipb_wdata<19>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata181
    SLICE_X139Y470.CX    net (fanout=27)       2.201   ipb_in_ctrl_ipb_wdata<25>
    SLICE_X139Y470.CLK   Tdick                -0.007   ttc/ctrl<0><26>
                                                       ttc/reg/w_gen[0].wsync/q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (0.210ns logic, 3.154ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------

Paths for end point ttc/reg/w_gen[0].wsync/q_14 (SLICE_X131Y468.CX), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.459ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Destination:          ttc/reg/w_gen[0].wsync/q_14 (FF)
  Data Path Delay:      7.554ns (Levels of Logic = 3)
  Clock Path Skew:      3.516ns (7.410 - 3.894)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram22 to ttc/reg/w_gen[0].wsync/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y94.DOBDO2 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram22
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram22
    SLICE_X189Y466.A2    net (fanout=1)        1.199   infra/ipbus/trans_in_udp_rdata<14>
    SLICE_X189Y466.A     Tilo                  0.043   infra/ipbus/trans/iface/rxf<16>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata61
    SLICE_X189Y466.D5    net (fanout=2)        0.235   infra/ipbus/trans_in_rdata<14>
    SLICE_X189Y466.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<16>
                                                       infra/ipbus/trans/iface/Mmux_rxd61
    SLICE_X177Y459.B6    net (fanout=8)        0.931   infra/ipbus/trans/cfg_din<14>
    SLICE_X177Y459.B     Tilo                  0.043   ipb_in_ctrl_ipb_wdata<15>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata61
    SLICE_X131Y468.CX    net (fanout=48)       3.142   ipb_in_ctrl_ipb_wdata<14>
    SLICE_X131Y468.CLK   Tdick                 0.019   ttc/reg/cq<0><15>
                                                       ttc/reg/w_gen[0].wsync/q_14
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (2.047ns logic, 5.507ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.459ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram22 (RAM)
  Destination:          ttc/reg/w_gen[0].wsync/q_14 (FF)
  Data Path Delay:      7.554ns (Levels of Logic = 3)
  Clock Path Skew:      3.516ns (7.410 - 3.894)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram22 to ttc/reg/w_gen[0].wsync/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y94.DOBDO2 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram22
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram22
    SLICE_X189Y466.A2    net (fanout=1)        1.199   infra/ipbus/trans_in_udp_rdata<14>
    SLICE_X189Y466.A     Tilo                  0.043   infra/ipbus/trans/iface/rxf<16>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata61
    SLICE_X189Y466.D5    net (fanout=2)        0.235   infra/ipbus/trans_in_rdata<14>
    SLICE_X189Y466.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<16>
                                                       infra/ipbus/trans/iface/Mmux_rxd61
    SLICE_X177Y459.B6    net (fanout=8)        0.931   infra/ipbus/trans/cfg_din<14>
    SLICE_X177Y459.B     Tilo                  0.043   ipb_in_ctrl_ipb_wdata<15>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata61
    SLICE_X131Y468.CX    net (fanout=48)       3.142   ipb_in_ctrl_ipb_wdata<14>
    SLICE_X131Y468.CLK   Tdick                 0.019   ttc/reg/cq<0><15>
                                                       ttc/reg/w_gen[0].wsync/q_14
    -------------------------------------------------  ---------------------------
    Total                                      7.554ns (2.047ns logic, 5.507ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.590ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          ttc/reg/w_gen[0].wsync/q_14 (FF)
  Data Path Delay:      5.778ns (Levels of Logic = 3)
  Clock Path Skew:      3.609ns (7.410 - 3.801)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to ttc/reg/w_gen[0].wsync/q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X189Y466.A3    net (fanout=20)       0.964   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X189Y466.A     Tilo                  0.043   infra/ipbus/trans/iface/rxf<16>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata61
    SLICE_X189Y466.D5    net (fanout=2)        0.235   infra/ipbus/trans_in_rdata<14>
    SLICE_X189Y466.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<16>
                                                       infra/ipbus/trans/iface/Mmux_rxd61
    SLICE_X177Y459.B6    net (fanout=8)        0.931   infra/ipbus/trans/cfg_din<14>
    SLICE_X177Y459.B     Tilo                  0.043   ipb_in_ctrl_ipb_wdata<15>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata61
    SLICE_X131Y468.CX    net (fanout=48)       3.142   ipb_in_ctrl_ipb_wdata<14>
    SLICE_X131Y468.CLK   Tdick                 0.019   ttc/reg/cq<0><15>
                                                       ttc/reg/w_gen[0].wsync/q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.778ns (0.506ns logic, 5.272ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk40_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (SLICE_X110Y472.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.265ns (datapath - clock path skew - uncertainty)
  Source:               ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Data Path Delay:      0.201ns (Levels of Logic = 0)
  Clock Path Skew:      5.045ns (8.241 - 3.196)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Minimum Data Path at Slow Process Corner: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 to ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y473.CQ    Tcko                  0.178   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5
    SLICE_X110Y472.CX    net (fanout=1)        0.159   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<5>
    SLICE_X110Y472.CLK   Tckdi       (-Th)     0.136   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.201ns (0.042ns logic, 0.159ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point ttc/reg/r_gen[3].rsync/s1 (SLICE_X126Y473.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.243ns (datapath - clock path skew - uncertainty)
  Source:               ttc/reg/r_gen[3].rsync/busy (FF)
  Destination:          ttc/reg/r_gen[3].rsync/s1 (FF)
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      5.043ns (8.247 - 3.204)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Minimum Data Path at Slow Process Corner: ttc/reg/r_gen[3].rsync/busy to ttc/reg/r_gen[3].rsync/s1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y472.CQ    Tcko                  0.178   ttc/reg/sbusy<3>
                                                       ttc/reg/r_gen[3].rsync/busy
    SLICE_X126Y473.AX    net (fanout=3)        0.178   ttc/reg/sbusy<3>
    SLICE_X126Y473.CLK   Tckdi       (-Th)     0.135   ttc/reg/r_gen[3].rsync/s3
                                                       ttc/reg/r_gen[3].rsync/s1
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.043ns logic, 0.178ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X110Y472.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.216ns (datapath - clock path skew - uncertainty)
  Source:               ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Data Path Delay:      0.250ns (Levels of Logic = 0)
  Clock Path Skew:      5.045ns (8.241 - 3.196)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk40 rising
  Clock Uncertainty:    0.421ns

  Clock Uncertainty:          0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.230ns

  Minimum Data Path at Slow Process Corner: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y473.CMUX  Tshcko                0.227   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X110Y472.AX    net (fanout=1)        0.158   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<4>
    SLICE_X110Y472.CLK   Tckdi       (-Th)     0.135   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.092ns logic, 0.158ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk40_r_path" TIG;

 271 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X9Y92.DIADI0), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.333ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[0].rsync/m_q_4 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.987ns (Levels of Logic = 7)
  Clock Path Skew:      -4.936ns (3.308 - 8.244)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[0].rsync/m_q_4 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X110Y470.AQ       Tcko                  0.259   ttc/reg/sq<0><7>
                                                          ttc/reg/r_gen[0].rsync/m_q_4
    SLICE_X119Y470.D1       net (fanout=1)        0.695   ttc/reg/sq<0><4>
    SLICE_X119Y470.D        Tilo                  0.043   ttc/ctrl<0><5>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata27_SW0
    SLICE_X119Y470.C6       net (fanout=1)        0.181   ttc/reg/N24
    SLICE_X119Y470.C        Tilo                  0.043   ttc/ctrl<0><5>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata27
    SLICE_X131Y465.C5       net (fanout=1)        0.628   ttc/ipbr[0]_ipb_rdata<4>
    SLICE_X131Y465.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata54
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata271
    SLICE_X131Y465.D1       net (fanout=1)        0.452   ipb_out_ttc_ipb_rdata<4>
    SLICE_X131Y465.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata54
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata541
    SLICE_X175Y450.A3       net (fanout=1)        1.628   infra/fabric/Mmux_ipb_out_ipb_rdata54
    SLICE_X175Y450.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata542
    SLICE_X171Y459.B1       net (fanout=1)        1.310   infra/ipb_in_m_ipb_rdata<4>
    SLICE_X171Y459.B        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/sm/mux101161
    SLICE_X171Y459.A1       net (fanout=1)        0.450   infra/ipbus/trans/tx_data<4>
    SLICE_X171Y459.A        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB36_X9Y92.DIADI0     net (fanout=1)        1.540   infra/ipbus/buf_out_a[0]_wdata<4>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         7.987ns (1.103ns logic, 6.884ns route)
                                                          (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.119ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[3].rsync/m_q_4 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.768ns (Levels of Logic = 7)
  Clock Path Skew:      -4.941ns (3.308 - 8.249)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[3].rsync/m_q_4 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y471.AMUX     Tshcko                0.287   ttc/reg/N36
                                                          ttc/reg/r_gen[3].rsync/m_q_4
    SLICE_X119Y470.D2       net (fanout=1)        0.448   ttc/reg/sq<3><4>
    SLICE_X119Y470.D        Tilo                  0.043   ttc/ctrl<0><5>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata27_SW0
    SLICE_X119Y470.C6       net (fanout=1)        0.181   ttc/reg/N24
    SLICE_X119Y470.C        Tilo                  0.043   ttc/ctrl<0><5>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata27
    SLICE_X131Y465.C5       net (fanout=1)        0.628   ttc/ipbr[0]_ipb_rdata<4>
    SLICE_X131Y465.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata54
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata271
    SLICE_X131Y465.D1       net (fanout=1)        0.452   ipb_out_ttc_ipb_rdata<4>
    SLICE_X131Y465.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata54
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata541
    SLICE_X175Y450.A3       net (fanout=1)        1.628   infra/fabric/Mmux_ipb_out_ipb_rdata54
    SLICE_X175Y450.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata542
    SLICE_X171Y459.B1       net (fanout=1)        1.310   infra/ipb_in_m_ipb_rdata<4>
    SLICE_X171Y459.B        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/sm/mux101161
    SLICE_X171Y459.A1       net (fanout=1)        0.450   infra/ipbus/trans/tx_data<4>
    SLICE_X171Y459.A        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB36_X9Y92.DIADI0     net (fanout=1)        1.540   infra/ipbus/buf_out_a[0]_wdata<4>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         7.768ns (1.131ns logic, 6.637ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.025ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[2].rsync/m_q_4 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.674ns (Levels of Logic = 7)
  Clock Path Skew:      -4.941ns (3.308 - 8.249)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[2].rsync/m_q_4 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X117Y470.AQ       Tcko                  0.223   ttc/reg/sq<2><7>
                                                          ttc/reg/r_gen[2].rsync/m_q_4
    SLICE_X119Y470.D4       net (fanout=1)        0.418   ttc/reg/sq<2><4>
    SLICE_X119Y470.D        Tilo                  0.043   ttc/ctrl<0><5>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata27_SW0
    SLICE_X119Y470.C6       net (fanout=1)        0.181   ttc/reg/N24
    SLICE_X119Y470.C        Tilo                  0.043   ttc/ctrl<0><5>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata27
    SLICE_X131Y465.C5       net (fanout=1)        0.628   ttc/ipbr[0]_ipb_rdata<4>
    SLICE_X131Y465.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata54
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata271
    SLICE_X131Y465.D1       net (fanout=1)        0.452   ipb_out_ttc_ipb_rdata<4>
    SLICE_X131Y465.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata54
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata541
    SLICE_X175Y450.A3       net (fanout=1)        1.628   infra/fabric/Mmux_ipb_out_ipb_rdata54
    SLICE_X175Y450.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata542
    SLICE_X171Y459.B1       net (fanout=1)        1.310   infra/ipb_in_m_ipb_rdata<4>
    SLICE_X171Y459.B        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/sm/mux101161
    SLICE_X171Y459.A1       net (fanout=1)        0.450   infra/ipbus/trans/tx_data<4>
    SLICE_X171Y459.A        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB36_X9Y92.DIADI0     net (fanout=1)        1.540   infra/ipbus/buf_out_a[0]_wdata<4>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         7.674ns (1.067ns logic, 6.607ns route)
                                                          (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X8Y93.DIADI3), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.035ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[0].rsync/m_q_3 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      7.675ns (Levels of Logic = 7)
  Clock Path Skew:      -4.950ns (3.293 - 8.243)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[0].rsync/m_q_3 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X112Y471.DQ       Tcko                  0.259   ttc/reg/sq<0><3>
                                                          ttc/reg/r_gen[0].rsync/m_q_3
    SLICE_X120Y470.D4       net (fanout=1)        0.601   ttc/reg/sq<0><3>
    SLICE_X120Y470.D        Tilo                  0.043   ctrl/i2c_top/i2c/ctr<3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata26_SW0
    SLICE_X128Y468.C5       net (fanout=1)        0.452   ttc/reg/N22
    SLICE_X128Y468.C        Tilo                  0.043   ttc/ipbr[0]_ipb_rdata<3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata26
    SLICE_X130Y466.C2       net (fanout=1)        0.582   ttc/ipbr[0]_ipb_rdata<3>
    SLICE_X130Y466.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata52
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X130Y466.D1       net (fanout=1)        0.459   ipb_out_ttc_ipb_rdata<3>
    SLICE_X130Y466.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata52
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata521
    SLICE_X176Y452.C4       net (fanout=1)        1.699   infra/fabric/Mmux_ipb_out_ipb_rdata52
    SLICE_X176Y452.C        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<3>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata522
    SLICE_X169Y460.B1       net (fanout=1)        1.122   infra/ipb_in_m_ipb_rdata<3>
    SLICE_X169Y460.B        Tilo                  0.043   infra/ipbus/trans/tx_data<3>
                                                          infra/ipbus/trans/sm/mux101151
    SLICE_X169Y460.A4       net (fanout=1)        0.232   infra/ipbus/trans/tx_data<3>
    SLICE_X169Y460.A        Tilo                  0.043   infra/ipbus/trans/tx_data<3>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB36_X8Y93.DIADI3     net (fanout=1)        1.425   infra/ipbus/buf_out_a[0]_wdata<3>
    RAMB36_X8Y93.CLKARDCLKU Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         7.675ns (1.103ns logic, 6.572ns route)
                                                          (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.954ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[1].rsync/m_q_3 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      7.584ns (Levels of Logic = 7)
  Clock Path Skew:      -4.960ns (3.293 - 8.253)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[1].rsync/m_q_3 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y468.DQ       Tcko                  0.223   ttc/reg/sq<1><3>
                                                          ttc/reg/r_gen[1].rsync/m_q_3
    SLICE_X120Y470.D1       net (fanout=1)        0.546   ttc/reg/sq<1><3>
    SLICE_X120Y470.D        Tilo                  0.043   ctrl/i2c_top/i2c/ctr<3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata26_SW0
    SLICE_X128Y468.C5       net (fanout=1)        0.452   ttc/reg/N22
    SLICE_X128Y468.C        Tilo                  0.043   ttc/ipbr[0]_ipb_rdata<3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata26
    SLICE_X130Y466.C2       net (fanout=1)        0.582   ttc/ipbr[0]_ipb_rdata<3>
    SLICE_X130Y466.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata52
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X130Y466.D1       net (fanout=1)        0.459   ipb_out_ttc_ipb_rdata<3>
    SLICE_X130Y466.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata52
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata521
    SLICE_X176Y452.C4       net (fanout=1)        1.699   infra/fabric/Mmux_ipb_out_ipb_rdata52
    SLICE_X176Y452.C        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<3>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata522
    SLICE_X169Y460.B1       net (fanout=1)        1.122   infra/ipb_in_m_ipb_rdata<3>
    SLICE_X169Y460.B        Tilo                  0.043   infra/ipbus/trans/tx_data<3>
                                                          infra/ipbus/trans/sm/mux101151
    SLICE_X169Y460.A4       net (fanout=1)        0.232   infra/ipbus/trans/tx_data<3>
    SLICE_X169Y460.A        Tilo                  0.043   infra/ipbus/trans/tx_data<3>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB36_X8Y93.DIADI3     net (fanout=1)        1.425   infra/ipbus/buf_out_a[0]_wdata<3>
    RAMB36_X8Y93.CLKARDCLKU Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         7.584ns (1.067ns logic, 6.517ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.919ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[2].rsync/m_q_3 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      7.552ns (Levels of Logic = 7)
  Clock Path Skew:      -4.957ns (3.293 - 8.250)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[2].rsync/m_q_3 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X116Y469.DQ       Tcko                  0.259   ttc/reg/sq<2><3>
                                                          ttc/reg/r_gen[2].rsync/m_q_3
    SLICE_X120Y470.D3       net (fanout=1)        0.478   ttc/reg/sq<2><3>
    SLICE_X120Y470.D        Tilo                  0.043   ctrl/i2c_top/i2c/ctr<3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata26_SW0
    SLICE_X128Y468.C5       net (fanout=1)        0.452   ttc/reg/N22
    SLICE_X128Y468.C        Tilo                  0.043   ttc/ipbr[0]_ipb_rdata<3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata26
    SLICE_X130Y466.C2       net (fanout=1)        0.582   ttc/ipbr[0]_ipb_rdata<3>
    SLICE_X130Y466.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata52
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata261
    SLICE_X130Y466.D1       net (fanout=1)        0.459   ipb_out_ttc_ipb_rdata<3>
    SLICE_X130Y466.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata52
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata521
    SLICE_X176Y452.C4       net (fanout=1)        1.699   infra/fabric/Mmux_ipb_out_ipb_rdata52
    SLICE_X176Y452.C        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<3>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata522
    SLICE_X169Y460.B1       net (fanout=1)        1.122   infra/ipb_in_m_ipb_rdata<3>
    SLICE_X169Y460.B        Tilo                  0.043   infra/ipbus/trans/tx_data<3>
                                                          infra/ipbus/trans/sm/mux101151
    SLICE_X169Y460.A4       net (fanout=1)        0.232   infra/ipbus/trans/tx_data<3>
    SLICE_X169Y460.A        Tilo                  0.043   infra/ipbus/trans/tx_data<3>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata261
    RAMB36_X8Y93.DIADI3     net (fanout=1)        1.425   infra/ipbus/buf_out_a[0]_wdata<3>
    RAMB36_X8Y93.CLKARDCLKU Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         7.552ns (1.103ns logic, 6.449ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X9Y92.DIADI1), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.860ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[0].rsync/m_q_5 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.514ns (Levels of Logic = 7)
  Clock Path Skew:      -4.936ns (3.308 - 8.244)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[0].rsync/m_q_5 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X110Y470.BQ       Tcko                  0.259   ttc/reg/sq<0><7>
                                                          ttc/reg/r_gen[0].rsync/m_q_5
    SLICE_X121Y470.C1       net (fanout=1)        0.780   ttc/reg/sq<0><5>
    SLICE_X121Y470.C        Tilo                  0.043   ttc/reg/sq<3><3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata28_SW0
    SLICE_X124Y470.C4       net (fanout=1)        0.338   ttc/reg/N26
    SLICE_X124Y470.C        Tilo                  0.043   ttc/reg/sq<1><19>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata28
    SLICE_X131Y466.C5       net (fanout=1)        0.511   ttc/ipbr[0]_ipb_rdata<5>
    SLICE_X131Y466.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata56
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata281
    SLICE_X131Y466.D4       net (fanout=1)        0.236   ipb_out_ttc_ipb_rdata<5>
    SLICE_X131Y466.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata56
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata561
    SLICE_X175Y450.C3       net (fanout=1)        1.832   infra/fabric/Mmux_ipb_out_ipb_rdata56
    SLICE_X175Y450.C        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata562
    SLICE_X170Y460.D3       net (fanout=1)        1.284   infra/ipb_in_m_ipb_rdata<5>
    SLICE_X170Y460.D        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/sm/mux101171
    SLICE_X170Y460.C5       net (fanout=1)        0.159   infra/ipbus/trans/tx_data<5>
    SLICE_X170Y460.C        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB36_X9Y92.DIADI1     net (fanout=1)        1.271   infra/ipbus/buf_out_a[0]_wdata<5>
    RAMB36_X9Y92.CLKARDCLKU Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         7.514ns (1.103ns logic, 6.411ns route)
                                                          (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.475ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[2].rsync/m_q_5 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.124ns (Levels of Logic = 7)
  Clock Path Skew:      -4.941ns (3.308 - 8.249)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[2].rsync/m_q_5 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X117Y470.BQ       Tcko                  0.223   ttc/reg/sq<2><7>
                                                          ttc/reg/r_gen[2].rsync/m_q_5
    SLICE_X121Y470.C4       net (fanout=1)        0.426   ttc/reg/sq<2><5>
    SLICE_X121Y470.C        Tilo                  0.043   ttc/reg/sq<3><3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata28_SW0
    SLICE_X124Y470.C4       net (fanout=1)        0.338   ttc/reg/N26
    SLICE_X124Y470.C        Tilo                  0.043   ttc/reg/sq<1><19>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata28
    SLICE_X131Y466.C5       net (fanout=1)        0.511   ttc/ipbr[0]_ipb_rdata<5>
    SLICE_X131Y466.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata56
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata281
    SLICE_X131Y466.D4       net (fanout=1)        0.236   ipb_out_ttc_ipb_rdata<5>
    SLICE_X131Y466.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata56
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata561
    SLICE_X175Y450.C3       net (fanout=1)        1.832   infra/fabric/Mmux_ipb_out_ipb_rdata56
    SLICE_X175Y450.C        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata562
    SLICE_X170Y460.D3       net (fanout=1)        1.284   infra/ipb_in_m_ipb_rdata<5>
    SLICE_X170Y460.D        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/sm/mux101171
    SLICE_X170Y460.C5       net (fanout=1)        0.159   infra/ipbus/trans/tx_data<5>
    SLICE_X170Y460.C        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB36_X9Y92.DIADI1     net (fanout=1)        1.271   infra/ipbus/buf_out_a[0]_wdata<5>
    RAMB36_X9Y92.CLKARDCLKU Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         7.124ns (1.067ns logic, 6.057ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.416ns (data path - clock path skew + uncertainty)
  Source:               ttc/reg/r_gen[1].rsync/m_q_5 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.061ns (Levels of Logic = 7)
  Clock Path Skew:      -4.945ns (3.308 - 8.253)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: ttc/reg/r_gen[1].rsync/m_q_5 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y468.BMUX     Tshcko                0.284   ttc/reg/sq<1><3>
                                                          ttc/reg/r_gen[1].rsync/m_q_5
    SLICE_X121Y470.C6       net (fanout=1)        0.302   ttc/reg/sq<1><5>
    SLICE_X121Y470.C        Tilo                  0.043   ttc/reg/sq<3><3>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata28_SW0
    SLICE_X124Y470.C4       net (fanout=1)        0.338   ttc/reg/N26
    SLICE_X124Y470.C        Tilo                  0.043   ttc/reg/sq<1><19>
                                                          ttc/reg/Mmux_ipb_out_ipb_rdata28
    SLICE_X131Y466.C5       net (fanout=1)        0.511   ttc/ipbr[0]_ipb_rdata<5>
    SLICE_X131Y466.C        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata56
                                                          ttc/fabric/Mmux_ipb_out_ipb_rdata281
    SLICE_X131Y466.D4       net (fanout=1)        0.236   ipb_out_ttc_ipb_rdata<5>
    SLICE_X131Y466.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata56
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata561
    SLICE_X175Y450.C3       net (fanout=1)        1.832   infra/fabric/Mmux_ipb_out_ipb_rdata56
    SLICE_X175Y450.C        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata562
    SLICE_X170Y460.D3       net (fanout=1)        1.284   infra/ipb_in_m_ipb_rdata<5>
    SLICE_X170Y460.D        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/sm/mux101171
    SLICE_X170Y460.C5       net (fanout=1)        0.159   infra/ipbus/trans/tx_data<5>
    SLICE_X170Y460.C        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata281
    RAMB36_X9Y92.DIADI1     net (fanout=1)        1.271   infra/ipbus/buf_out_a[0]_wdata<5>
    RAMB36_X9Y92.CLKARDCLKU Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         7.061ns (1.128ns logic, 5.933ns route)
                                                          (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk40_r_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ttc/reg/r_gen[2].rsync/m1 (SLICE_X124Y472.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.749ns (datapath - clock path skew - uncertainty)
  Source:               ttc/reg/r_gen[2].rsync/s3 (FF)
  Destination:          ttc/reg/r_gen[2].rsync/m1 (FF)
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      -1.992ns (1.971 - 3.963)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: ttc/reg/r_gen[2].rsync/s3 to ttc/reg/r_gen[2].rsync/m1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y471.CQ    Tcko                  0.100   ttc/reg/r_gen[2].rsync/s3
                                                       ttc/reg/r_gen[2].rsync/s3
    SLICE_X124Y472.AX    net (fanout=2)        0.104   ttc/reg/r_gen[2].rsync/s3
    SLICE_X124Y472.CLK   Tckdi       (-Th)     0.037   ttc/reg/r_gen[2].rsync/m3
                                                       ttc/reg/r_gen[2].rsync/m1
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.063ns logic, 0.104ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X112Y473.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.760ns (datapath - clock path skew - uncertainty)
  Source:               ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Data Path Delay:      0.179ns (Levels of Logic = 1)
  Clock Path Skew:      -1.991ns (1.963 - 3.954)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y473.BQ    Tcko                  0.118   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X112Y473.A5    net (fanout=1)        0.127   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X112Y473.CLK   Tah         (-Th)     0.066   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>_rt
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.179ns (0.052ns logic, 0.127ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (SLICE_X113Y473.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.795ns (datapath - clock path skew - uncertainty)
  Source:               ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 (FF)
  Destination:          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5 (FF)
  Data Path Delay:      0.214ns (Levels of Logic = 0)
  Clock Path Skew:      -1.991ns (1.963 - 3.954)
  Source Clock:         clk40 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.374ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5 to ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y473.DMUX  Tshcko                0.151   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5
    SLICE_X113Y473.CX    net (fanout=1)        0.104   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<5>
    SLICE_X113Y473.CLK   Tckdi       (-Th)     0.041   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<5>
                                                       ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.214ns (0.110ns logic, 0.104ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk240_path" TIG;

 5010 paths analyzed, 1018 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1 (SLICE_X203Y437.BX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.947ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1 (FF)
  Data Path Delay:      9.136ns (Levels of Logic = 3)
  Clock Path Skew:      3.577ns (7.477 - 3.900)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 to datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y93.DOBDO1 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
    SLICE_X187Y465.D4    net (fanout=1)        1.171   infra/ipbus/trans_in_udp_rdata<1>
    SLICE_X187Y465.DMUX  Tilo                  0.145   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X203Y437.BX    net (fanout=69)       4.133   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X203Y437.CLK   Tdick                 0.031   datapath/mgt/qgen[0].quad/ctrl<3><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      9.136ns (2.157ns logic, 6.979ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.787ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1 (FF)
  Data Path Delay:      7.075ns (Levels of Logic = 3)
  Clock Path Skew:      3.676ns (7.477 - 3.801)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X187Y465.D5    net (fanout=20)       0.654   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X187Y465.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X203Y437.BX    net (fanout=69)       4.133   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X203Y437.CLK   Tdick                 0.031   datapath/mgt/qgen[0].quad/ctrl<3><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.075ns (0.613ns logic, 6.462ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.114ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/trans/iface/dsel (FF)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1 (FF)
  Data Path Delay:      6.395ns (Levels of Logic = 2)
  Clock Path Skew:      3.669ns (7.477 - 3.808)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/trans/iface/dsel to datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X186Y465.AQ    Tcko                  0.259   infra/ipbus/trans/iface/dsel
                                                       infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.A3    net (fanout=16)       0.802   infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.AMUX  Tilo                  0.142   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X203Y437.BX    net (fanout=69)       4.133   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X203Y437.CLK   Tdick                 0.031   datapath/mgt/qgen[0].quad/ctrl<3><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.395ns (0.475ns logic, 5.920ns route)
                                                       (7.4% logic, 92.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1 (SLICE_X204Y441.BX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.761ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1 (FF)
  Data Path Delay:      8.952ns (Levels of Logic = 3)
  Clock Path Skew:      3.579ns (7.479 - 3.900)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 to datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y93.DOBDO1 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
    SLICE_X187Y465.D4    net (fanout=1)        1.171   infra/ipbus/trans_in_udp_rdata<1>
    SLICE_X187Y465.DMUX  Tilo                  0.145   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X204Y441.BX    net (fanout=69)       3.970   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X204Y441.CLK   Tdick                 0.010   datapath/mgt/qgen[0].quad/ctrl<2><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.952ns (2.136ns logic, 6.816ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.601ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1 (FF)
  Data Path Delay:      6.891ns (Levels of Logic = 3)
  Clock Path Skew:      3.678ns (7.479 - 3.801)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X187Y465.D5    net (fanout=20)       0.654   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X187Y465.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X204Y441.BX    net (fanout=69)       3.970   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X204Y441.CLK   Tdick                 0.010   datapath/mgt/qgen[0].quad/ctrl<2><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.891ns (0.592ns logic, 6.299ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.928ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/trans/iface/dsel (FF)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1 (FF)
  Data Path Delay:      6.211ns (Levels of Logic = 2)
  Clock Path Skew:      3.671ns (7.479 - 3.808)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/trans/iface/dsel to datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X186Y465.AQ    Tcko                  0.259   infra/ipbus/trans/iface/dsel
                                                       infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.A3    net (fanout=16)       0.802   infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.AMUX  Tilo                  0.142   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X204Y441.BX    net (fanout=69)       3.970   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X204Y441.CLK   Tdick                 0.010   datapath/mgt/qgen[0].quad/ctrl<2><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.211ns (0.454ns logic, 5.757ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1 (SLICE_X201Y446.BX), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.566ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1 (FF)
  Data Path Delay:      8.758ns (Levels of Logic = 3)
  Clock Path Skew:      3.580ns (7.480 - 3.900)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 to datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y93.DOBDO1 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
    SLICE_X187Y465.D4    net (fanout=1)        1.171   infra/ipbus/trans_in_udp_rdata<1>
    SLICE_X187Y465.DMUX  Tilo                  0.145   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X201Y446.BX    net (fanout=69)       3.755   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X201Y446.CLK   Tdick                 0.031   datapath/mgt/qgen[0].quad/ctrl<4><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      8.758ns (2.157ns logic, 6.601ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.406ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1 (FF)
  Data Path Delay:      6.697ns (Levels of Logic = 3)
  Clock Path Skew:      3.679ns (7.480 - 3.801)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X187Y465.D5    net (fanout=20)       0.654   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X187Y465.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X201Y446.BX    net (fanout=69)       3.755   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X201Y446.CLK   Tdick                 0.031   datapath/mgt/qgen[0].quad/ctrl<4><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (0.613ns logic, 6.084ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.733ns (data path - clock path skew + uncertainty)
  Source:               infra/ipbus/trans/iface/dsel (FF)
  Destination:          datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1 (FF)
  Data Path Delay:      6.017ns (Levels of Logic = 2)
  Clock Path Skew:      3.672ns (7.480 - 3.808)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/trans/iface/dsel to datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X186Y465.AQ    Tcko                  0.259   infra/ipbus/trans/iface/dsel
                                                       infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.A3    net (fanout=16)       0.802   infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.AMUX  Tilo                  0.142   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X201Y446.BX    net (fanout=69)       3.755   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X201Y446.CLK   Tdick                 0.031   datapath/mgt/qgen[0].quad/ctrl<4><3>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[4].wsync/q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.017ns (0.475ns logic, 5.542ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk240_path" TIG;
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/s1 (SLICE_X195Y436.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.167ns (datapath - clock path skew - uncertainty)
  Source:               datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/busy (FF)
  Destination:          datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/s1 (FF)
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Clock Path Skew:      5.022ns (8.349 - 3.327)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Minimum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/busy to datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/s1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X197Y436.BQ    Tcko                  0.178   datapath/mgt/qgen[0].quad/reg/sbusy<0>
                                                       datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/busy
    SLICE_X195Y436.AX    net (fanout=3)        0.170   datapath/mgt/qgen[0].quad/reg/sbusy<0>
    SLICE_X195Y436.CLK   Tckdi       (-Th)     0.105   datapath/buffers/qgen[0].cgen.chan_gen[0].rxbuf/go_pend
                                                       datapath/mgt/qgen[0].quad/reg/r_gen[0].rsync/s1
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.073ns logic, 0.170ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/s1 (SLICE_X199Y436.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.117ns (datapath - clock path skew - uncertainty)
  Source:               datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/busy (FF)
  Destination:          datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/s1 (FF)
  Data Path Delay:      0.294ns (Levels of Logic = 0)
  Clock Path Skew:      5.023ns (8.350 - 3.327)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Minimum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/busy to datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/s1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X196Y437.AQ    Tcko                  0.206   datapath/mgt/qgen[0].quad/reg/sbusy<4>
                                                       datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/busy
    SLICE_X199Y436.AX    net (fanout=3)        0.193   datapath/mgt/qgen[0].quad/reg/sbusy<2>
    SLICE_X199Y436.CLK   Tckdi       (-Th)     0.105   datapath/mgt/qgen[0].quad/reg/r_gen[10].rsync/s1
                                                       datapath/mgt/qgen[0].quad/reg/r_gen[2].rsync/s1
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (0.101ns logic, 0.193ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/align_disable_3 (SLICE_X182Y437.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -5.106ns (datapath - clock path skew - uncertainty)
  Source:               datapath/mgt/reg/reg_0_11 (FF)
  Destination:          datapath/mgt/align_disable_3 (FF)
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      5.021ns (8.296 - 3.275)
  Source Clock:         clk_ipb rising
  Destination Clock:    clk240 rising
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.230ns

  Minimum Data Path at Slow Process Corner: datapath/mgt/reg/reg_0_11 to datapath/mgt/align_disable_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X183Y439.DQ    Tcko                  0.178   datapath/mgt/ctrl<0><11>
                                                       datapath/mgt/reg/reg_0_11
    SLICE_X182Y437.DX    net (fanout=2)        0.235   datapath/mgt/ctrl<0><11>
    SLICE_X182Y437.CLK   Tckdi       (-Th)     0.110   datapath/mgt/align_disable<3>
                                                       datapath/mgt/align_disable_3
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.068ns logic, 0.235ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clk240_r_path" TIG;

 799 paths analyzed, 161 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X9Y92.DIADI0), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.485ns (data path - clock path skew + uncertainty)
  Source:               readout/roc/reg/r_gen[1].rsync/m_q_4 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      9.038ns (Levels of Logic = 5)
  Clock Path Skew:      -5.070ns (3.308 - 8.378)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: readout/roc/reg/r_gen[1].rsync/m_q_4 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y452.AQ        Tcko                  0.259   readout/roc/reg/sq<1><7>
                                                          readout/roc/reg/r_gen[1].rsync/m_q_4
    SLICE_X74Y458.A3        net (fanout=1)        1.556   readout/roc/reg/sq<1><4>
    SLICE_X74Y458.A         Tilo                  0.043   ipb_out_readout_ipb_rdata<4>
                                                          readout/roc/reg/Mmux_ipb_out_ipb_rdata271
    SLICE_X131Y465.D5       net (fanout=1)        1.537   ipb_out_readout_ipb_rdata<4>
    SLICE_X131Y465.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata54
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata541
    SLICE_X175Y450.A3       net (fanout=1)        1.628   infra/fabric/Mmux_ipb_out_ipb_rdata54
    SLICE_X175Y450.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata542
    SLICE_X171Y459.B1       net (fanout=1)        1.310   infra/ipb_in_m_ipb_rdata<4>
    SLICE_X171Y459.B        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/sm/mux101161
    SLICE_X171Y459.A1       net (fanout=1)        0.450   infra/ipbus/trans/tx_data<4>
    SLICE_X171Y459.A        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB36_X9Y92.DIADI0     net (fanout=1)        1.540   infra/ipbus/buf_out_a[0]_wdata<4>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         9.038ns (1.017ns logic, 8.021ns route)
                                                          (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     14.001ns (data path - clock path skew + uncertainty)
  Source:               readout/roc/reg/w_gen[0].wsync/q_4 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      8.664ns (Levels of Logic = 5)
  Clock Path Skew:      -4.960ns (3.308 - 8.268)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: readout/roc/reg/w_gen[0].wsync/q_4 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X100Y459.AQ       Tcko                  0.259   readout/roc/ctrl<0><6>
                                                          readout/roc/reg/w_gen[0].wsync/q_4
    SLICE_X74Y458.A5        net (fanout=3)        1.182   readout/roc/ctrl<0><4>
    SLICE_X74Y458.A         Tilo                  0.043   ipb_out_readout_ipb_rdata<4>
                                                          readout/roc/reg/Mmux_ipb_out_ipb_rdata271
    SLICE_X131Y465.D5       net (fanout=1)        1.537   ipb_out_readout_ipb_rdata<4>
    SLICE_X131Y465.D        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata54
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata541
    SLICE_X175Y450.A3       net (fanout=1)        1.628   infra/fabric/Mmux_ipb_out_ipb_rdata54
    SLICE_X175Y450.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata542
    SLICE_X171Y459.B1       net (fanout=1)        1.310   infra/ipb_in_m_ipb_rdata<4>
    SLICE_X171Y459.B        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/sm/mux101161
    SLICE_X171Y459.A1       net (fanout=1)        0.450   infra/ipbus/trans/tx_data<4>
    SLICE_X171Y459.A        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB36_X9Y92.DIADI0     net (fanout=1)        1.540   infra/ipbus/buf_out_a[0]_wdata<4>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         8.664ns (1.017ns logic, 7.647ns route)
                                                          (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.601ns (data path - clock path skew + uncertainty)
  Source:               datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_4 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      8.179ns (Levels of Logic = 9)
  Clock Path Skew:      -5.045ns (3.308 - 8.353)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_4 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X201Y440.AQ       Tcko                  0.223   datapath/mgt/qgen[0].quad/ctrl<3><7>
                                                          datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_4
    SLICE_X200Y444.D3       net (fanout=1)        1.108   datapath/mgt/qgen[0].quad/ctrl<3><4>
    SLICE_X200Y444.D        Tilo                  0.043   datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/mux/dbin_data_data<19>
                                                          datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata544
    SLICE_X200Y444.A4       net (fanout=1)        0.333   datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata543
    SLICE_X200Y444.A        Tilo                  0.043   datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/mux/dbin_data_data<19>
                                                          datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata545
    SLICE_X197Y448.D5       net (fanout=1)        0.440   datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata544
    SLICE_X197Y448.D        Tilo                  0.043   datapath/cnt/qgen[0].dreg/cq<0><19>
                                                          datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata546
    SLICE_X191Y447.A1       net (fanout=1)        0.669   datapath/mgt/ipb_out_q[0]_ipb_rdata<4>
    SLICE_X191Y447.A        Tilo                  0.043   datapath/fabric/Mmux_ipb_out_ipb_rdata562
                                                          datapath/mgt/fabric/Mmux_ipb_out_ipb_rdata271
    SLICE_X191Y447.B5       net (fanout=1)        0.149   datapath/ipbr[4]_ipb_rdata<4>
    SLICE_X191Y447.B        Tilo                  0.043   datapath/fabric/Mmux_ipb_out_ipb_rdata562
                                                          datapath/fabric/Mmux_ipb_out_ipb_rdata543
    SLICE_X175Y450.B3       net (fanout=1)        0.795   datapath/fabric/Mmux_ipb_out_ipb_rdata542
    SLICE_X175Y450.B        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          datapath/fabric/Mmux_ipb_out_ipb_rdata544
    SLICE_X175Y450.A4       net (fanout=1)        0.232   ipb_out_datapath_ipb_rdata<4>
    SLICE_X175Y450.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<5>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata542
    SLICE_X171Y459.B1       net (fanout=1)        1.310   infra/ipb_in_m_ipb_rdata<4>
    SLICE_X171Y459.B        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/sm/mux101161
    SLICE_X171Y459.A1       net (fanout=1)        0.450   infra/ipbus/trans/tx_data<4>
    SLICE_X171Y459.A        Tilo                  0.043   infra/ipbus/trans/sm/hdr<7>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata271
    RAMB36_X9Y92.DIADI0     net (fanout=1)        1.540   infra/ipbus/buf_out_a[0]_wdata<4>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         8.179ns (1.153ns logic, 7.026ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAMB36_X8Y93.DIADI0), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.055ns (data path - clock path skew + uncertainty)
  Source:               readout/roc/reg/r_gen[1].rsync/m_q_0 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      8.593ns (Levels of Logic = 5)
  Clock Path Skew:      -5.085ns (3.293 - 8.378)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: readout/roc/reg/r_gen[1].rsync/m_q_0 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X51Y452.AQ        Tcko                  0.223   readout/roc/reg/sq<1><3>
                                                          readout/roc/reg/r_gen[1].rsync/m_q_0
    SLICE_X74Y465.A5        net (fanout=1)        1.454   readout/roc/reg/sq<1><0>
    SLICE_X74Y465.A         Tilo                  0.043   readout/roc/reg/Mmux_ipb_out_ipb_rdata111
                                                          readout/roc/reg/Mmux_ipb_out_ipb_rdata112
    SLICE_X132Y465.B2       net (fanout=1)        1.643   ipb_out_readout_ipb_rdata<0>
    SLICE_X132Y465.B        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata18
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata21
    SLICE_X176Y453.A5       net (fanout=1)        1.760   infra/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X176Y453.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<1>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X170Y459.D1       net (fanout=1)        0.711   infra/ipb_in_m_ipb_rdata<0>
    SLICE_X170Y459.D        Tilo                  0.043   infra/ipbus/trans/tx_data<0>
                                                          infra/ipbus/trans/sm/mux321
    SLICE_X170Y459.C5       net (fanout=1)        0.159   infra/ipbus/trans/tx_data<0>
    SLICE_X170Y459.C        Tilo                  0.043   infra/ipbus/trans/tx_data<0>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata11
    RAMB36_X8Y93.DIADI0     net (fanout=1)        1.885   infra/ipbus/buf_out_a[0]_wdata<0>
    RAMB36_X8Y93.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         8.593ns (0.981ns logic, 7.612ns route)
                                                          (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.831ns (data path - clock path skew + uncertainty)
  Source:               readout/roc/reg/w_gen[0].wsync/q_0 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      8.483ns (Levels of Logic = 5)
  Clock Path Skew:      -4.971ns (3.293 - 8.264)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: readout/roc/reg/w_gen[0].wsync/q_0 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X102Y458.AMUX     Tshcko                0.316   readout/roc/ctrl<0><15>
                                                          readout/roc/reg/w_gen[0].wsync/q_0
    SLICE_X74Y465.A1        net (fanout=3)        1.251   readout/roc/ctrl<0><0>
    SLICE_X74Y465.A         Tilo                  0.043   readout/roc/reg/Mmux_ipb_out_ipb_rdata111
                                                          readout/roc/reg/Mmux_ipb_out_ipb_rdata112
    SLICE_X132Y465.B2       net (fanout=1)        1.643   ipb_out_readout_ipb_rdata<0>
    SLICE_X132Y465.B        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata18
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata21
    SLICE_X176Y453.A5       net (fanout=1)        1.760   infra/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X176Y453.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<1>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X170Y459.D1       net (fanout=1)        0.711   infra/ipb_in_m_ipb_rdata<0>
    SLICE_X170Y459.D        Tilo                  0.043   infra/ipbus/trans/tx_data<0>
                                                          infra/ipbus/trans/sm/mux321
    SLICE_X170Y459.C5       net (fanout=1)        0.159   infra/ipbus/trans/tx_data<0>
    SLICE_X170Y459.C        Tilo                  0.043   infra/ipbus/trans/tx_data<0>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata11
    RAMB36_X8Y93.DIADI0     net (fanout=1)        1.885   infra/ipbus/buf_out_a[0]_wdata<0>
    RAMB36_X8Y93.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         8.483ns (1.074ns logic, 7.409ns route)
                                                          (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.115ns (data path - clock path skew + uncertainty)
  Source:               readout/roc/reg/r_gen[0].rsync/m_q_0 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1 (RAM)
  Data Path Delay:      7.739ns (Levels of Logic = 5)
  Clock Path Skew:      -4.999ns (3.293 - 8.292)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: readout/roc/reg/r_gen[0].rsync/m_q_0 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X74Y459.AQ        Tcko                  0.259   readout/roc/reg/sq<0><0>
                                                          readout/roc/reg/r_gen[0].rsync/m_q_0
    SLICE_X74Y465.A3        net (fanout=1)        0.564   readout/roc/reg/sq<0><0>
    SLICE_X74Y465.A         Tilo                  0.043   readout/roc/reg/Mmux_ipb_out_ipb_rdata111
                                                          readout/roc/reg/Mmux_ipb_out_ipb_rdata112
    SLICE_X132Y465.B2       net (fanout=1)        1.643   ipb_out_readout_ipb_rdata<0>
    SLICE_X132Y465.B        Tilo                  0.043   infra/fabric/Mmux_ipb_out_ipb_rdata18
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata21
    SLICE_X176Y453.A5       net (fanout=1)        1.760   infra/fabric/Mmux_ipb_out_ipb_rdata2
    SLICE_X176Y453.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<1>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata23
    SLICE_X170Y459.D1       net (fanout=1)        0.711   infra/ipb_in_m_ipb_rdata<0>
    SLICE_X170Y459.D        Tilo                  0.043   infra/ipbus/trans/tx_data<0>
                                                          infra/ipbus/trans/sm/mux321
    SLICE_X170Y459.C5       net (fanout=1)        0.159   infra/ipbus/trans/tx_data<0>
    SLICE_X170Y459.C        Tilo                  0.043   infra/ipbus/trans/tx_data<0>
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata11
    RAMB36_X8Y93.DIADI0     net (fanout=1)        1.885   infra/ipbus/buf_out_a[0]_wdata<0>
    RAMB36_X8Y93.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram1
    ----------------------------------------------------  ---------------------------
    Total                                         7.739ns (1.017ns logic, 6.722ns route)
                                                          (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB36_X9Y92.DIADI2), 12 paths
--------------------------------------------------------------------------------
Delay (setup path):     14.047ns (data path - clock path skew + uncertainty)
  Source:               readout/roc/reg/r_gen[1].rsync/m_q_6 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      8.600ns (Levels of Logic = 5)
  Clock Path Skew:      -5.070ns (3.308 - 8.378)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: readout/roc/reg/r_gen[1].rsync/m_q_6 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y452.CQ        Tcko                  0.259   readout/roc/reg/sq<1><7>
                                                          readout/roc/reg/r_gen[1].rsync/m_q_6
    SLICE_X90Y462.A1        net (fanout=1)        1.831   readout/roc/reg/sq<1><6>
    SLICE_X90Y462.A         Tilo                  0.043   ipb_out_readout_ipb_rdata<7>
                                                          readout/roc/reg/Mmux_ipb_out_ipb_rdata291
    SLICE_X132Y467.B6       net (fanout=1)        1.389   ipb_out_readout_ipb_rdata<6>
    SLICE_X132Y467.B        Tilo                  0.043   ttc/ctr/sctr<7>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata581
    SLICE_X176Y451.A3       net (fanout=1)        2.054   infra/fabric/Mmux_ipb_out_ipb_rdata58
    SLICE_X176Y451.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<7>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata582
    SLICE_X170Y460.B1       net (fanout=1)        0.832   infra/ipb_in_m_ipb_rdata<6>
    SLICE_X170Y460.B        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/sm/mux101181
    SLICE_X170Y460.A4       net (fanout=1)        0.239   infra/ipbus/trans/tx_data<6>
    SLICE_X170Y460.A        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB36_X9Y92.DIADI2     net (fanout=1)        1.238   infra/ipbus/buf_out_a[0]_wdata<6>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         8.600ns (1.017ns logic, 7.583ns route)
                                                          (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.744ns (data path - clock path skew + uncertainty)
  Source:               readout/roc/reg/w_gen[0].wsync/q_6 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      7.407ns (Levels of Logic = 5)
  Clock Path Skew:      -4.960ns (3.308 - 8.268)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: readout/roc/reg/w_gen[0].wsync/q_6 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X100Y459.CQ       Tcko                  0.259   readout/roc/ctrl<0><6>
                                                          readout/roc/reg/w_gen[0].wsync/q_6
    SLICE_X90Y462.A5        net (fanout=3)        0.638   readout/roc/ctrl<0><6>
    SLICE_X90Y462.A         Tilo                  0.043   ipb_out_readout_ipb_rdata<7>
                                                          readout/roc/reg/Mmux_ipb_out_ipb_rdata291
    SLICE_X132Y467.B6       net (fanout=1)        1.389   ipb_out_readout_ipb_rdata<6>
    SLICE_X132Y467.B        Tilo                  0.043   ttc/ctr/sctr<7>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata581
    SLICE_X176Y451.A3       net (fanout=1)        2.054   infra/fabric/Mmux_ipb_out_ipb_rdata58
    SLICE_X176Y451.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<7>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata582
    SLICE_X170Y460.B1       net (fanout=1)        0.832   infra/ipb_in_m_ipb_rdata<6>
    SLICE_X170Y460.B        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/sm/mux101181
    SLICE_X170Y460.A4       net (fanout=1)        0.239   infra/ipbus/trans/tx_data<6>
    SLICE_X170Y460.A        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB36_X9Y92.DIADI2     net (fanout=1)        1.238   infra/ipbus/buf_out_a[0]_wdata<6>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         7.407ns (1.017ns logic, 6.390ns route)
                                                          (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.893ns (data path - clock path skew + uncertainty)
  Source:               datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_6 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAM)
  Data Path Delay:      6.470ns (Levels of Logic = 9)
  Clock Path Skew:      -5.046ns (3.308 - 8.354)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_6 to infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X200Y443.CQ       Tcko                  0.259   datapath/mgt/qgen[0].quad/ctrl<2><7>
                                                          datapath/mgt/qgen[0].quad/reg/w_gen[2].wsync/q_6
    SLICE_X200Y443.B5       net (fanout=1)        0.463   datapath/mgt/qgen[0].quad/ctrl<2><6>
    SLICE_X200Y443.B        Tilo                  0.043   datapath/mgt/qgen[0].quad/ctrl<2><7>
                                                          datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata584
    SLICE_X201Y443.D3       net (fanout=1)        0.358   datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata583
    SLICE_X201Y443.D        Tilo                  0.043   datapath/mgt/qgen[0].quad/ctrl<0><7>
                                                          datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata585
    SLICE_X200Y449.A5       net (fanout=1)        0.475   datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata584
    SLICE_X200Y449.A        Tilo                  0.043   datapath/mgt/qgen[0].quad/ctrl<4><7>
                                                          datapath/mgt/qgen[0].quad/reg/Mmux_ipb_out_ipb_rdata586
    SLICE_X191Y449.C2       net (fanout=1)        0.679   datapath/mgt/ipb_out_q[0]_ipb_rdata<6>
    SLICE_X191Y449.C        Tilo                  0.043   datapath/fabric/Mmux_ipb_out_ipb_rdata582
                                                          datapath/mgt/fabric/Mmux_ipb_out_ipb_rdata291
    SLICE_X191Y449.D4       net (fanout=1)        0.236   datapath/ipbr[4]_ipb_rdata<6>
    SLICE_X191Y449.D        Tilo                  0.043   datapath/fabric/Mmux_ipb_out_ipb_rdata582
                                                          datapath/fabric/Mmux_ipb_out_ipb_rdata583
    SLICE_X176Y451.B6       net (fanout=1)        0.517   datapath/fabric/Mmux_ipb_out_ipb_rdata582
    SLICE_X176Y451.B        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<7>
                                                          datapath/fabric/Mmux_ipb_out_ipb_rdata584
    SLICE_X176Y451.A4       net (fanout=1)        0.244   ipb_out_datapath_ipb_rdata<6>
    SLICE_X176Y451.A        Tilo                  0.043   infra/ipbus/trans/sm/rmw_input<7>
                                                          infra/fabric/Mmux_ipb_out_ipb_rdata582
    SLICE_X170Y460.B1       net (fanout=1)        0.832   infra/ipb_in_m_ipb_rdata<6>
    SLICE_X170Y460.B        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/sm/mux101181
    SLICE_X170Y460.A4       net (fanout=1)        0.239   infra/ipbus/trans/tx_data<6>
    SLICE_X170Y460.A        Tilo                  0.043   infra/ipbus/trans/sm/rx_ready_d
                                                          infra/ipbus/trans/iface/Mmux_trans_out_wdata291
    RAMB36_X9Y92.DIADI2     net (fanout=1)        1.238   infra/ipbus/buf_out_a[0]_wdata<6>
    RAMB36_X9Y92.CLKARDCLKL Trdck_DIA             0.543   infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
                                                          infra/ipbus/udp_if/ipbus_tx_ram/Mram_ram2
    ----------------------------------------------------  ---------------------------
    Total                                         6.470ns (1.189ns logic, 5.281ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_clk240_r_path" TIG;
--------------------------------------------------------------------------------

Paths for end point readout/roc/reg/w_gen[0].wsync/m1 (SLICE_X66Y470.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.831ns (datapath - clock path skew - uncertainty)
  Source:               readout/roc/reg/w_gen[0].wsync/s3 (FF)
  Destination:          readout/roc/reg/w_gen[0].wsync/m1 (FF)
  Data Path Delay:      0.217ns (Levels of Logic = 0)
  Clock Path Skew:      -1.991ns (1.995 - 3.986)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: readout/roc/reg/w_gen[0].wsync/s3 to readout/roc/reg/w_gen[0].wsync/m1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y470.CQ     Tcko                  0.100   readout/roc/reg/w_gen[0].wsync/s3
                                                       readout/roc/reg/w_gen[0].wsync/s3
    SLICE_X66Y470.AX     net (fanout=2)        0.154   readout/roc/reg/w_gen[0].wsync/s3
    SLICE_X66Y470.CLK    Tckdi       (-Th)     0.037   readout/roc/reg/w_gen[0].wsync/m3
                                                       readout/roc/reg/w_gen[0].wsync/m1
    -------------------------------------------------  ---------------------------
    Total                                      0.217ns (0.063ns logic, 0.154ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift_0 (SLICE_X210Y436.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.948ns (datapath - clock path skew - uncertainty)
  Source:               datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_26 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift_0 (FF)
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      -2.008ns (2.038 - 4.046)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_26 to datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X210Y435.BQ    Tcko                  0.118   datapath/mgt/qgen[0].quad/ctrl<3><24>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_26
    SLICE_X210Y436.SR    net (fanout=3)        0.147   datapath/mgt/qgen[0].quad/ctrl<3><26>
    SLICE_X210Y436.CLK   Tremck      (-Th)    -0.052   datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift<1>
                                                       datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift_0
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.170ns logic, 0.147ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift_3 (SLICE_X210Y436.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.948ns (datapath - clock path skew - uncertainty)
  Source:               datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_26 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift_3 (FF)
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      -2.008ns (2.038 - 4.046)
  Source Clock:         clk240 rising
  Destination Clock:    clk_ipb rising
  Clock Uncertainty:    0.377ns

  Clock Uncertainty:          0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.307ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_26 to datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X210Y435.BQ    Tcko                  0.118   datapath/mgt/qgen[0].quad/ctrl<3><24>
                                                       datapath/mgt/qgen[0].quad/reg/w_gen[3].wsync/q_26
    SLICE_X210Y436.SR    net (fanout=3)        0.147   datapath/mgt/qgen[0].quad/ctrl<3><26>
    SLICE_X210Y436.CLK   Tremck      (-Th)    -0.052   datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift<1>
                                                       datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/inst_rx_reset_oneshot/shift_3
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.170ns logic, 0.147ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_cdc = MAXDELAY FROM TIMEGRP "tx_cdc_upstream_ff" TO 
TIMEGRP         "tx_cdc_downstream_ff" 4 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 528 paths analyzed, 264 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.257ns.
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_16 (SLICE_X218Y402.A6), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf3_16 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_16 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.257ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf3_16 to datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y413.AQ    Tcko                  0.223   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf3<19>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf3_16
    SLICE_X212Y436.B2    net (fanout=1)        1.514   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf3<16>
    SLICE_X212Y436.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/inst_cpll_lock_bridge/shift<3>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT82
    SLICE_X218Y402.A6    net (fanout=1)        1.468   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT81
    SLICE_X218Y402.CLK   Tas                   0.009   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<0><17>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT84
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_16
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.275ns logic, 2.982ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf0_16 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_16 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.479ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf0_16 to datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X215Y422.AQ    Tcko                  0.223   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf0<19>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf0_16
    SLICE_X212Y436.B5    net (fanout=1)        0.736   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf0<16>
    SLICE_X212Y436.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/inst_cpll_lock_bridge/shift<3>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT82
    SLICE_X218Y402.A6    net (fanout=1)        1.468   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT81
    SLICE_X218Y402.CLK   Tas                   0.009   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<0><17>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT84
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_16
    -------------------------------------------------  ---------------------------
    Total                                      2.479ns (0.275ns logic, 2.204ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_4 (SLICE_X215Y408.A2), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0_4 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.109ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0_4 to datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X206Y407.DQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0<4>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0_4
    SLICE_X211Y438.C3    net (fanout=1)        1.247   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0<4>
    SLICE_X211Y438.C     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf1<32>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT282
    SLICE_X215Y408.A2    net (fanout=1)        1.551   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT281
    SLICE_X215Y408.CLK   Tas                   0.009   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<1><5>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT284
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (0.311ns logic, 2.798ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3_4 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.638ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3_4 to datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X211Y427.AQ    Tcko                  0.223   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3<7>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3_4
    SLICE_X211Y438.C1    net (fanout=1)        0.812   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3<4>
    SLICE_X211Y438.C     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf1<32>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT282
    SLICE_X215Y408.A2    net (fanout=1)        1.551   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT281
    SLICE_X215Y408.CLK   Tas                   0.009   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<1><5>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT284
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.275ns logic, 2.363ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_12 (SLICE_X217Y403.A6), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0_12 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_12 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0_12 to datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X208Y400.AQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0<15>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0_12
    SLICE_X209Y436.B1    net (fanout=1)        1.155   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf0<12>
    SLICE_X209Y436.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/reg/r_gen[8].rsync/m3
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT42
    SLICE_X217Y403.A6    net (fanout=1)        1.494   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT41
    SLICE_X217Y403.CLK   Tas                   0.009   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<1><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT44
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_12
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.311ns logic, 2.649ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3_12 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_12 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3_12 to datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X210Y422.AQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3<15>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3_12
    SLICE_X209Y436.B4    net (fanout=1)        0.970   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/buf3<12>
    SLICE_X209Y436.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/reg/r_gen[8].rsync/m3
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT42
    SLICE_X217Y403.A6    net (fanout=1)        1.494   datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT41
    SLICE_X217Y403.CLK   Tas                   0.009   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<1><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT44
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[1].tx_clk_bridge/data_out_12
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.311ns logic, 2.464ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_cdc = MAXDELAY FROM TIMEGRP "tx_cdc_upstream_ff" TO TIMEGRP         "tx_cdc_downstream_ff" 4 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_17 (SLICE_X216Y419.C5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2_17 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2_17 to datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y419.BQ    Tcko                  0.100   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2<19>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2_17
    SLICE_X216Y419.D6    net (fanout=1)        0.054   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2<17>
    SLICE_X216Y419.D     Tilo                  0.028   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<2><17>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT91
    SLICE_X216Y419.C5    net (fanout=1)        0.082   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT9
    SLICE_X216Y419.CLK   Tah         (-Th)     0.059   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<2><17>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT94
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.069ns logic, 0.136ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1_17 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.539ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1_17 to datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X213Y421.BQ    Tcko                  0.100   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1<19>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1_17
    SLICE_X216Y419.D2    net (fanout=1)        0.388   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1<17>
    SLICE_X216Y419.D     Tilo                  0.028   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<2><17>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT91
    SLICE_X216Y419.C5    net (fanout=1)        0.082   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT9
    SLICE_X216Y419.CLK   Tah         (-Th)     0.059   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<2><17>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT94
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.539ns (0.069ns logic, 0.470ns route)
                                                       (12.8% logic, 87.2% route)
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_13 (SLICE_X220Y420.C5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2_13 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2_13 to datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X221Y420.BQ    Tcko                  0.100   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2<15>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2_13
    SLICE_X220Y420.D6    net (fanout=1)        0.054   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf2<13>
    SLICE_X220Y420.D     Tilo                  0.028   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<2><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT51
    SLICE_X220Y420.C5    net (fanout=1)        0.082   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT5
    SLICE_X220Y420.CLK   Tah         (-Th)     0.059   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<2><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT54
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.069ns logic, 0.136ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_13 (SLICE_X220Y420.C5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1_13 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1_13 to datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X220Y421.BQ    Tcko                  0.118   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1<15>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1_13
    SLICE_X220Y420.D4    net (fanout=1)        0.265   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/buf1<13>
    SLICE_X220Y420.D     Tilo                  0.028   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<2><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT51
    SLICE_X220Y420.C5    net (fanout=1)        0.082   datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT5
    SLICE_X220Y420.CLK   Tah         (-Th)     0.059   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<2><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT54
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[2].tx_clk_bridge/data_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.087ns logic, 0.347ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_13 (SLICE_X218Y406.C5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1_13 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.237ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1_13 to datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X219Y406.BQ    Tcko                  0.100   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<15>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1_13
    SLICE_X218Y406.D6    net (fanout=1)        0.058   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<13>
    SLICE_X218Y406.D     Tilo                  0.028   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<0><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT51
    SLICE_X218Y406.C5    net (fanout=1)        0.084   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT5
    SLICE_X218Y406.CLK   Tah         (-Th)     0.033   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<0><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT54
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.237ns (0.095ns logic, 0.142ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_13 (SLICE_X218Y406.C5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf2_13 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk240 rising
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/txusrclk<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf2_13 to datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X217Y406.BQ    Tcko                  0.100   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf2<15>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf2_13
    SLICE_X218Y406.D2    net (fanout=1)        0.326   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf2<13>
    SLICE_X218Y406.D     Tilo                  0.028   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<0><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT51
    SLICE_X218Y406.C5    net (fanout=1)        0.084   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT5
    SLICE_X218Y406.CLK   Tah         (-Th)     0.033   datapath/mgt/qgen[0].quad/quad/txinfo_at_link_clk<0><13>
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/Mmux_r_add[1]_data_out[32]_wide_mux_22_OUT54
                                                       datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/data_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.095ns logic, 0.410ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mgtclk_125 = PERIOD TIMEGRP "mgtclk_125" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 376 paths analyzed, 184 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.487ns.
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/refclk_div/div_gen[5].cnt_0 (SLICE_X140Y184.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_2 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_2 to datapath/mgt/refclk_div/div_gen[5].cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.CQ    Tcko                  0.259   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_2
    SLICE_X141Y184.A2    net (fanout=2)        0.552   datapath/mgt/refclk_div/div_gen[5].cnt<2>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.583ns logic, 0.869ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_4 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_4 to datapath/mgt/refclk_div/div_gen[5].cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.DQ    Tcko                  0.259   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_4
    SLICE_X141Y184.A1    net (fanout=1)        0.357   datapath/mgt/refclk_div/div_gen[5].cnt<4>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.583ns logic, 0.674ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_3 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_3 to datapath/mgt/refclk_div/div_gen[5].cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.CMUX  Tshcko                0.317   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_3
    SLICE_X141Y184.A3    net (fanout=2)        0.269   datapath/mgt/refclk_div/div_gen[5].cnt<3>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.641ns logic, 0.586ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/refclk_div/div_gen[5].cnt_1 (SLICE_X140Y184.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_2 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_2 to datapath/mgt/refclk_div/div_gen[5].cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.CQ    Tcko                  0.259   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_2
    SLICE_X141Y184.A2    net (fanout=2)        0.552   datapath/mgt/refclk_div/div_gen[5].cnt<2>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.583ns logic, 0.869ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_4 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_4 to datapath/mgt/refclk_div/div_gen[5].cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.DQ    Tcko                  0.259   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_4
    SLICE_X141Y184.A1    net (fanout=1)        0.357   datapath/mgt/refclk_div/div_gen[5].cnt<4>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.583ns logic, 0.674ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_3 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_3 to datapath/mgt/refclk_div/div_gen[5].cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.CMUX  Tshcko                0.317   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_3
    SLICE_X141Y184.A3    net (fanout=2)        0.269   datapath/mgt/refclk_div/div_gen[5].cnt<3>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.641ns logic, 0.586ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/refclk_div/div_gen[5].cnt_3 (SLICE_X140Y184.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_2 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_2 to datapath/mgt/refclk_div/div_gen[5].cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.CQ    Tcko                  0.259   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_2
    SLICE_X141Y184.A2    net (fanout=2)        0.552   datapath/mgt/refclk_div/div_gen[5].cnt<2>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.583ns logic, 0.869ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_4 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_4 to datapath/mgt/refclk_div/div_gen[5].cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.DQ    Tcko                  0.259   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_4
    SLICE_X141Y184.A1    net (fanout=1)        0.357   datapath/mgt/refclk_div/div_gen[5].cnt<4>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.583ns logic, 0.674ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/refclk_div/div_gen[5].cnt_3 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[5].cnt_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 0.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/refclk_div/div_gen[5].cnt_3 to datapath/mgt/refclk_div/div_gen[5].cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y184.CMUX  Tshcko                0.317   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_3
    SLICE_X141Y184.A3    net (fanout=2)        0.269   datapath/mgt/refclk_div/div_gen[5].cnt<3>
    SLICE_X141Y184.A     Tilo                  0.043   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o<4>1
    SLICE_X140Y184.SR    net (fanout=1)        0.317   datapath/mgt/refclk_div/GND_659_o_div_gen[5].cnt[4]_equal_9_o
    SLICE_X140Y184.CLK   Tsrck                 0.281   datapath/mgt/refclk_div/div_gen[5].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[5].cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.641ns logic, 0.586ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mgtclk_125 = PERIOD TIMEGRP "mgtclk_125" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/refclk_div/t_3 (SLICE_X140Y363.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/refclk_div/div_gen[3].q (FF)
  Destination:          datapath/mgt/refclk_div/t_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.156ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         datapath/mgt/refclk_buf<3> rising at 8.000ns
  Destination Clock:    datapath/mgt/refclk_buf<3> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/refclk_div/div_gen[3].q to datapath/mgt/refclk_div/t_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y364.AQ    Tcko                  0.118   datapath/mgt/refclk_div/div_gen[3].q
                                                       datapath/mgt/refclk_div/div_gen[3].q
    SLICE_X140Y363.A6    net (fanout=1)        0.097   datapath/mgt/refclk_div/div_gen[3].q
    SLICE_X140Y363.CLK   Tah         (-Th)     0.059   datapath/mgt/refclk_mon_v<3>
                                                       datapath/mgt/refclk_div/t_3_rstpot
                                                       datapath/mgt/refclk_div/t_3
    -------------------------------------------------  ---------------------------
    Total                                      0.156ns (0.059ns logic, 0.097ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/refclk_div/t_5 (SLICE_X140Y185.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/refclk_div/div_gen[5].q (FF)
  Destination:          datapath/mgt/refclk_div/t_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         datapath/mgt/refclk_buf<5> rising at 8.000ns
  Destination Clock:    datapath/mgt/refclk_buf<5> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/refclk_div/div_gen[5].q to datapath/mgt/refclk_div/t_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y184.AQ    Tcko                  0.100   datapath/mgt/refclk_div/div_gen[5].q
                                                       datapath/mgt/refclk_div/div_gen[5].q
    SLICE_X140Y185.A5    net (fanout=1)        0.122   datapath/mgt/refclk_div/div_gen[5].q
    SLICE_X140Y185.CLK   Tah         (-Th)     0.059   datapath/mgt/refclk_mon_v<5>
                                                       datapath/mgt/refclk_div/t_5_rstpot
                                                       datapath/mgt/refclk_div/t_5
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.041ns logic, 0.122ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/refclk_div/div_gen[2].q (SLICE_X138Y183.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/refclk_div/div_gen[2].cnt_2 (FF)
  Destination:          datapath/mgt/refclk_div/div_gen[2].q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.172ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         datapath/mgt/refclk_buf<2> rising at 8.000ns
  Destination Clock:    datapath/mgt/refclk_buf<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/refclk_div/div_gen[2].cnt_2 to datapath/mgt/refclk_div/div_gen[2].q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y183.CQ    Tcko                  0.100   datapath/mgt/refclk_div/div_gen[2].cnt<4>
                                                       datapath/mgt/refclk_div/div_gen[2].cnt_2
    SLICE_X138Y183.A5    net (fanout=2)        0.131   datapath/mgt/refclk_div/div_gen[2].cnt<2>
    SLICE_X138Y183.CLK   Tah         (-Th)     0.059   datapath/mgt/refclk_div/div_gen[2].q
                                                       datapath/mgt/refclk_div/GND_659_o_div_gen[2].cnt[4]_equal_21_o<4>1
                                                       datapath/mgt/refclk_div/div_gen[2].q
    -------------------------------------------------  ---------------------------
    Total                                      0.172ns (0.041ns logic, 0.131ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mgtclk_125 = PERIOD TIMEGRP "mgtclk_125" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tibiper)
  Physical resource: datapath/mgt/rgen[6].ibuf/I
  Logical resource: datapath/mgt/rgen[6].ibuf/I
  Location pin: IBUFDS_GTE2_X0Y3.I
  Clock network: refclkp_6_IBUF
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tibibper)
  Physical resource: datapath/mgt/rgen[6].ibuf/IB
  Logical resource: datapath/mgt/rgen[6].ibuf/IB
  Location pin: IBUFDS_GTE2_X0Y3.IB
  Clock network: refclkn_6_IBUF
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tibiper)
  Physical resource: datapath/mgt/rgen[4].ibuf/I
  Logical resource: datapath/mgt/rgen[4].ibuf/I
  Location pin: IBUFDS_GTE2_X1Y11.I
  Clock network: refclkp_4_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mgtclk_250 = PERIOD TIMEGRP "mgtclk_250" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7519 paths analyzed, 2275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.895ns.
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4 (SLICE_X206Y421.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.797 - 0.846)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y434.BQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage
    SLICE_X214Y413.B1    net (fanout=7)        2.522   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
    SLICE_X214Y413.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE    net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK   Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (0.480ns logic, 3.331ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.797 - 0.846)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y434.AQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
                                                       datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage
    SLICE_X214Y413.B2    net (fanout=8)        2.255   datapath/mgt/qgen[0].quad/chan_ro_reg<0><1><30>
    SLICE_X214Y413.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE    net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK   Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (0.480ns logic, 3.064ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i (OTHER)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.236ns (0.797 - 1.033)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTHE2_CHANNEL_X1Y32.RXCHARISK1 Tgthcko_RXCHARISK     1.086   datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i
                                                                 datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i
    SLICE_X214Y413.B3              net (fanout=2)        0.708   datapath/mgt/qgen[0].quad/quad/rxcharisk<0><1>
    SLICE_X214Y413.B               Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                                 datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE              net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK             Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                                 datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_4
    -----------------------------------------------------------  ---------------------------
    Total                                                2.824ns (1.307ns logic, 1.517ns route)
                                                                 (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0 (SLICE_X206Y421.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.797 - 0.846)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y434.BQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage
    SLICE_X214Y413.B1    net (fanout=7)        2.522   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
    SLICE_X214Y413.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE    net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK   Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (0.480ns logic, 3.331ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.797 - 0.846)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y434.AQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
                                                       datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage
    SLICE_X214Y413.B2    net (fanout=8)        2.255   datapath/mgt/qgen[0].quad/chan_ro_reg<0><1><30>
    SLICE_X214Y413.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE    net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK   Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (0.480ns logic, 3.064ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i (OTHER)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.236ns (0.797 - 1.033)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTHE2_CHANNEL_X1Y32.RXCHARISK1 Tgthcko_RXCHARISK     1.086   datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i
                                                                 datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i
    SLICE_X214Y413.B3              net (fanout=2)        0.708   datapath/mgt/qgen[0].quad/quad/rxcharisk<0><1>
    SLICE_X214Y413.B               Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                                 datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE              net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK             Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                                 datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_0
    -----------------------------------------------------------  ---------------------------
    Total                                                2.824ns (1.307ns logic, 1.517ns route)
                                                                 (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5 (SLICE_X206Y421.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.797 - 0.846)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y434.BQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/sync_loss_cdc/regs[1].sync_stage
    SLICE_X214Y413.B1    net (fanout=7)        2.522   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
    SLICE_X214Y413.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE    net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK   Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (0.480ns logic, 3.331ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.544ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (0.797 - 0.846)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X192Y434.AQ    Tcko                  0.259   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_rst
                                                       datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/usrrst[0].rxusrrst_sync/regs[1].sync_stage
    SLICE_X214Y413.B2    net (fanout=8)        2.255   datapath/mgt/qgen[0].quad/chan_ro_reg<0><1><30>
    SLICE_X214Y413.B     Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE    net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK   Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                       datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (0.480ns logic, 3.064ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i (OTHER)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.236ns (0.797 - 1.033)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 0.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<0> rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i to datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5
    Location                       Delay type         Delay(ns)  Physical Resource
                                                                 Logical Resource(s)
    -----------------------------------------------------------  -------------------
    GTHE2_CHANNEL_X1Y32.RXCHARISK1 Tgthcko_RXCHARISK     1.086   datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i
                                                                 datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[0].gth_transceiver_i/gthe2_i
    SLICE_X214Y413.B3              net (fanout=2)        0.708   datapath/mgt/qgen[0].quad/quad/rxcharisk<0><1>
    SLICE_X214Y413.B               Tilo                  0.043   datapath/mgt/qgen[0].quad/quad/tx_gen[0].tx_clk_bridge/buf1<23>
                                                                 datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv1
    SLICE_X206Y421.CE              net (fanout=3)        0.809   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/_n0117_inv
    SLICE_X206Y421.CLK             Tceck                 0.178   datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                                 datapath/mgt/qgen[0].quad/quad/rx_gen[0].rxdata_simple_cdc_buf_inst/wbuf_add_5
    -----------------------------------------------------------  ---------------------------
    Total                                                2.824ns (1.307ns logic, 1.517ns route)
                                                                 (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mgtclk_250 = PERIOD TIMEGRP "mgtclk_250" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAMB18_X13Y173.ADDRBWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add_5 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.100 - 0.058)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<2> rising at 4.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<2> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add_5 to datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X206Y431.CQ            Tcko                  0.118   datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                               datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add_5
    RAMB18_X13Y173.ADDRBWRADDR10 net (fanout=3)        0.149   datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add<5>
    RAMB18_X13Y173.CLKBWRCLK     Trckc_ADDRB (-Th)     0.183   datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
                                                               datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              0.084ns (-0.065ns logic, 0.149ns route)
                                                               (-77.4% logic, 177.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAMB18_X13Y170.ADDRBWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/wbuf_add_5 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.502 - 0.438)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<1> rising at 4.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<1> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/wbuf_add_5 to datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X206Y424.CQ            Tcko                  0.118   datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/wbuf_add<5>
                                                               datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/wbuf_add_5
    RAMB18_X13Y170.ADDRBWRADDR10 net (fanout=3)        0.208   datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/wbuf_add<5>
    RAMB18_X13Y170.WRCLK         Trckc_ADDRB (-Th)     0.183   datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
                                                               datapath/mgt/qgen[0].quad/quad/rx_gen[1].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              0.143ns (-0.065ns logic, 0.208ns route)
                                                               (-45.5% logic, 145.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAMB18_X13Y173.ADDRBWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add_3 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.100 - 0.057)
  Source Clock:         datapath/mgt/qgen[0].quad/quad/rxusrclk<2> rising at 4.000ns
  Destination Clock:    datapath/mgt/qgen[0].quad/quad/rxusrclk<2> rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add_3 to datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X207Y430.CQ           Tcko                  0.100   datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add<3>
                                                              datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add_3
    RAMB18_X13Y173.ADDRBWRADDR8 net (fanout=5)        0.208   datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/wbuf_add<3>
    RAMB18_X13Y173.CLKBWRCLK    Trckc_ADDRB (-Th)     0.183   datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
                                                              datapath/mgt/qgen[0].quad/quad/rx_gen[2].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.125ns (-0.083ns logic, 0.208ns route)
                                                              (-66.4% logic, 166.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mgtclk_250 = PERIOD TIMEGRP "mgtclk_250" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.461ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.539ns (282.566MHz) (Tgthper_RXUSRCLK)
  Physical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/gthe2_i/RXUSRCLK
  Logical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/gthe2_i/RXUSRCLK
  Location pin: GTHE2_CHANNEL_X1Y34.RXUSRCLK
  Clock network: datapath/mgt/qgen[0].quad/quad/rxusrclk<2>
--------------------------------------------------------------------------------
Slack: 0.461ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.539ns (282.566MHz) (Tgthper_RXUSRCLK2)
  Physical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/gthe2_i/RXUSRCLK2
  Logical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/gthe2_i/RXUSRCLK2
  Location pin: GTHE2_CHANNEL_X1Y34.RXUSRCLK2
  Clock network: datapath/mgt/qgen[0].quad/quad/rxusrclk<2>
--------------------------------------------------------------------------------
Slack: 0.461ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.539ns (282.566MHz) (Tgthper_TXUSRCLK)
  Physical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/gthe2_i/TXUSRCLK
  Logical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/gthe2_i/TXUSRCLK
  Location pin: GTHE2_CHANNEL_X1Y34.TXUSRCLK
  Clock network: datapath/mgt/qgen[0].quad/quad/txusrclk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ttc_clocks_clk40_u = PERIOD TIMEGRP "ttc_clocks_clk40_u" 
TS_clk40_in HIGH         50% PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6588 paths analyzed, 1415 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.633ns.
--------------------------------------------------------------------------------

Paths for end point datapath/lock (SLICE_X173Y450.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/cnt/qgen[0].lock_loc (FF)
  Destination:          datapath/lock (FF)
  Requirement:          4.167ns
  Data Path Delay:      1.290ns (Levels of Logic = 0)
  Clock Path Skew:      -0.413ns (4.042 - 4.455)
  Source Clock:         clk240 rising at 20.833ns
  Destination Clock:    clk40 rising at 25.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: datapath/cnt/qgen[0].lock_loc to datapath/lock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X193Y441.AMUX  Tshcko                0.287   datapath/mgt_d[0]_data<15>
                                                       datapath/cnt/qgen[0].lock_loc
    SLICE_X173Y450.DX    net (fanout=1)        0.984   datapath/lock_i
    SLICE_X173Y450.CLK   Tdick                 0.019   dist_lock
                                                       datapath/lock
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.306ns logic, 0.984ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point ttc/ttccmd/cdel0 (SLICE_X138Y470.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc/ttccmd/ddr (FF)
  Destination:          ttc/ttccmd/cdel0 (FF)
  Requirement:          9.375ns
  Data Path Delay:      1.776ns (Levels of Logic = 0)
  Clock Path Skew:      1.829ns (3.948 - 2.119)
  Source Clock:         ttc/clk40s rising at 15.625ns
  Destination Clock:    clk40 rising at 25.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ttc/ttccmd/ddr to ttc/ttccmd/cdel0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y472.Q1     Tickq                 0.435   ttc/ttccmd/ttc_data<0>
                                                       ttc/ttccmd/ddr
    SLICE_X138Y470.CI    net (fanout=1)        1.305   ttc/ttccmd/ttc_data<0>
    SLICE_X138Y470.CLK   Tds                   0.036   ttc/ttccmd/ttc_l1a
                                                       ttc/ttccmd/cdel0
    -------------------------------------------------  ---------------------------
    Total                                      1.776ns (0.471ns logic, 1.305ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point ttc/ttccmd/cdel1 (SLICE_X138Y471.BI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ttc/ttccmd/ddr (FF)
  Destination:          ttc/ttccmd/cdel1 (FF)
  Requirement:          9.375ns
  Data Path Delay:      1.059ns (Levels of Logic = 0)
  Clock Path Skew:      1.237ns (2.262 - 1.025)
  Source Clock:         ttc/clk40s rising at 15.625ns
  Destination Clock:    clk40 rising at 25.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Fast Process Corner: ttc/ttccmd/ddr to ttc/ttccmd/cdel1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y472.Q2     Tickq                 0.254   ttc/ttccmd/ttc_data<0>
                                                       ttc/ttccmd/ddr
    SLICE_X138Y471.BI    net (fanout=1)        0.777   ttc/ttccmd/ttc_data<1>
    SLICE_X138Y471.CLK   Tds                   0.028   ttc/ttccmd/decode/sr<0>
                                                       ttc/ttccmd/cdel1
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.282ns logic, 0.777ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ttc_clocks_clk40_u = PERIOD TIMEGRP "ttc_clocks_clk40_u" TS_clk40_in HIGH
        50% PRIORITY 0;
--------------------------------------------------------------------------------

Paths for end point ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X7Y94.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ttc/ttcctr/bctr/bctr_i_7 (FF)
  Destination:          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.078ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.611 - 0.539)
  Source Clock:         clk40 rising at 25.000ns
  Destination Clock:    clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: ttc/ttcctr/bctr/bctr_i_7 to ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y470.DQ       Tcko                  0.178   bunch_ctr<7>
                                                          ttc/ttcctr/bctr/bctr_i_7
    RAMB36_X7Y94.DIADI6     net (fanout=6)        0.427   bunch_ctr<7>
    RAMB36_X7Y94.CLKARDCLKL Trckd_DIA   (-Th)     0.527   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.078ns (-0.349ns logic, 0.427ns route)
                                                          (-447.4% logic, 547.4% route)

--------------------------------------------------------------------------------

Paths for end point ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X8Y94.DIADI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ttc/ttcctr/orb_ctr_i_23 (FF)
  Destination:          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.134ns (0.674 - 0.540)
  Source Clock:         clk40 rising at 25.000ns
  Destination Clock:    clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: ttc/ttcctr/orb_ctr_i_23 to ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X115Y474.DQ       Tcko                  0.178   orb_ctr<23>
                                                          ttc/ttcctr/orb_ctr_i_23
    RAMB36_X8Y94.DIADI15    net (fanout=3)        0.496   orb_ctr<23>
    RAMB36_X8Y94.CLKARDCLKU Trckd_DIA   (-Th)     0.527   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.147ns (-0.349ns logic, 0.496ns route)
                                                          (-237.4% logic, 337.4% route)

--------------------------------------------------------------------------------

Paths for end point ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X7Y94.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ttc/ttcctr/bctr/bctr_i_6 (FF)
  Destination:          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.611 - 0.539)
  Source Clock:         clk40 rising at 25.000ns
  Destination Clock:    clk40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: ttc/ttcctr/bctr/bctr_i_6 to ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y470.CQ       Tcko                  0.178   bunch_ctr<7>
                                                          ttc/ttcctr/bctr/bctr_i_6
    RAMB36_X7Y94.DIADI5     net (fanout=6)        0.434   bunch_ctr<6>
    RAMB36_X7Y94.CLKARDCLKU Trckd_DIA   (-Th)     0.527   ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                          ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.085ns (-0.349ns logic, 0.434ns route)
                                                          (-410.6% logic, 510.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ttc_clocks_clk40_u = PERIOD TIMEGRP "ttc_clocks_clk40_u" TS_clk40_in HIGH
        50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 23.161ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y94.CLKARDCLKL
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 23.161ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X8Y94.CLKARDCLKU
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 23.161ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y94.CLKARDCLKL
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ttc_clocks_clk240_u = PERIOD TIMEGRP 
"ttc_clocks_clk240_u" TS_clk40_in / 6         HIGH 50% PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32494 paths analyzed, 9977 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.137ns.
--------------------------------------------------------------------------------

Paths for end point datapath/buffers/qgen[9].dbus_chan[8]_init (SLICE_X20Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/buffers/qgen[8].dbus_chan[8]_init (FF)
  Destination:          datapath/buffers/qgen[9].dbus_chan[8]_init (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.903ns (Levels of Logic = 0)
  Clock Path Skew:      -0.150ns (1.215 - 1.365)
  Source Clock:         clk240 rising at 0.000ns
  Destination Clock:    clk240 rising at 4.166ns
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.152ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/buffers/qgen[8].dbus_chan[8]_init to datapath/buffers/qgen[9].dbus_chan[8]_init
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X193Y43.DMUX   Tshcko                0.286   datapath/buffers/qgen[8].dbus_chan[8]_strobe
                                                       datapath/buffers/qgen[8].dbus_chan[8]_init
    SLICE_X20Y43.DX      net (fanout=1)        3.609   datapath/buffers/qgen[8].dbus_chan[8]_init
    SLICE_X20Y43.CLK     Tdick                 0.008   datapath/buffers/qgen[9].dbus_chan[8]_strobe
                                                       datapath/buffers/qgen[9].dbus_chan[8]_init
    -------------------------------------------------  ---------------------------
    Total                                      3.903ns (0.294ns logic, 3.609ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/buffers/qgen[9].dbus_chan[8]_data_data_12 (SLICE_X20Y49.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/buffers/qgen[8].dbus_chan[8]_data_data_12 (FF)
  Destination:          datapath/buffers/qgen[9].dbus_chan[8]_data_data_12 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.891ns (Levels of Logic = 1)
  Clock Path Skew:      -0.150ns (1.216 - 1.366)
  Source Clock:         clk240 rising at 0.000ns
  Destination Clock:    clk240 rising at 4.166ns
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.152ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/buffers/qgen[8].dbus_chan[8]_data_data_12 to datapath/buffers/qgen[9].dbus_chan[8]_data_data_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X193Y49.AQ     Tcko                  0.223   datapath/buffers/qgen[8].dbus_chan[8]_data_data<15>
                                                       datapath/buffers/qgen[8].dbus_chan[8]_data_data_12
    SLICE_X20Y49.A5      net (fanout=1)        3.677   datapath/buffers/qgen[8].dbus_chan[8]_data_data<12>
    SLICE_X20Y49.CLK     Tas                  -0.009   datapath/buffers/qgen[9].dbus_chan[8]_data_data<11>
                                                       datapath/buffers/qgen[8].dbus_chan[8]_data_data<12>_rt
                                                       datapath/buffers/qgen[9].dbus_chan[8]_data_data_12
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (0.214ns logic, 3.677ns route)
                                                       (5.5% logic, 94.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/buffers/qgen[9].dbus_chan[8]_data_data_25 (SLICE_X21Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/buffers/qgen[8].dbus_chan[8]_data_data_25 (FF)
  Destination:          datapath/buffers/qgen[9].dbus_chan[8]_data_data_25 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.874ns (Levels of Logic = 0)
  Clock Path Skew:      -0.150ns (1.216 - 1.366)
  Source Clock:         clk240 rising at 0.000ns
  Destination Clock:    clk240 rising at 4.166ns
  Clock Uncertainty:    0.084ns

  Clock Uncertainty:          0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.152ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: datapath/buffers/qgen[8].dbus_chan[8]_data_data_25 to datapath/buffers/qgen[9].dbus_chan[8]_data_data_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X193Y47.BQ     Tcko                  0.223   datapath/buffers/qgen[8].dbus_chan[8]_data_data<27>
                                                       datapath/buffers/qgen[8].dbus_chan[8]_data_data_25
    SLICE_X21Y47.BX      net (fanout=1)        3.620   datapath/buffers/qgen[8].dbus_chan[8]_data_data<25>
    SLICE_X21Y47.CLK     Tdick                 0.031   datapath/buffers/qgen[9].dbus_chan[8]_data_data<27>
                                                       datapath/buffers/qgen[9].dbus_chan[8]_data_data_25
    -------------------------------------------------  ---------------------------
    Total                                      3.874ns (0.254ns logic, 3.620ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ttc_clocks_clk240_u = PERIOD TIMEGRP "ttc_clocks_clk240_u" TS_clk40_in / 6
        HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------

Paths for end point readout/roc/pend (SLICE_X94Y467.A6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ttc/ttcctr/bctr/bctr_i_2 (FF)
  Destination:          readout/roc/pend (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 2)
  Clock Path Skew:      0.385ns (2.604 - 2.219)
  Source Clock:         clk40 rising at 0.000ns
  Destination Clock:    clk240 rising at 0.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ttc/ttcctr/bctr/bctr_i_2 to readout/roc/pend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y470.CQ    Tcko                  0.100   bunch_ctr<3>
                                                       ttc/ttcctr/bctr/bctr_i_2
    SLICE_X91Y467.C6     net (fanout=6)        0.417   bunch_ctr<2>
    SLICE_X91Y467.C      Tilo                  0.028   readout/roc/bxmatch122
                                                       readout/roc/bxmatch123
    SLICE_X94Y467.A6     net (fanout=4)        0.114   readout/roc/bxmatch122
    SLICE_X94Y467.CLK    Tah         (-Th)     0.032   readout/roc/pend
                                                       readout/roc/pend_rsti_AND_926_o_norst1
                                                       readout/roc/pend
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.096ns logic, 0.531ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ttc/ttcctr/bctr/bctr_i_7 (FF)
  Destination:          readout/roc/pend (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 2)
  Clock Path Skew:      0.385ns (2.604 - 2.219)
  Source Clock:         clk40 rising at 0.000ns
  Destination Clock:    clk240 rising at 0.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ttc/ttcctr/bctr/bctr_i_7 to readout/roc/pend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y470.DQ    Tcko                  0.100   bunch_ctr<7>
                                                       ttc/ttcctr/bctr/bctr_i_7
    SLICE_X91Y467.C4     net (fanout=6)        0.434   bunch_ctr<7>
    SLICE_X91Y467.C      Tilo                  0.028   readout/roc/bxmatch122
                                                       readout/roc/bxmatch123
    SLICE_X94Y467.A6     net (fanout=4)        0.114   readout/roc/bxmatch122
    SLICE_X94Y467.CLK    Tah         (-Th)     0.032   readout/roc/pend
                                                       readout/roc/pend_rsti_AND_926_o_norst1
                                                       readout/roc/pend
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.096ns logic, 0.548ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ttc/ttcctr/bctr/bctr_i_3 (FF)
  Destination:          readout/roc/pend (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 2)
  Clock Path Skew:      0.385ns (2.604 - 2.219)
  Source Clock:         clk40 rising at 0.000ns
  Destination Clock:    clk240 rising at 0.000ns
  Clock Uncertainty:    0.236ns

  Clock Uncertainty:          0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ttc/ttcctr/bctr/bctr_i_3 to readout/roc/pend
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y470.DQ    Tcko                  0.100   bunch_ctr<3>
                                                       ttc/ttcctr/bctr/bctr_i_3
    SLICE_X91Y467.C5     net (fanout=7)        0.481   bunch_ctr<3>
    SLICE_X91Y467.C      Tilo                  0.028   readout/roc/bxmatch122
                                                       readout/roc/bxmatch123
    SLICE_X94Y467.A6     net (fanout=4)        0.114   readout/roc/bxmatch122
    SLICE_X94Y467.CLK    Tah         (-Th)     0.032   readout/roc/pend
                                                       readout/roc/pend_rsti_AND_926_o_norst1
                                                       readout/roc/pend
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.096ns logic, 0.595ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAMB18_X13Y178.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rbuf_add_5 (FF)
  Destination:          datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.110 - 0.065)
  Source Clock:         clk240 rising at 0.000ns
  Destination Clock:    clk240 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rbuf_add_5 to datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X207Y445.DQ            Tcko                  0.100   datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rbuf_add<5>
                                                               datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rbuf_add_5
    RAMB18_X13Y178.ADDRARDADDR10 net (fanout=3)        0.164   datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rbuf_add<5>
    RAMB18_X13Y178.RDCLK         Trckc_ADDRA (-Th)     0.183   datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
                                                               datapath/mgt/qgen[0].quad/quad/rx_gen[3].rxdata_simple_cdc_buf_inst/rx_buf/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram
    ---------------------------------------------------------  ---------------------------
    Total                                              0.081ns (-0.083ns logic, 0.164ns route)
                                                               (-102.5% logic, 202.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/Mram_ram_l (RAMB18_X13Y176.ADDRARDADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/actr_6 (FF)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/Mram_ram_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.517 - 0.450)
  Source Clock:         clk240 rising at 0.000ns
  Destination Clock:    clk240 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/actr_6 to datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/Mram_ram_l
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X208Y441.CQ            Tcko                  0.118   datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/actr<7>
                                                               datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/actr_6
    RAMB18_X13Y176.ADDRARDADDR10 net (fanout=4)        0.172   datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/actr<6>
    RAMB18_X13Y176.RDCLK         Trckc_ADDRA (-Th)     0.183   datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/Mram_ram_l
                                                               datapath/buffers/qgen[0].cgen.chan_gen[0].txbuf/rxbuf/Mram_ram_l
    ---------------------------------------------------------  ---------------------------
    Total                                              0.107ns (-0.065ns logic, 0.172ns route)
                                                               (-60.7% logic, 160.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ttc_clocks_clk240_u = PERIOD TIMEGRP "ttc_clocks_clk240_u" TS_clk40_in / 6
        HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 2.071ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: payload/lut_gen[1].lut_i/Mram_ram/CLKARDCLKL
  Logical resource: payload/lut_gen[1].lut_i/Mram_ram/CLKARDCLKL
  Location pin: RAMB36_X10Y89.CLKARDCLKL
  Clock network: clk240
--------------------------------------------------------------------------------
Slack: 2.071ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: payload/lut_gen[1].lut_i/Mram_ram/CLKARDCLKU
  Logical resource: payload/lut_gen[1].lut_i/Mram_ram/CLKARDCLKU
  Location pin: RAMB36_X10Y89.CLKARDCLKU
  Clock network: clk240
--------------------------------------------------------------------------------
Slack: 2.071ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/Mram_ram_h/CLKARDCLK
  Logical resource: datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/Mram_ram_h/CLKARDCLK
  Location pin: RAMB18_X14Y170.RDCLK
  Clock network: clk240
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ttc_clocks_clk40s_u = PERIOD TIMEGRP 
"ttc_clocks_clk40s_u" TS_clk40_in         PHASE 15.625 ns HIGH 50% PRIORITY 0;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ttc_clocks_clk40s_u = PERIOD TIMEGRP "ttc_clocks_clk40s_u" TS_clk40_in
        PHASE 15.625 ns HIGH 50% PRIORITY 0;
--------------------------------------------------------------------------------
Slack: 23.930ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.070ns (934.579MHz) (Tickper)
  Physical resource: ttc/ttccmd/ttc_data<0>/CLK
  Logical resource: ttc/ttccmd/ddr/CK
  Location pin: ILOGIC_X1Y472.CLK
  Clock network: ttc/clk40s
--------------------------------------------------------------------------------
Slack: 23.930ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.070ns (934.579MHz) (Tickper)
  Physical resource: ttc/ttccmd/ttc_data<0>/CLKB
  Logical resource: ttc/ttccmd/ddr/CKB
  Location pin: ILOGIC_X1Y472.CLKB
  Clock network: ttc/clk40s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infra_clocks_clk_ipb_i = PERIOD TIMEGRP 
"infra_clocks_clk_ipb_i" TS_eth_clk         / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 442937 paths analyzed, 10538 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.942ns.
--------------------------------------------------------------------------------

Paths for end point datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9 (SLICE_X212Y420.CIN), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.561ns (Levels of Logic = 6)
  Clock Path Skew:      -0.325ns (1.222 - 1.547)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y93.DOBDO1 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
    SLICE_X187Y465.D4    net (fanout=1)        1.171   infra/ipbus/trans_in_udp_rdata<1>
    SLICE_X187Y465.DMUX  Tilo                  0.145   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.COUT  Tbyp                  0.054   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CLK   Tcinck                0.086   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_xor<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9
    -------------------------------------------------  ---------------------------
    Total                                     11.561ns (2.565ns logic, 8.996ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.500ns (Levels of Logic = 6)
  Clock Path Skew:      -0.226ns (1.222 - 1.448)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X187Y465.D5    net (fanout=20)       0.654   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X187Y465.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.COUT  Tbyp                  0.054   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CLK   Tcinck                0.086   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_xor<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9
    -------------------------------------------------  ---------------------------
    Total                                      9.500ns (1.021ns logic, 8.479ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/trans/iface/dsel (FF)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.233ns (1.222 - 1.455)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/trans/iface/dsel to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X186Y465.AQ    Tcko                  0.259   infra/ipbus/trans/iface/dsel
                                                       infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.A3    net (fanout=16)       0.802   infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.AMUX  Tilo                  0.142   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.COUT  Tbyp                  0.054   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CLK   Tcinck                0.086   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_xor<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_9
    -------------------------------------------------  ---------------------------
    Total                                      8.820ns (0.883ns logic, 7.937ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10 (SLICE_X212Y420.CIN), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.508ns (Levels of Logic = 6)
  Clock Path Skew:      -0.325ns (1.222 - 1.547)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y93.DOBDO1 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
    SLICE_X187Y465.D4    net (fanout=1)        1.171   infra/ipbus/trans_in_udp_rdata<1>
    SLICE_X187Y465.DMUX  Tilo                  0.145   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.COUT  Tbyp                  0.054   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CLK   Tcinck                0.033   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_xor<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10
    -------------------------------------------------  ---------------------------
    Total                                     11.508ns (2.512ns logic, 8.996ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.447ns (Levels of Logic = 6)
  Clock Path Skew:      -0.226ns (1.222 - 1.448)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X187Y465.D5    net (fanout=20)       0.654   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X187Y465.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.COUT  Tbyp                  0.054   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CLK   Tcinck                0.033   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_xor<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10
    -------------------------------------------------  ---------------------------
    Total                                      9.447ns (0.968ns logic, 8.479ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/trans/iface/dsel (FF)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.233ns (1.222 - 1.455)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/trans/iface/dsel to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X186Y465.AQ    Tcko                  0.259   infra/ipbus/trans/iface/dsel
                                                       infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.A3    net (fanout=16)       0.802   infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.AMUX  Tilo                  0.142   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.COUT  Tbyp                  0.054   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
    SLICE_X212Y420.CLK   Tcinck                0.033   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_xor<10>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_10
    -------------------------------------------------  ---------------------------
    Total                                      8.767ns (0.830ns logic, 7.937ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5 (SLICE_X212Y419.CIN), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 (RAM)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      11.507ns (Levels of Logic = 5)
  Clock Path Skew:      -0.324ns (1.223 - 1.547)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11 to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X14Y93.DOBDO1 Trcko_DOB             1.800   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
                                                       infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram11
    SLICE_X187Y465.D4    net (fanout=1)        1.171   infra/ipbus/trans_in_udp_rdata<1>
    SLICE_X187Y465.DMUX  Tilo                  0.145   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CLK   Tcinck                0.086   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5
    -------------------------------------------------  ---------------------------
    Total                                     11.507ns (2.511ns logic, 8.996ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/arb_gen.arb/src_0 (FF)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      9.446ns (Levels of Logic = 5)
  Clock Path Skew:      -0.225ns (1.223 - 1.448)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/arb_gen.arb/src_0 to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X176Y469.AQ    Tcko                  0.259   infra/ipbus/arb_gen.arb/src<0>
                                                       infra/ipbus/arb_gen.arb/src_0
    SLICE_X187Y465.D5    net (fanout=20)       0.654   infra/ipbus/arb_gen.arb/src<0>
    SLICE_X187Y465.DMUX  Tilo                  0.142   infra/ipbus/trans/iface/rxf<20>
                                                       infra/ipbus/arb_gen.arb/Mmux_trans_out_rdata121
    SLICE_X176Y462.A2    net (fanout=2)        0.690   infra/ipbus/trans_in_rdata<1>
    SLICE_X176Y462.AMUX  Tilo                  0.138   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CLK   Tcinck                0.086   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5
    -------------------------------------------------  ---------------------------
    Total                                      9.446ns (0.967ns logic, 8.479ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/ipbus/trans/iface/dsel (FF)
  Destination:          datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5 (FF)
  Requirement:          16.000ns
  Data Path Delay:      8.766ns (Levels of Logic = 4)
  Clock Path Skew:      -0.232ns (1.223 - 1.455)
  Source Clock:         clk_ipb rising at 0.000ns
  Destination Clock:    clk_ipb falling at 16.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/ipbus/trans/iface/dsel to datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X186Y465.AQ    Tcko                  0.259   infra/ipbus/trans/iface/dsel
                                                       infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.A3    net (fanout=16)       0.802   infra/ipbus/trans/iface/dsel
    SLICE_X176Y462.AMUX  Tilo                  0.142   infra/ipbus/trans/cfg_dout<6>
                                                       infra/ipbus/trans/iface/Mmux_rxd121
    SLICE_X168Y465.A6    net (fanout=9)        0.985   infra/ipbus/trans/cfg_din<1>
    SLICE_X168Y465.A     Tilo                  0.043   ctrl/i2c_bot/i2c/registers/ctr_int[7]_GND_554_o_mux_6_OUT<1>
                                                       infra/ipbus/trans/sm/Mmux_ipb_out_ipb_wdata121
    SLICE_X212Y418.B1    net (fanout=69)       6.150   ipb_in_ctrl_ipb_wdata<1>
    SLICE_X212Y418.COUT  Topcyb                0.299   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<3>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_lut<1>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CIN   net (fanout=1)        0.000   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<3>
    SLICE_X212Y419.CLK   Tcinck                0.086   datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/Mcount_ptr_cy<7>
                                                       datapath/buffers/qgen[0].cgen.chan_gen[3].rxbuf/rxbuf/ptr_5
    -------------------------------------------------  ---------------------------
    Total                                      8.766ns (0.829ns logic, 7.937ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_infra_clocks_clk_ipb_i = PERIOD TIMEGRP "infra_clocks_clk_ipb_i" TS_eth_clk
        / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point payload/lut_gen[0].lut_i/Mram_ram (RAMB36_X11Y89.ADDRBWRADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/ipbus/trans/sm/addr_4 (FF)
  Destination:          payload/lut_gen[0].lut_i/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.820 - 0.670)
  Source Clock:         clk_ipb rising at 32.000ns
  Destination Clock:    clk_ipb rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/ipbus/trans/sm/addr_4 to payload/lut_gen[0].lut_i/Mram_ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X177Y453.AQ           Tcko                  0.100   ipb_in_ctrl_ipb_addr<7>
                                                              infra/ipbus/trans/sm/addr_4
    RAMB36_X11Y89.ADDRBWRADDRL9 net (fanout=93)       0.240   ipb_in_ctrl_ipb_addr<4>
    RAMB36_X11Y89.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   payload/lut_gen[0].lut_i/Mram_ram
                                                              payload/lut_gen[0].lut_i/Mram_ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.157ns (-0.083ns logic, 0.240ns route)
                                                              (-52.9% logic, 152.9% route)

--------------------------------------------------------------------------------

Paths for end point payload/lut_gen[0].lut_i/Mram_ram (RAMB36_X11Y89.ADDRBWRADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/ipbus/trans/sm/addr_4 (FF)
  Destination:          payload/lut_gen[0].lut_i/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.820 - 0.670)
  Source Clock:         clk_ipb rising at 32.000ns
  Destination Clock:    clk_ipb rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/ipbus/trans/sm/addr_4 to payload/lut_gen[0].lut_i/Mram_ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X177Y453.AQ           Tcko                  0.100   ipb_in_ctrl_ipb_addr<7>
                                                              infra/ipbus/trans/sm/addr_4
    RAMB36_X11Y89.ADDRBWRADDRU9 net (fanout=93)       0.240   ipb_in_ctrl_ipb_addr<4>
    RAMB36_X11Y89.CLKBWRCLKU    Trckc_ADDRB (-Th)     0.183   payload/lut_gen[0].lut_i/Mram_ram
                                                              payload/lut_gen[0].lut_i/Mram_ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.157ns (-0.083ns logic, 0.240ns route)
                                                              (-52.9% logic, 152.9% route)

--------------------------------------------------------------------------------

Paths for end point payload/lut_gen[0].lut_i/Mram_ram (RAMB36_X11Y89.ADDRBWRADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/ipbus/trans/sm/addr_5 (FF)
  Destination:          payload/lut_gen[0].lut_i/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.195ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.820 - 0.670)
  Source Clock:         clk_ipb rising at 32.000ns
  Destination Clock:    clk_ipb rising at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/ipbus/trans/sm/addr_5 to payload/lut_gen[0].lut_i/Mram_ram
    Location                     Delay type         Delay(ns)  Physical Resource
                                                               Logical Resource(s)
    ---------------------------------------------------------  -------------------
    SLICE_X177Y453.BQ            Tcko                  0.100   ipb_in_ctrl_ipb_addr<7>
                                                               infra/ipbus/trans/sm/addr_5
    RAMB36_X11Y89.ADDRBWRADDRL10 net (fanout=37)       0.278   ipb_in_ctrl_ipb_addr<5>
    RAMB36_X11Y89.CLKBWRCLKL     Trckc_ADDRB (-Th)     0.183   payload/lut_gen[0].lut_i/Mram_ram
                                                               payload/lut_gen[0].lut_i/Mram_ram
    ---------------------------------------------------------  ---------------------------
    Total                                              0.195ns (-0.083ns logic, 0.278ns route)
                                                               (-42.6% logic, 142.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_infra_clocks_clk_ipb_i = PERIOD TIMEGRP "infra_clocks_clk_ipb_i" TS_eth_clk
        / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.286ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgthper_DRPCLK)
  Physical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/gthe2_i/DRPCLK
  Logical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[2].gth_transceiver_i/gthe2_i/DRPCLK
  Location pin: GTHE2_CHANNEL_X1Y34.DRPCLK
  Clock network: clk_ipb
--------------------------------------------------------------------------------
Slack: 26.286ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgthper_DRPCLK)
  Physical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/gthe2_i/DRPCLK
  Logical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[3].gth_transceiver_i/gthe2_i/DRPCLK
  Location pin: GTHE2_CHANNEL_X1Y35.DRPCLK
  Clock network: clk_ipb
--------------------------------------------------------------------------------
Slack: 26.286ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgthper_DRPCLK)
  Physical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[1].gth_transceiver_i/gthe2_i/DRPCLK
  Logical resource: datapath/mgt/qgen[0].quad/quad/gth_quad_wrapper_jj_inst/gth_quad_i/g_gt_instances[1].gth_transceiver_i/gthe2_i/DRPCLK
  Location pin: GTHE2_CHANNEL_X1Y33.DRPCLK
  Clock network: clk_ipb
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infra_clocks_clk_p40_i = PERIOD TIMEGRP 
"infra_clocks_clk_p40_i" TS_eth_clk         / 0.32 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_infra_clocks_clk_p40_i = PERIOD TIMEGRP "infra_clocks_clk_p40_i" TS_eth_clk
        / 0.32 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.096ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ttc/clocks/mmcm/CLKOUT5
  Logical resource: ttc/clocks/mmcm/CLKOUT5
  Location pin: MMCME2_ADV_X1Y9.CLKOUT5
  Clock network: ttc/clocks/clk240_u
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: ttc/clocks/mmcm/CLKIN2
  Logical resource: ttc/clocks/mmcm/CLKIN2
  Location pin: MMCME2_ADV_X1Y9.CLKIN2
  Clock network: clk40ish
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tmmcmpw_CLKIN1_25_50)
  Physical resource: ttc/clocks/mmcm/CLKIN2
  Logical resource: ttc/clocks/mmcm/CLKIN2
  Location pin: MMCME2_ADV_X1Y9.CLKIN2
  Clock network: clk40ish
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infra_eth_clk62_5_ub = PERIOD TIMEGRP 
"infra_eth_clk62_5_ub" TS_txoutclk         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1292 paths analyzed, 325 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.198ns.
--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1 (SLICE_X219Y466.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN (FF)
  Destination:          infra/eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (1.888 - 2.080)
  Source Clock:         infra/clk125 rising at 8.000ns
  Destination Clock:    infra/eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN to infra/eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X218Y473.CQ    Tcko                  0.223   infra/eth/phy/enablealign
                                                       infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN
    SLICE_X219Y466.SR    net (fanout=3)        1.829   infra/eth/phy/enablealign
    SLICE_X219Y466.CLK   Trck                  0.178   infra/eth/phy/transceiver_inst/encommaalign_int
                                                       infra/eth/phy/transceiver_inst/reclock_encommaalign/reset_sync1
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.401ns logic, 1.829ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2 (SLICE_X219Y466.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN (FF)
  Destination:          infra/eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.230ns (Levels of Logic = 0)
  Clock Path Skew:      -0.192ns (1.888 - 2.080)
  Source Clock:         infra/clk125 rising at 8.000ns
  Destination Clock:    infra/eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN to infra/eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X218Y473.CQ    Tcko                  0.223   infra/eth/phy/enablealign
                                                       infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/SYNCHRONISATION/ENCOMMAALIGN
    SLICE_X219Y466.SR    net (fanout=3)        1.829   infra/eth/phy/enablealign
    SLICE_X219Y466.CLK   Trck                  0.178   infra/eth/phy/transceiver_inst/encommaalign_int
                                                       infra/eth/phy/transceiver_inst/reclock_encommaalign/reset_sync2
    -------------------------------------------------  ---------------------------
    Total                                      2.230ns (0.401ns logic, 1.829ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/txdata_int_7 (SLICE_X214Y459.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/phy/transceiver_inst/txdata_double_7 (FF)
  Destination:          infra/eth/phy/transceiver_inst/txdata_int_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.008ns (Levels of Logic = 0)
  Clock Path Skew:      -0.197ns (1.893 - 2.090)
  Source Clock:         infra/clk125 rising at 8.000ns
  Destination Clock:    infra/eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: infra/eth/phy/transceiver_inst/txdata_double_7 to infra/eth/phy/transceiver_inst/txdata_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X214Y465.DQ    Tcko                  0.223   infra/eth/phy/transceiver_inst/txdata_double<7>
                                                       infra/eth/phy/transceiver_inst/txdata_double_7
    SLICE_X214Y459.DX    net (fanout=1)        1.766   infra/eth/phy/transceiver_inst/txdata_double<7>
    SLICE_X214Y459.CLK   Tdick                 0.019   infra/eth/phy/transceiver_inst/txdata_int<7>
                                                       infra/eth/phy/transceiver_inst/txdata_int_7
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.242ns logic, 1.766ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_infra_eth_clk62_5_ub = PERIOD TIMEGRP "infra_eth_clk62_5_ub" TS_txoutclk
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i (GTHE2_CHANNEL_X1Y36.TXDATA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/eth/phy/transceiver_inst/txdata_int_2 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.208ns (0.660 - 0.452)
  Source Clock:         infra/eth/clk62_5 rising at 16.000ns
  Destination Clock:    infra/eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/eth/phy/transceiver_inst/txdata_int_2 to infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    SLICE_X216Y461.CQ             Tcko                  0.118   infra/eth/phy/transceiver_inst/txdata_int<3>
                                                                infra/eth/phy/transceiver_inst/txdata_int_2
    GTHE2_CHANNEL_X1Y36.TXDATA2   net (fanout=1)        0.349   infra/eth/phy/transceiver_inst/txdata_int<2>
    GTHE2_CHANNEL_X1Y36.TXUSRCLK2 Tgthckc_TXDATA(-Th)     0.130   infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
                                                                infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
    ----------------------------------------------------------  ---------------------------
    Total                                               0.337ns (-0.012ns logic, 0.349ns route)
                                                                (-3.6% logic, 103.6% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i (GTHE2_CHANNEL_X1Y36.TXDATA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/eth/phy/transceiver_inst/txdata_int_10 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.660 - 0.451)
  Source Clock:         infra/eth/clk62_5 rising at 16.000ns
  Destination Clock:    infra/eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/eth/phy/transceiver_inst/txdata_int_10 to infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    SLICE_X216Y462.CQ             Tcko                  0.118   infra/eth/phy/transceiver_inst/txdata_int<11>
                                                                infra/eth/phy/transceiver_inst/txdata_int_10
    GTHE2_CHANNEL_X1Y36.TXDATA10  net (fanout=1)        0.363   infra/eth/phy/transceiver_inst/txdata_int<10>
    GTHE2_CHANNEL_X1Y36.TXUSRCLK2 Tgthckc_TXDATA(-Th)     0.130   infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
                                                                infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
    ----------------------------------------------------------  ---------------------------
    Total                                               0.351ns (-0.012ns logic, 0.363ns route)
                                                                (-3.4% logic, 103.4% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i (GTHE2_CHANNEL_X1Y36.TXDATA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/eth/phy/transceiver_inst/txdata_int_11 (FF)
  Destination:          infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.351ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.660 - 0.451)
  Source Clock:         infra/eth/clk62_5 rising at 16.000ns
  Destination Clock:    infra/eth/clk62_5 rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: infra/eth/phy/transceiver_inst/txdata_int_11 to infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    SLICE_X216Y462.DQ             Tcko                  0.118   infra/eth/phy/transceiver_inst/txdata_int<11>
                                                                infra/eth/phy/transceiver_inst/txdata_int_11
    GTHE2_CHANNEL_X1Y36.TXDATA11  net (fanout=1)        0.363   infra/eth/phy/transceiver_inst/txdata_int<11>
    GTHE2_CHANNEL_X1Y36.TXUSRCLK2 Tgthckc_TXDATA(-Th)     0.130   infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
                                                                infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i
    ----------------------------------------------------------  ---------------------------
    Total                                               0.351ns (-0.012ns logic, 0.363ns route)
                                                                (-3.4% logic, 103.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_infra_eth_clk62_5_ub = PERIOD TIMEGRP "infra_eth_clk62_5_ub" TS_txoutclk
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.970ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgthper_RXUSRCLK)
  Physical resource: infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i/RXUSRCLK
  Logical resource: infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i/RXUSRCLK
  Location pin: GTHE2_CHANNEL_X1Y36.RXUSRCLK
  Clock network: infra/eth/clk62_5
--------------------------------------------------------------------------------
Slack: 12.970ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgthper_RXUSRCLK2)
  Physical resource: infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i/RXUSRCLK2
  Logical resource: infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i/RXUSRCLK2
  Location pin: GTHE2_CHANNEL_X1Y36.RXUSRCLK2
  Clock network: infra/eth/clk62_5
--------------------------------------------------------------------------------
Slack: 12.970ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgthper_TXUSRCLK)
  Physical resource: infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i/TXUSRCLK
  Logical resource: infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i/TXUSRCLK
  Location pin: GTHE2_CHANNEL_X1Y36.TXUSRCLK
  Clock network: infra/eth/clk62_5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_infra_eth_clk125_ub = PERIOD TIMEGRP 
"infra_eth_clk125_ub" TS_txoutclk / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48615 paths analyzed, 15611 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9 (SLICE_X209Y475.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.795 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y473.B1    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y473.COUT  Topcyb                0.310   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       infra/ipbus/udp_if/payload/mux131411
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CLK   Tcinck                0.117   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (0.825ns logic, 4.573ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.390ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.795 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y473.A1    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y473.COUT  Topcya                0.302   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_lut<0>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CLK   Tcinck                0.117   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      5.390ns (0.817ns logic, 4.573ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.337ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.795 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y474.A2    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y474.COUT  Topcya                0.302   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/mux131711
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CLK   Tcinck                0.117   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_9
    -------------------------------------------------  ---------------------------
    Total                                      5.337ns (0.764ns logic, 4.573ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12 (SLICE_X209Y476.CIN), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.396ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.796 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y473.B1    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y473.COUT  Topcyb                0.310   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       infra/ipbus/udp_if/payload/mux131411
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
    SLICE_X209Y476.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
    SLICE_X209Y476.CLK   Tcinck                0.062   infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG1
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_xor<12>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      5.396ns (0.823ns logic, 4.573ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.388ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.796 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y473.A1    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y473.COUT  Topcya                0.302   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_lut<0>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
    SLICE_X209Y476.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
    SLICE_X209Y476.CLK   Tcinck                0.062   infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG1
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_xor<12>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      5.388ns (0.815ns logic, 4.573ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.335ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.796 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y474.A2    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y474.COUT  Topcya                0.302   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/mux131711
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
    SLICE_X209Y476.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
    SLICE_X209Y476.CLK   Tcinck                0.062   infra/eth/phy/gig_eth_pcs_pma_core/U0/gpcs_pma_inst/RECEIVER/EXTEND_REG1
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_xor<12>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_12
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (0.762ns logic, 4.573ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11 (SLICE_X209Y475.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.380ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.795 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y473.B1    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y473.COUT  Topcyb                0.310   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       infra/ipbus/udp_if/payload/mux131411
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CLK   Tcinck                0.099   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      5.380ns (0.807ns logic, 4.573ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 5)
  Clock Path Skew:      0.010ns (0.795 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y473.A1    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y473.COUT  Topcya                0.302   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<3>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_lut<0>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.CIN   net (fanout=1)        0.000   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<3>
    SLICE_X209Y474.COUT  Tbyp                  0.053   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CLK   Tcinck                0.099   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (0.799ns logic, 4.573ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.319ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.795 - 0.785)
  Source Clock:         infra/clk125 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.053ns

  Clock Uncertainty:          0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.078ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid to infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X184Y477.AQ    Tcko                  0.259   infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_state_FSM_FFd1
                                                       infra/eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X163Y481.A3    net (fanout=123)      1.482   infra/mac_rx_valid
    SLICE_X163Y481.A     Tilo                  0.043   infra/ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       infra/ipbus/udp_if/rx_reset_block/rx_reset1
    SLICE_X207Y474.A2    net (fanout=513)      2.576   infra/ipbus/udp_if/rx_reset
    SLICE_X207Y474.A     Tilo                  0.043   infra/ipbus/udp_if/payload/next_addr_block.addr_to_set_buf<5>
                                                       infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o1
    SLICE_X209Y474.A2    net (fanout=26)       0.508   infra/ipbus/udp_if/payload/rx_reset_send_pending_OR_175_o
    SLICE_X209Y474.COUT  Topcya                0.302   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<7>
                                                       infra/ipbus/udp_if/payload/mux131711
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CIN   net (fanout=1)        0.007   infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<7>
    SLICE_X209Y475.CLK   Tcinck                0.099   infra/ipbus/udp_if/payload/next_addr_block.next_addr_int<11>
                                                       infra/ipbus/udp_if/payload/Madd_next_addr_block.addr_int[12]_GND_418_o_add_61_OUT_cy<11>
                                                       infra/ipbus/udp_if/payload/next_addr_block.next_addr_int_11
    -------------------------------------------------  ---------------------------
    Total                                      5.319ns (0.746ns logic, 4.573ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_infra_eth_clk125_ub = PERIOD TIMEGRP "infra_eth_clk125_ub" TS_txoutclk / 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/internal_ram/Mram_ram (RAMB36_X11Y95.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/ipbus/udp_if/rx_ram_mux/dia_6 (FF)
  Destination:          infra/ipbus/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.116ns (0.813 - 0.697)
  Source Clock:         infra/clk125 rising at 8.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: infra/ipbus/udp_if/rx_ram_mux/dia_6 to infra/ipbus/udp_if/internal_ram/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X173Y484.AQ        Tcko                  0.178   infra/ipbus/udp_if/dia<7>
                                                           infra/ipbus/udp_if/rx_ram_mux/dia_6
    RAMB36_X11Y95.DIADI6     net (fanout=1)        0.476   infra/ipbus/udp_if/dia<6>
    RAMB36_X11Y95.CLKARDCLKL Trckd_DIA   (-Th)     0.527   infra/ipbus/udp_if/internal_ram/Mram_ram
                                                           infra/ipbus/udp_if/internal_ram/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.127ns (-0.349ns logic, 0.476ns route)
                                                           (-274.8% logic, 374.8% route)

--------------------------------------------------------------------------------

Paths for end point infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram42 (RAMB36_X13Y95.DIADI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/ipbus/udp_if/payload/payload_data_sig_7 (FF)
  Destination:          infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram42 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.107ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.877 - 0.791)
  Source Clock:         infra/clk125 rising at 8.000ns
  Destination Clock:    infra/clk125 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: infra/ipbus/udp_if/payload/payload_data_sig_7 to infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram42
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X203Y473.DQ        Tcko                  0.178   infra/ipbus/udp_if/payload_data<7>
                                                           infra/ipbus/udp_if/payload/payload_data_sig_7
    RAMB36_X13Y95.DIADI3     net (fanout=5)        0.456   infra/ipbus/udp_if/payload_data<7>
    RAMB36_X13Y95.CLKARDCLKU Trckd_DIA   (-Th)     0.527   infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram42
                                                           infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram42
    -----------------------------------------------------  ---------------------------
    Total                                          0.107ns (-0.349ns logic, 0.456ns route)
                                                           (-326.2% logic, 426.2% route)

--------------------------------------------------------------------------------

Paths for end point infra/eth/phy/transceiver_inst/rxnotintable_double_0 (SLICE_X216Y467.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               infra/eth/phy/transceiver_inst/rxnotintable_reg_0 (FF)
  Destination:          infra/eth/phy/transceiver_inst/rxnotintable_double_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.230ns (1.056 - 0.826)
  Source Clock:         infra/eth/clk62_5 rising at 0.000ns
  Destination Clock:    infra/clk125 rising at 0.000ns
  Clock Uncertainty:    0.177ns

  Clock Uncertainty:          0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.088ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: infra/eth/phy/transceiver_inst/rxnotintable_reg_0 to infra/eth/phy/transceiver_inst/rxnotintable_double_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X216Y461.CMUX  Tshcko                0.143   infra/eth/phy/transceiver_inst/txdata_int<3>
                                                       infra/eth/phy/transceiver_inst/rxnotintable_reg_0
    SLICE_X216Y467.A1    net (fanout=1)        0.362   infra/eth/phy/transceiver_inst/rxnotintable_reg<0>
    SLICE_X216Y467.CLK   Tah         (-Th)     0.070   infra/eth/phy/transceiver_inst/rxdisperr_double<1>
                                                       infra/eth/phy/transceiver_inst/rxnotintable_reg<0>_rt
                                                       infra/eth/phy/transceiver_inst/rxnotintable_double_0
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.073ns logic, 0.362ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_infra_eth_clk125_ub = PERIOD TIMEGRP "infra_eth_clk125_ub" TS_txoutclk / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgthper_DRPCLK)
  Physical resource: infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i/DRPCLK
  Logical resource: infra/eth/phy/transceiver_inst/gtwizard_inst/gtwizard_v2_5_gbe_gth_i/gt0_gtwizard_v2_5_gbe_gth_i/gthe2_i/DRPCLK
  Location pin: GTHE2_CHANNEL_X1Y36.DRPCLK
  Clock network: infra/clk125
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKL
  Logical resource: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKL
  Location pin: RAMB36_X14Y96.CLKARDCLKL
  Clock network: infra/clk125
--------------------------------------------------------------------------------
Slack: 6.161ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKU
  Logical resource: infra/ipbus/udp_if/ipbus_rx_ram/Mram_ram41/CLKARDCLKU
  Location pin: RAMB36_X14Y96.CLKARDCLKU
  Clock network: infra/clk125
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ttc_clocks_clk40_u_0 = PERIOD TIMEGRP 
"ttc_clocks_clk40_u_0"         TS_infra_clocks_clk_p40_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.839ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ttc_clocks_clk40_u_0 = PERIOD TIMEGRP "ttc_clocks_clk40_u_0"
        TS_infra_clocks_clk_p40_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.161ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y94.CLKARDCLKL
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 23.161ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X8Y94.CLKARDCLKU
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 23.161ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: ttc/hist/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X7Y94.CLKARDCLKL
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ttc_clocks_clk240_u_0 = PERIOD TIMEGRP 
"ttc_clocks_clk240_u_0"         TS_infra_clocks_clk_p40_i / 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.095ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ttc_clocks_clk240_u_0 = PERIOD TIMEGRP "ttc_clocks_clk240_u_0"
        TS_infra_clocks_clk_p40_i / 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.071ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: payload/lut_gen[1].lut_i/Mram_ram/CLKARDCLKL
  Logical resource: payload/lut_gen[1].lut_i/Mram_ram/CLKARDCLKL
  Location pin: RAMB36_X10Y89.CLKARDCLKL
  Clock network: clk240
--------------------------------------------------------------------------------
Slack: 2.071ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: payload/lut_gen[1].lut_i/Mram_ram/CLKARDCLKU
  Logical resource: payload/lut_gen[1].lut_i/Mram_ram/CLKARDCLKU
  Location pin: RAMB36_X10Y89.CLKARDCLKU
  Clock network: clk240
--------------------------------------------------------------------------------
Slack: 2.071ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/Mram_ram_h/CLKARDCLK
  Logical resource: datapath/buffers/qgen[0].cgen.chan_gen[2].rxbuf/rxbuf/Mram_ram_h/CLKARDCLK
  Location pin: RAMB18_X14Y170.RDCLK
  Clock network: clk240
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ttc_clocks_clk40s_u_0 = PERIOD TIMEGRP 
"ttc_clocks_clk40s_u_0"         TS_infra_clocks_clk_p40_i PHASE 15.625 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.070ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ttc_clocks_clk40s_u_0 = PERIOD TIMEGRP "ttc_clocks_clk40s_u_0"
        TS_infra_clocks_clk_p40_i PHASE 15.625 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.930ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.070ns (934.579MHz) (Tickper)
  Physical resource: ttc/ttccmd/ttc_data<0>/CLK
  Logical resource: ttc/ttccmd/ddr/CK
  Location pin: ILOGIC_X1Y472.CLK
  Clock network: ttc/clk40s
--------------------------------------------------------------------------------
Slack: 23.930ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.070ns (934.579MHz) (Tickper)
  Physical resource: ttc/ttccmd/ttc_data<0>/CLKB
  Logical resource: ttc/ttccmd/ddr/CKB
  Location pin: ILOGIC_X1Y472.CLKB
  Clock network: ttc/clk40s
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk40_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk40_in                    |     25.000ns|     10.000ns|     24.822ns|            0|            0|            0|        39082|
| TS_ttc_clocks_clk40_u         |     25.000ns|     11.633ns|          N/A|            0|            0|         6588|            0|
| TS_ttc_clocks_clk240_u        |      4.167ns|      4.137ns|          N/A|            0|            0|        32494|            0|
| TS_ttc_clocks_clk40s_u        |     25.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_eth_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_eth_clk                     |      8.000ns|      4.000ns|      5.986ns|            0|            0|         2862|       442937|
| TS_infra_clocks_clk_ipb_i     |     32.000ns|     23.942ns|          N/A|            0|            0|       442937|            0|
| TS_infra_clocks_clk_p40_i     |     25.000ns|     10.000ns|     12.570ns|            0|            0|            0|            0|
|  TS_ttc_clocks_clk40_u_0      |     25.000ns|      1.839ns|          N/A|            0|            0|            0|            0|
|  TS_ttc_clocks_clk240_u_0     |      4.167ns|      2.095ns|          N/A|            0|            0|            0|            0|
|  TS_ttc_clocks_clk40s_u_0     |     25.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_txoutclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_txoutclk                    |     16.000ns|      6.000ns|     11.428ns|            0|            0|            0|        49907|
| TS_infra_eth_clk62_5_ub       |     16.000ns|      5.198ns|          N/A|            0|            0|         1292|            0|
| TS_infra_eth_clk125_ub        |      8.000ns|      5.714ns|          N/A|            0|            0|        48615|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk40_in_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40_in_n     |    4.137|    1.900|    1.893|    1.191|
clk40_in_p     |    4.137|    1.900|    1.893|    1.191|
eth_clkn       |    5.947|    1.900|    1.893|    1.191|
eth_clkp       |    5.947|    1.900|    1.893|    1.191|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk40_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40_in_n     |    4.137|    1.900|    1.893|    1.191|
clk40_in_p     |    4.137|    1.900|    1.893|    1.191|
eth_clkn       |    5.947|    1.900|    1.893|    1.191|
eth_clkp       |    5.947|    1.900|    1.893|    1.191|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40_in_n     |   14.485|    1.900|    1.893|    1.191|
clk40_in_p     |   14.485|    1.900|    1.893|    1.191|
eth_clkn       |   15.807|    8.966|   11.971|    1.210|
eth_clkp       |   15.807|    8.966|   11.971|    1.210|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk40_in_n     |   14.485|    1.900|    1.893|    1.191|
clk40_in_p     |   14.485|    1.900|    1.893|    1.191|
eth_clkn       |   15.807|    8.966|   11.971|    1.210|
eth_clkp       |   15.807|    8.966|   11.971|    1.210|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkn<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<0>     |    1.479|         |         |         |
refclkp<0>     |    1.479|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkn<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<1>     |    1.398|         |         |         |
refclkp<1>     |    1.398|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkn<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<2>     |    1.414|         |         |         |
refclkp<2>     |    1.414|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkn<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<3>     |    1.482|         |         |         |
refclkp<3>     |    1.482|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkn<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<4>     |    1.479|         |         |         |
refclkp<4>     |    1.479|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkn<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<5>     |    1.487|         |         |         |
refclkp<5>     |    1.487|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkn<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<6>     |    1.479|         |         |         |
refclkp<6>     |    1.479|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkn<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<7>     |    1.482|         |         |         |
refclkp<7>     |    1.482|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkp<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<0>     |    1.479|         |         |         |
refclkp<0>     |    1.479|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkp<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<1>     |    1.398|         |         |         |
refclkp<1>     |    1.398|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkp<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<2>     |    1.414|         |         |         |
refclkp<2>     |    1.414|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkp<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<3>     |    1.482|         |         |         |
refclkp<3>     |    1.482|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkp<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<4>     |    1.479|         |         |         |
refclkp<4>     |    1.479|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkp<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<5>     |    1.487|         |         |         |
refclkp<5>     |    1.487|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkp<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<6>     |    1.479|         |         |         |
refclkp<6>     |    1.479|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock refclkp<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
refclkn<7>     |    1.482|         |         |         |
refclkp<7>     |    1.482|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 549617 paths, 0 nets, and 58559 connections

Design statistics:
   Minimum period:  23.942ns{1}   (Maximum frequency:  41.768MHz)
   Maximum path delay from/to any node:   3.257ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr  7 15:55:17 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1900 MB



