INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/ip/instROM/sim/instROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sim_1/new/tb_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rom
