# Architectures
## High Level UML Diagrams
|1|2|
|:--:|:--:|
|![](https://github.com/sanjaynetagal/tusk/blob/main/high_level.png)|   ![](https://github.com/pavankalyanmedishetty/PRACTICE/blob/9b1f6f7f7c7a3b4b7daa1f16c35e8f18daf60815/highlevel.drawio.png)|
|3|4|
|![FUNCTIONS1](https://github.com/nagashirisha27/Practise/blob/master/Functions_1.png)|![diag](https://user-images.githubusercontent.com/89767600/135613506-38690948-bab2-46b5-aca1-9d5f8b6fef59.jpg)|
|5|6|
|![UML diagram](https://user-images.githubusercontent.com/89738607/135744356-b475f8c0-f7f9-42d6-99ac-2f6e56aaf8fa.jpg)|![high level](https://user-images.githubusercontent.com/89605184/135720371-6acb62da-2642-441c-bc3a-9d9f70adb326.jpg)|
|7|8|
![FLOWCHART drawio (2)](https://user-images.githubusercontent.com/89635348/135728479-efbdf1f2-2ee9-4e18-9063-88d164a9a982.png)|![high level design](https://user-images.githubusercontent.com/89680649/132285518-a8de07f2-4c47-42bb-9cc7-4c798adc7a29.jpeg)|
|9|
![1](https://user-images.githubusercontent.com/89605184/136650051-4cb39e92-49a6-4c12-91d5-aa5f7deaa8c6.png)

## Low Level UML Diagrams
|1|
|:--:|
|![](https://github.com/sanjaynetagal/tusk/blob/main/Lowlevel.png)|
|2|
|![](https://github.com/pavankalyanmedishetty/PRACTICE/blob/034305469c5db6a5a81c5c268e1e66c4633c65c7/IMAGES/Untitled%20Diagram.drawio.png)|
|3|
|![FUNCTIONS1](https://github.com/nagashirisha27/Practise/blob/master/Uml_diagram.png)|
|4|
|![FINALUML](https://user-images.githubusercontent.com/89767600/136651799-2f0359f1-7808-49ba-a5d7-85ae5fd94577.jpg)|
|5|
|![Screenshot (358)](https://user-images.githubusercontent.com/89738607/136655518-6a15f7fd-9f12-473c-8b6a-4439ad4e1339.png)|
|6|
|![low1](https://user-images.githubusercontent.com/89605184/136652774-9a3e4aa1-e42c-4a0d-b20d-77bf7267c6f5.png)|
|7|
|![loww](https://user-images.githubusercontent.com/89605184/136651170-dc28a22a-2277-468c-810b-a061d370e2f1.png)|
|8|
|![low levle drawio](https://user-images.githubusercontent.com/89635348/136654603-33109280-6e2d-4f4a-b11c-d42e892c00cb.png)|
|9|
|series resistance|
|![Series_Resistor_circuit](https://user-images.githubusercontent.com/89680649/132283140-eee00ef6-4566-4dc1-9276-ab5a3eb7857c.png)Rt=R1+R2+R3+....+Rn
 ![Parallel Resistance](https://user-images.githubusercontent.com/89680649/132282336-412e56fa-c065-4a15-ad5d-33e54ee72381.png)
 ![ohmconversion](https://user-images.githubusercontent.com/89680649/132283681-6bf6e4b4-06a3-4c4b-90dc-4eb93ceb9d9b.png)|
|10|
|![2-bit-multiplication-new](https://user-images.githubusercontent.com/62984375/135751929-dcca7aad-855c-4160-a398-66ea99011a28.jpg)MULTIPLICATION|
|11|
|![image](https://user-images.githubusercontent.com/62984375/135751956-46ec53e6-eb13-4fbf-bd94-3a98ba47a0fa.png)PARITY CHECK|
|12|
|![image](https://user-images.githubusercontent.com/62984375/135751999-481c3e69-2642-4a14-a20e-ac0636e9f318.png)![image](https://user-images.githubusercontent.com/62984375/135752003-609c18a3-cde6-4d5a-8a59-e571b417650d.png)4:1 MULTIPLEXER|
|13|
|![image](https://user-images.githubusercontent.com/62984375/135752047-d6e048e3-7b97-4440-8be9-d202771fb086.png)2_4 Decoder|
