

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum'
================================================================
* Date:           Sat Dec 11 19:30:56 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103  |compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_1_VITIS_LOOP_109_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      121|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|    20|     2165|     1390|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       86|    -|
|Register             |        -|     -|      146|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    23|     2311|     1597|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103  |compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3  |        4|  20|  2165|  1390|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                              |        4|  20|  2165|  1390|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_8ns_10ns_12_4_1_U1048  |mac_muladd_3ns_8ns_10ns_12_4_1  |  i0 * i1 + i2|
    |mul_mul_10ns_8ns_16_4_1_U1050         |mul_mul_10ns_8ns_16_4_1         |       i0 * i1|
    |mul_mul_12ns_8ns_18_4_1_U1049         |mul_mul_12ns_8ns_18_4_1         |       i0 * i1|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_168_p2     |         +|   0|  0|  41|          34|           1|
    |add_ln108_fu_177_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln109_fu_203_p2       |         +|   0|  0|  17|          10|           1|
    |icmp_ln108_fu_163_p2      |      icmp|   0|  0|  20|          34|          34|
    |icmp_ln109_fu_158_p2      |      icmp|   0|  0|  20|          32|          32|
    |select_ln108_1_fu_191_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln108_fu_183_p3    |    select|   0|  0|  10|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 121|         115|          73|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  59|         11|    1|         11|
    |indvar_flatten_fu_72  |   9|          2|   34|         68|
    |n1_fu_64              |   9|          2|   10|         20|
    |nh_fu_68              |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  86|         17|   48|        105|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln116_reg_326                                                                     |  12|   0|   12|          0|
    |ap_CS_fsm                                                                             |  10|   0|   10|          0|
    |grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_72                                                                  |  34|   0|   34|          0|
    |mul_ln109_reg_341                                                                     |  16|   0|   16|          0|
    |mul_ln119_reg_336                                                                     |  18|   0|   18|          0|
    |n1_fu_64                                                                              |  10|   0|   10|          0|
    |nh_fu_68                                                                              |   3|   0|    3|          0|
    |select_ln108_reg_305                                                                  |  10|   0|   10|          0|
    |tmp_reg_297                                                                           |  32|   0|   34|          2|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 146|   0|  148|          2|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|num_of_nodes                           |   in|   32|     ap_none|                        num_of_nodes|        scalar|
|all_scores_V_address0                  |  out|   18|   ap_memory|                        all_scores_V|         array|
|all_scores_V_ce0                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_q0                        |   in|   28|   ap_memory|                        all_scores_V|         array|
|all_scores_V_address1                  |  out|   18|   ap_memory|                        all_scores_V|         array|
|all_scores_V_ce1                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_we1                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_d1                        |  out|   28|   ap_memory|                        all_scores_V|         array|
|connectivity_mask_final_address0       |  out|   16|   ap_memory|             connectivity_mask_final|         array|
|connectivity_mask_final_ce0            |  out|    1|   ap_memory|             connectivity_mask_final|         array|
|connectivity_mask_final_q0             |   in|   32|   ap_memory|             connectivity_mask_final|         array|
|attention_coefficients_sum_V_address1  |  out|   10|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_ce1       |  out|    1|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_we1       |  out|    1|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_d1        |  out|   28|   ap_memory|        attention_coefficients_sum_V|         array|
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+

