{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 23:43:38 2022 " "Info: Processing started: Thu Dec 15 23:43:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SingleCircleCPU -c SingleCircleCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SingleCircleCPU -c SingleCircleCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Instruction:ins\|temp4\[3\] register RegFile:regfile\|REG_Files~320 22.55 MHz 44.354 ns Internal " "Info: Clock \"clk\" has Internal fmax of 22.55 MHz between source register \"Instruction:ins\|temp4\[3\]\" and destination register \"RegFile:regfile\|REG_Files~320\" (period= 44.354 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.960 ns + Longest register register " "Info: + Longest register to register delay is 21.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction:ins\|temp4\[3\] 1 REG LCFF_X3_Y32_N5 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y32_N5; Fanout = 25; REG Node = 'Instruction:ins\|temp4\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction:ins|temp4[3] } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.438 ns) 1.330 ns Instruction:ins\|Mux14~0 2 COMB LCCOMB_X4_Y35_N20 2 " "Info: 2: + IC(0.892 ns) + CELL(0.438 ns) = 1.330 ns; Loc. = LCCOMB_X4_Y35_N20; Fanout = 2; COMB Node = 'Instruction:ins\|Mux14~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { Instruction:ins|temp4[3] Instruction:ins|Mux14~0 } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.242 ns) 1.828 ns Instruction:ins\|Mux14~1 3 COMB LCCOMB_X4_Y35_N6 122 " "Info: 3: + IC(0.256 ns) + CELL(0.242 ns) = 1.828 ns; Loc. = LCCOMB_X4_Y35_N6; Fanout = 122; COMB Node = 'Instruction:ins\|Mux14~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { Instruction:ins|Mux14~0 Instruction:ins|Mux14~1 } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.420 ns) 3.081 ns RegFile:regfile\|REG_Files~1326 4 COMB LCCOMB_X3_Y39_N22 1 " "Info: 4: + IC(0.833 ns) + CELL(0.420 ns) = 3.081 ns; Loc. = LCCOMB_X3_Y39_N22; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1326'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { Instruction:ins|Mux14~1 RegFile:regfile|REG_Files~1326 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 3.969 ns RegFile:regfile\|REG_Files~1327 5 COMB LCCOMB_X3_Y36_N18 1 " "Info: 5: + IC(0.738 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X3_Y36_N18; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1327'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { RegFile:regfile|REG_Files~1326 RegFile:regfile|REG_Files~1327 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.150 ns) 4.818 ns RegFile:regfile\|REG_Files~1330 6 COMB LCCOMB_X3_Y37_N12 1 " "Info: 6: + IC(0.699 ns) + CELL(0.150 ns) = 4.818 ns; Loc. = LCCOMB_X3_Y37_N12; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1330'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { RegFile:regfile|REG_Files~1327 RegFile:regfile|REG_Files~1330 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.150 ns) 6.148 ns RegFile:regfile\|REG_Files~1333 7 COMB LCCOMB_X8_Y36_N26 261 " "Info: 7: + IC(1.180 ns) + CELL(0.150 ns) = 6.148 ns; Loc. = LCCOMB_X8_Y36_N26; Fanout = 261; COMB Node = 'RegFile:regfile\|REG_Files~1333'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { RegFile:regfile|REG_Files~1330 RegFile:regfile|REG_Files~1333 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 6.576 ns ALU:alu\|concat~25 8 COMB LCCOMB_X8_Y36_N8 2 " "Info: 8: + IC(0.278 ns) + CELL(0.150 ns) = 6.576 ns; Loc. = LCCOMB_X8_Y36_N8; Fanout = 2; COMB Node = 'ALU:alu\|concat~25'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { RegFile:regfile|REG_Files~1333 ALU:alu|concat~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.414 ns) 7.975 ns ALU:alu\|Add0~31 9 COMB LCCOMB_X11_Y34_N12 2 " "Info: 9: + IC(0.985 ns) + CELL(0.414 ns) = 7.975 ns; Loc. = LCCOMB_X11_Y34_N12; Fanout = 2; COMB Node = 'ALU:alu\|Add0~31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { ALU:alu|concat~25 ALU:alu|Add0~31 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.134 ns ALU:alu\|Add0~33 10 COMB LCCOMB_X11_Y34_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 8.134 ns; Loc. = LCCOMB_X11_Y34_N14; Fanout = 2; COMB Node = 'ALU:alu\|Add0~33'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ALU:alu|Add0~31 ALU:alu|Add0~33 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.205 ns ALU:alu\|Add0~35 11 COMB LCCOMB_X11_Y34_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.205 ns; Loc. = LCCOMB_X11_Y34_N16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~35'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~33 ALU:alu|Add0~35 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.276 ns ALU:alu\|Add0~37 12 COMB LCCOMB_X11_Y34_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.276 ns; Loc. = LCCOMB_X11_Y34_N18; Fanout = 2; COMB Node = 'ALU:alu\|Add0~37'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~35 ALU:alu|Add0~37 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.347 ns ALU:alu\|Add0~39 13 COMB LCCOMB_X11_Y34_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.347 ns; Loc. = LCCOMB_X11_Y34_N20; Fanout = 2; COMB Node = 'ALU:alu\|Add0~39'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~37 ALU:alu|Add0~39 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.418 ns ALU:alu\|Add0~41 14 COMB LCCOMB_X11_Y34_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.418 ns; Loc. = LCCOMB_X11_Y34_N22; Fanout = 2; COMB Node = 'ALU:alu\|Add0~41'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~39 ALU:alu|Add0~41 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.489 ns ALU:alu\|Add0~43 15 COMB LCCOMB_X11_Y34_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.489 ns; Loc. = LCCOMB_X11_Y34_N24; Fanout = 2; COMB Node = 'ALU:alu\|Add0~43'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~41 ALU:alu|Add0~43 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.560 ns ALU:alu\|Add0~45 16 COMB LCCOMB_X11_Y34_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.560 ns; Loc. = LCCOMB_X11_Y34_N26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~45'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~43 ALU:alu|Add0~45 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.631 ns ALU:alu\|Add0~47 17 COMB LCCOMB_X11_Y34_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 8.631 ns; Loc. = LCCOMB_X11_Y34_N28; Fanout = 2; COMB Node = 'ALU:alu\|Add0~47'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~45 ALU:alu|Add0~47 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.777 ns ALU:alu\|Add0~49 18 COMB LCCOMB_X11_Y34_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 8.777 ns; Loc. = LCCOMB_X11_Y34_N30; Fanout = 2; COMB Node = 'ALU:alu\|Add0~49'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU:alu|Add0~47 ALU:alu|Add0~49 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.848 ns ALU:alu\|Add0~51 19 COMB LCCOMB_X11_Y33_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.848 ns; Loc. = LCCOMB_X11_Y33_N0; Fanout = 2; COMB Node = 'ALU:alu\|Add0~51'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~49 ALU:alu|Add0~51 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.919 ns ALU:alu\|Add0~53 20 COMB LCCOMB_X11_Y33_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.919 ns; Loc. = LCCOMB_X11_Y33_N2; Fanout = 2; COMB Node = 'ALU:alu\|Add0~53'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~51 ALU:alu|Add0~53 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.990 ns ALU:alu\|Add0~55 21 COMB LCCOMB_X11_Y33_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.990 ns; Loc. = LCCOMB_X11_Y33_N4; Fanout = 2; COMB Node = 'ALU:alu\|Add0~55'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~53 ALU:alu|Add0~55 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.061 ns ALU:alu\|Add0~57 22 COMB LCCOMB_X11_Y33_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.061 ns; Loc. = LCCOMB_X11_Y33_N6; Fanout = 2; COMB Node = 'ALU:alu\|Add0~57'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~55 ALU:alu|Add0~57 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.132 ns ALU:alu\|Add0~59 23 COMB LCCOMB_X11_Y33_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.132 ns; Loc. = LCCOMB_X11_Y33_N8; Fanout = 2; COMB Node = 'ALU:alu\|Add0~59'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~57 ALU:alu|Add0~59 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.203 ns ALU:alu\|Add0~61 24 COMB LCCOMB_X11_Y33_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.203 ns; Loc. = LCCOMB_X11_Y33_N10; Fanout = 2; COMB Node = 'ALU:alu\|Add0~61'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~59 ALU:alu|Add0~61 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.274 ns ALU:alu\|Add0~63 25 COMB LCCOMB_X11_Y33_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.274 ns; Loc. = LCCOMB_X11_Y33_N12; Fanout = 2; COMB Node = 'ALU:alu\|Add0~63'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~61 ALU:alu|Add0~63 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.684 ns ALU:alu\|Add0~64 26 COMB LCCOMB_X11_Y33_N14 3 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 9.684 ns; Loc. = LCCOMB_X11_Y33_N14; Fanout = 3; COMB Node = 'ALU:alu\|Add0~64'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:alu|Add0~63 ALU:alu|Add0~64 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.150 ns) 10.254 ns ALU:alu\|Mux10~1 27 COMB LCCOMB_X11_Y33_N26 26 " "Info: 27: + IC(0.420 ns) + CELL(0.150 ns) = 10.254 ns; Loc. = LCCOMB_X11_Y33_N26; Fanout = 26; COMB Node = 'ALU:alu\|Mux10~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { ALU:alu|Add0~64 ALU:alu|Mux10~1 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 10.944 ns ALU:alu\|Mux10~5 28 COMB LCCOMB_X11_Y33_N24 957 " "Info: 28: + IC(0.270 ns) + CELL(0.420 ns) = 10.944 ns; Loc. = LCCOMB_X11_Y33_N24; Fanout = 957; COMB Node = 'ALU:alu\|Mux10~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { ALU:alu|Mux10~1 ALU:alu|Mux10~5 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.921 ns) + CELL(0.150 ns) 13.015 ns cache:mem\|Mem~8395 29 COMB LCCOMB_X31_Y28_N2 1 " "Info: 29: + IC(1.921 ns) + CELL(0.150 ns) = 13.015 ns; Loc. = LCCOMB_X31_Y28_N2; Fanout = 1; COMB Node = 'cache:mem\|Mem~8395'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { ALU:alu|Mux10~5 cache:mem|Mem~8395 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.150 ns) 14.538 ns cache:mem\|Mem~8396 30 COMB LCCOMB_X30_Y38_N12 1 " "Info: 30: + IC(1.373 ns) + CELL(0.150 ns) = 14.538 ns; Loc. = LCCOMB_X30_Y38_N12; Fanout = 1; COMB Node = 'cache:mem\|Mem~8396'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { cache:mem|Mem~8395 cache:mem|Mem~8396 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 14.936 ns cache:mem\|Mem~8399 31 COMB LCCOMB_X30_Y38_N4 1 " "Info: 31: + IC(0.248 ns) + CELL(0.150 ns) = 14.936 ns; Loc. = LCCOMB_X30_Y38_N4; Fanout = 1; COMB Node = 'cache:mem\|Mem~8399'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { cache:mem|Mem~8396 cache:mem|Mem~8399 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.271 ns) 15.455 ns cache:mem\|Mem~8402 32 COMB LCCOMB_X30_Y38_N14 1 " "Info: 32: + IC(0.248 ns) + CELL(0.271 ns) = 15.455 ns; Loc. = LCCOMB_X30_Y38_N14; Fanout = 1; COMB Node = 'cache:mem\|Mem~8402'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.519 ns" { cache:mem|Mem~8399 cache:mem|Mem~8402 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.581 ns) + CELL(0.271 ns) 17.307 ns cache:mem\|Mem~8403 33 COMB LCCOMB_X15_Y32_N28 1 " "Info: 33: + IC(1.581 ns) + CELL(0.271 ns) = 17.307 ns; Loc. = LCCOMB_X15_Y32_N28; Fanout = 1; COMB Node = 'cache:mem\|Mem~8403'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.852 ns" { cache:mem|Mem~8402 cache:mem|Mem~8403 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 17.705 ns cache:mem\|Mem~8404 34 COMB LCCOMB_X15_Y32_N10 1 " "Info: 34: + IC(0.248 ns) + CELL(0.150 ns) = 17.705 ns; Loc. = LCCOMB_X15_Y32_N10; Fanout = 1; COMB Node = 'cache:mem\|Mem~8404'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { cache:mem|Mem~8403 cache:mem|Mem~8404 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.150 ns) 18.596 ns cache:mem\|Mem~8447 35 COMB LCCOMB_X16_Y29_N18 1 " "Info: 35: + IC(0.741 ns) + CELL(0.150 ns) = 18.596 ns; Loc. = LCCOMB_X16_Y29_N18; Fanout = 1; COMB Node = 'cache:mem\|Mem~8447'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { cache:mem|Mem~8404 cache:mem|Mem~8447 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 18.993 ns cache:mem\|Mem~8448 36 COMB LCCOMB_X16_Y29_N24 2 " "Info: 36: + IC(0.247 ns) + CELL(0.150 ns) = 18.993 ns; Loc. = LCCOMB_X16_Y29_N24; Fanout = 2; COMB Node = 'cache:mem\|Mem~8448'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { cache:mem|Mem~8447 cache:mem|Mem~8448 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.150 ns) 20.600 ns mux2to1:mux3\|busOut\[0\]~0 37 COMB LCCOMB_X3_Y35_N30 17 " "Info: 37: + IC(1.457 ns) + CELL(0.150 ns) = 20.600 ns; Loc. = LCCOMB_X3_Y35_N30; Fanout = 17; COMB Node = 'mux2to1:mux3\|busOut\[0\]~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { cache:mem|Mem~8448 mux2to1:mux3|busOut[0]~0 } "NODE_NAME" } } { "mux2to1.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/mux2to1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.366 ns) 21.960 ns RegFile:regfile\|REG_Files~320 38 REG LCFF_X5_Y33_N21 1 " "Info: 38: + IC(0.994 ns) + CELL(0.366 ns) = 21.960 ns; Loc. = LCFF_X5_Y33_N21; Fanout = 1; REG Node = 'RegFile:regfile\|REG_Files~320'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { mux2to1:mux3|busOut[0]~0 RegFile:regfile|REG_Files~320 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.351 ns ( 28.92 % ) " "Info: Total cell delay = 6.351 ns ( 28.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.609 ns ( 71.08 % ) " "Info: Total interconnect delay = 15.609 ns ( 71.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.960 ns" { Instruction:ins|temp4[3] Instruction:ins|Mux14~0 Instruction:ins|Mux14~1 RegFile:regfile|REG_Files~1326 RegFile:regfile|REG_Files~1327 RegFile:regfile|REG_Files~1330 RegFile:regfile|REG_Files~1333 ALU:alu|concat~25 ALU:alu|Add0~31 ALU:alu|Add0~33 ALU:alu|Add0~35 ALU:alu|Add0~37 ALU:alu|Add0~39 ALU:alu|Add0~41 ALU:alu|Add0~43 ALU:alu|Add0~45 ALU:alu|Add0~47 ALU:alu|Add0~49 ALU:alu|Add0~51 ALU:alu|Add0~53 ALU:alu|Add0~55 ALU:alu|Add0~57 ALU:alu|Add0~59 ALU:alu|Add0~61 ALU:alu|Add0~63 ALU:alu|Add0~64 ALU:alu|Mux10~1 ALU:alu|Mux10~5 cache:mem|Mem~8395 cache:mem|Mem~8396 cache:mem|Mem~8399 cache:mem|Mem~8402 cache:mem|Mem~8403 cache:mem|Mem~8404 cache:mem|Mem~8447 cache:mem|Mem~8448 mux2to1:mux3|busOut[0]~0 RegFile:regfile|REG_Files~320 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "21.960 ns" { Instruction:ins|temp4[3] {} Instruction:ins|Mux14~0 {} Instruction:ins|Mux14~1 {} RegFile:regfile|REG_Files~1326 {} RegFile:regfile|REG_Files~1327 {} RegFile:regfile|REG_Files~1330 {} RegFile:regfile|REG_Files~1333 {} ALU:alu|concat~25 {} ALU:alu|Add0~31 {} ALU:alu|Add0~33 {} ALU:alu|Add0~35 {} ALU:alu|Add0~37 {} ALU:alu|Add0~39 {} ALU:alu|Add0~41 {} ALU:alu|Add0~43 {} ALU:alu|Add0~45 {} ALU:alu|Add0~47 {} ALU:alu|Add0~49 {} ALU:alu|Add0~51 {} ALU:alu|Add0~53 {} ALU:alu|Add0~55 {} ALU:alu|Add0~57 {} ALU:alu|Add0~59 {} ALU:alu|Add0~61 {} ALU:alu|Add0~63 {} ALU:alu|Add0~64 {} ALU:alu|Mux10~1 {} ALU:alu|Mux10~5 {} cache:mem|Mem~8395 {} cache:mem|Mem~8396 {} cache:mem|Mem~8399 {} cache:mem|Mem~8402 {} cache:mem|Mem~8403 {} cache:mem|Mem~8404 {} cache:mem|Mem~8447 {} cache:mem|Mem~8448 {} mux2to1:mux3|busOut[0]~0 {} RegFile:regfile|REG_Files~320 {} } { 0.000ns 0.892ns 0.256ns 0.833ns 0.738ns 0.699ns 1.180ns 0.278ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.420ns 0.270ns 1.921ns 1.373ns 0.248ns 0.248ns 1.581ns 0.248ns 0.741ns 0.247ns 1.457ns 0.994ns } { 0.000ns 0.438ns 0.242ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.852 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 8796 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8796; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.537 ns) 2.852 ns RegFile:regfile\|REG_Files~320 3 REG LCFF_X5_Y33_N21 1 " "Info: 3: + IC(1.212 ns) + CELL(0.537 ns) = 2.852 ns; Loc. = LCFF_X5_Y33_N21; Fanout = 1; REG Node = 'RegFile:regfile\|REG_Files~320'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.749 ns" { clk~clkctrl RegFile:regfile|REG_Files~320 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.51 % ) " "Info: Total cell delay = 1.526 ns ( 53.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.326 ns ( 46.49 % ) " "Info: Total interconnect delay = 1.326 ns ( 46.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl RegFile:regfile|REG_Files~320 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} RegFile:regfile|REG_Files~320 {} } { 0.000ns 0.000ns 0.114ns 1.212ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 8796 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8796; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.537 ns) 2.855 ns Instruction:ins\|temp4\[3\] 3 REG LCFF_X3_Y32_N5 25 " "Info: 3: + IC(1.215 ns) + CELL(0.537 ns) = 2.855 ns; Loc. = LCFF_X3_Y32_N5; Fanout = 25; REG Node = 'Instruction:ins\|temp4\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk~clkctrl Instruction:ins|temp4[3] } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.45 % ) " "Info: Total cell delay = 1.526 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.329 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl Instruction:ins|temp4[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} Instruction:ins|temp4[3] {} } { 0.000ns 0.000ns 0.114ns 1.215ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl RegFile:regfile|REG_Files~320 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} RegFile:regfile|REG_Files~320 {} } { 0.000ns 0.000ns 0.114ns 1.212ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl Instruction:ins|temp4[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} Instruction:ins|temp4[3] {} } { 0.000ns 0.000ns 0.114ns 1.215ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "21.960 ns" { Instruction:ins|temp4[3] Instruction:ins|Mux14~0 Instruction:ins|Mux14~1 RegFile:regfile|REG_Files~1326 RegFile:regfile|REG_Files~1327 RegFile:regfile|REG_Files~1330 RegFile:regfile|REG_Files~1333 ALU:alu|concat~25 ALU:alu|Add0~31 ALU:alu|Add0~33 ALU:alu|Add0~35 ALU:alu|Add0~37 ALU:alu|Add0~39 ALU:alu|Add0~41 ALU:alu|Add0~43 ALU:alu|Add0~45 ALU:alu|Add0~47 ALU:alu|Add0~49 ALU:alu|Add0~51 ALU:alu|Add0~53 ALU:alu|Add0~55 ALU:alu|Add0~57 ALU:alu|Add0~59 ALU:alu|Add0~61 ALU:alu|Add0~63 ALU:alu|Add0~64 ALU:alu|Mux10~1 ALU:alu|Mux10~5 cache:mem|Mem~8395 cache:mem|Mem~8396 cache:mem|Mem~8399 cache:mem|Mem~8402 cache:mem|Mem~8403 cache:mem|Mem~8404 cache:mem|Mem~8447 cache:mem|Mem~8448 mux2to1:mux3|busOut[0]~0 RegFile:regfile|REG_Files~320 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "21.960 ns" { Instruction:ins|temp4[3] {} Instruction:ins|Mux14~0 {} Instruction:ins|Mux14~1 {} RegFile:regfile|REG_Files~1326 {} RegFile:regfile|REG_Files~1327 {} RegFile:regfile|REG_Files~1330 {} RegFile:regfile|REG_Files~1333 {} ALU:alu|concat~25 {} ALU:alu|Add0~31 {} ALU:alu|Add0~33 {} ALU:alu|Add0~35 {} ALU:alu|Add0~37 {} ALU:alu|Add0~39 {} ALU:alu|Add0~41 {} ALU:alu|Add0~43 {} ALU:alu|Add0~45 {} ALU:alu|Add0~47 {} ALU:alu|Add0~49 {} ALU:alu|Add0~51 {} ALU:alu|Add0~53 {} ALU:alu|Add0~55 {} ALU:alu|Add0~57 {} ALU:alu|Add0~59 {} ALU:alu|Add0~61 {} ALU:alu|Add0~63 {} ALU:alu|Add0~64 {} ALU:alu|Mux10~1 {} ALU:alu|Mux10~5 {} cache:mem|Mem~8395 {} cache:mem|Mem~8396 {} cache:mem|Mem~8399 {} cache:mem|Mem~8402 {} cache:mem|Mem~8403 {} cache:mem|Mem~8404 {} cache:mem|Mem~8447 {} cache:mem|Mem~8448 {} mux2to1:mux3|busOut[0]~0 {} RegFile:regfile|REG_Files~320 {} } { 0.000ns 0.892ns 0.256ns 0.833ns 0.738ns 0.699ns 1.180ns 0.278ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.420ns 0.270ns 1.921ns 1.373ns 0.248ns 0.248ns 1.581ns 0.248ns 0.741ns 0.247ns 1.457ns 0.994ns } { 0.000ns 0.438ns 0.242ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.852 ns" { clk clk~clkctrl RegFile:regfile|REG_Files~320 } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.852 ns" { clk {} clk~combout {} clk~clkctrl {} RegFile:regfile|REG_Files~320 {} } { 0.000ns 0.000ns 0.114ns 1.212ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl Instruction:ins|temp4[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} Instruction:ins|temp4[3] {} } { 0.000ns 0.000ns 0.114ns 1.215ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DataOut\[26\] Instruction:ins\|temp4\[3\] 28.460 ns register " "Info: tco from clock \"clk\" to destination pin \"DataOut\[26\]\" through register \"Instruction:ins\|temp4\[3\]\" is 28.460 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.855 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk~clkctrl 2 COMB CLKCTRL_G3 8796 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8796; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.537 ns) 2.855 ns Instruction:ins\|temp4\[3\] 3 REG LCFF_X3_Y32_N5 25 " "Info: 3: + IC(1.215 ns) + CELL(0.537 ns) = 2.855 ns; Loc. = LCFF_X3_Y32_N5; Fanout = 25; REG Node = 'Instruction:ins\|temp4\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.752 ns" { clk~clkctrl Instruction:ins|temp4[3] } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.45 % ) " "Info: Total cell delay = 1.526 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.329 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.329 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl Instruction:ins|temp4[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} Instruction:ins|temp4[3] {} } { 0.000ns 0.000ns 0.114ns 1.215ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.355 ns + Longest register pin " "Info: + Longest register to pin delay is 25.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instruction:ins\|temp4\[3\] 1 REG LCFF_X3_Y32_N5 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y32_N5; Fanout = 25; REG Node = 'Instruction:ins\|temp4\[3\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction:ins|temp4[3] } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.438 ns) 1.330 ns Instruction:ins\|Mux14~0 2 COMB LCCOMB_X4_Y35_N20 2 " "Info: 2: + IC(0.892 ns) + CELL(0.438 ns) = 1.330 ns; Loc. = LCCOMB_X4_Y35_N20; Fanout = 2; COMB Node = 'Instruction:ins\|Mux14~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { Instruction:ins|temp4[3] Instruction:ins|Mux14~0 } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.242 ns) 1.828 ns Instruction:ins\|Mux14~1 3 COMB LCCOMB_X4_Y35_N6 122 " "Info: 3: + IC(0.256 ns) + CELL(0.242 ns) = 1.828 ns; Loc. = LCCOMB_X4_Y35_N6; Fanout = 122; COMB Node = 'Instruction:ins\|Mux14~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { Instruction:ins|Mux14~0 Instruction:ins|Mux14~1 } "NODE_NAME" } } { "instruction.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/instruction.v" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.420 ns) 3.081 ns RegFile:regfile\|REG_Files~1326 4 COMB LCCOMB_X3_Y39_N22 1 " "Info: 4: + IC(0.833 ns) + CELL(0.420 ns) = 3.081 ns; Loc. = LCCOMB_X3_Y39_N22; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1326'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { Instruction:ins|Mux14~1 RegFile:regfile|REG_Files~1326 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.150 ns) 3.969 ns RegFile:regfile\|REG_Files~1327 5 COMB LCCOMB_X3_Y36_N18 1 " "Info: 5: + IC(0.738 ns) + CELL(0.150 ns) = 3.969 ns; Loc. = LCCOMB_X3_Y36_N18; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1327'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { RegFile:regfile|REG_Files~1326 RegFile:regfile|REG_Files~1327 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.150 ns) 4.818 ns RegFile:regfile\|REG_Files~1330 6 COMB LCCOMB_X3_Y37_N12 1 " "Info: 6: + IC(0.699 ns) + CELL(0.150 ns) = 4.818 ns; Loc. = LCCOMB_X3_Y37_N12; Fanout = 1; COMB Node = 'RegFile:regfile\|REG_Files~1330'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { RegFile:regfile|REG_Files~1327 RegFile:regfile|REG_Files~1330 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.150 ns) 6.148 ns RegFile:regfile\|REG_Files~1333 7 COMB LCCOMB_X8_Y36_N26 261 " "Info: 7: + IC(1.180 ns) + CELL(0.150 ns) = 6.148 ns; Loc. = LCCOMB_X8_Y36_N26; Fanout = 261; COMB Node = 'RegFile:regfile\|REG_Files~1333'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.330 ns" { RegFile:regfile|REG_Files~1330 RegFile:regfile|REG_Files~1333 } "NODE_NAME" } } { "RegFile.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/RegFile.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.150 ns) 6.576 ns ALU:alu\|concat~25 8 COMB LCCOMB_X8_Y36_N8 2 " "Info: 8: + IC(0.278 ns) + CELL(0.150 ns) = 6.576 ns; Loc. = LCCOMB_X8_Y36_N8; Fanout = 2; COMB Node = 'ALU:alu\|concat~25'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.428 ns" { RegFile:regfile|REG_Files~1333 ALU:alu|concat~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.414 ns) 7.975 ns ALU:alu\|Add0~31 9 COMB LCCOMB_X11_Y34_N12 2 " "Info: 9: + IC(0.985 ns) + CELL(0.414 ns) = 7.975 ns; Loc. = LCCOMB_X11_Y34_N12; Fanout = 2; COMB Node = 'ALU:alu\|Add0~31'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { ALU:alu|concat~25 ALU:alu|Add0~31 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.134 ns ALU:alu\|Add0~33 10 COMB LCCOMB_X11_Y34_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 8.134 ns; Loc. = LCCOMB_X11_Y34_N14; Fanout = 2; COMB Node = 'ALU:alu\|Add0~33'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ALU:alu|Add0~31 ALU:alu|Add0~33 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.205 ns ALU:alu\|Add0~35 11 COMB LCCOMB_X11_Y34_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.205 ns; Loc. = LCCOMB_X11_Y34_N16; Fanout = 2; COMB Node = 'ALU:alu\|Add0~35'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~33 ALU:alu|Add0~35 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.276 ns ALU:alu\|Add0~37 12 COMB LCCOMB_X11_Y34_N18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.276 ns; Loc. = LCCOMB_X11_Y34_N18; Fanout = 2; COMB Node = 'ALU:alu\|Add0~37'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~35 ALU:alu|Add0~37 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.347 ns ALU:alu\|Add0~39 13 COMB LCCOMB_X11_Y34_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.347 ns; Loc. = LCCOMB_X11_Y34_N20; Fanout = 2; COMB Node = 'ALU:alu\|Add0~39'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~37 ALU:alu|Add0~39 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.418 ns ALU:alu\|Add0~41 14 COMB LCCOMB_X11_Y34_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.418 ns; Loc. = LCCOMB_X11_Y34_N22; Fanout = 2; COMB Node = 'ALU:alu\|Add0~41'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~39 ALU:alu|Add0~41 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.489 ns ALU:alu\|Add0~43 15 COMB LCCOMB_X11_Y34_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.489 ns; Loc. = LCCOMB_X11_Y34_N24; Fanout = 2; COMB Node = 'ALU:alu\|Add0~43'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~41 ALU:alu|Add0~43 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.560 ns ALU:alu\|Add0~45 16 COMB LCCOMB_X11_Y34_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 8.560 ns; Loc. = LCCOMB_X11_Y34_N26; Fanout = 2; COMB Node = 'ALU:alu\|Add0~45'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~43 ALU:alu|Add0~45 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.631 ns ALU:alu\|Add0~47 17 COMB LCCOMB_X11_Y34_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 8.631 ns; Loc. = LCCOMB_X11_Y34_N28; Fanout = 2; COMB Node = 'ALU:alu\|Add0~47'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~45 ALU:alu|Add0~47 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.777 ns ALU:alu\|Add0~49 18 COMB LCCOMB_X11_Y34_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.146 ns) = 8.777 ns; Loc. = LCCOMB_X11_Y34_N30; Fanout = 2; COMB Node = 'ALU:alu\|Add0~49'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { ALU:alu|Add0~47 ALU:alu|Add0~49 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.848 ns ALU:alu\|Add0~51 19 COMB LCCOMB_X11_Y33_N0 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.848 ns; Loc. = LCCOMB_X11_Y33_N0; Fanout = 2; COMB Node = 'ALU:alu\|Add0~51'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~49 ALU:alu|Add0~51 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.919 ns ALU:alu\|Add0~53 20 COMB LCCOMB_X11_Y33_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.919 ns; Loc. = LCCOMB_X11_Y33_N2; Fanout = 2; COMB Node = 'ALU:alu\|Add0~53'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~51 ALU:alu|Add0~53 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.990 ns ALU:alu\|Add0~55 21 COMB LCCOMB_X11_Y33_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.990 ns; Loc. = LCCOMB_X11_Y33_N4; Fanout = 2; COMB Node = 'ALU:alu\|Add0~55'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~53 ALU:alu|Add0~55 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.061 ns ALU:alu\|Add0~57 22 COMB LCCOMB_X11_Y33_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 9.061 ns; Loc. = LCCOMB_X11_Y33_N6; Fanout = 2; COMB Node = 'ALU:alu\|Add0~57'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~55 ALU:alu|Add0~57 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.132 ns ALU:alu\|Add0~59 23 COMB LCCOMB_X11_Y33_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 9.132 ns; Loc. = LCCOMB_X11_Y33_N8; Fanout = 2; COMB Node = 'ALU:alu\|Add0~59'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~57 ALU:alu|Add0~59 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.203 ns ALU:alu\|Add0~61 24 COMB LCCOMB_X11_Y33_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 9.203 ns; Loc. = LCCOMB_X11_Y33_N10; Fanout = 2; COMB Node = 'ALU:alu\|Add0~61'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~59 ALU:alu|Add0~61 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.274 ns ALU:alu\|Add0~63 25 COMB LCCOMB_X11_Y33_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 9.274 ns; Loc. = LCCOMB_X11_Y33_N12; Fanout = 2; COMB Node = 'ALU:alu\|Add0~63'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ALU:alu|Add0~61 ALU:alu|Add0~63 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.684 ns ALU:alu\|Add0~64 26 COMB LCCOMB_X11_Y33_N14 3 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 9.684 ns; Loc. = LCCOMB_X11_Y33_N14; Fanout = 3; COMB Node = 'ALU:alu\|Add0~64'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU:alu|Add0~63 ALU:alu|Add0~64 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.150 ns) 10.254 ns ALU:alu\|Mux10~1 27 COMB LCCOMB_X11_Y33_N26 26 " "Info: 27: + IC(0.420 ns) + CELL(0.150 ns) = 10.254 ns; Loc. = LCCOMB_X11_Y33_N26; Fanout = 26; COMB Node = 'ALU:alu\|Mux10~1'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { ALU:alu|Add0~64 ALU:alu|Mux10~1 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 10.944 ns ALU:alu\|Mux10~5 28 COMB LCCOMB_X11_Y33_N24 957 " "Info: 28: + IC(0.270 ns) + CELL(0.420 ns) = 10.944 ns; Loc. = LCCOMB_X11_Y33_N24; Fanout = 957; COMB Node = 'ALU:alu\|Mux10~5'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { ALU:alu|Mux10~1 ALU:alu|Mux10~5 } "NODE_NAME" } } { "ALU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/ALU.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.889 ns) + CELL(0.150 ns) 12.983 ns cache:mem\|Mem~12852 29 COMB LCCOMB_X25_Y29_N2 1 " "Info: 29: + IC(1.889 ns) + CELL(0.150 ns) = 12.983 ns; Loc. = LCCOMB_X25_Y29_N2; Fanout = 1; COMB Node = 'cache:mem\|Mem~12852'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { ALU:alu|Mux10~5 cache:mem|Mem~12852 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.150 ns) 14.049 ns cache:mem\|Mem~12853 30 COMB LCCOMB_X30_Y29_N10 1 " "Info: 30: + IC(0.916 ns) + CELL(0.150 ns) = 14.049 ns; Loc. = LCCOMB_X30_Y29_N10; Fanout = 1; COMB Node = 'cache:mem\|Mem~12853'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { cache:mem|Mem~12852 cache:mem|Mem~12853 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.150 ns) 15.278 ns cache:mem\|Mem~12856 31 COMB LCCOMB_X30_Y36_N26 1 " "Info: 31: + IC(1.079 ns) + CELL(0.150 ns) = 15.278 ns; Loc. = LCCOMB_X30_Y36_N26; Fanout = 1; COMB Node = 'cache:mem\|Mem~12856'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { cache:mem|Mem~12853 cache:mem|Mem~12856 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.653 ns) + CELL(0.150 ns) 17.081 ns cache:mem\|Mem~12859 32 COMB LCCOMB_X10_Y36_N28 1 " "Info: 32: + IC(1.653 ns) + CELL(0.150 ns) = 17.081 ns; Loc. = LCCOMB_X10_Y36_N28; Fanout = 1; COMB Node = 'cache:mem\|Mem~12859'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { cache:mem|Mem~12856 cache:mem|Mem~12859 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 17.474 ns cache:mem\|Mem~12893 33 COMB LCCOMB_X10_Y36_N14 1 " "Info: 33: + IC(0.243 ns) + CELL(0.150 ns) = 17.474 ns; Loc. = LCCOMB_X10_Y36_N14; Fanout = 1; COMB Node = 'cache:mem\|Mem~12893'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { cache:mem|Mem~12859 cache:mem|Mem~12893 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 18.001 ns cache:mem\|Mem~12894 34 COMB LCCOMB_X10_Y36_N24 1 " "Info: 34: + IC(0.252 ns) + CELL(0.275 ns) = 18.001 ns; Loc. = LCCOMB_X10_Y36_N24; Fanout = 1; COMB Node = 'cache:mem\|Mem~12894'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { cache:mem|Mem~12893 cache:mem|Mem~12894 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 18.529 ns cache:mem\|Mem~12937 35 COMB LCCOMB_X10_Y36_N6 1 " "Info: 35: + IC(0.257 ns) + CELL(0.271 ns) = 18.529 ns; Loc. = LCCOMB_X10_Y36_N6; Fanout = 1; COMB Node = 'cache:mem\|Mem~12937'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { cache:mem|Mem~12894 cache:mem|Mem~12937 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 18.918 ns cache:mem\|Mem~12938 36 COMB LCCOMB_X10_Y36_N8 2 " "Info: 36: + IC(0.239 ns) + CELL(0.150 ns) = 18.918 ns; Loc. = LCCOMB_X10_Y36_N8; Fanout = 2; COMB Node = 'cache:mem\|Mem~12938'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { cache:mem|Mem~12937 cache:mem|Mem~12938 } "NODE_NAME" } } { "cache.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/cache.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.649 ns) + CELL(2.788 ns) 25.355 ns DataOut\[26\] 37 PIN PIN_B13 0 " "Info: 37: + IC(3.649 ns) + CELL(2.788 ns) = 25.355 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'DataOut\[26\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.437 ns" { cache:mem|Mem~12938 DataOut[26] } "NODE_NAME" } } { "SingleCircleCPU.v" "" { Text "D:/NNU/大三上/计算机组成与结构/实验/SingleCircleCPU/SingleCircleCPU.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.627 ns ( 34.02 % ) " "Info: Total cell delay = 8.627 ns ( 34.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.728 ns ( 65.98 % ) " "Info: Total interconnect delay = 16.728 ns ( 65.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.355 ns" { Instruction:ins|temp4[3] Instruction:ins|Mux14~0 Instruction:ins|Mux14~1 RegFile:regfile|REG_Files~1326 RegFile:regfile|REG_Files~1327 RegFile:regfile|REG_Files~1330 RegFile:regfile|REG_Files~1333 ALU:alu|concat~25 ALU:alu|Add0~31 ALU:alu|Add0~33 ALU:alu|Add0~35 ALU:alu|Add0~37 ALU:alu|Add0~39 ALU:alu|Add0~41 ALU:alu|Add0~43 ALU:alu|Add0~45 ALU:alu|Add0~47 ALU:alu|Add0~49 ALU:alu|Add0~51 ALU:alu|Add0~53 ALU:alu|Add0~55 ALU:alu|Add0~57 ALU:alu|Add0~59 ALU:alu|Add0~61 ALU:alu|Add0~63 ALU:alu|Add0~64 ALU:alu|Mux10~1 ALU:alu|Mux10~5 cache:mem|Mem~12852 cache:mem|Mem~12853 cache:mem|Mem~12856 cache:mem|Mem~12859 cache:mem|Mem~12893 cache:mem|Mem~12894 cache:mem|Mem~12937 cache:mem|Mem~12938 DataOut[26] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "25.355 ns" { Instruction:ins|temp4[3] {} Instruction:ins|Mux14~0 {} Instruction:ins|Mux14~1 {} RegFile:regfile|REG_Files~1326 {} RegFile:regfile|REG_Files~1327 {} RegFile:regfile|REG_Files~1330 {} RegFile:regfile|REG_Files~1333 {} ALU:alu|concat~25 {} ALU:alu|Add0~31 {} ALU:alu|Add0~33 {} ALU:alu|Add0~35 {} ALU:alu|Add0~37 {} ALU:alu|Add0~39 {} ALU:alu|Add0~41 {} ALU:alu|Add0~43 {} ALU:alu|Add0~45 {} ALU:alu|Add0~47 {} ALU:alu|Add0~49 {} ALU:alu|Add0~51 {} ALU:alu|Add0~53 {} ALU:alu|Add0~55 {} ALU:alu|Add0~57 {} ALU:alu|Add0~59 {} ALU:alu|Add0~61 {} ALU:alu|Add0~63 {} ALU:alu|Add0~64 {} ALU:alu|Mux10~1 {} ALU:alu|Mux10~5 {} cache:mem|Mem~12852 {} cache:mem|Mem~12853 {} cache:mem|Mem~12856 {} cache:mem|Mem~12859 {} cache:mem|Mem~12893 {} cache:mem|Mem~12894 {} cache:mem|Mem~12937 {} cache:mem|Mem~12938 {} DataOut[26] {} } { 0.000ns 0.892ns 0.256ns 0.833ns 0.738ns 0.699ns 1.180ns 0.278ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.420ns 0.270ns 1.889ns 0.916ns 1.079ns 1.653ns 0.243ns 0.252ns 0.257ns 0.239ns 3.649ns } { 0.000ns 0.438ns 0.242ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.271ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clk clk~clkctrl Instruction:ins|temp4[3] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clk {} clk~combout {} clk~clkctrl {} Instruction:ins|temp4[3] {} } { 0.000ns 0.000ns 0.114ns 1.215ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "25.355 ns" { Instruction:ins|temp4[3] Instruction:ins|Mux14~0 Instruction:ins|Mux14~1 RegFile:regfile|REG_Files~1326 RegFile:regfile|REG_Files~1327 RegFile:regfile|REG_Files~1330 RegFile:regfile|REG_Files~1333 ALU:alu|concat~25 ALU:alu|Add0~31 ALU:alu|Add0~33 ALU:alu|Add0~35 ALU:alu|Add0~37 ALU:alu|Add0~39 ALU:alu|Add0~41 ALU:alu|Add0~43 ALU:alu|Add0~45 ALU:alu|Add0~47 ALU:alu|Add0~49 ALU:alu|Add0~51 ALU:alu|Add0~53 ALU:alu|Add0~55 ALU:alu|Add0~57 ALU:alu|Add0~59 ALU:alu|Add0~61 ALU:alu|Add0~63 ALU:alu|Add0~64 ALU:alu|Mux10~1 ALU:alu|Mux10~5 cache:mem|Mem~12852 cache:mem|Mem~12853 cache:mem|Mem~12856 cache:mem|Mem~12859 cache:mem|Mem~12893 cache:mem|Mem~12894 cache:mem|Mem~12937 cache:mem|Mem~12938 DataOut[26] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "25.355 ns" { Instruction:ins|temp4[3] {} Instruction:ins|Mux14~0 {} Instruction:ins|Mux14~1 {} RegFile:regfile|REG_Files~1326 {} RegFile:regfile|REG_Files~1327 {} RegFile:regfile|REG_Files~1330 {} RegFile:regfile|REG_Files~1333 {} ALU:alu|concat~25 {} ALU:alu|Add0~31 {} ALU:alu|Add0~33 {} ALU:alu|Add0~35 {} ALU:alu|Add0~37 {} ALU:alu|Add0~39 {} ALU:alu|Add0~41 {} ALU:alu|Add0~43 {} ALU:alu|Add0~45 {} ALU:alu|Add0~47 {} ALU:alu|Add0~49 {} ALU:alu|Add0~51 {} ALU:alu|Add0~53 {} ALU:alu|Add0~55 {} ALU:alu|Add0~57 {} ALU:alu|Add0~59 {} ALU:alu|Add0~61 {} ALU:alu|Add0~63 {} ALU:alu|Add0~64 {} ALU:alu|Mux10~1 {} ALU:alu|Mux10~5 {} cache:mem|Mem~12852 {} cache:mem|Mem~12853 {} cache:mem|Mem~12856 {} cache:mem|Mem~12859 {} cache:mem|Mem~12893 {} cache:mem|Mem~12894 {} cache:mem|Mem~12937 {} cache:mem|Mem~12938 {} DataOut[26] {} } { 0.000ns 0.892ns 0.256ns 0.833ns 0.738ns 0.699ns 1.180ns 0.278ns 0.985ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.420ns 0.270ns 1.889ns 0.916ns 1.079ns 1.653ns 0.243ns 0.252ns 0.257ns 0.239ns 3.649ns } { 0.000ns 0.438ns 0.242ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.414ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.271ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 23:43:47 2022 " "Info: Processing ended: Thu Dec 15 23:43:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
