module ADD4(s,co,A,B,ci);
input [3:0] A,B;
input  ci;
output co;
output [3:0] s;
wire [3:0] w;
FA u1(w[0],s[0],A[0],B[0],ci,);
FA u2(w[1],s[1],A[1],B[1],w[0]);
FA u3(w[2],s[2],A[2],B[2],w[1]);
FA u4(co,s[3],A[3],B[3],w[2]);
endmodule
module ADD4_tb;
  wire s,c;
  reg  a,b,ci;
  ADD4 i_ADD4(s,co,A,B,ci);
  initial 
  begin
  a=1'b1;
  b=1'b1;
  ci=1'b1;
end
 always #5  a=~a;
 always #10 b=~b;
 always #15 ci=~ci; 
  initial #200 $finish;
endmodule