Design Name: fpga_core
Run Directory: /home/hosni/OpenFPGA/erc-fixes/clear/openlane/fpga_core/runs/23_04_28_17_50
----------------------------------------

Magic DRC Summary:
Source: /home/hosni/OpenFPGA/erc-fixes/clear/openlane/fpga_core/runs/23_04_28_17_50/reports/signoff/drc.rpt
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /home/hosni/OpenFPGA/erc-fixes/clear/openlane/fpga_core/runs/23_04_28_17_50/logs/signoff/33-fpga_core.lef.lvs.log
Number of nets: 11006                      |Number of nets: 11006                      
Design is LVS clean.
----------------------------------------

Antenna Summary:
Source: /home/hosni/OpenFPGA/erc-fixes/clear/openlane/fpga_core/runs/23_04_28_17_50/logs/signoff/35-antenna.log
Pin violations: 1
Net violations: 1
