
Question2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000300  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000488  08000490  00001490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000488  08000488  00001490  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000488  08000488  00001490  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000488  08000490  00001490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000488  08000488  00001488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800048c  0800048c  0000148c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001490  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001490  2**0
                  CONTENTS
 10 .bss          00000020  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001490  2**0
                  CONTENTS, READONLY
 13 .debug_info   000012f4  00000000  00000000  000014c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000047f  00000000  00000000  000027b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000e8  00000000  00000000  00002c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000096  00000000  00000000  00002d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018419  00000000  00000000  00002db6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000150c  00000000  00000000  0001b1cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000883ec  00000000  00000000  0001c6db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a4ac7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001f8  00000000  00000000  000a4b0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a4d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007e  00000000  00000000  000a4d29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000470 	.word	0x08000470

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000470 	.word	0x08000470

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	@ (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <extint_init>:
 * and main() may never see the update done by ISR.
 */
volatile int ext_flag = 0;

void extint_init(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= BV(0);   // Enable GPIOA clock
 8000208:	4b17      	ldr	r3, [pc, #92]	@ (8000268 <extint_init+0x64>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800020c:	4a16      	ldr	r2, [pc, #88]	@ (8000268 <extint_init+0x64>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6313      	str	r3, [r2, #48]	@ 0x30

    GPIOA->MODER &= ~(BV(0) | BV(1));   // PA0 as input
 8000214:	4b15      	ldr	r3, [pc, #84]	@ (800026c <extint_init+0x68>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a14      	ldr	r2, [pc, #80]	@ (800026c <extint_init+0x68>)
 800021a:	f023 0303 	bic.w	r3, r3, #3
 800021e:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(BV(0) | BV(1));   // No pull-up/down
 8000220:	4b12      	ldr	r3, [pc, #72]	@ (800026c <extint_init+0x68>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	4a11      	ldr	r2, [pc, #68]	@ (800026c <extint_init+0x68>)
 8000226:	f023 0303 	bic.w	r3, r3, #3
 800022a:	60d3      	str	r3, [r2, #12]

    SYSCFG->EXTICR[0] &= ~(BV(0) | BV(1) | BV(2) | BV(3)); // PA0 -> EXTI0
 800022c:	4b10      	ldr	r3, [pc, #64]	@ (8000270 <extint_init+0x6c>)
 800022e:	689b      	ldr	r3, [r3, #8]
 8000230:	4a0f      	ldr	r2, [pc, #60]	@ (8000270 <extint_init+0x6c>)
 8000232:	f023 030f 	bic.w	r3, r3, #15
 8000236:	6093      	str	r3, [r2, #8]

    EXTI->IMR  |= BV(0);    // Unmask EXTI0
 8000238:	4b0e      	ldr	r3, [pc, #56]	@ (8000274 <extint_init+0x70>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a0d      	ldr	r2, [pc, #52]	@ (8000274 <extint_init+0x70>)
 800023e:	f043 0301 	orr.w	r3, r3, #1
 8000242:	6013      	str	r3, [r2, #0]
    EXTI->RTSR &= ~BV(0);   // Disable rising edge
 8000244:	4b0b      	ldr	r3, [pc, #44]	@ (8000274 <extint_init+0x70>)
 8000246:	689b      	ldr	r3, [r3, #8]
 8000248:	4a0a      	ldr	r2, [pc, #40]	@ (8000274 <extint_init+0x70>)
 800024a:	f023 0301 	bic.w	r3, r3, #1
 800024e:	6093      	str	r3, [r2, #8]
    EXTI->FTSR |=  BV(0);   // Enable falling edge
 8000250:	4b08      	ldr	r3, [pc, #32]	@ (8000274 <extint_init+0x70>)
 8000252:	68db      	ldr	r3, [r3, #12]
 8000254:	4a07      	ldr	r2, [pc, #28]	@ (8000274 <extint_init+0x70>)
 8000256:	f043 0301 	orr.w	r3, r3, #1
 800025a:	60d3      	str	r3, [r2, #12]

    NVIC_EnableIRQ(EXTI0_IRQn);
 800025c:	2006      	movs	r0, #6
 800025e:	f7ff ffb3 	bl	80001c8 <__NVIC_EnableIRQ>
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40023800 	.word	0x40023800
 800026c:	40020000 	.word	0x40020000
 8000270:	40013800 	.word	0x40013800
 8000274:	40013c00 	.word	0x40013c00

08000278 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8000278:	b480      	push	{r7}
 800027a:	af00      	add	r7, sp, #0
    EXTI->PR |= BV(0);  // Clear pending interrupt
 800027c:	4b06      	ldr	r3, [pc, #24]	@ (8000298 <EXTI0_IRQHandler+0x20>)
 800027e:	695b      	ldr	r3, [r3, #20]
 8000280:	4a05      	ldr	r2, [pc, #20]	@ (8000298 <EXTI0_IRQHandler+0x20>)
 8000282:	f043 0301 	orr.w	r3, r3, #1
 8000286:	6153      	str	r3, [r2, #20]

    /* ISR ONLY sets the software flag */
    ext_flag = 1;
 8000288:	4b04      	ldr	r3, [pc, #16]	@ (800029c <EXTI0_IRQHandler+0x24>)
 800028a:	2201      	movs	r2, #1
 800028c:	601a      	str	r2, [r3, #0]
}
 800028e:	bf00      	nop
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	40013c00 	.word	0x40013c00
 800029c:	2000001c 	.word	0x2000001c

080002a0 <main>:
 * It is defined in ext_intr.c and modified inside ISR.
 */
extern volatile int ext_flag;

int main(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
    led_init();
 80002a4:	f000 f810 	bl	80002c8 <led_init>
    extint_init();
 80002a8:	f7ff ffac 	bl	8000204 <extint_init>

    while (1)
    {
        /* Check if interrupt flag is set */
        if (ext_flag == 1)
 80002ac:	4b05      	ldr	r3, [pc, #20]	@ (80002c4 <main+0x24>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	2b01      	cmp	r3, #1
 80002b2:	d1fb      	bne.n	80002ac <main+0xc>
        {
            /* LED operation is done in main, NOT in ISR */
            led_toggle(12);
 80002b4:	200c      	movs	r0, #12
 80002b6:	f000 f837 	bl	8000328 <led_toggle>

            /* Clear flag after handling */
            ext_flag = 0;
 80002ba:	4b02      	ldr	r3, [pc, #8]	@ (80002c4 <main+0x24>)
 80002bc:	2200      	movs	r2, #0
 80002be:	601a      	str	r2, [r3, #0]
        if (ext_flag == 1)
 80002c0:	e7f4      	b.n	80002ac <main+0xc>
 80002c2:	bf00      	nop
 80002c4:	2000001c 	.word	0x2000001c

080002c8 <led_init>:
 */

#include "my_led.h"

void led_init(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= BV(3);        // Enable GPIOD clock
 80002cc:	4b14      	ldr	r3, [pc, #80]	@ (8000320 <led_init+0x58>)
 80002ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002d0:	4a13      	ldr	r2, [pc, #76]	@ (8000320 <led_init+0x58>)
 80002d2:	f043 0308 	orr.w	r3, r3, #8
 80002d6:	6313      	str	r3, [r2, #48]	@ 0x30

    LED_PORT->MODER &= ~(BV(24) | BV(25));
 80002d8:	4b12      	ldr	r3, [pc, #72]	@ (8000324 <led_init+0x5c>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a11      	ldr	r2, [pc, #68]	@ (8000324 <led_init+0x5c>)
 80002de:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80002e2:	6013      	str	r3, [r2, #0]
    LED_PORT->MODER |=  BV(24);  // PD12 as output
 80002e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000324 <led_init+0x5c>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a0e      	ldr	r2, [pc, #56]	@ (8000324 <led_init+0x5c>)
 80002ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80002ee:	6013      	str	r3, [r2, #0]

    LED_PORT->OTYPER &= ~BV(12); // Push-pull
 80002f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000324 <led_init+0x5c>)
 80002f2:	685b      	ldr	r3, [r3, #4]
 80002f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000324 <led_init+0x5c>)
 80002f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80002fa:	6053      	str	r3, [r2, #4]
    LED_PORT->OSPEEDR &= ~(BV(24) | BV(25));
 80002fc:	4b09      	ldr	r3, [pc, #36]	@ (8000324 <led_init+0x5c>)
 80002fe:	689b      	ldr	r3, [r3, #8]
 8000300:	4a08      	ldr	r2, [pc, #32]	@ (8000324 <led_init+0x5c>)
 8000302:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000306:	6093      	str	r3, [r2, #8]
    LED_PORT->PUPDR &= ~(BV(24) | BV(25));
 8000308:	4b06      	ldr	r3, [pc, #24]	@ (8000324 <led_init+0x5c>)
 800030a:	68db      	ldr	r3, [r3, #12]
 800030c:	4a05      	ldr	r2, [pc, #20]	@ (8000324 <led_init+0x5c>)
 800030e:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000312:	60d3      	str	r3, [r2, #12]
}
 8000314:	bf00      	nop
 8000316:	46bd      	mov	sp, r7
 8000318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800031c:	4770      	bx	lr
 800031e:	bf00      	nop
 8000320:	40023800 	.word	0x40023800
 8000324:	40020c00 	.word	0x40020c00

08000328 <led_toggle>:
{
    LED_PORT->ODR &= ~BV(pin);
}

void led_toggle(uint8_t pin)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0
 800032e:	4603      	mov	r3, r0
 8000330:	71fb      	strb	r3, [r7, #7]
    LED_PORT->ODR ^= BV(pin);
 8000332:	4b07      	ldr	r3, [pc, #28]	@ (8000350 <led_toggle+0x28>)
 8000334:	695a      	ldr	r2, [r3, #20]
 8000336:	79fb      	ldrb	r3, [r7, #7]
 8000338:	2101      	movs	r1, #1
 800033a:	fa01 f303 	lsl.w	r3, r1, r3
 800033e:	4904      	ldr	r1, [pc, #16]	@ (8000350 <led_toggle+0x28>)
 8000340:	4053      	eors	r3, r2
 8000342:	614b      	str	r3, [r1, #20]
}
 8000344:	bf00      	nop
 8000346:	370c      	adds	r7, #12
 8000348:	46bd      	mov	sp, r7
 800034a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034e:	4770      	bx	lr
 8000350:	40020c00 	.word	0x40020c00

08000354 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000358:	4b05      	ldr	r3, [pc, #20]	@ (8000370 <SystemInit+0x1c>)
 800035a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800035e:	4a04      	ldr	r2, [pc, #16]	@ (8000370 <SystemInit+0x1c>)
 8000360:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000364:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000368:	f000 f804 	bl	8000374 <DWT_Init>
}
 800036c:	bf00      	nop
 800036e:	bd80      	pop	{r7, pc}
 8000370:	e000ed00 	.word	0xe000ed00

08000374 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000378:	4b14      	ldr	r3, [pc, #80]	@ (80003cc <DWT_Init+0x58>)
 800037a:	68db      	ldr	r3, [r3, #12]
 800037c:	4a13      	ldr	r2, [pc, #76]	@ (80003cc <DWT_Init+0x58>)
 800037e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000382:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000384:	4b11      	ldr	r3, [pc, #68]	@ (80003cc <DWT_Init+0x58>)
 8000386:	68db      	ldr	r3, [r3, #12]
 8000388:	4a10      	ldr	r2, [pc, #64]	@ (80003cc <DWT_Init+0x58>)
 800038a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800038e:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000390:	4b0f      	ldr	r3, [pc, #60]	@ (80003d0 <DWT_Init+0x5c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a0e      	ldr	r2, [pc, #56]	@ (80003d0 <DWT_Init+0x5c>)
 8000396:	f023 0301 	bic.w	r3, r3, #1
 800039a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <DWT_Init+0x5c>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4a0b      	ldr	r2, [pc, #44]	@ (80003d0 <DWT_Init+0x5c>)
 80003a2:	f043 0301 	orr.w	r3, r3, #1
 80003a6:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 80003a8:	4b09      	ldr	r3, [pc, #36]	@ (80003d0 <DWT_Init+0x5c>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 80003ae:	bf00      	nop
    __ASM volatile ("NOP");
 80003b0:	bf00      	nop
    __ASM volatile ("NOP");
 80003b2:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <DWT_Init+0x5c>)
 80003b6:	685b      	ldr	r3, [r3, #4]
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	bf0c      	ite	eq
 80003bc:	2301      	moveq	r3, #1
 80003be:	2300      	movne	r3, #0
 80003c0:	b2db      	uxtb	r3, r3
}
 80003c2:	4618      	mov	r0, r3
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr
 80003cc:	e000edf0 	.word	0xe000edf0
 80003d0:	e0001000 	.word	0xe0001000

080003d4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003d4:	480d      	ldr	r0, [pc, #52]	@ (800040c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003d6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003d8:	f7ff ffbc 	bl	8000354 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003dc:	480c      	ldr	r0, [pc, #48]	@ (8000410 <LoopForever+0x6>)
  ldr r1, =_edata
 80003de:	490d      	ldr	r1, [pc, #52]	@ (8000414 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003e0:	4a0d      	ldr	r2, [pc, #52]	@ (8000418 <LoopForever+0xe>)
  movs r3, #0
 80003e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003e4:	e002      	b.n	80003ec <LoopCopyDataInit>

080003e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ea:	3304      	adds	r3, #4

080003ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003f0:	d3f9      	bcc.n	80003e6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003f2:	4a0a      	ldr	r2, [pc, #40]	@ (800041c <LoopForever+0x12>)
  ldr r4, =_ebss
 80003f4:	4c0a      	ldr	r4, [pc, #40]	@ (8000420 <LoopForever+0x16>)
  movs r3, #0
 80003f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003f8:	e001      	b.n	80003fe <LoopFillZerobss>

080003fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003fc:	3204      	adds	r2, #4

080003fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000400:	d3fb      	bcc.n	80003fa <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000402:	f000 f811 	bl	8000428 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000406:	f7ff ff4b 	bl	80002a0 <main>

0800040a <LoopForever>:

LoopForever:
  b LoopForever
 800040a:	e7fe      	b.n	800040a <LoopForever>
  ldr   r0, =_estack
 800040c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000410:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000414:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000418:	08000490 	.word	0x08000490
  ldr r2, =_sbss
 800041c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000420:	20000020 	.word	0x20000020

08000424 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000424:	e7fe      	b.n	8000424 <ADC_IRQHandler>
	...

08000428 <__libc_init_array>:
 8000428:	b570      	push	{r4, r5, r6, lr}
 800042a:	4d0d      	ldr	r5, [pc, #52]	@ (8000460 <__libc_init_array+0x38>)
 800042c:	4c0d      	ldr	r4, [pc, #52]	@ (8000464 <__libc_init_array+0x3c>)
 800042e:	1b64      	subs	r4, r4, r5
 8000430:	10a4      	asrs	r4, r4, #2
 8000432:	2600      	movs	r6, #0
 8000434:	42a6      	cmp	r6, r4
 8000436:	d109      	bne.n	800044c <__libc_init_array+0x24>
 8000438:	4d0b      	ldr	r5, [pc, #44]	@ (8000468 <__libc_init_array+0x40>)
 800043a:	4c0c      	ldr	r4, [pc, #48]	@ (800046c <__libc_init_array+0x44>)
 800043c:	f000 f818 	bl	8000470 <_init>
 8000440:	1b64      	subs	r4, r4, r5
 8000442:	10a4      	asrs	r4, r4, #2
 8000444:	2600      	movs	r6, #0
 8000446:	42a6      	cmp	r6, r4
 8000448:	d105      	bne.n	8000456 <__libc_init_array+0x2e>
 800044a:	bd70      	pop	{r4, r5, r6, pc}
 800044c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000450:	4798      	blx	r3
 8000452:	3601      	adds	r6, #1
 8000454:	e7ee      	b.n	8000434 <__libc_init_array+0xc>
 8000456:	f855 3b04 	ldr.w	r3, [r5], #4
 800045a:	4798      	blx	r3
 800045c:	3601      	adds	r6, #1
 800045e:	e7f2      	b.n	8000446 <__libc_init_array+0x1e>
 8000460:	08000488 	.word	0x08000488
 8000464:	08000488 	.word	0x08000488
 8000468:	08000488 	.word	0x08000488
 800046c:	0800048c 	.word	0x0800048c

08000470 <_init>:
 8000470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000472:	bf00      	nop
 8000474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000476:	bc08      	pop	{r3}
 8000478:	469e      	mov	lr, r3
 800047a:	4770      	bx	lr

0800047c <_fini>:
 800047c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800047e:	bf00      	nop
 8000480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000482:	bc08      	pop	{r3}
 8000484:	469e      	mov	lr, r3
 8000486:	4770      	bx	lr
