INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ctrl
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hj/sequncer_v2/sequncer_v2.srcs/sources_1/imports/modules/uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module uart_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hj/sequncer_v2/sequncer_v2.srcs/sim_1/new/sym_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sym_top
