$date
	Fri May 12 00:11:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_reg_tb $end
$var wire 8 ! out [7:0] $end
$var parameter 32 " MSB $end
$var reg 1 # circular $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$var reg 1 & dir $end
$var reg 1 ' en $end
$var reg 1 ( rstn $end
$scope module dut $end
$var wire 1 # circular $end
$var wire 1 $ clk $end
$var wire 1 % d $end
$var wire 1 & dir $end
$var wire 1 ' en $end
$var wire 1 ( rstn $end
$var parameter 32 ) MSB $end
$var reg 8 * out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 )
b1000 "
$end
#0
$dumpvars
bx *
0(
0'
0&
0%
0$
0#
bx !
$end
#5
b0 !
b0 *
1$
#10
0$
1(
#15
1$
#20
0$
1%
1'
#25
b10000000 !
b10000000 *
1$
#30
0$
0%
#35
b1000000 !
b1000000 *
1$
#40
0$
1%
1&
#45
b10000001 !
b10000001 *
1$
#50
0$
0%
#55
b10 !
b10 *
1$
#60
0$
1%
0&
1#
#65
b100 !
b100 *
1$
#70
0$
0%
#75
b1000 !
b1000 *
1$
#80
0$
1%
1&
#85
b100 !
b100 *
1$
#90
0$
0%
#95
b10 !
b10 *
1$
#100
0$
