===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2545 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2969 ( 17.0%)    0.2969 ( 23.7%)  FIR Parser
    0.7671 ( 44.0%)    0.4446 ( 35.4%)  'firrtl.circuit' Pipeline
    0.1053 (  6.0%)    0.0582 (  4.6%)    'firrtl.module' Pipeline
    0.1053 (  6.0%)    0.0582 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0099 (  0.6%)    0.0099 (  0.8%)    InferWidths
    0.0485 (  2.8%)    0.0485 (  3.9%)    LowerFIRRTLTypes
    0.5646 ( 32.4%)    0.2908 ( 23.2%)    'firrtl.module' Pipeline
    0.0846 (  4.9%)    0.0500 (  4.0%)      ExpandWhens
    0.4800 ( 27.5%)    0.2408 ( 19.2%)      SimpleCanonicalizer
    0.0348 (  2.0%)    0.0348 (  2.8%)    IMConstProp
    0.0028 (  0.2%)    0.0028 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0038 (  0.2%)    0.0021 (  0.2%)    'firrtl.module' Pipeline
    0.0038 (  0.2%)    0.0021 (  0.2%)      CheckWidths
    0.1694 (  9.7%)    0.1694 ( 13.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3049 ( 17.5%)    0.1551 ( 12.4%)  'hw.module' Pipeline
    0.0045 (  0.3%)    0.0034 (  0.3%)    HWCleanup
    0.1687 (  9.7%)    0.0875 (  7.0%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1316 (  7.5%)    0.0705 (  5.6%)    SimpleCanonicalizer
    0.0204 (  1.2%)    0.0204 (  1.6%)  HWLegalizeNames
    0.0378 (  2.2%)    0.0214 (  1.7%)  'hw.module' Pipeline
    0.0377 (  2.2%)    0.0213 (  1.7%)    PrettifyVerilog
    0.1459 (  8.4%)    0.1459 ( 11.6%)  Output
    0.0007 (  0.0%)    0.0007 (  0.1%)  Rest
    1.7432 (100.0%)    1.2545 (100.0%)  Total

{
  totalTime: 1.264,
  maxMemory: 84418560
}
