// Seed: 201337190
module module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5,
    output supply1 id_6,
    input wire id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    input tri id_13,
    output tri0 id_14
);
  assign id_6 = id_1;
  wire id_16;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output wire id_2,
    input uwire id_3,
    input wire id_4,
    output wand id_5
    , id_31,
    output tri0 id_6,
    input wor id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    output tri0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input tri0 id_15,
    output tri1 id_16,
    output tri0 id_17,
    input wand id_18,
    output uwire id_19,
    input supply1 id_20,
    input supply0 id_21,
    output wand id_22,
    input wire id_23,
    output supply0 id_24,
    output tri1 id_25,
    input uwire id_26,
    input tri0 id_27,
    output wor id_28,
    output tri0 id_29
);
  module_0(
      id_8,
      id_1,
      id_5,
      id_15,
      id_13,
      id_0,
      id_25,
      id_21,
      id_4,
      id_0,
      id_8,
      id_21,
      id_21,
      id_27,
      id_16
  );
endmodule
