/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [6:0] _04_;
  wire [24:0] _05_;
  wire [24:0] _06_;
  reg [3:0] _07_;
  wire [9:0] _08_;
  wire [12:0] _09_;
  wire [7:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [24:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [18:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [16:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [9:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [16:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [29:0] celloutsig_0_60z;
  wire [9:0] celloutsig_0_62z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_69z;
  wire [8:0] celloutsig_0_71z;
  wire celloutsig_0_75z;
  wire [10:0] celloutsig_0_77z;
  wire [14:0] celloutsig_0_78z;
  wire [2:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_82z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire [2:0] celloutsig_0_86z;
  wire celloutsig_0_87z;
  wire [6:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_91z;
  wire [28:0] celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire [12:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_6z;
  wire [29:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_51z = !(celloutsig_0_32z[18] ? celloutsig_0_40z : celloutsig_0_3z[1]);
  assign celloutsig_0_55z = !(celloutsig_0_46z[13] ? _00_ : celloutsig_0_39z[6]);
  assign celloutsig_0_84z = !(celloutsig_0_33z ? celloutsig_0_59z : celloutsig_0_9z[6]);
  assign celloutsig_0_85z = !(celloutsig_0_51z ? celloutsig_0_19z : celloutsig_0_24z[0]);
  assign celloutsig_0_19z = !(celloutsig_0_10z[0] ? celloutsig_0_11z[0] : celloutsig_0_8z[6]);
  assign celloutsig_0_27z = !(celloutsig_0_5z ? celloutsig_0_18z : celloutsig_0_3z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_2z | celloutsig_1_7z[24]);
  assign celloutsig_0_29z = ~(celloutsig_0_11z[8] | celloutsig_0_18z);
  assign celloutsig_0_34z = ~((celloutsig_0_1z[1] | celloutsig_0_9z[0]) & celloutsig_0_23z[1]);
  assign celloutsig_0_38z = ~((celloutsig_0_29z | celloutsig_0_11z[0]) & (celloutsig_0_4z[1] | celloutsig_0_24z[1]));
  assign celloutsig_0_40z = ~((celloutsig_0_8z[2] | celloutsig_0_10z[4]) & (celloutsig_0_26z[2] | celloutsig_0_2z));
  assign celloutsig_0_57z = ~((celloutsig_0_13z[6] | celloutsig_0_39z[3]) & (celloutsig_0_15z[1] | celloutsig_0_42z[1]));
  assign celloutsig_0_64z = ~((celloutsig_0_18z | celloutsig_0_4z[0]) & (celloutsig_0_29z | celloutsig_0_8z[2]));
  assign celloutsig_0_75z = ~((celloutsig_0_19z | celloutsig_0_69z[2]) & (celloutsig_0_13z[1] | celloutsig_0_15z[5]));
  assign celloutsig_0_87z = ~((celloutsig_0_51z | celloutsig_0_29z) & (celloutsig_0_12z | celloutsig_0_79z[2]));
  assign celloutsig_1_3z = ~((celloutsig_1_1z[10] | celloutsig_1_0z[1]) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_0_18z = ~((celloutsig_0_5z | celloutsig_0_8z[6]) & (celloutsig_0_12z | celloutsig_0_12z));
  assign celloutsig_0_31z = ~((celloutsig_0_7z | celloutsig_0_5z) & (celloutsig_0_30z | celloutsig_0_5z));
  assign celloutsig_0_54z = ~(celloutsig_0_33z ^ celloutsig_0_23z[0]);
  assign celloutsig_0_7z = ~(in_data[10] ^ celloutsig_0_4z[7]);
  assign celloutsig_0_35z = celloutsig_0_23z[4:1] + celloutsig_0_22z[3:0];
  assign celloutsig_0_8z = celloutsig_0_0z[6:0] + { celloutsig_0_0z[5:0], celloutsig_0_5z };
  assign celloutsig_0_13z = { _04_[6:2], celloutsig_0_7z, celloutsig_0_5z } + celloutsig_0_4z[7:1];
  assign celloutsig_0_14z = celloutsig_0_0z[3:0] + celloutsig_0_10z[3:0];
  assign celloutsig_0_26z = { celloutsig_0_0z[4:3], celloutsig_0_25z } + celloutsig_0_10z;
  assign celloutsig_0_28z = celloutsig_0_24z[8:3] + celloutsig_0_13z[6:1];
  reg [24:0] _36_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _36_ <= 25'h0000000;
    else _36_ <= { celloutsig_0_14z[3:1], _05_[21:15], _01_, _05_[13:7], celloutsig_0_23z, celloutsig_0_31z };
  assign { _06_[24:4], _00_, _03_, _06_[1:0] } = _36_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _07_ <= 4'h0;
    else _07_ <= { celloutsig_0_8z[6:4], celloutsig_0_31z };
  reg [9:0] _38_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _38_ <= 10'h000;
    else _38_ <= { celloutsig_0_0z[7:6], celloutsig_0_0z };
  assign { _08_[9:7], _04_[6:2], _08_[1:0] } = _38_;
  reg [12:0] _39_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _39_ <= 13'h0000;
    else _39_ <= { celloutsig_0_32z[15:10], celloutsig_0_8z };
  assign { _09_[12:8], _02_, _09_[6:0] } = _39_;
  reg [14:0] _40_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _40_ <= 15'h0000;
    else _40_ <= { celloutsig_0_9z[12:2], celloutsig_0_20z, celloutsig_0_18z };
  assign { _05_[21:15], _01_, _05_[13:7] } = _40_;
  assign celloutsig_0_42z = { celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_37z } / { 1'h1, celloutsig_0_33z, celloutsig_0_27z };
  assign celloutsig_0_93z = { celloutsig_0_32z[11:0], celloutsig_0_85z, celloutsig_0_31z, celloutsig_0_3z, _07_, celloutsig_0_31z, celloutsig_0_55z, celloutsig_0_82z, celloutsig_0_84z, celloutsig_0_38z } / { 1'h1, celloutsig_0_32z[10:6], celloutsig_0_62z, celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_87z, celloutsig_0_35z, celloutsig_0_51z, celloutsig_0_85z, celloutsig_0_31z };
  assign celloutsig_0_11z = { celloutsig_0_8z[5:0], celloutsig_0_10z } / { 1'h1, celloutsig_0_4z[6:1], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_33z = celloutsig_0_25z == { celloutsig_0_13z[6:5], celloutsig_0_7z };
  assign celloutsig_0_5z = { in_data[42:41], celloutsig_0_2z } == celloutsig_0_4z[2:0];
  assign celloutsig_0_58z = { celloutsig_0_28z[4:2], celloutsig_0_55z } == celloutsig_0_1z[3:0];
  assign celloutsig_1_2z = celloutsig_1_1z[3:1] == celloutsig_1_1z[6:4];
  assign celloutsig_0_94z = celloutsig_0_41z === { celloutsig_0_91z[9:8], celloutsig_0_37z };
  assign celloutsig_0_2z = in_data[60:58] === in_data[30:28];
  assign celloutsig_0_30z = { celloutsig_0_8z[5:1], celloutsig_0_23z, celloutsig_0_24z } === { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_0_59z = { celloutsig_0_39z[7:2], celloutsig_0_58z } <= { celloutsig_0_22z[12:7], celloutsig_0_33z };
  assign celloutsig_0_43z = { celloutsig_0_26z[1], celloutsig_0_3z, celloutsig_0_41z } < { celloutsig_0_23z[3], celloutsig_0_20z, celloutsig_0_25z };
  assign celloutsig_0_47z = celloutsig_0_22z[10:6] < celloutsig_0_36z[6:2];
  assign celloutsig_0_0z = in_data[60:53] % { 1'h1, in_data[50:44] };
  assign celloutsig_0_4z = - { celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_52z = - { celloutsig_0_46z[16:11], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_69z = - { celloutsig_0_43z, celloutsig_0_64z, celloutsig_0_27z, celloutsig_0_64z, celloutsig_0_37z };
  assign celloutsig_0_9z = - { celloutsig_0_1z[3:1], _08_[9:7], _04_[6:2], _08_[1:0] };
  assign celloutsig_1_7z = - { in_data[182:170], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_17z = - in_data[190:171];
  assign celloutsig_0_60z = ~ { celloutsig_0_39z[1], celloutsig_0_19z, celloutsig_0_42z, celloutsig_0_18z, celloutsig_0_54z, celloutsig_0_28z, celloutsig_0_11z, _07_, celloutsig_0_51z, celloutsig_0_48z };
  assign celloutsig_0_41z = celloutsig_0_3z | celloutsig_0_1z[2:0];
  assign celloutsig_0_56z = { celloutsig_0_20z[0], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_10z } | { celloutsig_0_9z[12:10], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_48z };
  assign celloutsig_0_62z = { _08_[9:7], _04_[6:2], _08_[1:0] } | { celloutsig_0_13z[5:1], celloutsig_0_18z, celloutsig_0_57z, celloutsig_0_20z };
  assign celloutsig_0_71z = { celloutsig_0_4z[7:0], celloutsig_0_64z } | { celloutsig_0_52z[5:0], celloutsig_0_41z };
  assign celloutsig_0_78z = { _08_[8:7], _04_[6:2], _08_[1], celloutsig_0_13z } | celloutsig_0_56z[16:2];
  assign celloutsig_1_6z = in_data[142:139] | celloutsig_1_1z[3:0];
  assign celloutsig_0_15z = celloutsig_0_8z[5:0] | { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_8z[5:4], celloutsig_0_5z, celloutsig_0_5z } | celloutsig_0_1z[4:1];
  assign celloutsig_0_37z = | { celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_48z = | celloutsig_0_9z[6:2];
  assign celloutsig_0_12z = | celloutsig_0_0z[3:0];
  assign celloutsig_0_32z = { celloutsig_0_16z[0], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_20z } >> { celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_30z };
  assign celloutsig_0_39z = celloutsig_0_24z[7:0] >> { celloutsig_0_25z, celloutsig_0_1z };
  assign celloutsig_0_82z = { celloutsig_0_3z, celloutsig_0_34z } << { celloutsig_0_75z, celloutsig_0_42z };
  assign celloutsig_0_17z = { _08_[8:7], _04_[6:4], celloutsig_0_1z } << { celloutsig_0_13z[4:2], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_24z = celloutsig_0_22z[11:3] << { _08_[9:7], _04_[6:2], _08_[1] };
  assign celloutsig_0_25z = celloutsig_0_11z[4:2] << celloutsig_0_10z[3:1];
  assign celloutsig_0_77z = { celloutsig_0_60z[5:1], celloutsig_0_10z, celloutsig_0_27z } >> { celloutsig_0_71z[1:0], celloutsig_0_28z, celloutsig_0_55z, celloutsig_0_47z, celloutsig_0_54z };
  assign celloutsig_1_0z = in_data[140:138] >> in_data[174:172];
  assign celloutsig_0_1z = celloutsig_0_0z[6:2] >> celloutsig_0_0z[7:3];
  assign celloutsig_0_23z = { celloutsig_0_9z[5:1], celloutsig_0_2z } >> celloutsig_0_8z[6:1];
  assign celloutsig_0_3z = { in_data[90], celloutsig_0_2z, celloutsig_0_2z } - celloutsig_0_1z[4:2];
  assign celloutsig_0_79z = celloutsig_0_14z[2:0] - _09_[3:1];
  assign celloutsig_0_86z = celloutsig_0_78z[2:0] - celloutsig_0_11z[7:5];
  assign celloutsig_1_19z = celloutsig_1_6z - celloutsig_1_17z[12:9];
  assign celloutsig_0_20z = celloutsig_0_14z[3:1] - { celloutsig_0_0z[1:0], celloutsig_0_5z };
  assign celloutsig_0_46z = celloutsig_0_22z[18:2] ~^ { _06_[16:4], _00_, _03_, _06_[1:0] };
  assign celloutsig_0_91z = { _05_[20:15], _01_, celloutsig_0_86z } ~^ { celloutsig_0_77z[5], celloutsig_0_29z, celloutsig_0_75z, celloutsig_0_31z, celloutsig_0_15z };
  assign celloutsig_0_36z = { celloutsig_0_9z[9:4], celloutsig_0_34z, celloutsig_0_2z } ^ celloutsig_0_17z[9:2];
  assign celloutsig_0_10z = { celloutsig_0_1z[4:1], celloutsig_0_2z } ^ celloutsig_0_9z[4:0];
  assign celloutsig_1_1z = { in_data[115:111], celloutsig_1_0z, celloutsig_1_0z } ^ in_data[123:113];
  assign celloutsig_0_22z = { in_data[66:52], _08_[9:7], _04_[6:2], _08_[1:0] } ^ in_data[52:28];
  assign _04_[1:0] = { celloutsig_0_7z, celloutsig_0_5z };
  assign { _05_[24:22], _05_[14], _05_[6:0] } = { celloutsig_0_14z[3:1], _01_, celloutsig_0_23z, celloutsig_0_31z };
  assign _06_[3:2] = { _00_, _03_ };
  assign _08_[6:2] = _04_[6:2];
  assign _09_[7] = _02_;
  assign { out_data[128], out_data[99:96], out_data[60:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
