rm -rfv /home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fault_report.log" rimosso
rm -rfv /home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fmsh.log
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/fmsh.log" rimosso
rm -rfv /home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__*__
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/fmdict/design.db" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/fmdict"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0007-fault_sim.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0001-fr2fdef.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0009-fault_report.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0003-toggle.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0002-coats.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0008-boots.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0005-boots.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0010-fault_report.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0006-coats.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs/0004-coats.log" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__/joblogs"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fmsh__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/design.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/fdeffiles.txt" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/cv32e40p_top.evcd" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/zoix.progress" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.fdef" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.hist" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/run.0.1" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/fidlist.0.2" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/fidlist.0.1" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/run.0.3" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/run.0.2" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics/fidlist.0.3" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/diagnostics"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/zoix.sim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/fdef.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sim.zdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/zoix.progress_all" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/coats.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/simout-N0" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/boots.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.flst" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.smap" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst/sbst.fdef.pass" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/sbst"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/__path__" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/boots.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design/design.flst" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/design"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__/testid.txt" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__fubs__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__globfiles__/cv32e40p_top_sdd_K2.0.rpt" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__globfiles__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/cv32e40p_top.evcd" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/sbst.ndv" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/zoix.progress" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/zoix_rt.log" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/zoix.sim" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/__fstrobes__" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/sbst.vtog" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/sim.zdb" rimosso
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst/sbst.tmap" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__/sbst"
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tests__"
"/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tmp__/fsim_status.txt" rimosso
directory rimossa: "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix/__tmp__"
cd /home/s316792/project/cv32e40p_tftlab_2023/run/zoix && \
FAULT_LIST=/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.5.rpt \
ROOT_DIR=/home/s316792/project/cv32e40p_tftlab_2023 \
VCD=/home/s316792/project/cv32e40p_tftlab_2023/run/questasim/cv32e40p_top.evcd \
fmsh -load /home/s316792/project/cv32e40p_tftlab_2023/zoix/fsim_evcd.fmsh | tee zoix_fsim_evcd.log

                                   Z01X (TM)

       Version T-2022.06-SP2 for linux64 - Nov 15, 2022      

                    Copyright (c) 1999 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Fri Jan 12 10:57:26 CET 2024
Z01X (TM) Version: T-2022.06-SP2 (64-bit, Nov 15 2022) for Linux 64-bit

Note:    Reading load file:/home/s316792/project/cv32e40p_tftlab_2023/zoix/fsim_evcd.fmsh
> # Enable Fault Manager Verbosity  
> set(var=[resources], messages=[all]) 
Note:    Set resources[messages] to "all".
> # Enhanced Synopsys Format  
> set(var=[defines], format=[standard]) 
Note:    Set defines[format] to "standard".
> # Import Fault List  
> set(var=[fdef], method=[fr], fr.fr=[$FAULT_LIST],abort=[error]) 
Note:    Set fdef[fr.fr] to "/home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.5.rpt".
Note:    Set fdef[abort] to "error".
Note:    Set fdef[method] to "fr".
> # Disable Hyperfaults  
> set(var=[fsim],hyperfault=[0]) 
Note:    Set fsim[hyperfault] to 0.
>  
>  
> design() 
24/01/12 10:57:28 CMD: cp /home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.5.rpt __globfiles__/cv32e40p_top_sdd_K2.5.rpt
Note:    Generating design fault universe file
24/01/12 10:57:29 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/fr2fdef -fr __globfiles__/cv32e40p_top_sdd_K2.5.rpt +warnreturn+0 +format+standard +verbose -l fr2fdef.log
Note:    Job fr2fdef begun
Note:    Job fr2fdef completed: Host: po
Note:    Total: 5972 Prime: 5972 Collapsed: 0 Untestable: 0
Note:    Fault Generation Completed 0 Errors 1 Warnings
Note:    Created design, directory=/home/s316792/project/cv32e40p_tftlab_2023/run/zoix
24/01/12 10:57:29 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/coats -dir ./ -fub design -func __fubs__/design/__path__ -genfub +job_id+3c62f4fb953bf767 -l __fubs__/design/design.log
Note:    Job coats begun
Note:    Job coats completed: Host: po
>  
> addtst(test=[sbst],  
>>	stimtype=[vcd], 
>>	stim=[$VCD], 
>>	dut.stim=[cv32e40p_top, tb_top.wrapper_i.top_i],  
>>	stim_options=[+TESTNAME=sbst]) 
Note:    Adding test: sbst
24/01/12 10:57:29 CMD: ln -s ../../sim.zdb __tests__/sbst/sim.zdb
24/01/12 10:57:29 CMD: ln -s ../../zoix.sim __tests__/sbst/zoix.sim
24/01/12 10:57:30 CMD: cp /home/s316792/project/cv32e40p_tftlab_2023/run/questasim/cv32e40p_top.evcd __tests__/sbst/cv32e40p_top.evcd
24/01/12 10:57:30 CMD: ln -s ../../../__tests__/sbst/cv32e40p_top.evcd __fubs__/design/sbst/cv32e40p_top.evcd
24/01/12 10:57:30 CMD: ln -s ../../../sim.zdb __fubs__/design/sbst/sim.zdb
24/01/12 10:57:30 CMD: ln -s ../../../zoix.sim __fubs__/design/sbst/zoix.sim
>  
> fsim() 
Note:    Performing testability analysis
24/01/12 10:57:30 CMD: ./zoix.sim -toggle __tests__/sbst/sbst.vtog -fstrobe __tests__/sbst/__fstrobes__ -l __tests__/sbst/zoix_rt.log +vcd+file+__tests__/sbst/cv32e40p_top.evcd +progress -testdir __tests__/sbst/ +vcd+dut+cv32e40p_top+tb_top.wrapper_i.top_i +TESTNAME=sbst -testname sbst +job_id+ec3234db451b7787
Note:    Toggle simulation for test: sbst
Note:    Job toggle Test: sbst begun
Note:    Job toggle completed: Host: po Test: sbst
24/01/12 10:57:31 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/coats -dir ./ -fub design -test sbst -seltyp observe +job_id+3c62f4fb953bf767 -fstrobe __tests__/sbst/__fstrobes__ -testid 65537 -l __fubs__/design/sbst/coats.log
Note:    Testability analysis for Test: sbst
Note:    Job coats Test: sbst begun
Note:    Job coats completed: Host: po Test: sbst
24/01/12 10:57:34 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/boots -fdeffiles __fubs__/design/fdeffiles.txt -record -dir ./ -fub design -fdef sim.fdef -l __fubs__/design/boots.log
Note:    Job boots Test: All begun
Note:    Job boots completed: Host: po Test: All
Note:    Updating Testability Report
Note:    Simulating Test: sbst
Note:    Fault simulation on Test: sbst starting
Note:    Generate fault origins for Test: sbst
24/01/12 10:57:35 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/coats -dir ./ -fub design -test sbst -recalc -m -l __fubs__/design/sbst/fdef.log
Note:    Job coats Test: sbst begun
Note:    Job coats completed: Host: po Test: sbst
Note:    Test: sbst selected 4455 out of 5972 remaining faults to simulate
24/01/12 10:57:36 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/fault_sim -fdef __fubs__/design/sbst/sbst.fdef -q +vcd+file+__tests__/sbst/cv32e40p_top.evcd +vcd+dut+cv32e40p_top+tb_top.wrapper_i.top_i +TESTNAME=sbst -fpp 2048 +limit+hyperfault+0 -fmsh -testdir __fubs__/design/sbst/ -l __fubs__/design/sbst/simout-N0
Note:    Fault simulation for Test: sbst
Note:    Job fault_sim Test: sbst begun
Note:    Job fault_sim completed: Host: po Test: sbst
Note:    Record simulation results for Test: sbst
24/01/12 10:57:38 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/boots -record -dir ./ -fub design -test sbst -fdef sim.fdef -fntn 65537 __fubs__/design/sbst/sbst.fdef -l __fubs__/design/sbst/boots.log
Note:    Job boots Test: sbst begun
Note:    Job boots completed: Host: po Test: sbst
Note:    Simulation of test sbst complete
#                                Prime                  Total
# Test: sbst
# Total Faults:                   5972                   5972
# Detected Faults:                   0     0.00%            0     0.00%
# Dropped Detected Faults:        2445    40.94%         2445    40.94%
# Dropped Potential Faults:          0     0.00%            0     0.00%
# Potential Faults:                  0     0.00%            0     0.00%
# Not Detected Faults:            2010    33.66%         2010    33.66%
# Not Strobed:                      56     0.94%           56     0.94%
# Not Observed:                    774    12.96%          774    12.96%
# Not Controlled:                  687    11.50%          687    11.50%
# Simulation Times:          
#   Toggle:                   00:00:01
#   Fault Cumulative:         00:00:03
#   Fault Wall Clock:         00:00:03
#
# Cumulative Test Results
# Total Faults:                   5972                   5972
# Detected Faults:                   0     0.00%            0     0.00%
# Dropped Detected Faults:        2445    40.94%         2445    40.94%
# Dropped Potential Faults:          0     0.00%            0     0.00%
# Potential Faults:                  0     0.00%            0     0.00%
# Not Detected Faults:            2010    33.66%         2010    33.66%
# Not Strobed:                      56     0.94%           56     0.94%
# Not Observed:                    774    12.96%          774    12.96%
# Not Controlled:                  687    11.50%          687    11.50%
#
Note:    Simulation Completed.
Note:    Updating Testability Report

# Tests simulated in this session:
#                                Prime                  Total
# Test: sbst
# Total Faults:                   5972                   5972
# Detected Faults:                   0     0.00%            0     0.00%
# Dropped Detected Faults:        2445    40.94%         2445    40.94%
# Dropped Potential Faults:          0     0.00%            0     0.00%
# Potential Faults:                  0     0.00%            0     0.00%
# Not Detected Faults:            2010    33.66%         2010    33.66%
# Not Strobed:                      56     0.94%           56     0.94%
# Not Observed:                    774    12.96%          774    12.96%
# Not Controlled:                  687    11.50%          687    11.50%
# Simulation Times:          
#   Toggle:                   00:00:01
#   Fault Cumulative:         00:00:03
#   Fault Wall Clock:         00:00:03
#
# Cumulative Test Results
# Total Faults:                   5972                   5972
# Detected Faults:                   0     0.00%            0     0.00%
# Dropped Detected Faults:        2445    40.94%         2445    40.94%
# Dropped Potential Faults:          0     0.00%            0     0.00%
# Potential Faults:                  0     0.00%            0     0.00%
# Not Detected Faults:            2010    33.66%         2010    33.66%
# Not Strobed:                      56     0.94%           56     0.94%
# Not Observed:                    774    12.96%          774    12.96%
# Not Controlled:                  687    11.50%          687    11.50%
#
# Test Coverage:                          40.94%                 40.94%
#
>  
> coverage(file=[$FAULT_LIST.fsim]) 
Note:    Running coverage analysis
24/01/12 10:57:39 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/fault_report +fm -dir ./ +format+standard -out ../zoix_timing/cv32e40p_top_sdd_K2.5.rpt.fsim -testinfo __fubs__/testid.txt -l fault_report.log
Note:    Job fault_report completed: Host: po
Note:    Fault report file is /home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.5.rpt.fsim
> coverage(file=[$FAULT_LIST.hier], hierarchical=[0],faultlimit=[100]) 
Note:    Running coverage analysis
24/01/12 10:57:39 CMD: /eda/synopsys/2022-23/RHELx86/Z01X_2022.06-SP2/bin/fault_report +hierarchical+0 -faultlimit 100 +fm -dir ./ +format+standard -out ../zoix_timing/cv32e40p_top_sdd_K2.5.rpt.hier -testinfo __fubs__/testid.txt -l fault_report.log
Note:    Job fault_report completed: Host: po
Note:    Fault report file is /home/s316792/project/cv32e40p_tftlab_2023/run/zoix_timing/cv32e40p_top_sdd_K2.5.rpt.hier
Note:    Script file complete
Note:    Fri Jan 12 10:57:40 CET 2024
#                                Total Run Times                                 
#
#                              Queued             CPU               Wall  
# Fault simulation            00:00:00          00:00:03          00:00:03
# Toggle simulation           00:00:00          00:00:01          00:00:04
#
#
#                            Time Allocation Per Tool                            
#
#                                   Queued                Running      
# Fault simulation            00:00:00     0.00%     00:00:02    53.88%
# Fault creation              00:00:00     0.00%     00:00:00     7.21%
# Fault results recording     00:00:00     0.00%     00:00:00     4.37%
# Testability                 00:00:00     0.00%     00:00:01    14.48%
# Toggle simulation           00:00:00     0.00%     00:00:00     8.53%
# Fault coverage              00:00:00     0.00%     00:00:01    11.53%
#----------------------------------------------------------------------
# Total                       00:00:00     0.00%     00:00:05   100.00%
CPU Time: 4.9s ; Elapsed Time: 14.2s ; Data Size: 271.8MB
