// Seed: 1315802449
macromodule module_0 (
    output uwire id_0,
    input  wor   id_1
);
  wire id_3;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd83
) (
    output supply1 id_0
    , id_12,
    input uwire _id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    output tri id_9,
    input supply0 id_10
);
  assign id_12 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  logic [id_1 : -1 'h0] id_13;
endmodule
