

================================================================
== Vivado HLS Report for 'ether_protocol_spliter'
================================================================
* Date:           Thu Jul 25 02:40:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ether_protocol_spliter
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.725|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %myMacAddr_V), !map !115"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %s_axis_data_V), !map !121"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %s_axis_keep_V), !map !125"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_last_V), !map !129"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_valid_V), !map !133"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i336* %arp_data_V), !map !137"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %arp_valid_V), !map !141"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i336* %ip_data_V), !map !145"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %ip_valid_V), !map !149"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %payload_data_V), !map !153"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_valid_V), !map !157"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_last_V), !map !161"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %payload_len_data_V), !map !165"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %payload_len_valid_V), !map !169"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @ether_protocol_split) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s_axis_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_valid_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:35]   --->   Operation 17 'read' 's_axis_valid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_axis_last_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_last_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:35]   --->   Operation 18 'read' 's_axis_last_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%s_axis_keep_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %s_axis_keep_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:35]   --->   Operation 19 'read' 's_axis_keep_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_axis_data_V_read = call i512 @_ssdm_op_Read.ap_none.i512(i512 %s_axis_data_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:35]   --->   Operation 20 'read' 's_axis_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%myMacAddr_V_read = call i48 @_ssdm_op_Read.ap_none.i48(i48 %myMacAddr_V)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:35]   --->   Operation 21 'read' 'myMacAddr_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:41]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48 %myMacAddr_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:42]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %s_axis_data_V, i64 %s_axis_keep_V, i1 %s_axis_last_V, i1 %s_axis_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:43]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i336* %arp_data_V, i1* %arp_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:44]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i336* %ip_data_V, i1* %ip_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:45]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %payload_data_V, i1* %payload_valid_V, i1* %payload_last_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:46]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %payload_len_data_V, i1* %payload_len_valid_V, [8 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:47]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arp_output_reg_data_1 = load i336* @arp_output_reg_data_s, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:38->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:57]   --->   Operation 29 'load' 'arp_output_reg_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i336P(i336* %arp_data_V, i336 %arp_output_reg_data_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:38->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:57]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arp_output_reg_valid_1 = load i1* @arp_output_reg_valid, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:38->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:57]   --->   Operation 31 'load' 'arp_output_reg_valid_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %arp_valid_V, i1 %arp_output_reg_valid_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:38->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:57]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ip_output_reg_data_V_1 = load i336* @ip_output_reg_data_V, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:38->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:58]   --->   Operation 33 'load' 'ip_output_reg_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i336P(i336* %ip_data_V, i336 %ip_output_reg_data_V_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:38->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:58]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ip_output_reg_valid_1 = load i1* @ip_output_reg_valid_s, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:38->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:58]   --->   Operation 35 'load' 'ip_output_reg_valid_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %ip_valid_V, i1 %ip_output_reg_valid_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:38->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:58]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i512* @payload_output_reg_d, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:44->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:59]   --->   Operation 37 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i512P(i512* %payload_data_V, i512 %p_Val2_2)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:44->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:59]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%payload_output_reg_v_1 = load i1* @payload_output_reg_v, align 64" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:44->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:59]   --->   Operation 39 'load' 'payload_output_reg_v_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_valid_V, i1 %payload_output_reg_v_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:44->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:59]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%payload_output_reg_l_1 = load i1* @payload_output_reg_l, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:44->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:59]   --->   Operation 41 'load' 'payload_output_reg_l_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_last_V, i1 %payload_output_reg_l_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:44->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:59]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%payload_len_reg_data_1 = load i16* @payload_len_reg_data, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:51->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:60]   --->   Operation 43 'load' 'payload_len_reg_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i16P(i16* %payload_len_data_V, i16 %payload_len_reg_data_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:51->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:60]   --->   Operation 44 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%payload_len_reg_vali_1 = load i1* @payload_len_reg_vali, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:51->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:60]   --->   Operation 45 'load' 'payload_len_reg_vali_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %payload_len_valid_V, i1 %payload_len_reg_vali_1)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:51->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:60]   --->   Operation 46 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V_3 = load i1* @axis_input_reg_valid, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 47 'load' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512* @axis_input_reg_data_s, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 48 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%myMacAddr_reg_V_load = load i48* @myMacAddr_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 49 'load' 'myMacAddr_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_V_4 = load i1* @in_ip_packet_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 50 'load' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %lhs_V_3, label %_ifconv, label %._crit_edge1183.critedge" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "store i1 false, i1* @ip_output_reg_valid_s, align 8"   --->   Operation 52 'store' <Predicate = (!lhs_V_3)> <Delay = 0.60>
ST_1 : Operation 53 [1/1] (0.60ns)   --->   "br label %._crit_edge1186_ifconv" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63]   --->   Operation 53 'br' <Predicate = (!lhs_V_3)> <Delay = 0.60>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = call i48 @_ssdm_op_PartSelect.i48.i512.i32.i32(i512 %p_Val2_s, i32 464, i32 511)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 54 'partselect' 'p_Result_s' <Predicate = (lhs_V_3)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln879 = icmp eq i48 %p_Result_s, %myMacAddr_reg_V_load" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 55 'icmp' 'icmp_ln879' <Predicate = (lhs_V_3)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %p_Val2_s, i32 400, i32 415)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 56 'partselect' 'p_Result_1' <Predicate = (lhs_V_3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.67ns)   --->   "%icmp_ln879_1 = icmp eq i16 %p_Result_1, 2048" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 57 'icmp' 'icmp_ln879_1' <Predicate = (lhs_V_3)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%xor_ln761 = xor i1 %lhs_V_4, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 58 'xor' 'xor_ln761' <Predicate = (lhs_V_3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_1)   --->   "%and_ln879 = and i1 %icmp_ln879, %xor_ln761" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 59 'and' 'and_ln879' <Predicate = (lhs_V_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879_1 = and i1 %and_ln879, %icmp_ln879_1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62]   --->   Operation 60 'and' 'and_ln879_1' <Predicate = (lhs_V_3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.60ns)   --->   "store i1 %and_ln879_1, i1* @ip_output_reg_valid_s, align 8"   --->   Operation 61 'store' <Predicate = (lhs_V_3)> <Delay = 0.60>
ST_1 : Operation 62 [1/1] (0.98ns)   --->   "%icmp_ln879_2 = icmp eq i48 %p_Result_s, -1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63]   --->   Operation 62 'icmp' 'icmp_ln879_2' <Predicate = (lhs_V_3)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns)   --->   "%or_ln63 = or i1 %icmp_ln879_2, %icmp_ln879" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63]   --->   Operation 63 'or' 'or_ln63' <Predicate = (lhs_V_3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.60ns)   --->   "br i1 %or_ln63, label %._crit_edge1184, label %._crit_edge1186_ifconv" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63]   --->   Operation 64 'br' <Predicate = (lhs_V_3)> <Delay = 0.60>
ST_1 : Operation 65 [1/1] (0.67ns)   --->   "%icmp_ln879_3 = icmp eq i16 %p_Result_1, 2054" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63]   --->   Operation 65 'icmp' 'icmp_ln879_3' <Predicate = (lhs_V_3 & or_ln63)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns)   --->   "%and_ln63 = and i1 %icmp_ln879_3, %xor_ln761" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63]   --->   Operation 66 'and' 'and_ln63' <Predicate = (lhs_V_3 & or_ln63)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.60ns)   --->   "br label %._crit_edge1186_ifconv" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63]   --->   Operation 67 'br' <Predicate = (lhs_V_3 & or_ln63)> <Delay = 0.60>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%val_assign_1 = phi i1 [ false, %._crit_edge1183.critedge ], [ false, %_ifconv ], [ %and_ln63, %._crit_edge1184 ]" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:63]   --->   Operation 68 'phi' 'val_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i1 %val_assign_1, i1* @arp_output_reg_valid, align 8"   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_5 = call i48 @_ssdm_op_PartSelect.i48.i512.i32.i32(i512 %p_Val2_s, i32 464, i32 511)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64]   --->   Operation 70 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.98ns)   --->   "%icmp_ln879_4 = icmp eq i48 %p_Result_5, %myMacAddr_reg_V_load" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64]   --->   Operation 71 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %p_Val2_s, i32 400, i32 415)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64]   --->   Operation 72 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.67ns)   --->   "%icmp_ln879_5 = icmp eq i16 %p_Result_6, 2048" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64]   --->   Operation 73 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln64)   --->   "%xor_ln761_1 = xor i1 %lhs_V_4, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64]   --->   Operation 74 'xor' 'xor_ln761_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln64 = and i1 %icmp_ln879_5, %xor_ln761_1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64]   --->   Operation 75 'and' 'and_ln64' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln879_3)   --->   "%and_ln879_2 = and i1 %icmp_ln879_4, %and_ln64" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64]   --->   Operation 76 'and' 'and_ln879_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879_3 = and i1 %and_ln879_2, %lhs_V_3" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64]   --->   Operation 77 'and' 'and_ln879_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i1 %and_ln879_3, i1* @payload_len_reg_vali, align 2"   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%rhs_V_6 = load i1* @axis_input_reg_last_s, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 79 'load' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.12ns)   --->   "%ret_V_14 = and i1 %lhs_V_3, %rhs_V_6" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 80 'and' 'ret_V_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i64* @axis_input_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 81 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 21)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 82 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%ret_V_15 = and i1 %ret_V_14, %tmp" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 83 'and' 'ret_V_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s_axis_keep_V_read, i32 21)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 84 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%xor_ln1355 = xor i1 %tmp_1, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 85 'xor' 'xor_ln1355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%and_ln1355 = and i1 %s_axis_last_V_read, %xor_ln1355" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 86 'and' 'and_ln1355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_16 = and i1 %and_ln1355, %s_axis_valid_V_read" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 87 'and' 'ret_V_16' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V = or i1 %ret_V_15, %ret_V_16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 88 'or' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "store i1 %ret_V, i1* @payload_output_reg_l, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 89 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.12ns)   --->   "%ret_V_4 = or i1 %lhs_V_3, %s_axis_valid_V_read" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:68]   --->   Operation 90 'or' 'ret_V_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.61ns)   --->   "br i1 %ret_V_4, label %0, label %._crit_edge1191" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:68]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.61>
ST_1 : Operation 92 [1/1] (0.60ns)   --->   "br i1 %lhs_V_3, label %1, label %._crit_edge1192_ifconv" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:69]   --->   Operation 92 'br' <Predicate = (ret_V_4)> <Delay = 0.60>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_4, label %2, label %._crit_edge1193" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:70]   --->   Operation 93 'br' <Predicate = (lhs_V_3 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.67ns)   --->   "%icmp_ln70 = icmp ne i16 %p_Result_6, 2048" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:70]   --->   Operation 94 'icmp' 'icmp_ln70' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln70 = or i1 %lhs_V_4, %icmp_ln70" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:70]   --->   Operation 95 'or' 'or_ln70' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %or_ln70, label %._crit_edge1193, label %3" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:70]   --->   Operation 96 'br' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_9 = call i336 @_ssdm_op_PartSelect.i336.i512.i32.i32(i512 %p_Val2_s, i32 176, i32 511)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:71]   --->   Operation 97 'partselect' 'p_Result_9' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4 & !or_ln70)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "store i336 %p_Result_9, i336* @ip_output_reg_data_V, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:71]   --->   Operation 98 'store' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4 & !or_ln70)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i512.i32.i32(i512 %p_Val2_s, i32 368, i32 383)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:72]   --->   Operation 99 'partselect' 'p_Result_4' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4 & !or_ln70)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.60ns)   --->   "%add_ln214 = add i16 %p_Result_4, -28" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:72]   --->   Operation 100 'add' 'add_ln214' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4 & !or_ln70)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "store i16 %add_ln214, i16* @payload_len_reg_data, align 2" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:72]   --->   Operation 101 'store' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4 & !or_ln70)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "br label %5" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:73]   --->   Operation 102 'br' <Predicate = (lhs_V_3 & ret_V_4 & icmp_ln879_4 & !or_ln70)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.98ns)   --->   "%icmp_ln879_6 = icmp eq i48 %p_Result_5, -1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:73]   --->   Operation 103 'icmp' 'icmp_ln879_6' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.12ns)   --->   "%or_ln73 = or i1 %icmp_ln879_6, %icmp_ln879_4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:73]   --->   Operation 104 'or' 'or_ln73' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %or_ln73, label %._crit_edge1196, label %._crit_edge1198" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:73]   --->   Operation 105 'br' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.67ns)   --->   "%icmp_ln73 = icmp ne i16 %p_Result_6, 2054" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:73]   --->   Operation 106 'icmp' 'icmp_ln73' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70 & or_ln73) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4 & or_ln73)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln73_1 = or i1 %lhs_V_4, %icmp_ln73" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:73]   --->   Operation 107 'or' 'or_ln73_1' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70 & or_ln73) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4 & or_ln73)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %or_ln73_1, label %._crit_edge1198, label %4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:73]   --->   Operation 108 'br' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70 & or_ln73) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4 & or_ln73)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_7 = call i336 @_ssdm_op_PartSelect.i336.i512.i32.i32(i512 %p_Val2_s, i32 176, i32 511)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:74]   --->   Operation 109 'partselect' 'p_Result_7' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70 & or_ln73 & !or_ln73_1) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4 & or_ln73 & !or_ln73_1)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "store i336 %p_Result_7, i336* @arp_output_reg_data_s, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:74]   --->   Operation 110 'store' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70 & or_ln73 & !or_ln73_1) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4 & or_ln73 & !or_ln73_1)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "br label %._crit_edge1198" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:75]   --->   Operation 111 'br' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70 & or_ln73 & !or_ln73_1) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4 & or_ln73 & !or_ln73_1)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 112 'br' <Predicate = (lhs_V_3 & ret_V_4 & or_ln70) | (lhs_V_3 & ret_V_4 & !icmp_ln879_4)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i512 %p_Val2_s to i176" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:76]   --->   Operation 113 'trunc' 'trunc_ln647' <Predicate = (lhs_V_3 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_s_10 = call i512 @llvm.part.set.i512.i176(i512 %p_Val2_2, i176 %trunc_ln647, i32 336, i32 511)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:76]   --->   Operation 114 'partset' 'p_Result_s_10' <Predicate = (lhs_V_3 & ret_V_4)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.60ns)   --->   "br label %._crit_edge1192_ifconv" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:77]   --->   Operation 115 'br' <Predicate = (lhs_V_3 & ret_V_4)> <Delay = 0.60>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node or_ln1355_1)   --->   "%payload_output_reg_d_1 = phi i1 [ true, %5 ], [ false, %0 ]"   --->   Operation 116 'phi' 'payload_output_reg_d_1' <Predicate = (ret_V_4)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_3 = phi i512 [ %p_Result_s_10, %5 ], [ %p_Val2_2, %0 ]"   --->   Operation 117 'phi' 'p_Val2_3' <Predicate = (ret_V_4)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node ret_V_6)   --->   "%rhs_V = xor i1 %ret_V_14, true" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:79]   --->   Operation 118 'xor' 'rhs_V' <Predicate = (ret_V_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_6 = and i1 %s_axis_valid_V_read, %rhs_V" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:79]   --->   Operation 119 'and' 'ret_V_6' <Predicate = (ret_V_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln1355_1)   --->   "%p_Result_8 = call i336 @_ssdm_op_PartSelect.i336.i512.i32.i32(i512 %s_axis_data_V_read, i32 176, i32 511)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:80]   --->   Operation 120 'partselect' 'p_Result_8' <Predicate = (ret_V_4 & ret_V_6 & !ret_V_14)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln1355_1)   --->   "%p_Result_2 = call i512 @llvm.part.set.i512.i336(i512 %p_Val2_3, i336 %p_Result_8, i32 0, i32 335)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:80]   --->   Operation 121 'partset' 'p_Result_2' <Predicate = (ret_V_4 & ret_V_6 & !ret_V_14)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln1355_1)   --->   "%p_Result_3 = call i512 @llvm.part.set.i512.i336(i512 %p_Val2_3, i336 0, i32 0, i32 335)" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:82]   --->   Operation 122 'partset' 'p_Result_3' <Predicate = (ret_V_4 & ret_V_14)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln1355_1)   --->   "%or_ln1355 = or i1 %payload_output_reg_d_1, %ret_V_14" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 123 'or' 'or_ln1355' <Predicate = (ret_V_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1355_1 = or i1 %or_ln1355, %ret_V_6" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 124 'or' 'or_ln1355_1' <Predicate = (ret_V_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln1355_1)   --->   "%select_ln1355 = select i1 %ret_V_6, i512 %p_Result_2, i512 %p_Val2_3" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:79]   --->   Operation 125 'select' 'select_ln1355' <Predicate = (ret_V_4 & !ret_V_14)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln1355_1 = select i1 %ret_V_14, i512 %p_Result_3, i512 %select_ln1355" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 126 'select' 'select_ln1355_1' <Predicate = (ret_V_4)> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %or_ln1355_1, label %mergeST, label %.new_ifconv" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:66]   --->   Operation 127 'br' <Predicate = (ret_V_4)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "store i512 %select_ln1355_1, i512* @payload_output_reg_d, align 16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:76]   --->   Operation 128 'store' <Predicate = (ret_V_4 & or_ln1355_1)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "br label %.new_ifconv"   --->   Operation 129 'br' <Predicate = (ret_V_4 & or_ln1355_1)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%ret_V_18 = or i1 %rhs_V_6, %s_axis_valid_V_read" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85]   --->   Operation 130 'or' 'ret_V_18' <Predicate = (ret_V_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%and_ln1355_3 = and i1 %lhs_V_3, %icmp_ln879_4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85]   --->   Operation 131 'and' 'and_ln1355_3' <Predicate = (ret_V_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%and_ln1355_4 = and i1 %and_ln64, %ret_V_18" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85]   --->   Operation 132 'and' 'and_ln1355_4' <Predicate = (ret_V_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_8 = and i1 %and_ln1355_4, %and_ln1355_3" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85]   --->   Operation 133 'and' 'ret_V_8' <Predicate = (ret_V_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.61ns)   --->   "br i1 %ret_V_8, label %._crit_edge1191, label %6" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85]   --->   Operation 134 'br' <Predicate = (ret_V_4)> <Delay = 0.61>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%ret_V_17 = or i1 %ret_V_14, %s_axis_valid_V_read" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:87]   --->   Operation 135 'or' 'ret_V_17' <Predicate = (ret_V_4 & !ret_V_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_10 = and i1 %lhs_V_4, %ret_V_17" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:87]   --->   Operation 136 'and' 'ret_V_10' <Predicate = (ret_V_4 & !ret_V_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.61ns)   --->   "br label %._crit_edge1191" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:87]   --->   Operation 137 'br' <Predicate = (ret_V_4 & !ret_V_8)> <Delay = 0.61>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%storemerge1171 = phi i1 [ %ret_V_10, %6 ], [ false, %._crit_edge1186_ifconv ], [ true, %.new_ifconv ]"   --->   Operation 138 'phi' 'storemerge1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "store i1 %storemerge1171, i1* @payload_output_reg_v, align 64" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:93]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.12ns)   --->   "%and_ln96 = and i1 %lhs_V_3, %icmp_ln879_4" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:96]   --->   Operation 140 'and' 'and_ln96' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %and_ln96, label %7, label %._crit_edge1205" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:96]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.67ns)   --->   "%icmp_ln96 = icmp ne i16 %p_Result_6, 2048" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:96]   --->   Operation 142 'icmp' 'icmp_ln96' <Predicate = (and_ln96)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln96_1)   --->   "%or_ln96 = or i1 %icmp_ln96, %ret_V_16" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:96]   --->   Operation 143 'or' 'or_ln96' <Predicate = (and_ln96)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln96_1 = or i1 %or_ln96, %rhs_V_6" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:96]   --->   Operation 144 'or' 'or_ln96_1' <Predicate = (and_ln96)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %or_ln96_1, label %._crit_edge1205, label %8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:96]   --->   Operation 145 'br' <Predicate = (and_ln96)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.60ns)   --->   "store i1 true, i1* @in_ip_packet_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:97]   --->   Operation 146 'store' <Predicate = (and_ln96 & !or_ln96_1)> <Delay = 0.60>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "br label %10" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:98]   --->   Operation 147 'br' <Predicate = (and_ln96 & !or_ln96_1)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %ret_V, label %9, label %._crit_edge1210" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:98]   --->   Operation 148 'br' <Predicate = (or_ln96_1) | (!and_ln96)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.60ns)   --->   "store i1 false, i1* @in_ip_packet_V, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:99]   --->   Operation 149 'store' <Predicate = (or_ln96_1 & ret_V) | (!and_ln96 & ret_V)> <Delay = 0.60>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "br label %._crit_edge1210" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:100]   --->   Operation 150 'br' <Predicate = (or_ln96_1 & ret_V) | (!and_ln96 & ret_V)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "br label %10"   --->   Operation 151 'br' <Predicate = (or_ln96_1) | (!and_ln96)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "store i48 %myMacAddr_V_read, i48* @myMacAddr_reg_V, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:102]   --->   Operation 152 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "store i512 %s_axis_data_V_read, i512* @axis_input_reg_data_s, align 64" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:30->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:103]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "store i64 %s_axis_keep_V_read, i64* @axis_input_reg_keep_s, align 64" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:30->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:103]   --->   Operation 154 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "store i1 %s_axis_last_V_read, i1* @axis_input_reg_last_s, align 8" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:30->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:103]   --->   Operation 155 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "store i1 %s_axis_valid_V_read, i1* @axis_input_reg_valid, align 1" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.h:30->/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:103]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:104]   --->   Operation 157 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.1ns, clock uncertainty: 0.388ns.

 <State 1>: 1.72ns
The critical path consists of the following:
	'load' operation ('__Val2__', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:62) on static variable 'axis_input_reg_data_s' [76]  (0 ns)
	'icmp' operation ('icmp_ln879_4', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:64) [103]  (0.986 ns)
	'and' operation ('and_ln1355_3', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85) [175]  (0 ns)
	'and' operation ('ret.V', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:85) [177]  (0.122 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('ret.V', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:87) [184]  (0.617 ns)
	'phi' operation ('ret.V') with incoming values : ('ret.V', /home/kevinliu/Documents/gulf_stream/u250/GULF-Stream/src/ether_protocol_spliter/ether_protocol_spliter.cpp:87) [184]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
