Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 27 08:49:40 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 36          
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (13)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: mult_core/mul_gen[0].mult/curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mult_core/mul_gen[0].mult/curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mult_core/mul_gen[1].mult/curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mult_core/mul_gen[1].mult/curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mult_core/mul_gen[2].mult/curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mult_core/mul_gen[2].mult/curr_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mult_core/mul_gen[3].mult/curr_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: mult_core/mul_gen[3].mult/curr_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.280        0.000                      0                 6143        0.027        0.000                      0                 6143        4.500        0.000                       0                  2058  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.280        0.000                      0                 6143        0.027        0.000                      0                 6143        4.500        0.000                       0                  2058  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 mult_core/idxr/o_vals_reg[alpha_y][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[0].mult/next_L_dex0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 4.427ns (49.070%)  route 4.595ns (50.930%))
  Logic Levels:           18  (CARRY4=15 LUT2=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.560     5.081    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mult_core/idxr/o_vals_reg[alpha_y][1]/Q
                         net (fo=8, routed)           1.218     6.755    mult_core/mul_gen[0].mult/x1_carry__2_i_9_0[1]
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.879 r  mult_core/mul_gen[0].mult/x1_carry_i_17/O
                         net (fo=1, routed)           0.000     6.879    mult_core/mul_gen[0].mult/x1_carry_i_17_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  mult_core/mul_gen[0].mult/x1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.429    mult_core/mul_gen[0].mult/x1_carry_i_10_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  mult_core/mul_gen[0].mult/x1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.543    mult_core/mul_gen[0].mult/x1_carry_i_9_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  mult_core/mul_gen[0].mult/x1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.657    mult_core/mul_gen[0].mult/x1_carry__0_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  mult_core/mul_gen[0].mult/x1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.771    mult_core/mul_gen[0].mult/x1_carry__0_i_9_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.105 f  mult_core/mul_gen[0].mult/x1_carry__1_i_10/O[1]
                         net (fo=3, routed)           0.898     9.003    mult_core/mul_gen[0].mult/n1_y[17]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.303     9.306 r  mult_core/mul_gen[0].mult/x1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.306    mult_core/mul_gen[0].mult/x1_carry__1_i_8_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.819 r  mult_core/mul_gen[0].mult/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.819    mult_core/mul_gen[0].mult/x1_carry__1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.936 r  mult_core/mul_gen[0].mult/x1_carry__2/CO[3]
                         net (fo=33, routed)          1.523    11.459    mult_core/mul_gen[0].mult/x1
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.124    11.583 r  mult_core/mul_gen[0].mult/x[3]_i_2/O
                         net (fo=1, routed)           0.000    11.583    mult_core/mul_gen[0].mult/x[3]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.115 r  mult_core/mul_gen[0].mult/x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.115    mult_core/mul_gen[0].mult/x_reg[3]_i_1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.229 r  mult_core/mul_gen[0].mult/x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult_core/mul_gen[0].mult/x_reg[7]_i_1_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.343 r  mult_core/mul_gen[0].mult/x_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.343    mult_core/mul_gen[0].mult/x_reg[11]_i_1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  mult_core/mul_gen[0].mult/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.457    mult_core/mul_gen[0].mult/x_reg[15]_i_1_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  mult_core/mul_gen[0].mult/x_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.571    mult_core/mul_gen[0].mult/x_reg[19]_i_1_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  mult_core/mul_gen[0].mult/x_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.685    mult_core/mul_gen[0].mult/x_reg[23]_i_1_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  mult_core/mul_gen[0].mult/x_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.799    mult_core/mul_gen[0].mult/x_reg[27]_i_1_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    13.147 r  mult_core/mul_gen[0].mult/x_reg[31]_i_2/O[1]
                         net (fo=2, routed)           0.956    14.103    mult_core/mul_gen[0].mult/x[29]
    DSP48_X1Y25          DSP48E1                                      r  mult_core/mul_gen[0].mult/next_L_dex0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.526    14.867    mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  mult_core/mul_gen[0].mult/next_L_dex0/CLK
                         clock pessimism              0.180    15.047    
                         clock uncertainty           -0.035    15.012    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.629    14.383    mult_core/mul_gen[0].mult/next_L_dex0
  -------------------------------------------------------------------
                         required time                         14.383    
                         arrival time                         -14.103    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 mult_core/idxr/o_vals_reg[alpha_z][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[0].mult/z_reg__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.580ns  (logic 3.355ns (35.023%)  route 6.225ns (64.977%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.553     5.074    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_z][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  mult_core/idxr/o_vals_reg[alpha_z][4]/Q
                         net (fo=48, routed)          1.450     6.980    mult_core/idxr/Q[4]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.124     7.104 r  mult_core/idxr/n1_z_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.104    mult_core/mul_gen[0].mult/next_R_dex0__10_0[1]
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.654 r  mult_core/mul_gen[0].mult/n1_z_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.654    mult_core/mul_gen[0].mult/n1_z_carry__0_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.768 r  mult_core/mul_gen[0].mult/n1_z_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.768    mult_core/mul_gen[0].mult/n1_z_carry__1_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.882 r  mult_core/mul_gen[0].mult/n1_z_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.882    mult_core/mul_gen[0].mult/n1_z_carry__2_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  mult_core/mul_gen[0].mult/n1_z_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.996    mult_core/mul_gen[0].mult/n1_z_carry__3_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  mult_core/mul_gen[0].mult/n1_z_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.110    mult_core/mul_gen[0].mult/n1_z_carry__4_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.423 f  mult_core/mul_gen[0].mult/n1_z_carry__5/O[3]
                         net (fo=3, routed)           0.890     9.313    mult_core/mul_gen[0].mult/n1_z[27]
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.306     9.619 r  mult_core/mul_gen[0].mult/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.619    mult_core/mul_gen[0].mult/i__carry__2_i_7_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.169 r  mult_core/mul_gen[0].mult/y1_inferred__0/i__carry__2/CO[3]
                         net (fo=4, routed)           1.275    11.444    mult_core/mul_gen[0].mult/y1
    SLICE_X57Y49         LUT3 (Prop_lut3_I2_O)        0.150    11.594 r  mult_core/mul_gen[0].mult/z[31]_i_9/O
                         net (fo=32, routed)          1.210    12.804    mult_core/mul_gen[0].mult/z[31]_i_9_n_0
    SLICE_X61Y59         LUT6 (Prop_lut6_I5_O)        0.326    13.130 r  mult_core/mul_gen[0].mult/z[21]_i_2/O
                         net (fo=1, routed)           0.581    13.711    mult_core/mul_gen[0].mult/z[21]_i_2_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  mult_core/mul_gen[0].mult/z[21]_i_1/O
                         net (fo=2, routed)           0.818    14.653    mult_core/mul_gen[0].mult/p_1_in[21]
    SLICE_X60Y56         FDRE                                         r  mult_core/mul_gen[0].mult/z_reg__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.508    14.849    mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X60Y56         FDRE                                         r  mult_core/mul_gen[0].mult/z_reg__10/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)       -0.063    15.009    mult_core/mul_gen[0].mult/z_reg__10
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 mult_core/mul_gen[3].mult/next_L_dex0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[3].mult/L_dex_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.569ns  (logic 7.841ns (81.943%)  route 1.728ns (18.057%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.631     5.151    mult_core/mul_gen[3].mult/i_clk_IBUF_BUFG
    DSP48_X1Y29          DSP48E1                                      r  mult_core/mul_gen[3].mult/next_L_dex0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.357 r  mult_core/mul_gen[3].mult/next_L_dex0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.413    mult_core/mul_gen[3].mult/next_L_dex0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.931 r  mult_core/mul_gen[3].mult/next_L_dex0__1/P[0]
                         net (fo=2, routed)           0.969    11.901    mult_core/mul_gen[3].mult/next_L_dex0__1_n_105
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.408 r  mult_core/mul_gen[3].mult/L_dex_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.408    mult_core/mul_gen[3].mult/L_dex_reg[19]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.742 r  mult_core/mul_gen[3].mult/L_dex_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.703    13.444    mult_core/mul_gen[3].mult/next_L_dex0__2[21]
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.303    13.747 r  mult_core/mul_gen[3].mult/L_dex[23]_i_5/O
                         net (fo=1, routed)           0.000    13.747    mult_core/mul_gen[3].mult/L_dex[23]_i_5_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.280 r  mult_core/mul_gen[3].mult/L_dex_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.280    mult_core/mul_gen[3].mult/L_dex_reg[23]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.397 r  mult_core/mul_gen[3].mult/L_dex_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.397    mult_core/mul_gen[3].mult/L_dex_reg[27]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.720 r  mult_core/mul_gen[3].mult/L_dex_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.720    mult_core/mul_gen[3].mult/L_dex_reg[31]_i_2_n_6
    SLICE_X50Y69         FDRE                                         r  mult_core/mul_gen[3].mult/L_dex_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.431    14.772    mult_core/mul_gen[3].mult/i_clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  mult_core/mul_gen[3].mult/L_dex_reg[29]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)        0.109    15.104    mult_core/mul_gen[3].mult/L_dex_reg[29]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.720    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 mult_core/mul_gen[3].mult/next_L_dex0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[3].mult/L_dex_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 7.833ns (81.928%)  route 1.728ns (18.072%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.631     5.151    mult_core/mul_gen[3].mult/i_clk_IBUF_BUFG
    DSP48_X1Y29          DSP48E1                                      r  mult_core/mul_gen[3].mult/next_L_dex0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.357 r  mult_core/mul_gen[3].mult/next_L_dex0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.413    mult_core/mul_gen[3].mult/next_L_dex0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.931 r  mult_core/mul_gen[3].mult/next_L_dex0__1/P[0]
                         net (fo=2, routed)           0.969    11.901    mult_core/mul_gen[3].mult/next_L_dex0__1_n_105
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.408 r  mult_core/mul_gen[3].mult/L_dex_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.408    mult_core/mul_gen[3].mult/L_dex_reg[19]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.742 r  mult_core/mul_gen[3].mult/L_dex_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.703    13.444    mult_core/mul_gen[3].mult/next_L_dex0__2[21]
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.303    13.747 r  mult_core/mul_gen[3].mult/L_dex[23]_i_5/O
                         net (fo=1, routed)           0.000    13.747    mult_core/mul_gen[3].mult/L_dex[23]_i_5_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.280 r  mult_core/mul_gen[3].mult/L_dex_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.280    mult_core/mul_gen[3].mult/L_dex_reg[23]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.397 r  mult_core/mul_gen[3].mult/L_dex_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.397    mult_core/mul_gen[3].mult/L_dex_reg[27]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.712 r  mult_core/mul_gen[3].mult/L_dex_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    14.712    mult_core/mul_gen[3].mult/L_dex_reg[31]_i_2_n_4
    SLICE_X50Y69         FDRE                                         r  mult_core/mul_gen[3].mult/L_dex_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.431    14.772    mult_core/mul_gen[3].mult/i_clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  mult_core/mul_gen[3].mult/L_dex_reg[31]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)        0.109    15.104    mult_core/mul_gen[3].mult/L_dex_reg[31]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 mult_core/mul_gen[1].mult/next_R_dex0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[1].mult/R_dex_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 7.874ns (83.587%)  route 1.546ns (16.413%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.650     5.170    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mult_core/mul_gen[1].mult/next_R_dex0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  mult_core/mul_gen[1].mult/next_R_dex0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    mult_core/mul_gen[1].mult/next_R_dex0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.896 r  mult_core/mul_gen[1].mult/next_R_dex0__1/P[3]
                         net (fo=2, routed)           0.869    11.765    mult_core/mul_gen[1].mult/next_R_dex0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    11.889 r  mult_core/mul_gen[1].mult/next_R_dex_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    11.889    mult_core/mul_gen[1].mult/next_R_dex_carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.402 r  mult_core/mul_gen[1].mult/next_R_dex_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.402    mult_core/mul_gen[1].mult/next_R_dex_carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.725 r  mult_core/mul_gen[1].mult/next_R_dex_carry__1/O[1]
                         net (fo=2, routed)           0.675    13.400    mult_core/mul_gen[1].mult/next_R_dex0__2[25]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.306    13.706 r  mult_core/mul_gen[1].mult/next_R_dex__44_carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    13.706    mult_core/mul_gen[1].mult/next_R_dex__44_carry__5_i_3__0_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.256 r  mult_core/mul_gen[1].mult/next_R_dex__44_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.256    mult_core/mul_gen[1].mult/next_R_dex__44_carry__5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.590 r  mult_core/mul_gen[1].mult/next_R_dex__44_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.590    mult_core/mul_gen[1].mult/next_R_dex__44_carry__6_n_6
    SLICE_X48Y49         FDRE                                         r  mult_core/mul_gen[1].mult/R_dex_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.452    14.793    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  mult_core/mul_gen[1].mult/R_dex_reg[29]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.062    15.000    mult_core/mul_gen[1].mult/R_dex_reg[29]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.590    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.429ns  (required time - arrival time)
  Source:                 mult_core/idxr/o_vals_reg[alpha_y][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[0].mult/next_L_dex0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 4.335ns (48.851%)  route 4.539ns (51.149%))
  Logic Levels:           18  (CARRY4=15 LUT2=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.560     5.081    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mult_core/idxr/o_vals_reg[alpha_y][1]/Q
                         net (fo=8, routed)           1.218     6.755    mult_core/mul_gen[0].mult/x1_carry__2_i_9_0[1]
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.879 r  mult_core/mul_gen[0].mult/x1_carry_i_17/O
                         net (fo=1, routed)           0.000     6.879    mult_core/mul_gen[0].mult/x1_carry_i_17_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  mult_core/mul_gen[0].mult/x1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.429    mult_core/mul_gen[0].mult/x1_carry_i_10_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  mult_core/mul_gen[0].mult/x1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.543    mult_core/mul_gen[0].mult/x1_carry_i_9_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  mult_core/mul_gen[0].mult/x1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.657    mult_core/mul_gen[0].mult/x1_carry__0_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  mult_core/mul_gen[0].mult/x1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.771    mult_core/mul_gen[0].mult/x1_carry__0_i_9_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.105 f  mult_core/mul_gen[0].mult/x1_carry__1_i_10/O[1]
                         net (fo=3, routed)           0.898     9.003    mult_core/mul_gen[0].mult/n1_y[17]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.303     9.306 r  mult_core/mul_gen[0].mult/x1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.306    mult_core/mul_gen[0].mult/x1_carry__1_i_8_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.819 r  mult_core/mul_gen[0].mult/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.819    mult_core/mul_gen[0].mult/x1_carry__1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.936 r  mult_core/mul_gen[0].mult/x1_carry__2/CO[3]
                         net (fo=33, routed)          1.523    11.459    mult_core/mul_gen[0].mult/x1
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.124    11.583 r  mult_core/mul_gen[0].mult/x[3]_i_2/O
                         net (fo=1, routed)           0.000    11.583    mult_core/mul_gen[0].mult/x[3]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.115 r  mult_core/mul_gen[0].mult/x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.115    mult_core/mul_gen[0].mult/x_reg[3]_i_1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.229 r  mult_core/mul_gen[0].mult/x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult_core/mul_gen[0].mult/x_reg[7]_i_1_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.343 r  mult_core/mul_gen[0].mult/x_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.343    mult_core/mul_gen[0].mult/x_reg[11]_i_1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  mult_core/mul_gen[0].mult/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.457    mult_core/mul_gen[0].mult/x_reg[15]_i_1_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  mult_core/mul_gen[0].mult/x_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.571    mult_core/mul_gen[0].mult/x_reg[19]_i_1_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  mult_core/mul_gen[0].mult/x_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.685    mult_core/mul_gen[0].mult/x_reg[23]_i_1_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  mult_core/mul_gen[0].mult/x_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.799    mult_core/mul_gen[0].mult/x_reg[27]_i_1_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.055 r  mult_core/mul_gen[0].mult/x_reg[31]_i_2/O[2]
                         net (fo=2, routed)           0.900    13.955    mult_core/mul_gen[0].mult/x[30]
    DSP48_X1Y25          DSP48E1                                      r  mult_core/mul_gen[0].mult/next_L_dex0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.526    14.867    mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  mult_core/mul_gen[0].mult/next_L_dex0/CLK
                         clock pessimism              0.180    15.047    
                         clock uncertainty           -0.035    15.012    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.628    14.384    mult_core/mul_gen[0].mult/next_L_dex0
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 mult_core/mul_gen[1].mult/next_R_dex0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[1].mult/R_dex_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 7.853ns (83.551%)  route 1.546ns (16.449%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=2)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.650     5.170    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mult_core/mul_gen[1].mult/next_R_dex0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.376 r  mult_core/mul_gen[1].mult/next_R_dex0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.378    mult_core/mul_gen[1].mult/next_R_dex0__0_n_106
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.896 r  mult_core/mul_gen[1].mult/next_R_dex0__1/P[3]
                         net (fo=2, routed)           0.869    11.765    mult_core/mul_gen[1].mult/next_R_dex0__1_n_102
    SLICE_X54Y51         LUT2 (Prop_lut2_I0_O)        0.124    11.889 r  mult_core/mul_gen[1].mult/next_R_dex_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    11.889    mult_core/mul_gen[1].mult/next_R_dex_carry__0_i_4__0_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.402 r  mult_core/mul_gen[1].mult/next_R_dex_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.402    mult_core/mul_gen[1].mult/next_R_dex_carry__0_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.725 r  mult_core/mul_gen[1].mult/next_R_dex_carry__1/O[1]
                         net (fo=2, routed)           0.675    13.400    mult_core/mul_gen[1].mult/next_R_dex0__2[25]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.306    13.706 r  mult_core/mul_gen[1].mult/next_R_dex__44_carry__5_i_3__0/O
                         net (fo=1, routed)           0.000    13.706    mult_core/mul_gen[1].mult/next_R_dex__44_carry__5_i_3__0_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.256 r  mult_core/mul_gen[1].mult/next_R_dex__44_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.256    mult_core/mul_gen[1].mult/next_R_dex__44_carry__5_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.569 r  mult_core/mul_gen[1].mult/next_R_dex__44_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.569    mult_core/mul_gen[1].mult/next_R_dex__44_carry__6_n_4
    SLICE_X48Y49         FDRE                                         r  mult_core/mul_gen[1].mult/R_dex_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.452    14.793    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  mult_core/mul_gen[1].mult/R_dex_reg[31]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X48Y49         FDRE (Setup_fdre_C_D)        0.062    15.000    mult_core/mul_gen[1].mult/R_dex_reg[31]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.569    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 mult_core/idxr/o_vals_reg[alpha_y][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[0].mult/next_L_dex0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 4.408ns (49.866%)  route 4.432ns (50.134%))
  Logic Levels:           18  (CARRY4=15 LUT2=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.560     5.081    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mult_core/idxr/o_vals_reg[alpha_y][1]/Q
                         net (fo=8, routed)           1.218     6.755    mult_core/mul_gen[0].mult/x1_carry__2_i_9_0[1]
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.879 r  mult_core/mul_gen[0].mult/x1_carry_i_17/O
                         net (fo=1, routed)           0.000     6.879    mult_core/mul_gen[0].mult/x1_carry_i_17_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  mult_core/mul_gen[0].mult/x1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.429    mult_core/mul_gen[0].mult/x1_carry_i_10_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  mult_core/mul_gen[0].mult/x1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.543    mult_core/mul_gen[0].mult/x1_carry_i_9_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  mult_core/mul_gen[0].mult/x1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.657    mult_core/mul_gen[0].mult/x1_carry__0_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  mult_core/mul_gen[0].mult/x1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.771    mult_core/mul_gen[0].mult/x1_carry__0_i_9_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.105 f  mult_core/mul_gen[0].mult/x1_carry__1_i_10/O[1]
                         net (fo=3, routed)           0.898     9.003    mult_core/mul_gen[0].mult/n1_y[17]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.303     9.306 r  mult_core/mul_gen[0].mult/x1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.306    mult_core/mul_gen[0].mult/x1_carry__1_i_8_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.819 r  mult_core/mul_gen[0].mult/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.819    mult_core/mul_gen[0].mult/x1_carry__1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.936 r  mult_core/mul_gen[0].mult/x1_carry__2/CO[3]
                         net (fo=33, routed)          1.523    11.459    mult_core/mul_gen[0].mult/x1
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.124    11.583 r  mult_core/mul_gen[0].mult/x[3]_i_2/O
                         net (fo=1, routed)           0.000    11.583    mult_core/mul_gen[0].mult/x[3]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.115 r  mult_core/mul_gen[0].mult/x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.115    mult_core/mul_gen[0].mult/x_reg[3]_i_1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.229 r  mult_core/mul_gen[0].mult/x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult_core/mul_gen[0].mult/x_reg[7]_i_1_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.343 r  mult_core/mul_gen[0].mult/x_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.343    mult_core/mul_gen[0].mult/x_reg[11]_i_1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  mult_core/mul_gen[0].mult/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.457    mult_core/mul_gen[0].mult/x_reg[15]_i_1_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  mult_core/mul_gen[0].mult/x_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.571    mult_core/mul_gen[0].mult/x_reg[19]_i_1_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  mult_core/mul_gen[0].mult/x_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.685    mult_core/mul_gen[0].mult/x_reg[23]_i_1_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.799 r  mult_core/mul_gen[0].mult/x_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.799    mult_core/mul_gen[0].mult/x_reg[27]_i_1_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.128 r  mult_core/mul_gen[0].mult/x_reg[31]_i_2/O[3]
                         net (fo=2, routed)           0.792    13.921    mult_core/mul_gen[0].mult/x[31]
    DSP48_X1Y25          DSP48E1                                      r  mult_core/mul_gen[0].mult/next_L_dex0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.526    14.867    mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  mult_core/mul_gen[0].mult/next_L_dex0/CLK
                         clock pessimism              0.180    15.047    
                         clock uncertainty           -0.035    15.012    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.632    14.380    mult_core/mul_gen[0].mult/next_L_dex0
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -13.921    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 mult_core/mul_gen[3].mult/next_L_dex0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[3].mult/L_dex_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 7.757ns (81.783%)  route 1.728ns (18.217%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.631     5.151    mult_core/mul_gen[3].mult/i_clk_IBUF_BUFG
    DSP48_X1Y29          DSP48E1                                      r  mult_core/mul_gen[3].mult/next_L_dex0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.357 r  mult_core/mul_gen[3].mult/next_L_dex0__0/PCOUT[47]
                         net (fo=1, routed)           0.056     9.413    mult_core/mul_gen[3].mult/next_L_dex0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.931 r  mult_core/mul_gen[3].mult/next_L_dex0__1/P[0]
                         net (fo=2, routed)           0.969    11.901    mult_core/mul_gen[3].mult/next_L_dex0__1_n_105
    SLICE_X51Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.408 r  mult_core/mul_gen[3].mult/L_dex_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.408    mult_core/mul_gen[3].mult/L_dex_reg[19]_i_2_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.742 r  mult_core/mul_gen[3].mult/L_dex_reg[23]_i_2/O[1]
                         net (fo=2, routed)           0.703    13.444    mult_core/mul_gen[3].mult/next_L_dex0__2[21]
    SLICE_X50Y67         LUT2 (Prop_lut2_I0_O)        0.303    13.747 r  mult_core/mul_gen[3].mult/L_dex[23]_i_5/O
                         net (fo=1, routed)           0.000    13.747    mult_core/mul_gen[3].mult/L_dex[23]_i_5_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.280 r  mult_core/mul_gen[3].mult/L_dex_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.280    mult_core/mul_gen[3].mult/L_dex_reg[23]_i_1_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.397 r  mult_core/mul_gen[3].mult/L_dex_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.397    mult_core/mul_gen[3].mult/L_dex_reg[27]_i_1_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.636 r  mult_core/mul_gen[3].mult/L_dex_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.636    mult_core/mul_gen[3].mult/L_dex_reg[31]_i_2_n_5
    SLICE_X50Y69         FDRE                                         r  mult_core/mul_gen[3].mult/L_dex_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.431    14.772    mult_core/mul_gen[3].mult/i_clk_IBUF_BUFG
    SLICE_X50Y69         FDRE                                         r  mult_core/mul_gen[3].mult/L_dex_reg[30]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X50Y69         FDRE (Setup_fdre_C_D)        0.109    15.104    mult_core/mul_gen[3].mult/L_dex_reg[30]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -14.636    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 mult_core/idxr/o_vals_reg[alpha_y][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[0].mult/next_L_dex0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 4.294ns (48.664%)  route 4.530ns (51.336%))
  Logic Levels:           17  (CARRY4=14 LUT2=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.560     5.081    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  mult_core/idxr/o_vals_reg[alpha_y][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  mult_core/idxr/o_vals_reg[alpha_y][1]/Q
                         net (fo=8, routed)           1.218     6.755    mult_core/mul_gen[0].mult/x1_carry__2_i_9_0[1]
    SLICE_X55Y36         LUT2 (Prop_lut2_I1_O)        0.124     6.879 r  mult_core/mul_gen[0].mult/x1_carry_i_17/O
                         net (fo=1, routed)           0.000     6.879    mult_core/mul_gen[0].mult/x1_carry_i_17_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.429 r  mult_core/mul_gen[0].mult/x1_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.429    mult_core/mul_gen[0].mult/x1_carry_i_10_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  mult_core/mul_gen[0].mult/x1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.543    mult_core/mul_gen[0].mult/x1_carry_i_9_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  mult_core/mul_gen[0].mult/x1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.657    mult_core/mul_gen[0].mult/x1_carry__0_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  mult_core/mul_gen[0].mult/x1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.771    mult_core/mul_gen[0].mult/x1_carry__0_i_9_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.105 f  mult_core/mul_gen[0].mult/x1_carry__1_i_10/O[1]
                         net (fo=3, routed)           0.898     9.003    mult_core/mul_gen[0].mult/n1_y[17]
    SLICE_X52Y42         LUT2 (Prop_lut2_I0_O)        0.303     9.306 r  mult_core/mul_gen[0].mult/x1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     9.306    mult_core/mul_gen[0].mult/x1_carry__1_i_8_n_0
    SLICE_X52Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.819 r  mult_core/mul_gen[0].mult/x1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.819    mult_core/mul_gen[0].mult/x1_carry__1_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.936 r  mult_core/mul_gen[0].mult/x1_carry__2/CO[3]
                         net (fo=33, routed)          1.523    11.459    mult_core/mul_gen[0].mult/x1
    SLICE_X48Y64         LUT2 (Prop_lut2_I1_O)        0.124    11.583 r  mult_core/mul_gen[0].mult/x[3]_i_2/O
                         net (fo=1, routed)           0.000    11.583    mult_core/mul_gen[0].mult/x[3]_i_2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.115 r  mult_core/mul_gen[0].mult/x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.115    mult_core/mul_gen[0].mult/x_reg[3]_i_1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.229 r  mult_core/mul_gen[0].mult/x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.229    mult_core/mul_gen[0].mult/x_reg[7]_i_1_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.343 r  mult_core/mul_gen[0].mult/x_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.343    mult_core/mul_gen[0].mult/x_reg[11]_i_1_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.457 r  mult_core/mul_gen[0].mult/x_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.457    mult_core/mul_gen[0].mult/x_reg[15]_i_1_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.571 r  mult_core/mul_gen[0].mult/x_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.571    mult_core/mul_gen[0].mult/x_reg[19]_i_1_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.685 r  mult_core/mul_gen[0].mult/x_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.685    mult_core/mul_gen[0].mult/x_reg[23]_i_1_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    13.014 r  mult_core/mul_gen[0].mult/x_reg[27]_i_1/O[3]
                         net (fo=2, routed)           0.891    13.905    mult_core/mul_gen[0].mult/x[27]
    DSP48_X1Y25          DSP48E1                                      r  mult_core/mul_gen[0].mult/next_L_dex0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.526    14.867    mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    DSP48_X1Y25          DSP48E1                                      r  mult_core/mul_gen[0].mult/next_L_dex0/CLK
                         clock pessimism              0.180    15.047    
                         clock uncertainty           -0.035    15.012    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.632    14.380    mult_core/mul_gen[0].mult/next_L_dex0
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -13.905    
  -------------------------------------------------------------------
                         slack                                  0.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mult_core/idxr/gamma_z_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/gamma_z_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.367ns (86.640%)  route 0.057ns (13.360%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  mult_core/idxr/gamma_z_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mult_core/idxr/gamma_z_reg[13]/Q
                         net (fo=2, routed)           0.056     1.667    mult_core/idxr/gamma_z[13]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.817 r  mult_core/idxr/gamma_z_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.818    mult_core/idxr/gamma_z_reg[15]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.871 r  mult_core/idxr/gamma_z_reg[19]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.871    mult_core/idxr/n_gamma_z0_out[16]
    SLICE_X30Y50         FDRE                                         r  mult_core/idxr/gamma_z_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.830     1.958    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  mult_core/idxr/gamma_z_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.130     1.844    mult_core/idxr/gamma_z_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mult_core/idxr/gamma_z_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/gamma_z_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.380ns (87.038%)  route 0.057ns (12.962%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  mult_core/idxr/gamma_z_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mult_core/idxr/gamma_z_reg[13]/Q
                         net (fo=2, routed)           0.056     1.667    mult_core/idxr/gamma_z[13]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.817 r  mult_core/idxr/gamma_z_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.818    mult_core/idxr/gamma_z_reg[15]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.884 r  mult_core/idxr/gamma_z_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.884    mult_core/idxr/n_gamma_z0_out[18]
    SLICE_X30Y50         FDRE                                         r  mult_core/idxr/gamma_z_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.830     1.958    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  mult_core/idxr/gamma_z_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.130     1.844    mult_core/idxr/gamma_z_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_core/idxr/o_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[3].mult/curr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.786%)  route 0.220ns (54.214%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  mult_core/idxr/o_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mult_core/idxr/o_ready_reg/Q
                         net (fo=4, routed)           0.220     1.808    mult_core/mul_gen[3].mult/o_ready
    SLICE_X33Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  mult_core/mul_gen[3].mult/curr_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.853    mult_core/mul_gen[3].mult/curr_state[0]_i_1__2_n_0
    SLICE_X33Y51         FDRE                                         r  mult_core/mul_gen[3].mult/curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.830     1.958    mult_core/mul_gen[3].mult/i_clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  mult_core/mul_gen[3].mult/curr_state_reg[0]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.091     1.805    mult_core/mul_gen[3].mult/curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 acc_buff/seg_gen[2].acc_seg/o_val_reg[val][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[0].acc_seg/o_val_reg[val][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.251ns (58.928%)  route 0.175ns (41.072%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.550     1.433    acc_buff/seg_gen[2].acc_seg/i_clk_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  acc_buff/seg_gen[2].acc_seg/o_val_reg[val][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  acc_buff/seg_gen[2].acc_seg/o_val_reg[val][9]/Q
                         net (fo=6, routed)           0.175     1.749    acc_buff/add_core/add_gen[2].add_unit/o_val_reg[val][31][9]
    SLICE_X35Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  acc_buff/add_core/add_gen[2].add_unit/o_val[val][9]_i_3__2/O
                         net (fo=1, routed)           0.000     1.794    acc_buff/seg_gen[1].acc_seg/o_val_reg[val][9]_0
    SLICE_X35Y25         MUXF7 (Prop_muxf7_I1_O)      0.065     1.859 r  acc_buff/seg_gen[1].acc_seg/o_val_reg[val][9]_i_1/O
                         net (fo=1, routed)           0.000     1.859    acc_buff/seg_gen[0].acc_seg/o_val_reg[val][31]_1[9]
    SLICE_X35Y25         FDRE                                         r  acc_buff/seg_gen[0].acc_seg/o_val_reg[val][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.815     1.942    acc_buff/seg_gen[0].acc_seg/i_clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  acc_buff/seg_gen[0].acc_seg/o_val_reg[val][9]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.105     1.798    acc_buff/seg_gen[0].acc_seg/o_val_reg[val][9]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mult_core/idxr/gamma_z_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/gamma_z_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.403ns (87.687%)  route 0.057ns (12.313%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  mult_core/idxr/gamma_z_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mult_core/idxr/gamma_z_reg[13]/Q
                         net (fo=2, routed)           0.056     1.667    mult_core/idxr/gamma_z[13]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.817 r  mult_core/idxr/gamma_z_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.818    mult_core/idxr/gamma_z_reg[15]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.907 r  mult_core/idxr/gamma_z_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.000     1.907    mult_core/idxr/n_gamma_z0_out[17]
    SLICE_X30Y50         FDRE                                         r  mult_core/idxr/gamma_z_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.830     1.958    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  mult_core/idxr/gamma_z_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.130     1.844    mult_core/idxr/gamma_z_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mult_core/idxr/gamma_z_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/gamma_z_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.405ns (87.740%)  route 0.057ns (12.260%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  mult_core/idxr/gamma_z_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mult_core/idxr/gamma_z_reg[13]/Q
                         net (fo=2, routed)           0.056     1.667    mult_core/idxr/gamma_z[13]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.817 r  mult_core/idxr/gamma_z_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.818    mult_core/idxr/gamma_z_reg[15]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.909 r  mult_core/idxr/gamma_z_reg[19]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.909    mult_core/idxr/n_gamma_z0_out[19]
    SLICE_X30Y50         FDRE                                         r  mult_core/idxr/gamma_z_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.830     1.958    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  mult_core/idxr/gamma_z_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.130     1.844    mult_core/idxr/gamma_z_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mult_core/idxr/gamma_z_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/gamma_z_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.407ns (87.793%)  route 0.057ns (12.207%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  mult_core/idxr/gamma_z_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mult_core/idxr/gamma_z_reg[13]/Q
                         net (fo=2, routed)           0.056     1.667    mult_core/idxr/gamma_z[13]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.817 r  mult_core/idxr/gamma_z_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.818    mult_core/idxr/gamma_z_reg[15]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.858 r  mult_core/idxr/gamma_z_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    mult_core/idxr/gamma_z_reg[19]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.911 r  mult_core/idxr/gamma_z_reg[23]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.911    mult_core/idxr/n_gamma_z0_out[20]
    SLICE_X30Y51         FDRE                                         r  mult_core/idxr/gamma_z_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.830     1.958    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  mult_core/idxr/gamma_z_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.130     1.844    mult_core/idxr/gamma_z_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 mult_core/idxr/gamma_z_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/idxr/gamma_z_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.420ns (88.126%)  route 0.057ns (11.874%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  mult_core/idxr/gamma_z_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  mult_core/idxr/gamma_z_reg[13]/Q
                         net (fo=2, routed)           0.056     1.667    mult_core/idxr/gamma_z[13]
    SLICE_X30Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.817 r  mult_core/idxr/gamma_z_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.818    mult_core/idxr/gamma_z_reg[15]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.858 r  mult_core/idxr/gamma_z_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    mult_core/idxr/gamma_z_reg[19]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.924 r  mult_core/idxr/gamma_z_reg[23]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.924    mult_core/idxr/n_gamma_z0_out[22]
    SLICE_X30Y51         FDRE                                         r  mult_core/idxr/gamma_z_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.830     1.958    mult_core/idxr/i_clk_IBUF_BUFG
    SLICE_X30Y51         FDRE                                         r  mult_core/idxr/gamma_z_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.130     1.844    mult_core/idxr/gamma_z_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 acc_buff/seg_gen[2].acc_seg/o_val_reg[val][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[0].acc_seg/o_val_reg[val][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.251ns (56.199%)  route 0.196ns (43.801%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.554     1.437    acc_buff/seg_gen[2].acc_seg/i_clk_IBUF_BUFG
    SLICE_X36Y29         FDRE                                         r  acc_buff/seg_gen[2].acc_seg/o_val_reg[val][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  acc_buff/seg_gen[2].acc_seg/o_val_reg[val][16]/Q
                         net (fo=6, routed)           0.196     1.774    acc_buff/add_core/add_gen[2].add_unit/o_val_reg[val][31][16]
    SLICE_X35Y29         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  acc_buff/add_core/add_gen[2].add_unit/o_val[val][16]_i_3__2/O
                         net (fo=1, routed)           0.000     1.819    acc_buff/seg_gen[1].acc_seg/o_val_reg[val][16]_0
    SLICE_X35Y29         MUXF7 (Prop_muxf7_I1_O)      0.065     1.884 r  acc_buff/seg_gen[1].acc_seg/o_val_reg[val][16]_i_1/O
                         net (fo=1, routed)           0.000     1.884    acc_buff/seg_gen[0].acc_seg/o_val_reg[val][31]_1[16]
    SLICE_X35Y29         FDRE                                         r  acc_buff/seg_gen[0].acc_seg/o_val_reg[val][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.820     1.947    acc_buff/seg_gen[0].acc_seg/i_clk_IBUF_BUFG
    SLICE_X35Y29         FDRE                                         r  acc_buff/seg_gen[0].acc_seg/o_val_reg[val][16]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105     1.803    acc_buff/seg_gen[0].acc_seg/o_val_reg[val][16]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 output_controller/mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.374%)  route 0.184ns (56.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.560     1.443    output_controller/i_clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  output_controller/mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  output_controller/mem_addr_reg[2]/Q
                         net (fo=11, routed)          0.184     1.768    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.869     1.997    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.682    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y8    mult_core/mul_gen[0].mult/multiplier/o_result_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y10   mult_core/mul_gen[0].mult/multiplier/o_result_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14   mult_core/mul_gen[1].mult/multiplier/o_result_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y16   mult_core/mul_gen[1].mult/multiplier/o_result_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5    mult_core/mul_gen[2].mult/multiplier/o_result_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7    mult_core/mul_gen[2].mult/multiplier/o_result_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y11   mult_core/mul_gen[3].mult/multiplier/o_result_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y13   mult_core/mul_gen[3].mult/multiplier/o_result_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y43  FSM_sequential_curr_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y43  FSM_sequential_curr_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54  active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54  active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y64  cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y64  cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66  cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66  cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66  cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66  cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y43  FSM_sequential_curr_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y43  FSM_sequential_curr_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54  active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y54  active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y64  cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y64  cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66  cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66  cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66  cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y66  cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.191ns  (logic 5.107ns (38.715%)  route 8.084ns (61.285%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          3.681     5.143    output_controller/sw_IBUF[1]
    SLICE_X48Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.267 r  output_controller/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.403     9.669    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.191 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.191    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.947ns  (logic 5.093ns (39.334%)  route 7.855ns (60.666%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          3.844     5.305    output_controller/sw_IBUF[1]
    SLICE_X48Y20         LUT6 (Prop_lut6_I3_O)        0.124     5.429 r  output_controller/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.011     9.440    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.947 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.947    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.538ns  (logic 5.095ns (40.635%)  route 7.443ns (59.365%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          3.493     4.946    output_controller/sw_IBUF[0]
    SLICE_X48Y16         LUT6 (Prop_lut6_I4_O)        0.124     5.070 r  output_controller/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.951     9.020    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.538 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.538    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.514ns  (logic 5.101ns (40.759%)  route 7.414ns (59.241%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          3.845     5.307    output_controller/sw_IBUF[1]
    SLICE_X48Y20         LUT6 (Prop_lut6_I3_O)        0.124     5.431 r  output_controller/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.568     8.999    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.514 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.514    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.725ns  (logic 5.115ns (43.625%)  route 6.610ns (56.375%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.695     4.156    output_controller/sw_IBUF[1]
    SLICE_X50Y10         LUT6 (Prop_lut6_I3_O)        0.124     4.280 r  output_controller/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.915     8.195    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.725 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.725    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.693ns  (logic 5.085ns (43.491%)  route 6.608ns (56.509%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          3.179     4.632    output_controller/sw_IBUF[0]
    SLICE_X48Y5          LUT6 (Prop_lut6_I4_O)        0.124     4.756 r  output_controller/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.429     8.185    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.693 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.693    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.672ns  (logic 5.091ns (43.619%)  route 6.581ns (56.381%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          3.451     4.904    output_controller/sw_IBUF[0]
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124     5.028 r  output_controller/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.130     8.158    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.672 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.672    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.615ns  (logic 5.086ns (43.786%)  route 6.529ns (56.214%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          3.080     4.533    output_controller/sw_IBUF[0]
    SLICE_X50Y5          LUT6 (Prop_lut6_I4_O)        0.124     4.657 r  output_controller/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.449     8.106    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.615 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.615    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.455ns  (logic 5.083ns (44.375%)  route 6.372ns (55.625%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          3.321     4.774    output_controller/sw_IBUF[0]
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124     4.898 r  output_controller/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.050     7.948    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.455 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.455    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 5.090ns (44.818%)  route 6.267ns (55.182%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          3.244     4.705    output_controller/sw_IBUF[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I3_O)        0.124     4.829 r  output_controller/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.023     7.852    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.357 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.357    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.522ns  (logic 1.475ns (41.890%)  route 2.046ns (58.110%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.086     1.307    output_controller/sw_IBUF[0]
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.352 r  output_controller/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.961     2.312    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.522 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.522    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.629ns  (logic 1.471ns (40.529%)  route 2.158ns (59.471%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.269     1.490    output_controller/sw_IBUF[0]
    SLICE_X48Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.535 r  output_controller/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.889     2.424    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.629 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.629    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.738ns  (logic 1.468ns (39.279%)  route 2.270ns (60.721%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.122     1.343    output_controller/sw_IBUF[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.388 r  output_controller/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.147     2.535    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.738 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.738    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.742ns  (logic 1.492ns (39.876%)  route 2.250ns (60.124%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.231     1.452    output_controller/sw_IBUF[0]
    SLICE_X48Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.497 r  output_controller/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.019     2.516    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.742 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.742    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.749ns  (logic 1.471ns (39.245%)  route 2.277ns (60.755%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.168     1.389    output_controller/sw_IBUF[0]
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.434 r  output_controller/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.110     2.543    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.749 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.749    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.960ns  (logic 1.468ns (37.070%)  route 2.492ns (62.930%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.431     1.651    output_controller/sw_IBUF[0]
    SLICE_X48Y5          LUT6 (Prop_lut6_I4_O)        0.045     1.696 r  output_controller/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.061     2.758    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.960 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.960    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.984ns  (logic 1.480ns (37.151%)  route 2.504ns (62.849%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          1.467     1.696    output_controller/sw_IBUF[1]
    SLICE_X50Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  output_controller/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.037     2.779    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.984 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.984    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.989ns  (logic 1.482ns (37.140%)  route 2.508ns (62.860%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          1.447     1.676    output_controller/sw_IBUF[1]
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.721 r  output_controller/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.061     2.782    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.989 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.989    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.018ns  (logic 1.490ns (37.078%)  route 2.528ns (62.922%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          1.456     1.685    output_controller/sw_IBUF[1]
    SLICE_X48Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.730 r  output_controller/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.073     2.803    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.018 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.018    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.065ns  (logic 1.497ns (36.814%)  route 2.569ns (63.186%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.124     1.345    output_controller/sw_IBUF[0]
    SLICE_X50Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.390 r  output_controller/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.444     2.835    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.065 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.065    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.145ns  (logic 4.527ns (44.627%)  route 5.618ns (55.373%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.605     5.126    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     6.008 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.215     7.223    output_controller/bram_n_144
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.347 r  output_controller/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.403    11.749    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.271 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    15.271    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.056ns  (logic 4.536ns (45.106%)  route 5.520ns (54.894%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.606     5.127    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     6.009 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.605     7.613    output_controller/bram_n_190
    SLICE_X50Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.737 r  output_controller/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.915    11.653    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.182 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.182    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.012ns  (logic 4.513ns (45.080%)  route 5.498ns (54.920%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.610     5.131    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.013 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.488     7.501    output_controller/bram_n_210
    SLICE_X48Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.625 r  output_controller/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.011    11.635    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    15.143 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.143    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.885ns  (logic 4.524ns (45.768%)  route 5.361ns (54.231%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.613     5.134    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     6.016 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.410     7.426    output_controller/bram_n_243
    SLICE_X48Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.550 r  output_controller/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.951    11.500    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    15.018 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.018    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 4.515ns (48.203%)  route 4.852ns (51.797%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.611     5.132    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y4          RAMB18E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     6.014 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.403     7.416    output_controller/bram_n_252
    SLICE_X50Y5          LUT6 (Prop_lut6_I2_O)        0.124     7.540 r  output_controller/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.449    10.989    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    14.499 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.499    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 4.515ns (48.516%)  route 4.791ns (51.484%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.615     5.136    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.018 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.362     7.379    output_controller/bram_n_219
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.503 r  output_controller/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.429    10.932    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.441 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.441    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.277ns  (logic 4.521ns (48.739%)  route 4.755ns (51.261%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.600     5.121    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     6.003 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.187     7.190    output_controller/bram_n_177
    SLICE_X48Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.314 r  output_controller/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.568    10.882    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.397 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.397    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 4.507ns (49.075%)  route 4.677ns (50.925%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.606     5.127    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     6.009 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.421     7.429    output_controller/bram_n_189
    SLICE_X50Y10         LUT6 (Prop_lut6_I0_O)        0.124     7.553 r  output_controller/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.256    10.810    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    14.311 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.311    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 4.511ns (49.344%)  route 4.631ns (50.656%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.606     5.127    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     6.009 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.607     7.616    output_controller/bram_n_191
    SLICE_X50Y4          LUT6 (Prop_lut6_I0_O)        0.124     7.740 r  output_controller/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.023    10.763    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    14.268 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.268    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.061ns  (logic 4.510ns (49.773%)  route 4.551ns (50.227%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.614     5.135    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     6.017 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.355     7.372    output_controller/bram_n_183
    SLICE_X48Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.496 r  output_controller/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.196    10.692    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.196 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.196    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_core/mul_gen[0].mult/dim_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[0].mult/m_pull_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.264%)  route 0.254ns (57.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X37Y47         FDRE                                         r  mult_core/mul_gen[0].mult/dim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mult_core/mul_gen[0].mult/dim_reg[0]/Q
                         net (fo=48, routed)          0.083     1.671    mult_core/mul_gen[0].mult/dim[0]
    SLICE_X36Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.716 r  mult_core/mul_gen[0].mult/m_pull_reg_i_1/O
                         net (fo=1, routed)           0.172     1.887    mult_core/mul_gen[0].mult/m_pull_reg_i_1_n_0
    SLICE_X36Y46         LDCE                                         r  mult_core/mul_gen[0].mult/m_pull_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[2].mult/m_pull_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.186ns (37.137%)  route 0.315ns (62.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.564     1.447    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  mult_core/mul_gen[2].mult/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  mult_core/mul_gen[2].mult/curr_state_reg[1]/Q
                         net (fo=64, routed)          0.124     1.712    mult_core/mul_gen[2].mult/curr_state_reg_n_0_[1]
    SLICE_X29Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.757 r  mult_core/mul_gen[2].mult/m_pull_reg_i_1__1/O
                         net (fo=1, routed)           0.191     1.948    mult_core/mul_gen[2].mult/m_pull_reg_i_1__1_n_0
    SLICE_X31Y49         LDCE                                         r  mult_core/mul_gen[2].mult/m_pull_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/mul_gen[3].mult/dim_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[3].mult/m_pull_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.186ns (34.295%)  route 0.356ns (65.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.561     1.444    mult_core/mul_gen[3].mult/i_clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  mult_core/mul_gen[3].mult/dim_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  mult_core/mul_gen[3].mult/dim_reg[1]/Q
                         net (fo=14, routed)          0.178     1.763    mult_core/mul_gen[3].mult/dim_reg_n_0_[1]
    SLICE_X34Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  mult_core/mul_gen[3].mult/m_pull_reg_i_1__2/O
                         net (fo=1, routed)           0.178     1.987    mult_core/mul_gen[3].mult/m_pull_reg_i_1__2_n_0
    SLICE_X32Y50         LDCE                                         r  mult_core/mul_gen[3].mult/m_pull_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/dim_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mult_core/mul_gen[1].mult/m_pull_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.186ns (30.002%)  route 0.434ns (69.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.562     1.445    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  mult_core/mul_gen[1].mult/dim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mult_core/mul_gen[1].mult/dim_reg[0]/Q
                         net (fo=48, routed)          0.160     1.746    mult_core/mul_gen[1].mult/dim_reg_n_0_[0]
    SLICE_X28Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  mult_core/mul_gen[1].mult/m_pull_reg_i_1__0/O
                         net (fo=1, routed)           0.274     2.065    mult_core/mul_gen[1].mult/m_pull_reg_i_1__0_n_0
    SLICE_X15Y50         LDCE                                         r  mult_core/mul_gen[1].mult/m_pull_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.454ns (57.448%)  route 1.077ns (42.552%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.600     1.483    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.687 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.187     1.875    output_controller/bram_n_212
    SLICE_X48Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  output_controller/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.889     2.809    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.014 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.014    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.475ns (54.252%)  route 1.244ns (45.748%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.600     1.483    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.687 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.225     1.912    output_controller/bram_n_213
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.957 r  output_controller/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.019     2.976    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.203 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.203    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.465ns (53.784%)  route 1.258ns (46.216%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.603     1.486    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.204     1.690 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           0.186     1.876    output_controller/bram_n_154
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.921 r  output_controller/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.073     2.994    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.209 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.209    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.752ns  (logic 1.458ns (53.000%)  route 1.293ns (47.000%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.598     1.481    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.204     1.685 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.333     2.018    output_controller/bram_n_150
    SLICE_X48Y12         LUT6 (Prop_lut6_I1_O)        0.045     2.063 r  output_controller/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.961     3.024    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.233 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.233    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.451ns (51.883%)  route 1.346ns (48.117%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.602     1.485    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.204     1.689 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.284     1.974    output_controller/bram_n_248
    SLICE_X48Y5          LUT6 (Prop_lut6_I2_O)        0.045     2.019 r  output_controller/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.061     3.080    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.282 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.282    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.802ns  (logic 1.456ns (51.976%)  route 1.346ns (48.024%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.603     1.486    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.204     1.690 r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           0.284     1.975    output_controller/bram_n_153
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.045     2.020 r  output_controller/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.061     3.081    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     4.288 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.288    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.558ns  (logic 1.459ns (26.248%)  route 4.099ns (73.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          4.099     5.558    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y4          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.479     4.820    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.531ns  (logic 1.464ns (26.463%)  route 4.068ns (73.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=10, routed)          4.068     5.531    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.491     4.832    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.452ns (26.746%)  route 3.977ns (73.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[9]_inst/O
                         net (fo=10, routed)          3.977     5.430    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.489     4.830    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.343ns  (logic 1.464ns (27.399%)  route 3.879ns (72.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=10, routed)          3.879     5.343    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.489     4.830    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.311ns  (logic 1.458ns (27.452%)  route 3.853ns (72.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=10, routed)          3.853     5.311    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.489     4.830    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.451ns (27.671%)  route 3.792ns (72.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=10, routed)          3.792     5.243    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.491     4.832    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.451ns (27.671%)  route 3.792ns (72.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=10, routed)          3.792     5.243    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y4          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.479     4.820    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 1.459ns (27.948%)  route 3.761ns (72.052%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          3.761     5.220    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.484     4.825    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.193ns  (logic 1.464ns (28.186%)  route 3.730ns (71.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=10, routed)          3.730     5.193    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.490     4.831    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 1.453ns (28.090%)  route 3.719ns (71.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=10, routed)          3.719     5.172    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        1.489     4.830    output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  output_controller/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[2].mult/mul_stale_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.265ns (45.511%)  route 0.317ns (54.489%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         LDCE                         0.000     0.000 r  mult_core/mul_gen[2].mult/m_pull_reg/G
    SLICE_X31Y49         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  mult_core/mul_gen[2].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.317     0.537    mult_core/mul_gen[2].mult/multiplier/m_pull
    SLICE_X29Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.582 r  mult_core/mul_gen[2].mult/multiplier/mul_stale_i_1__1/O
                         net (fo=1, routed)           0.000     0.582    mult_core/mul_gen[2].mult/multiplier_n_3
    SLICE_X29Y43         FDRE                                         r  mult_core/mul_gen[2].mult/mul_stale_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.833     1.960    mult_core/mul_gen[2].mult/i_clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  mult_core/mul_gen[2].mult/mul_stale_reg/C

Slack:                    inf
  Source:                 mult_core/mul_gen[2].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[2].mult/multiplier/o_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.620ns  (logic 0.265ns (42.739%)  route 0.355ns (57.261%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         LDCE                         0.000     0.000 r  mult_core/mul_gen[2].mult/m_pull_reg/G
    SLICE_X31Y49         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  mult_core/mul_gen[2].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.355     0.575    mult_core/mul_gen[2].mult/multiplier/m_pull
    SLICE_X28Y37         LUT6 (Prop_lut6_I4_O)        0.045     0.620 r  mult_core/mul_gen[2].mult/multiplier/o_ready_i_1__1/O
                         net (fo=1, routed)           0.000     0.620    mult_core/mul_gen[2].mult/multiplier/o_ready_i_1__1_n_0
    SLICE_X28Y37         FDRE                                         r  mult_core/mul_gen[2].mult/multiplier/o_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.829     1.956    mult_core/mul_gen[2].mult/multiplier/i_clk_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  mult_core/mul_gen[2].mult/multiplier/o_ready_reg/C

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[1].mult/mul_stale_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.265ns (40.800%)  route 0.385ns (59.200%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         LDCE                         0.000     0.000 r  mult_core/mul_gen[1].mult/m_pull_reg/G
    SLICE_X15Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  mult_core/mul_gen[1].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.385     0.605    mult_core/mul_gen[1].mult/multiplier/m_pull
    SLICE_X12Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.650 r  mult_core/mul_gen[1].mult/multiplier/mul_stale_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    mult_core/mul_gen[1].mult/multiplier_n_5
    SLICE_X12Y39         FDRE                                         r  mult_core/mul_gen[1].mult/mul_stale_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.834     1.961    mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  mult_core/mul_gen[1].mult/mul_stale_reg/C

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[1].mult/multiplier/o_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.265ns (35.246%)  route 0.487ns (64.754%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         LDCE                         0.000     0.000 r  mult_core/mul_gen[1].mult/m_pull_reg/G
    SLICE_X15Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  mult_core/mul_gen[1].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.487     0.707    mult_core/mul_gen[1].mult/multiplier/m_pull
    SLICE_X10Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.752 r  mult_core/mul_gen[1].mult/multiplier/o_ready_i_1__0/O
                         net (fo=1, routed)           0.000     0.752    mult_core/mul_gen[1].mult/multiplier/o_ready_i_1__0_n_0
    SLICE_X10Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/o_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.834     1.961    mult_core/mul_gen[1].mult/multiplier/i_clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/o_ready_reg/C

Slack:                    inf
  Source:                 mult_core/mul_gen[0].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[0].mult/mul_stale_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.203ns (25.681%)  route 0.587ns (74.319%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         LDCE                         0.000     0.000 r  mult_core/mul_gen[0].mult/m_pull_reg/G
    SLICE_X36Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  mult_core/mul_gen[0].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.587     0.745    mult_core/mul_gen[0].mult/multiplier/m_pull
    SLICE_X15Y42         LUT6 (Prop_lut6_I3_O)        0.045     0.790 r  mult_core/mul_gen[0].mult/multiplier/mul_stale_i_1/O
                         net (fo=1, routed)           0.000     0.790    mult_core/mul_gen[0].mult/multiplier_n_5
    SLICE_X15Y42         FDRE                                         r  mult_core/mul_gen[0].mult/mul_stale_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.835     1.962    mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X15Y42         FDRE                                         r  mult_core/mul_gen[0].mult/mul_stale_reg/C

Slack:                    inf
  Source:                 mult_core/mul_gen[0].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[0].mult/multiplier/o_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.203ns (23.951%)  route 0.645ns (76.049%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         LDCE                         0.000     0.000 r  mult_core/mul_gen[0].mult/m_pull_reg/G
    SLICE_X36Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  mult_core/mul_gen[0].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.645     0.803    mult_core/mul_gen[0].mult/multiplier/m_pull
    SLICE_X13Y35         LUT6 (Prop_lut6_I4_O)        0.045     0.848 r  mult_core/mul_gen[0].mult/multiplier/o_ready_i_1/O
                         net (fo=1, routed)           0.000     0.848    mult_core/mul_gen[0].mult/multiplier/o_ready_i_1_n_0
    SLICE_X13Y35         FDRE                                         r  mult_core/mul_gen[0].mult/multiplier/o_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.831     1.958    mult_core/mul_gen[0].mult/multiplier/i_clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  mult_core/mul_gen[0].mult/multiplier/o_ready_reg/C

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[1].mult/multiplier/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.264ns (30.377%)  route 0.605ns (69.623%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         LDCE                         0.000     0.000 r  mult_core/mul_gen[1].mult/m_pull_reg/G
    SLICE_X15Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  mult_core/mul_gen[1].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.486     0.706    mult_core/mul_gen[1].mult/multiplier/m_pull
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.044     0.750 r  mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0/O
                         net (fo=4, routed)           0.119     0.869    mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0_n_0
    SLICE_X11Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.834     1.961    mult_core/mul_gen[1].mult/multiplier/i_clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/count_reg[0]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[1].mult/multiplier/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.264ns (30.377%)  route 0.605ns (69.623%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         LDCE                         0.000     0.000 r  mult_core/mul_gen[1].mult/m_pull_reg/G
    SLICE_X15Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  mult_core/mul_gen[1].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.486     0.706    mult_core/mul_gen[1].mult/multiplier/m_pull
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.044     0.750 r  mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0/O
                         net (fo=4, routed)           0.119     0.869    mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0_n_0
    SLICE_X11Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.834     1.961    mult_core/mul_gen[1].mult/multiplier/i_clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/count_reg[1]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[1].mult/multiplier/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.264ns (30.377%)  route 0.605ns (69.623%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         LDCE                         0.000     0.000 r  mult_core/mul_gen[1].mult/m_pull_reg/G
    SLICE_X15Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  mult_core/mul_gen[1].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.486     0.706    mult_core/mul_gen[1].mult/multiplier/m_pull
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.044     0.750 r  mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0/O
                         net (fo=4, routed)           0.119     0.869    mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0_n_0
    SLICE_X11Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.834     1.961    mult_core/mul_gen[1].mult/multiplier/i_clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/count_reg[2]/C

Slack:                    inf
  Source:                 mult_core/mul_gen[1].mult/m_pull_reg/G
                            (positive level-sensitive latch)
  Destination:            mult_core/mul_gen[1].mult/multiplier/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.264ns (30.377%)  route 0.605ns (69.623%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         LDCE                         0.000     0.000 r  mult_core/mul_gen[1].mult/m_pull_reg/G
    SLICE_X15Y50         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  mult_core/mul_gen[1].mult/m_pull_reg/Q
                         net (fo=5, routed)           0.486     0.706    mult_core/mul_gen[1].mult/multiplier/m_pull
    SLICE_X11Y39         LUT5 (Prop_lut5_I4_O)        0.044     0.750 r  mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0/O
                         net (fo=4, routed)           0.119     0.869    mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0_n_0
    SLICE_X11Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=2081, routed)        0.834     1.961    mult_core/mul_gen[1].mult/multiplier/i_clk_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  mult_core/mul_gen[1].mult/multiplier/count_reg[3]/C





