// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _CvtColor_0_32_32_480_640_s_HH_
#define _CvtColor_0_32_32_480_640_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct CvtColor_0_32_32_480_640_s : public sc_module {
    // Port declarations 27
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<12> > p_src_rows_V_read;
    sc_in< sc_lv<12> > p_src_cols_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_0_V_dout;
    sc_in< sc_logic > p_src_data_stream_0_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_0_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_1_V_dout;
    sc_in< sc_logic > p_src_data_stream_1_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_1_V_read;
    sc_in< sc_lv<8> > p_src_data_stream_2_V_dout;
    sc_in< sc_logic > p_src_data_stream_2_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_2_V_read;
    sc_out< sc_lv<8> > p_dst_data_stream_0_V_din;
    sc_in< sc_logic > p_dst_data_stream_0_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_0_V_write;
    sc_out< sc_lv<8> > p_dst_data_stream_1_V_din;
    sc_in< sc_logic > p_dst_data_stream_1_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_1_V_write;
    sc_out< sc_lv<8> > p_dst_data_stream_2_V_din;
    sc_in< sc_logic > p_dst_data_stream_2_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_2_V_write;


    // Module declarations
    CvtColor_0_32_32_480_640_s(sc_module_name name);
    SC_HAS_PROCESS(CvtColor_0_32_32_480_640_s);

    ~CvtColor_0_32_32_480_640_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_lv<12> > j_reg_148;
    sc_signal< bool > ap_sig_bdd_56;
    sc_signal< sc_lv<12> > i_1_fu_165_p2;
    sc_signal< sc_lv<12> > i_1_reg_300;
    sc_signal< sc_lv<1> > exitcond_fu_171_p2;
    sc_signal< sc_lv<1> > exitcond_reg_305;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< bool > ap_sig_bdd_89;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_lv<12> > j_1_fu_176_p2;
    sc_signal< sc_lv<1> > exitcond8_fu_160_p2;
    sc_signal< sc_lv<12> > i_reg_137;
    sc_signal< sc_lv<8> > tmp_22_fu_276_p3;
    sc_signal< sc_lv<8> > p_Val2_s_fu_186_p0;
    sc_signal< sc_lv<8> > p_Val2_3_fu_196_p0;
    sc_signal< sc_lv<8> > p_Val2_4_fu_206_p0;
    sc_signal< sc_lv<27> > p_Val2_s_fu_186_p2;
    sc_signal< sc_lv<28> > p_Val2_4_fu_206_p2;
    sc_signal< sc_lv<28> > tmp_23_cast_fu_212_p1;
    sc_signal< sc_lv<28> > p_Val2_5_fu_216_p2;
    sc_signal< sc_lv<29> > p_Val2_3_fu_196_p2;
    sc_signal< sc_lv<29> > tmp_25_cast_fu_222_p1;
    sc_signal< sc_lv<29> > p_Val2_6_fu_226_p2;
    sc_signal< sc_lv<8> > tmp_s_fu_232_p4;
    sc_signal< sc_lv<1> > tmp_52_fu_246_p3;
    sc_signal< sc_lv<9> > p_Val2_7_cast_fu_242_p1;
    sc_signal< sc_lv<9> > tmp_28_cast_fu_254_p1;
    sc_signal< sc_lv<9> > p_Val2_13_fu_258_p2;
    sc_signal< sc_lv<1> > tmp_53_fu_264_p3;
    sc_signal< sc_lv<8> > tmp_54_fu_272_p1;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_lv<29> > p_Val2_3_fu_196_p00;
    sc_signal< sc_lv<28> > p_Val2_4_fu_206_p00;
    sc_signal< sc_lv<27> > p_Val2_s_fu_186_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_st1_fsm_0;
    static const sc_lv<2> ap_ST_st2_fsm_1;
    static const sc_lv<2> ap_ST_pp0_stg0_fsm_2;
    static const sc_lv<2> ap_ST_st5_fsm_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<27> ap_const_lv27_3A5E3;
    static const sc_lv<29> ap_const_lv29_12C8B4;
    static const sc_lv<28> ap_const_lv28_99168;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_FF;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_56();
    void thread_ap_sig_bdd_89();
    void thread_exitcond8_fu_160_p2();
    void thread_exitcond_fu_171_p2();
    void thread_i_1_fu_165_p2();
    void thread_j_1_fu_176_p2();
    void thread_p_Val2_13_fu_258_p2();
    void thread_p_Val2_3_fu_196_p0();
    void thread_p_Val2_3_fu_196_p00();
    void thread_p_Val2_3_fu_196_p2();
    void thread_p_Val2_4_fu_206_p0();
    void thread_p_Val2_4_fu_206_p00();
    void thread_p_Val2_4_fu_206_p2();
    void thread_p_Val2_5_fu_216_p2();
    void thread_p_Val2_6_fu_226_p2();
    void thread_p_Val2_7_cast_fu_242_p1();
    void thread_p_Val2_s_fu_186_p0();
    void thread_p_Val2_s_fu_186_p00();
    void thread_p_Val2_s_fu_186_p2();
    void thread_p_dst_data_stream_0_V_din();
    void thread_p_dst_data_stream_0_V_write();
    void thread_p_dst_data_stream_1_V_din();
    void thread_p_dst_data_stream_1_V_write();
    void thread_p_dst_data_stream_2_V_din();
    void thread_p_dst_data_stream_2_V_write();
    void thread_p_src_data_stream_0_V_read();
    void thread_p_src_data_stream_1_V_read();
    void thread_p_src_data_stream_2_V_read();
    void thread_tmp_22_fu_276_p3();
    void thread_tmp_23_cast_fu_212_p1();
    void thread_tmp_25_cast_fu_222_p1();
    void thread_tmp_28_cast_fu_254_p1();
    void thread_tmp_52_fu_246_p3();
    void thread_tmp_53_fu_264_p3();
    void thread_tmp_54_fu_272_p1();
    void thread_tmp_s_fu_232_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
