Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c8e4bfc7576c4ed6971a05a217cf06bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DSP48A1_behav xil_defaultlib.DSP48A1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 18 for port d [D:/Documents/Courses/Degital Design_KW/Project 1/project_DSP48A1/project_DSP48A1.srcs/sources_1/imports/Project 1/DSP48A1.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Documents/Courses/Degital Design_KW/Project 1/project_DSP48A1/project_DSP48A1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ff_mux(WIDTH=18,REG=1)
Compiling module xil_defaultlib.ff_mux(WIDTH=18)
Compiling module xil_defaultlib.ff_mux(WIDTH=48,REG=1)
Compiling module xil_defaultlib.DSP48A1
Compiling module xil_defaultlib.glbl
Built simulation snapshot DSP48A1_behav
