{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747282880114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747282880114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 16:21:20 2025 " "Processing started: Thu May 15 16:21:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747282880114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282880114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParentProject -c top_de0_cv " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParentProject -c top_de0_cv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282880114 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/img_index.qip " "Tcl Script File V/img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/img_index.qip " "set_global_assignment -name QIP_FILE V/img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747282880247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747282880247 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/img_data.qip " "Tcl Script File V/img_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/img_data.qip " "set_global_assignment -name QIP_FILE V/img_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747282880247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747282880247 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.qip " "Tcl Script File V/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll.qip " "set_global_assignment -name QIP_FILE V/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747282880247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747282880247 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.sip " "Tcl Script File V/vga_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE V/vga_pll.sip " "set_global_assignment -name SIP_FILE V/vga_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747282880247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747282880247 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/img_index.qip " "Tcl Script File V/img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/img_index.qip " "set_global_assignment -name QIP_FILE V/img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747282880247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747282880247 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/img_data.qip " "Tcl Script File V/img_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/img_data.qip " "set_global_assignment -name QIP_FILE V/img_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747282880247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747282880247 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.qip " "Tcl Script File V/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll.qip " "set_global_assignment -name QIP_FILE V/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747282880247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747282880247 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.sip " "Tcl Script File V/vga_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE V/vga_pll.sip " "set_global_assignment -name SIP_FILE V/vga_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1747282880247 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1747282880247 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747282880410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747282880410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/screen_ram.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl_files/screen_ram.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/sevensegdisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/sevensegdisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegDisplay-Behavioral " "Found design unit 1: SevenSegDisplay-Behavioral" {  } { { "VHDL_files/SevenSegDisplay.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/SevenSegDisplay.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886597 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegDisplay " "Found entity 1: SevenSegDisplay" {  } { { "VHDL_files/SevenSegDisplay.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/SevenSegDisplay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/alphanumeric_to_sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/alphanumeric_to_sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alphanumeric_to_SevenSeg-arc1 " "Found design unit 1: Alphanumeric_to_SevenSeg-arc1" {  } { { "VHDL_files/Alphanumeric_to_SevenSeg.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/Alphanumeric_to_SevenSeg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alphanumeric_to_SevenSeg " "Found entity 1: Alphanumeric_to_SevenSeg" {  } { { "VHDL_files/Alphanumeric_to_SevenSeg.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/Alphanumeric_to_SevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886598 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/video_sync_generator.v " "Can't analyze file -- file V/video_sync_generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747282886599 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_controller.v " "Can't analyze file -- file V/vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747282886600 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/SEG7_LUT_6.v " "Can't analyze file -- file V/SEG7_LUT_6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747282886601 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/SEG7_LUT.v " "Can't analyze file -- file V/SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747282886602 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/Reset_Delay.v " "Can't analyze file -- file V/Reset_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1747282886603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "VHDL_files/vga_sync.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/vga_sync.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886604 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "VHDL_files/vga_sync.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/vga_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "VHDL_files/mouse.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886607 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "VHDL_files/mouse.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/de0_cv_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/de0_cv_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_cv_top-rtl " "Found design unit 1: de0_cv_top-rtl" {  } { { "VHDL_files/de0_cv_top.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/de0_cv_top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886608 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_cv_top " "Found entity 1: de0_cv_top" {  } { { "VHDL_files/de0_cv_top.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/de0_cv_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "VHDL_files/char_rom.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886609 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "VHDL_files/char_rom.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "VHDL_files/bouncy_ball.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/bouncy_ball.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886610 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "VHDL_files/bouncy_ball.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747282886610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_cv_top " "Elaborating entity \"de0_cv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747282886637 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "(\"010000\",\"010010\",\"000101\",\"010011\",\"010011\",\"100000\",\"000010\",\"010101\",\"010100\",\"010100\",\"001111\",\"001110\",\"100000\",\"110001\",\"100000\",\"010100\",\"001111\",\"100000\",\"010011\",\"010100\",\"000001\",\"010010\",\"010100\") 23 22 de0_cv_top.vhd(77) " "VHDL Expression error at de0_cv_top.vhd(77): expression \"(\"010000\",\"010010\",\"000101\",\"010011\",\"010011\",\"100000\",\"000010\",\"010101\",\"010100\",\"010100\",\"001111\",\"001110\",\"100000\",\"110001\",\"100000\",\"010100\",\"001111\",\"100000\",\"010011\",\"010100\",\"000001\",\"010010\",\"010100\")\" has 23 elements ; expected 22 elements." {  } { { "VHDL_files/de0_cv_top.vhd" "" { Text "C:/Users/mikae/Documents/School_documents/Year_3/COMPSYS_305/COMPYSYS-305--Project-Repo/Project Components/ParentProject/VHDL_files/de0_cv_top.vhd" 77 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1747282886642 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747282886642 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747282886788 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 15 16:21:26 2025 " "Processing ended: Thu May 15 16:21:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747282886788 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747282886788 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747282886788 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282886788 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747282887467 ""}
