-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 11.0 (Build Build 208 07/03/2011)
-- Created on Tue Nov 04 16:49:29 2014

COMPONENT ALU
	PORT
	(
		B_Inv		:	 IN STD_LOGIC;
		A_Inv		:	 IN STD_LOGIC;
		A		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		B		:	 IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		ALU_OP		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		N		:	 OUT STD_LOGIC;
		Z		:	 OUT STD_LOGIC;
		C		:	 OUT STD_LOGIC;
		V		:	 OUT STD_LOGIC;
		ALU_Out		:	 OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
	);
END COMPONENT;