

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jun 12 06:08:42 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sec2_8
* Solution:       unroll_TDL
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.435 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32| 0.320 us | 0.320 us |   32|   32|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- MAC     |       22|       22|         2|          -|          -|    11|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 13 [2/2] (0.79ns)   --->   "%shift_reg_load = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 9), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 13 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 14 [2/2] (0.79ns)   --->   "%shift_reg_load_10 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 8), align 16" [fir11_sec2_8.cpp:18]   --->   Operation 14 'load' 'shift_reg_load_10' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 15 [1/2] (0.79ns)   --->   "%shift_reg_load = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 9), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 15 'load' 'shift_reg_load' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 16 [1/2] (0.79ns)   --->   "%shift_reg_load_10 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 8), align 16" [fir11_sec2_8.cpp:18]   --->   Operation 16 'load' 'shift_reg_load_10' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 17 [2/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 7), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 17 'load' 'shift_reg_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 18 [2/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 6), align 8" [fir11_sec2_8.cpp:18]   --->   Operation 18 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 19 [1/2] (0.79ns)   --->   "%shift_reg_load_2 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 7), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 19 'load' 'shift_reg_load_2' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 20 [1/2] (0.79ns)   --->   "%shift_reg_load_3 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 6), align 8" [fir11_sec2_8.cpp:18]   --->   Operation 20 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 21 [2/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 5), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 21 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_3 : Operation 22 [2/2] (0.79ns)   --->   "%shift_reg_load_5 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 4), align 16" [fir11_sec2_8.cpp:18]   --->   Operation 22 'load' 'shift_reg_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 23 [1/2] (0.79ns)   --->   "%shift_reg_load_4 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 5), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 23 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 24 [1/2] (0.79ns)   --->   "%shift_reg_load_5 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 4), align 16" [fir11_sec2_8.cpp:18]   --->   Operation 24 'load' 'shift_reg_load_5' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 25 [2/2] (0.79ns)   --->   "%shift_reg_load_6 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 3), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 25 'load' 'shift_reg_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_4 : Operation 26 [2/2] (0.79ns)   --->   "%shift_reg_load_7 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 2), align 8" [fir11_sec2_8.cpp:18]   --->   Operation 26 'load' 'shift_reg_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir11_sec2_8.cpp:8]   --->   Operation 27 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/2] (0.79ns)   --->   "%shift_reg_load_6 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 3), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 28 'load' 'shift_reg_load_6' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 29 [1/2] (0.79ns)   --->   "%shift_reg_load_7 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 2), align 8" [fir11_sec2_8.cpp:18]   --->   Operation 29 'load' 'shift_reg_load_7' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 30 [2/2] (0.79ns)   --->   "%shift_reg_load_8 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 1), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 30 'load' 'shift_reg_load_8' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 31 [2/2] (0.79ns)   --->   "%shift_reg_load_9 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_8.cpp:18]   --->   Operation 31 'load' 'shift_reg_load_9' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_5 : Operation 32 [1/1] (0.79ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_8.cpp:20]   --->   Operation 32 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 33 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 10), align 8" [fir11_sec2_8.cpp:18]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 34 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_10, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 9), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 35 [1/2] (0.79ns)   --->   "%shift_reg_load_8 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 1), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 35 'load' 'shift_reg_load_8' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_6 : Operation 36 [1/2] (0.79ns)   --->   "%shift_reg_load_9 = load i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir11_sec2_8.cpp:18]   --->   Operation 36 'load' 'shift_reg_load_9' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 7 <SV = 6> <Delay = 0.79>
ST_7 : Operation 37 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_2, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 8), align 16" [fir11_sec2_8.cpp:18]   --->   Operation 37 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_7 : Operation 38 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_3, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 7), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 38 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 8 <SV = 7> <Delay = 0.79>
ST_8 : Operation 39 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_4, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 6), align 8" [fir11_sec2_8.cpp:18]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_8 : Operation 40 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_5, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 5), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 40 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 9 <SV = 8> <Delay = 0.79>
ST_9 : Operation 41 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_6, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 4), align 16" [fir11_sec2_8.cpp:18]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_9 : Operation 42 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_7, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 3), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>

State 10 <SV = 9> <Delay = 0.79>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_8, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 2), align 8" [fir11_sec2_8.cpp:18]   --->   Operation 46 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 47 [1/1] (0.79ns)   --->   "store i32 %shift_reg_load_9, i32* getelementptr inbounds ([11 x i32]* @shift_reg, i64 0, i64 1), align 4" [fir11_sec2_8.cpp:18]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_10 : Operation 48 [1/1] (0.75ns)   --->   "br label %1" [fir11_sec2_8.cpp:24]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.75>

State 11 <SV = 10> <Delay = 1.35>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%acc_0 = phi i32 [ 0, %0 ], [ %acc, %2 ]"   --->   Operation 49 'phi' 'acc_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%i_1 = phi i5 [ 10, %0 ], [ %i, %2 ]"   --->   Operation 50 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i5 %i_1 to i32" [fir11_sec2_8.cpp:24]   --->   Operation 51 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_1, i32 4)" [fir11_sec2_8.cpp:24]   --->   Operation 52 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp, label %3, label %2" [fir11_sec2_8.cpp:24]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i32 %sext_ln24 to i64" [fir11_sec2_8.cpp:25]   --->   Operation 55 'zext' 'zext_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [11 x i32]* @shift_reg, i64 0, i64 %zext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 56 'getelementptr' 'shift_reg_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 57 [2/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:25]   --->   Operation 57 'load' 'shift_reg_load_1' <Predicate = (!tmp)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%c1_addr = getelementptr [11 x i10]* @c1, i64 0, i64 %zext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 58 'getelementptr' 'c1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 59 [2/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_8.cpp:25]   --->   Operation 59 'load' 'c1_load' <Predicate = (!tmp)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_11 : Operation 60 [1/1] (0.87ns)   --->   "%i = add i5 %i_1, -1" [fir11_sec2_8.cpp:24]   --->   Operation 60 'add' 'i' <Predicate = (!tmp)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind" [fir11_sec2_8.cpp:27]   --->   Operation 61 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [fir11_sec2_8.cpp:29]   --->   Operation 62 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind" [fir11_sec2_8.cpp:24]   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.79ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr, align 4" [fir11_sec2_8.cpp:25]   --->   Operation 64 'load' 'shift_reg_load_1' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_12 : Operation 65 [1/2] (1.35ns)   --->   "%c1_load = load i10* %c1_addr, align 2" [fir11_sec2_8.cpp:25]   --->   Operation 65 'load' 'c1_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i10 %c1_load to i32" [fir11_sec2_8.cpp:25]   --->   Operation 66 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (3.88ns)   --->   "%mul_ln25 = mul nsw i32 %shift_reg_load_1, %sext_ln25" [fir11_sec2_8.cpp:25]   --->   Operation 67 'mul' 'mul_ln25' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (1.20ns)   --->   "%acc = add nsw i32 %mul_ln25, %acc_0" [fir11_sec2_8.cpp:25]   --->   Operation 68 'add' 'acc' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br label %1" [fir11_sec2_8.cpp:24]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ c1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_reg_load    (load             ) [ 0001111000000]
shift_reg_load_10 (load             ) [ 0001111000000]
shift_reg_load_2  (load             ) [ 0000111100000]
shift_reg_load_3  (load             ) [ 0000111100000]
shift_reg_load_4  (load             ) [ 0000011110000]
shift_reg_load_5  (load             ) [ 0000011110000]
x_read            (read             ) [ 0000000000000]
shift_reg_load_6  (load             ) [ 0000001111000]
shift_reg_load_7  (load             ) [ 0000001111000]
store_ln20        (store            ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
shift_reg_load_8  (load             ) [ 0000000111100]
shift_reg_load_9  (load             ) [ 0000000111100]
store_ln18        (store            ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
store_ln18        (store            ) [ 0000000000000]
br_ln24           (br               ) [ 0000000000111]
acc_0             (phi              ) [ 0000000000011]
i_1               (phi              ) [ 0000000000010]
sext_ln24         (sext             ) [ 0000000000000]
tmp               (bitselect        ) [ 0000000000011]
empty             (speclooptripcount) [ 0000000000000]
br_ln24           (br               ) [ 0000000000000]
zext_ln25         (zext             ) [ 0000000000000]
shift_reg_addr    (getelementptr    ) [ 0000000000001]
c1_addr           (getelementptr    ) [ 0000000000001]
i                 (add              ) [ 0000000000111]
write_ln27        (write            ) [ 0000000000000]
ret_ln29          (ret              ) [ 0000000000000]
specloopname_ln24 (specloopname     ) [ 0000000000000]
shift_reg_load_1  (load             ) [ 0000000000000]
c1_load           (load             ) [ 0000000000000]
sext_ln25         (sext             ) [ 0000000000000]
mul_ln25          (mul              ) [ 0000000000000]
acc               (add              ) [ 0000000000111]
br_ln24           (br               ) [ 0000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="x_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln27_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln27/11 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="4"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="32" slack="0"/>
<pin id="80" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
<pin id="82" dir="1" index="7" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="shift_reg_load/1 shift_reg_load_10/1 shift_reg_load_2/2 shift_reg_load_3/2 shift_reg_load_4/3 shift_reg_load_5/3 shift_reg_load_6/4 shift_reg_load_7/4 shift_reg_load_8/5 shift_reg_load_9/5 store_ln20/5 store_ln18/6 store_ln18/6 store_ln18/7 store_ln18/7 store_ln18/8 store_ln18/8 store_ln18/9 store_ln18/9 store_ln18/10 store_ln18/10 shift_reg_load_1/11 "/>
</bind>
</comp>

<comp id="103" class="1004" name="shift_reg_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/11 "/>
</bind>
</comp>

<comp id="111" class="1004" name="c1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c1_addr/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c1_load/11 "/>
</bind>
</comp>

<comp id="124" class="1005" name="acc_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="acc_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="32" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0/11 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_1_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="1"/>
<pin id="139" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_1_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="148" class="1005" name="reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="4"/>
<pin id="150" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shift_reg_load shift_reg_load_8 "/>
</bind>
</comp>

<comp id="153" class="1005" name="reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="4"/>
<pin id="155" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shift_reg_load_10 shift_reg_load_9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln24_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/11 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="5" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln25_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/11 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln25_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/12 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mul_ln25_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln25/12 "/>
</bind>
</comp>

<comp id="192" class="1004" name="acc_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc/12 "/>
</bind>
</comp>

<comp id="198" class="1005" name="shift_reg_load_2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="4"/>
<pin id="200" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shift_reg_load_2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="shift_reg_load_3_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="4"/>
<pin id="205" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shift_reg_load_3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="shift_reg_load_4_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="4"/>
<pin id="210" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shift_reg_load_4 "/>
</bind>
</comp>

<comp id="213" class="1005" name="shift_reg_load_5_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="4"/>
<pin id="215" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shift_reg_load_5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="shift_reg_load_6_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="4"/>
<pin id="220" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shift_reg_load_6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="shift_reg_load_7_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="4"/>
<pin id="225" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="shift_reg_load_7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="shift_reg_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="1"/>
<pin id="233" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="c1_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="1"/>
<pin id="238" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c1_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="acc_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="92"><net_src comp="60" pin="2"/><net_sink comp="73" pin=4"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="50" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="50" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="66" pin=2"/></net>

<net id="136"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="73" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="156"><net_src comp="73" pin="7"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="161"><net_src comp="141" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="141" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="158" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="180"><net_src comp="141" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="52" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="118" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="73" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="124" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="73" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="206"><net_src comp="73" pin="7"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="211"><net_src comp="73" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="216"><net_src comp="73" pin="7"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="221"><net_src comp="73" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="226"><net_src comp="73" pin="7"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="73" pin=4"/></net>

<net id="234"><net_src comp="103" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="239"><net_src comp="111" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="244"><net_src comp="176" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="249"><net_src comp="192" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="128" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {11 }
	Port: shift_reg | {5 6 7 8 9 10 }
 - Input state : 
	Port: fir : x | {5 }
	Port: fir : shift_reg | {1 2 3 4 5 6 11 12 }
	Port: fir : c1 | {11 12 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		sext_ln24 : 1
		tmp : 1
		br_ln24 : 2
		zext_ln25 : 2
		shift_reg_addr : 3
		shift_reg_load_1 : 4
		c1_addr : 3
		c1_load : 4
		i : 1
		write_ln27 : 1
	State 12
		sext_ln25 : 1
		mul_ln25 : 2
		acc : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    add   |        i_fu_176        |    0    |    0    |    15   |
|          |       acc_fu_192       |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln25_fu_186    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_60   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln27_write_fu_66 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln24_fu_158    |    0    |    0    |    0    |
|          |    sext_ln25_fu_182    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_162       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln25_fu_170    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |    74   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|    c1   |    0   |   10   |    2   |    -   |
|shift_reg|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |   10   |    2   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      acc_0_reg_124     |   32   |
|       acc_reg_246      |   32   |
|     c1_addr_reg_236    |    4   |
|       i_1_reg_137      |    5   |
|        i_reg_241       |    5   |
|         reg_148        |   32   |
|         reg_153        |   32   |
| shift_reg_addr_reg_231 |    4   |
|shift_reg_load_2_reg_198|   32   |
|shift_reg_load_3_reg_203|   32   |
|shift_reg_load_4_reg_208|   32   |
|shift_reg_load_5_reg_213|   32   |
|shift_reg_load_6_reg_218|   32   |
|shift_reg_load_7_reg_223|   32   |
+------------------------+--------+
|          Total         |   338  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_73 |  p0  |  12  |  32  |   384  ||    33   |
|  grp_access_fu_73 |  p1  |   4  |  32  |   128  ||    21   |
|  grp_access_fu_73 |  p2  |  10  |   0  |    0   ||    21   |
|  grp_access_fu_73 |  p4  |   5  |  32  |   160  ||    27   |
| grp_access_fu_118 |  p0  |   2  |   4  |    8   ||    9    |
|   acc_0_reg_124   |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   744  || 8.88175 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   74   |    -   |
|   Memory  |    2   |    -   |    -   |   10   |    2   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   120  |    -   |
|  Register |    -   |    -   |    -   |   338  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    2   |    8   |   348  |   196  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
