// Seed: 2452821499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_8 = -1 & 1;
  wire id_9, id_10, id_11, id_12;
  wire id_13, id_14, id_15;
  assign id_10 = id_15;
  wire id_16;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri1  id_3
);
  wire id_5 = id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5
  );
  assign modCall_1.id_8 = 0;
endmodule
