 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1000
Design : triangleSR
Version: O-2018.06-SP1
Date   : Fri May  2 14:40:38 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: wr1_en (input port clocked by clk)
  Endpoint: empty_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.47       0.47
  input external delay                                    0.95       1.42 r
  wr1_en (in)                                             0.00       1.42 r
  U32307/Y (INVX8)                                        0.01       1.43 f
  U32337/Y (CLKNAND2X8)                                   0.02       1.45 r
  U32336/Y (NOR2X4)                                       0.01       1.46 f
  U32335/Y (AND2X6)                                       0.04       1.50 f
  U32748/Y (AND2X8)                                       0.04       1.55 f
  C30023/Y (CLKAND2X4)                                    0.04       1.59 f
  U32331/Y (CLKAND2X4)                                    0.05       1.63 f
  U14/Y (CLKAND2X6)                                       0.05       1.68 f
  U32747/Y (NOR2X4)                                       0.05       1.73 r
  U32746/Y (NAND3X6)                                      0.05       1.79 f
  DP_OP_1735_122_7839/I3 (triangleSR_DP_OP_1735_122_7839_0)
                                                          0.00       1.79 f
  DP_OP_1735_122_7839/U47/Y (XOR2X1)                      0.06       1.85 f
  DP_OP_1735_122_7839/U45/CO (ADDFHX2)                    0.08       1.93 f
  DP_OP_1735_122_7839/U22/Y (OAI2B1X2)                    0.03       1.95 r
  DP_OP_1735_122_7839/U24/Y (OAI2BB1X4)                   0.03       1.98 f
  DP_OP_1735_122_7839/U36/Y (OAI2B1X4)                    0.02       2.00 r
  DP_OP_1735_122_7839/U31/Y (OAI2BB1X4)                   0.02       2.03 f
  DP_OP_1735_122_7839/U29/Y (OAI2B1X2)                    0.03       2.05 r
  DP_OP_1735_122_7839/U28/Y (OAI2BB1X4)                   0.03       2.08 f
  DP_OP_1735_122_7839/U40/Y (OAI2BB1X4)                   0.02       2.11 r
  DP_OP_1735_122_7839/U35/Y (OAI2BB1X4)                   0.02       2.13 f
  DP_OP_1735_122_7839/U33/Y (OAI2B1X4)                    0.02       2.15 r
  DP_OP_1735_122_7839/U32/Y (OAI2BB1X4)                   0.02       2.17 f
  DP_OP_1735_122_7839/U50/CO (ADDFHX2)                    0.07       2.24 f
  DP_OP_1735_122_7839/U18/Y (XNOR2X1)                     0.04       2.28 f
  DP_OP_1735_122_7839/O1[7] (triangleSR_DP_OP_1735_122_7839_0)
                                                          0.00       2.28 f
  U32329/Y (AOI22X1)                                      0.05       2.33 r
  U32647/Y (NAND2BXL)                                     0.04       2.37 f
  U32328/Y (OR2X2)                                        0.07       2.44 f
  U32743/Y (OR2X4)                                        0.05       2.49 f
  U32742/Y (OR2X4)                                        0.04       2.53 f
  U32741/Y (OR2X2)                                        0.06       2.59 f
  U32734/Y (NAND2BX2)                                     0.05       2.64 f
  U32682/Y (NOR2X1)                                       0.03       2.67 r
  empty_reg/D (DFFSQX2)                                   0.00       2.67 r
  data arrival time                                                  2.67

  clock clk (rise edge)                                   2.38       2.38
  clock network delay (ideal)                             0.47       2.85
  clock uncertainty                                      -0.12       2.73
  empty_reg/CK (DFFSQX2)                                  0.00       2.73 r
  library setup time                                     -0.06       2.67
  data required time                                                 2.67
  --------------------------------------------------------------------------
  data required time                                                 2.67
  data arrival time                                                 -2.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4966_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32573/Y (CLKBUFX1)                      0.24       2.51 f
  U15186/Y (AOI222XL)                      0.14       2.65 r
  U15184/Y (NAND3XL)                       0.06       2.71 f
  tri_q_reg_4966_/D (DFFRQX2)              0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4966_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5065_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32573/Y (CLKBUFX1)                      0.24       2.51 f
  U14749/Y (AOI222XL)                      0.14       2.65 r
  U14747/Y (NAND3XL)                       0.06       2.71 f
  tri_q_reg_5065_/D (DFFRQX2)              0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5065_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5686_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32576/Y (CLKBUFX1)                      0.26       2.50 f
  U12022/Y (AOI222XL)                      0.15       2.65 r
  U12020/Y (NAND3XL)                       0.06       2.71 f
  tri_q_reg_5686_/D (DFFRQX2)              0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5686_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5580_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32573/Y (CLKBUFX1)                      0.24       2.51 f
  U12482/Y (AOI222XL)                      0.14       2.65 r
  U12480/Y (NAND3XL)                       0.06       2.71 f
  tri_q_reg_5580_/D (DFFRQX2)              0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5580_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5587_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32576/Y (CLKBUFX1)                      0.26       2.50 f
  U12454/Y (AOI222XL)                      0.15       2.65 r
  U12452/Y (NAND3XL)                       0.06       2.71 f
  tri_q_reg_5587_/D (DFFRQX2)              0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5587_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4871_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32585/Y (CLKBUFX1)                      0.23       2.51 f
  U15598/Y (AOI222XL)                      0.14       2.65 r
  U15596/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4871_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4871_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4972_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32585/Y (CLKBUFX1)                      0.23       2.51 f
  U15159/Y (AOI222XL)                      0.14       2.65 r
  U15157/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4972_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4972_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5681_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32581/Y (CLKBUFX1)                      0.23       2.51 f
  U12042/Y (AOI222XL)                      0.14       2.65 r
  U12040/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5681_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5681_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3496_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32583/Y (CLKBUFX1)                      0.26       2.50 f
  U21618/Y (AOI222XL)                      0.15       2.65 r
  U21616/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_3496_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3496_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5472_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U12956/Y (AOI222XL)                      0.15       2.65 r
  U12954/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5472_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5472_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5264_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U13872/Y (AOI222XL)                      0.15       2.65 r
  U13870/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5264_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5264_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4196_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U18555/Y (AOI222XL)                      0.15       2.65 r
  U18553/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4196_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4196_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U14273/Y (AOI222XL)                      0.15       2.65 r
  U14271/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5172_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5172_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4115_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U18910/Y (AOI222XL)                      0.15       2.65 r
  U18908/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4115_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4115_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5487_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U12892/Y (AOI222XL)                      0.15       2.65 r
  U12890/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5487_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5487_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4571_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U16914/Y (AOI222XL)                      0.15       2.65 r
  U16912/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4571_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4571_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U18946/Y (AOI222XL)                      0.15       2.65 r
  U18944/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4107_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4107_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4878_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U15570/Y (AOI222XL)                      0.15       2.65 r
  U15568/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4878_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4878_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U18878/Y (AOI222XL)                      0.15       2.65 r
  U18876/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4122_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4122_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U18950/Y (AOI222XL)                      0.15       2.65 r
  U18948/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4106_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4106_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5692_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32582/Y (CLKBUFX1)                      0.23       2.51 f
  U11994/Y (AOI222XL)                      0.14       2.65 r
  U11992/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5692_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5692_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4398_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U17673/Y (AOI222XL)                      0.15       2.65 r
  U17671/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4398_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4398_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5062_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32573/Y (CLKBUFX1)                      0.24       2.51 f
  U14761/Y (AOI222XL)                      0.14       2.65 r
  U14759/Y (NAND3XL)                       0.06       2.71 f
  tri_q_reg_5062_/D (DFFRQXL)              0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5062_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6915_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U6613/Y (AOI222XL)                       0.11       2.59 f
  U6611/Y (NAND3XL)                        0.05       2.65 r
  tri_q_reg_6915_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6915_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5067_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U14741/Y (AOI222XL)                      0.11       2.59 f
  U14739/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_5067_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5067_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3758_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U20477/Y (AOI222XL)                      0.11       2.59 f
  U20475/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3758_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3758_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3753_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U20497/Y (AOI222XL)                      0.11       2.59 f
  U20495/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3753_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3753_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3020_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U23654/Y (AOI222XL)                      0.11       2.59 f
  U23652/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3020_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3020_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3015_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U23678/Y (AOI222XL)                      0.11       2.59 f
  U23676/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3015_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3015_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_994_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U46/Y (AOI222XL)                         0.11       2.59 f
  U44/Y (NAND3XL)                          0.05       2.65 r
  tri_q_reg_994_/D (DFFRQX2)               0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_994_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6687_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U7629/Y (AOI222XL)                       0.11       2.59 f
  U7627/Y (NAND3XL)                        0.05       2.65 r
  tri_q_reg_6687_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6687_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8013_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U1750/Y (AOI222XL)                       0.11       2.59 f
  U1748/Y (NAND3XL)                        0.05       2.65 r
  tri_q_reg_8013_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8013_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7393_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U4506/Y (AOI222XL)                       0.11       2.59 f
  U4504/Y (NAND3XL)                        0.05       2.65 r
  tri_q_reg_7393_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7393_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U14313/Y (AOI222XL)                      0.11       2.59 f
  U14311/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_5163_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5163_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4673_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U16473/Y (AOI222XL)                      0.11       2.59 f
  U16471/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4673_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4673_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4668_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U16497/Y (AOI222XL)                      0.11       2.59 f
  U16495/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4668_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4668_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4203_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U18519/Y (AOI222XL)                      0.11       2.59 f
  U18517/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4203_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4203_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U18922/Y (AOI222XL)                      0.11       2.59 f
  U18920/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4112_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4112_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3667_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U20874/Y (AOI222XL)                      0.11       2.59 f
  U20872/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3667_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3667_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3582_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U21246/Y (AOI222XL)                      0.11       2.59 f
  U21244/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3582_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3582_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1235_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U31185/Y (AOI222XL)                      0.11       2.59 f
  U31183/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_1235_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1235_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1041_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U31989/Y (AOI222XL)                      0.11       2.59 f
  U31987/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_1041_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1041_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1040_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U31993/Y (AOI222XL)                      0.11       2.59 f
  U31991/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_1040_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1040_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5270_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U13846/Y (AOI222XL)                      0.11       2.59 f
  U13844/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_5270_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5270_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4198_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U18547/Y (AOI222XL)                      0.11       2.59 f
  U18545/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4198_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4198_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3845_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U20096/Y (AOI222XL)                      0.11       2.59 f
  U20094/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3845_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3845_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3498_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U21610/Y (AOI222XL)                      0.11       2.59 f
  U21608/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3498_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3498_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3098_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U23325/Y (AOI222XL)                      0.11       2.59 f
  U23323/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_3098_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3098_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2867_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U24304/Y (AOI222XL)                      0.11       2.59 f
  U24302/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_2867_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2867_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2862_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U24324/Y (AOI222XL)                      0.11       2.59 f
  U24322/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_2862_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2862_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1285_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U30978/Y (AOI222XL)                      0.11       2.59 f
  U30976/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_1285_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1285_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1280_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U30998/Y (AOI222XL)                      0.11       2.59 f
  U30996/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_1280_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1280_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1136_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U31596/Y (AOI222XL)                      0.11       2.59 f
  U31594/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_1136_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1136_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4863_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U15633/Y (AOI222XL)                      0.11       2.59 f
  U15631/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4863_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4863_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4765_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U16067/Y (AOI222XL)                      0.11       2.59 f
  U16065/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4765_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4765_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4577_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U16890/Y (AOI222XL)                      0.11       2.59 f
  U16888/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4577_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4577_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1135_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U31600/Y (AOI222XL)                      0.11       2.59 f
  U31598/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_1135_/D (DFFRQX2)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1135_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5367_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U33627/Y (CLKBUFX2)                      0.28       2.50 f
  U13422/Y (AOI222XL)                      0.15       2.64 r
  U13420/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5367_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5367_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U15027/Y (AOI222XL)                      0.14       2.68 r
  U15026/Y (INVXL)                         0.03       2.71 f
  tri_q_reg_4_/D (DFFRQX2)                 0.00       2.71 f
  data arrival time                                   2.71

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4_/CK (DFFRQX2)                0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.71
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6335_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9166/Y (AOI222XL)                       0.09       2.59 f
  U9165/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6335_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6335_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6333_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9174/Y (AOI222XL)                       0.09       2.59 f
  U9173/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6333_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6333_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6222_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9655/Y (AOI222XL)                       0.09       2.59 f
  U9654/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6222_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6222_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3660_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U20901/Y (AOI222XL)                      0.09       2.59 f
  U20900/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3660_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3660_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3492_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U21633/Y (AOI222XL)                      0.09       2.59 f
  U21632/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3492_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3492_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5057_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U14784/Y (AOI222XL)                      0.09       2.59 f
  U14783/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5057_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5057_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3243_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22703/Y (AOI222XL)                      0.09       2.59 f
  U22702/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3243_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3243_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23032/Y (AOI222XL)                      0.09       2.59 f
  U23031/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3166_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3166_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3164_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23040/Y (AOI222XL)                      0.09       2.59 f
  U23039/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3164_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3164_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3088_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23368/Y (AOI222XL)                      0.09       2.59 f
  U23367/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3088_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3088_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3086_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23376/Y (AOI222XL)                      0.09       2.59 f
  U23375/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3086_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3086_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3084_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23384/Y (AOI222XL)                      0.09       2.59 f
  U23383/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3084_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3084_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3009_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23704/Y (AOI222XL)                      0.09       2.59 f
  U23703/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3009_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3009_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3007_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23712/Y (AOI222XL)                      0.09       2.59 f
  U23711/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3007_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3007_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3005_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23720/Y (AOI222XL)                      0.09       2.59 f
  U23719/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3005_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3005_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2933_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24021/Y (AOI222XL)                      0.09       2.59 f
  U24020/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2933_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2933_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2931_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24029/Y (AOI222XL)                      0.09       2.59 f
  U24028/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2931_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2931_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2927_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24048/Y (AOI222XL)                      0.09       2.59 f
  U24047/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2927_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2927_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2856_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24351/Y (AOI222XL)                      0.09       2.59 f
  U24350/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2856_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2856_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2854_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24359/Y (AOI222XL)                      0.09       2.59 f
  U24358/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2854_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2854_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2852_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24367/Y (AOI222XL)                      0.09       2.59 f
  U24366/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2852_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2852_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2782_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24666/Y (AOI222XL)                      0.09       2.59 f
  U24665/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2782_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2782_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2780_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24674/Y (AOI222XL)                      0.09       2.59 f
  U24673/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2780_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2780_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2778_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24686/Y (AOI222XL)                      0.09       2.59 f
  U24685/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2778_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2778_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2776_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24694/Y (AOI222XL)                      0.09       2.59 f
  U24693/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2776_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2776_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2707_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24981/Y (AOI222XL)                      0.09       2.59 f
  U24980/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2707_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2707_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2705_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24989/Y (AOI222XL)                      0.09       2.59 f
  U24988/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2705_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2705_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3406_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21997/Y (AOI222XL)                      0.09       2.59 f
  U21996/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3406_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3406_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3656_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U20921/Y (AOI222XL)                      0.09       2.59 f
  U20920/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3656_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3656_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3577_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21269/Y (AOI222XL)                      0.09       2.59 f
  U21268/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3577_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3577_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3325_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22348/Y (AOI222XL)                      0.09       2.59 f
  U22347/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3325_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3325_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3323_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22356/Y (AOI222XL)                      0.09       2.59 f
  U22355/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3323_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3323_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3404_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22005/Y (AOI222XL)                      0.09       2.59 f
  U22004/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3404_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3404_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U32428/Y (CLKBUFX1)                      0.27       2.49 f
  U14297/Y (AOI222XL)                      0.15       2.64 r
  U14295/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5167_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5167_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6575_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U32566/Y (CLKBUFX1)                      0.27       2.49 f
  U8112/Y (AOI222XL)                       0.15       2.64 r
  U8110/Y (NAND3XL)                        0.06       2.70 f
  tri_q_reg_6575_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6575_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4868_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32574/Y (CLKBUFX1)                      0.26       2.49 f
  U15613/Y (AOI222XL)                      0.15       2.64 r
  U15611/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4868_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4868_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7520_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U3940/Y (AOI222XL)                       0.11       2.59 f
  U3938/Y (NAND3XL)                        0.05       2.65 r
  tri_q_reg_7520_/D (DFFRQXL)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7520_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4388_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32856/Y (CLKBUFX1)                      0.22       2.09 f
  U32825/Y (CLKINVX8)                      0.39       2.49 r
  U17717/Y (AOI222XL)                      0.11       2.59 f
  U17715/Y (NAND3XL)                       0.05       2.65 r
  tri_q_reg_4388_/D (DFFRQXL)              0.00       2.65 r
  data arrival time                                   2.65

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4388_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.65
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32574/Y (CLKBUFX1)                      0.26       2.49 f
  U14249/Y (AOI222XL)                      0.15       2.64 r
  U14247/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5178_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5178_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5581_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32574/Y (CLKBUFX1)                      0.26       2.49 f
  U12478/Y (AOI222XL)                      0.15       2.64 r
  U12476/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5581_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5581_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6000_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10639/Y (AOI222XL)                      0.09       2.59 f
  U10638/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6000_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6000_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5999_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10652/Y (AOI222XL)                      0.09       2.59 f
  U10651/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5999_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5999_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5998_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10656/Y (AOI222XL)                      0.09       2.59 f
  U10655/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5998_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5998_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5997_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10660/Y (AOI222XL)                      0.09       2.59 f
  U10659/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5997_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5997_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5889_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11129/Y (AOI222XL)                      0.09       2.59 f
  U11128/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5889_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5889_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5888_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11133/Y (AOI222XL)                      0.09       2.59 f
  U11132/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5888_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5888_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5887_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11137/Y (AOI222XL)                      0.09       2.59 f
  U11136/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5887_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5887_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5785_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11584/Y (AOI222XL)                      0.09       2.59 f
  U11583/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5785_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5785_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5784_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11588/Y (AOI222XL)                      0.09       2.59 f
  U11587/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5784_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5784_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5678_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12057/Y (AOI222XL)                      0.09       2.59 f
  U12056/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5678_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5678_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5677_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12061/Y (AOI222XL)                      0.09       2.59 f
  U12060/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5677_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5677_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5676_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12065/Y (AOI222XL)                      0.09       2.59 f
  U12064/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5676_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5676_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5675_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12069/Y (AOI222XL)                      0.09       2.59 f
  U12068/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5675_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5675_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5674_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12073/Y (AOI222XL)                      0.09       2.59 f
  U12072/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5674_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5674_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5568_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12537/Y (AOI222XL)                      0.09       2.59 f
  U12536/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5568_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5568_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5567_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12541/Y (AOI222XL)                      0.09       2.59 f
  U12540/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5567_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5567_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5566_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12545/Y (AOI222XL)                      0.09       2.59 f
  U12544/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5566_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5566_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5467_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12979/Y (AOI222XL)                      0.09       2.59 f
  U12978/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5467_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5467_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5363_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13437/Y (AOI222XL)                      0.09       2.59 f
  U13436/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5363_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5363_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5362_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13441/Y (AOI222XL)                      0.09       2.59 f
  U13440/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5362_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5362_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5361_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13445/Y (AOI222XL)                      0.09       2.59 f
  U13444/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5361_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5361_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5360_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13449/Y (AOI222XL)                      0.09       2.59 f
  U13448/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5360_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5360_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5461_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13003/Y (AOI222XL)                      0.09       2.59 f
  U13002/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5461_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5461_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6221_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9659/Y (AOI222XL)                       0.09       2.59 f
  U9658/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6221_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6221_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5892_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11114/Y (AOI222XL)                      0.09       2.59 f
  U11113/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5892_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5892_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5781_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11600/Y (AOI222XL)                      0.09       2.59 f
  U11599/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5781_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5781_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5572_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12517/Y (AOI222XL)                      0.09       2.59 f
  U12516/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5572_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5572_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5464_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12991/Y (AOI222XL)                      0.09       2.59 f
  U12990/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5464_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5464_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6909_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U6640/Y (AOI222XL)                       0.09       2.59 f
  U6639/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6909_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6909_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6906_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U6652/Y (AOI222XL)                       0.09       2.59 f
  U6651/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6906_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6906_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6790_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U7166/Y (AOI222XL)                       0.09       2.59 f
  U7165/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6790_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6790_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6675_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U7680/Y (AOI222XL)                       0.09       2.59 f
  U7679/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6675_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6675_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6447_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U8674/Y (AOI222XL)                       0.09       2.59 f
  U8673/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6447_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6447_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6330_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9186/Y (AOI222XL)                       0.09       2.59 f
  U9185/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6330_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6330_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2279_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U26800/Y (AOI222XL)                      0.09       2.59 f
  U26799/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2279_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2279_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1835_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U28676/Y (AOI222XL)                      0.09       2.59 f
  U28675/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1835_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1835_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3493_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U21629/Y (AOI222XL)                      0.09       2.59 f
  U21628/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3493_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3493_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1960_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U28148/Y (AOI222XL)                      0.09       2.59 f
  U28147/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1960_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1960_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5996_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10664/Y (AOI222XL)                      0.09       2.59 f
  U10663/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5996_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5996_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5673_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12077/Y (AOI222XL)                      0.09       2.59 f
  U12076/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5673_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5673_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5466_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12983/Y (AOI222XL)                      0.09       2.59 f
  U12982/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5466_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5466_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6910_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U6632/Y (AOI222XL)                       0.09       2.59 f
  U6631/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6910_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6910_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6907_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U6648/Y (AOI222XL)                       0.09       2.59 f
  U6647/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6907_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6907_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6676_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U7676/Y (AOI222XL)                       0.09       2.59 f
  U7675/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6676_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6676_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6448_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U8670/Y (AOI222XL)                       0.09       2.59 f
  U8669/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6448_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6448_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6332_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9178/Y (AOI222XL)                       0.09       2.59 f
  U9177/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6332_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6332_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2218_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27054/Y (AOI222XL)                      0.09       2.59 f
  U27053/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2218_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2218_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2217_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27058/Y (AOI222XL)                      0.09       2.59 f
  U27057/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2217_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2217_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2216_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27062/Y (AOI222XL)                      0.09       2.59 f
  U27061/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2216_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2216_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2215_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27066/Y (AOI222XL)                      0.09       2.59 f
  U27065/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2215_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2215_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2214_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27070/Y (AOI222XL)                      0.09       2.59 f
  U27069/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2214_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2214_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2213_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27074/Y (AOI222XL)                      0.09       2.59 f
  U27073/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2213_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2213_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2212_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27078/Y (AOI222XL)                      0.09       2.59 f
  U27077/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2212_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2212_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27333/Y (AOI222XL)                      0.09       2.59 f
  U27332/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2152_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2152_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27337/Y (AOI222XL)                      0.09       2.59 f
  U27336/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2151_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2151_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2149_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27349/Y (AOI222XL)                      0.09       2.59 f
  U27348/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2149_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2149_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2148_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27353/Y (AOI222XL)                      0.09       2.59 f
  U27352/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2148_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2148_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27357/Y (AOI222XL)                      0.09       2.59 f
  U27356/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2147_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2147_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27361/Y (AOI222XL)                      0.09       2.59 f
  U27360/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2146_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2146_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2087_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27608/Y (AOI222XL)                      0.09       2.59 f
  U27607/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2087_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2087_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2086_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27612/Y (AOI222XL)                      0.09       2.59 f
  U27611/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2086_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2086_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2085_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27616/Y (AOI222XL)                      0.09       2.59 f
  U27615/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2085_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2085_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2084_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27620/Y (AOI222XL)                      0.09       2.59 f
  U27619/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2084_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2084_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2083_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27624/Y (AOI222XL)                      0.09       2.59 f
  U27623/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2083_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2083_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2082_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27628/Y (AOI222XL)                      0.09       2.59 f
  U27627/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2082_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2082_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2081_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27632/Y (AOI222XL)                      0.09       2.59 f
  U27631/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2081_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2081_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1955_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U28172/Y (AOI222XL)                      0.09       2.59 f
  U28171/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1955_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1955_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1892_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U28439/Y (AOI222XL)                      0.09       2.59 f
  U28438/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1892_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1892_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1776_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U28924/Y (AOI222XL)                      0.09       2.59 f
  U28923/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1776_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1776_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1381_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U30580/Y (AOI222XL)                      0.09       2.59 f
  U30579/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1381_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1381_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1327_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U30803/Y (AOI222XL)                      0.09       2.59 f
  U30802/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1327_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1327_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2018_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27900/Y (AOI222XL)                      0.09       2.59 f
  U27899/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2018_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2018_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1130_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U31619/Y (AOI222XL)                      0.09       2.59 f
  U31618/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1130_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1130_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5893_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11110/Y (AOI222XL)                      0.09       2.59 f
  U11109/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5893_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5893_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5782_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11596/Y (AOI222XL)                      0.09       2.59 f
  U11595/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5782_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5782_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5672_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12081/Y (AOI222XL)                      0.09       2.59 f
  U12080/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5672_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5672_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5465_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12987/Y (AOI222XL)                      0.09       2.59 f
  U12986/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5465_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5465_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6905_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U6656/Y (AOI222XL)                       0.09       2.59 f
  U6655/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6905_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6905_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6674_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U7684/Y (AOI222XL)                       0.09       2.59 f
  U7683/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6674_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6674_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6559_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U8181/Y (AOI222XL)                       0.09       2.59 f
  U8180/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6559_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6559_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6446_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U8678/Y (AOI222XL)                       0.09       2.59 f
  U8677/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6446_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6446_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6334_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9170/Y (AOI222XL)                       0.09       2.59 f
  U9169/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6334_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6334_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6223_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9651/Y (AOI222XL)                       0.09       2.59 f
  U9650/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6223_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6223_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5891_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11118/Y (AOI222XL)                      0.09       2.59 f
  U11117/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5891_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5891_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5780_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11604/Y (AOI222XL)                      0.09       2.59 f
  U11603/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5780_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5780_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5570_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12525/Y (AOI222XL)                      0.09       2.59 f
  U12524/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5570_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5570_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5358_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13461/Y (AOI222XL)                      0.09       2.59 f
  U13460/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5358_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5358_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5258_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13898/Y (AOI222XL)                      0.09       2.59 f
  U13897/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5258_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5258_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5256_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13906/Y (AOI222XL)                      0.09       2.59 f
  U13905/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5256_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5256_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5254_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13914/Y (AOI222XL)                      0.09       2.59 f
  U13913/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5254_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5254_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5158_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U14336/Y (AOI222XL)                      0.09       2.59 f
  U14335/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5158_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5158_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U14340/Y (AOI222XL)                      0.09       2.59 f
  U14339/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5157_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5157_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U14344/Y (AOI222XL)                      0.09       2.59 f
  U14343/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5156_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5156_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U14348/Y (AOI222XL)                      0.09       2.59 f
  U14347/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5155_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5155_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5154_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U14352/Y (AOI222XL)                      0.09       2.59 f
  U14351/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5154_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5154_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5153_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U14356/Y (AOI222XL)                      0.09       2.59 f
  U14355/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5153_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5153_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U14360/Y (AOI222XL)                      0.09       2.59 f
  U14359/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5152_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5152_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5462_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12999/Y (AOI222XL)                      0.09       2.59 f
  U12998/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5462_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5462_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6789_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U7174/Y (AOI222XL)                       0.09       2.59 f
  U7173/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6789_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6789_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6558_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U8185/Y (AOI222XL)                       0.09       2.59 f
  U8184/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6558_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6558_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3244_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22699/Y (AOI222XL)                      0.09       2.59 f
  U22698/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3244_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3244_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23036/Y (AOI222XL)                      0.09       2.59 f
  U23035/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3165_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3165_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3010_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23697/Y (AOI222XL)                      0.09       2.59 f
  U23696/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3010_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3010_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3004_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23724/Y (AOI222XL)                      0.09       2.59 f
  U23723/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3004_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3004_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2928_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24044/Y (AOI222XL)                      0.09       2.59 f
  U24043/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2928_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2928_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2853_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24363/Y (AOI222XL)                      0.09       2.59 f
  U24362/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2853_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2853_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2779_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24682/Y (AOI222XL)                      0.09       2.59 f
  U24681/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2779_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2779_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2706_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24985/Y (AOI222XL)                      0.09       2.59 f
  U24984/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2706_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2706_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2348_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26506/Y (AOI222XL)                      0.09       2.59 f
  U26505/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2348_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2348_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2284_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26776/Y (AOI222XL)                      0.09       2.59 f
  U26775/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2284_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2284_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2283_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26780/Y (AOI222XL)                      0.09       2.59 f
  U26779/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2283_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2283_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2281_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26788/Y (AOI222XL)                      0.09       2.59 f
  U26787/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2281_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2281_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1833_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U28684/Y (AOI222XL)                      0.09       2.59 f
  U28683/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1833_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1833_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2489_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25906/Y (AOI222XL)                      0.09       2.59 f
  U25905/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2489_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2489_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2488_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25910/Y (AOI222XL)                      0.09       2.59 f
  U25909/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2488_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2488_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2487_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25914/Y (AOI222XL)                      0.09       2.59 f
  U25913/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2487_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2487_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2486_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25918/Y (AOI222XL)                      0.09       2.59 f
  U25917/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2486_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2486_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3405_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22001/Y (AOI222XL)                      0.09       2.59 f
  U22000/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3405_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3405_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3657_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U20917/Y (AOI222XL)                      0.09       2.59 f
  U20916/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3657_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3657_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1137_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U31591/Y (AOI222XL)                      0.09       2.59 f
  U31590/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1137_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1137_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3324_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22352/Y (AOI222XL)                      0.09       2.59 f
  U22351/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3324_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3324_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6677_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U7672/Y (AOI222XL)                       0.09       2.59 f
  U7671/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6677_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6677_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6556_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U8193/Y (AOI222XL)                       0.09       2.59 f
  U8192/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6556_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6556_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3246_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22691/Y (AOI222XL)                      0.09       2.59 f
  U22690/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3246_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3246_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23028/Y (AOI222XL)                      0.09       2.59 f
  U23027/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3167_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3167_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23052/Y (AOI222XL)                      0.09       2.59 f
  U23051/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3161_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3161_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3083_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23388/Y (AOI222XL)                      0.09       2.59 f
  U23387/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3083_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3083_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2930_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24033/Y (AOI222XL)                      0.09       2.59 f
  U24032/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2930_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2930_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2855_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24355/Y (AOI222XL)                      0.09       2.59 f
  U24354/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2855_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2855_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2781_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24670/Y (AOI222XL)                      0.09       2.59 f
  U24669/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2781_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2781_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2708_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24977/Y (AOI222XL)                      0.09       2.59 f
  U24976/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2708_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2708_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2704_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24993/Y (AOI222XL)                      0.09       2.59 f
  U24992/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2704_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2704_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2490_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25898/Y (AOI222XL)                      0.09       2.59 f
  U25897/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2490_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2490_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2353_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26482/Y (AOI222XL)                      0.09       2.59 f
  U26481/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2353_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2353_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2352_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26486/Y (AOI222XL)                      0.09       2.59 f
  U26485/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2352_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2352_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2351_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26490/Y (AOI222XL)                      0.09       2.59 f
  U26489/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2351_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2351_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2350_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26494/Y (AOI222XL)                      0.09       2.59 f
  U26493/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2350_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2350_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2349_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26502/Y (AOI222XL)                      0.09       2.59 f
  U26501/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2349_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2349_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2347_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26510/Y (AOI222XL)                      0.09       2.59 f
  U26509/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2347_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2347_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2285_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26772/Y (AOI222XL)                      0.09       2.59 f
  U26771/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2285_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2285_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2282_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26784/Y (AOI222XL)                      0.09       2.59 f
  U26783/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2282_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2282_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1831_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U28692/Y (AOI222XL)                      0.09       2.59 f
  U28691/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1831_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1831_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1718_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U29171/Y (AOI222XL)                      0.09       2.59 f
  U29170/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1718_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1718_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1714_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U29187/Y (AOI222XL)                      0.09       2.59 f
  U29186/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1714_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1714_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1380_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U30584/Y (AOI222XL)                      0.09       2.59 f
  U30583/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1380_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1380_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2422_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26183/Y (AOI222XL)                      0.09       2.59 f
  U26182/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2422_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2422_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2421_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26187/Y (AOI222XL)                      0.09       2.59 f
  U26186/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2421_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2421_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2420_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26191/Y (AOI222XL)                      0.09       2.59 f
  U26190/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2420_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2420_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2419_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26199/Y (AOI222XL)                      0.09       2.59 f
  U26198/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2419_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2419_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2416_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26211/Y (AOI222XL)                      0.09       2.59 f
  U26210/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2416_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2416_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3407_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21993/Y (AOI222XL)                      0.09       2.59 f
  U21992/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3407_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3407_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3574_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21281/Y (AOI222XL)                      0.09       2.59 f
  U21280/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3574_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3574_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3572_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21289/Y (AOI222XL)                      0.09       2.59 f
  U21288/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3572_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3572_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3489_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21648/Y (AOI222XL)                      0.09       2.59 f
  U21647/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3489_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3489_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1958_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U28160/Y (AOI222XL)                      0.09       2.59 f
  U28159/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1958_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1958_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1083_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U31817/Y (AOI222XL)                      0.09       2.59 f
  U31816/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1083_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1083_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3326_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22344/Y (AOI222XL)                      0.09       2.59 f
  U22343/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3326_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3326_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4097_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U18993/Y (AOI222XL)                      0.09       2.59 f
  U18992/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4097_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4097_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4010_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U19367/Y (AOI222XL)                      0.09       2.59 f
  U19366/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4010_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4010_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4008_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U19378/Y (AOI222XL)                      0.09       2.59 f
  U19377/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4008_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4008_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4006_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U19386/Y (AOI222XL)                      0.09       2.59 f
  U19385/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4006_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4006_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3920_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U19759/Y (AOI222XL)                      0.09       2.59 f
  U19758/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3920_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3920_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3835_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U20139/Y (AOI222XL)                      0.09       2.59 f
  U20138/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3835_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3835_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3831_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U20155/Y (AOI222XL)                      0.09       2.59 f
  U20154/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3831_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3831_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6331_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9182/Y (AOI222XL)                       0.09       2.59 f
  U9181/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6331_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6331_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3748_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U20520/Y (AOI222XL)                      0.09       2.59 f
  U20519/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3748_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3748_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4467_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U17370/Y (AOI222XL)                      0.09       2.59 f
  U17369/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4467_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4467_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4376_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U17768/Y (AOI222XL)                      0.09       2.59 f
  U17767/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4376_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4376_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4372_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U17784/Y (AOI222XL)                      0.09       2.59 f
  U17783/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4372_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4372_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4282_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U18173/Y (AOI222XL)                      0.09       2.59 f
  U18172/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4282_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4282_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4193_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U18566/Y (AOI222XL)                      0.09       2.59 f
  U18565/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4193_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4193_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4189_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U18586/Y (AOI222XL)                      0.09       2.59 f
  U18585/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4189_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4189_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U18969/Y (AOI222XL)                      0.09       2.59 f
  U18968/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4101_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4101_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3575_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U21277/Y (AOI222XL)                      0.09       2.59 f
  U21276/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3575_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3575_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6908_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U6644/Y (AOI222XL)                       0.09       2.59 f
  U6643/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6908_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6908_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6787_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U7182/Y (AOI222XL)                       0.09       2.59 f
  U7181/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6787_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6787_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6557_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U8189/Y (AOI222XL)                       0.09       2.59 f
  U8188/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6557_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6557_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3242_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22707/Y (AOI222XL)                      0.09       2.59 f
  U22706/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3242_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3242_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3163_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23044/Y (AOI222XL)                      0.09       2.59 f
  U23043/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3163_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3163_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3085_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23380/Y (AOI222XL)                      0.09       2.59 f
  U23379/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3085_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3085_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3008_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23708/Y (AOI222XL)                      0.09       2.59 f
  U23707/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3008_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3008_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2932_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24025/Y (AOI222XL)                      0.09       2.59 f
  U24024/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2932_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2932_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2857_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24347/Y (AOI222XL)                      0.09       2.59 f
  U24346/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2857_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2857_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2851_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24371/Y (AOI222XL)                      0.09       2.59 f
  U24370/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2851_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2851_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2777_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24690/Y (AOI222XL)                      0.09       2.59 f
  U24689/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2777_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2777_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3491_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21637/Y (AOI222XL)                      0.09       2.59 f
  U21636/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3491_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3491_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3322_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22360/Y (AOI222XL)                      0.09       2.59 f
  U22359/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3322_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3322_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4098_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U18989/Y (AOI222XL)                      0.09       2.59 f
  U18988/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4098_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4098_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4011_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U19363/Y (AOI222XL)                      0.09       2.59 f
  U19362/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4011_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4011_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4007_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U19382/Y (AOI222XL)                      0.09       2.59 f
  U19381/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4007_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4007_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3921_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U19755/Y (AOI222XL)                      0.09       2.59 f
  U19754/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3921_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3921_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3917_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U19775/Y (AOI222XL)                      0.09       2.59 f
  U19774/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3917_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3917_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3832_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U20151/Y (AOI222XL)                      0.09       2.59 f
  U20150/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3832_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3832_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2703_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24997/Y (AOI222XL)                      0.09       2.59 f
  U24996/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2703_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2703_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2702_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25001/Y (AOI222XL)                      0.09       2.59 f
  U25000/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2702_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2702_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2635_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25285/Y (AOI222XL)                      0.09       2.59 f
  U25284/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2635_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2635_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2634_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25289/Y (AOI222XL)                      0.09       2.59 f
  U25288/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2634_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2634_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2633_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25293/Y (AOI222XL)                      0.09       2.59 f
  U25292/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2633_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2633_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2632_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25297/Y (AOI222XL)                      0.09       2.59 f
  U25296/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2632_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2632_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2630_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25305/Y (AOI222XL)                      0.09       2.59 f
  U25304/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2630_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2630_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2629_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25313/Y (AOI222XL)                      0.09       2.59 f
  U25312/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2629_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2629_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2562_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25596/Y (AOI222XL)                      0.09       2.59 f
  U25595/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2562_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2562_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2560_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25604/Y (AOI222XL)                      0.09       2.59 f
  U25603/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2560_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2560_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2559_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25612/Y (AOI222XL)                      0.09       2.59 f
  U25611/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2559_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2559_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2557_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25620/Y (AOI222XL)                      0.09       2.59 f
  U25619/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2557_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2557_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2492_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25890/Y (AOI222XL)                      0.09       2.59 f
  U25889/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2492_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2492_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6444_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U8686/Y (AOI222XL)                       0.09       2.59 f
  U8685/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6444_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6444_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3247_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22687/Y (AOI222XL)                      0.09       2.59 f
  U22686/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3247_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3247_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3241_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22711/Y (AOI222XL)                      0.09       2.59 f
  U22710/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3241_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3241_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23048/Y (AOI222XL)                      0.09       2.59 f
  U23047/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3162_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3162_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3082_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23392/Y (AOI222XL)                      0.09       2.59 f
  U23391/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3082_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3082_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4469_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U17362/Y (AOI222XL)                      0.09       2.59 f
  U17361/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4469_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4469_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4377_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U17764/Y (AOI222XL)                      0.09       2.59 f
  U17763/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4377_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4377_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4373_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U17780/Y (AOI222XL)                      0.09       2.59 f
  U17779/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4373_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4373_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4283_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U18169/Y (AOI222XL)                      0.09       2.59 f
  U18168/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4283_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4283_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4280_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U18181/Y (AOI222XL)                      0.09       2.59 f
  U18180/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4280_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4280_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4279_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U18188/Y (AOI222XL)                      0.09       2.59 f
  U18187/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4279_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4279_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4190_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U18578/Y (AOI222XL)                      0.09       2.59 f
  U18577/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4190_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4190_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U18965/Y (AOI222XL)                      0.09       2.59 f
  U18964/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4102_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4102_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3490_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21641/Y (AOI222XL)                      0.09       2.59 f
  U21640/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3490_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3490_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2563_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25592/Y (AOI222XL)                      0.09       2.59 f
  U25591/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2563_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2563_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2561_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25600/Y (AOI222XL)                      0.09       2.59 f
  U25599/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2561_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2561_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2558_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25616/Y (AOI222XL)                      0.09       2.59 f
  U25615/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2558_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2558_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2491_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25894/Y (AOI222XL)                      0.09       2.59 f
  U25893/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2491_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2491_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3327_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22340/Y (AOI222XL)                      0.09       2.59 f
  U22339/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3327_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3327_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4202_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32589/Y (CLKBUFX1)                      0.26       2.49 f
  U18523/Y (AOI222XL)                      0.15       2.64 r
  U18521/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4202_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4202_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32589/Y (CLKBUFX1)                      0.26       2.49 f
  U18882/Y (AOI222XL)                      0.15       2.64 r
  U18880/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4121_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4121_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32589/Y (CLKBUFX1)                      0.26       2.49 f
  U18954/Y (AOI222XL)                      0.15       2.64 r
  U18952/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4105_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4105_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6329_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9194/Y (AOI222XL)                       0.09       2.59 f
  U9193/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6329_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6329_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3743_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U20540/Y (AOI222XL)                      0.09       2.59 f
  U20539/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3743_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3743_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3245_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22695/Y (AOI222XL)                      0.09       2.59 f
  U22694/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3245_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3245_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2929_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U24040/Y (AOI222XL)                      0.09       2.59 f
  U24039/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2929_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2929_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5480_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32589/Y (CLKBUFX1)                      0.26       2.49 f
  U12920/Y (AOI222XL)                      0.15       2.64 r
  U12918/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5480_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5480_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4952_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32573/Y (CLKBUFX1)                      0.24       2.51 f
  U15243/Y (AOI222XL)                      0.14       2.65 r
  U15242/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_4952_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4952_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6001_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10635/Y (AOI222XL)                      0.09       2.59 f
  U10634/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6001_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6001_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5569_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12533/Y (AOI222XL)                      0.09       2.59 f
  U12532/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5569_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5569_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5783_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11592/Y (AOI222XL)                      0.09       2.59 f
  U11591/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5783_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5783_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U27341/Y (AOI222XL)                      0.09       2.59 f
  U27340/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2150_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2150_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1598_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U29677/Y (AOI222XL)                      0.09       2.59 f
  U29676/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1598_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1598_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3744_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U20536/Y (AOI222XL)                      0.09       2.59 f
  U20535/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3744_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3744_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5260_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13887/Y (AOI222XL)                      0.09       2.59 f
  U13886/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5260_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5260_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3087_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23372/Y (AOI222XL)                      0.09       2.59 f
  U23371/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3087_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3087_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3487_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U21656/Y (AOI222XL)                      0.09       2.59 f
  U21655/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3487_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3487_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3006_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U23716/Y (AOI222XL)                      0.09       2.59 f
  U23715/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3006_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3006_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1898_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U28415/Y (AOI222XL)                      0.09       2.59 f
  U28414/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1898_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1898_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2418_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U26203/Y (AOI222XL)                      0.09       2.59 f
  U26202/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2418_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2418_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4284_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U18165/Y (AOI222XL)                      0.09       2.59 f
  U18164/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4284_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4284_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3745_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U20532/Y (AOI222XL)                      0.09       2.59 f
  U20531/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3745_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3745_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3328_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U22336/Y (AOI222XL)                      0.09       2.59 f
  U22335/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3328_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3328_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2631_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U25301/Y (AOI222XL)                      0.09       2.59 f
  U25300/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2631_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2631_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4468_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U17366/Y (AOI222XL)                      0.09       2.59 f
  U17365/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4468_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4468_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3742_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32790/Y (CLKINVX4)                      0.38       2.49 r
  U20544/Y (AOI222XL)                      0.09       2.59 f
  U20543/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3742_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3742_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4959_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35343/Y (NAND2XL)                       0.07       2.61 r
  U32668/Y (CLKAND2X2)                     0.05       2.66 r
  U15214/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4959_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4959_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2939_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36277/Y (NAND2XL)                       0.07       2.61 r
  U32658/Y (CLKAND2X2)                     0.05       2.66 r
  U23996/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_2939_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2939_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6220_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9663/Y (AOI222XL)                       0.09       2.59 f
  U9662/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6220_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6220_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6219_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9671/Y (AOI222XL)                       0.09       2.59 f
  U9670/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6219_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6219_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6218_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9675/Y (AOI222XL)                       0.09       2.59 f
  U9674/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6218_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6218_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6217_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U9679/Y (AOI222XL)                       0.09       2.59 f
  U9678/Y (NAND3XL)                        0.06       2.64 r
  tri_q_reg_6217_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6217_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6112_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10143/Y (AOI222XL)                      0.09       2.59 f
  U10142/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6112_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6112_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10147/Y (AOI222XL)                      0.09       2.59 f
  U10146/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6111_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6111_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10151/Y (AOI222XL)                      0.09       2.59 f
  U10150/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6110_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6110_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6109_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10159/Y (AOI222XL)                      0.09       2.59 f
  U10158/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6109_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6109_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6108_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10163/Y (AOI222XL)                      0.09       2.59 f
  U10162/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6108_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6108_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6107_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10167/Y (AOI222XL)                      0.09       2.59 f
  U10166/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6107_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6107_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6106_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10171/Y (AOI222XL)                      0.09       2.59 f
  U10170/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6106_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6106_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6002_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U10631/Y (AOI222XL)                      0.09       2.59 f
  U10630/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_6002_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6002_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5890_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11122/Y (AOI222XL)                      0.09       2.59 f
  U11121/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5890_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5890_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5779_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U11612/Y (AOI222XL)                      0.09       2.59 f
  U11611/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5779_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5779_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5571_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12521/Y (AOI222XL)                      0.09       2.59 f
  U12520/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5571_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5571_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5359_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13457/Y (AOI222XL)                      0.09       2.59 f
  U13456/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5359_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5359_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5357_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13465/Y (AOI222XL)                      0.09       2.59 f
  U13464/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5357_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5357_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5259_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13894/Y (AOI222XL)                      0.09       2.59 f
  U13893/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5259_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5259_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5257_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13902/Y (AOI222XL)                      0.09       2.59 f
  U13901/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5257_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5257_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5255_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U13910/Y (AOI222XL)                      0.09       2.59 f
  U13909/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5255_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5255_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5463_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32789/Y (CLKINVX4)                      0.38       2.49 r
  U12995/Y (AOI222XL)                      0.09       2.59 f
  U12994/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_5463_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5463_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5263_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U13876/Y (AOI222XL)                      0.15       2.65 r
  U13874/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5263_/D (DFFRQXL)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5263_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U33627/Y (CLKBUFX2)                      0.28       2.50 f
  U18926/Y (AOI222XL)                      0.15       2.64 r
  U18924/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4111_/D (DFFRQXL)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4111_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4762_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35441/Y (NAND2XL)                       0.07       2.60 r
  U33198/Y (AND2XL)                        0.05       2.66 r
  U16077/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4762_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4762_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4292_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35434/Y (NAND2XL)                       0.07       2.60 r
  U33164/Y (AND2XL)                        0.05       2.66 r
  U18129/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4292_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4292_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4860_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35389/Y (NAND2XL)                       0.07       2.60 r
  U33205/Y (AND2XL)                        0.05       2.66 r
  U15643/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4860_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4860_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6921_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U34144/Y (NAND2XL)                       0.07       2.60 r
  U33345/Y (AND2XL)                        0.05       2.66 r
  U6583/Y (NAND3XL)                        0.04       2.70 f
  tri_q_reg_6921_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6921_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1387_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U37239/Y (NAND2XL)                       0.07       2.60 r
  U32894/Y (AND2XL)                        0.05       2.66 r
  U30555/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_1387_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1387_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4478_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35384/Y (NAND2XL)                       0.07       2.60 r
  U33177/Y (AND2XL)                        0.05       2.66 r
  U17321/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4478_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4478_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3329_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36283/Y (NAND2XL)                       0.07       2.60 r
  U33080/Y (AND2XL)                        0.05       2.66 r
  U22331/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_3329_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3329_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3249_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36281/Y (NAND2XL)                       0.07       2.60 r
  U33073/Y (AND2XL)                        0.05       2.66 r
  U22678/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_3249_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3249_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1492_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U37248/Y (NAND2XL)                       0.07       2.60 r
  U32901/Y (AND2XL)                        0.05       2.66 r
  U30115/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_1492_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1492_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4113_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35333/Y (NAND2XL)                       0.07       2.60 r
  U33149/Y (AND2XL)                        0.05       2.66 r
  U18916/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4113_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4113_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7639_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U34125/Y (NAND2XL)                       0.07       2.60 r
  U33387/Y (AND2XL)                        0.05       2.66 r
  U3411/Y (NAND3XL)                        0.04       2.70 f
  tri_q_reg_7639_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7639_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35835/Y (NAND2XL)                       0.07       2.60 r
  U33145/Y (AND2XL)                        0.05       2.66 r
  U18960/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4103_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4103_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2864_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36275/Y (NAND2XL)                       0.07       2.60 r
  U33037/Y (AND2XL)                        0.05       2.66 r
  U24314/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_2864_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2864_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35781/Y (NAND2XL)                       0.07       2.60 r
  U33146/Y (AND2XL)                        0.05       2.66 r
  U18956/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4104_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4104_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4205_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35228/Y (NAND2XL)                       0.07       2.60 r
  U33158/Y (AND2XL)                        0.05       2.66 r
  U18509/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4205_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4205_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3934_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35429/Y (NAND2XL)                       0.07       2.60 r
  U33135/Y (AND2XL)                        0.05       2.66 r
  U19698/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_3934_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3934_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5582_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U32428/Y (CLKBUFX1)                      0.27       2.49 f
  U12474/Y (AOI222XL)                      0.15       2.64 r
  U12472/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_5582_/D (DFFRQXL)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5582_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_947_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U37468/Y (NAND2XL)                       0.07       2.60 r
  U33415/Y (AND2XL)                        0.05       2.66 r
  U233/Y (NAND3XL)                         0.04       2.70 f
  tri_q_reg_947_/D (DFFRQX2)               0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_947_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4960_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32574/Y (CLKBUFX1)                      0.26       2.49 f
  U15210/Y (AOI222XL)                      0.15       2.64 r
  U15208/Y (NAND3XL)                       0.06       2.70 f
  tri_q_reg_4960_/D (DFFRQXL)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4960_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2504_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36268/Y (NAND2XL)                       0.07       2.60 r
  U33002/Y (AND2XL)                        0.05       2.66 r
  U25833/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_2504_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2504_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8029_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U34433/Y (NAND2XL)                       0.07       2.60 r
  U33544/Y (AND2XL)                        0.05       2.66 r
  U1680/Y (NAND3XL)                        0.04       2.70 f
  tri_q_reg_8029_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8029_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4488_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36258/Y (NAND2XL)                       0.07       2.60 r
  U33481/Y (AND2XL)                        0.05       2.66 r
  U17277/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4488_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4488_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U37583/Y (NAND2XL)                       0.07       2.60 r
  U33429/Y (AND2XL)                        0.05       2.66 r
  U27537/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_2103_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2103_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1976_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U37594/Y (NAND2XL)                       0.07       2.60 r
  U33427/Y (AND2XL)                        0.05       2.66 r
  U28076/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_1976_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1976_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3939_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36526/Y (NAND2XL)                       0.07       2.60 r
  U33422/Y (AND2XL)                        0.05       2.66 r
  U19678/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_3939_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3939_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2169_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36263/Y (NAND2XL)                       0.07       2.60 r
  U32966/Y (AND2XL)                        0.05       2.66 r
  U27260/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_2169_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2169_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4879_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35796/Y (NAND2XL)                       0.07       2.60 r
  U33490/Y (AND2XL)                        0.05       2.66 r
  U15564/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4879_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4879_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3764_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36610/Y (NAND2XL)                       0.07       2.60 r
  U33467/Y (AND2XL)                        0.05       2.66 r
  U20448/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_3764_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3764_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4394_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36302/Y (NAND2XL)                       0.07       2.60 r
  U33479/Y (AND2XL)                        0.05       2.66 r
  U17687/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_4394_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4394_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3944_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36296/Y (NAND2XL)                       0.07       2.60 r
  U33471/Y (AND2XL)                        0.05       2.66 r
  U19654/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_3944_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3944_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4660_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U16528/Y (AOI222XL)                      0.15       2.64 r
  U16527/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_4660_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4660_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4659_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32588/Y (CLKBUFX1)                      0.26       2.50 f
  U16535/Y (AOI222XL)                      0.15       2.64 r
  U16534/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_4659_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4659_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4191_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U18574/Y (AOI222XL)                      0.15       2.64 r
  U18573/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_4191_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4191_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5053_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U14800/Y (AOI222XL)                      0.15       2.64 r
  U14799/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_5053_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5053_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4951_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U15247/Y (AOI222XL)                      0.15       2.64 r
  U15246/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_4951_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4951_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4281_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32565/Y (CLKBUFX1)                      0.26       2.50 f
  U18177/Y (AOI222XL)                      0.15       2.64 r
  U18176/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_4281_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4281_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5054_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32576/Y (CLKBUFX1)                      0.26       2.50 f
  U14796/Y (AOI222XL)                      0.15       2.65 r
  U14795/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_5054_/D (DFFRQXL)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5054_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4565_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32574/Y (CLKBUFX1)                      0.26       2.49 f
  U16941/Y (AOI222XL)                      0.15       2.64 r
  U16940/Y (NAND3XL)                       0.05       2.70 f
  tri_q_reg_4565_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4565_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4954_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32589/Y (CLKBUFX1)                      0.26       2.49 f
  U15235/Y (AOI222XL)                      0.15       2.64 r
  U15234/Y (NAND3XL)                       0.05       2.69 f
  tri_q_reg_4954_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4954_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7516_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U34151/Y (NAND2XL)                       0.07       2.60 r
  U33379/Y (AND2XL)                        0.05       2.66 r
  U3958/Y (NAND3XL)                        0.04       2.70 f
  tri_q_reg_7516_/D (DFFRQXL)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7516_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3488_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U21652/Y (AOI222XL)                      0.09       2.58 f
  U21651/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3488_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3488_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2574_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36270/Y (NAND2XL)                       0.07       2.60 r
  U33008/Y (AND2XL)                        0.05       2.66 r
  U25543/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_2574_/D (DFFRQXL)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2574_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1973_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U28089/Y (AOI211XL)                      0.12       2.66 r
  U28088/Y (NAND2XL)                       0.04       2.70 f
  tri_q_reg_1973_/D (DFFRQX2)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1973_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1834_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U28680/Y (AOI222XL)                      0.09       2.58 f
  U28679/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1834_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1834_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1775_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U28928/Y (AOI222XL)                      0.09       2.58 f
  U28927/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1775_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1775_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1773_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U28936/Y (AOI222XL)                      0.09       2.58 f
  U28935/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1773_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1773_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3659_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U20909/Y (AOI222XL)                      0.09       2.58 f
  U20908/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_3659_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3659_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1954_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U28176/Y (AOI222XL)                      0.09       2.58 f
  U28175/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1954_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1954_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1832_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U28688/Y (AOI222XL)                      0.09       2.58 f
  U28687/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1832_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1832_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1717_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U29175/Y (AOI222XL)                      0.09       2.58 f
  U29174/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1717_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1717_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2017_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U27904/Y (AOI222XL)                      0.09       2.58 f
  U27903/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_2017_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2017_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1129_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U31627/Y (AOI222XL)                      0.09       2.58 f
  U31626/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1129_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1129_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4378_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U17760/Y (AOI222XL)                      0.09       2.58 f
  U17759/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_4378_/D (DFFRQX2)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4378_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5699_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U35404/Y (NAND2XL)                       0.07       2.60 r
  U33506/Y (AND2XL)                        0.05       2.66 r
  U11964/Y (NAND3XL)                       0.04       2.70 f
  tri_q_reg_5699_/D (DFFRQXL)              0.00       2.70 f
  data arrival time                                   2.70

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5699_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.70
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1276_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U31017/Y (AOI222XL)                      0.09       2.58 f
  U31016/Y (NAND3XL)                       0.06       2.64 r
  tri_q_reg_1276_/D (DFFRQXL)              0.00       2.64 r
  data arrival time                                   2.64

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1276_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.64
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7043_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6055/Y (AOI222XL)                       0.18       2.63 r
  U6053/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7043_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7043_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7042_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6059/Y (AOI222XL)                       0.18       2.63 r
  U6057/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7042_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7042_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7041_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6063/Y (AOI222XL)                       0.18       2.63 r
  U6061/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7041_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7041_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7037_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6082/Y (AOI222XL)                       0.18       2.63 r
  U6080/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7037_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7037_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7036_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6086/Y (AOI222XL)                       0.18       2.63 r
  U6084/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7036_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7036_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7032_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6102/Y (AOI222XL)                       0.18       2.63 r
  U6100/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7032_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7032_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7031_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6106/Y (AOI222XL)                       0.18       2.63 r
  U6104/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7031_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7031_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6930_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6546/Y (AOI222XL)                       0.18       2.63 r
  U6544/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6930_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6930_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6929_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6553/Y (AOI222XL)                       0.18       2.63 r
  U6551/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6929_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6929_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6925_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6569/Y (AOI222XL)                       0.18       2.63 r
  U6567/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6925_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6925_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6924_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6573/Y (AOI222XL)                       0.18       2.63 r
  U6571/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6924_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6924_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7896_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U2281/Y (AOI222XL)                       0.18       2.63 r
  U2279/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7896_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7896_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7891_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U2301/Y (AOI222XL)                       0.18       2.63 r
  U2299/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7891_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7891_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6923_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6577/Y (AOI222XL)                       0.18       2.63 r
  U6575/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6923_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6923_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_949_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U227/Y (AOI222XL)                        0.18       2.63 r
  U225/Y (NAND3XL)                         0.06       2.69 f
  tri_q_reg_949_/D (DFFRQX2)               0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_949_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7895_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U2285/Y (AOI222XL)                       0.18       2.63 r
  U2283/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7895_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7895_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_993_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U50/Y (AOI222XL)                         0.18       2.63 r
  U48/Y (NAND3XL)                          0.06       2.69 f
  tri_q_reg_993_/D (DFFRQX2)               0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_993_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5527/Y (AOI222XL)                       0.18       2.63 r
  U5525/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7162_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7162_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5535/Y (AOI222XL)                       0.18       2.63 r
  U5533/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7160_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7160_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5555/Y (AOI222XL)                       0.18       2.63 r
  U5553/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7156_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7156_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7150_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5579/Y (AOI222XL)                       0.18       2.63 r
  U5577/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7150_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7150_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6697_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7585/Y (AOI222XL)                       0.18       2.63 r
  U7583/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6697_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6697_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6692_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7605/Y (AOI222XL)                       0.18       2.63 r
  U7603/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6692_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6692_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6691_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7609/Y (AOI222XL)                       0.18       2.63 r
  U7607/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6691_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6691_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6690_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7613/Y (AOI222XL)                       0.18       2.63 r
  U7611/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6690_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6690_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6686_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7633/Y (AOI222XL)                       0.18       2.63 r
  U7631/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6686_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6686_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6685_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7637/Y (AOI222XL)                       0.18       2.63 r
  U7635/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6685_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6685_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6681_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7653/Y (AOI222XL)                       0.18       2.63 r
  U7651/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6681_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6681_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6680_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7657/Y (AOI222XL)                       0.18       2.63 r
  U7655/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6680_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6680_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6797_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7139/Y (AOI222XL)                       0.18       2.63 r
  U7137/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6797_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6797_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8028_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1686/Y (AOI222XL)                       0.18       2.63 r
  U1684/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8028_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8028_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8021_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1714/Y (AOI222XL)                       0.18       2.63 r
  U1712/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8021_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8021_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8012_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1754/Y (AOI222XL)                       0.18       2.63 r
  U1752/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8012_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8012_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7902_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U2250/Y (AOI222XL)                       0.18       2.63 r
  U2248/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7902_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7902_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6919_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6597/Y (AOI222XL)                       0.18       2.63 r
  U6595/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6919_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6919_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6918_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6601/Y (AOI222XL)                       0.18       2.63 r
  U6599/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6918_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6918_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6914_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6617/Y (AOI222XL)                       0.18       2.63 r
  U6615/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6914_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6914_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6913_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6621/Y (AOI222XL)                       0.18       2.63 r
  U6619/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6913_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6913_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6813_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7064/Y (AOI222XL)                       0.18       2.63 r
  U7062/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6813_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6813_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6812_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7068/Y (AOI222XL)                       0.18       2.63 r
  U7066/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6812_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6812_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6808_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7088/Y (AOI222XL)                       0.18       2.63 r
  U7086/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6808_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6808_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6807_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7092/Y (AOI222XL)                       0.18       2.63 r
  U7090/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6807_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6807_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6802_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7112/Y (AOI222XL)                       0.18       2.63 r
  U7110/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6802_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6802_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6801_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7116/Y (AOI222XL)                       0.18       2.63 r
  U7114/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6801_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6801_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8011_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1758/Y (AOI222XL)                       0.18       2.63 r
  U1756/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8011_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8011_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7280_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5002/Y (AOI222XL)                       0.18       2.63 r
  U5000/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7280_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7280_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7275_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5026/Y (AOI222XL)                       0.18       2.63 r
  U5024/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7275_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7275_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3581_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21250/Y (AOI222XL)                      0.18       2.63 r
  U21248/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3581_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3581_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3580_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21254/Y (AOI222XL)                      0.18       2.63 r
  U21252/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3580_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3580_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7281_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4998/Y (AOI222XL)                       0.18       2.63 r
  U4996/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7281_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7281_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3513_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21544/Y (AOI222XL)                      0.18       2.63 r
  U21542/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3513_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3513_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3512_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21548/Y (AOI222XL)                      0.18       2.63 r
  U21546/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3512_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3512_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3508_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21566/Y (AOI222XL)                      0.18       2.63 r
  U21564/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3508_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3508_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7397_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4490/Y (AOI222XL)                       0.18       2.63 r
  U4488/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7397_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7397_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7392_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4510/Y (AOI222XL)                       0.18       2.63 r
  U4508/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7392_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7392_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7287_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4974/Y (AOI222XL)                       0.18       2.63 r
  U4972/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7287_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7287_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7897_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U2277/Y (AOI222XL)                       0.18       2.63 r
  U2275/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7897_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7897_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4476_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U17331/Y (AOI222XL)                      0.18       2.63 r
  U17329/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_4476_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4476_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4492_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U17259/Y (AOI222XL)                      0.18       2.63 r
  U17257/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_4492_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4492_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4873_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U15590/Y (AOI222XL)                      0.18       2.63 r
  U15588/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_4873_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4873_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4304_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U18077/Y (AOI222XL)                      0.18       2.63 r
  U18075/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_4304_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4304_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5559/Y (AOI222XL)                       0.18       2.63 r
  U5557/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7155_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7155_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7151_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5575/Y (AOI222XL)                       0.18       2.63 r
  U5573/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7151_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7151_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7048_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6035/Y (AOI222XL)                       0.18       2.63 r
  U6033/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7048_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7048_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3670_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20858/Y (AOI222XL)                      0.18       2.63 r
  U20856/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3670_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3670_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3666_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20878/Y (AOI222XL)                      0.18       2.63 r
  U20876/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3666_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3666_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3597_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21182/Y (AOI222XL)                      0.18       2.63 r
  U21180/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3597_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3597_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3596_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21186/Y (AOI222XL)                      0.18       2.63 r
  U21184/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3596_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3596_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3592_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21202/Y (AOI222XL)                      0.18       2.63 r
  U21200/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3592_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3592_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3591_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21206/Y (AOI222XL)                      0.18       2.63 r
  U21204/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3591_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3591_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3590_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21210/Y (AOI222XL)                      0.18       2.63 r
  U21208/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3590_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3590_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3586_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21230/Y (AOI222XL)                      0.18       2.63 r
  U21228/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3586_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3586_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3585_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21234/Y (AOI222XL)                      0.18       2.63 r
  U21232/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3585_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3585_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8023_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1706/Y (AOI222XL)                       0.18       2.63 r
  U1704/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8023_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8023_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8017_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1734/Y (AOI222XL)                       0.18       2.63 r
  U1732/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8017_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8017_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8016_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1738/Y (AOI222XL)                       0.18       2.63 r
  U1736/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8016_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8016_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3756_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20485/Y (AOI222XL)                      0.18       2.63 r
  U20483/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3756_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3756_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3752_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20501/Y (AOI222XL)                      0.18       2.63 r
  U20499/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3752_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3752_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3751_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20505/Y (AOI222XL)                      0.18       2.63 r
  U20503/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3751_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3751_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3671_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20854/Y (AOI222XL)                      0.18       2.63 r
  U20852/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3671_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3671_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7901_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U2254/Y (AOI222XL)                       0.18       2.63 r
  U2252/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7901_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7901_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8027_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1690/Y (AOI222XL)                       0.18       2.63 r
  U1688/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8027_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8027_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8022_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1710/Y (AOI222XL)                       0.18       2.63 r
  U1708/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8022_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8022_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7276_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5022/Y (AOI222XL)                       0.18       2.63 r
  U5020/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7276_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7276_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7270_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5046/Y (AOI222XL)                       0.18       2.63 r
  U5044/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7270_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7270_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5507/Y (AOI222XL)                       0.18       2.63 r
  U5505/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7167_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7167_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5511/Y (AOI222XL)                       0.18       2.63 r
  U5509/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7166_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7166_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3757_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20481/Y (AOI222XL)                      0.18       2.63 r
  U20479/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3757_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3757_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3682_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20807/Y (AOI222XL)                      0.18       2.63 r
  U20805/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3682_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3682_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3681_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20811/Y (AOI222XL)                      0.18       2.63 r
  U20809/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3681_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3681_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3677_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20830/Y (AOI222XL)                      0.18       2.63 r
  U20828/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3677_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3677_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3676_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20834/Y (AOI222XL)                      0.18       2.63 r
  U20832/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3676_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3676_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3675_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20838/Y (AOI222XL)                      0.18       2.63 r
  U20836/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3675_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3675_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7396_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4494/Y (AOI222XL)                       0.18       2.63 r
  U4492/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7396_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7396_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7391_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4514/Y (AOI222XL)                       0.18       2.63 r
  U4512/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7391_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7391_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7286_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4978/Y (AOI222XL)                       0.18       2.63 r
  U4976/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7286_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7286_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7282_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4994/Y (AOI222XL)                       0.18       2.63 r
  U4992/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7282_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7282_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7277_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5018/Y (AOI222XL)                       0.18       2.63 r
  U5016/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7277_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7277_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7272_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5038/Y (AOI222XL)                       0.18       2.63 r
  U5036/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7272_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7272_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5551/Y (AOI222XL)                       0.18       2.63 r
  U5549/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7157_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7157_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7152_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5571/Y (AOI222XL)                       0.18       2.63 r
  U5569/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7152_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7152_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7038_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6078/Y (AOI222XL)                       0.18       2.63 r
  U6076/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7038_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7038_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7033_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6098/Y (AOI222XL)                       0.18       2.63 r
  U6096/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7033_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7033_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6682_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7649/Y (AOI222XL)                       0.18       2.63 r
  U7647/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6682_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6682_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4477_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U17327/Y (AOI222XL)                      0.18       2.63 r
  U17325/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_4477_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4477_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_950_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U220/Y (AOI222XL)                        0.18       2.63 r
  U218/Y (NAND3XL)                         0.06       2.69 f
  tri_q_reg_950_/D (DFFRQX2)               0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_950_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3672_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20850/Y (AOI222XL)                      0.18       2.63 r
  U20848/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3672_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3672_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7398_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4486/Y (AOI222XL)                       0.18       2.63 r
  U4484/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7398_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7398_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6920_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6589/Y (AOI222XL)                       0.18       2.63 r
  U6587/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6920_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6920_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6798_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7135/Y (AOI222XL)                       0.18       2.63 r
  U7133/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6798_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6798_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3587_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21226/Y (AOI222XL)                      0.18       2.63 r
  U21224/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3587_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3587_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6803_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7108/Y (AOI222XL)                       0.18       2.63 r
  U7106/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6803_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6803_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8018_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1730/Y (AOI222XL)                       0.18       2.63 r
  U1728/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_8018_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8018_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7892_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U2297/Y (AOI222XL)                       0.18       2.63 r
  U2295/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7892_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7892_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_551_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U32566/Y (CLKBUFX1)                      0.27       2.49 f
  U12738/Y (AOI222XL)                      0.15       2.64 r
  U12736/Y (NAND2XL)                       0.04       2.69 f
  tri_q_reg_551_/D (DFFRQX2)               0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_551_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_518_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32574/Y (CLKBUFX1)                      0.26       2.49 f
  U14199/Y (AOI222XL)                      0.15       2.64 r
  U14197/Y (NAND2XL)                       0.04       2.69 f
  tri_q_reg_518_/D (DFFRQX2)               0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_518_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7890_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2305/Y (AOI222XL)                       0.19       2.63 r
  U2303/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7890_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7890_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7772_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2827/Y (AOI222XL)                       0.19       2.63 r
  U2825/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7772_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7772_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7771_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2831/Y (AOI222XL)                       0.19       2.63 r
  U2829/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7771_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7771_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7770_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2835/Y (AOI222XL)                       0.19       2.63 r
  U2833/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7770_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7770_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7766_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2855/Y (AOI222XL)                       0.19       2.63 r
  U2853/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7766_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7766_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7765_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2859/Y (AOI222XL)                       0.19       2.63 r
  U2857/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7765_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7765_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7760_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2879/Y (AOI222XL)                       0.19       2.63 r
  U2877/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7760_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7760_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7652_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3353/Y (AOI222XL)                       0.19       2.63 r
  U3351/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7652_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7652_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7886_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2325/Y (AOI222XL)                       0.19       2.63 r
  U2323/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7886_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7886_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5902_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11069/Y (AOI222XL)                      0.19       2.63 r
  U11067/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5902_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5902_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5901_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11073/Y (AOI222XL)                      0.19       2.63 r
  U11071/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5901_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5901_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5897_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11095/Y (AOI222XL)                      0.19       2.63 r
  U11093/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5897_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5897_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5896_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11099/Y (AOI222XL)                      0.19       2.63 r
  U11097/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5896_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5896_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5805_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11493/Y (AOI222XL)                      0.19       2.63 r
  U11491/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5805_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5805_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5804_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11497/Y (AOI222XL)                      0.19       2.63 r
  U11495/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5804_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5804_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7648_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3373/Y (AOI222XL)                       0.19       2.63 r
  U3371/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7648_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7648_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7647_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3377/Y (AOI222XL)                       0.19       2.63 r
  U3375/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7647_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7647_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7642_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3397/Y (AOI222XL)                       0.19       2.63 r
  U3395/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7642_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7642_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7641_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3401/Y (AOI222XL)                       0.19       2.63 r
  U3399/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7641_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7641_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7636_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3425/Y (AOI222XL)                       0.19       2.63 r
  U3423/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7636_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7636_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7525_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3920/Y (AOI222XL)                       0.19       2.63 r
  U3918/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7525_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7525_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7523_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3928/Y (AOI222XL)                       0.19       2.63 r
  U3926/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7523_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7523_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7776_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2811/Y (AOI222XL)                       0.19       2.63 r
  U2809/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7776_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7776_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7408_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U4440/Y (AOI222XL)                       0.19       2.63 r
  U4438/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7408_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7408_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7402_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U4464/Y (AOI222XL)                       0.19       2.63 r
  U4462/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7402_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7402_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5800_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11513/Y (AOI222XL)                      0.19       2.63 r
  U11511/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5800_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5800_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4780_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U15999/Y (AOI222XL)                      0.19       2.63 r
  U15997/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_4780_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4780_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7761_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2875/Y (AOI222XL)                       0.19       2.63 r
  U2873/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7761_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7761_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4682_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U16433/Y (AOI222XL)                      0.19       2.63 r
  U16431/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_4682_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4682_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7407_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U4444/Y (AOI222XL)                       0.19       2.63 r
  U4442/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7407_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7407_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7401_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U4468/Y (AOI222XL)                       0.19       2.63 r
  U4466/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7401_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7401_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4305_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U18073/Y (AOI222XL)                      0.19       2.63 r
  U18071/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_4305_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4305_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5912_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11025/Y (AOI222XL)                      0.19       2.63 r
  U11023/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5912_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5912_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5908_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11045/Y (AOI222XL)                      0.19       2.63 r
  U11043/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5908_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5908_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5907_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11049/Y (AOI222XL)                      0.19       2.63 r
  U11047/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5907_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5907_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5906_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11053/Y (AOI222XL)                      0.19       2.63 r
  U11051/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5906_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5906_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7646_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3381/Y (AOI222XL)                       0.19       2.63 r
  U3379/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7646_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7646_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7637_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3421/Y (AOI222XL)                       0.19       2.63 r
  U3419/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7637_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7637_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7530_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3896/Y (AOI222XL)                       0.19       2.63 r
  U3894/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7530_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7530_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7529_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3904/Y (AOI222XL)                       0.19       2.63 r
  U3902/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7529_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7529_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7524_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3924/Y (AOI222XL)                       0.19       2.63 r
  U3922/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7524_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7524_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7519_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3948/Y (AOI222XL)                       0.19       2.63 r
  U3946/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7519_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7519_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7514_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3968/Y (AOI222XL)                       0.19       2.63 r
  U3966/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7514_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7514_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7513_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3972/Y (AOI222XL)                       0.19       2.63 r
  U3970/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7513_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7513_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5799_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11525/Y (AOI222XL)                      0.19       2.63 r
  U11523/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5799_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5799_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5798_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11529/Y (AOI222XL)                      0.19       2.63 r
  U11527/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5798_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5798_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5794_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11545/Y (AOI222XL)                      0.19       2.63 r
  U11543/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5794_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5794_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5793_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11549/Y (AOI222XL)                      0.19       2.63 r
  U11547/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5793_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5793_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5789_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11569/Y (AOI222XL)                      0.19       2.63 r
  U11567/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5789_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5789_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5788_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11573/Y (AOI222XL)                      0.19       2.63 r
  U11571/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5788_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5788_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7403_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U4460/Y (AOI222XL)                       0.19       2.63 r
  U4458/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7403_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7403_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5903_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11065/Y (AOI222XL)                      0.19       2.63 r
  U11063/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5903_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5903_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5898_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11091/Y (AOI222XL)                      0.19       2.63 r
  U11089/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5898_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5898_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5795_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11541/Y (AOI222XL)                      0.19       2.63 r
  U11539/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5795_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5795_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5790_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11561/Y (AOI222XL)                      0.19       2.63 r
  U11559/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_5790_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5790_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7515_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3964/Y (AOI222XL)                       0.19       2.63 r
  U3962/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7515_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7515_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_995_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U42/Y (AOI222XL)                         0.19       2.63 r
  U40/Y (NAND3XL)                          0.06       2.69 f
  tri_q_reg_995_/D (DFFRQX2)               0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_995_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7762_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2871/Y (AOI222XL)                       0.19       2.63 r
  U2869/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7762_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7762_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7638_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3417/Y (AOI222XL)                       0.19       2.63 r
  U3415/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7638_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7638_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7643_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3393/Y (AOI222XL)                       0.19       2.63 r
  U3391/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7643_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7643_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7887_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2321/Y (AOI222XL)                       0.19       2.63 r
  U2319/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7887_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7887_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7767_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2851/Y (AOI222XL)                       0.19       2.63 r
  U2849/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7767_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7767_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6445_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32787/Y (CLKINVX4)                      0.37       2.48 r
  U8682/Y (AOI222XL)                       0.09       2.57 f
  U8681/Y (NAND3XL)                        0.06       2.63 r
  tri_q_reg_6445_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6445_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1894_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U28431/Y (AOI222XL)                      0.09       2.57 f
  U28430/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1894_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1894_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1602_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U29654/Y (AOI222XL)                      0.09       2.57 f
  U29653/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1602_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1602_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1956_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U28168/Y (AOI222XL)                      0.09       2.57 f
  U28167/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1956_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1956_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1895_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U28427/Y (AOI222XL)                      0.09       2.57 f
  U28426/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1895_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1895_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1659_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U29419/Y (AOI222XL)                      0.09       2.57 f
  U29418/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1659_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1659_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1614_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U29603/Y (AOI222XL)                      0.09       2.57 f
  U29602/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1614_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1614_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2021_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U27884/Y (AOI222XL)                      0.09       2.57 f
  U27883/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_2021_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2021_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1186_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U31389/Y (AOI222XL)                      0.09       2.57 f
  U31388/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1186_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1186_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3573_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32788/Y (CLKINVX4)                      0.37       2.48 r
  U21285/Y (AOI222XL)                      0.09       2.57 f
  U21284/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_3573_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3573_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7047_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6039/Y (AOI222XL)                       0.18       2.63 r
  U6037/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7047_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7047_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6696_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7589/Y (AOI222XL)                       0.18       2.63 r
  U7587/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6696_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6696_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6796_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7143/Y (AOI222XL)                       0.18       2.63 r
  U7141/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6796_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6796_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6806_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7096/Y (AOI222XL)                       0.18       2.63 r
  U7094/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_6806_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6806_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5531/Y (AOI222XL)                       0.18       2.63 r
  U5529/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7161_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7161_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3665_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20882/Y (AOI222XL)                      0.18       2.63 r
  U20880/Y (NAND3XL)                       0.06       2.69 f
  tri_q_reg_3665_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3665_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7271_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5042/Y (AOI222XL)                       0.18       2.63 r
  U5040/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7271_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7271_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1603_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32787/Y (CLKINVX4)                      0.37       2.48 r
  U29650/Y (AOI222XL)                      0.09       2.57 f
  U29649/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1603_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1603_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1672_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32787/Y (CLKINVX4)                      0.37       2.48 r
  U29360/Y (AOI222XL)                      0.09       2.57 f
  U29359/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1672_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1672_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2022_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32787/Y (CLKINVX4)                      0.37       2.48 r
  U27880/Y (AOI222XL)                      0.09       2.57 f
  U27879/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_2022_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2022_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2584_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U37011/Y (NAND2XL)                       0.05       2.53 f
  U33439/Y (AND2XL)                        0.07       2.60 f
  U25499/Y (NAND3XL)                       0.03       2.63 r
  tri_q_reg_2584_/D (DFFRQX2)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2584_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1236_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32787/Y (CLKINVX4)                      0.37       2.48 r
  U31180/Y (AOI222XL)                      0.09       2.57 f
  U31179/Y (NAND3XL)                       0.06       2.63 r
  tri_q_reg_1236_/D (DFFRQXL)              0.00       2.63 r
  data arrival time                                   2.63

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1236_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7141_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5618/Y (AOI222XL)                       0.18       2.63 r
  U5617/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7141_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7141_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7143_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5610/Y (AOI222XL)                       0.18       2.63 r
  U5609/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7143_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7143_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7028_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6119/Y (AOI222XL)                       0.18       2.63 r
  U6118/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7028_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7028_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7022_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6143/Y (AOI222XL)                       0.18       2.63 r
  U6142/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7022_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7022_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7146_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5598/Y (AOI222XL)                       0.18       2.63 r
  U5597/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7146_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7146_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7147_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5594/Y (AOI222XL)                       0.18       2.63 r
  U5593/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7147_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7147_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7145_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5602/Y (AOI222XL)                       0.18       2.63 r
  U5601/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7145_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7145_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7144_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5606/Y (AOI222XL)                       0.18       2.63 r
  U5605/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7144_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7144_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7142_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5614/Y (AOI222XL)                       0.18       2.63 r
  U5613/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7142_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7142_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7027_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6123/Y (AOI222XL)                       0.18       2.63 r
  U6122/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7027_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7027_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8008_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1773/Y (AOI222XL)                       0.18       2.63 r
  U1772/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_8008_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8008_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7388_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4528/Y (AOI222XL)                       0.18       2.63 r
  U4527/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7388_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7388_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7385_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4540/Y (AOI222XL)                       0.18       2.63 r
  U4539/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7385_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7385_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7265_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5069/Y (AOI222XL)                       0.18       2.63 r
  U5068/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7265_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7265_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8007_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1777/Y (AOI222XL)                       0.18       2.63 r
  U1776/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_8007_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8007_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7267_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5061/Y (AOI222XL)                       0.18       2.63 r
  U5060/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7267_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7267_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7386_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4536/Y (AOI222XL)                       0.18       2.63 r
  U4535/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7386_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7386_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_948_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U230/Y (AOI222XL)                        0.18       2.63 r
  U229/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_948_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_948_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5051_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U14808/Y (AOI222XL)                      0.18       2.63 r
  U14807/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_5051_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5051_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3746_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20528/Y (AOI222XL)                      0.18       2.63 r
  U20527/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_3746_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3746_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3747_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20524/Y (AOI222XL)                      0.18       2.63 r
  U20523/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_3747_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3747_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8005_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1785/Y (AOI222XL)                       0.18       2.63 r
  U1784/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_8005_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8005_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7264_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5073/Y (AOI222XL)                       0.18       2.63 r
  U5072/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7264_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7264_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3658_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20913/Y (AOI222XL)                      0.18       2.63 r
  U20912/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_3658_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3658_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3571_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21293/Y (AOI222XL)                      0.18       2.63 r
  U21292/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_3571_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3571_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3576_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U21273/Y (AOI222XL)                      0.18       2.63 r
  U21272/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_3576_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3576_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3662_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20893/Y (AOI222XL)                      0.18       2.63 r
  U20892/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_3662_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3662_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3661_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20897/Y (AOI222XL)                      0.18       2.63 r
  U20896/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_3661_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3661_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8004_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1789/Y (AOI222XL)                       0.18       2.63 r
  U1788/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_8004_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8004_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8003_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1793/Y (AOI222XL)                       0.18       2.63 r
  U1792/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_8003_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8003_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8002_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1797/Y (AOI222XL)                       0.18       2.63 r
  U1796/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_8002_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8002_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4852_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U15679/Y (AOI222XL)                      0.18       2.63 r
  U15678/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_4852_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4852_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5052_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U14804/Y (AOI222XL)                      0.18       2.63 r
  U14803/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_5052_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5052_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7262_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5081/Y (AOI222XL)                       0.18       2.63 r
  U5080/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7262_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7262_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7263_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5077/Y (AOI222XL)                       0.18       2.63 r
  U5076/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7263_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7263_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7261_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5085/Y (AOI222XL)                       0.18       2.63 r
  U5084/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7261_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7261_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6904_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6660/Y (AOI222XL)                       0.18       2.63 r
  U6659/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_6904_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6904_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6792_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7158/Y (AOI222XL)                       0.18       2.63 r
  U7157/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_6792_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6792_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6788_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7178/Y (AOI222XL)                       0.18       2.63 r
  U7177/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_6788_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6788_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6793_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7154/Y (AOI222XL)                       0.18       2.63 r
  U7153/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_6793_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6793_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7026_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6127/Y (AOI222XL)                       0.18       2.63 r
  U6126/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7026_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7026_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7023_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6139/Y (AOI222XL)                       0.18       2.63 r
  U6138/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7023_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7023_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7024_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6135/Y (AOI222XL)                       0.18       2.63 r
  U6134/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7024_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7024_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6791_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U7162/Y (AOI222XL)                       0.18       2.63 r
  U7161/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_6791_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6791_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_951_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U215/Y (AOI222XL)                        0.18       2.63 r
  U214/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_951_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_951_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_862_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U577/Y (AOI222XL)                        0.18       2.63 r
  U576/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_862_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_862_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7387_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4532/Y (AOI222XL)                       0.18       2.63 r
  U4531/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7387_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7387_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7384_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4544/Y (AOI222XL)                       0.18       2.63 r
  U4543/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7384_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7384_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_864_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U569/Y (AOI222XL)                        0.18       2.63 r
  U568/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_864_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_864_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_822_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U809/Y (AOI222XL)                        0.18       2.63 r
  U808/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_822_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_822_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_8006_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1781/Y (AOI222XL)                       0.18       2.63 r
  U1780/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_8006_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_8006_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7383_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4548/Y (AOI222XL)                       0.18       2.63 r
  U4547/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7383_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7383_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_863_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U573/Y (AOI222XL)                        0.18       2.63 r
  U572/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_863_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_863_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_821_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U849/Y (AOI222XL)                        0.18       2.63 r
  U848/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_821_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_821_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_907_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U395/Y (AOI222XL)                        0.18       2.63 r
  U394/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_907_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_907_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_904_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U407/Y (AOI222XL)                        0.18       2.63 r
  U406/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_904_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_904_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_906_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U399/Y (AOI222XL)                        0.18       2.63 r
  U398/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_906_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_906_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_905_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U403/Y (AOI222XL)                        0.18       2.63 r
  U402/Y (NAND3XL)                         0.05       2.68 f
  tri_q_reg_905_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_905_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6584_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32585/Y (CLKBUFX1)                      0.23       2.51 f
  U8072/Y (AOI222XL)                       0.14       2.65 r
  U33685/Y (NAND2XL)                       0.04       2.69 f
  tri_q_reg_6584_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6584_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5079_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32585/Y (CLKBUFX1)                      0.23       2.51 f
  U14689/Y (AOI222XL)                      0.14       2.65 r
  U33727/Y (NAND2XL)                       0.04       2.69 f
  tri_q_reg_5079_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5079_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3432_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32585/Y (CLKBUFX1)                      0.23       2.51 f
  U21884/Y (AOI222XL)                      0.14       2.65 r
  U33781/Y (NAND2XL)                       0.04       2.69 f
  tri_q_reg_3432_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3432_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7885_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2329/Y (AOI222XL)                       0.19       2.63 r
  U2327/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7885_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7885_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7653_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3349/Y (AOI222XL)                       0.19       2.63 r
  U3347/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7653_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7653_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7518_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3952/Y (AOI222XL)                       0.19       2.63 r
  U3950/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7518_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7518_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7777_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2807/Y (AOI222XL)                       0.19       2.63 r
  U2805/Y (NAND3XL)                        0.06       2.69 f
  tri_q_reg_7777_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7777_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5385_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32583/Y (CLKBUFX1)                      0.26       2.50 f
  U13342/Y (AOI222XL)                      0.15       2.64 r
  U33718/Y (NAND2XL)                       0.04       2.68 f
  tri_q_reg_5385_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5385_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4400_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32571/Y (CLKBUFX1)                      0.15       2.00 f
  U32604/Y (CLKBUFX1)                      0.24       2.24 f
  U32583/Y (CLKBUFX1)                      0.26       2.50 f
  U17659/Y (AOI222XL)                      0.15       2.64 r
  U33748/Y (NAND2XL)                       0.04       2.68 f
  tri_q_reg_4400_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4400_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3771_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U36291/Y (NAND2XL)                       0.07       2.60 r
  U32482/Y (AND2XL)                        0.06       2.66 r
  U33768/Y (NAND2XL)                       0.03       2.69 f
  tri_q_reg_3771_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3771_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6471_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32602/Y (CLKBUFX1)                      0.22       2.27 f
  U32586/Y (CLKBUFX1)                      0.26       2.54 f
  U34949/Y (NAND2XL)                       0.07       2.60 r
  U32455/Y (AND2XL)                        0.06       2.66 r
  U33687/Y (NAND2XL)                       0.03       2.69 f
  tri_q_reg_6471_/D (DFFRQX2)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6471_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7508_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3995/Y (AOI222XL)                       0.18       2.63 r
  U3994/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7508_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7508_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7505_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U4007/Y (AOI222XL)                       0.18       2.63 r
  U4006/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7505_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7505_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7510_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3983/Y (AOI222XL)                       0.18       2.63 r
  U3982/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7510_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7510_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7504_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U4011/Y (AOI222XL)                       0.18       2.63 r
  U4010/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7504_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7504_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3409_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U21985/Y (AOI222XL)                      0.18       2.63 r
  U21984/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_3409_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3409_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7880_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2348/Y (AOI222XL)                       0.18       2.63 r
  U2347/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7880_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7880_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7877_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2364/Y (AOI222XL)                       0.18       2.63 r
  U2363/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7877_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7877_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7757_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2894/Y (AOI222XL)                       0.18       2.63 r
  U2893/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7757_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7757_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7754_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2906/Y (AOI222XL)                       0.18       2.63 r
  U2905/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7754_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7754_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7751_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2918/Y (AOI222XL)                       0.18       2.63 r
  U2917/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7751_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7751_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7631_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3444/Y (AOI222XL)                       0.18       2.63 r
  U3443/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7631_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7631_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7628_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3460/Y (AOI222XL)                       0.18       2.63 r
  U3459/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7628_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7628_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7882_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2340/Y (AOI222XL)                       0.18       2.63 r
  U2339/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7882_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7882_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7879_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2356/Y (AOI222XL)                       0.18       2.63 r
  U2355/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7879_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7879_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7876_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2368/Y (AOI222XL)                       0.18       2.63 r
  U2367/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7876_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7876_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7753_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2910/Y (AOI222XL)                       0.18       2.63 r
  U2909/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7753_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7753_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7633_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3436/Y (AOI222XL)                       0.18       2.63 r
  U3435/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7633_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7633_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7630_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3448/Y (AOI222XL)                       0.18       2.63 r
  U3447/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7630_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7630_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7627_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3464/Y (AOI222XL)                       0.18       2.63 r
  U3463/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7627_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7627_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7881_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2344/Y (AOI222XL)                       0.18       2.63 r
  U2343/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7881_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7881_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7755_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2902/Y (AOI222XL)                       0.18       2.63 r
  U2901/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7755_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7755_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7752_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2914/Y (AOI222XL)                       0.18       2.63 r
  U2913/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7752_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7752_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7632_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3440/Y (AOI222XL)                       0.18       2.63 r
  U3439/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7632_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7632_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7629_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3456/Y (AOI222XL)                       0.18       2.63 r
  U3455/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7629_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7629_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_781_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2613/Y (AOI222XL)                       0.18       2.63 r
  U2612/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_781_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_781_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7878_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U2360/Y (AOI222XL)                       0.18       2.63 r
  U2359/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7878_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7878_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4857_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U15659/Y (AOI222XL)                      0.18       2.63 r
  U15658/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_4857_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4857_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4757_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U16102/Y (AOI222XL)                      0.18       2.63 r
  U16101/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_4757_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4757_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3189_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U33627/Y (CLKBUFX2)                      0.28       2.50 f
  U22934/Y (AOI222XL)                      0.15       2.64 r
  U33790/Y (NAND2XL)                       0.04       2.68 f
  tri_q_reg_3189_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3189_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7509_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32793/Y (CLKINVX3)                      0.36       2.47 r
  U3991/Y (AOI222XL)                       0.09       2.57 f
  U3990/Y (NAND3XL)                        0.06       2.62 r
  tri_q_reg_7509_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7509_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7506_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32793/Y (CLKINVX3)                      0.36       2.47 r
  U4003/Y (AOI222XL)                       0.09       2.57 f
  U4002/Y (NAND3XL)                        0.06       2.62 r
  tri_q_reg_7506_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7506_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7507_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32793/Y (CLKINVX3)                      0.36       2.47 r
  U3999/Y (AOI222XL)                       0.09       2.57 f
  U3998/Y (NAND3XL)                        0.06       2.62 r
  tri_q_reg_7507_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7507_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2417_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32793/Y (CLKINVX3)                      0.36       2.47 r
  U26207/Y (AOI222XL)                      0.09       2.57 f
  U26206/Y (NAND3XL)                       0.06       2.62 r
  tri_q_reg_2417_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2417_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5180_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32601/Y (CLKBUFX1)                      0.19       2.24 f
  U32576/Y (CLKBUFX1)                      0.26       2.50 f
  U14238/Y (AOI222XL)                      0.15       2.65 r
  U33724/Y (NAND2XL)                       0.04       2.69 f
  tri_q_reg_5180_/D (DFFRQXL)              0.00       2.69 f
  data arrival time                                   2.69

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5180_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.69
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2375_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U37065/Y (NAND2XL)                       0.05       2.53 f
  U32501/Y (AND2XL)                        0.07       2.60 f
  U33815/Y (NAND2XL)                       0.02       2.62 r
  tri_q_reg_2375_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2375_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4495_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U35925/Y (NAND2XL)                       0.05       2.53 f
  U32474/Y (AND2XL)                        0.07       2.60 f
  U33744/Y (NAND2XL)                       0.02       2.62 r
  tri_q_reg_4495_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4495_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3033_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U36678/Y (NAND2XL)                       0.05       2.53 f
  U32491/Y (AND2XL)                        0.07       2.60 f
  U33793/Y (NAND2XL)                       0.02       2.62 r
  tri_q_reg_3033_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3033_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2307_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U37087/Y (NAND2XL)                       0.05       2.53 f
  U32502/Y (AND2XL)                        0.07       2.60 f
  U33819/Y (NAND2XL)                       0.02       2.62 r
  tri_q_reg_2307_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2307_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5916_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32612/Y (CLKINVX2)                      0.37       2.48 r
  U35202/Y (NAND2XL)                       0.05       2.53 f
  U32460/Y (AND2XL)                        0.07       2.60 f
  U33702/Y (NAND2XL)                       0.02       2.62 r
  tri_q_reg_5916_/D (DFFRQX2)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5916_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1493_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30113/Y (AOI222XL)                      0.19       2.62 r
  U30111/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1493_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1493_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1443_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30319/Y (AOI222XL)                      0.19       2.62 r
  U30317/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1443_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1443_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1438_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30342/Y (AOI222XL)                      0.19       2.62 r
  U30340/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1438_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1438_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1389_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30549/Y (AOI222XL)                      0.19       2.62 r
  U30547/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1389_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1389_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1384_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30569/Y (AOI222XL)                      0.19       2.62 r
  U30567/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1384_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1384_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1554_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29859/Y (AOI222XL)                      0.19       2.62 r
  U29857/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1554_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1554_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1549_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29883/Y (AOI222XL)                      0.19       2.62 r
  U29881/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1549_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1549_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2791_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24627/Y (AOI222XL)                      0.19       2.62 r
  U24625/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2791_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2791_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2790_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24631/Y (AOI222XL)                      0.19       2.62 r
  U24629/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2790_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2790_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2786_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24651/Y (AOI222XL)                      0.19       2.62 r
  U24649/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2786_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2786_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2785_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24655/Y (AOI222XL)                      0.19       2.62 r
  U24653/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2785_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2785_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4298_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U18107/Y (AOI222XL)                      0.19       2.62 r
  U18105/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4298_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4298_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2947_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U23963/Y (AOI222XL)                      0.19       2.62 r
  U23961/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2947_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2947_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2953_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U23936/Y (AOI222XL)                      0.19       2.62 r
  U23934/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2953_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2953_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2952_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U23940/Y (AOI222XL)                      0.19       2.62 r
  U23938/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2952_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2952_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2948_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U23959/Y (AOI222XL)                      0.19       2.62 r
  U23957/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2948_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2948_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2942_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U23983/Y (AOI222XL)                      0.19       2.62 r
  U23981/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2942_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2942_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2941_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U23987/Y (AOI222XL)                      0.19       2.62 r
  U23985/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2941_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2941_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2937_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24006/Y (AOI222XL)                      0.19       2.62 r
  U24004/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2937_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2937_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2877_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24260/Y (AOI222XL)                      0.19       2.62 r
  U24258/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2877_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2877_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2872_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24280/Y (AOI222XL)                      0.19       2.62 r
  U24278/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2872_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2872_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2871_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24284/Y (AOI222XL)                      0.19       2.62 r
  U24282/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2871_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2871_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2870_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24288/Y (AOI222XL)                      0.19       2.62 r
  U24286/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2870_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2870_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2866_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24308/Y (AOI222XL)                      0.19       2.62 r
  U24306/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2866_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2866_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2865_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24312/Y (AOI222XL)                      0.19       2.62 r
  U24310/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2865_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2865_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2861_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24328/Y (AOI222XL)                      0.19       2.62 r
  U24326/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2861_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2861_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2860_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24332/Y (AOI222XL)                      0.19       2.62 r
  U24330/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2860_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2860_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2802_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24577/Y (AOI222XL)                      0.19       2.62 r
  U24575/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2802_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2802_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2801_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24581/Y (AOI222XL)                      0.19       2.62 r
  U24579/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2801_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2801_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2797_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24603/Y (AOI222XL)                      0.19       2.62 r
  U24601/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2797_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2797_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2796_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24607/Y (AOI222XL)                      0.19       2.62 r
  U24605/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2796_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2796_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2795_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24611/Y (AOI222XL)                      0.19       2.62 r
  U24609/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2795_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2795_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2946_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U23967/Y (AOI222XL)                      0.19       2.62 r
  U23965/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2946_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2946_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1498_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30093/Y (AOI222XL)                      0.19       2.62 r
  U30091/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1498_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1498_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1500_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30079/Y (AOI222XL)                      0.19       2.62 r
  U30077/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1500_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1500_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1499_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30089/Y (AOI222XL)                      0.19       2.62 r
  U30087/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1499_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1499_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1495_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30105/Y (AOI222XL)                      0.19       2.62 r
  U30103/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1495_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1495_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1494_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30109/Y (AOI222XL)                      0.19       2.62 r
  U30107/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1494_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1494_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1445_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30311/Y (AOI222XL)                      0.19       2.62 r
  U30309/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1445_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1445_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1444_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30315/Y (AOI222XL)                      0.19       2.62 r
  U30313/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1444_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1444_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1440_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30331/Y (AOI222XL)                      0.19       2.62 r
  U30329/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1440_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1440_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1439_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30338/Y (AOI222XL)                      0.19       2.62 r
  U30336/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1439_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1439_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1391_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30537/Y (AOI222XL)                      0.19       2.62 r
  U30535/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1391_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1391_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1390_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30541/Y (AOI222XL)                      0.19       2.62 r
  U30539/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1390_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1390_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1386_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30561/Y (AOI222XL)                      0.19       2.62 r
  U30559/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1386_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1386_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1556_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29851/Y (AOI222XL)                      0.19       2.62 r
  U29849/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1556_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1556_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1555_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29855/Y (AOI222XL)                      0.19       2.62 r
  U29853/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1555_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1555_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1551_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29871/Y (AOI222XL)                      0.19       2.62 r
  U29869/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1551_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1551_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1550_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29875/Y (AOI222XL)                      0.19       2.62 r
  U29873/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1550_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1550_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2943_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U23979/Y (AOI222XL)                      0.19       2.62 r
  U23977/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2943_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2943_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2938_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24002/Y (AOI222XL)                      0.19       2.62 r
  U24000/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2938_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2938_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2792_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24623/Y (AOI222XL)                      0.19       2.62 r
  U24621/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2792_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2792_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2787_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24647/Y (AOI222XL)                      0.19       2.62 r
  U24645/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2787_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2787_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3347_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32597/Y (CLKBUFX3)                      0.39       2.44 f
  U22253/Y (AOI222XL)                      0.19       2.62 r
  U22251/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3347_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3347_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3506_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32597/Y (CLKBUFX3)                      0.39       2.44 f
  U21574/Y (AOI222XL)                      0.19       2.62 r
  U21572/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3506_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3506_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4768_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32597/Y (CLKBUFX3)                      0.39       2.44 f
  U16055/Y (AOI222XL)                      0.19       2.62 r
  U16053/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4768_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4768_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3336_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32597/Y (CLKBUFX3)                      0.39       2.44 f
  U22301/Y (AOI222XL)                      0.19       2.62 r
  U22299/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3336_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3336_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3251_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32597/Y (CLKBUFX3)                      0.39       2.44 f
  U22670/Y (AOI222XL)                      0.19       2.62 r
  U22668/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3251_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3251_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3338_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32597/Y (CLKBUFX3)                      0.39       2.44 f
  U22293/Y (AOI222XL)                      0.19       2.62 r
  U22291/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3338_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3338_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7382_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4552/Y (AOI222XL)                       0.18       2.63 r
  U4551/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7382_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7382_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7025_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6131/Y (AOI222XL)                       0.18       2.63 r
  U6130/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7025_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7025_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3269_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U32566/Y (CLKBUFX1)                      0.27       2.49 f
  U22595/Y (AOI222XL)                      0.15       2.64 r
  U33787/Y (NAND2XL)                       0.04       2.68 f
  tri_q_reg_3269_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3269_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3350_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32569/Y (CLKBUFX1)                      0.27       2.22 f
  U32428/Y (CLKBUFX1)                      0.27       2.49 f
  U22237/Y (AOI222XL)                      0.15       2.64 r
  U33784/Y (NAND2XL)                       0.04       2.68 f
  tri_q_reg_3350_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3350_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7266_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U5065/Y (AOI222XL)                       0.18       2.63 r
  U5064/Y (NAND3XL)                        0.05       2.68 f
  tri_q_reg_7266_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7266_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_7756_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32793/Y (CLKINVX3)                      0.36       2.47 r
  U2898/Y (AOI222XL)                       0.09       2.57 f
  U2897/Y (NAND3XL)                        0.06       2.62 r
  tri_q_reg_7756_/D (DFFRQXL)              0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_7756_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3333_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U22313/Y (AOI222XL)                      0.18       2.62 r
  U22311/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3333_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3333_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3257_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U22646/Y (AOI222XL)                      0.18       2.62 r
  U22644/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3257_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3257_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3503_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U21586/Y (AOI222XL)                      0.18       2.62 r
  U21584/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3503_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3503_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5368_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U13418/Y (AOI222XL)                      0.18       2.62 r
  U13416/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_5368_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5368_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5060_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U14769/Y (AOI222XL)                      0.18       2.62 r
  U14767/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_5060_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5060_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6576_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U8108/Y (AOI222XL)                       0.18       2.62 r
  U8106/Y (NAND3XL)                        0.06       2.68 f
  tri_q_reg_6576_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6576_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3497_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U21614/Y (AOI222XL)                      0.18       2.62 r
  U21612/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3497_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3497_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4775_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U16023/Y (AOI222XL)                      0.18       2.62 r
  U16021/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4775_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4775_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4672_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U16477/Y (AOI222XL)                      0.18       2.62 r
  U16475/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4672_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4672_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4480_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U17311/Y (AOI222XL)                      0.18       2.62 r
  U17309/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4480_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4480_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5383_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U13350/Y (AOI222XL)                      0.18       2.62 r
  U13348/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_5383_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5383_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3337_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U22297/Y (AOI222XL)                      0.18       2.62 r
  U22295/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3337_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3337_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3261_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U22627/Y (AOI222XL)                      0.18       2.62 r
  U22625/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3261_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3261_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3187_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U22942/Y (AOI222XL)                      0.18       2.62 r
  U22940/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3187_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3187_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4956_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32577/Y (CLKBUFX3)                      0.37       2.44 f
  U15227/Y (AOI222XL)                      0.18       2.63 r
  U15226/Y (NAND3XL)                       0.05       2.68 f
  tri_q_reg_4956_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4956_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3429_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U21900/Y (AOI222XL)                      0.18       2.62 r
  U21898/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3429_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3429_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3507_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U21570/Y (AOI222XL)                      0.18       2.62 r
  U21568/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3507_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3507_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4683_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U16429/Y (AOI222XL)                      0.18       2.62 r
  U16427/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4683_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4683_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3266_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U22607/Y (AOI222XL)                      0.18       2.62 r
  U22605/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3266_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3266_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3182_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U22962/Y (AOI222XL)                      0.18       2.62 r
  U22960/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3182_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3182_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3415_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U21959/Y (AOI222XL)                      0.18       2.62 r
  U21957/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3415_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3415_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4290_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U18139/Y (AOI222XL)                      0.18       2.62 r
  U18137/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4290_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4290_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1975_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28082/Y (AOI222XL)                      0.18       2.62 r
  U28080/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1975_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1975_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1974_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28086/Y (AOI222XL)                      0.18       2.62 r
  U28084/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1974_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1974_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2232_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26991/Y (AOI222XL)                      0.18       2.62 r
  U26989/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2232_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2232_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2231_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26995/Y (AOI222XL)                      0.18       2.62 r
  U26993/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2231_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2231_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2227_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27015/Y (AOI222XL)                      0.18       2.62 r
  U27013/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2227_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2227_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2226_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27019/Y (AOI222XL)                      0.18       2.62 r
  U27017/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2226_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2226_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2222_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27035/Y (AOI222XL)                      0.18       2.62 r
  U27033/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2222_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2222_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2221_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27039/Y (AOI222XL)                      0.18       2.62 r
  U27037/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2221_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2221_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2172_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27246/Y (AOI222XL)                      0.18       2.62 r
  U27244/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2172_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2172_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2171_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27250/Y (AOI222XL)                      0.18       2.62 r
  U27248/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2171_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2171_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2167_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27270/Y (AOI222XL)                      0.18       2.62 r
  U27268/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2167_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2167_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2166_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27274/Y (AOI222XL)                      0.18       2.62 r
  U27272/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2166_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2166_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2165_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27278/Y (AOI222XL)                      0.18       2.62 r
  U27276/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2165_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2165_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2161_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27294/Y (AOI222XL)                      0.18       2.62 r
  U27292/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2161_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2161_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2160_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27298/Y (AOI222XL)                      0.18       2.62 r
  U27296/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2160_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2160_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2156_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27318/Y (AOI222XL)                      0.18       2.62 r
  U27316/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2156_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2156_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2238_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26967/Y (AOI222XL)                      0.18       2.62 r
  U26965/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2238_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2238_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2237_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26971/Y (AOI222XL)                      0.18       2.62 r
  U26969/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2237_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2237_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2233_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26987/Y (AOI222XL)                      0.18       2.62 r
  U26985/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2233_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2233_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2095_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27575/Y (AOI222XL)                      0.18       2.62 r
  U27573/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2095_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2095_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2091_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27591/Y (AOI222XL)                      0.18       2.62 r
  U27589/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2091_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2091_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2090_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27595/Y (AOI222XL)                      0.18       2.62 r
  U27593/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2090_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2090_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2305_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26682/Y (AOI222XL)                      0.18       2.62 r
  U26680/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2305_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2305_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2304_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26686/Y (AOI222XL)                      0.18       2.62 r
  U26684/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2304_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2304_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2300_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26702/Y (AOI222XL)                      0.18       2.62 r
  U26700/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2300_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2300_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2299_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26712/Y (AOI222XL)                      0.18       2.62 r
  U26710/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2299_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2299_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2294_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26734/Y (AOI222XL)                      0.18       2.62 r
  U26732/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2294_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2294_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2293_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26738/Y (AOI222XL)                      0.18       2.62 r
  U26736/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2293_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2293_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2289_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26757/Y (AOI222XL)                      0.18       2.62 r
  U26755/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2289_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2289_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2288_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26761/Y (AOI222XL)                      0.18       2.62 r
  U26759/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2288_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2288_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2038_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27813/Y (AOI222XL)                      0.18       2.62 r
  U27811/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2038_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2038_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2037_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27817/Y (AOI222XL)                      0.18       2.62 r
  U27815/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2037_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2037_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2032_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27838/Y (AOI222XL)                      0.18       2.62 r
  U27836/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2032_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2032_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2027_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27861/Y (AOI222XL)                      0.18       2.62 r
  U27859/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2027_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2027_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2026_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27865/Y (AOI222XL)                      0.18       2.62 r
  U27863/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2026_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2026_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3418_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U21947/Y (AOI222XL)                      0.18       2.62 r
  U21945/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3418_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3418_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1968_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28117/Y (AOI222XL)                      0.18       2.62 r
  U28115/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1968_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1968_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1964_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28133/Y (AOI222XL)                      0.18       2.62 r
  U28131/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1964_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1964_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4294_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U18123/Y (AOI222XL)                      0.18       2.62 r
  U18121/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4294_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4294_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4877_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U15574/Y (AOI222XL)                      0.18       2.62 r
  U15572/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4877_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4877_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1134_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U31604/Y (AOI222XL)                      0.18       2.62 r
  U31602/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1134_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1134_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1969_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28113/Y (AOI222XL)                      0.18       2.62 r
  U28111/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1969_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1969_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1963_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28137/Y (AOI222XL)                      0.18       2.62 r
  U28135/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1963_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1963_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2295_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26730/Y (AOI222XL)                      0.18       2.62 r
  U26728/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2295_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2295_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2290_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26750/Y (AOI222XL)                      0.18       2.62 r
  U26748/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2290_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2290_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2228_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27011/Y (AOI222XL)                      0.18       2.62 r
  U27009/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2228_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2228_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2223_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27031/Y (AOI222XL)                      0.18       2.62 r
  U27029/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2223_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2223_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2162_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27290/Y (AOI222XL)                      0.18       2.62 r
  U27288/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2162_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2162_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2157_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27314/Y (AOI222XL)                      0.18       2.62 r
  U27312/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2157_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2157_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2092_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27587/Y (AOI222XL)                      0.18       2.62 r
  U27585/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2092_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2092_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2033_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27834/Y (AOI222XL)                      0.18       2.62 r
  U27832/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2033_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2033_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1970_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28105/Y (AOI222XL)                      0.18       2.62 r
  U28103/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1970_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1970_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1965_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28129/Y (AOI222XL)                      0.18       2.62 r
  U28127/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1965_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1965_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1088_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U31798/Y (AOI222XL)                      0.18       2.62 r
  U31796/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1088_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1088_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1087_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U31802/Y (AOI222XL)                      0.18       2.62 r
  U31800/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1087_/D (DFFRQX2)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1087_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4481_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U17307/Y (AOI222XL)                      0.19       2.62 r
  U17305/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_4481_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4481_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2936_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U24010/Y (AOI222XL)                      0.19       2.62 r
  U24008/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2936_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2936_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1385_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30565/Y (AOI222XL)                      0.19       2.62 r
  U30563/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1385_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1385_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_731_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U4821/Y (AOI222XL)                       0.19       2.63 r
  U4819/Y (NAND2XL)                        0.04       2.68 f
  tri_q_reg_731_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_731_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_368_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U20776/Y (AOI222XL)                      0.19       2.63 r
  U20774/Y (NAND2XL)                       0.04       2.68 f
  tri_q_reg_368_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_368_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U181/Y (AOI222XL)                        0.19       2.63 r
  U179/Y (NAND2XL)                         0.04       2.68 f
  tri_q_reg_95_/D (DFFRQX2)                0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_95_/CK (DFFRQX2)               0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_810_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U1316/Y (AOI222XL)                       0.19       2.63 r
  U1314/Y (NAND2XL)                        0.04       2.68 f
  tri_q_reg_810_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_810_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U138/Y (AOI222XL)                        0.19       2.63 r
  U136/Y (NAND2XL)                         0.04       2.68 f
  tri_q_reg_96_/D (DFFRQX2)                0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_96_/CK (DFFRQX2)               0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_693_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U6507/Y (AOI222XL)                       0.19       2.63 r
  U6505/Y (NAND2XL)                        0.04       2.68 f
  tri_q_reg_693_/D (DFFRQX2)               0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_693_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5688_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U12014/Y (AOI222XL)                      0.18       2.62 r
  U12012/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_5688_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5688_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3420_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U21936/Y (AOI222XL)                      0.18       2.62 r
  U21934/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3420_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3420_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3348_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U22249/Y (AOI222XL)                      0.18       2.62 r
  U22247/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_3348_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3348_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1597_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29681/Y (AOI222XL)                      0.18       2.62 r
  U29680/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1597_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1597_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1545_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29898/Y (AOI222XL)                      0.18       2.62 r
  U29897/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1545_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1545_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1543_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29906/Y (AOI222XL)                      0.18       2.62 r
  U29905/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1543_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1543_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1541_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29914/Y (AOI222XL)                      0.18       2.62 r
  U29913/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1541_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1541_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1490_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30124/Y (AOI222XL)                      0.18       2.62 r
  U30123/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1490_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1490_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1488_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30136/Y (AOI222XL)                      0.18       2.62 r
  U30135/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1488_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1488_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1486_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30144/Y (AOI222XL)                      0.18       2.62 r
  U30143/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1486_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1486_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1446_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30306/Y (AOI222XL)                      0.18       2.62 r
  U30305/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1446_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1446_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1434_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30357/Y (AOI222XL)                      0.18       2.62 r
  U30356/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1434_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1434_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1432_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30365/Y (AOI222XL)                      0.18       2.62 r
  U30364/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1432_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1432_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1435_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30353/Y (AOI222XL)                      0.18       2.62 r
  U30352/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1435_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1435_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1433_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30361/Y (AOI222XL)                      0.18       2.62 r
  U30360/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1433_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1433_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1544_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29902/Y (AOI222XL)                      0.18       2.62 r
  U29901/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1544_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1544_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1542_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29910/Y (AOI222XL)                      0.18       2.62 r
  U29909/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1542_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1542_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1501_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30074/Y (AOI222XL)                      0.18       2.62 r
  U30073/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1501_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1501_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1489_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30132/Y (AOI222XL)                      0.18       2.62 r
  U30131/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1489_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1489_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1557_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29846/Y (AOI222XL)                      0.18       2.62 r
  U29845/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1557_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1557_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1546_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29894/Y (AOI222XL)                      0.18       2.62 r
  U29893/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1546_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1546_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1392_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30532/Y (AOI222XL)                      0.18       2.62 r
  U30531/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1392_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1392_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1379_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U30592/Y (AOI222XL)                      0.18       2.62 r
  U30591/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1379_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1379_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4375_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U17772/Y (AOI222XL)                      0.18       2.62 r
  U17771/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4375_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4375_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4858_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U15655/Y (AOI222XL)                      0.18       2.62 r
  U15654/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4858_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4858_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4759_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U16094/Y (AOI222XL)                      0.18       2.62 r
  U16093/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4759_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4759_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1600_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29662/Y (AOI222XL)                      0.18       2.62 r
  U29661/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1600_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1600_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1599_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29673/Y (AOI222XL)                      0.18       2.62 r
  U29672/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1599_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1599_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1601_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32590/Y (CLKBUFX3)                      0.39       2.44 f
  U29658/Y (AOI222XL)                      0.18       2.62 r
  U29657/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1601_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1601_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2155_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27322/Y (AOI222XL)                      0.18       2.62 r
  U27320/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2155_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2155_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2031_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27842/Y (AOI222XL)                      0.18       2.62 r
  U27840/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2031_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2031_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1086_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U31806/Y (AOI222XL)                      0.18       2.62 r
  U31804/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_1086_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1086_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2028_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27857/Y (AOI222XL)                      0.18       2.62 r
  U27855/Y (NAND3XL)                       0.06       2.68 f
  tri_q_reg_2028_/D (DFFRQXL)              0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2028_/CK (DFFRQXL)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4187_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32572/Y (CLKBUFX3)                      0.39       2.44 f
  U18594/Y (AOI222XL)                      0.18       2.62 r
  U18593/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4187_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4187_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4754_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32597/Y (CLKBUFX3)                      0.39       2.44 f
  U16114/Y (AOI222XL)                      0.18       2.62 r
  U16113/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4754_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4754_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4472_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U17346/Y (AOI222XL)                      0.18       2.62 r
  U17345/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4472_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4472_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4856_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U15663/Y (AOI222XL)                      0.18       2.62 r
  U15662/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4856_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4856_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4855_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U15667/Y (AOI222XL)                      0.18       2.62 r
  U15666/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4855_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4855_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4854_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32594/Y (CLKBUFX4)                      0.39       2.44 f
  U15671/Y (AOI222XL)                      0.18       2.62 r
  U15670/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4854_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4854_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_996_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32622/Y (CLKBUFX1)                      0.23       2.11 f
  U32793/Y (CLKINVX3)                      0.36       2.47 r
  U39/Y (AOI222XL)                         0.09       2.57 f
  U36/Y (NAND3XL)                          0.05       2.62 r
  tri_q_reg_996_/D (DFFRQX2)               0.00       2.62 r
  data arrival time                                   2.62

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_996_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_585_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U11246/Y (AOI222XL)                      0.19       2.63 r
  U11244/Y (NAND2XL)                       0.04       2.67 f
  tri_q_reg_585_/D (DFFRQX2)               0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_585_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_770_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32564/Y (CLKBUFX3)                      0.37       2.44 f
  U3090/Y (AOI222XL)                       0.19       2.63 r
  U3088/Y (NAND2XL)                        0.04       2.67 f
  tri_q_reg_770_/D (DFFRQX2)               0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_770_/CK (DFFRQX2)              0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3410_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U21978/Y (AOI222XL)                      0.18       2.62 r
  U21977/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_3410_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3410_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4661_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32596/Y (CLKBUFX3)                      0.39       2.44 f
  U16524/Y (AOI222XL)                      0.18       2.62 r
  U16523/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4661_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4661_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2023_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27876/Y (AOI222XL)                      0.18       2.62 r
  U27875/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_2023_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2023_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4561_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U16957/Y (AOI222XL)                      0.18       2.62 r
  U16956/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4561_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4561_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4658_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U16539/Y (AOI222XL)                      0.18       2.62 r
  U16538/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_4658_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4658_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_81_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32605/Y (CLKBUFX1)                      0.09       1.95 f
  U32567/Y (CLKBUFX1)                      0.12       2.07 f
  U32570/Y (CLKBUFX6)                      0.38       2.45 f
  U938/Y (AOI222XL)                        0.19       2.63 r
  U936/Y (NAND2XL)                         0.04       2.68 f
  tri_q_reg_81_/D (DFFRQXL)                0.00       2.68 f
  data arrival time                                   2.68

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_81_/CK (DFFRQXL)               0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1089_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U31793/Y (AOI222XL)                      0.18       2.62 r
  U31792/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1089_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1089_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2020_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27888/Y (AOI222XL)                      0.18       2.62 r
  U27887/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_2020_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2020_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2019_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U27896/Y (AOI222XL)                      0.18       2.62 r
  U27895/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_2019_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2019_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1957_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28164/Y (AOI222XL)                      0.18       2.62 r
  U28163/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1957_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1957_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1178_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U31424/Y (AOI222XL)                      0.18       2.62 r
  U31423/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1178_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1178_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1131_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U31615/Y (AOI222XL)                      0.18       2.62 r
  U31614/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1131_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1131_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1082_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U31821/Y (AOI222XL)                      0.18       2.62 r
  U31820/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1082_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1082_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2280_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U26792/Y (AOI222XL)                      0.18       2.62 r
  U26791/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_2280_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2280_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1959_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 r
  wr32_en (in)                             0.00       1.42 r
  U32306/Y (INVX8)                         0.01       1.43 f
  C30005/Y (CLKAND2X4)                     0.06       1.49 f
  U32751/Y (NOR2X8)                        0.26       1.75 r
  U32750/Y (INVXL)                         0.11       1.86 f
  U32595/Y (CLKBUFX1)                      0.19       2.05 f
  U32592/Y (CLKBUFX3)                      0.39       2.44 f
  U28156/Y (AOI222XL)                      0.18       2.62 r
  U28155/Y (NAND3XL)                       0.05       2.67 f
  tri_q_reg_1959_/D (DFFRQX2)              0.00       2.67 f
  data arrival time                                   2.67

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1959_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.02       2.71
  data required time                                  2.71
  -----------------------------------------------------------
  data required time                                  2.71
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6453_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U8647/Y (AOI222XL)                       0.11       2.56 f
  U8645/Y (NAND3XL)                        0.05       2.61 r
  tri_q_reg_6453_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6453_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6345_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U9123/Y (AOI222XL)                       0.11       2.56 f
  U9121/Y (NAND3XL)                        0.05       2.61 r
  tri_q_reg_6345_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6345_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6340_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U9143/Y (AOI222XL)                       0.11       2.56 f
  U9141/Y (NAND3XL)                        0.05       2.61 r
  tri_q_reg_6340_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6340_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6233_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U9609/Y (AOI222XL)                       0.11       2.56 f
  U9607/Y (NAND3XL)                        0.05       2.61 r
  tri_q_reg_6233_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6233_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6228_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U9632/Y (AOI222XL)                       0.11       2.56 f
  U9630/Y (NAND3XL)                        0.05       2.61 r
  tri_q_reg_6228_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6228_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6122_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U10100/Y (AOI222XL)                      0.11       2.56 f
  U10098/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_6122_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6122_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6117_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U10124/Y (AOI222XL)                      0.11       2.56 f
  U10122/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_6117_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6117_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6012_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U10588/Y (AOI222XL)                      0.11       2.56 f
  U10586/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_6012_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6012_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_6007_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U10612/Y (AOI222XL)                      0.11       2.56 f
  U10610/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_6007_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_6007_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5683_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U12034/Y (AOI222XL)                      0.11       2.56 f
  U12032/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_5683_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5683_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5577_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U12498/Y (AOI222XL)                      0.11       2.56 f
  U12496/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_5577_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5577_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_5477_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U12936/Y (AOI222XL)                      0.11       2.56 f
  U12934/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_5477_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_5477_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4967_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U15182/Y (AOI222XL)                      0.11       2.56 f
  U15180/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_4967_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4967_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4962_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U15202/Y (AOI222XL)                      0.11       2.56 f
  U15200/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_4962_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4962_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4482_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U17303/Y (AOI222XL)                      0.11       2.56 f
  U17301/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_4482_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4482_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4017_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U19340/Y (AOI222XL)                      0.11       2.56 f
  U19338/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_4017_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4017_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3928_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U19728/Y (AOI222XL)                      0.11       2.56 f
  U19726/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_3928_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3928_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2497_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U25871/Y (AOI222XL)                      0.11       2.56 f
  U25869/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2497_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2497_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2432_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U26141/Y (AOI222XL)                      0.11       2.56 f
  U26139/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2432_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2432_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2097_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U27567/Y (AOI222XL)                      0.11       2.56 f
  U27565/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2097_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2097_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1908_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U28371/Y (AOI222XL)                      0.11       2.56 f
  U28369/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1908_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1908_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1903_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U28391/Y (AOI222XL)                      0.11       2.56 f
  U28389/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1903_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1903_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1728_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U29128/Y (AOI222XL)                      0.11       2.56 f
  U29126/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1728_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1728_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1723_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U29148/Y (AOI222XL)                      0.11       2.56 f
  U29146/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1723_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1723_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1612_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U29612/Y (AOI222XL)                      0.11       2.56 f
  U29610/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1612_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1612_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1608_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U29631/Y (AOI222XL)                      0.11       2.56 f
  U29629/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1608_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1608_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1607_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U29635/Y (AOI222XL)                      0.11       2.56 f
  U29633/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1607_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1607_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1338_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U30756/Y (AOI222XL)                      0.11       2.56 f
  U30754/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1338_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1338_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1337_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U30760/Y (AOI222XL)                      0.11       2.56 f
  U30758/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1337_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1337_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1333_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U30776/Y (AOI222XL)                      0.11       2.56 f
  U30774/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1333_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1333_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1332_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U30780/Y (AOI222XL)                      0.11       2.56 f
  U30778/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1332_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1332_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1230_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U31205/Y (AOI222XL)                      0.11       2.56 f
  U31203/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1230_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1230_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1229_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U31213/Y (AOI222XL)                      0.11       2.56 f
  U31211/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1229_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1229_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1185_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U31394/Y (AOI222XL)                      0.11       2.56 f
  U31392/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1185_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1185_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1184_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U31398/Y (AOI222XL)                      0.11       2.56 f
  U31396/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1184_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1184_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1180_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U31414/Y (AOI222XL)                      0.11       2.56 f
  U31412/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1180_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1180_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_4572_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U16910/Y (AOI222XL)                      0.11       2.56 f
  U16908/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_4572_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_4572_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_3252_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U22666/Y (AOI222XL)                      0.11       2.56 f
  U22664/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_3252_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_3252_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2718_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U24935/Y (AOI222XL)                      0.11       2.56 f
  U24933/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2718_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2718_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2713_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U24955/Y (AOI222XL)                      0.11       2.56 f
  U24953/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2713_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2713_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2645_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U25242/Y (AOI222XL)                      0.11       2.56 f
  U25240/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2645_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2645_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2640_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U25262/Y (AOI222XL)                      0.11       2.56 f
  U25260/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2640_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2640_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2573_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U25549/Y (AOI222XL)                      0.11       2.56 f
  U25547/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2573_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2573_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2568_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U25573/Y (AOI222XL)                      0.11       2.56 f
  U25571/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2568_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2568_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2427_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U26164/Y (AOI222XL)                      0.11       2.56 f
  U26162/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2427_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2427_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2363_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U26439/Y (AOI222XL)                      0.11       2.56 f
  U26437/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2363_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2363_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_2358_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U26463/Y (AOI222XL)                      0.11       2.56 f
  U26461/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_2358_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_2358_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1847_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U28626/Y (AOI222XL)                      0.11       2.56 f
  U28624/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1847_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1847_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1842_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U28646/Y (AOI222XL)                      0.11       2.56 f
  U28644/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1842_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1842_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1782_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U28897/Y (AOI222XL)                      0.11       2.56 f
  U28895/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1782_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1782_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1670_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U29369/Y (AOI222XL)                      0.11       2.56 f
  U29367/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1670_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1670_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: wr32_en (input port clocked by clk)
  Endpoint: tri_q_reg_1665_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.47       0.47
  input external delay                     0.95       1.42 f
  wr32_en (in)                             0.00       1.42 f
  U32305/Y (OR2X2)                         0.05       1.48 f
  C28944/Y (OR2X1)                         0.07       1.55 f
  C28945/Y (OR2X2)                         0.06       1.60 f
  C28946/Y (OR2XL)                         0.08       1.69 f
  C28947/Y (OR2X2)                         0.06       1.75 f
  U32820/Y (NOR2XL)                        0.06       1.80 r
  U32786/Y (INVXL)                         0.07       1.88 f
  U32855/Y (CLKBUFX1)                      0.21       2.09 f
  U32821/Y (CLKINVX3)                      0.37       2.46 r
  U29393/Y (AOI222XL)                      0.11       2.56 f
  U29391/Y (NAND3XL)                       0.05       2.61 r
  tri_q_reg_1665_/D (DFFRQX2)              0.00       2.61 r
  data arrival time                                   2.61

  clock clk (rise edge)                    2.38       2.38
  clock network delay (ideal)              0.47       2.85
  clock uncertainty                       -0.12       2.73
  tri_q_reg_1665_/CK (DFFRQX2)             0.00       2.73 r
  library setup time                      -0.08       2.65
  data required time                                  2.65
  -----------------------------------------------------------
  data required time                                  2.65
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (MET)                                         0.04


1
