## Introduction

è€æƒ¯ä¾‹äº†ï¼Œæ¯é—¨è¯¾ç¬¬ä¸€èŠ‚æ€»æ˜¯ Introduction ã€‚

## Taxonomy

Michael J. Flynn å¯¹äº Parallel/Distributed System çš„åˆ†ç±»ï¼š

- SISD (Single Instruction Single Data)
  - Traditional uni-processor system
- SIMD (Single Instruction Multiple Data)
  - GPU, APU(AMD æ—©äº›å¹´å‡ºçš„æ˜¾å¡äº§å“ ğŸ˜… ), Intel-SSE
- MISD (Multiple Instructions Single Data)
  - ğŸ˜… Generally not used and **doesnâ€™t make sense**
- MIMD (Multiple Instructions Multiple Data)
  - Multi-core computers
  - <span style="color: #0366d6;">Parallel and Distributed systems</span>

ğŸ˜… å·®ä¸å¤šå¾—äº†ï¼Œæè¿™æ’åˆ—ç»„åˆã€‚

å¯¹äº MIMD å¯ä»¥è¿›ä¸€æ­¥ç»†åˆ†ï¼š

- Memory
  - Shared-memory system: multi-processes
  - Non-shared-memory system: multi-computers
- Inter-connect (äºŒè€…çš„åŒºåˆ«å‚è€ƒ Refs [2] )
  - æ€»çº¿å¼ (Bus)
  - äº¤æ¢å¼ (Switch)
- Delay/Bandwidth
  - Tightly coupled systems
  - Loosely coupled systems



## Cache Coherence

Cache Coherence ï¼Œä¹Ÿæ˜¯æ‰€è°“çš„ã€Œç¼“å­˜ä¸€è‡´æ€§ã€ï¼Œä¸»è¦ç”¨äºé˜è¿° Multi-CPU çš„åœºæ™¯ä¸‹ï¼ŒCache ä¸ Memory ä¹‹é—´çš„æ•°æ®ä¸€è‡´æ€§é—®é¢˜ï¼ˆå‚è€ƒ Slide P25-30 ç»™å‡ºçš„ä¾‹å­ï¼‰ã€‚

- ç°ä»£å¤šæ ¸å¤„ç†å™¨ä¸€èˆ¬æ˜¯ 3 å±‚ Cache æ¶æ„çš„ï¼Œæ¯ä¸ª CPU éƒ½ä¼šæœ‰**ç‹¬ç«‹çš„** L1-Cache ã€‚
- CPU-CPU ä¹‹é—´çš„ä¸ä¸€è‡´ï¼šCPU-A æŠŠ `x` ä»å†…å­˜è¯»åˆ° Cacheï¼Œç„¶åä¿®æ”¹äº† `x` ï¼ˆè¿˜æ²¡æœ‰å†™å›å†…å­˜ï¼‰ï¼Œä½† CPU-B ä¾ç„¶ä»å†…å­˜è¯»å– `x` çš„æ—§å€¼ã€‚
- CPU-Mem ä¹‹é—´çš„ä¸ä¸€è‡´ï¼šA å’Œ B éƒ½æŠŠ `x` è¯»å–åˆ°äº†å„è‡ªçš„ Cache ï¼ŒA ä¿®æ”¹äº† `x` å¹¶å®Œæˆå†™å›å†…å­˜ï¼Œä½† `B` ä¾ç„¶ä½¿ç”¨å®ƒçš„ Cache ä¸­ `x` çš„æ—§å€¼ã€‚

ä¸ºäº†é¿å…ä¸Šè¿°çš„ä¸€äº›ä¸ä¸€è‡´é—®é¢˜ï¼Œå‡ ä¹æ‰€æœ‰çš„ Bus-based æ¶æ„çš„ç³»ç»Ÿéƒ½ä¼šä½¿ç”¨ä¸€ä¸ªå« â€œSnoopy Cache-Coherence Protocolsâ€ çš„åè®®ã€‚



## Switched Multi-processors

Cache Coherence æ˜¯åœ¨ Bus-based åœºæ™¯ä¸‹äº§ç”Ÿçš„é—®é¢˜ï¼Œä½† Bus-based çš„æ¶æ„åœ¨ CPU > 8+ çš„æ—¶å€™ï¼Œå¤„ç† Cache-Coherence å˜å¾—ååˆ†å¤æ‚ã€‚

Switched Multi-processors æ¶æ„ï¼š

<img src="https://gitee.com/sinkinben/pic-go/raw/master/img/20210612203420.png" style="width:57%;" />

- åœ¨è¿™ç§æ¶æ„ä¸‹ï¼Œè®¿å­˜æ–¹å¼ä½¿ç”¨ NUMA è€Œä¸æ˜¯ Bus-based çš„ UMA ã€‚
- é€šè¿‡ ccNUMA (Cache Coherent Non-Uniform Memory Access) å¤„ç† Coherence é—®é¢˜ã€‚
- æ¯ä¸ª CPU éƒ½æœ‰ç‹¬ç«‹çš„ Local Memory => Faster access local memory, slow access other CPU's memory.



## Multi-computers

ä¸ªäººç†è§£ï¼Œè¿™é‡Œå°±æ˜¯è¯´å¦‚ä½•æŠŠå¤šå°æœºå™¨è¿›è¡Œé›†ç¾¤ã€‚

- Bus-based



- Switched



## Summary

ä¸€äº›å€¼å¾—ç ”ç©¶çš„ç‚¹ï¼š

- ä¸€è‡´å†…å­˜è®¿é—® (Uniform Memory Access, UMA) å’Œéä¸€è‡´å†…å­˜è®¿é—® (Non-uniform Memory Access)
- 







## References

- [1] https://ipads.se.sjtu.edu.cn/courses/ads/schedule.shtml (Lec. 1)
- [2] [Bus Based and Switched Micro-processor](https://www.idc-online.com/technical_references/pdfs/information_technology/Bus_Based_and_Switched_Microprocessor.pdf)







