 44. Clock: clk_main
     Clock root: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MOSEL/U_CTB_MAIN/U_PCS/U_BUF/O
     Scenario name: CTS_scenario
     Clock net: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MOSEL/U_CTB_MAIN/U_PCS/z
     Total sinks: 81
     Explicit ignore pins: 0
     Explicit sync pins: 5
     Implicit ignore pins: 5
     Default sink pins: 76
     Explicit nonstop pins: 0
     Implicit nonstop pins: 5
     Dont touch subtree pins: 0
     Dont buffer nets: 0
     Dont size cells: 0
     Size only cells: 0

 44. Clock: clk_main
     Clock root: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MOSEL/U_CTB_MAIN/U_PCS/U_BUF/O
     Scenario name: CTS_scenario
     Clock net: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MOSEL/U_CTB_MAIN/U_PCS/z
     Total sinks: 81
     Explicit ignore pins: 0
     Explicit sync pins: 5
         (F) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pcs_apb_2__U_PCS_APB/U_BUF/I
         (F) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PCS_CPU/U_BUF/I
         (F) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PCS_AHB/U_BUF/I
         (F) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pcs_apb_0__U_PCS_APB/U_BUF/I
         (F) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pcs_apb_1__U_PCS_APB/U_BUF/I
     Implicit ignore pins: 5
         (I) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_1_/QB
         (I) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_2_/QB
         (I) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_ahb_r_reg/QB
         (I) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_cpu_r_reg/QB
         (I) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_0_/QB
     Default sink pins: 76
     Explicit nonstop pins: 0
     Implicit nonstop pins: 5
         (J) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_1_/CK
         (J) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_2_/CK
         (J) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_ahb_r_reg/CK
         (J) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_cpu_r_reg/CK
         (J) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_0_/CK
     Dont touch subtree pins: 0
     Dont buffer nets: 0
     Dont size cells: 0
     Size only cells: 0

Printing structure within exceptions of clk_main at root pin U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MOSEL/U_CTB_MAIN/U_PCS/U_BUF/O:

(0) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MOSEL/U_CTB_MAIN/U_PCS/U_BUF/O 
 (1) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MOSEL/U_CTB_MAIN/U_PCM/U_MUX:A->O[Fanout: 37] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/valid_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/valid_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/valid_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/valid_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MAIN_DIV/div_main_r_reg_7_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MAIN_DIV/div_main_r_reg_0_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MAIN_DIV/div_main_r_reg_1_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MAIN_DIV/div_main_r_reg_2_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MAIN_DIV/div_main_r_reg_3_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MAIN_DIV/div_main_r_reg_4_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MAIN_DIV/div_main_r_reg_5_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_MAIN_DIV/div_main_r_reg_6_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CKSEL_SYNC/write2_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CKSEL_SYNC/ckchange_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CKSEL_SYNC/cksel_write_main_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CKSEL_SYNC/write1_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CKSEL_SYNC/write_m_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/valid_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_CFD/clock_ok_main_d1_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_CFD/clock_ok_main_m_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_RESET_CONTROLLER/U_RMF_MAIN/rst_n_d1_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_RESET_CONTROLLER/U_RMF_MAIN/U5:I->O[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_RESET_CONTROLLER/U_RMF_MAIN/rst_n_m_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_CFD/U31:I->O[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_CFD/clock_ok_main_r_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CKSEL_SYNC/U17:I->O[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CKSEL_SYNC/write_neg_m_reg/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/clk_gate_cksel_main_r_reg_2_/latch:CKB->Q[Fanout: 20] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/diven_main_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/cksel_main_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/cksel_main_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/cksel_main_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/diven_main_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/cksel_main_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/cksel_main_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/cksel_main_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/diven_main_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/cksel_main_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/cksel_main_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/cksel_main_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/diven_main_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/cksel_main_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/cksel_main_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/cksel_main_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/diven_main_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/cksel_main_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/cksel_main_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/cksel_main_r_reg_2_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/clk_gate_ckchange_tg_r_reg/latch:CKB->Q[Fanout: 21] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/diven_del_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/cksel_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/cksel_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_AHB/cksel_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/diven_del_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/cksel_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/cksel_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_0__U_CLUTCH_APB/cksel_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/diven_del_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/cksel_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/cksel_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_1__U_CLUTCH_APB/cksel_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/diven_del_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/cksel_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/cksel_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/apb_2__U_CLUTCH_APB/cksel_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CKSEL_SYNC/ckchange_tg_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/diven_del_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/cksel_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/cksel_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_CLUTCH_CPU/cksel_r_reg_2_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_0_:CK->Q] [Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_0__U_PMUX_APB_DIV/U_MUX:B->O[Fanout: 1] 
    (4) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pcs_apb_0__U_PCS_APB/U_BUF/I [STOP PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U7:I->O[Fanout: 11] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_fall_d_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_fall_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_fall_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_fall_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_fall_d_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/diven_apb_neg_r_reg_1_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/diven_apb_neg_r_reg_0_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/diven_apb_neg_r_reg_2_/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/diven_ahb_neg_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/diven_cpu_neg_r_reg/CK [SINK PIN] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_fall_d_r_reg_0_/CK [SINK PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_cpu_r_reg:CK->Q[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PMUX_CPU_DIV/U_MUX:B->O[Fanout: 1] 
    (4) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PCS_CPU/U_BUF/I [STOP PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_ahb_r_reg:CK->Q[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PMUX_AHB_DIV/U_MUX:B->O[Fanout: 1] 
    (4) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PCS_AHB/U_BUF/I [STOP PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_2_:CK->Q] [Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_2__U_PMUX_APB_DIV/U_MUX:B->O[Fanout: 1] 
    (4) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pcs_apb_2__U_PCS_APB/U_BUF/I [STOP PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/div_clk_apb_r_reg_1_:CK->Q] [Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_1__U_PMUX_APB_DIV/U_MUX:B->O[Fanout: 1] 
    (4) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pcs_apb_1__U_PCS_APB/U_BUF/I [STOP PIN] 
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/dly_apb_1__U_CLK_MAIN_DLY_APB/U_BUF:I->O[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_1__U_PMUX_APB_DIV/U_MUX:A->O[Fanout: 1] 
   (3) reconvergent clock path found from this pin: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_1__U_PMUX_APB_DIV/U_MUX:O
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/dly_apb_0__U_CLK_MAIN_DLY_APB/U_BUF:I->O[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_0__U_PMUX_APB_DIV/U_MUX:A->O[Fanout: 1] 
   (3) reconvergent clock path found from this pin: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_0__U_PMUX_APB_DIV/U_MUX:O
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_CLK_MAIN_DLY_AHB/U_BUF:I->O[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PMUX_AHB_DIV/U_MUX:A->O[Fanout: 1] 
   (3) reconvergent clock path found from this pin: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PMUX_AHB_DIV/U_MUX:O
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_CLK_MAIN_DLY_CPU/U_BUF:I->O[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PMUX_CPU_DIV/U_MUX:A->O[Fanout: 1] 
   (3) reconvergent clock path found from this pin: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/U_PMUX_CPU_DIV/U_MUX:O
  (2) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/dly_apb_2__U_CLK_MAIN_DLY_APB/U_BUF:I->O[Fanout: 1] 
   (3) U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_2__U_PMUX_APB_DIV/U_MUX:A->O[Fanout: 1] 
   (3) reconvergent clock path found from this pin: U_TOP_LOGIC/U_PM/U_CLOCK_GENERATOR/U_MAIN_CLOCKS/U_ZSM/pmux_apb_div_2__U_PMUX_APB_DIV/U_MUX:O
