ISim log file
Running: /home/ise/Door Lock/doorlock/t_door_lock_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/Door Lock/doorlock/t_door_lock_top_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance UUT/LD_trials/, width 4 of formal port i_binary is not equal to width 2 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 5450 ps :  in File "/home/ise/Door Lock/doorlock/t_door_lock_top.v" Line 146 
# exit 0
