Analysis & Elaboration report for projeto_final
Mon Dec 04 14:02:02 2023
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: mux:MUX1
  5. Parameter Settings for User Entity Instance: mux:MUX2
  6. Parameter Settings for User Entity Instance: mux:MUX3
  7. Parameter Settings for User Entity Instance: shifter:SHIFT1
  8. Parameter Settings for User Entity Instance: mux:MUX4
  9. Parameter Settings for User Entity Instance: shifter:SHIFT2
 10. Parameter Settings for User Entity Instance: mux:MUX5
 11. Analysis & Elaboration Settings
 12. Port Connectivity Checks: "adder:ADD1"
 13. Port Connectivity Checks: "registers:REG"
 14. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Dec 04 14:02:02 2023       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; projeto_final                               ;
; Top-level Entity Name              ; main                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MUX1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 5     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MUX2 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MUX3 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:SHIFT1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n1             ; 32    ; Signed Integer                     ;
; n2             ; 32    ; Signed Integer                     ;
; k              ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MUX4 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter:SHIFT2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; n1             ; 26    ; Signed Integer                     ;
; n2             ; 28    ; Signed Integer                     ;
; k              ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux:MUX5 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; n              ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; main               ; projeto_final      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------+
; Port Connectivity Checks: "adder:ADD1"     ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; y[31..3] ; Input ; Info     ; Stuck at GND ;
; y[1..0]  ; Input ; Info     ; Stuck at GND ;
; y[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registers:REG"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; v0_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 04 14:01:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sign_extend.vhd
    Info (12022): Found design unit 1: sign_extend-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/sign_extend.vhd Line: 14
    Info (12023): Found entity 1: sign_extend File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/sign_extend.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file shifter.vhd
    Info (12022): Found design unit 1: shifter-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/shifter.vhd Line: 15
    Info (12023): Found entity 1: shifter File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/shifter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file registers.vhd
    Info (12022): Found design unit 1: registers-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/registers.vhd Line: 18
    Info (12023): Found entity 1: registers File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/registers.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/pc.vhd Line: 19
    Info (12023): Found entity 1: pc File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/pc.vhd Line: 11
Warning (12090): Entity "mux" obtained from "mux.vhd" instead of from Quartus Prime megafunction library File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: mux-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/mux.vhd Line: 14
    Info (12023): Found entity 1: mux File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-behavioral File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/memory.vhd Line: 14
    Info (12023): Found entity 1: memory File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file instruction_memory.vhd
    Info (12022): Found design unit 1: instruction_memory-behavioral File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/instruction_memory.vhd Line: 21
    Info (12023): Found entity 1: instruction_memory File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/instruction_memory.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: control-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/control.vhd Line: 25
    Info (12023): Found entity 1: control File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/control.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: alu_control-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd Line: 22
    Info (12023): Found entity 1: alu_control File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 21
    Info (12023): Found entity 1: alu File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/adder.vhd Line: 13
    Info (12023): Found entity 1: adder File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-beh File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 12
    Info (12023): Found entity 1: main File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 6
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.vhd(24): object "shampt" assigned a value but never read File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 24
Warning (10036): Verilog HDL or VHDL warning at main.vhd(28): object "v0_data" assigned a value but never read File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 28
Warning (10492): VHDL Process Statement warning at main.vhd(137): signal "s" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 137
Info (12128): Elaborating entity "pc" for hierarchy "pc:Prog_Count" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 155
Warning (10492): VHDL Process Statement warning at pc.vhd(27): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/pc.vhd Line: 27
Info (12128): Elaborating entity "instruction_memory" for hierarchy "instruction_memory:IM" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 157
Info (12128): Elaborating entity "control" for hierarchy "control:CONTROL1" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 159
Info (12128): Elaborating entity "mux" for hierarchy "mux:MUX1" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 173
Info (12128): Elaborating entity "registers" for hierarchy "registers:REG" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 180
Warning (10492): VHDL Process Statement warning at registers.vhd(65): signal "reg_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/registers.vhd Line: 65
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:ALU_CONTRL" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 192
Warning (10540): VHDL Signal Declaration warning at alu_control.vhd(23): used explicit default value for signal "and_op" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at alu_control.vhd(24): used explicit default value for signal "or_op" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at alu_control.vhd(25): used explicit default value for signal "add" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at alu_control.vhd(26): used explicit default value for signal "subtract_not_equal" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at alu_control.vhd(27): used explicit default value for signal "subtract" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd Line: 27
Warning (10540): VHDL Signal Declaration warning at alu_control.vhd(28): used explicit default value for signal "set_on_less_than" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu_control.vhd Line: 28
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:SGN_EXT" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 195
Info (12128): Elaborating entity "mux" for hierarchy "mux:MUX2" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 197
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU1" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 204
Warning (10540): VHDL Signal Declaration warning at alu.vhd(22): used explicit default value for signal "and_op" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at alu.vhd(23): used explicit default value for signal "or_op" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at alu.vhd(24): used explicit default value for signal "add" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 24
Warning (10540): VHDL Signal Declaration warning at alu.vhd(25): used explicit default value for signal "subtract_not_equal" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 25
Warning (10540): VHDL Signal Declaration warning at alu.vhd(26): used explicit default value for signal "subtract" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at alu.vhd(27): used explicit default value for signal "set_on_less_than" because signal was never assigned a value File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 27
Info (10041): Inferred latch for "alu_result[0]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[1]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[2]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[3]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[4]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[5]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[6]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[7]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[8]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[9]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[10]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[11]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[12]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[13]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[14]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[15]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[16]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[17]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[18]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[19]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[20]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[21]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[22]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[23]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[24]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[25]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[26]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[27]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[28]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[29]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[30]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (10041): Inferred latch for "alu_result[31]" at alu.vhd(31) File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/alu.vhd Line: 31
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:SHIFT1" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 214
Info (12128): Elaborating entity "adder" for hierarchy "adder:ADD1" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 220
Info (12128): Elaborating entity "shifter" for hierarchy "shifter:SHIFT2" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 243
Info (12128): Elaborating entity "memory" for hierarchy "memory:MEM" File: C:/Users/Luiz/Documents/trabalho final isaias/projeto_final/main.vhd Line: 257
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Mon Dec 04 14:02:02 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:13


