<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v</a>
defines: 
time_elapsed: 0.084s
ram usage: 25004 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpw6dwvlts/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/asicworld <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:3</a>: No timescale set for &#34;1dff&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:3</a>: Compile module &#34;work@1dff&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:4</a>: Implicit port type (wire) for &#34;q&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:3</a>: Top level module &#34;work@1dff&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpw6dwvlts/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_None
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpw6dwvlts/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpw6dwvlts/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@1dff)
 |vpiName:work@1dff
 |uhdmallPackages:
 \_package: builtin, parent:work@1dff
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@1dff, file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v</a>, line:3, parent:work@1dff
   |vpiDefName:work@1dff
   |vpiFullName:work@1dff
   |vpiPort:
   \_port: (q), line:4
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:4
         |vpiName:q
         |vpiFullName:work@1dff.q
   |vpiPort:
   \_port: (q~), line:5
     |vpiName:q~
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q~), line:5
         |vpiName:q~
         |vpiFullName:work@1dff.q~
   |vpiPort:
   \_port: (d), line:6
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:6
         |vpiName:d
         |vpiFullName:work@1dff.d
   |vpiPort:
   \_port: (cl$k), line:7
     |vpiName:cl$k
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cl$k), line:7
         |vpiName:cl$k
         |vpiFullName:work@1dff.cl$k
   |vpiPort:
   \_port: (reset*), line:8
     |vpiName:reset*
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset*), line:8
         |vpiName:reset*
         |vpiFullName:work@1dff.reset*
   |vpiNet:
   \_logic_net: (q), line:4
   |vpiNet:
   \_logic_net: (q~), line:5
   |vpiNet:
   \_logic_net: (d), line:6
   |vpiNet:
   \_logic_net: (cl$k), line:7
   |vpiNet:
   \_logic_net: (reset*), line:8
 |uhdmtopModules:
 \_module: work@1dff (work@1dff), file:<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v</a>, line:3
   |vpiDefName:work@1dff
   |vpiName:work@1dff
   |vpiPort:
   \_port: (q), line:4, parent:work@1dff
     |vpiName:q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q), line:4, parent:work@1dff
         |vpiName:q
         |vpiFullName:work@1dff.q
   |vpiPort:
   \_port: (q~), line:5, parent:work@1dff
     |vpiName:q~
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (q~), line:5, parent:work@1dff
         |vpiName:q~
         |vpiFullName:work@1dff.q~
   |vpiPort:
   \_port: (d), line:6, parent:work@1dff
     |vpiName:d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (d), line:6, parent:work@1dff
         |vpiName:d
         |vpiFullName:work@1dff.d
   |vpiPort:
   \_port: (cl$k), line:7, parent:work@1dff
     |vpiName:cl$k
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (cl$k), line:7, parent:work@1dff
         |vpiName:cl$k
         |vpiFullName:work@1dff.cl$k
   |vpiPort:
   \_port: (reset*), line:8, parent:work@1dff
     |vpiName:reset*
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset*), line:8, parent:work@1dff
         |vpiName:reset*
         |vpiFullName:work@1dff.reset*
   |vpiNet:
   \_logic_net: (q), line:4, parent:work@1dff
   |vpiNet:
   \_logic_net: (q~), line:5, parent:work@1dff
   |vpiNet:
   \_logic_net: (d), line:6, parent:work@1dff
   |vpiNet:
   \_logic_net: (cl$k), line:7, parent:work@1dff
   |vpiNet:
   \_logic_net: (reset*), line:8, parent:work@1dff
Object: \work_1dff of type 3000
Object: \work_1dff of type 32
Object: \q of type 44
Object: \q~ of type 44
Object: \d of type 44
Object: \cl$k of type 44
Object: \reset* of type 44
Object: \q of type 36
Object: \q~ of type 36
Object: \d of type 36
Object: \cl$k of type 36
Object: \reset* of type 36
Object: \work_1dff of type 32
Object: \q of type 44
Object: \q~ of type 44
Object: \d of type 44
Object: \cl$k of type 44
Object: \reset* of type 44
Object: \q of type 36
Object: \q~ of type 36
Object: \d of type 36
Object: \cl$k of type 36
Object: \reset* of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_1dff&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba9660] str=&#39;\work_1dff&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:4</a>.0-4.0&gt; [0x2ba98a0] str=&#39;\q&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:5</a>.0-5.0&gt; [0x2ba9c20] str=&#39;\q~&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:6</a>.0-6.0&gt; [0x2ba9e10] str=&#39;\d&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:7</a>.0-7.0&gt; [0x2ba9fe0] str=&#39;\cl$k&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:8</a>.0-8.0&gt; [0x2baa190] str=&#39;\reset*&#39; input port=5
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba9660] str=&#39;\work_1dff&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:4</a>.0-4.0&gt; [0x2ba98a0] str=&#39;\q&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-5" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:5</a>.0-5.0&gt; [0x2ba9c20] str=&#39;\q~&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:6</a>.0-6.0&gt; [0x2ba9e10] str=&#39;\d&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:7</a>.0-7.0&gt; [0x2ba9fe0] str=&#39;\cl$k&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v.html#l-8" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v:8</a>.0-8.0&gt; [0x2baa190] str=&#39;\reset*&#39; input basic_prep port=5 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `\work_None&#39; not found!

</pre>
</body>