{
  "module_name": "ctxnv40.h",
  "hash_id": "5387b5f8b8d664b15cdb6a83b135aff566d2ce0fffde2d7e8a0920e9be3ca06f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/ctxnv40.h",
  "human_readable_source": " \n#ifndef __NVKM_GRCTX_H__\n#define __NVKM_GRCTX_H__\n#include <core/gpuobj.h>\n\nstruct nvkm_grctx {\n\tstruct nvkm_device *device;\n\n\tenum {\n\t\tNVKM_GRCTX_PROG,\n\t\tNVKM_GRCTX_VALS\n\t} mode;\n\tu32 *ucode;\n\tstruct nvkm_gpuobj *data;\n\n\tu32 ctxprog_max;\n\tu32 ctxprog_len;\n\tu32 ctxprog_reg;\n\tint ctxprog_label[32];\n\tu32 ctxvals_pos;\n\tu32 ctxvals_base;\n};\n\nstatic inline void\ncp_out(struct nvkm_grctx *ctx, u32 inst)\n{\n\tu32 *ctxprog = ctx->ucode;\n\n\tif (ctx->mode != NVKM_GRCTX_PROG)\n\t\treturn;\n\n\tBUG_ON(ctx->ctxprog_len == ctx->ctxprog_max);\n\tctxprog[ctx->ctxprog_len++] = inst;\n}\n\nstatic inline void\ncp_lsr(struct nvkm_grctx *ctx, u32 val)\n{\n\tcp_out(ctx, CP_LOAD_SR | val);\n}\n\nstatic inline void\ncp_ctx(struct nvkm_grctx *ctx, u32 reg, u32 length)\n{\n\tctx->ctxprog_reg = (reg - 0x00400000) >> 2;\n\n\tctx->ctxvals_base = ctx->ctxvals_pos;\n\tctx->ctxvals_pos = ctx->ctxvals_base + length;\n\n\tif (length > (CP_CTX_COUNT >> CP_CTX_COUNT_SHIFT)) {\n\t\tcp_lsr(ctx, length);\n\t\tlength = 0;\n\t}\n\n\tcp_out(ctx, CP_CTX | (length << CP_CTX_COUNT_SHIFT) | ctx->ctxprog_reg);\n}\n\nstatic inline void\ncp_name(struct nvkm_grctx *ctx, int name)\n{\n\tu32 *ctxprog = ctx->ucode;\n\tint i;\n\n\tif (ctx->mode != NVKM_GRCTX_PROG)\n\t\treturn;\n\n\tctx->ctxprog_label[name] = ctx->ctxprog_len;\n\tfor (i = 0; i < ctx->ctxprog_len; i++) {\n\t\tif ((ctxprog[i] & 0xfff00000) != 0xff400000)\n\t\t\tcontinue;\n\t\tif ((ctxprog[i] & CP_BRA_IP) != ((name) << CP_BRA_IP_SHIFT))\n\t\t\tcontinue;\n\t\tctxprog[i] = (ctxprog[i] & 0x00ff00ff) |\n\t\t\t     (ctx->ctxprog_len << CP_BRA_IP_SHIFT);\n\t}\n}\n\nstatic inline void\n_cp_bra(struct nvkm_grctx *ctx, u32 mod, int flag, int state, int name)\n{\n\tint ip = 0;\n\n\tif (mod != 2) {\n\t\tip = ctx->ctxprog_label[name] << CP_BRA_IP_SHIFT;\n\t\tif (ip == 0)\n\t\t\tip = 0xff000000 | (name << CP_BRA_IP_SHIFT);\n\t}\n\n\tcp_out(ctx, CP_BRA | (mod << 18) | ip | flag |\n\t\t    (state ? 0 : CP_BRA_IF_CLEAR));\n}\n#define cp_bra(c, f, s, n) _cp_bra((c), 0, CP_FLAG_##f, CP_FLAG_##f##_##s, n)\n#define cp_cal(c, f, s, n) _cp_bra((c), 1, CP_FLAG_##f, CP_FLAG_##f##_##s, n)\n#define cp_ret(c, f, s) _cp_bra((c), 2, CP_FLAG_##f, CP_FLAG_##f##_##s, 0)\n\nstatic inline void\n_cp_wait(struct nvkm_grctx *ctx, int flag, int state)\n{\n\tcp_out(ctx, CP_WAIT | flag | (state ? CP_WAIT_SET : 0));\n}\n#define cp_wait(c, f, s) _cp_wait((c), CP_FLAG_##f, CP_FLAG_##f##_##s)\n\nstatic inline void\n_cp_set(struct nvkm_grctx *ctx, int flag, int state)\n{\n\tcp_out(ctx, CP_SET | flag | (state ? CP_SET_1 : 0));\n}\n#define cp_set(c, f, s) _cp_set((c), CP_FLAG_##f, CP_FLAG_##f##_##s)\n\nstatic inline void\ncp_pos(struct nvkm_grctx *ctx, int offset)\n{\n\tctx->ctxvals_pos = offset;\n\tctx->ctxvals_base = ctx->ctxvals_pos;\n\n\tcp_lsr(ctx, ctx->ctxvals_pos);\n\tcp_out(ctx, CP_SET_CONTEXT_POINTER);\n}\n\nstatic inline void\ngr_def(struct nvkm_grctx *ctx, u32 reg, u32 val)\n{\n\tif (ctx->mode != NVKM_GRCTX_VALS)\n\t\treturn;\n\n\treg = (reg - 0x00400000) / 4;\n\treg = (reg - ctx->ctxprog_reg) + ctx->ctxvals_base;\n\n\tnvkm_wo32(ctx->data, reg * 4, val);\n}\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}