module wideexpr_00638(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {-((ctrl[4]?$signed((~^(-((1'sb1)==(s6))))<<(s0)):(ctrl[0]?$signed(1'b1):5'sb00010))),1'sb0,-(-(~&((ctrl[5]?($unsigned({u5,6'sb101001,3'b000,3'b111}))<<({2{(ctrl[2]?1'sb0:2'b11)}}):3'b000)))),s2};
  assign y1 = +(6'sb110000);
  assign y2 = +(s0);
  assign y3 = ({(($signed({4{$signed(s0)}}))>>(s1))^~(-(+($signed((s6)-(-(~&(s4))))))),3'b010})<<<($unsigned($unsigned($signed(+(6'sb111011)))));
  assign y4 = s6;
  assign y5 = 5'sb01101;
  assign y6 = ((((ctrl[2]?((ctrl[6]?$signed((ctrl[6]?(1'sb0)^~(s0):(s4)&(5'sb10110))):(-(5'sb00000))|(1'sb1)))>>>(-((ctrl[1]?s5:6'sb001001))):$signed(s3)))+(($signed((ctrl[0]?-(6'sb111110):(s5)>>>((ctrl[5]?{4{1'b1}}:$signed(6'sb110101))))))&(((ctrl[6]?$signed({(s2)>>>(2'sb10),$signed(s2)}):s2))^~((ctrl[7]?(ctrl[2]?+((5'sb00011)&(s3)):(ctrl[4]?(3'sb100)>>(6'sb100001):(s7)<<<(5'sb01100))):s0)))))>>>(((-((ctrl[4]?(({6'sb000000})-((ctrl[0]?u1:4'b1001)))+(((6'sb101110)-(s0))-(2'b00)):s5)))>>(({3{+(s3)}})<<<(s0)))^(2'sb01)))^~(+($signed($signed(2'sb11))));
  assign y7 = $signed(($signed((ctrl[6]?$signed((ctrl[3]?~^(3'sb010):u7)):3'sb101)))+(+(({1{($unsigned(u0))&(u6)}})<<($signed(((3'sb001)<<(4'sb1110))>>>((2'b00)^(5'b10010)))))));
endmodule
