// -------------------------------------------------------------
//
// Module: CASCADE_D520
//
// Generated by MATLAB(R) 7.2 and the Filter Design HDL Coder 1.4.
//
// Generated on: 2006-09-19 12:41:00
//
// -------------------------------------------------------------

// -------------------------------------------------------------
// HDL Code Generation Options:
//
// TargetLanguage: Verilog
// Name: CASCADE_D520
// TargetDirectory: c:\data
// FIRAdderStyle: tree
// CoeffMultipliers: csd
// SerialPartition: -1
// AddPipelineRegisters: On
//
// Filter Settings:
//
// Discrete-Time FIR Filter (real)
// -------------------------------
// Filter Structure  : Cascade
// Number of Stages  : 3
// Stable            : Yes
// Linear Phase      : Yes (Type 3)
//
// Implementation Cost
// Number of Multipliers : 29
// Number of Adders      : 60
// Number of States      : 60
// MultPerInputSample    : 0.055769
// AddPerInputSample     : 16.2231
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module CASCADE_D520 
               (
                clk,
                clk_enable,
                reset,
                filter_in,
                filter_out,
                ce_out
                );

  input   clk; 
  input   clk_enable; 
  input   reset; 
  input   signed [15:0] filter_in; //sfix16
  output  signed [31:0] filter_out; //sfix32_En32
  output  ce_out; 

////////////////////////////////////////////////////////////////
//Module Architecture: CASCADE_D520
////////////////////////////////////////////////////////////////
  // Local Functions
  // Type Definitions
  // Constants
  // Signals
  wire signed [15:0] filter_in_stage1; // sfix16
  wire signed [17:0] filter_out_stage1; // sfix18_E35
  wire clk_enable_stage1; // boolean
  wire ce_out_stage1; // boolean
  wire signed [17:0] filter_in_stage2; // sfix18_En15
  wire signed [23:0] filter_out_stage2; // sfix24_En11
  wire clk_enable_stage2; // boolean
  wire ce_out_stage2; // boolean
  wire signed [23:0] filter_in_stage3; // sfix24_En15
  wire signed [31:0] filter_out_stage3; // sfix32_En32
  wire clk_enable_stage3; // boolean
  wire ce_out_stage3; // boolean
  wire signed [17:0] filter_in_stage2_tmp; // sfix18_En15
  wire signed [23:0] filter_in_stage3_tmp; // sfix24_En15
  CASCADE_D520_stage1 u_CASCADE_D520_stage1
    (
    .clk(clk),
    .clk_enable_stage1(clk_enable_stage1),
    .reset(reset),
    .filter_in_stage1(filter_in_stage1),
    .filter_out_stage1(filter_out_stage1),
    .ce_out_stage1(ce_out_stage1)
    );

  CASCADE_D520_stage2 u_CASCADE_D520_stage2
    (
    .clk(clk),
    .clk_enable_stage2(clk_enable_stage2),
    .reset(reset),
    .filter_in_stage2(filter_in_stage2),
    .filter_out_stage2(filter_out_stage2),
    .ce_out_stage2(ce_out_stage2)
    );

  CASCADE_D520_stage3 u_CASCADE_D520_stage3
    (
    .clk(clk),
    .clk_enable_stage3(clk_enable_stage3),
    .reset(reset),
    .filter_in_stage3(filter_in_stage3),
    .filter_out_stage3(filter_out_stage3),
    .ce_out_stage3(ce_out_stage3)
    );


  // Block Statements
  assign filter_in_stage1 = filter_in;
  assign filter_in_stage2_tmp = (filter_out_stage1[17] == 1'b0 & filter_out_stage1[16:0] != 17'b00000000000000000) ? 18'b011111111111111111 : 
      (filter_out_stage1[17] == 1'b1 && filter_out_stage1[16:0] != 17'b11111111111111111) ? 18'b100000000000000000 : $signed({filter_out_stage1[17], 17'b00000000000000000});

  assign filter_in_stage2 = filter_in_stage2_tmp;
  assign filter_in_stage3_tmp = (filter_out_stage2[23] == 1'b0 & filter_out_stage2[22:19] != 4'b0000) ? 24'b011111111111111111111111 : 
      (filter_out_stage2[23] == 1'b1 && filter_out_stage2[22:19] != 4'b1111) ? 24'b100000000000000000000000 : $signed({filter_out_stage2, 4'b0000});

  assign filter_in_stage3 = filter_in_stage3_tmp;
  assign clk_enable_stage1 = clk_enable;
  assign clk_enable_stage2 = ce_out_stage1;
  assign clk_enable_stage3 = ce_out_stage2;
  assign ce_out = ce_out_stage3;
  // Assignment Statements
  assign filter_out = filter_out_stage3;
endmodule  // CASCADE_D520
