#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd1ab7060c0 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -9;
v0x7fd1ab717990_0 .var "CLK", 0 0;
v0x7fd1ab717a40_0 .var "count", 3 0;
v0x7fd1ab717ae0_0 .net "out", 3 0, v0x7fd1ab7175e0_0;  1 drivers
E_0x7fd1ab706870 .event posedge, v0x7fd1ab717990_0;
L_0x7fd1ab717bb0 .part v0x7fd1ab717a40_0, 2, 1;
L_0x7fd1ab717c90 .part v0x7fd1ab717a40_0, 1, 1;
L_0x7fd1ab717d90 .part v0x7fd1ab717a40_0, 0, 1;
S_0x7fd1ab702350 .scope module, "l3" "lab3" 2 9, 3 3 0, S_0x7fd1ab7060c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in2"
    .port_info 1 /INPUT 1 "in1"
    .port_info 2 /INPUT 1 "in0"
    .port_info 3 /OUTPUT 4 "out"
v0x7fd1ab7024b0_0 .net "in0", 0 0, L_0x7fd1ab717d90;  1 drivers
v0x7fd1ab717490_0 .net "in1", 0 0, L_0x7fd1ab717c90;  1 drivers
v0x7fd1ab717530_0 .net "in2", 0 0, L_0x7fd1ab717bb0;  1 drivers
v0x7fd1ab7175e0_0 .var "out", 3 0;
v0x7fd1ab717690_0 .var "out0", 0 0;
v0x7fd1ab717770_0 .var "out1", 0 0;
v0x7fd1ab717810_0 .var "out2", 0 0;
v0x7fd1ab7178b0_0 .var "out3", 0 0;
E_0x7fd1ab705860/0 .event edge, v0x7fd1ab717530_0, v0x7fd1ab7024b0_0, v0x7fd1ab717490_0, v0x7fd1ab7178b0_0;
E_0x7fd1ab705860/1 .event edge, v0x7fd1ab717810_0, v0x7fd1ab717770_0, v0x7fd1ab717690_0;
E_0x7fd1ab705860 .event/or E_0x7fd1ab705860/0, E_0x7fd1ab705860/1;
    .scope S_0x7fd1ab702350;
T_0 ;
    %wait E_0x7fd1ab705860;
    %load/vec4 v0x7fd1ab717530_0;
    %nor/r;
    %load/vec4 v0x7fd1ab717530_0;
    %load/vec4 v0x7fd1ab7024b0_0;
    %and;
    %or;
    %store/vec4 v0x7fd1ab717690_0, 0, 1;
    %load/vec4 v0x7fd1ab717530_0;
    %load/vec4 v0x7fd1ab7024b0_0;
    %and;
    %load/vec4 v0x7fd1ab717530_0;
    %load/vec4 v0x7fd1ab717490_0;
    %and;
    %or;
    %store/vec4 v0x7fd1ab717770_0, 0, 1;
    %load/vec4 v0x7fd1ab717490_0;
    %load/vec4 v0x7fd1ab7024b0_0;
    %and;
    %store/vec4 v0x7fd1ab717810_0, 0, 1;
    %load/vec4 v0x7fd1ab717530_0;
    %nor/r;
    %load/vec4 v0x7fd1ab717490_0;
    %nor/r;
    %and;
    %load/vec4 v0x7fd1ab7024b0_0;
    %and;
    %load/vec4 v0x7fd1ab717530_0;
    %nor/r;
    %load/vec4 v0x7fd1ab717490_0;
    %and;
    %load/vec4 v0x7fd1ab7024b0_0;
    %nor/r;
    %and;
    %or;
    %store/vec4 v0x7fd1ab7178b0_0, 0, 1;
    %load/vec4 v0x7fd1ab7178b0_0;
    %load/vec4 v0x7fd1ab717810_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd1ab717770_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fd1ab717690_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd1ab7175e0_0, 0, 4;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fd1ab7060c0;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0x7fd1ab717990_0;
    %inv;
    %store/vec4 v0x7fd1ab717990_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd1ab7060c0;
T_2 ;
    %wait E_0x7fd1ab706870;
    %load/vec4 v0x7fd1ab717a40_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fd1ab717a40_0, 0, 4;
    %load/vec4 v0x7fd1ab717a40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fd1ab717a40_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fd1ab7060c0;
T_3 ;
    %wait E_0x7fd1ab706870;
    %delay 5, 0;
    %vpi_call 2 22 "$display", "count = %d, out = %d", v0x7fd1ab717a40_0, v0x7fd1ab717ae0_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd1ab7060c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd1ab717990_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fd1ab717a40_0, 0, 4;
    %delay 160, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Lab3_tb.v";
    "./Lab3.v";
