-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_makePatch_alignedToLine is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    points_ce0 : OUT STD_LOGIC;
    points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    points_ce1 : OUT STD_LOGIC;
    points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    num_points_ce0 : OUT STD_LOGIC;
    num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    num_points_ce1 : OUT STD_LOGIC;
    num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_stream_V_full_n : IN STD_LOGIC;
    patch_stream_V_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    z_top : IN STD_LOGIC_VECTOR (31 downto 0);
    leftRight : IN STD_LOGIC_VECTOR (0 downto 0);
    patch_buffer_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_0_ce0 : OUT STD_LOGIC;
    patch_buffer_0_0_we0 : OUT STD_LOGIC;
    patch_buffer_0_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_1_ce0 : OUT STD_LOGIC;
    patch_buffer_0_1_we0 : OUT STD_LOGIC;
    patch_buffer_0_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_2_ce0 : OUT STD_LOGIC;
    patch_buffer_0_2_we0 : OUT STD_LOGIC;
    patch_buffer_0_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_3_ce0 : OUT STD_LOGIC;
    patch_buffer_0_3_we0 : OUT STD_LOGIC;
    patch_buffer_0_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_4_ce0 : OUT STD_LOGIC;
    patch_buffer_0_4_we0 : OUT STD_LOGIC;
    patch_buffer_0_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_5_ce0 : OUT STD_LOGIC;
    patch_buffer_0_5_we0 : OUT STD_LOGIC;
    patch_buffer_0_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_6_ce0 : OUT STD_LOGIC;
    patch_buffer_0_6_we0 : OUT STD_LOGIC;
    patch_buffer_0_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_7_ce0 : OUT STD_LOGIC;
    patch_buffer_0_7_we0 : OUT STD_LOGIC;
    patch_buffer_0_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_8_ce0 : OUT STD_LOGIC;
    patch_buffer_0_8_we0 : OUT STD_LOGIC;
    patch_buffer_0_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_9_ce0 : OUT STD_LOGIC;
    patch_buffer_0_9_we0 : OUT STD_LOGIC;
    patch_buffer_0_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_10_ce0 : OUT STD_LOGIC;
    patch_buffer_0_10_we0 : OUT STD_LOGIC;
    patch_buffer_0_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_11_ce0 : OUT STD_LOGIC;
    patch_buffer_0_11_we0 : OUT STD_LOGIC;
    patch_buffer_0_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_12_ce0 : OUT STD_LOGIC;
    patch_buffer_0_12_we0 : OUT STD_LOGIC;
    patch_buffer_0_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_13_ce0 : OUT STD_LOGIC;
    patch_buffer_0_13_we0 : OUT STD_LOGIC;
    patch_buffer_0_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_14_ce0 : OUT STD_LOGIC;
    patch_buffer_0_14_we0 : OUT STD_LOGIC;
    patch_buffer_0_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_0_15_ce0 : OUT STD_LOGIC;
    patch_buffer_0_15_we0 : OUT STD_LOGIC;
    patch_buffer_0_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_0_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_0_ce0 : OUT STD_LOGIC;
    patch_buffer_1_0_we0 : OUT STD_LOGIC;
    patch_buffer_1_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_1_ce0 : OUT STD_LOGIC;
    patch_buffer_1_1_we0 : OUT STD_LOGIC;
    patch_buffer_1_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_2_ce0 : OUT STD_LOGIC;
    patch_buffer_1_2_we0 : OUT STD_LOGIC;
    patch_buffer_1_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_3_ce0 : OUT STD_LOGIC;
    patch_buffer_1_3_we0 : OUT STD_LOGIC;
    patch_buffer_1_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_4_ce0 : OUT STD_LOGIC;
    patch_buffer_1_4_we0 : OUT STD_LOGIC;
    patch_buffer_1_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_5_ce0 : OUT STD_LOGIC;
    patch_buffer_1_5_we0 : OUT STD_LOGIC;
    patch_buffer_1_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_6_ce0 : OUT STD_LOGIC;
    patch_buffer_1_6_we0 : OUT STD_LOGIC;
    patch_buffer_1_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_7_ce0 : OUT STD_LOGIC;
    patch_buffer_1_7_we0 : OUT STD_LOGIC;
    patch_buffer_1_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_8_ce0 : OUT STD_LOGIC;
    patch_buffer_1_8_we0 : OUT STD_LOGIC;
    patch_buffer_1_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_9_ce0 : OUT STD_LOGIC;
    patch_buffer_1_9_we0 : OUT STD_LOGIC;
    patch_buffer_1_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_10_ce0 : OUT STD_LOGIC;
    patch_buffer_1_10_we0 : OUT STD_LOGIC;
    patch_buffer_1_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_11_ce0 : OUT STD_LOGIC;
    patch_buffer_1_11_we0 : OUT STD_LOGIC;
    patch_buffer_1_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_12_ce0 : OUT STD_LOGIC;
    patch_buffer_1_12_we0 : OUT STD_LOGIC;
    patch_buffer_1_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_13_ce0 : OUT STD_LOGIC;
    patch_buffer_1_13_we0 : OUT STD_LOGIC;
    patch_buffer_1_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_14_ce0 : OUT STD_LOGIC;
    patch_buffer_1_14_we0 : OUT STD_LOGIC;
    patch_buffer_1_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_1_15_ce0 : OUT STD_LOGIC;
    patch_buffer_1_15_we0 : OUT STD_LOGIC;
    patch_buffer_1_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_1_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_0_ce0 : OUT STD_LOGIC;
    patch_buffer_2_0_we0 : OUT STD_LOGIC;
    patch_buffer_2_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_1_ce0 : OUT STD_LOGIC;
    patch_buffer_2_1_we0 : OUT STD_LOGIC;
    patch_buffer_2_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_2_ce0 : OUT STD_LOGIC;
    patch_buffer_2_2_we0 : OUT STD_LOGIC;
    patch_buffer_2_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_3_ce0 : OUT STD_LOGIC;
    patch_buffer_2_3_we0 : OUT STD_LOGIC;
    patch_buffer_2_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_4_ce0 : OUT STD_LOGIC;
    patch_buffer_2_4_we0 : OUT STD_LOGIC;
    patch_buffer_2_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_5_ce0 : OUT STD_LOGIC;
    patch_buffer_2_5_we0 : OUT STD_LOGIC;
    patch_buffer_2_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_6_ce0 : OUT STD_LOGIC;
    patch_buffer_2_6_we0 : OUT STD_LOGIC;
    patch_buffer_2_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_7_ce0 : OUT STD_LOGIC;
    patch_buffer_2_7_we0 : OUT STD_LOGIC;
    patch_buffer_2_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_8_ce0 : OUT STD_LOGIC;
    patch_buffer_2_8_we0 : OUT STD_LOGIC;
    patch_buffer_2_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_9_ce0 : OUT STD_LOGIC;
    patch_buffer_2_9_we0 : OUT STD_LOGIC;
    patch_buffer_2_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_10_ce0 : OUT STD_LOGIC;
    patch_buffer_2_10_we0 : OUT STD_LOGIC;
    patch_buffer_2_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_11_ce0 : OUT STD_LOGIC;
    patch_buffer_2_11_we0 : OUT STD_LOGIC;
    patch_buffer_2_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_12_ce0 : OUT STD_LOGIC;
    patch_buffer_2_12_we0 : OUT STD_LOGIC;
    patch_buffer_2_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_13_ce0 : OUT STD_LOGIC;
    patch_buffer_2_13_we0 : OUT STD_LOGIC;
    patch_buffer_2_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_14_ce0 : OUT STD_LOGIC;
    patch_buffer_2_14_we0 : OUT STD_LOGIC;
    patch_buffer_2_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_2_15_ce0 : OUT STD_LOGIC;
    patch_buffer_2_15_we0 : OUT STD_LOGIC;
    patch_buffer_2_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_2_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_0_ce0 : OUT STD_LOGIC;
    patch_buffer_3_0_we0 : OUT STD_LOGIC;
    patch_buffer_3_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_1_ce0 : OUT STD_LOGIC;
    patch_buffer_3_1_we0 : OUT STD_LOGIC;
    patch_buffer_3_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_2_ce0 : OUT STD_LOGIC;
    patch_buffer_3_2_we0 : OUT STD_LOGIC;
    patch_buffer_3_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_3_ce0 : OUT STD_LOGIC;
    patch_buffer_3_3_we0 : OUT STD_LOGIC;
    patch_buffer_3_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_4_ce0 : OUT STD_LOGIC;
    patch_buffer_3_4_we0 : OUT STD_LOGIC;
    patch_buffer_3_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_5_ce0 : OUT STD_LOGIC;
    patch_buffer_3_5_we0 : OUT STD_LOGIC;
    patch_buffer_3_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_6_ce0 : OUT STD_LOGIC;
    patch_buffer_3_6_we0 : OUT STD_LOGIC;
    patch_buffer_3_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_7_ce0 : OUT STD_LOGIC;
    patch_buffer_3_7_we0 : OUT STD_LOGIC;
    patch_buffer_3_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_8_ce0 : OUT STD_LOGIC;
    patch_buffer_3_8_we0 : OUT STD_LOGIC;
    patch_buffer_3_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_9_ce0 : OUT STD_LOGIC;
    patch_buffer_3_9_we0 : OUT STD_LOGIC;
    patch_buffer_3_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_10_ce0 : OUT STD_LOGIC;
    patch_buffer_3_10_we0 : OUT STD_LOGIC;
    patch_buffer_3_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_11_ce0 : OUT STD_LOGIC;
    patch_buffer_3_11_we0 : OUT STD_LOGIC;
    patch_buffer_3_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_12_ce0 : OUT STD_LOGIC;
    patch_buffer_3_12_we0 : OUT STD_LOGIC;
    patch_buffer_3_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_13_ce0 : OUT STD_LOGIC;
    patch_buffer_3_13_we0 : OUT STD_LOGIC;
    patch_buffer_3_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_14_ce0 : OUT STD_LOGIC;
    patch_buffer_3_14_we0 : OUT STD_LOGIC;
    patch_buffer_3_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_3_15_ce0 : OUT STD_LOGIC;
    patch_buffer_3_15_we0 : OUT STD_LOGIC;
    patch_buffer_3_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_3_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_0_ce0 : OUT STD_LOGIC;
    patch_buffer_4_0_we0 : OUT STD_LOGIC;
    patch_buffer_4_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_1_ce0 : OUT STD_LOGIC;
    patch_buffer_4_1_we0 : OUT STD_LOGIC;
    patch_buffer_4_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_2_ce0 : OUT STD_LOGIC;
    patch_buffer_4_2_we0 : OUT STD_LOGIC;
    patch_buffer_4_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_3_ce0 : OUT STD_LOGIC;
    patch_buffer_4_3_we0 : OUT STD_LOGIC;
    patch_buffer_4_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_4_ce0 : OUT STD_LOGIC;
    patch_buffer_4_4_we0 : OUT STD_LOGIC;
    patch_buffer_4_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_5_ce0 : OUT STD_LOGIC;
    patch_buffer_4_5_we0 : OUT STD_LOGIC;
    patch_buffer_4_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_6_ce0 : OUT STD_LOGIC;
    patch_buffer_4_6_we0 : OUT STD_LOGIC;
    patch_buffer_4_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_7_ce0 : OUT STD_LOGIC;
    patch_buffer_4_7_we0 : OUT STD_LOGIC;
    patch_buffer_4_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_8_ce0 : OUT STD_LOGIC;
    patch_buffer_4_8_we0 : OUT STD_LOGIC;
    patch_buffer_4_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_9_ce0 : OUT STD_LOGIC;
    patch_buffer_4_9_we0 : OUT STD_LOGIC;
    patch_buffer_4_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_10_ce0 : OUT STD_LOGIC;
    patch_buffer_4_10_we0 : OUT STD_LOGIC;
    patch_buffer_4_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_11_ce0 : OUT STD_LOGIC;
    patch_buffer_4_11_we0 : OUT STD_LOGIC;
    patch_buffer_4_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_12_ce0 : OUT STD_LOGIC;
    patch_buffer_4_12_we0 : OUT STD_LOGIC;
    patch_buffer_4_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_13_ce0 : OUT STD_LOGIC;
    patch_buffer_4_13_we0 : OUT STD_LOGIC;
    patch_buffer_4_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_14_ce0 : OUT STD_LOGIC;
    patch_buffer_4_14_we0 : OUT STD_LOGIC;
    patch_buffer_4_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_4_15_ce0 : OUT STD_LOGIC;
    patch_buffer_4_15_we0 : OUT STD_LOGIC;
    patch_buffer_4_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_4_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
    patch_buffer_valid_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_valid_ce0 : OUT STD_LOGIC;
    patch_buffer_valid_we0 : OUT STD_LOGIC;
    patch_buffer_valid_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    patch_buffer_valid_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    patch_buffer_order_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
    patch_buffer_order_ce0 : OUT STD_LOGIC;
    patch_buffer_order_we0 : OUT STD_LOGIC;
    patch_buffer_order_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    patch_buffer_order_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_patches_read : IN STD_LOGIC_VECTOR (31 downto 0);
    lbVal_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
    lbVal_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    lbVal_constprop_o_ap_vld : OUT STD_LOGIC;
    rbVal_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
    rbVal_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    rbVal_constprop_o_ap_vld : OUT STD_LOGIC;
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of system_top_makePatch_alignedToLine is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal init_patch_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_0_ce0 : STD_LOGIC;
    signal init_patch_V_0_we0 : STD_LOGIC;
    signal init_patch_V_0_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_0_ce1 : STD_LOGIC;
    signal init_patch_V_0_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_1_ce0 : STD_LOGIC;
    signal init_patch_V_1_we0 : STD_LOGIC;
    signal init_patch_V_1_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_1_ce1 : STD_LOGIC;
    signal init_patch_V_1_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_2_ce0 : STD_LOGIC;
    signal init_patch_V_2_we0 : STD_LOGIC;
    signal init_patch_V_2_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_2_ce1 : STD_LOGIC;
    signal init_patch_V_2_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_3_ce0 : STD_LOGIC;
    signal init_patch_V_3_we0 : STD_LOGIC;
    signal init_patch_V_3_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_3_ce1 : STD_LOGIC;
    signal init_patch_V_3_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_4_ce0 : STD_LOGIC;
    signal init_patch_V_4_we0 : STD_LOGIC;
    signal init_patch_V_4_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_4_ce1 : STD_LOGIC;
    signal init_patch_V_4_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_5_ce0 : STD_LOGIC;
    signal init_patch_V_5_we0 : STD_LOGIC;
    signal init_patch_V_5_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_5_ce1 : STD_LOGIC;
    signal init_patch_V_5_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_6_ce0 : STD_LOGIC;
    signal init_patch_V_6_we0 : STD_LOGIC;
    signal init_patch_V_6_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_6_ce1 : STD_LOGIC;
    signal init_patch_V_6_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_7_ce0 : STD_LOGIC;
    signal init_patch_V_7_we0 : STD_LOGIC;
    signal init_patch_V_7_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_7_ce1 : STD_LOGIC;
    signal init_patch_V_7_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_8_ce0 : STD_LOGIC;
    signal init_patch_V_8_we0 : STD_LOGIC;
    signal init_patch_V_8_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_8_ce1 : STD_LOGIC;
    signal init_patch_V_8_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_9_ce0 : STD_LOGIC;
    signal init_patch_V_9_we0 : STD_LOGIC;
    signal init_patch_V_9_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_9_ce1 : STD_LOGIC;
    signal init_patch_V_9_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_10_ce0 : STD_LOGIC;
    signal init_patch_V_10_we0 : STD_LOGIC;
    signal init_patch_V_10_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_10_ce1 : STD_LOGIC;
    signal init_patch_V_10_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_11_ce0 : STD_LOGIC;
    signal init_patch_V_11_we0 : STD_LOGIC;
    signal init_patch_V_11_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_11_ce1 : STD_LOGIC;
    signal init_patch_V_11_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_12_ce0 : STD_LOGIC;
    signal init_patch_V_12_we0 : STD_LOGIC;
    signal init_patch_V_12_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_12_ce1 : STD_LOGIC;
    signal init_patch_V_12_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_13_ce0 : STD_LOGIC;
    signal init_patch_V_13_we0 : STD_LOGIC;
    signal init_patch_V_13_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_13_ce1 : STD_LOGIC;
    signal init_patch_V_13_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_14_ce0 : STD_LOGIC;
    signal init_patch_V_14_we0 : STD_LOGIC;
    signal init_patch_V_14_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_14_ce1 : STD_LOGIC;
    signal init_patch_V_14_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal init_patch_V_15_ce0 : STD_LOGIC;
    signal init_patch_V_15_we0 : STD_LOGIC;
    signal init_patch_V_15_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal init_patch_V_15_ce1 : STD_LOGIC;
    signal init_patch_V_15_q1 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_ap_start : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_ap_done : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_ap_idle : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_ap_ready : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_points_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_points_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_points_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_points_ce1 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_num_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_num_points_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_num_points_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_num_points_ce1 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_ce0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_we0 : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_i_offset : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld : STD_LOGIC;
    signal grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_ap_start : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_ap_done : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_ap_idle : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_ap_ready : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_stream_V_din : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_stream_V_write : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_0_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_0_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_1_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_2_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_3_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_4_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_5_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_6_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_7_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_7_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_8_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_8_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_9_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_9_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_10_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_10_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_11_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_11_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_12_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_12_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_13_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_13_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_14_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_14_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_new_patch_15_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_new_patch_15_ce1 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_order_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_order_ce0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_order_we0 : STD_LOGIC;
    signal grp_patch_buffer_add_patch_fu_366_patch_buffer_order_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_patch_buffer_add_patch_fu_366_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_alignedtoline_per_layer_loop_fu_306_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_patch_buffer_add_patch_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component system_top_alignedtoline_per_layer_loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce0 : OUT STD_LOGIC;
        points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce1 : OUT STD_LOGIC;
        points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce0 : OUT STD_LOGIC;
        num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce1 : OUT STD_LOGIC;
        num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        z_top : IN STD_LOGIC_VECTOR (31 downto 0);
        leftRight : IN STD_LOGIC_VECTOR (0 downto 0);
        init_patch_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_0_ce0 : OUT STD_LOGIC;
        init_patch_0_we0 : OUT STD_LOGIC;
        init_patch_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_1_ce0 : OUT STD_LOGIC;
        init_patch_1_we0 : OUT STD_LOGIC;
        init_patch_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_2_ce0 : OUT STD_LOGIC;
        init_patch_2_we0 : OUT STD_LOGIC;
        init_patch_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_3_ce0 : OUT STD_LOGIC;
        init_patch_3_we0 : OUT STD_LOGIC;
        init_patch_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_4_ce0 : OUT STD_LOGIC;
        init_patch_4_we0 : OUT STD_LOGIC;
        init_patch_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_5_ce0 : OUT STD_LOGIC;
        init_patch_5_we0 : OUT STD_LOGIC;
        init_patch_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_6_ce0 : OUT STD_LOGIC;
        init_patch_6_we0 : OUT STD_LOGIC;
        init_patch_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_7_ce0 : OUT STD_LOGIC;
        init_patch_7_we0 : OUT STD_LOGIC;
        init_patch_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_8_ce0 : OUT STD_LOGIC;
        init_patch_8_we0 : OUT STD_LOGIC;
        init_patch_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_9_ce0 : OUT STD_LOGIC;
        init_patch_9_we0 : OUT STD_LOGIC;
        init_patch_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_10_ce0 : OUT STD_LOGIC;
        init_patch_10_we0 : OUT STD_LOGIC;
        init_patch_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_11_ce0 : OUT STD_LOGIC;
        init_patch_11_we0 : OUT STD_LOGIC;
        init_patch_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_12_ce0 : OUT STD_LOGIC;
        init_patch_12_we0 : OUT STD_LOGIC;
        init_patch_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_13_ce0 : OUT STD_LOGIC;
        init_patch_13_we0 : OUT STD_LOGIC;
        init_patch_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_14_ce0 : OUT STD_LOGIC;
        init_patch_14_we0 : OUT STD_LOGIC;
        init_patch_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        init_patch_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        init_patch_15_ce0 : OUT STD_LOGIC;
        init_patch_15_we0 : OUT STD_LOGIC;
        init_patch_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        i_offset : IN STD_LOGIC_VECTOR (2 downto 0);
        lbVal_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        lbVal_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        lbVal_constprop_o_ap_vld : OUT STD_LOGIC;
        rbVal_constprop_i : IN STD_LOGIC_VECTOR (31 downto 0);
        rbVal_constprop_o : OUT STD_LOGIC_VECTOR (31 downto 0);
        rbVal_constprop_o_ap_vld : OUT STD_LOGIC );
    end component;


    component system_top_patch_buffer_add_patch IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_stream_V_full_n : IN STD_LOGIC;
        patch_stream_V_write : OUT STD_LOGIC;
        new_patch_0_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_0_ce0 : OUT STD_LOGIC;
        new_patch_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_0_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_0_ce1 : OUT STD_LOGIC;
        new_patch_0_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_1_ce0 : OUT STD_LOGIC;
        new_patch_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_1_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_1_ce1 : OUT STD_LOGIC;
        new_patch_1_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_2_ce0 : OUT STD_LOGIC;
        new_patch_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_2_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_2_ce1 : OUT STD_LOGIC;
        new_patch_2_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_3_ce0 : OUT STD_LOGIC;
        new_patch_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_3_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_3_ce1 : OUT STD_LOGIC;
        new_patch_3_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_4_ce0 : OUT STD_LOGIC;
        new_patch_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_4_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_4_ce1 : OUT STD_LOGIC;
        new_patch_4_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_5_ce0 : OUT STD_LOGIC;
        new_patch_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_5_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_5_ce1 : OUT STD_LOGIC;
        new_patch_5_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_6_ce0 : OUT STD_LOGIC;
        new_patch_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_6_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_6_ce1 : OUT STD_LOGIC;
        new_patch_6_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_7_ce0 : OUT STD_LOGIC;
        new_patch_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_7_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_7_ce1 : OUT STD_LOGIC;
        new_patch_7_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_8_ce0 : OUT STD_LOGIC;
        new_patch_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_8_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_8_ce1 : OUT STD_LOGIC;
        new_patch_8_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_9_ce0 : OUT STD_LOGIC;
        new_patch_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_9_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_9_ce1 : OUT STD_LOGIC;
        new_patch_9_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_10_ce0 : OUT STD_LOGIC;
        new_patch_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_10_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_10_ce1 : OUT STD_LOGIC;
        new_patch_10_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_11_ce0 : OUT STD_LOGIC;
        new_patch_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_11_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_11_ce1 : OUT STD_LOGIC;
        new_patch_11_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_12_ce0 : OUT STD_LOGIC;
        new_patch_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_12_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_12_ce1 : OUT STD_LOGIC;
        new_patch_12_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_13_ce0 : OUT STD_LOGIC;
        new_patch_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_13_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_13_ce1 : OUT STD_LOGIC;
        new_patch_13_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_14_ce0 : OUT STD_LOGIC;
        new_patch_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_14_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_14_ce1 : OUT STD_LOGIC;
        new_patch_14_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_15_ce0 : OUT STD_LOGIC;
        new_patch_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        new_patch_15_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        new_patch_15_ce1 : OUT STD_LOGIC;
        new_patch_15_q1 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_0_ce0 : OUT STD_LOGIC;
        patch_buffer_0_0_we0 : OUT STD_LOGIC;
        patch_buffer_0_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_1_ce0 : OUT STD_LOGIC;
        patch_buffer_0_1_we0 : OUT STD_LOGIC;
        patch_buffer_0_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_2_ce0 : OUT STD_LOGIC;
        patch_buffer_0_2_we0 : OUT STD_LOGIC;
        patch_buffer_0_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_3_ce0 : OUT STD_LOGIC;
        patch_buffer_0_3_we0 : OUT STD_LOGIC;
        patch_buffer_0_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_4_ce0 : OUT STD_LOGIC;
        patch_buffer_0_4_we0 : OUT STD_LOGIC;
        patch_buffer_0_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_5_ce0 : OUT STD_LOGIC;
        patch_buffer_0_5_we0 : OUT STD_LOGIC;
        patch_buffer_0_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_6_ce0 : OUT STD_LOGIC;
        patch_buffer_0_6_we0 : OUT STD_LOGIC;
        patch_buffer_0_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_7_ce0 : OUT STD_LOGIC;
        patch_buffer_0_7_we0 : OUT STD_LOGIC;
        patch_buffer_0_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_8_ce0 : OUT STD_LOGIC;
        patch_buffer_0_8_we0 : OUT STD_LOGIC;
        patch_buffer_0_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_9_ce0 : OUT STD_LOGIC;
        patch_buffer_0_9_we0 : OUT STD_LOGIC;
        patch_buffer_0_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_10_ce0 : OUT STD_LOGIC;
        patch_buffer_0_10_we0 : OUT STD_LOGIC;
        patch_buffer_0_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_11_ce0 : OUT STD_LOGIC;
        patch_buffer_0_11_we0 : OUT STD_LOGIC;
        patch_buffer_0_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_12_ce0 : OUT STD_LOGIC;
        patch_buffer_0_12_we0 : OUT STD_LOGIC;
        patch_buffer_0_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_13_ce0 : OUT STD_LOGIC;
        patch_buffer_0_13_we0 : OUT STD_LOGIC;
        patch_buffer_0_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_14_ce0 : OUT STD_LOGIC;
        patch_buffer_0_14_we0 : OUT STD_LOGIC;
        patch_buffer_0_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_15_ce0 : OUT STD_LOGIC;
        patch_buffer_0_15_we0 : OUT STD_LOGIC;
        patch_buffer_0_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_0_ce0 : OUT STD_LOGIC;
        patch_buffer_1_0_we0 : OUT STD_LOGIC;
        patch_buffer_1_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_1_ce0 : OUT STD_LOGIC;
        patch_buffer_1_1_we0 : OUT STD_LOGIC;
        patch_buffer_1_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_2_ce0 : OUT STD_LOGIC;
        patch_buffer_1_2_we0 : OUT STD_LOGIC;
        patch_buffer_1_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_3_ce0 : OUT STD_LOGIC;
        patch_buffer_1_3_we0 : OUT STD_LOGIC;
        patch_buffer_1_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_4_ce0 : OUT STD_LOGIC;
        patch_buffer_1_4_we0 : OUT STD_LOGIC;
        patch_buffer_1_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_5_ce0 : OUT STD_LOGIC;
        patch_buffer_1_5_we0 : OUT STD_LOGIC;
        patch_buffer_1_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_6_ce0 : OUT STD_LOGIC;
        patch_buffer_1_6_we0 : OUT STD_LOGIC;
        patch_buffer_1_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_7_ce0 : OUT STD_LOGIC;
        patch_buffer_1_7_we0 : OUT STD_LOGIC;
        patch_buffer_1_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_8_ce0 : OUT STD_LOGIC;
        patch_buffer_1_8_we0 : OUT STD_LOGIC;
        patch_buffer_1_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_9_ce0 : OUT STD_LOGIC;
        patch_buffer_1_9_we0 : OUT STD_LOGIC;
        patch_buffer_1_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_10_ce0 : OUT STD_LOGIC;
        patch_buffer_1_10_we0 : OUT STD_LOGIC;
        patch_buffer_1_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_11_ce0 : OUT STD_LOGIC;
        patch_buffer_1_11_we0 : OUT STD_LOGIC;
        patch_buffer_1_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_12_ce0 : OUT STD_LOGIC;
        patch_buffer_1_12_we0 : OUT STD_LOGIC;
        patch_buffer_1_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_13_ce0 : OUT STD_LOGIC;
        patch_buffer_1_13_we0 : OUT STD_LOGIC;
        patch_buffer_1_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_14_ce0 : OUT STD_LOGIC;
        patch_buffer_1_14_we0 : OUT STD_LOGIC;
        patch_buffer_1_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_15_ce0 : OUT STD_LOGIC;
        patch_buffer_1_15_we0 : OUT STD_LOGIC;
        patch_buffer_1_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_0_ce0 : OUT STD_LOGIC;
        patch_buffer_2_0_we0 : OUT STD_LOGIC;
        patch_buffer_2_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_1_ce0 : OUT STD_LOGIC;
        patch_buffer_2_1_we0 : OUT STD_LOGIC;
        patch_buffer_2_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_2_ce0 : OUT STD_LOGIC;
        patch_buffer_2_2_we0 : OUT STD_LOGIC;
        patch_buffer_2_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_3_ce0 : OUT STD_LOGIC;
        patch_buffer_2_3_we0 : OUT STD_LOGIC;
        patch_buffer_2_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_4_ce0 : OUT STD_LOGIC;
        patch_buffer_2_4_we0 : OUT STD_LOGIC;
        patch_buffer_2_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_5_ce0 : OUT STD_LOGIC;
        patch_buffer_2_5_we0 : OUT STD_LOGIC;
        patch_buffer_2_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_6_ce0 : OUT STD_LOGIC;
        patch_buffer_2_6_we0 : OUT STD_LOGIC;
        patch_buffer_2_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_7_ce0 : OUT STD_LOGIC;
        patch_buffer_2_7_we0 : OUT STD_LOGIC;
        patch_buffer_2_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_8_ce0 : OUT STD_LOGIC;
        patch_buffer_2_8_we0 : OUT STD_LOGIC;
        patch_buffer_2_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_9_ce0 : OUT STD_LOGIC;
        patch_buffer_2_9_we0 : OUT STD_LOGIC;
        patch_buffer_2_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_10_ce0 : OUT STD_LOGIC;
        patch_buffer_2_10_we0 : OUT STD_LOGIC;
        patch_buffer_2_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_11_ce0 : OUT STD_LOGIC;
        patch_buffer_2_11_we0 : OUT STD_LOGIC;
        patch_buffer_2_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_12_ce0 : OUT STD_LOGIC;
        patch_buffer_2_12_we0 : OUT STD_LOGIC;
        patch_buffer_2_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_13_ce0 : OUT STD_LOGIC;
        patch_buffer_2_13_we0 : OUT STD_LOGIC;
        patch_buffer_2_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_14_ce0 : OUT STD_LOGIC;
        patch_buffer_2_14_we0 : OUT STD_LOGIC;
        patch_buffer_2_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_15_ce0 : OUT STD_LOGIC;
        patch_buffer_2_15_we0 : OUT STD_LOGIC;
        patch_buffer_2_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_0_ce0 : OUT STD_LOGIC;
        patch_buffer_3_0_we0 : OUT STD_LOGIC;
        patch_buffer_3_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_1_ce0 : OUT STD_LOGIC;
        patch_buffer_3_1_we0 : OUT STD_LOGIC;
        patch_buffer_3_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_2_ce0 : OUT STD_LOGIC;
        patch_buffer_3_2_we0 : OUT STD_LOGIC;
        patch_buffer_3_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_3_ce0 : OUT STD_LOGIC;
        patch_buffer_3_3_we0 : OUT STD_LOGIC;
        patch_buffer_3_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_4_ce0 : OUT STD_LOGIC;
        patch_buffer_3_4_we0 : OUT STD_LOGIC;
        patch_buffer_3_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_5_ce0 : OUT STD_LOGIC;
        patch_buffer_3_5_we0 : OUT STD_LOGIC;
        patch_buffer_3_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_6_ce0 : OUT STD_LOGIC;
        patch_buffer_3_6_we0 : OUT STD_LOGIC;
        patch_buffer_3_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_7_ce0 : OUT STD_LOGIC;
        patch_buffer_3_7_we0 : OUT STD_LOGIC;
        patch_buffer_3_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_8_ce0 : OUT STD_LOGIC;
        patch_buffer_3_8_we0 : OUT STD_LOGIC;
        patch_buffer_3_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_9_ce0 : OUT STD_LOGIC;
        patch_buffer_3_9_we0 : OUT STD_LOGIC;
        patch_buffer_3_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_10_ce0 : OUT STD_LOGIC;
        patch_buffer_3_10_we0 : OUT STD_LOGIC;
        patch_buffer_3_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_11_ce0 : OUT STD_LOGIC;
        patch_buffer_3_11_we0 : OUT STD_LOGIC;
        patch_buffer_3_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_12_ce0 : OUT STD_LOGIC;
        patch_buffer_3_12_we0 : OUT STD_LOGIC;
        patch_buffer_3_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_13_ce0 : OUT STD_LOGIC;
        patch_buffer_3_13_we0 : OUT STD_LOGIC;
        patch_buffer_3_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_14_ce0 : OUT STD_LOGIC;
        patch_buffer_3_14_we0 : OUT STD_LOGIC;
        patch_buffer_3_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_15_ce0 : OUT STD_LOGIC;
        patch_buffer_3_15_we0 : OUT STD_LOGIC;
        patch_buffer_3_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_0_ce0 : OUT STD_LOGIC;
        patch_buffer_4_0_we0 : OUT STD_LOGIC;
        patch_buffer_4_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_1_ce0 : OUT STD_LOGIC;
        patch_buffer_4_1_we0 : OUT STD_LOGIC;
        patch_buffer_4_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_2_ce0 : OUT STD_LOGIC;
        patch_buffer_4_2_we0 : OUT STD_LOGIC;
        patch_buffer_4_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_3_ce0 : OUT STD_LOGIC;
        patch_buffer_4_3_we0 : OUT STD_LOGIC;
        patch_buffer_4_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_4_ce0 : OUT STD_LOGIC;
        patch_buffer_4_4_we0 : OUT STD_LOGIC;
        patch_buffer_4_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_5_ce0 : OUT STD_LOGIC;
        patch_buffer_4_5_we0 : OUT STD_LOGIC;
        patch_buffer_4_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_6_ce0 : OUT STD_LOGIC;
        patch_buffer_4_6_we0 : OUT STD_LOGIC;
        patch_buffer_4_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_7_ce0 : OUT STD_LOGIC;
        patch_buffer_4_7_we0 : OUT STD_LOGIC;
        patch_buffer_4_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_8_ce0 : OUT STD_LOGIC;
        patch_buffer_4_8_we0 : OUT STD_LOGIC;
        patch_buffer_4_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_9_ce0 : OUT STD_LOGIC;
        patch_buffer_4_9_we0 : OUT STD_LOGIC;
        patch_buffer_4_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_10_ce0 : OUT STD_LOGIC;
        patch_buffer_4_10_we0 : OUT STD_LOGIC;
        patch_buffer_4_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_11_ce0 : OUT STD_LOGIC;
        patch_buffer_4_11_we0 : OUT STD_LOGIC;
        patch_buffer_4_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_12_ce0 : OUT STD_LOGIC;
        patch_buffer_4_12_we0 : OUT STD_LOGIC;
        patch_buffer_4_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_13_ce0 : OUT STD_LOGIC;
        patch_buffer_4_13_we0 : OUT STD_LOGIC;
        patch_buffer_4_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_14_ce0 : OUT STD_LOGIC;
        patch_buffer_4_14_we0 : OUT STD_LOGIC;
        patch_buffer_4_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_15_ce0 : OUT STD_LOGIC;
        patch_buffer_4_15_we0 : OUT STD_LOGIC;
        patch_buffer_4_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_valid_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_valid_ce0 : OUT STD_LOGIC;
        patch_buffer_valid_we0 : OUT STD_LOGIC;
        patch_buffer_valid_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_valid_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_order_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_order_ce0 : OUT STD_LOGIC;
        patch_buffer_order_we0 : OUT STD_LOGIC;
        patch_buffer_order_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_order_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_patches_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_makePatch_alignedToLine_init_patch_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (95 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;



begin
    init_patch_V_0_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_0_address0,
        ce0 => init_patch_V_0_ce0,
        we0 => init_patch_V_0_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_d0,
        q0 => init_patch_V_0_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_0_address1,
        ce1 => init_patch_V_0_ce1,
        q1 => init_patch_V_0_q1);

    init_patch_V_1_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_1_address0,
        ce0 => init_patch_V_1_ce0,
        we0 => init_patch_V_1_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_d0,
        q0 => init_patch_V_1_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_1_address1,
        ce1 => init_patch_V_1_ce1,
        q1 => init_patch_V_1_q1);

    init_patch_V_2_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_2_address0,
        ce0 => init_patch_V_2_ce0,
        we0 => init_patch_V_2_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_d0,
        q0 => init_patch_V_2_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_2_address1,
        ce1 => init_patch_V_2_ce1,
        q1 => init_patch_V_2_q1);

    init_patch_V_3_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_3_address0,
        ce0 => init_patch_V_3_ce0,
        we0 => init_patch_V_3_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_d0,
        q0 => init_patch_V_3_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_3_address1,
        ce1 => init_patch_V_3_ce1,
        q1 => init_patch_V_3_q1);

    init_patch_V_4_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_4_address0,
        ce0 => init_patch_V_4_ce0,
        we0 => init_patch_V_4_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_d0,
        q0 => init_patch_V_4_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_4_address1,
        ce1 => init_patch_V_4_ce1,
        q1 => init_patch_V_4_q1);

    init_patch_V_5_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_5_address0,
        ce0 => init_patch_V_5_ce0,
        we0 => init_patch_V_5_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_d0,
        q0 => init_patch_V_5_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_5_address1,
        ce1 => init_patch_V_5_ce1,
        q1 => init_patch_V_5_q1);

    init_patch_V_6_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_6_address0,
        ce0 => init_patch_V_6_ce0,
        we0 => init_patch_V_6_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_d0,
        q0 => init_patch_V_6_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_6_address1,
        ce1 => init_patch_V_6_ce1,
        q1 => init_patch_V_6_q1);

    init_patch_V_7_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_7_address0,
        ce0 => init_patch_V_7_ce0,
        we0 => init_patch_V_7_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_d0,
        q0 => init_patch_V_7_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_7_address1,
        ce1 => init_patch_V_7_ce1,
        q1 => init_patch_V_7_q1);

    init_patch_V_8_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_8_address0,
        ce0 => init_patch_V_8_ce0,
        we0 => init_patch_V_8_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_d0,
        q0 => init_patch_V_8_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_8_address1,
        ce1 => init_patch_V_8_ce1,
        q1 => init_patch_V_8_q1);

    init_patch_V_9_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_9_address0,
        ce0 => init_patch_V_9_ce0,
        we0 => init_patch_V_9_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_d0,
        q0 => init_patch_V_9_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_9_address1,
        ce1 => init_patch_V_9_ce1,
        q1 => init_patch_V_9_q1);

    init_patch_V_10_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_10_address0,
        ce0 => init_patch_V_10_ce0,
        we0 => init_patch_V_10_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_d0,
        q0 => init_patch_V_10_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_10_address1,
        ce1 => init_patch_V_10_ce1,
        q1 => init_patch_V_10_q1);

    init_patch_V_11_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_11_address0,
        ce0 => init_patch_V_11_ce0,
        we0 => init_patch_V_11_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_d0,
        q0 => init_patch_V_11_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_11_address1,
        ce1 => init_patch_V_11_ce1,
        q1 => init_patch_V_11_q1);

    init_patch_V_12_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_12_address0,
        ce0 => init_patch_V_12_ce0,
        we0 => init_patch_V_12_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_d0,
        q0 => init_patch_V_12_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_12_address1,
        ce1 => init_patch_V_12_ce1,
        q1 => init_patch_V_12_q1);

    init_patch_V_13_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_13_address0,
        ce0 => init_patch_V_13_ce0,
        we0 => init_patch_V_13_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_d0,
        q0 => init_patch_V_13_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_13_address1,
        ce1 => init_patch_V_13_ce1,
        q1 => init_patch_V_13_q1);

    init_patch_V_14_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_14_address0,
        ce0 => init_patch_V_14_ce0,
        we0 => init_patch_V_14_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_d0,
        q0 => init_patch_V_14_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_14_address1,
        ce1 => init_patch_V_14_ce1,
        q1 => init_patch_V_14_q1);

    init_patch_V_15_U : component system_top_makePatch_alignedToLine_init_patch_V_0
    generic map (
        DataWidth => 96,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_V_15_address0,
        ce0 => init_patch_V_15_ce0,
        we0 => init_patch_V_15_we0,
        d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_d0,
        q0 => init_patch_V_15_q0,
        address1 => grp_patch_buffer_add_patch_fu_366_new_patch_15_address1,
        ce1 => init_patch_V_15_ce1,
        q1 => init_patch_V_15_q1);

    grp_alignedtoline_per_layer_loop_fu_306 : component system_top_alignedtoline_per_layer_loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_alignedtoline_per_layer_loop_fu_306_ap_start,
        ap_done => grp_alignedtoline_per_layer_loop_fu_306_ap_done,
        ap_idle => grp_alignedtoline_per_layer_loop_fu_306_ap_idle,
        ap_ready => grp_alignedtoline_per_layer_loop_fu_306_ap_ready,
        points_address0 => grp_alignedtoline_per_layer_loop_fu_306_points_address0,
        points_ce0 => grp_alignedtoline_per_layer_loop_fu_306_points_ce0,
        points_q0 => points_q0,
        points_address1 => grp_alignedtoline_per_layer_loop_fu_306_points_address1,
        points_ce1 => grp_alignedtoline_per_layer_loop_fu_306_points_ce1,
        points_q1 => points_q1,
        num_points_address0 => grp_alignedtoline_per_layer_loop_fu_306_num_points_address0,
        num_points_ce0 => grp_alignedtoline_per_layer_loop_fu_306_num_points_ce0,
        num_points_q0 => num_points_q0,
        num_points_address1 => grp_alignedtoline_per_layer_loop_fu_306_num_points_address1,
        num_points_ce1 => grp_alignedtoline_per_layer_loop_fu_306_num_points_ce1,
        num_points_q1 => num_points_q1,
        p_read => p_read,
        z_top => z_top,
        leftRight => leftRight,
        init_patch_0_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_address0,
        init_patch_0_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_ce0,
        init_patch_0_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_we0,
        init_patch_0_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_d0,
        init_patch_1_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_address0,
        init_patch_1_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_ce0,
        init_patch_1_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_we0,
        init_patch_1_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_d0,
        init_patch_2_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_address0,
        init_patch_2_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_ce0,
        init_patch_2_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_we0,
        init_patch_2_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_d0,
        init_patch_3_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_address0,
        init_patch_3_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_ce0,
        init_patch_3_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_we0,
        init_patch_3_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_d0,
        init_patch_4_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_address0,
        init_patch_4_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_ce0,
        init_patch_4_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_we0,
        init_patch_4_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_d0,
        init_patch_5_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_address0,
        init_patch_5_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_ce0,
        init_patch_5_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_we0,
        init_patch_5_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_d0,
        init_patch_6_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_address0,
        init_patch_6_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_ce0,
        init_patch_6_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_we0,
        init_patch_6_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_d0,
        init_patch_7_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_address0,
        init_patch_7_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_ce0,
        init_patch_7_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_we0,
        init_patch_7_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_d0,
        init_patch_8_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_address0,
        init_patch_8_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_ce0,
        init_patch_8_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_we0,
        init_patch_8_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_d0,
        init_patch_9_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_address0,
        init_patch_9_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_ce0,
        init_patch_9_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_we0,
        init_patch_9_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_d0,
        init_patch_10_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_address0,
        init_patch_10_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_ce0,
        init_patch_10_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_we0,
        init_patch_10_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_d0,
        init_patch_11_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_address0,
        init_patch_11_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_ce0,
        init_patch_11_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_we0,
        init_patch_11_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_d0,
        init_patch_12_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_address0,
        init_patch_12_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_ce0,
        init_patch_12_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_we0,
        init_patch_12_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_d0,
        init_patch_13_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_address0,
        init_patch_13_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_ce0,
        init_patch_13_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_we0,
        init_patch_13_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_d0,
        init_patch_14_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_address0,
        init_patch_14_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_ce0,
        init_patch_14_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_we0,
        init_patch_14_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_d0,
        init_patch_15_address0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_address0,
        init_patch_15_ce0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_ce0,
        init_patch_15_we0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_we0,
        init_patch_15_d0 => grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_d0,
        i_offset => grp_alignedtoline_per_layer_loop_fu_306_i_offset,
        lbVal_constprop_i => lbVal_constprop_i,
        lbVal_constprop_o => grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o,
        lbVal_constprop_o_ap_vld => grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld,
        rbVal_constprop_i => rbVal_constprop_i,
        rbVal_constprop_o => grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o,
        rbVal_constprop_o_ap_vld => grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld);

    grp_patch_buffer_add_patch_fu_366 : component system_top_patch_buffer_add_patch
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_patch_buffer_add_patch_fu_366_ap_start,
        ap_done => grp_patch_buffer_add_patch_fu_366_ap_done,
        ap_idle => grp_patch_buffer_add_patch_fu_366_ap_idle,
        ap_ready => grp_patch_buffer_add_patch_fu_366_ap_ready,
        patch_stream_V_din => grp_patch_buffer_add_patch_fu_366_patch_stream_V_din,
        patch_stream_V_full_n => patch_stream_V_full_n,
        patch_stream_V_write => grp_patch_buffer_add_patch_fu_366_patch_stream_V_write,
        new_patch_0_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_0_address0,
        new_patch_0_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_0_ce0,
        new_patch_0_q0 => init_patch_V_0_q0,
        new_patch_0_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_0_address1,
        new_patch_0_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_0_ce1,
        new_patch_0_q1 => init_patch_V_0_q1,
        new_patch_1_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_1_address0,
        new_patch_1_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_1_ce0,
        new_patch_1_q0 => init_patch_V_1_q0,
        new_patch_1_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_1_address1,
        new_patch_1_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_1_ce1,
        new_patch_1_q1 => init_patch_V_1_q1,
        new_patch_2_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_2_address0,
        new_patch_2_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_2_ce0,
        new_patch_2_q0 => init_patch_V_2_q0,
        new_patch_2_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_2_address1,
        new_patch_2_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_2_ce1,
        new_patch_2_q1 => init_patch_V_2_q1,
        new_patch_3_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_3_address0,
        new_patch_3_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_3_ce0,
        new_patch_3_q0 => init_patch_V_3_q0,
        new_patch_3_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_3_address1,
        new_patch_3_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_3_ce1,
        new_patch_3_q1 => init_patch_V_3_q1,
        new_patch_4_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_4_address0,
        new_patch_4_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_4_ce0,
        new_patch_4_q0 => init_patch_V_4_q0,
        new_patch_4_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_4_address1,
        new_patch_4_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_4_ce1,
        new_patch_4_q1 => init_patch_V_4_q1,
        new_patch_5_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_5_address0,
        new_patch_5_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_5_ce0,
        new_patch_5_q0 => init_patch_V_5_q0,
        new_patch_5_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_5_address1,
        new_patch_5_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_5_ce1,
        new_patch_5_q1 => init_patch_V_5_q1,
        new_patch_6_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_6_address0,
        new_patch_6_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_6_ce0,
        new_patch_6_q0 => init_patch_V_6_q0,
        new_patch_6_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_6_address1,
        new_patch_6_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_6_ce1,
        new_patch_6_q1 => init_patch_V_6_q1,
        new_patch_7_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_7_address0,
        new_patch_7_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_7_ce0,
        new_patch_7_q0 => init_patch_V_7_q0,
        new_patch_7_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_7_address1,
        new_patch_7_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_7_ce1,
        new_patch_7_q1 => init_patch_V_7_q1,
        new_patch_8_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_8_address0,
        new_patch_8_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_8_ce0,
        new_patch_8_q0 => init_patch_V_8_q0,
        new_patch_8_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_8_address1,
        new_patch_8_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_8_ce1,
        new_patch_8_q1 => init_patch_V_8_q1,
        new_patch_9_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_9_address0,
        new_patch_9_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_9_ce0,
        new_patch_9_q0 => init_patch_V_9_q0,
        new_patch_9_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_9_address1,
        new_patch_9_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_9_ce1,
        new_patch_9_q1 => init_patch_V_9_q1,
        new_patch_10_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_10_address0,
        new_patch_10_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_10_ce0,
        new_patch_10_q0 => init_patch_V_10_q0,
        new_patch_10_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_10_address1,
        new_patch_10_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_10_ce1,
        new_patch_10_q1 => init_patch_V_10_q1,
        new_patch_11_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_11_address0,
        new_patch_11_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_11_ce0,
        new_patch_11_q0 => init_patch_V_11_q0,
        new_patch_11_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_11_address1,
        new_patch_11_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_11_ce1,
        new_patch_11_q1 => init_patch_V_11_q1,
        new_patch_12_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_12_address0,
        new_patch_12_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_12_ce0,
        new_patch_12_q0 => init_patch_V_12_q0,
        new_patch_12_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_12_address1,
        new_patch_12_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_12_ce1,
        new_patch_12_q1 => init_patch_V_12_q1,
        new_patch_13_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_13_address0,
        new_patch_13_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_13_ce0,
        new_patch_13_q0 => init_patch_V_13_q0,
        new_patch_13_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_13_address1,
        new_patch_13_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_13_ce1,
        new_patch_13_q1 => init_patch_V_13_q1,
        new_patch_14_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_14_address0,
        new_patch_14_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_14_ce0,
        new_patch_14_q0 => init_patch_V_14_q0,
        new_patch_14_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_14_address1,
        new_patch_14_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_14_ce1,
        new_patch_14_q1 => init_patch_V_14_q1,
        new_patch_15_address0 => grp_patch_buffer_add_patch_fu_366_new_patch_15_address0,
        new_patch_15_ce0 => grp_patch_buffer_add_patch_fu_366_new_patch_15_ce0,
        new_patch_15_q0 => init_patch_V_15_q0,
        new_patch_15_address1 => grp_patch_buffer_add_patch_fu_366_new_patch_15_address1,
        new_patch_15_ce1 => grp_patch_buffer_add_patch_fu_366_new_patch_15_ce1,
        new_patch_15_q1 => init_patch_V_15_q1,
        patch_buffer_0_0_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_address0,
        patch_buffer_0_0_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_ce0,
        patch_buffer_0_0_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_we0,
        patch_buffer_0_0_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_d0,
        patch_buffer_0_0_q0 => patch_buffer_0_0_q0,
        patch_buffer_0_1_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_address0,
        patch_buffer_0_1_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_ce0,
        patch_buffer_0_1_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_we0,
        patch_buffer_0_1_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_d0,
        patch_buffer_0_1_q0 => patch_buffer_0_1_q0,
        patch_buffer_0_2_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_address0,
        patch_buffer_0_2_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_ce0,
        patch_buffer_0_2_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_we0,
        patch_buffer_0_2_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_d0,
        patch_buffer_0_2_q0 => patch_buffer_0_2_q0,
        patch_buffer_0_3_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_address0,
        patch_buffer_0_3_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_ce0,
        patch_buffer_0_3_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_we0,
        patch_buffer_0_3_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_d0,
        patch_buffer_0_3_q0 => patch_buffer_0_3_q0,
        patch_buffer_0_4_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_address0,
        patch_buffer_0_4_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_ce0,
        patch_buffer_0_4_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_we0,
        patch_buffer_0_4_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_d0,
        patch_buffer_0_4_q0 => patch_buffer_0_4_q0,
        patch_buffer_0_5_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_address0,
        patch_buffer_0_5_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_ce0,
        patch_buffer_0_5_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_we0,
        patch_buffer_0_5_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_d0,
        patch_buffer_0_5_q0 => patch_buffer_0_5_q0,
        patch_buffer_0_6_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_address0,
        patch_buffer_0_6_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_ce0,
        patch_buffer_0_6_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_we0,
        patch_buffer_0_6_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_d0,
        patch_buffer_0_6_q0 => patch_buffer_0_6_q0,
        patch_buffer_0_7_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_address0,
        patch_buffer_0_7_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_ce0,
        patch_buffer_0_7_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_we0,
        patch_buffer_0_7_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_d0,
        patch_buffer_0_7_q0 => patch_buffer_0_7_q0,
        patch_buffer_0_8_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_address0,
        patch_buffer_0_8_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_ce0,
        patch_buffer_0_8_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_we0,
        patch_buffer_0_8_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_d0,
        patch_buffer_0_8_q0 => patch_buffer_0_8_q0,
        patch_buffer_0_9_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_address0,
        patch_buffer_0_9_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_ce0,
        patch_buffer_0_9_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_we0,
        patch_buffer_0_9_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_d0,
        patch_buffer_0_9_q0 => patch_buffer_0_9_q0,
        patch_buffer_0_10_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_address0,
        patch_buffer_0_10_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_ce0,
        patch_buffer_0_10_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_we0,
        patch_buffer_0_10_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_d0,
        patch_buffer_0_10_q0 => patch_buffer_0_10_q0,
        patch_buffer_0_11_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_address0,
        patch_buffer_0_11_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_ce0,
        patch_buffer_0_11_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_we0,
        patch_buffer_0_11_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_d0,
        patch_buffer_0_11_q0 => patch_buffer_0_11_q0,
        patch_buffer_0_12_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_address0,
        patch_buffer_0_12_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_ce0,
        patch_buffer_0_12_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_we0,
        patch_buffer_0_12_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_d0,
        patch_buffer_0_12_q0 => patch_buffer_0_12_q0,
        patch_buffer_0_13_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_address0,
        patch_buffer_0_13_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_ce0,
        patch_buffer_0_13_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_we0,
        patch_buffer_0_13_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_d0,
        patch_buffer_0_13_q0 => patch_buffer_0_13_q0,
        patch_buffer_0_14_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_address0,
        patch_buffer_0_14_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_ce0,
        patch_buffer_0_14_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_we0,
        patch_buffer_0_14_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_d0,
        patch_buffer_0_14_q0 => patch_buffer_0_14_q0,
        patch_buffer_0_15_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_address0,
        patch_buffer_0_15_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_ce0,
        patch_buffer_0_15_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_we0,
        patch_buffer_0_15_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_d0,
        patch_buffer_0_15_q0 => patch_buffer_0_15_q0,
        patch_buffer_1_0_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_address0,
        patch_buffer_1_0_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_ce0,
        patch_buffer_1_0_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_we0,
        patch_buffer_1_0_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_d0,
        patch_buffer_1_0_q0 => patch_buffer_1_0_q0,
        patch_buffer_1_1_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_address0,
        patch_buffer_1_1_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_ce0,
        patch_buffer_1_1_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_we0,
        patch_buffer_1_1_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_d0,
        patch_buffer_1_1_q0 => patch_buffer_1_1_q0,
        patch_buffer_1_2_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_address0,
        patch_buffer_1_2_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_ce0,
        patch_buffer_1_2_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_we0,
        patch_buffer_1_2_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_d0,
        patch_buffer_1_2_q0 => patch_buffer_1_2_q0,
        patch_buffer_1_3_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_address0,
        patch_buffer_1_3_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_ce0,
        patch_buffer_1_3_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_we0,
        patch_buffer_1_3_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_d0,
        patch_buffer_1_3_q0 => patch_buffer_1_3_q0,
        patch_buffer_1_4_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_address0,
        patch_buffer_1_4_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_ce0,
        patch_buffer_1_4_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_we0,
        patch_buffer_1_4_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_d0,
        patch_buffer_1_4_q0 => patch_buffer_1_4_q0,
        patch_buffer_1_5_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_address0,
        patch_buffer_1_5_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_ce0,
        patch_buffer_1_5_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_we0,
        patch_buffer_1_5_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_d0,
        patch_buffer_1_5_q0 => patch_buffer_1_5_q0,
        patch_buffer_1_6_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_address0,
        patch_buffer_1_6_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_ce0,
        patch_buffer_1_6_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_we0,
        patch_buffer_1_6_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_d0,
        patch_buffer_1_6_q0 => patch_buffer_1_6_q0,
        patch_buffer_1_7_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_address0,
        patch_buffer_1_7_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_ce0,
        patch_buffer_1_7_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_we0,
        patch_buffer_1_7_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_d0,
        patch_buffer_1_7_q0 => patch_buffer_1_7_q0,
        patch_buffer_1_8_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_address0,
        patch_buffer_1_8_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_ce0,
        patch_buffer_1_8_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_we0,
        patch_buffer_1_8_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_d0,
        patch_buffer_1_8_q0 => patch_buffer_1_8_q0,
        patch_buffer_1_9_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_address0,
        patch_buffer_1_9_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_ce0,
        patch_buffer_1_9_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_we0,
        patch_buffer_1_9_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_d0,
        patch_buffer_1_9_q0 => patch_buffer_1_9_q0,
        patch_buffer_1_10_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_address0,
        patch_buffer_1_10_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_ce0,
        patch_buffer_1_10_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_we0,
        patch_buffer_1_10_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_d0,
        patch_buffer_1_10_q0 => patch_buffer_1_10_q0,
        patch_buffer_1_11_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_address0,
        patch_buffer_1_11_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_ce0,
        patch_buffer_1_11_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_we0,
        patch_buffer_1_11_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_d0,
        patch_buffer_1_11_q0 => patch_buffer_1_11_q0,
        patch_buffer_1_12_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_address0,
        patch_buffer_1_12_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_ce0,
        patch_buffer_1_12_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_we0,
        patch_buffer_1_12_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_d0,
        patch_buffer_1_12_q0 => patch_buffer_1_12_q0,
        patch_buffer_1_13_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_address0,
        patch_buffer_1_13_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_ce0,
        patch_buffer_1_13_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_we0,
        patch_buffer_1_13_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_d0,
        patch_buffer_1_13_q0 => patch_buffer_1_13_q0,
        patch_buffer_1_14_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_address0,
        patch_buffer_1_14_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_ce0,
        patch_buffer_1_14_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_we0,
        patch_buffer_1_14_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_d0,
        patch_buffer_1_14_q0 => patch_buffer_1_14_q0,
        patch_buffer_1_15_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_address0,
        patch_buffer_1_15_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_ce0,
        patch_buffer_1_15_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_we0,
        patch_buffer_1_15_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_d0,
        patch_buffer_1_15_q0 => patch_buffer_1_15_q0,
        patch_buffer_2_0_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_address0,
        patch_buffer_2_0_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_ce0,
        patch_buffer_2_0_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_we0,
        patch_buffer_2_0_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_d0,
        patch_buffer_2_0_q0 => patch_buffer_2_0_q0,
        patch_buffer_2_1_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_address0,
        patch_buffer_2_1_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_ce0,
        patch_buffer_2_1_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_we0,
        patch_buffer_2_1_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_d0,
        patch_buffer_2_1_q0 => patch_buffer_2_1_q0,
        patch_buffer_2_2_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_address0,
        patch_buffer_2_2_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_ce0,
        patch_buffer_2_2_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_we0,
        patch_buffer_2_2_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_d0,
        patch_buffer_2_2_q0 => patch_buffer_2_2_q0,
        patch_buffer_2_3_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_address0,
        patch_buffer_2_3_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_ce0,
        patch_buffer_2_3_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_we0,
        patch_buffer_2_3_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_d0,
        patch_buffer_2_3_q0 => patch_buffer_2_3_q0,
        patch_buffer_2_4_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_address0,
        patch_buffer_2_4_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_ce0,
        patch_buffer_2_4_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_we0,
        patch_buffer_2_4_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_d0,
        patch_buffer_2_4_q0 => patch_buffer_2_4_q0,
        patch_buffer_2_5_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_address0,
        patch_buffer_2_5_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_ce0,
        patch_buffer_2_5_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_we0,
        patch_buffer_2_5_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_d0,
        patch_buffer_2_5_q0 => patch_buffer_2_5_q0,
        patch_buffer_2_6_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_address0,
        patch_buffer_2_6_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_ce0,
        patch_buffer_2_6_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_we0,
        patch_buffer_2_6_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_d0,
        patch_buffer_2_6_q0 => patch_buffer_2_6_q0,
        patch_buffer_2_7_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_address0,
        patch_buffer_2_7_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_ce0,
        patch_buffer_2_7_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_we0,
        patch_buffer_2_7_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_d0,
        patch_buffer_2_7_q0 => patch_buffer_2_7_q0,
        patch_buffer_2_8_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_address0,
        patch_buffer_2_8_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_ce0,
        patch_buffer_2_8_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_we0,
        patch_buffer_2_8_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_d0,
        patch_buffer_2_8_q0 => patch_buffer_2_8_q0,
        patch_buffer_2_9_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_address0,
        patch_buffer_2_9_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_ce0,
        patch_buffer_2_9_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_we0,
        patch_buffer_2_9_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_d0,
        patch_buffer_2_9_q0 => patch_buffer_2_9_q0,
        patch_buffer_2_10_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_address0,
        patch_buffer_2_10_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_ce0,
        patch_buffer_2_10_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_we0,
        patch_buffer_2_10_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_d0,
        patch_buffer_2_10_q0 => patch_buffer_2_10_q0,
        patch_buffer_2_11_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_address0,
        patch_buffer_2_11_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_ce0,
        patch_buffer_2_11_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_we0,
        patch_buffer_2_11_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_d0,
        patch_buffer_2_11_q0 => patch_buffer_2_11_q0,
        patch_buffer_2_12_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_address0,
        patch_buffer_2_12_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_ce0,
        patch_buffer_2_12_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_we0,
        patch_buffer_2_12_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_d0,
        patch_buffer_2_12_q0 => patch_buffer_2_12_q0,
        patch_buffer_2_13_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_address0,
        patch_buffer_2_13_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_ce0,
        patch_buffer_2_13_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_we0,
        patch_buffer_2_13_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_d0,
        patch_buffer_2_13_q0 => patch_buffer_2_13_q0,
        patch_buffer_2_14_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_address0,
        patch_buffer_2_14_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_ce0,
        patch_buffer_2_14_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_we0,
        patch_buffer_2_14_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_d0,
        patch_buffer_2_14_q0 => patch_buffer_2_14_q0,
        patch_buffer_2_15_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_address0,
        patch_buffer_2_15_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_ce0,
        patch_buffer_2_15_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_we0,
        patch_buffer_2_15_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_d0,
        patch_buffer_2_15_q0 => patch_buffer_2_15_q0,
        patch_buffer_3_0_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_address0,
        patch_buffer_3_0_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_ce0,
        patch_buffer_3_0_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_we0,
        patch_buffer_3_0_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_d0,
        patch_buffer_3_0_q0 => patch_buffer_3_0_q0,
        patch_buffer_3_1_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_address0,
        patch_buffer_3_1_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_ce0,
        patch_buffer_3_1_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_we0,
        patch_buffer_3_1_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_d0,
        patch_buffer_3_1_q0 => patch_buffer_3_1_q0,
        patch_buffer_3_2_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_address0,
        patch_buffer_3_2_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_ce0,
        patch_buffer_3_2_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_we0,
        patch_buffer_3_2_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_d0,
        patch_buffer_3_2_q0 => patch_buffer_3_2_q0,
        patch_buffer_3_3_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_address0,
        patch_buffer_3_3_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_ce0,
        patch_buffer_3_3_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_we0,
        patch_buffer_3_3_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_d0,
        patch_buffer_3_3_q0 => patch_buffer_3_3_q0,
        patch_buffer_3_4_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_address0,
        patch_buffer_3_4_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_ce0,
        patch_buffer_3_4_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_we0,
        patch_buffer_3_4_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_d0,
        patch_buffer_3_4_q0 => patch_buffer_3_4_q0,
        patch_buffer_3_5_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_address0,
        patch_buffer_3_5_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_ce0,
        patch_buffer_3_5_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_we0,
        patch_buffer_3_5_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_d0,
        patch_buffer_3_5_q0 => patch_buffer_3_5_q0,
        patch_buffer_3_6_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_address0,
        patch_buffer_3_6_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_ce0,
        patch_buffer_3_6_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_we0,
        patch_buffer_3_6_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_d0,
        patch_buffer_3_6_q0 => patch_buffer_3_6_q0,
        patch_buffer_3_7_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_address0,
        patch_buffer_3_7_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_ce0,
        patch_buffer_3_7_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_we0,
        patch_buffer_3_7_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_d0,
        patch_buffer_3_7_q0 => patch_buffer_3_7_q0,
        patch_buffer_3_8_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_address0,
        patch_buffer_3_8_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_ce0,
        patch_buffer_3_8_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_we0,
        patch_buffer_3_8_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_d0,
        patch_buffer_3_8_q0 => patch_buffer_3_8_q0,
        patch_buffer_3_9_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_address0,
        patch_buffer_3_9_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_ce0,
        patch_buffer_3_9_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_we0,
        patch_buffer_3_9_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_d0,
        patch_buffer_3_9_q0 => patch_buffer_3_9_q0,
        patch_buffer_3_10_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_address0,
        patch_buffer_3_10_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_ce0,
        patch_buffer_3_10_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_we0,
        patch_buffer_3_10_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_d0,
        patch_buffer_3_10_q0 => patch_buffer_3_10_q0,
        patch_buffer_3_11_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_address0,
        patch_buffer_3_11_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_ce0,
        patch_buffer_3_11_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_we0,
        patch_buffer_3_11_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_d0,
        patch_buffer_3_11_q0 => patch_buffer_3_11_q0,
        patch_buffer_3_12_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_address0,
        patch_buffer_3_12_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_ce0,
        patch_buffer_3_12_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_we0,
        patch_buffer_3_12_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_d0,
        patch_buffer_3_12_q0 => patch_buffer_3_12_q0,
        patch_buffer_3_13_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_address0,
        patch_buffer_3_13_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_ce0,
        patch_buffer_3_13_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_we0,
        patch_buffer_3_13_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_d0,
        patch_buffer_3_13_q0 => patch_buffer_3_13_q0,
        patch_buffer_3_14_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_address0,
        patch_buffer_3_14_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_ce0,
        patch_buffer_3_14_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_we0,
        patch_buffer_3_14_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_d0,
        patch_buffer_3_14_q0 => patch_buffer_3_14_q0,
        patch_buffer_3_15_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_address0,
        patch_buffer_3_15_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_ce0,
        patch_buffer_3_15_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_we0,
        patch_buffer_3_15_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_d0,
        patch_buffer_3_15_q0 => patch_buffer_3_15_q0,
        patch_buffer_4_0_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_address0,
        patch_buffer_4_0_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_ce0,
        patch_buffer_4_0_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_we0,
        patch_buffer_4_0_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_d0,
        patch_buffer_4_0_q0 => patch_buffer_4_0_q0,
        patch_buffer_4_1_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_address0,
        patch_buffer_4_1_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_ce0,
        patch_buffer_4_1_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_we0,
        patch_buffer_4_1_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_d0,
        patch_buffer_4_1_q0 => patch_buffer_4_1_q0,
        patch_buffer_4_2_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_address0,
        patch_buffer_4_2_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_ce0,
        patch_buffer_4_2_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_we0,
        patch_buffer_4_2_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_d0,
        patch_buffer_4_2_q0 => patch_buffer_4_2_q0,
        patch_buffer_4_3_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_address0,
        patch_buffer_4_3_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_ce0,
        patch_buffer_4_3_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_we0,
        patch_buffer_4_3_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_d0,
        patch_buffer_4_3_q0 => patch_buffer_4_3_q0,
        patch_buffer_4_4_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_address0,
        patch_buffer_4_4_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_ce0,
        patch_buffer_4_4_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_we0,
        patch_buffer_4_4_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_d0,
        patch_buffer_4_4_q0 => patch_buffer_4_4_q0,
        patch_buffer_4_5_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_address0,
        patch_buffer_4_5_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_ce0,
        patch_buffer_4_5_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_we0,
        patch_buffer_4_5_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_d0,
        patch_buffer_4_5_q0 => patch_buffer_4_5_q0,
        patch_buffer_4_6_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_address0,
        patch_buffer_4_6_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_ce0,
        patch_buffer_4_6_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_we0,
        patch_buffer_4_6_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_d0,
        patch_buffer_4_6_q0 => patch_buffer_4_6_q0,
        patch_buffer_4_7_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_address0,
        patch_buffer_4_7_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_ce0,
        patch_buffer_4_7_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_we0,
        patch_buffer_4_7_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_d0,
        patch_buffer_4_7_q0 => patch_buffer_4_7_q0,
        patch_buffer_4_8_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_address0,
        patch_buffer_4_8_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_ce0,
        patch_buffer_4_8_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_we0,
        patch_buffer_4_8_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_d0,
        patch_buffer_4_8_q0 => patch_buffer_4_8_q0,
        patch_buffer_4_9_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_address0,
        patch_buffer_4_9_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_ce0,
        patch_buffer_4_9_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_we0,
        patch_buffer_4_9_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_d0,
        patch_buffer_4_9_q0 => patch_buffer_4_9_q0,
        patch_buffer_4_10_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_address0,
        patch_buffer_4_10_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_ce0,
        patch_buffer_4_10_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_we0,
        patch_buffer_4_10_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_d0,
        patch_buffer_4_10_q0 => patch_buffer_4_10_q0,
        patch_buffer_4_11_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_address0,
        patch_buffer_4_11_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_ce0,
        patch_buffer_4_11_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_we0,
        patch_buffer_4_11_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_d0,
        patch_buffer_4_11_q0 => patch_buffer_4_11_q0,
        patch_buffer_4_12_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_address0,
        patch_buffer_4_12_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_ce0,
        patch_buffer_4_12_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_we0,
        patch_buffer_4_12_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_d0,
        patch_buffer_4_12_q0 => patch_buffer_4_12_q0,
        patch_buffer_4_13_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_address0,
        patch_buffer_4_13_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_ce0,
        patch_buffer_4_13_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_we0,
        patch_buffer_4_13_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_d0,
        patch_buffer_4_13_q0 => patch_buffer_4_13_q0,
        patch_buffer_4_14_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_address0,
        patch_buffer_4_14_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_ce0,
        patch_buffer_4_14_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_we0,
        patch_buffer_4_14_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_d0,
        patch_buffer_4_14_q0 => patch_buffer_4_14_q0,
        patch_buffer_4_15_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_address0,
        patch_buffer_4_15_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_ce0,
        patch_buffer_4_15_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_we0,
        patch_buffer_4_15_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_d0,
        patch_buffer_4_15_q0 => patch_buffer_4_15_q0,
        patch_buffer_valid_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_address0,
        patch_buffer_valid_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_ce0,
        patch_buffer_valid_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_we0,
        patch_buffer_valid_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_d0,
        patch_buffer_valid_q0 => patch_buffer_valid_q0,
        patch_buffer_order_address0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_order_address0,
        patch_buffer_order_ce0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_order_ce0,
        patch_buffer_order_we0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_order_we0,
        patch_buffer_order_d0 => grp_patch_buffer_add_patch_fu_366_patch_buffer_order_d0,
        patch_buffer_order_q0 => patch_buffer_order_q0,
        num_patches_read => num_patches_read,
        ap_return_0 => grp_patch_buffer_add_patch_fu_366_ap_return_0,
        ap_return_1 => grp_patch_buffer_add_patch_fu_366_ap_return_1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_patch_buffer_add_patch_fu_366_ap_done = ap_const_logic_1))) then 
                    ap_return_0_preg <= grp_patch_buffer_add_patch_fu_366_ap_return_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_patch_buffer_add_patch_fu_366_ap_done = ap_const_logic_1))) then 
                    ap_return_1_preg <= grp_patch_buffer_add_patch_fu_366_ap_return_1;
                end if; 
            end if;
        end if;
    end process;


    grp_alignedtoline_per_layer_loop_fu_306_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_alignedtoline_per_layer_loop_fu_306_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
                    grp_alignedtoline_per_layer_loop_fu_306_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_alignedtoline_per_layer_loop_fu_306_ap_ready = ap_const_logic_1)) then 
                    grp_alignedtoline_per_layer_loop_fu_306_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_patch_buffer_add_patch_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_patch_buffer_add_patch_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_patch_buffer_add_patch_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_patch_buffer_add_patch_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_patch_buffer_add_patch_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_alignedtoline_per_layer_loop_fu_306_ap_done, grp_patch_buffer_add_patch_fu_366_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_alignedtoline_per_layer_loop_fu_306_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_alignedtoline_per_layer_loop_fu_306_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_alignedtoline_per_layer_loop_fu_306_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_alignedtoline_per_layer_loop_fu_306_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_alignedtoline_per_layer_loop_fu_306_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_patch_buffer_add_patch_fu_366_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_patch_buffer_add_patch_fu_366_ap_done, ap_CS_fsm_state12)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_patch_buffer_add_patch_fu_366_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_patch_buffer_add_patch_fu_366_ap_done, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_patch_buffer_add_patch_fu_366_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(grp_patch_buffer_add_patch_fu_366_ap_done, grp_patch_buffer_add_patch_fu_366_ap_return_0, ap_CS_fsm_state12, ap_return_0_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_patch_buffer_add_patch_fu_366_ap_done = ap_const_logic_1))) then 
            ap_return_0 <= grp_patch_buffer_add_patch_fu_366_ap_return_0;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_ap_done, grp_patch_buffer_add_patch_fu_366_ap_return_1, ap_CS_fsm_state12, ap_return_1_preg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) and (grp_patch_buffer_add_patch_fu_366_ap_done = ap_const_logic_1))) then 
            ap_return_1 <= grp_patch_buffer_add_patch_fu_366_ap_return_1;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;

    grp_alignedtoline_per_layer_loop_fu_306_ap_start <= grp_alignedtoline_per_layer_loop_fu_306_ap_start_reg;

    grp_alignedtoline_per_layer_loop_fu_306_i_offset_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_alignedtoline_per_layer_loop_fu_306_i_offset <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_alignedtoline_per_layer_loop_fu_306_i_offset <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_alignedtoline_per_layer_loop_fu_306_i_offset <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_alignedtoline_per_layer_loop_fu_306_i_offset <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_alignedtoline_per_layer_loop_fu_306_i_offset <= ap_const_lv3_0;
        else 
            grp_alignedtoline_per_layer_loop_fu_306_i_offset <= "XXX";
        end if; 
    end process;

    grp_patch_buffer_add_patch_fu_366_ap_start <= grp_patch_buffer_add_patch_fu_366_ap_start_reg;

    init_patch_V_0_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_address0, grp_patch_buffer_add_patch_fu_366_new_patch_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_0_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_0_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_0_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_address0;
        else 
            init_patch_V_0_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_0_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_0_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_0_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_0_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_ce0;
        else 
            init_patch_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_0_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_0_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_0_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_0_ce1;
        else 
            init_patch_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_0_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_0_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_0_we0;
        else 
            init_patch_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_address0, grp_patch_buffer_add_patch_fu_366_new_patch_10_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_10_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_10_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_10_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_address0;
        else 
            init_patch_V_10_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_10_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_10_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_10_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_10_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_10_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_ce0;
        else 
            init_patch_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_10_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_10_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_10_ce1;
        else 
            init_patch_V_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_10_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_10_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_10_we0;
        else 
            init_patch_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_address0, grp_patch_buffer_add_patch_fu_366_new_patch_11_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_11_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_11_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_11_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_address0;
        else 
            init_patch_V_11_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_11_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_11_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_11_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_11_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_11_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_ce0;
        else 
            init_patch_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_11_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_11_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_11_ce1;
        else 
            init_patch_V_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_11_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_11_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_11_we0;
        else 
            init_patch_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_address0, grp_patch_buffer_add_patch_fu_366_new_patch_12_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_12_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_12_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_12_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_address0;
        else 
            init_patch_V_12_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_12_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_12_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_12_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_12_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_12_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_ce0;
        else 
            init_patch_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_12_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_12_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_12_ce1;
        else 
            init_patch_V_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_12_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_12_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_12_we0;
        else 
            init_patch_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_address0, grp_patch_buffer_add_patch_fu_366_new_patch_13_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_13_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_13_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_13_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_address0;
        else 
            init_patch_V_13_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_13_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_13_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_13_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_13_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_13_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_ce0;
        else 
            init_patch_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_13_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_13_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_13_ce1;
        else 
            init_patch_V_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_13_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_13_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_13_we0;
        else 
            init_patch_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_address0, grp_patch_buffer_add_patch_fu_366_new_patch_14_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_14_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_14_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_14_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_address0;
        else 
            init_patch_V_14_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_14_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_14_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_14_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_14_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_14_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_ce0;
        else 
            init_patch_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_14_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_14_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_14_ce1;
        else 
            init_patch_V_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_14_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_14_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_14_we0;
        else 
            init_patch_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_address0, grp_patch_buffer_add_patch_fu_366_new_patch_15_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_15_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_15_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_15_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_address0;
        else 
            init_patch_V_15_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_15_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_15_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_15_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_15_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_15_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_ce0;
        else 
            init_patch_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_15_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_15_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_15_ce1;
        else 
            init_patch_V_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_15_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_15_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_15_we0;
        else 
            init_patch_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_address0, grp_patch_buffer_add_patch_fu_366_new_patch_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_1_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_1_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_1_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_address0;
        else 
            init_patch_V_1_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_1_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_1_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_1_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_1_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_ce0;
        else 
            init_patch_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_1_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_1_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_1_ce1;
        else 
            init_patch_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_1_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_1_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_1_we0;
        else 
            init_patch_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_address0, grp_patch_buffer_add_patch_fu_366_new_patch_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_2_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_2_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_2_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_address0;
        else 
            init_patch_V_2_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_2_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_2_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_2_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_2_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_ce0;
        else 
            init_patch_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_2_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_2_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_2_ce1;
        else 
            init_patch_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_2_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_2_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_2_we0;
        else 
            init_patch_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_address0, grp_patch_buffer_add_patch_fu_366_new_patch_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_3_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_3_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_3_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_address0;
        else 
            init_patch_V_3_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_3_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_3_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_3_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_3_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_ce0;
        else 
            init_patch_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_3_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_3_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_3_ce1;
        else 
            init_patch_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_3_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_3_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_3_we0;
        else 
            init_patch_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_address0, grp_patch_buffer_add_patch_fu_366_new_patch_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_4_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_4_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_4_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_address0;
        else 
            init_patch_V_4_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_4_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_4_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_4_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_4_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_ce0;
        else 
            init_patch_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_4_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_4_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_4_ce1;
        else 
            init_patch_V_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_4_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_4_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_4_we0;
        else 
            init_patch_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_address0, grp_patch_buffer_add_patch_fu_366_new_patch_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_5_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_5_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_5_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_address0;
        else 
            init_patch_V_5_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_5_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_5_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_5_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_5_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_ce0;
        else 
            init_patch_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_5_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_5_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_5_ce1;
        else 
            init_patch_V_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_5_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_5_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_5_we0;
        else 
            init_patch_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_address0, grp_patch_buffer_add_patch_fu_366_new_patch_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_6_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_6_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_6_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_address0;
        else 
            init_patch_V_6_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_6_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_6_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_6_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_6_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_ce0;
        else 
            init_patch_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_6_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_6_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_6_ce1;
        else 
            init_patch_V_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_6_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_6_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_6_we0;
        else 
            init_patch_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_address0, grp_patch_buffer_add_patch_fu_366_new_patch_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_7_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_7_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_7_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_address0;
        else 
            init_patch_V_7_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_7_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_7_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_7_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_7_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_ce0;
        else 
            init_patch_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_7_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_7_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_7_ce1;
        else 
            init_patch_V_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_7_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_7_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_7_we0;
        else 
            init_patch_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_address0, grp_patch_buffer_add_patch_fu_366_new_patch_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_8_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_8_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_8_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_address0;
        else 
            init_patch_V_8_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_8_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_8_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_8_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_8_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_ce0;
        else 
            init_patch_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_8_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_8_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_8_ce1;
        else 
            init_patch_V_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_8_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_8_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_8_we0;
        else 
            init_patch_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_address0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_address0, grp_patch_buffer_add_patch_fu_366_new_patch_9_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_9_address0 <= grp_patch_buffer_add_patch_fu_366_new_patch_9_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_9_address0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_address0;
        else 
            init_patch_V_9_address0 <= "XXX";
        end if; 
    end process;


    init_patch_V_9_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_ce0, grp_patch_buffer_add_patch_fu_366_new_patch_9_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_9_ce0 <= grp_patch_buffer_add_patch_fu_366_new_patch_9_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_9_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_ce0;
        else 
            init_patch_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_ce1_assign_proc : process(grp_patch_buffer_add_patch_fu_366_new_patch_9_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            init_patch_V_9_ce1 <= grp_patch_buffer_add_patch_fu_366_new_patch_9_ce1;
        else 
            init_patch_V_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_V_9_we0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_V_9_we0 <= grp_alignedtoline_per_layer_loop_fu_306_init_patch_9_we0;
        else 
            init_patch_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lbVal_constprop_o_assign_proc : process(lbVal_constprop_i, grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o, grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld = ap_const_logic_1)))) then 
            lbVal_constprop_o <= grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o;
        else 
            lbVal_constprop_o <= lbVal_constprop_i;
        end if; 
    end process;


    lbVal_constprop_o_ap_vld_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            lbVal_constprop_o_ap_vld <= grp_alignedtoline_per_layer_loop_fu_306_lbVal_constprop_o_ap_vld;
        else 
            lbVal_constprop_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    num_points_address0 <= grp_alignedtoline_per_layer_loop_fu_306_num_points_address0;
    num_points_address1 <= grp_alignedtoline_per_layer_loop_fu_306_num_points_address1;

    num_points_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_num_points_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            num_points_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_num_points_ce0;
        else 
            num_points_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    num_points_ce1_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_num_points_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            num_points_ce1 <= grp_alignedtoline_per_layer_loop_fu_306_num_points_ce1;
        else 
            num_points_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    patch_buffer_0_0_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_address0;
    patch_buffer_0_0_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_ce0;
    patch_buffer_0_0_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_d0;
    patch_buffer_0_0_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_0_we0;
    patch_buffer_0_10_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_address0;
    patch_buffer_0_10_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_ce0;
    patch_buffer_0_10_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_d0;
    patch_buffer_0_10_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_10_we0;
    patch_buffer_0_11_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_address0;
    patch_buffer_0_11_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_ce0;
    patch_buffer_0_11_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_d0;
    patch_buffer_0_11_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_11_we0;
    patch_buffer_0_12_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_address0;
    patch_buffer_0_12_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_ce0;
    patch_buffer_0_12_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_d0;
    patch_buffer_0_12_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_12_we0;
    patch_buffer_0_13_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_address0;
    patch_buffer_0_13_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_ce0;
    patch_buffer_0_13_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_d0;
    patch_buffer_0_13_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_13_we0;
    patch_buffer_0_14_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_address0;
    patch_buffer_0_14_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_ce0;
    patch_buffer_0_14_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_d0;
    patch_buffer_0_14_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_14_we0;
    patch_buffer_0_15_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_address0;
    patch_buffer_0_15_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_ce0;
    patch_buffer_0_15_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_d0;
    patch_buffer_0_15_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_15_we0;
    patch_buffer_0_1_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_address0;
    patch_buffer_0_1_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_ce0;
    patch_buffer_0_1_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_d0;
    patch_buffer_0_1_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_1_we0;
    patch_buffer_0_2_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_address0;
    patch_buffer_0_2_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_ce0;
    patch_buffer_0_2_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_d0;
    patch_buffer_0_2_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_2_we0;
    patch_buffer_0_3_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_address0;
    patch_buffer_0_3_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_ce0;
    patch_buffer_0_3_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_d0;
    patch_buffer_0_3_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_3_we0;
    patch_buffer_0_4_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_address0;
    patch_buffer_0_4_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_ce0;
    patch_buffer_0_4_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_d0;
    patch_buffer_0_4_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_4_we0;
    patch_buffer_0_5_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_address0;
    patch_buffer_0_5_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_ce0;
    patch_buffer_0_5_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_d0;
    patch_buffer_0_5_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_5_we0;
    patch_buffer_0_6_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_address0;
    patch_buffer_0_6_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_ce0;
    patch_buffer_0_6_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_d0;
    patch_buffer_0_6_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_6_we0;
    patch_buffer_0_7_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_address0;
    patch_buffer_0_7_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_ce0;
    patch_buffer_0_7_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_d0;
    patch_buffer_0_7_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_7_we0;
    patch_buffer_0_8_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_address0;
    patch_buffer_0_8_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_ce0;
    patch_buffer_0_8_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_d0;
    patch_buffer_0_8_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_8_we0;
    patch_buffer_0_9_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_address0;
    patch_buffer_0_9_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_ce0;
    patch_buffer_0_9_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_d0;
    patch_buffer_0_9_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_0_9_we0;
    patch_buffer_1_0_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_address0;
    patch_buffer_1_0_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_ce0;
    patch_buffer_1_0_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_d0;
    patch_buffer_1_0_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_0_we0;
    patch_buffer_1_10_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_address0;
    patch_buffer_1_10_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_ce0;
    patch_buffer_1_10_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_d0;
    patch_buffer_1_10_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_10_we0;
    patch_buffer_1_11_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_address0;
    patch_buffer_1_11_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_ce0;
    patch_buffer_1_11_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_d0;
    patch_buffer_1_11_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_11_we0;
    patch_buffer_1_12_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_address0;
    patch_buffer_1_12_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_ce0;
    patch_buffer_1_12_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_d0;
    patch_buffer_1_12_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_12_we0;
    patch_buffer_1_13_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_address0;
    patch_buffer_1_13_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_ce0;
    patch_buffer_1_13_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_d0;
    patch_buffer_1_13_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_13_we0;
    patch_buffer_1_14_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_address0;
    patch_buffer_1_14_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_ce0;
    patch_buffer_1_14_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_d0;
    patch_buffer_1_14_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_14_we0;
    patch_buffer_1_15_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_address0;
    patch_buffer_1_15_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_ce0;
    patch_buffer_1_15_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_d0;
    patch_buffer_1_15_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_15_we0;
    patch_buffer_1_1_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_address0;
    patch_buffer_1_1_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_ce0;
    patch_buffer_1_1_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_d0;
    patch_buffer_1_1_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_1_we0;
    patch_buffer_1_2_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_address0;
    patch_buffer_1_2_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_ce0;
    patch_buffer_1_2_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_d0;
    patch_buffer_1_2_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_2_we0;
    patch_buffer_1_3_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_address0;
    patch_buffer_1_3_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_ce0;
    patch_buffer_1_3_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_d0;
    patch_buffer_1_3_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_3_we0;
    patch_buffer_1_4_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_address0;
    patch_buffer_1_4_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_ce0;
    patch_buffer_1_4_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_d0;
    patch_buffer_1_4_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_4_we0;
    patch_buffer_1_5_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_address0;
    patch_buffer_1_5_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_ce0;
    patch_buffer_1_5_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_d0;
    patch_buffer_1_5_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_5_we0;
    patch_buffer_1_6_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_address0;
    patch_buffer_1_6_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_ce0;
    patch_buffer_1_6_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_d0;
    patch_buffer_1_6_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_6_we0;
    patch_buffer_1_7_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_address0;
    patch_buffer_1_7_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_ce0;
    patch_buffer_1_7_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_d0;
    patch_buffer_1_7_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_7_we0;
    patch_buffer_1_8_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_address0;
    patch_buffer_1_8_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_ce0;
    patch_buffer_1_8_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_d0;
    patch_buffer_1_8_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_8_we0;
    patch_buffer_1_9_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_address0;
    patch_buffer_1_9_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_ce0;
    patch_buffer_1_9_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_d0;
    patch_buffer_1_9_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_1_9_we0;
    patch_buffer_2_0_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_address0;
    patch_buffer_2_0_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_ce0;
    patch_buffer_2_0_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_d0;
    patch_buffer_2_0_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_0_we0;
    patch_buffer_2_10_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_address0;
    patch_buffer_2_10_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_ce0;
    patch_buffer_2_10_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_d0;
    patch_buffer_2_10_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_10_we0;
    patch_buffer_2_11_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_address0;
    patch_buffer_2_11_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_ce0;
    patch_buffer_2_11_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_d0;
    patch_buffer_2_11_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_11_we0;
    patch_buffer_2_12_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_address0;
    patch_buffer_2_12_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_ce0;
    patch_buffer_2_12_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_d0;
    patch_buffer_2_12_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_12_we0;
    patch_buffer_2_13_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_address0;
    patch_buffer_2_13_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_ce0;
    patch_buffer_2_13_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_d0;
    patch_buffer_2_13_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_13_we0;
    patch_buffer_2_14_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_address0;
    patch_buffer_2_14_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_ce0;
    patch_buffer_2_14_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_d0;
    patch_buffer_2_14_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_14_we0;
    patch_buffer_2_15_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_address0;
    patch_buffer_2_15_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_ce0;
    patch_buffer_2_15_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_d0;
    patch_buffer_2_15_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_15_we0;
    patch_buffer_2_1_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_address0;
    patch_buffer_2_1_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_ce0;
    patch_buffer_2_1_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_d0;
    patch_buffer_2_1_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_1_we0;
    patch_buffer_2_2_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_address0;
    patch_buffer_2_2_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_ce0;
    patch_buffer_2_2_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_d0;
    patch_buffer_2_2_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_2_we0;
    patch_buffer_2_3_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_address0;
    patch_buffer_2_3_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_ce0;
    patch_buffer_2_3_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_d0;
    patch_buffer_2_3_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_3_we0;
    patch_buffer_2_4_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_address0;
    patch_buffer_2_4_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_ce0;
    patch_buffer_2_4_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_d0;
    patch_buffer_2_4_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_4_we0;
    patch_buffer_2_5_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_address0;
    patch_buffer_2_5_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_ce0;
    patch_buffer_2_5_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_d0;
    patch_buffer_2_5_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_5_we0;
    patch_buffer_2_6_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_address0;
    patch_buffer_2_6_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_ce0;
    patch_buffer_2_6_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_d0;
    patch_buffer_2_6_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_6_we0;
    patch_buffer_2_7_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_address0;
    patch_buffer_2_7_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_ce0;
    patch_buffer_2_7_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_d0;
    patch_buffer_2_7_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_7_we0;
    patch_buffer_2_8_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_address0;
    patch_buffer_2_8_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_ce0;
    patch_buffer_2_8_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_d0;
    patch_buffer_2_8_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_8_we0;
    patch_buffer_2_9_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_address0;
    patch_buffer_2_9_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_ce0;
    patch_buffer_2_9_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_d0;
    patch_buffer_2_9_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_2_9_we0;
    patch_buffer_3_0_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_address0;
    patch_buffer_3_0_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_ce0;
    patch_buffer_3_0_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_d0;
    patch_buffer_3_0_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_0_we0;
    patch_buffer_3_10_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_address0;
    patch_buffer_3_10_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_ce0;
    patch_buffer_3_10_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_d0;
    patch_buffer_3_10_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_10_we0;
    patch_buffer_3_11_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_address0;
    patch_buffer_3_11_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_ce0;
    patch_buffer_3_11_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_d0;
    patch_buffer_3_11_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_11_we0;
    patch_buffer_3_12_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_address0;
    patch_buffer_3_12_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_ce0;
    patch_buffer_3_12_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_d0;
    patch_buffer_3_12_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_12_we0;
    patch_buffer_3_13_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_address0;
    patch_buffer_3_13_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_ce0;
    patch_buffer_3_13_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_d0;
    patch_buffer_3_13_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_13_we0;
    patch_buffer_3_14_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_address0;
    patch_buffer_3_14_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_ce0;
    patch_buffer_3_14_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_d0;
    patch_buffer_3_14_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_14_we0;
    patch_buffer_3_15_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_address0;
    patch_buffer_3_15_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_ce0;
    patch_buffer_3_15_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_d0;
    patch_buffer_3_15_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_15_we0;
    patch_buffer_3_1_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_address0;
    patch_buffer_3_1_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_ce0;
    patch_buffer_3_1_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_d0;
    patch_buffer_3_1_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_1_we0;
    patch_buffer_3_2_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_address0;
    patch_buffer_3_2_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_ce0;
    patch_buffer_3_2_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_d0;
    patch_buffer_3_2_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_2_we0;
    patch_buffer_3_3_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_address0;
    patch_buffer_3_3_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_ce0;
    patch_buffer_3_3_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_d0;
    patch_buffer_3_3_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_3_we0;
    patch_buffer_3_4_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_address0;
    patch_buffer_3_4_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_ce0;
    patch_buffer_3_4_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_d0;
    patch_buffer_3_4_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_4_we0;
    patch_buffer_3_5_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_address0;
    patch_buffer_3_5_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_ce0;
    patch_buffer_3_5_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_d0;
    patch_buffer_3_5_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_5_we0;
    patch_buffer_3_6_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_address0;
    patch_buffer_3_6_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_ce0;
    patch_buffer_3_6_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_d0;
    patch_buffer_3_6_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_6_we0;
    patch_buffer_3_7_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_address0;
    patch_buffer_3_7_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_ce0;
    patch_buffer_3_7_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_d0;
    patch_buffer_3_7_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_7_we0;
    patch_buffer_3_8_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_address0;
    patch_buffer_3_8_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_ce0;
    patch_buffer_3_8_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_d0;
    patch_buffer_3_8_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_8_we0;
    patch_buffer_3_9_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_address0;
    patch_buffer_3_9_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_ce0;
    patch_buffer_3_9_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_d0;
    patch_buffer_3_9_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_3_9_we0;
    patch_buffer_4_0_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_address0;
    patch_buffer_4_0_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_ce0;
    patch_buffer_4_0_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_d0;
    patch_buffer_4_0_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_0_we0;
    patch_buffer_4_10_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_address0;
    patch_buffer_4_10_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_ce0;
    patch_buffer_4_10_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_d0;
    patch_buffer_4_10_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_10_we0;
    patch_buffer_4_11_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_address0;
    patch_buffer_4_11_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_ce0;
    patch_buffer_4_11_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_d0;
    patch_buffer_4_11_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_11_we0;
    patch_buffer_4_12_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_address0;
    patch_buffer_4_12_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_ce0;
    patch_buffer_4_12_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_d0;
    patch_buffer_4_12_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_12_we0;
    patch_buffer_4_13_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_address0;
    patch_buffer_4_13_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_ce0;
    patch_buffer_4_13_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_d0;
    patch_buffer_4_13_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_13_we0;
    patch_buffer_4_14_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_address0;
    patch_buffer_4_14_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_ce0;
    patch_buffer_4_14_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_d0;
    patch_buffer_4_14_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_14_we0;
    patch_buffer_4_15_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_address0;
    patch_buffer_4_15_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_ce0;
    patch_buffer_4_15_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_d0;
    patch_buffer_4_15_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_15_we0;
    patch_buffer_4_1_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_address0;
    patch_buffer_4_1_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_ce0;
    patch_buffer_4_1_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_d0;
    patch_buffer_4_1_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_1_we0;
    patch_buffer_4_2_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_address0;
    patch_buffer_4_2_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_ce0;
    patch_buffer_4_2_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_d0;
    patch_buffer_4_2_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_2_we0;
    patch_buffer_4_3_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_address0;
    patch_buffer_4_3_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_ce0;
    patch_buffer_4_3_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_d0;
    patch_buffer_4_3_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_3_we0;
    patch_buffer_4_4_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_address0;
    patch_buffer_4_4_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_ce0;
    patch_buffer_4_4_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_d0;
    patch_buffer_4_4_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_4_we0;
    patch_buffer_4_5_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_address0;
    patch_buffer_4_5_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_ce0;
    patch_buffer_4_5_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_d0;
    patch_buffer_4_5_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_5_we0;
    patch_buffer_4_6_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_address0;
    patch_buffer_4_6_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_ce0;
    patch_buffer_4_6_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_d0;
    patch_buffer_4_6_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_6_we0;
    patch_buffer_4_7_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_address0;
    patch_buffer_4_7_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_ce0;
    patch_buffer_4_7_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_d0;
    patch_buffer_4_7_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_7_we0;
    patch_buffer_4_8_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_address0;
    patch_buffer_4_8_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_ce0;
    patch_buffer_4_8_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_d0;
    patch_buffer_4_8_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_8_we0;
    patch_buffer_4_9_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_address0;
    patch_buffer_4_9_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_ce0;
    patch_buffer_4_9_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_d0;
    patch_buffer_4_9_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_4_9_we0;
    patch_buffer_order_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_order_address0;
    patch_buffer_order_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_order_ce0;
    patch_buffer_order_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_order_d0;
    patch_buffer_order_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_order_we0;
    patch_buffer_valid_address0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_address0;
    patch_buffer_valid_ce0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_ce0;
    patch_buffer_valid_d0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_d0;
    patch_buffer_valid_we0 <= grp_patch_buffer_add_patch_fu_366_patch_buffer_valid_we0;
    patch_stream_V_din <= grp_patch_buffer_add_patch_fu_366_patch_stream_V_din;

    patch_stream_V_write_assign_proc : process(grp_patch_buffer_add_patch_fu_366_patch_stream_V_write, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            patch_stream_V_write <= grp_patch_buffer_add_patch_fu_366_patch_stream_V_write;
        else 
            patch_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    points_address0 <= grp_alignedtoline_per_layer_loop_fu_306_points_address0;
    points_address1 <= grp_alignedtoline_per_layer_loop_fu_306_points_address1;

    points_ce0_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_points_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            points_ce0 <= grp_alignedtoline_per_layer_loop_fu_306_points_ce0;
        else 
            points_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    points_ce1_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_points_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            points_ce1 <= grp_alignedtoline_per_layer_loop_fu_306_points_ce1;
        else 
            points_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rbVal_constprop_o_assign_proc : process(rbVal_constprop_i, grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o, grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state10) and (grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state8) and (grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld = ap_const_logic_1)))) then 
            rbVal_constprop_o <= grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o;
        else 
            rbVal_constprop_o <= rbVal_constprop_i;
        end if; 
    end process;


    rbVal_constprop_o_ap_vld_assign_proc : process(grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            rbVal_constprop_o_ap_vld <= grp_alignedtoline_per_layer_loop_fu_306_rbVal_constprop_o_ap_vld;
        else 
            rbVal_constprop_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
