// Seed: 978693893
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = ((id_2 < id_2));
endmodule
