---
title: Basic CPU implementation
date: 2021-03-01T08:38:40.728Z
summary: >-2
    **Dec. 2017 - Jan. 2018**

    Implemented a basic CPU with VHDL that could execute a series of instructions stored in the memory.

    **Implemented function list:**

  * Two-stage pipeline

  * Implemented components (ALU, AGU, register, decoder, instruction cache, etc.)

  * Memory read & write (mov)

  * Basic arithmetic operations (add, sub, inc, cmp, imul )

  * Basic logic operations (and, or, xor, not, shl, sal, shr, sar)

  * Basic control operations (mov, jmp, cmp, etc.)
draft: false
featured: false
tags:
  - embed
image:
  filename: featured
  focal_point: Smart
  preview_only: false
---
  **Dec. 2017 - Jan. 2018**

  Implemented a basic CPU with VHDL that could execute a series of instructions stored in the memory.

  **Implemented function list:**

* Two-stage pipeline
* Implemented components (ALU, AGU, register, decoder, instruction cache, etc.)
* Memory read & write (mov)
* Basic arithmetic operations (add, sub, inc, cmp, imul )
* Basic logic operations (and, or, xor, not, shl, sal, shr, sar)
* Basic control operations (mov, jmp, cmp, etc.)
