Oh no...

Cycle: 0
RARS instruction number: 1	Instruction: lui x5,1048575
Expected:	Register Write to Reg: 0x05 Val: 0xFFFFF000
Got     :	Register Write to Reg: 0x05 Val: 0xFFFFFFFF
Incorrect write

Cycle: 3
RARS instruction number: 4	Instruction: lui x6,61680
Expected:	Register Write to Reg: 0x06 Val: 0x0F0F0000
Got     :	Register Write to Reg: 0x06 Val: 0x0000F0F0
Incorrect write

Cycle: 4
RARS instruction number: 5	Instruction: and x7,x5,x6
Expected:	Register Write to Reg: 0x07 Val: 0x0F0F0000
Got     :	Register Write to Reg: 0x07 Val: 0x0000F0F0
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


