DSCH3
VERSION 11/9/2024 5:18:31 PM
BB(120,-13,429,105)
SYM  #ResAlu
BB(208,30,214,44)
TITLE 210 44  #ResAlu_1
MODEL 49
PROP                                                                                                                                    
REC(209,31,4,4,r)
VIS 1
PIN(210,45,0.000,0.000)out0
LIG(213,36,213,31)
LIG(213,31,212,30)
LIG(209,31,209,36)
LIG(212,41,212,38)
LIG(211,41,214,41)
LIG(211,43,213,41)
LIG(212,43,214,41)
LIG(208,38,214,38)
LIG(210,38,210,45)
LIG(208,36,208,38)
LIG(214,36,208,36)
LIG(214,38,214,36)
LIG(210,30,209,31)
LIG(212,30,210,30)
FSYM
SYM  #clock
BB(120,7,135,13)
TITLE 125 10  #clock33
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(122,8,6,4,r)
VIS 1
PIN(135,10,3.000,2.400)S1
LIG(130,10,135,10)
LIG(125,8,123,8)
LIG(129,8,127,8)
LIG(130,7,130,13)
LIG(120,13,120,7)
LIG(125,12,125,8)
LIG(127,8,127,12)
LIG(127,12,125,12)
LIG(123,12,121,12)
LIG(123,8,123,12)
LIG(130,13,120,13)
LIG(130,7,120,7)
FSYM
SYM  #clock
BB(135,-13,150,-7)
TITLE 140 -10  #clock34
MODEL 69
PROP   160.000 160.000                                                                                                                                
REC(137,-12,6,4,r)
VIS 1
PIN(150,-10,3.000,1.600)S2
LIG(145,-10,150,-10)
LIG(140,-12,138,-12)
LIG(144,-12,142,-12)
LIG(145,-13,145,-7)
LIG(135,-7,135,-13)
LIG(140,-8,140,-12)
LIG(142,-12,142,-8)
LIG(142,-8,140,-8)
LIG(138,-8,136,-8)
LIG(138,-12,138,-8)
LIG(145,-7,135,-7)
LIG(145,-13,135,-13)
FSYM
SYM  #clock
BB(380,62,395,68)
TITLE 385 65  #clock16
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(382,63,6,4,r)
VIS 1
PIN(395,65,0.060,0.100)D3
LIG(390,65,395,65)
LIG(385,63,383,63)
LIG(389,63,387,63)
LIG(390,62,390,68)
LIG(380,68,380,62)
LIG(385,67,385,63)
LIG(387,63,387,67)
LIG(387,67,385,67)
LIG(383,67,381,67)
LIG(383,63,383,67)
LIG(390,68,380,68)
LIG(390,62,380,62)
FSYM
SYM  #clock
BB(150,92,165,98)
TITLE 155 95  #clock1
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(152,93,6,4,r)
VIS 1
PIN(165,95,1.500,0.100)A0
LIG(160,95,165,95)
LIG(155,93,153,93)
LIG(159,93,157,93)
LIG(160,92,160,98)
LIG(150,98,150,92)
LIG(155,97,155,93)
LIG(157,93,157,97)
LIG(157,97,155,97)
LIG(153,97,151,97)
LIG(153,93,153,97)
LIG(160,98,150,98)
LIG(160,92,150,92)
FSYM
SYM  #clock
BB(150,82,165,88)
TITLE 155 85  #clock2
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(152,83,6,4,r)
VIS 1
PIN(165,85,1.500,0.100)B0
LIG(160,85,165,85)
LIG(155,83,153,83)
LIG(159,83,157,83)
LIG(160,82,160,88)
LIG(150,88,150,82)
LIG(155,87,155,83)
LIG(157,83,157,87)
LIG(157,87,155,87)
LIG(153,87,151,87)
LIG(153,83,153,87)
LIG(160,88,150,88)
LIG(160,82,150,82)
FSYM
SYM  #clock
BB(150,72,165,78)
TITLE 155 75  #clock3
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(152,73,6,4,r)
VIS 1
PIN(165,75,1.500,0.100)C0
LIG(160,75,165,75)
LIG(155,73,153,73)
LIG(159,73,157,73)
LIG(160,72,160,78)
LIG(150,78,150,72)
LIG(155,77,155,73)
LIG(157,73,157,77)
LIG(157,77,155,77)
LIG(153,77,151,77)
LIG(153,73,153,77)
LIG(160,78,150,78)
LIG(160,72,150,72)
FSYM
SYM  #clock
BB(150,62,165,68)
TITLE 155 65  #clock4
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(152,63,6,4,r)
VIS 1
PIN(165,65,0.030,0.100)D0
LIG(160,65,165,65)
LIG(155,63,153,63)
LIG(159,63,157,63)
LIG(160,62,160,68)
LIG(150,68,150,62)
LIG(155,67,155,63)
LIG(157,63,157,67)
LIG(157,67,155,67)
LIG(153,67,151,67)
LIG(153,63,153,67)
LIG(160,68,150,68)
LIG(160,62,150,62)
FSYM
SYM  #mux4to1
BB(165,35,195,105)
TITLE 175 45  #mux4to1_3
MODEL 6000
PROP                                                                                                                                    
REC(170,40,20,60,r)
VIS 5
PIN(165,55,0.000,0.000)S1
PIN(165,95,0.000,0.000)A
PIN(165,85,0.000,0.000)B
PIN(165,45,0.000,0.000)S2
PIN(165,75,0.000,0.000)C
PIN(165,65,0.000,0.000)D
PIN(195,45,1.000,0.300)out1
LIG(165,55,170,55)
LIG(165,95,170,95)
LIG(165,85,170,85)
LIG(165,45,170,45)
LIG(165,75,170,75)
LIG(165,65,170,65)
LIG(190,45,195,45)
LIG(170,40,170,100)
LIG(170,40,190,40)
LIG(190,40,190,100)
LIG(190,100,170,100)
VLG     module mux4to1( S1,A,B,S2,C,D,out1);
VLG      input S1,A,B,S2,C,D;
VLG      output out1;
VLG      wire w1,w2,w3,w4,w5,w6;
VLG      nmos nmos1(out1,w6,w5);
VLG      nmos nmos2(out1,w4,S2);
VLG      nmos nmos3(w4,B,w3);
VLG      nmos nmos4(w6,D,w3);
VLG      nmos nmos5(w6,C,S1);
VLG      nmos nmos6(w4,A,S1);
VLG      not not11(w5,S2);
VLG      not not12(w3,S1);
VLG     endmodule
FSYM
SYM  #mux4to1
BB(265,35,295,105)
TITLE 275 45  #mux4to1_4
MODEL 6000
PROP                                                                                                                                    
REC(270,40,20,60,r)
VIS 5
PIN(265,55,0.000,0.000)S1
PIN(265,95,0.000,0.000)A
PIN(265,85,0.000,0.000)B
PIN(265,45,0.000,0.000)S2
PIN(265,75,0.000,0.000)C
PIN(265,65,0.000,0.000)D
PIN(295,45,1.000,0.300)out1
LIG(265,55,270,55)
LIG(265,95,270,95)
LIG(265,85,270,85)
LIG(265,45,270,45)
LIG(265,75,270,75)
LIG(265,65,270,65)
LIG(290,45,295,45)
LIG(270,40,270,100)
LIG(270,40,290,40)
LIG(290,40,290,100)
LIG(290,100,270,100)
VLG     module mux4to1( S1,A,B,S2,C,D,out1);
VLG      input S1,A,B,S2,C,D;
VLG      output out1;
VLG      wire w1,w2,w3,w4,w5,w6;
VLG      nmos nmos1(out1,w6,w5);
VLG      nmos nmos2(out1,w4,S2);
VLG      nmos nmos3(w4,B,w3);
VLG      nmos nmos4(w6,D,w3);
VLG      nmos nmos5(w6,C,S1);
VLG      nmos nmos6(w4,A,S1);
VLG      not not11(w5,S2);
VLG      not not12(w3,S1);
VLG     endmodule
FSYM
SYM  #mux4to1
BB(395,35,425,105)
TITLE 405 45  #mux4to1_5
MODEL 6000
PROP                                                                                                                                    
REC(400,40,20,60,r)
VIS 5
PIN(395,55,0.000,0.000)S1
PIN(395,95,0.000,0.000)A
PIN(395,85,0.000,0.000)B
PIN(395,45,0.000,0.000)S2
PIN(395,75,0.000,0.000)C
PIN(395,65,0.000,0.000)D
PIN(425,45,1.000,0.300)out1
LIG(395,55,400,55)
LIG(395,95,400,95)
LIG(395,85,400,85)
LIG(395,45,400,45)
LIG(395,75,400,75)
LIG(395,65,400,65)
LIG(420,45,425,45)
LIG(400,40,400,100)
LIG(400,40,420,40)
LIG(420,40,420,100)
LIG(420,100,400,100)
VLG     module mux4to1( S1,A,B,S2,C,D,out1);
VLG      input S1,A,B,S2,C,D;
VLG      output out1;
VLG      wire w1,w2,w3,w4,w5,w6;
VLG      nmos nmos1(out1,w6,w5);
VLG      nmos nmos2(out1,w4,S2);
VLG      nmos nmos3(w4,B,w3);
VLG      nmos nmos4(w6,D,w3);
VLG      nmos nmos5(w6,C,S1);
VLG      nmos nmos6(w4,A,S1);
VLG      not not11(w5,S2);
VLG      not not12(w3,S1);
VLG     endmodule
FSYM
SYM  #mux4to1
BB(330,35,360,105)
TITLE 340 45  #mux4to1_6
MODEL 6000
PROP                                                                                                                                    
REC(335,40,20,60,r)
VIS 5
PIN(330,55,0.000,0.000)S1
PIN(330,95,0.000,0.000)A
PIN(330,85,0.000,0.000)B
PIN(330,45,0.000,0.000)S2
PIN(330,75,0.000,0.000)C
PIN(330,65,0.000,0.000)D
PIN(360,45,1.000,0.300)out1
LIG(330,55,335,55)
LIG(330,95,335,95)
LIG(330,85,335,85)
LIG(330,45,335,45)
LIG(330,75,335,75)
LIG(330,65,335,65)
LIG(355,45,360,45)
LIG(335,40,335,100)
LIG(335,40,355,40)
LIG(355,40,355,100)
LIG(355,100,335,100)
VLG     module mux4to1( S1,A,B,S2,C,D,out1);
VLG      input S1,A,B,S2,C,D;
VLG      output out1;
VLG      wire w1,w2,w3,w4,w5,w6;
VLG      nmos nmos1(out1,w6,w5);
VLG      nmos nmos2(out1,w4,S2);
VLG      nmos nmos3(w4,B,w3);
VLG      nmos nmos4(w6,D,w3);
VLG      nmos nmos5(w6,C,S1);
VLG      nmos nmos6(w4,A,S1);
VLG      not not11(w5,S2);
VLG      not not12(w3,S1);
VLG     endmodule
FSYM
SYM  #clock
BB(380,72,395,78)
TITLE 385 75  #clock15
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(382,73,6,4,r)
VIS 1
PIN(395,75,3.000,0.100)C3
LIG(390,75,395,75)
LIG(385,73,383,73)
LIG(389,73,387,73)
LIG(390,72,390,78)
LIG(380,78,380,72)
LIG(385,77,385,73)
LIG(387,73,387,77)
LIG(387,77,385,77)
LIG(383,77,381,77)
LIG(383,73,383,77)
LIG(390,78,380,78)
LIG(390,72,380,72)
FSYM
SYM  #clock
BB(380,82,395,88)
TITLE 385 85  #clock14
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(382,83,6,4,r)
VIS 1
PIN(395,85,3.000,0.100)B3
LIG(390,85,395,85)
LIG(385,83,383,83)
LIG(389,83,387,83)
LIG(390,82,390,88)
LIG(380,88,380,82)
LIG(385,87,385,83)
LIG(387,83,387,87)
LIG(387,87,385,87)
LIG(383,87,381,87)
LIG(383,83,383,87)
LIG(390,88,380,88)
LIG(390,82,380,82)
FSYM
SYM  #clock
BB(380,92,395,98)
TITLE 385 95  #clock13
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(382,93,6,4,r)
VIS 1
PIN(395,95,3.000,0.100)A3
LIG(390,95,395,95)
LIG(385,93,383,93)
LIG(389,93,387,93)
LIG(390,92,390,98)
LIG(380,98,380,92)
LIG(385,97,385,93)
LIG(387,93,387,97)
LIG(387,97,385,97)
LIG(383,97,381,97)
LIG(383,93,383,97)
LIG(390,98,380,98)
LIG(390,92,380,92)
FSYM
SYM  #clock
BB(250,92,265,98)
TITLE 255 95  #clock5
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(252,93,6,4,r)
VIS 1
PIN(265,95,3.000,0.100)A1
LIG(260,95,265,95)
LIG(255,93,253,93)
LIG(259,93,257,93)
LIG(260,92,260,98)
LIG(250,98,250,92)
LIG(255,97,255,93)
LIG(257,93,257,97)
LIG(257,97,255,97)
LIG(253,97,251,97)
LIG(253,93,253,97)
LIG(260,98,250,98)
LIG(260,92,250,92)
FSYM
SYM  #clock
BB(250,82,265,88)
TITLE 255 85  #clock6
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(252,83,6,4,r)
VIS 1
PIN(265,85,3.000,0.100)B1
LIG(260,85,265,85)
LIG(255,83,253,83)
LIG(259,83,257,83)
LIG(260,82,260,88)
LIG(250,88,250,82)
LIG(255,87,255,83)
LIG(257,83,257,87)
LIG(257,87,255,87)
LIG(253,87,251,87)
LIG(253,83,253,87)
LIG(260,88,250,88)
LIG(260,82,250,82)
FSYM
SYM  #clock
BB(250,72,265,78)
TITLE 255 75  #clock7
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(252,73,6,4,r)
VIS 1
PIN(265,75,3.000,0.100)C1
LIG(260,75,265,75)
LIG(255,73,253,73)
LIG(259,73,257,73)
LIG(260,72,260,78)
LIG(250,78,250,72)
LIG(255,77,255,73)
LIG(257,73,257,77)
LIG(257,77,255,77)
LIG(253,77,251,77)
LIG(253,73,253,77)
LIG(260,78,250,78)
LIG(260,72,250,72)
FSYM
SYM  #clock
BB(250,62,265,68)
TITLE 255 65  #clock8
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(252,63,6,4,r)
VIS 1
PIN(265,65,0.060,0.100)D1
LIG(260,65,265,65)
LIG(255,63,253,63)
LIG(259,63,257,63)
LIG(260,62,260,68)
LIG(250,68,250,62)
LIG(255,67,255,63)
LIG(257,63,257,67)
LIG(257,67,255,67)
LIG(253,67,251,67)
LIG(253,63,253,67)
LIG(260,68,250,68)
LIG(260,62,250,62)
FSYM
SYM  #light
BB(293,30,299,44)
TITLE 295 44  #out1
MODEL 49
PROP                                                                                                                                    
REC(294,31,4,4,r)
VIS 1
PIN(295,45,0.000,0.000)out1
LIG(298,36,298,31)
LIG(298,31,297,30)
LIG(294,31,294,36)
LIG(297,41,297,38)
LIG(296,41,299,41)
LIG(296,43,298,41)
LIG(297,43,299,41)
LIG(293,38,299,38)
LIG(295,38,295,45)
LIG(293,36,293,38)
LIG(299,36,293,36)
LIG(299,38,299,36)
LIG(295,30,294,31)
LIG(297,30,295,30)
FSYM
SYM  #light
BB(358,30,364,44)
TITLE 360 44  #out2
MODEL 49
PROP                                                                                                                                    
REC(359,31,4,4,r)
VIS 1
PIN(360,45,0.000,0.000)out2
LIG(363,36,363,31)
LIG(363,31,362,30)
LIG(359,31,359,36)
LIG(362,41,362,38)
LIG(361,41,364,41)
LIG(361,43,363,41)
LIG(362,43,364,41)
LIG(358,38,364,38)
LIG(360,38,360,45)
LIG(358,36,358,38)
LIG(364,36,358,36)
LIG(364,38,364,36)
LIG(360,30,359,31)
LIG(362,30,360,30)
FSYM
SYM  #light
BB(423,30,429,44)
TITLE 425 44  #out3
MODEL 49
PROP                                                                                                                                    
REC(424,31,4,4,r)
VIS 1
PIN(425,45,0.000,0.000)out3
LIG(428,36,428,31)
LIG(428,31,427,30)
LIG(424,31,424,36)
LIG(427,41,427,38)
LIG(426,41,429,41)
LIG(426,43,428,41)
LIG(427,43,429,41)
LIG(423,38,429,38)
LIG(425,38,425,45)
LIG(423,36,423,38)
LIG(429,36,423,36)
LIG(429,38,429,36)
LIG(425,30,424,31)
LIG(427,30,425,30)
FSYM
SYM  #clock
BB(315,62,330,68)
TITLE 320 65  #clock12
MODEL 69
PROP   80.000 80.000                                                                                                                                
REC(317,63,6,4,r)
VIS 1
PIN(330,65,0.060,0.100)D2
LIG(325,65,330,65)
LIG(320,63,318,63)
LIG(324,63,322,63)
LIG(325,62,325,68)
LIG(315,68,315,62)
LIG(320,67,320,63)
LIG(322,63,322,67)
LIG(322,67,320,67)
LIG(318,67,316,67)
LIG(318,63,318,67)
LIG(325,68,315,68)
LIG(325,62,315,62)
FSYM
SYM  #clock
BB(315,72,330,78)
TITLE 320 75  #clock11
MODEL 69
PROP   40.000 40.000                                                                                                                                
REC(317,73,6,4,r)
VIS 1
PIN(330,75,3.000,0.100)C2
LIG(325,75,330,75)
LIG(320,73,318,73)
LIG(324,73,322,73)
LIG(325,72,325,78)
LIG(315,78,315,72)
LIG(320,77,320,73)
LIG(322,73,322,77)
LIG(322,77,320,77)
LIG(318,77,316,77)
LIG(318,73,318,77)
LIG(325,78,315,78)
LIG(325,72,315,72)
FSYM
SYM  #clock
BB(315,82,330,88)
TITLE 320 85  #clock10
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(317,83,6,4,r)
VIS 1
PIN(330,85,3.000,0.100)B2
LIG(325,85,330,85)
LIG(320,83,318,83)
LIG(324,83,322,83)
LIG(325,82,325,88)
LIG(315,88,315,82)
LIG(320,87,320,83)
LIG(322,83,322,87)
LIG(322,87,320,87)
LIG(318,87,316,87)
LIG(318,83,318,87)
LIG(325,88,315,88)
LIG(325,82,315,82)
FSYM
SYM  #clock
BB(315,92,330,98)
TITLE 320 95  #clock9
MODEL 69
PROP   10.000 10.000                                                                                                                                
REC(317,93,6,4,r)
VIS 1
PIN(330,95,3.000,0.100)A2
LIG(325,95,330,95)
LIG(320,93,318,93)
LIG(324,93,322,93)
LIG(325,92,325,98)
LIG(315,98,315,92)
LIG(320,97,320,93)
LIG(322,93,322,97)
LIG(322,97,320,97)
LIG(318,97,316,97)
LIG(318,93,318,97)
LIG(325,98,315,98)
LIG(325,92,315,92)
FSYM
CNC(150 0)
CNC(320 0)
CNC(245 0)
CNC(310 10)
CNC(235 10)
LIG(135,55,165,55)
LIG(150,45,165,45)
LIG(150,-10,150,0)
LIG(375,10,375,55)
LIG(320,0,320,45)
LIG(150,0,245,0)
LIG(150,0,150,45)
LIG(195,45,210,45)
LIG(135,10,135,55)
LIG(135,10,235,10)
LIG(235,10,235,55)
LIG(235,55,265,55)
LIG(245,0,245,45)
LIG(245,0,320,0)
LIG(245,45,265,45)
LIG(320,45,330,45)
LIG(310,55,330,55)
LIG(375,55,395,55)
LIG(310,55,310,10)
LIG(310,10,235,10)
LIG(320,0,385,0)
LIG(385,0,385,45)
LIG(385,45,395,45)
LIG(310,10,375,10)
FFIG D:\download\VLSI1\Export dsch2\Export dsch2\mux41_4bit.sch
