{:input (genetic.crossover/dumb-crossover 1414252592 (genetic.mutation/change-names-remove-clause 93705703 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-constant-value 1494995738 (genetic.mutation/change-names-remove-clause 920358216 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing , wire2_17, wire3_16, \\wire23_:missing_31 , \\wire24_:missing_31_32 , \\wire25_:missing_32 , wire26_38);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire17_9;\n  wire wire18;\n  wire wire19;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire20_11;\n  wire wire20_12;\n  wire wire20_13;\n  wire wire20_16;\n  wire wire20_22;\n  wire wire20_33;\n  wire wire20_35;\n  wire wire20_36;\n  wire wire20_37;\n  wire \\wire20_40_:missing_45 ;\n  wire wire20_43;\n  wire wire20_46;\n  wire wire20_9;\n  wire \\wire20_9_:missing ;\n  wire \\wire20_:missing ;\n  wire wire21;\n  wire wire22;\n  input \\wire23_:missing_31 ;\n  wire \\wire23_:missing_31 ;\n  input \\wire24_:missing_31_32 ;\n  wire \\wire24_:missing_31_32 ;\n  input \\wire25_:missing_32 ;\n  wire \\wire25_:missing_32 ;\n  input wire26_38;\n  wire wire26_38;\n  wire \\wire27_:missing_44 ;\n  wire wire28_31;\n  wire wire29_32;\n  wire wire29_33;\n  output wire2_17;\n  wire wire2_17;\n  wire wire30_39;\n  wire wire34_42;\n  wire \\wire34_:missing_37 ;\n  wire \\wire34_:missing_38 ;\n  wire wire35_36_41;\n  wire wire39;\n  output wire3_16;\n  wire wire3_16;\n  wire wire40;\n  wire wire44;\n  wire wire46;\n  wire \\wire4_:missing_18 ;\n  wire \\wire5_14_19_21_:missing ;\n  wire \\wire6_:missing ;\n  wire wire7_9;\n  wire \\wire7_:missing ;\n  wire wire8_20;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_42 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire21 = 2'hx >> \\wire5_14_19_21_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire28_31;\n  assign wire29_33 = 2'h1 >> wire29_32;\n  assign \\wire7_:missing  = 2'h1 >> wire7_9;\n  assign wire30_39 = 2'h1 >> \\wire:missing_edge ;\n  assign wire28_31 = 4'h8 >> { \\wire24_:missing_31_32 , \\wire23_:missing_31  };\n  assign wire29_32 = 4'h8 >> { \\wire25_:missing_32 , \\wire24_:missing_31_32  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire29_33, wire20_33 };\n  assign wire34_42 = 4'h2 >> { \\wire34_:missing_38 , \\wire34_:missing_37  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire20_35, wire35_36_41 };\n  assign \\wire:missing_36  = 4'h8 >> { wire35_36_41, wire20_36 };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_20;\n  assign \\wire:missing_edge  = 2'hx >> \\wire20_40_:missing_45 ;\n  assign \\wire:missing_9  = 4'h6 >> { \\wire20_9_:missing , wire20_9 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_11  = 4'h6 >> { wire20_11, \\wire:missing_edge  };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire:missing_edge , wire20_12 };\n  assign \\wire4_:missing_18  = 1'h0;\n  assign \\wire5_14_19_21_:missing  = 1'h1;\n  assign \\wire27_:missing_44  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire46 = wire20_46;\n  assign wire44 = \\wire27_:missing_44 ;\n  assign \\wire:missing_43  = wire20_43;\n  assign \\wire:missing_42  = wire34_42;\n  assign wire35_36_41 = \\wire:missing_edge ;\n  assign wire40 = \\wire20_40_:missing_45 ;\n  assign wire39 = wire30_39;\n  assign \\wire34_:missing_38  = wire26_38;\n  assign \\wire34_:missing_37  = wire20_37;\n  assign wire22 = wire20_22;\n  assign \\wire20_:missing  = wire20_9;\n  assign wire19 = \\wire5_14_19_21_:missing ;\n  assign wire18 = \\wire4_:missing_18 ;\n  assign wire2_17 = wire17_9;\n  assign wire3_16 = wire20_16;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire5_14_19_21_:missing ;\n  assign \\wire:missing_edge  = wire20_13;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:3.1-108.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing , wire2_17, wire3_16, \\wire23_:missing_31 , \\wire24_:missing_31_32 , \\wire25_:missing_32 , wire26_38);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:7.8-7.16\" *)\n  wire wire17_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:8.8-8.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:9.8-9.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:10.9-10.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:14.8-14.17\" *)\n  wire wire20_13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:15.8-15.17\" *)\n  wire wire20_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:27.8-27.14\" *)\n  wire wire21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:29.9-29.28\" *)\n  input \\wire23_:missing_31 ;\n  wire \\wire23_:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:31.9-31.31\" *)\n  input \\wire24_:missing_31_32 ;\n  wire \\wire24_:missing_31_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:33.9-33.28\" *)\n  input \\wire25_:missing_32 ;\n  wire \\wire25_:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:35.9-35.18\" *)\n  input wire26_38;\n  wire wire26_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:37.8-37.27\" *)\n  wire \\wire27_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:41.10-41.18\" *)\n  output wire2_17;\n  wire wire2_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:43.8-43.17\" *)\n  wire wire30_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:46.8-46.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire34_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:47.8-47.20\" *)\n  wire wire35_36_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:48.8-48.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:49.10-49.18\" *)\n  output wire3_16;\n  wire wire3_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:52.8-52.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:54.8-54.26\" *)\n  wire \\wire4_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:55.8-55.32\" *)\n  wire \\wire5_14_19_21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:56.8-56.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:60.8-60.24\" *)\n  wire \\wire:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/E965E0B4.v:67.8-67.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17_9 = 1'hx;\n  assign wire18 = 1'h0;\n  assign wire19 = 1'h1;\n  assign wire20_13 = 1'h1;\n  assign wire20_16 = 1'hx;\n  assign wire21 = 1'hx;\n  assign \\wire27_:missing_44  = 1'h1;\n  assign wire2_17 = 1'hx;\n  assign wire30_39 = 1'h0;\n  assign \\wire34_:missing_38  = wire26_38;\n  assign wire35_36_41 = 1'h1;\n  assign wire39 = 1'h0;\n  assign wire3_16 = 1'hx;\n  assign wire44 = 1'h1;\n  assign \\wire4_:missing_18  = 1'h0;\n  assign \\wire5_14_19_21_:missing  = 1'h1;\n  assign \\wire6_:missing  = 1'h0;\n  assign \\wire:missing_10  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:11:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j/src/top.v'.\nSBY  3:11:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] Copy '/tmp/fuzzmount2DDF5D8C/E965E0B4.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j/src/E965E0B4.v'.\nSBY  3:11:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] Copy '/tmp/fuzzmount2DDF5D8C/E965E0B4.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j/src/E965E0B4.post.v'.\nSBY  3:11:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] engine_0: abc pdr\nSBY  3:11:12 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:11:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] base: Warning: Wire presynth.\\wire3_16 is used but has no driver.\nSBY  3:11:13 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] base: Warning: Wire presynth.\\wire2_17 is used but has no driver.\nSBY  3:11:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] base: finished (returncode=0)\nSBY  3:11:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] aig: Warning: Wire presynth.\\wire3_16 is used but has no driver.\nSBY  3:11:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] aig: Warning: Wire presynth.\\wire2_17 is used but has no driver.\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] aig: finished (returncode=0)\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] engine_0: Warning: The network has no constraints.\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] engine_0: finished (returncode=0)\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] engine_0: Status returned by engine: FAIL\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j'.\nSBY  3:11:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpe7uw_87j] DONE (FAIL, rc=2)\n", :err ""}}}